-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
-- Date        : Wed Mar 27 23:54:36 2019
-- Host        : Jason-Antec running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/Jason/Documents/University/Year_4/ECE532/Project/bluetooth_demo/bluetooth_demo.srcs/sources_1/bd/bluetooth_demo/ip/bluetooth_demo_sensor_fusion_axi_0_0/bluetooth_demo_sensor_fusion_axi_0_0_sim_netlist.vhdl
-- Design      : bluetooth_demo_sensor_fusion_axi_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0_axis_data_filter is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    x_motion : out STD_LOGIC;
    pitch : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_filter : in STD_LOGIC;
    \en_reg[0]\ : in STD_LOGIC;
    \en_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    done_z : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_axis_reg[14]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_axis_reg[14]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_axis_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \x_axis_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_axis_reg[14]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_axis_reg[14]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    done_acl_latch_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \en_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \en_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bluetooth_demo_sensor_fusion_axi_0_0_axis_data_filter : entity is "axis_data_filter";
end bluetooth_demo_sensor_fusion_axi_0_0_axis_data_filter;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0_axis_data_filter is
  signal C : STD_LOGIC_VECTOR ( 34 downto 14 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal acc : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal acc_cmp : STD_LOGIC_VECTOR ( 34 downto 19 );
  signal \acc_cmp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__0_n_1\ : STD_LOGIC;
  signal \acc_cmp_carry__0_n_2\ : STD_LOGIC;
  signal \acc_cmp_carry__0_n_3\ : STD_LOGIC;
  signal \acc_cmp_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__1_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__1_n_1\ : STD_LOGIC;
  signal \acc_cmp_carry__1_n_2\ : STD_LOGIC;
  signal \acc_cmp_carry__1_n_3\ : STD_LOGIC;
  signal \acc_cmp_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__2_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__2_n_1\ : STD_LOGIC;
  signal \acc_cmp_carry__2_n_2\ : STD_LOGIC;
  signal \acc_cmp_carry__2_n_3\ : STD_LOGIC;
  signal \acc_cmp_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__3_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__3_n_1\ : STD_LOGIC;
  signal \acc_cmp_carry__3_n_2\ : STD_LOGIC;
  signal \acc_cmp_carry__3_n_3\ : STD_LOGIC;
  signal \acc_cmp_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__4_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__4_n_1\ : STD_LOGIC;
  signal \acc_cmp_carry__4_n_2\ : STD_LOGIC;
  signal \acc_cmp_carry__4_n_3\ : STD_LOGIC;
  signal \acc_cmp_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__5_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__5_n_1\ : STD_LOGIC;
  signal \acc_cmp_carry__5_n_2\ : STD_LOGIC;
  signal \acc_cmp_carry__5_n_3\ : STD_LOGIC;
  signal \acc_cmp_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__6_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__6_n_1\ : STD_LOGIC;
  signal \acc_cmp_carry__6_n_2\ : STD_LOGIC;
  signal \acc_cmp_carry__6_n_3\ : STD_LOGIC;
  signal \acc_cmp_carry__7_i_1_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__7_i_2_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__7_i_3_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__7_n_2\ : STD_LOGIC;
  signal \acc_cmp_carry__7_n_3\ : STD_LOGIC;
  signal acc_cmp_carry_i_1_n_0 : STD_LOGIC;
  signal acc_cmp_carry_i_2_n_0 : STD_LOGIC;
  signal acc_cmp_carry_i_3_n_0 : STD_LOGIC;
  signal acc_cmp_carry_n_0 : STD_LOGIC;
  signal acc_cmp_carry_n_1 : STD_LOGIC;
  signal acc_cmp_carry_n_2 : STD_LOGIC;
  signal acc_cmp_carry_n_3 : STD_LOGIC;
  signal acl_axis_norm : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axis_neg0 : STD_LOGIC;
  signal \axis_neg0_carry__0_n_2\ : STD_LOGIC;
  signal \axis_neg0_carry__0_n_3\ : STD_LOGIC;
  signal axis_neg0_carry_n_0 : STD_LOGIC;
  signal axis_neg0_carry_n_1 : STD_LOGIC;
  signal axis_neg0_carry_n_2 : STD_LOGIC;
  signal axis_neg0_carry_n_3 : STD_LOGIC;
  signal axis_pos0 : STD_LOGIC;
  signal \axis_pos0_carry__0_n_1\ : STD_LOGIC;
  signal \axis_pos0_carry__0_n_2\ : STD_LOGIC;
  signal \axis_pos0_carry__0_n_3\ : STD_LOGIC;
  signal axis_pos0_carry_n_0 : STD_LOGIC;
  signal axis_pos0_carry_n_1 : STD_LOGIC;
  signal axis_pos0_carry_n_2 : STD_LOGIC;
  signal axis_pos0_carry_n_3 : STD_LOGIC;
  signal out0 : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal p_0_in0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \pitch[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pitch[12]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \pitch[12]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \pitch[12]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \pitch[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \pitch[12]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \pitch[12]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \pitch[12]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \pitch[15]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \pitch[15]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \pitch[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \pitch[15]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \pitch[15]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \pitch[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pitch[4]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \pitch[4]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \pitch[4]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \pitch[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \pitch[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \pitch[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \pitch[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \pitch[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \pitch[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \pitch[8]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \pitch[8]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \pitch[8]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \pitch[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \pitch[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \pitch[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \pitch[8]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \product0[13]_i_10_n_0\ : STD_LOGIC;
  signal \product0[13]_i_2_n_0\ : STD_LOGIC;
  signal \product0[13]_i_3_n_0\ : STD_LOGIC;
  signal \product0[13]_i_4_n_0\ : STD_LOGIC;
  signal \product0[13]_i_5_n_0\ : STD_LOGIC;
  signal \product0[13]_i_7_n_0\ : STD_LOGIC;
  signal \product0[13]_i_8_n_0\ : STD_LOGIC;
  signal \product0[13]_i_9_n_0\ : STD_LOGIC;
  signal \product0[17]_i_10_n_0\ : STD_LOGIC;
  signal \product0[17]_i_2_n_0\ : STD_LOGIC;
  signal \product0[17]_i_3_n_0\ : STD_LOGIC;
  signal \product0[17]_i_4_n_0\ : STD_LOGIC;
  signal \product0[17]_i_5_n_0\ : STD_LOGIC;
  signal \product0[17]_i_7_n_0\ : STD_LOGIC;
  signal \product0[17]_i_8_n_0\ : STD_LOGIC;
  signal \product0[17]_i_9_n_0\ : STD_LOGIC;
  signal \product0[21]_i_10_n_0\ : STD_LOGIC;
  signal \product0[21]_i_2_n_0\ : STD_LOGIC;
  signal \product0[21]_i_3_n_0\ : STD_LOGIC;
  signal \product0[21]_i_4_n_0\ : STD_LOGIC;
  signal \product0[21]_i_5_n_0\ : STD_LOGIC;
  signal \product0[21]_i_7_n_0\ : STD_LOGIC;
  signal \product0[21]_i_8_n_0\ : STD_LOGIC;
  signal \product0[21]_i_9_n_0\ : STD_LOGIC;
  signal \product0[25]_i_10_n_0\ : STD_LOGIC;
  signal \product0[25]_i_2_n_0\ : STD_LOGIC;
  signal \product0[25]_i_3_n_0\ : STD_LOGIC;
  signal \product0[25]_i_4_n_0\ : STD_LOGIC;
  signal \product0[25]_i_5_n_0\ : STD_LOGIC;
  signal \product0[25]_i_7_n_0\ : STD_LOGIC;
  signal \product0[25]_i_8_n_0\ : STD_LOGIC;
  signal \product0[25]_i_9_n_0\ : STD_LOGIC;
  signal \product0[29]_i_10_n_0\ : STD_LOGIC;
  signal \product0[29]_i_2_n_0\ : STD_LOGIC;
  signal \product0[29]_i_3_n_0\ : STD_LOGIC;
  signal \product0[29]_i_4_n_0\ : STD_LOGIC;
  signal \product0[29]_i_5_n_0\ : STD_LOGIC;
  signal \product0[29]_i_7_n_0\ : STD_LOGIC;
  signal \product0[29]_i_8_n_0\ : STD_LOGIC;
  signal \product0[29]_i_9_n_0\ : STD_LOGIC;
  signal \product0[33]_i_2_n_0\ : STD_LOGIC;
  signal \product0[33]_i_3_n_0\ : STD_LOGIC;
  signal \product0[33]_i_4_n_0\ : STD_LOGIC;
  signal \product0[33]_i_5_n_0\ : STD_LOGIC;
  signal \product0[37]_i_10_n_0\ : STD_LOGIC;
  signal \product0[37]_i_11_n_0\ : STD_LOGIC;
  signal \product0[37]_i_12_n_0\ : STD_LOGIC;
  signal \product0[37]_i_13_n_0\ : STD_LOGIC;
  signal \product0[37]_i_14_n_0\ : STD_LOGIC;
  signal \product0[37]_i_15_n_0\ : STD_LOGIC;
  signal \product0[37]_i_16_n_0\ : STD_LOGIC;
  signal \product0[37]_i_17_n_0\ : STD_LOGIC;
  signal \product0[37]_i_2_n_0\ : STD_LOGIC;
  signal \product0[37]_i_3_n_0\ : STD_LOGIC;
  signal \product0[37]_i_5_n_0\ : STD_LOGIC;
  signal \product0[37]_i_6_n_0\ : STD_LOGIC;
  signal \product0[37]_i_7_n_0\ : STD_LOGIC;
  signal \product0[37]_i_8_n_0\ : STD_LOGIC;
  signal \product0[38]_i_2_n_0\ : STD_LOGIC;
  signal \product0[38]_i_4_n_0\ : STD_LOGIC;
  signal \product0[5]_i_2_n_0\ : STD_LOGIC;
  signal \product0[5]_i_3_n_0\ : STD_LOGIC;
  signal \product0[5]_i_4_n_0\ : STD_LOGIC;
  signal \product0[5]_i_6_n_0\ : STD_LOGIC;
  signal \product0[5]_i_7_n_0\ : STD_LOGIC;
  signal \product0[5]_i_8_n_0\ : STD_LOGIC;
  signal \product0[9]_i_10_n_0\ : STD_LOGIC;
  signal \product0[9]_i_2_n_0\ : STD_LOGIC;
  signal \product0[9]_i_3_n_0\ : STD_LOGIC;
  signal \product0[9]_i_4_n_0\ : STD_LOGIC;
  signal \product0[9]_i_5_n_0\ : STD_LOGIC;
  signal \product0[9]_i_7_n_0\ : STD_LOGIC;
  signal \product0[9]_i_8_n_0\ : STD_LOGIC;
  signal \product0[9]_i_9_n_0\ : STD_LOGIC;
  signal \product0_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \product0_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \product0_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \product0_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \product0_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \product0_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \product0_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \product0_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \product0_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \product0_reg[13]_i_6_n_1\ : STD_LOGIC;
  signal \product0_reg[13]_i_6_n_2\ : STD_LOGIC;
  signal \product0_reg[13]_i_6_n_3\ : STD_LOGIC;
  signal \product0_reg[13]_i_6_n_4\ : STD_LOGIC;
  signal \product0_reg[13]_i_6_n_5\ : STD_LOGIC;
  signal \product0_reg[13]_i_6_n_6\ : STD_LOGIC;
  signal \product0_reg[13]_i_6_n_7\ : STD_LOGIC;
  signal \product0_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \product0_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \product0_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \product0_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \product0_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \product0_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \product0_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \product0_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \product0_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \product0_reg[17]_i_6_n_1\ : STD_LOGIC;
  signal \product0_reg[17]_i_6_n_2\ : STD_LOGIC;
  signal \product0_reg[17]_i_6_n_3\ : STD_LOGIC;
  signal \product0_reg[17]_i_6_n_4\ : STD_LOGIC;
  signal \product0_reg[17]_i_6_n_5\ : STD_LOGIC;
  signal \product0_reg[17]_i_6_n_6\ : STD_LOGIC;
  signal \product0_reg[17]_i_6_n_7\ : STD_LOGIC;
  signal \product0_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \product0_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \product0_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \product0_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \product0_reg[21]_i_1_n_4\ : STD_LOGIC;
  signal \product0_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \product0_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \product0_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \product0_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \product0_reg[21]_i_6_n_1\ : STD_LOGIC;
  signal \product0_reg[21]_i_6_n_2\ : STD_LOGIC;
  signal \product0_reg[21]_i_6_n_3\ : STD_LOGIC;
  signal \product0_reg[21]_i_6_n_4\ : STD_LOGIC;
  signal \product0_reg[21]_i_6_n_5\ : STD_LOGIC;
  signal \product0_reg[21]_i_6_n_6\ : STD_LOGIC;
  signal \product0_reg[21]_i_6_n_7\ : STD_LOGIC;
  signal \product0_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \product0_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \product0_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \product0_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \product0_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \product0_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \product0_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \product0_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \product0_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \product0_reg[25]_i_6_n_1\ : STD_LOGIC;
  signal \product0_reg[25]_i_6_n_2\ : STD_LOGIC;
  signal \product0_reg[25]_i_6_n_3\ : STD_LOGIC;
  signal \product0_reg[25]_i_6_n_4\ : STD_LOGIC;
  signal \product0_reg[25]_i_6_n_5\ : STD_LOGIC;
  signal \product0_reg[25]_i_6_n_6\ : STD_LOGIC;
  signal \product0_reg[25]_i_6_n_7\ : STD_LOGIC;
  signal \product0_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \product0_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \product0_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \product0_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \product0_reg[29]_i_1_n_4\ : STD_LOGIC;
  signal \product0_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \product0_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \product0_reg[29]_i_1_n_7\ : STD_LOGIC;
  signal \product0_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \product0_reg[29]_i_6_n_1\ : STD_LOGIC;
  signal \product0_reg[29]_i_6_n_2\ : STD_LOGIC;
  signal \product0_reg[29]_i_6_n_3\ : STD_LOGIC;
  signal \product0_reg[29]_i_6_n_4\ : STD_LOGIC;
  signal \product0_reg[29]_i_6_n_5\ : STD_LOGIC;
  signal \product0_reg[29]_i_6_n_6\ : STD_LOGIC;
  signal \product0_reg[29]_i_6_n_7\ : STD_LOGIC;
  signal \product0_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \product0_reg[33]_i_1_n_1\ : STD_LOGIC;
  signal \product0_reg[33]_i_1_n_2\ : STD_LOGIC;
  signal \product0_reg[33]_i_1_n_3\ : STD_LOGIC;
  signal \product0_reg[33]_i_1_n_4\ : STD_LOGIC;
  signal \product0_reg[33]_i_1_n_5\ : STD_LOGIC;
  signal \product0_reg[33]_i_1_n_6\ : STD_LOGIC;
  signal \product0_reg[33]_i_1_n_7\ : STD_LOGIC;
  signal \product0_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \product0_reg[37]_i_1_n_1\ : STD_LOGIC;
  signal \product0_reg[37]_i_1_n_2\ : STD_LOGIC;
  signal \product0_reg[37]_i_1_n_3\ : STD_LOGIC;
  signal \product0_reg[37]_i_1_n_4\ : STD_LOGIC;
  signal \product0_reg[37]_i_1_n_5\ : STD_LOGIC;
  signal \product0_reg[37]_i_1_n_6\ : STD_LOGIC;
  signal \product0_reg[37]_i_1_n_7\ : STD_LOGIC;
  signal \product0_reg[37]_i_4_n_0\ : STD_LOGIC;
  signal \product0_reg[37]_i_4_n_1\ : STD_LOGIC;
  signal \product0_reg[37]_i_4_n_2\ : STD_LOGIC;
  signal \product0_reg[37]_i_4_n_3\ : STD_LOGIC;
  signal \product0_reg[37]_i_4_n_4\ : STD_LOGIC;
  signal \product0_reg[37]_i_4_n_5\ : STD_LOGIC;
  signal \product0_reg[37]_i_4_n_6\ : STD_LOGIC;
  signal \product0_reg[37]_i_4_n_7\ : STD_LOGIC;
  signal \product0_reg[37]_i_9_n_0\ : STD_LOGIC;
  signal \product0_reg[37]_i_9_n_1\ : STD_LOGIC;
  signal \product0_reg[37]_i_9_n_2\ : STD_LOGIC;
  signal \product0_reg[37]_i_9_n_3\ : STD_LOGIC;
  signal \product0_reg[37]_i_9_n_4\ : STD_LOGIC;
  signal \product0_reg[37]_i_9_n_5\ : STD_LOGIC;
  signal \product0_reg[37]_i_9_n_6\ : STD_LOGIC;
  signal \product0_reg[37]_i_9_n_7\ : STD_LOGIC;
  signal \product0_reg[38]_i_1_n_7\ : STD_LOGIC;
  signal \product0_reg[38]_i_3_n_1\ : STD_LOGIC;
  signal \product0_reg[38]_i_3_n_3\ : STD_LOGIC;
  signal \product0_reg[38]_i_3_n_6\ : STD_LOGIC;
  signal \product0_reg[38]_i_3_n_7\ : STD_LOGIC;
  signal \product0_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \product0_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \product0_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \product0_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \product0_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \product0_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \product0_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \product0_reg[5]_i_5_n_1\ : STD_LOGIC;
  signal \product0_reg[5]_i_5_n_2\ : STD_LOGIC;
  signal \product0_reg[5]_i_5_n_3\ : STD_LOGIC;
  signal \product0_reg[5]_i_5_n_4\ : STD_LOGIC;
  signal \product0_reg[5]_i_5_n_5\ : STD_LOGIC;
  signal \product0_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \product0_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \product0_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \product0_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \product0_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \product0_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \product0_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \product0_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \product0_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \product0_reg[9]_i_6_n_1\ : STD_LOGIC;
  signal \product0_reg[9]_i_6_n_2\ : STD_LOGIC;
  signal \product0_reg[9]_i_6_n_3\ : STD_LOGIC;
  signal \product0_reg[9]_i_6_n_4\ : STD_LOGIC;
  signal \product0_reg[9]_i_6_n_5\ : STD_LOGIC;
  signal \product0_reg[9]_i_6_n_6\ : STD_LOGIC;
  signal \product0_reg[9]_i_6_n_7\ : STD_LOGIC;
  signal product1_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal product1_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \product1_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[10]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[11]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[12]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[13]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[14]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[8]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[9]\ : STD_LOGIC;
  signal sum0_reg_i_10_n_0 : STD_LOGIC;
  signal sum0_reg_i_11_n_0 : STD_LOGIC;
  signal sum0_reg_i_12_n_0 : STD_LOGIC;
  signal sum0_reg_i_13_n_0 : STD_LOGIC;
  signal sum0_reg_i_14_n_0 : STD_LOGIC;
  signal sum0_reg_i_15_n_0 : STD_LOGIC;
  signal sum0_reg_i_16_n_0 : STD_LOGIC;
  signal sum0_reg_i_17_n_0 : STD_LOGIC;
  signal sum0_reg_i_18_n_0 : STD_LOGIC;
  signal sum0_reg_i_19_n_0 : STD_LOGIC;
  signal sum0_reg_i_20_n_0 : STD_LOGIC;
  signal sum0_reg_i_21_n_0 : STD_LOGIC;
  signal sum0_reg_i_22_n_0 : STD_LOGIC;
  signal sum0_reg_i_23_n_0 : STD_LOGIC;
  signal sum0_reg_i_24_n_0 : STD_LOGIC;
  signal sum0_reg_i_25_n_0 : STD_LOGIC;
  signal sum0_reg_i_26_n_0 : STD_LOGIC;
  signal sum0_reg_i_27_n_0 : STD_LOGIC;
  signal sum0_reg_i_28_n_0 : STD_LOGIC;
  signal sum0_reg_i_3_n_0 : STD_LOGIC;
  signal sum0_reg_i_3_n_1 : STD_LOGIC;
  signal sum0_reg_i_3_n_2 : STD_LOGIC;
  signal sum0_reg_i_3_n_3 : STD_LOGIC;
  signal sum0_reg_i_4_n_0 : STD_LOGIC;
  signal sum0_reg_i_4_n_1 : STD_LOGIC;
  signal sum0_reg_i_4_n_2 : STD_LOGIC;
  signal sum0_reg_i_4_n_3 : STD_LOGIC;
  signal sum0_reg_i_5_n_0 : STD_LOGIC;
  signal sum0_reg_i_5_n_1 : STD_LOGIC;
  signal sum0_reg_i_5_n_2 : STD_LOGIC;
  signal sum0_reg_i_5_n_3 : STD_LOGIC;
  signal sum0_reg_i_6_n_0 : STD_LOGIC;
  signal sum0_reg_i_6_n_1 : STD_LOGIC;
  signal sum0_reg_i_6_n_2 : STD_LOGIC;
  signal sum0_reg_i_6_n_3 : STD_LOGIC;
  signal sum0_reg_i_7_n_0 : STD_LOGIC;
  signal sum0_reg_i_7_n_1 : STD_LOGIC;
  signal sum0_reg_i_7_n_2 : STD_LOGIC;
  signal sum0_reg_i_7_n_3 : STD_LOGIC;
  signal sum0_reg_i_8_n_0 : STD_LOGIC;
  signal sum0_reg_i_9_n_0 : STD_LOGIC;
  signal sum0_reg_n_100 : STD_LOGIC;
  signal sum0_reg_n_101 : STD_LOGIC;
  signal sum0_reg_n_102 : STD_LOGIC;
  signal sum0_reg_n_103 : STD_LOGIC;
  signal sum0_reg_n_104 : STD_LOGIC;
  signal sum0_reg_n_105 : STD_LOGIC;
  signal sum0_reg_n_71 : STD_LOGIC;
  signal sum0_reg_n_72 : STD_LOGIC;
  signal sum0_reg_n_73 : STD_LOGIC;
  signal sum0_reg_n_74 : STD_LOGIC;
  signal sum0_reg_n_75 : STD_LOGIC;
  signal sum0_reg_n_76 : STD_LOGIC;
  signal sum0_reg_n_77 : STD_LOGIC;
  signal sum0_reg_n_78 : STD_LOGIC;
  signal sum0_reg_n_79 : STD_LOGIC;
  signal sum0_reg_n_80 : STD_LOGIC;
  signal sum0_reg_n_81 : STD_LOGIC;
  signal sum0_reg_n_82 : STD_LOGIC;
  signal sum0_reg_n_83 : STD_LOGIC;
  signal sum0_reg_n_84 : STD_LOGIC;
  signal sum0_reg_n_85 : STD_LOGIC;
  signal sum0_reg_n_86 : STD_LOGIC;
  signal sum0_reg_n_87 : STD_LOGIC;
  signal sum0_reg_n_88 : STD_LOGIC;
  signal sum0_reg_n_89 : STD_LOGIC;
  signal sum0_reg_n_90 : STD_LOGIC;
  signal sum0_reg_n_91 : STD_LOGIC;
  signal sum0_reg_n_92 : STD_LOGIC;
  signal sum0_reg_n_93 : STD_LOGIC;
  signal sum0_reg_n_94 : STD_LOGIC;
  signal sum0_reg_n_95 : STD_LOGIC;
  signal sum0_reg_n_96 : STD_LOGIC;
  signal sum0_reg_n_97 : STD_LOGIC;
  signal sum0_reg_n_98 : STD_LOGIC;
  signal sum0_reg_n_99 : STD_LOGIC;
  signal NLW_acc_cmp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_acc_cmp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_acc_cmp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_acc_cmp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_acc_cmp_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_acc_cmp_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_acc_cmp_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_axis_neg0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axis_neg0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_axis_neg0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_axis_pos0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axis_pos0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pitch[15]_INST_0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pitch[15]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_product0_reg[38]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_product0_reg[38]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_product0_reg[38]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_product0_reg[38]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_product0_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_product0_reg[5]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_sum0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_sum0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_sum0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum0_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_sum0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_sum0_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum0_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pitch[0]_INST_0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \pitch[10]_INST_0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \pitch[11]_INST_0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \pitch[12]_INST_0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \pitch[13]_INST_0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \pitch[14]_INST_0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \pitch[15]_INST_0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \pitch[1]_INST_0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \pitch[2]_INST_0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \pitch[3]_INST_0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \pitch[4]_INST_0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \pitch[5]_INST_0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \pitch[6]_INST_0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \pitch[7]_INST_0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \pitch[8]_INST_0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \pitch[9]_INST_0\ : label is "soft_lutpair153";
begin
  E(0) <= \^e\(0);
  O(0) <= \^o\(0);
  Q(0) <= \^q\(0);
acc_cmp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => acc_cmp_carry_n_0,
      CO(2) => acc_cmp_carry_n_1,
      CO(1) => acc_cmp_carry_n_2,
      CO(0) => acc_cmp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => NLW_acc_cmp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => acc_cmp_carry_i_1_n_0,
      S(2) => acc_cmp_carry_i_2_n_0,
      S(1) => acc_cmp_carry_i_3_n_0,
      S(0) => acc(0)
    );
\acc_cmp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => acc_cmp_carry_n_0,
      CO(3) => \acc_cmp_carry__0_n_0\,
      CO(2) => \acc_cmp_carry__0_n_1\,
      CO(1) => \acc_cmp_carry__0_n_2\,
      CO(0) => \acc_cmp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_acc_cmp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \acc_cmp_carry__0_i_1_n_0\,
      S(2) => \acc_cmp_carry__0_i_2_n_0\,
      S(1) => \acc_cmp_carry__0_i_3_n_0\,
      S(0) => \acc_cmp_carry__0_i_4_n_0\
    );
\acc_cmp_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(7),
      O => \acc_cmp_carry__0_i_1_n_0\
    );
\acc_cmp_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(6),
      O => \acc_cmp_carry__0_i_2_n_0\
    );
\acc_cmp_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(5),
      O => \acc_cmp_carry__0_i_3_n_0\
    );
\acc_cmp_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(4),
      O => \acc_cmp_carry__0_i_4_n_0\
    );
\acc_cmp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_cmp_carry__0_n_0\,
      CO(3) => \acc_cmp_carry__1_n_0\,
      CO(2) => \acc_cmp_carry__1_n_1\,
      CO(1) => \acc_cmp_carry__1_n_2\,
      CO(0) => \acc_cmp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_acc_cmp_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \acc_cmp_carry__1_i_1_n_0\,
      S(2) => \acc_cmp_carry__1_i_2_n_0\,
      S(1) => \acc_cmp_carry__1_i_3_n_0\,
      S(0) => \acc_cmp_carry__1_i_4_n_0\
    );
\acc_cmp_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(11),
      O => \acc_cmp_carry__1_i_1_n_0\
    );
\acc_cmp_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(10),
      O => \acc_cmp_carry__1_i_2_n_0\
    );
\acc_cmp_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(9),
      O => \acc_cmp_carry__1_i_3_n_0\
    );
\acc_cmp_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(8),
      O => \acc_cmp_carry__1_i_4_n_0\
    );
\acc_cmp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_cmp_carry__1_n_0\,
      CO(3) => \acc_cmp_carry__2_n_0\,
      CO(2) => \acc_cmp_carry__2_n_1\,
      CO(1) => \acc_cmp_carry__2_n_2\,
      CO(0) => \acc_cmp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_acc_cmp_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \acc_cmp_carry__2_i_1_n_0\,
      S(2) => \acc_cmp_carry__2_i_2_n_0\,
      S(1) => \acc_cmp_carry__2_i_3_n_0\,
      S(0) => \acc_cmp_carry__2_i_4_n_0\
    );
\acc_cmp_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(15),
      O => \acc_cmp_carry__2_i_1_n_0\
    );
\acc_cmp_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(14),
      O => \acc_cmp_carry__2_i_2_n_0\
    );
\acc_cmp_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(13),
      O => \acc_cmp_carry__2_i_3_n_0\
    );
\acc_cmp_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(12),
      O => \acc_cmp_carry__2_i_4_n_0\
    );
\acc_cmp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_cmp_carry__2_n_0\,
      CO(3) => \acc_cmp_carry__3_n_0\,
      CO(2) => \acc_cmp_carry__3_n_1\,
      CO(1) => \acc_cmp_carry__3_n_2\,
      CO(0) => \acc_cmp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => acc_cmp(19),
      O(2 downto 0) => \NLW_acc_cmp_carry__3_O_UNCONNECTED\(2 downto 0),
      S(3) => \acc_cmp_carry__3_i_1_n_0\,
      S(2) => \acc_cmp_carry__3_i_2_n_0\,
      S(1) => \acc_cmp_carry__3_i_3_n_0\,
      S(0) => \acc_cmp_carry__3_i_4_n_0\
    );
\acc_cmp_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(19),
      O => \acc_cmp_carry__3_i_1_n_0\
    );
\acc_cmp_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(18),
      O => \acc_cmp_carry__3_i_2_n_0\
    );
\acc_cmp_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(17),
      O => \acc_cmp_carry__3_i_3_n_0\
    );
\acc_cmp_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(16),
      O => \acc_cmp_carry__3_i_4_n_0\
    );
\acc_cmp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_cmp_carry__3_n_0\,
      CO(3) => \acc_cmp_carry__4_n_0\,
      CO(2) => \acc_cmp_carry__4_n_1\,
      CO(1) => \acc_cmp_carry__4_n_2\,
      CO(0) => \acc_cmp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => acc_cmp(23 downto 20),
      S(3) => \acc_cmp_carry__4_i_1_n_0\,
      S(2) => \acc_cmp_carry__4_i_2_n_0\,
      S(1) => \acc_cmp_carry__4_i_3_n_0\,
      S(0) => \acc_cmp_carry__4_i_4_n_0\
    );
\acc_cmp_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(23),
      O => \acc_cmp_carry__4_i_1_n_0\
    );
\acc_cmp_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(22),
      O => \acc_cmp_carry__4_i_2_n_0\
    );
\acc_cmp_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(21),
      O => \acc_cmp_carry__4_i_3_n_0\
    );
\acc_cmp_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(20),
      O => \acc_cmp_carry__4_i_4_n_0\
    );
\acc_cmp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_cmp_carry__4_n_0\,
      CO(3) => \acc_cmp_carry__5_n_0\,
      CO(2) => \acc_cmp_carry__5_n_1\,
      CO(1) => \acc_cmp_carry__5_n_2\,
      CO(0) => \acc_cmp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => acc_cmp(27 downto 24),
      S(3) => \acc_cmp_carry__5_i_1_n_0\,
      S(2) => \acc_cmp_carry__5_i_2_n_0\,
      S(1) => \acc_cmp_carry__5_i_3_n_0\,
      S(0) => \acc_cmp_carry__5_i_4_n_0\
    );
\acc_cmp_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(27),
      O => \acc_cmp_carry__5_i_1_n_0\
    );
\acc_cmp_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(26),
      O => \acc_cmp_carry__5_i_2_n_0\
    );
\acc_cmp_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(25),
      O => \acc_cmp_carry__5_i_3_n_0\
    );
\acc_cmp_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(24),
      O => \acc_cmp_carry__5_i_4_n_0\
    );
\acc_cmp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_cmp_carry__5_n_0\,
      CO(3) => \acc_cmp_carry__6_n_0\,
      CO(2) => \acc_cmp_carry__6_n_1\,
      CO(1) => \acc_cmp_carry__6_n_2\,
      CO(0) => \acc_cmp_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => acc_cmp(31 downto 28),
      S(3) => \acc_cmp_carry__6_i_1_n_0\,
      S(2) => \acc_cmp_carry__6_i_2_n_0\,
      S(1) => \acc_cmp_carry__6_i_3_n_0\,
      S(0) => \acc_cmp_carry__6_i_4_n_0\
    );
\acc_cmp_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(31),
      O => \acc_cmp_carry__6_i_1_n_0\
    );
\acc_cmp_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(30),
      O => \acc_cmp_carry__6_i_2_n_0\
    );
\acc_cmp_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(29),
      O => \acc_cmp_carry__6_i_3_n_0\
    );
\acc_cmp_carry__6_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(28),
      O => \acc_cmp_carry__6_i_4_n_0\
    );
\acc_cmp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_cmp_carry__6_n_0\,
      CO(3 downto 2) => \NLW_acc_cmp_carry__7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \acc_cmp_carry__7_n_2\,
      CO(0) => \acc_cmp_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_acc_cmp_carry__7_O_UNCONNECTED\(3),
      O(2 downto 0) => acc_cmp(34 downto 32),
      S(3) => '0',
      S(2) => \acc_cmp_carry__7_i_1_n_0\,
      S(1) => \acc_cmp_carry__7_i_2_n_0\,
      S(0) => \acc_cmp_carry__7_i_3_n_0\
    );
\acc_cmp_carry__7_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \acc_cmp_carry__7_i_1_n_0\
    );
\acc_cmp_carry__7_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(33),
      O => \acc_cmp_carry__7_i_2_n_0\
    );
\acc_cmp_carry__7_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(32),
      O => \acc_cmp_carry__7_i_3_n_0\
    );
acc_cmp_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(3),
      O => acc_cmp_carry_i_1_n_0
    );
acc_cmp_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(2),
      O => acc_cmp_carry_i_2_n_0
    );
acc_cmp_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc(1),
      O => acc_cmp_carry_i_3_n_0
    );
\acc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_1_in(0),
      Q => acc(0),
      R => rst
    );
\acc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_1_in(10),
      Q => acc(10),
      R => rst
    );
\acc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_1_in(11),
      Q => acc(11),
      R => rst
    );
\acc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_1_in(12),
      Q => acc(12),
      R => rst
    );
\acc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_1_in(13),
      Q => acc(13),
      R => rst
    );
\acc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => C(14),
      Q => acc(14),
      R => rst
    );
\acc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => C(15),
      Q => acc(15),
      R => rst
    );
\acc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => C(16),
      Q => acc(16),
      R => rst
    );
\acc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => C(17),
      Q => acc(17),
      R => rst
    );
\acc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => C(18),
      Q => acc(18),
      R => rst
    );
\acc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => C(19),
      Q => acc(19),
      R => rst
    );
\acc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_1_in(1),
      Q => acc(1),
      R => rst
    );
\acc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => C(20),
      Q => acc(20),
      R => rst
    );
\acc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => C(21),
      Q => acc(21),
      R => rst
    );
\acc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => C(22),
      Q => acc(22),
      R => rst
    );
\acc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => C(23),
      Q => acc(23),
      R => rst
    );
\acc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => C(24),
      Q => acc(24),
      R => rst
    );
\acc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => C(25),
      Q => acc(25),
      R => rst
    );
\acc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => C(26),
      Q => acc(26),
      R => rst
    );
\acc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => C(27),
      Q => acc(27),
      R => rst
    );
\acc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => C(28),
      Q => acc(28),
      R => rst
    );
\acc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => C(29),
      Q => acc(29),
      R => rst
    );
\acc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_1_in(2),
      Q => acc(2),
      R => rst
    );
\acc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => C(30),
      Q => acc(30),
      R => rst
    );
\acc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => C(31),
      Q => acc(31),
      R => rst
    );
\acc_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => C(32),
      Q => acc(32),
      R => rst
    );
\acc_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => C(33),
      Q => acc(33),
      R => rst
    );
\acc_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => C(34),
      Q => \^q\(0),
      R => rst
    );
\acc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_1_in(3),
      Q => acc(3),
      R => rst
    );
\acc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_1_in(4),
      Q => acc(4),
      R => rst
    );
\acc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_1_in(5),
      Q => acc(5),
      R => rst
    );
\acc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_1_in(6),
      Q => acc(6),
      R => rst
    );
\acc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_1_in(7),
      Q => acc(7),
      R => rst
    );
\acc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_1_in(8),
      Q => acc(8),
      R => rst
    );
\acc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_1_in(9),
      Q => acc(9),
      R => rst
    );
\acl_axis_norm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done_acl_latch_reg(0),
      D => D(0),
      Q => acl_axis_norm(0),
      R => '0'
    );
\acl_axis_norm_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done_acl_latch_reg(0),
      D => D(10),
      Q => acl_axis_norm(10),
      R => '0'
    );
\acl_axis_norm_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done_acl_latch_reg(0),
      D => D(11),
      Q => acl_axis_norm(11),
      R => '0'
    );
\acl_axis_norm_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done_acl_latch_reg(0),
      D => D(12),
      Q => acl_axis_norm(12),
      R => '0'
    );
\acl_axis_norm_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done_acl_latch_reg(0),
      D => D(13),
      Q => acl_axis_norm(13),
      R => '0'
    );
\acl_axis_norm_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done_acl_latch_reg(0),
      D => D(14),
      Q => acl_axis_norm(14),
      R => '0'
    );
\acl_axis_norm_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done_acl_latch_reg(0),
      D => D(15),
      Q => acl_axis_norm(15),
      R => '0'
    );
\acl_axis_norm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done_acl_latch_reg(0),
      D => D(1),
      Q => acl_axis_norm(1),
      R => '0'
    );
\acl_axis_norm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done_acl_latch_reg(0),
      D => D(2),
      Q => acl_axis_norm(2),
      R => '0'
    );
\acl_axis_norm_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done_acl_latch_reg(0),
      D => D(3),
      Q => acl_axis_norm(3),
      R => '0'
    );
\acl_axis_norm_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done_acl_latch_reg(0),
      D => D(4),
      Q => acl_axis_norm(4),
      R => '0'
    );
\acl_axis_norm_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done_acl_latch_reg(0),
      D => D(5),
      Q => acl_axis_norm(5),
      R => '0'
    );
\acl_axis_norm_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done_acl_latch_reg(0),
      D => D(6),
      Q => acl_axis_norm(6),
      R => '0'
    );
\acl_axis_norm_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done_acl_latch_reg(0),
      D => D(7),
      Q => acl_axis_norm(7),
      R => '0'
    );
\acl_axis_norm_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done_acl_latch_reg(0),
      D => D(8),
      Q => acl_axis_norm(8),
      R => '0'
    );
\acl_axis_norm_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done_acl_latch_reg(0),
      D => D(9),
      Q => acl_axis_norm(9),
      R => '0'
    );
axis_motion: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => axis_pos0,
      I1 => axis_neg0,
      I2 => A(15),
      O => x_motion
    );
axis_neg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axis_neg0_carry_n_0,
      CO(2) => axis_neg0_carry_n_1,
      CO(1) => axis_neg0_carry_n_2,
      CO(0) => axis_neg0_carry_n_3,
      CYINIT => '0',
      DI(3) => DI(1),
      DI(2 downto 1) => B"00",
      DI(0) => DI(0),
      O(3 downto 0) => NLW_axis_neg0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\axis_neg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => axis_neg0_carry_n_0,
      CO(3) => \NLW_axis_neg0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => axis_neg0,
      CO(1) => \axis_neg0_carry__0_n_2\,
      CO(0) => \axis_neg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \x_axis_reg[14]\(2 downto 0),
      O(3 downto 0) => \NLW_axis_neg0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \x_axis_reg[14]_0\(2 downto 0)
    );
axis_pos0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axis_pos0_carry_n_0,
      CO(2) => axis_pos0_carry_n_1,
      CO(1) => axis_pos0_carry_n_2,
      CO(0) => axis_pos0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => A(3),
      DI(0) => \x_axis_reg[0]\(0),
      O(3 downto 0) => NLW_axis_pos0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \x_axis_reg[8]\(3 downto 0)
    );
\axis_pos0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => axis_pos0_carry_n_0,
      CO(3) => axis_pos0,
      CO(2) => \axis_pos0_carry__0_n_1\,
      CO(1) => \axis_pos0_carry__0_n_2\,
      CO(0) => \axis_pos0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \x_axis_reg[14]_1\(2 downto 0),
      DI(0) => A(9),
      O(3 downto 0) => \NLW_axis_pos0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \x_axis_reg[14]_2\(3 downto 0)
    );
\en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => done_z,
      Q => \^e\(0),
      R => rst
    );
\pitch[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => acc_cmp(19),
      I1 => \^q\(0),
      I2 => acc(19),
      O => pitch(0)
    );
\pitch[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out0(10),
      I1 => \^q\(0),
      I2 => acc(29),
      O => pitch(10)
    );
\pitch[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out0(11),
      I1 => \^q\(0),
      I2 => acc(30),
      O => pitch(11)
    );
\pitch[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out0(12),
      I1 => \^q\(0),
      I2 => acc(31),
      O => pitch(12)
    );
\pitch[12]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pitch[8]_INST_0_i_1_n_0\,
      CO(3) => \pitch[12]_INST_0_i_1_n_0\,
      CO(2) => \pitch[12]_INST_0_i_1_n_1\,
      CO(1) => \pitch[12]_INST_0_i_1_n_2\,
      CO(0) => \pitch[12]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => out0(12 downto 9),
      S(3) => \pitch[12]_INST_0_i_2_n_0\,
      S(2) => \pitch[12]_INST_0_i_3_n_0\,
      S(1) => \pitch[12]_INST_0_i_4_n_0\,
      S(0) => \pitch[12]_INST_0_i_5_n_0\
    );
\pitch[12]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => acc_cmp(31),
      I1 => \^q\(0),
      I2 => acc(31),
      O => \pitch[12]_INST_0_i_2_n_0\
    );
\pitch[12]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => acc_cmp(30),
      I1 => \^q\(0),
      I2 => acc(30),
      O => \pitch[12]_INST_0_i_3_n_0\
    );
\pitch[12]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => acc_cmp(29),
      I1 => \^q\(0),
      I2 => acc(29),
      O => \pitch[12]_INST_0_i_4_n_0\
    );
\pitch[12]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => acc_cmp(28),
      I1 => \^q\(0),
      I2 => acc(28),
      O => \pitch[12]_INST_0_i_5_n_0\
    );
\pitch[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out0(13),
      I1 => \^q\(0),
      I2 => acc(32),
      O => pitch(13)
    );
\pitch[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out0(14),
      I1 => \^q\(0),
      I2 => acc(33),
      O => pitch(14)
    );
\pitch[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^o\(0),
      O => pitch(15)
    );
\pitch[15]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pitch[12]_INST_0_i_1_n_0\,
      CO(3 downto 2) => \NLW_pitch[15]_INST_0_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pitch[15]_INST_0_i_1_n_2\,
      CO(0) => \pitch[15]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_pitch[15]_INST_0_i_1_O_UNCONNECTED\(3),
      O(2) => \^o\(0),
      O(1 downto 0) => out0(14 downto 13),
      S(3) => '0',
      S(2) => \pitch[15]_INST_0_i_2_n_0\,
      S(1) => \pitch[15]_INST_0_i_3_n_0\,
      S(0) => \pitch[15]_INST_0_i_4_n_0\
    );
\pitch[15]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => acc_cmp(34),
      I1 => \^q\(0),
      O => \pitch[15]_INST_0_i_2_n_0\
    );
\pitch[15]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => acc_cmp(33),
      I1 => \^q\(0),
      I2 => acc(33),
      O => \pitch[15]_INST_0_i_3_n_0\
    );
\pitch[15]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => acc_cmp(32),
      I1 => \^q\(0),
      I2 => acc(32),
      O => \pitch[15]_INST_0_i_4_n_0\
    );
\pitch[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out0(1),
      I1 => \^q\(0),
      I2 => acc(20),
      O => pitch(1)
    );
\pitch[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out0(2),
      I1 => \^q\(0),
      I2 => acc(21),
      O => pitch(2)
    );
\pitch[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out0(3),
      I1 => \^q\(0),
      I2 => acc(22),
      O => pitch(3)
    );
\pitch[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out0(4),
      I1 => \^q\(0),
      I2 => acc(23),
      O => pitch(4)
    );
\pitch[4]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pitch[4]_INST_0_i_1_n_0\,
      CO(2) => \pitch[4]_INST_0_i_1_n_1\,
      CO(1) => \pitch[4]_INST_0_i_1_n_2\,
      CO(0) => \pitch[4]_INST_0_i_1_n_3\,
      CYINIT => \pitch[4]_INST_0_i_2_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => out0(4 downto 1),
      S(3) => \pitch[4]_INST_0_i_3_n_0\,
      S(2) => \pitch[4]_INST_0_i_4_n_0\,
      S(1) => \pitch[4]_INST_0_i_5_n_0\,
      S(0) => \pitch[4]_INST_0_i_6_n_0\
    );
\pitch[4]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => acc_cmp(19),
      I1 => \^q\(0),
      I2 => acc(19),
      O => \pitch[4]_INST_0_i_2_n_0\
    );
\pitch[4]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => acc_cmp(23),
      I1 => \^q\(0),
      I2 => acc(23),
      O => \pitch[4]_INST_0_i_3_n_0\
    );
\pitch[4]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => acc_cmp(22),
      I1 => \^q\(0),
      I2 => acc(22),
      O => \pitch[4]_INST_0_i_4_n_0\
    );
\pitch[4]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => acc_cmp(21),
      I1 => \^q\(0),
      I2 => acc(21),
      O => \pitch[4]_INST_0_i_5_n_0\
    );
\pitch[4]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => acc_cmp(20),
      I1 => \^q\(0),
      I2 => acc(20),
      O => \pitch[4]_INST_0_i_6_n_0\
    );
\pitch[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out0(5),
      I1 => \^q\(0),
      I2 => acc(24),
      O => pitch(5)
    );
\pitch[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out0(6),
      I1 => \^q\(0),
      I2 => acc(25),
      O => pitch(6)
    );
\pitch[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out0(7),
      I1 => \^q\(0),
      I2 => acc(26),
      O => pitch(7)
    );
\pitch[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out0(8),
      I1 => \^q\(0),
      I2 => acc(27),
      O => pitch(8)
    );
\pitch[8]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pitch[4]_INST_0_i_1_n_0\,
      CO(3) => \pitch[8]_INST_0_i_1_n_0\,
      CO(2) => \pitch[8]_INST_0_i_1_n_1\,
      CO(1) => \pitch[8]_INST_0_i_1_n_2\,
      CO(0) => \pitch[8]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => out0(8 downto 5),
      S(3) => \pitch[8]_INST_0_i_2_n_0\,
      S(2) => \pitch[8]_INST_0_i_3_n_0\,
      S(1) => \pitch[8]_INST_0_i_4_n_0\,
      S(0) => \pitch[8]_INST_0_i_5_n_0\
    );
\pitch[8]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => acc_cmp(27),
      I1 => \^q\(0),
      I2 => acc(27),
      O => \pitch[8]_INST_0_i_2_n_0\
    );
\pitch[8]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => acc_cmp(26),
      I1 => \^q\(0),
      I2 => acc(26),
      O => \pitch[8]_INST_0_i_3_n_0\
    );
\pitch[8]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => acc_cmp(25),
      I1 => \^q\(0),
      I2 => acc(25),
      O => \pitch[8]_INST_0_i_4_n_0\
    );
\pitch[8]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => acc_cmp(24),
      I1 => \^q\(0),
      I2 => acc(24),
      O => \pitch[8]_INST_0_i_5_n_0\
    );
\pitch[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out0(9),
      I1 => \^q\(0),
      I2 => acc(28),
      O => pitch(9)
    );
\product0[13]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_100,
      I1 => sum0_reg_n_97,
      O => \product0[13]_i_10_n_0\
    );
\product0[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_95,
      I1 => \product0_reg[17]_i_6_n_6\,
      O => \product0[13]_i_2_n_0\
    );
\product0[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_96,
      I1 => \product0_reg[17]_i_6_n_7\,
      O => \product0[13]_i_3_n_0\
    );
\product0[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_97,
      I1 => \product0_reg[13]_i_6_n_4\,
      O => \product0[13]_i_4_n_0\
    );
\product0[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_98,
      I1 => \product0_reg[13]_i_6_n_5\,
      O => \product0[13]_i_5_n_0\
    );
\product0[13]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_97,
      I1 => sum0_reg_n_94,
      O => \product0[13]_i_7_n_0\
    );
\product0[13]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_98,
      I1 => sum0_reg_n_95,
      O => \product0[13]_i_8_n_0\
    );
\product0[13]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_99,
      I1 => sum0_reg_n_96,
      O => \product0[13]_i_9_n_0\
    );
\product0[17]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_96,
      I1 => sum0_reg_n_93,
      O => \product0[17]_i_10_n_0\
    );
\product0[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_91,
      I1 => \product0_reg[21]_i_6_n_6\,
      O => \product0[17]_i_2_n_0\
    );
\product0[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_92,
      I1 => \product0_reg[21]_i_6_n_7\,
      O => \product0[17]_i_3_n_0\
    );
\product0[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_93,
      I1 => \product0_reg[17]_i_6_n_4\,
      O => \product0[17]_i_4_n_0\
    );
\product0[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_94,
      I1 => \product0_reg[17]_i_6_n_5\,
      O => \product0[17]_i_5_n_0\
    );
\product0[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_93,
      I1 => sum0_reg_n_90,
      O => \product0[17]_i_7_n_0\
    );
\product0[17]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_94,
      I1 => sum0_reg_n_91,
      O => \product0[17]_i_8_n_0\
    );
\product0[17]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_95,
      I1 => sum0_reg_n_92,
      O => \product0[17]_i_9_n_0\
    );
\product0[21]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_92,
      I1 => sum0_reg_n_89,
      O => \product0[21]_i_10_n_0\
    );
\product0[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_87,
      I1 => \product0_reg[25]_i_6_n_6\,
      O => \product0[21]_i_2_n_0\
    );
\product0[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_88,
      I1 => \product0_reg[25]_i_6_n_7\,
      O => \product0[21]_i_3_n_0\
    );
\product0[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_89,
      I1 => \product0_reg[21]_i_6_n_4\,
      O => \product0[21]_i_4_n_0\
    );
\product0[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_90,
      I1 => \product0_reg[21]_i_6_n_5\,
      O => \product0[21]_i_5_n_0\
    );
\product0[21]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_89,
      I1 => sum0_reg_n_86,
      O => \product0[21]_i_7_n_0\
    );
\product0[21]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_90,
      I1 => sum0_reg_n_87,
      O => \product0[21]_i_8_n_0\
    );
\product0[21]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_91,
      I1 => sum0_reg_n_88,
      O => \product0[21]_i_9_n_0\
    );
\product0[25]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_88,
      I1 => sum0_reg_n_85,
      O => \product0[25]_i_10_n_0\
    );
\product0[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_83,
      I1 => \product0_reg[29]_i_6_n_6\,
      O => \product0[25]_i_2_n_0\
    );
\product0[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_84,
      I1 => \product0_reg[29]_i_6_n_7\,
      O => \product0[25]_i_3_n_0\
    );
\product0[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_85,
      I1 => \product0_reg[25]_i_6_n_4\,
      O => \product0[25]_i_4_n_0\
    );
\product0[25]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_86,
      I1 => \product0_reg[25]_i_6_n_5\,
      O => \product0[25]_i_5_n_0\
    );
\product0[25]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_85,
      I1 => sum0_reg_n_82,
      O => \product0[25]_i_7_n_0\
    );
\product0[25]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_86,
      I1 => sum0_reg_n_83,
      O => \product0[25]_i_8_n_0\
    );
\product0[25]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_87,
      I1 => sum0_reg_n_84,
      O => \product0[25]_i_9_n_0\
    );
\product0[29]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_84,
      I1 => sum0_reg_n_81,
      O => \product0[29]_i_10_n_0\
    );
\product0[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_79,
      I1 => \product0_reg[37]_i_9_n_6\,
      O => \product0[29]_i_2_n_0\
    );
\product0[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_80,
      I1 => \product0_reg[37]_i_9_n_7\,
      O => \product0[29]_i_3_n_0\
    );
\product0[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_81,
      I1 => \product0_reg[29]_i_6_n_4\,
      O => \product0[29]_i_4_n_0\
    );
\product0[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_82,
      I1 => \product0_reg[29]_i_6_n_5\,
      O => \product0[29]_i_5_n_0\
    );
\product0[29]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_81,
      I1 => sum0_reg_n_78,
      O => \product0[29]_i_7_n_0\
    );
\product0[29]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_82,
      I1 => sum0_reg_n_79,
      O => \product0[29]_i_8_n_0\
    );
\product0[29]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_83,
      I1 => sum0_reg_n_80,
      O => \product0[29]_i_9_n_0\
    );
\product0[33]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_75,
      I1 => \product0_reg[37]_i_4_n_6\,
      O => \product0[33]_i_2_n_0\
    );
\product0[33]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_76,
      I1 => \product0_reg[37]_i_4_n_7\,
      O => \product0[33]_i_3_n_0\
    );
\product0[33]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_77,
      I1 => \product0_reg[37]_i_9_n_4\,
      O => \product0[33]_i_4_n_0\
    );
\product0[33]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_78,
      I1 => \product0_reg[37]_i_9_n_5\,
      O => \product0[33]_i_5_n_0\
    );
\product0[37]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum0_reg_n_73,
      O => \product0[37]_i_10_n_0\
    );
\product0[37]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_71,
      I1 => sum0_reg_n_74,
      O => \product0[37]_i_11_n_0\
    );
\product0[37]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_75,
      I1 => sum0_reg_n_72,
      O => \product0[37]_i_12_n_0\
    );
\product0[37]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_76,
      I1 => sum0_reg_n_73,
      O => \product0[37]_i_13_n_0\
    );
\product0[37]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_77,
      I1 => sum0_reg_n_74,
      O => \product0[37]_i_14_n_0\
    );
\product0[37]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_78,
      I1 => sum0_reg_n_75,
      O => \product0[37]_i_15_n_0\
    );
\product0[37]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_79,
      I1 => sum0_reg_n_76,
      O => \product0[37]_i_16_n_0\
    );
\product0[37]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_80,
      I1 => sum0_reg_n_77,
      O => \product0[37]_i_17_n_0\
    );
\product0[37]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \product0_reg[38]_i_3_n_7\,
      I1 => sum0_reg_n_72,
      O => \product0[37]_i_2_n_0\
    );
\product0[37]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \product0_reg[37]_i_4_n_4\,
      I1 => sum0_reg_n_73,
      O => \product0[37]_i_3_n_0\
    );
\product0[37]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => sum0_reg_n_72,
      I1 => \product0_reg[38]_i_3_n_7\,
      I2 => \product0_reg[38]_i_3_n_6\,
      I3 => sum0_reg_n_71,
      O => \product0[37]_i_5_n_0\
    );
\product0[37]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => sum0_reg_n_73,
      I1 => \product0_reg[37]_i_4_n_4\,
      I2 => \product0_reg[38]_i_3_n_7\,
      I3 => sum0_reg_n_72,
      O => \product0[37]_i_6_n_0\
    );
\product0[37]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \product0_reg[37]_i_4_n_5\,
      I1 => \product0_reg[37]_i_4_n_4\,
      I2 => sum0_reg_n_73,
      O => \product0[37]_i_7_n_0\
    );
\product0[37]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \product0_reg[37]_i_4_n_5\,
      I1 => sum0_reg_n_74,
      O => \product0[37]_i_8_n_0\
    );
\product0[38]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => sum0_reg_n_71,
      I1 => \product0_reg[38]_i_3_n_6\,
      I2 => \product0_reg[38]_i_3_n_1\,
      O => \product0[38]_i_2_n_0\
    );
\product0[38]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum0_reg_n_72,
      O => \product0[38]_i_4_n_0\
    );
\product0[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_103,
      I1 => \product0_reg[9]_i_6_n_6\,
      O => \product0[5]_i_2_n_0\
    );
\product0[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_104,
      I1 => \product0_reg[9]_i_6_n_7\,
      O => \product0[5]_i_3_n_0\
    );
\product0[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_105,
      I1 => \product0_reg[5]_i_5_n_4\,
      O => \product0[5]_i_4_n_0\
    );
\product0[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_105,
      I1 => sum0_reg_n_102,
      O => \product0[5]_i_6_n_0\
    );
\product0[5]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum0_reg_n_103,
      O => \product0[5]_i_7_n_0\
    );
\product0[5]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum0_reg_n_104,
      O => \product0[5]_i_8_n_0\
    );
\product0[9]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_104,
      I1 => sum0_reg_n_101,
      O => \product0[9]_i_10_n_0\
    );
\product0[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_99,
      I1 => \product0_reg[13]_i_6_n_6\,
      O => \product0[9]_i_2_n_0\
    );
\product0[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_100,
      I1 => \product0_reg[13]_i_6_n_7\,
      O => \product0[9]_i_3_n_0\
    );
\product0[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_101,
      I1 => \product0_reg[9]_i_6_n_4\,
      O => \product0[9]_i_4_n_0\
    );
\product0[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_102,
      I1 => \product0_reg[9]_i_6_n_5\,
      O => \product0[9]_i_5_n_0\
    );
\product0[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_101,
      I1 => sum0_reg_n_98,
      O => \product0[9]_i_7_n_0\
    );
\product0[9]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_102,
      I1 => sum0_reg_n_99,
      O => \product0[9]_i_8_n_0\
    );
\product0[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_103,
      I1 => sum0_reg_n_100,
      O => \product0[9]_i_9_n_0\
    );
\product0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[13]_i_1_n_7\,
      Q => p_1_in(6),
      R => '0'
    );
\product0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[13]_i_1_n_6\,
      Q => p_1_in(7),
      R => '0'
    );
\product0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[13]_i_1_n_5\,
      Q => p_1_in(8),
      R => '0'
    );
\product0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[13]_i_1_n_4\,
      Q => p_1_in(9),
      R => '0'
    );
\product0_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[9]_i_1_n_0\,
      CO(3) => \product0_reg[13]_i_1_n_0\,
      CO(2) => \product0_reg[13]_i_1_n_1\,
      CO(1) => \product0_reg[13]_i_1_n_2\,
      CO(0) => \product0_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_95,
      DI(2) => sum0_reg_n_96,
      DI(1) => sum0_reg_n_97,
      DI(0) => sum0_reg_n_98,
      O(3) => \product0_reg[13]_i_1_n_4\,
      O(2) => \product0_reg[13]_i_1_n_5\,
      O(1) => \product0_reg[13]_i_1_n_6\,
      O(0) => \product0_reg[13]_i_1_n_7\,
      S(3) => \product0[13]_i_2_n_0\,
      S(2) => \product0[13]_i_3_n_0\,
      S(1) => \product0[13]_i_4_n_0\,
      S(0) => \product0[13]_i_5_n_0\
    );
\product0_reg[13]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[9]_i_6_n_0\,
      CO(3) => \product0_reg[13]_i_6_n_0\,
      CO(2) => \product0_reg[13]_i_6_n_1\,
      CO(1) => \product0_reg[13]_i_6_n_2\,
      CO(0) => \product0_reg[13]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_97,
      DI(2) => sum0_reg_n_98,
      DI(1) => sum0_reg_n_99,
      DI(0) => sum0_reg_n_100,
      O(3) => \product0_reg[13]_i_6_n_4\,
      O(2) => \product0_reg[13]_i_6_n_5\,
      O(1) => \product0_reg[13]_i_6_n_6\,
      O(0) => \product0_reg[13]_i_6_n_7\,
      S(3) => \product0[13]_i_7_n_0\,
      S(2) => \product0[13]_i_8_n_0\,
      S(1) => \product0[13]_i_9_n_0\,
      S(0) => \product0[13]_i_10_n_0\
    );
\product0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[17]_i_1_n_7\,
      Q => p_1_in(10),
      R => '0'
    );
\product0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[17]_i_1_n_6\,
      Q => p_1_in(11),
      R => '0'
    );
\product0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[17]_i_1_n_5\,
      Q => p_1_in(12),
      R => '0'
    );
\product0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[17]_i_1_n_4\,
      Q => p_1_in(13),
      R => '0'
    );
\product0_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[13]_i_1_n_0\,
      CO(3) => \product0_reg[17]_i_1_n_0\,
      CO(2) => \product0_reg[17]_i_1_n_1\,
      CO(1) => \product0_reg[17]_i_1_n_2\,
      CO(0) => \product0_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_91,
      DI(2) => sum0_reg_n_92,
      DI(1) => sum0_reg_n_93,
      DI(0) => sum0_reg_n_94,
      O(3) => \product0_reg[17]_i_1_n_4\,
      O(2) => \product0_reg[17]_i_1_n_5\,
      O(1) => \product0_reg[17]_i_1_n_6\,
      O(0) => \product0_reg[17]_i_1_n_7\,
      S(3) => \product0[17]_i_2_n_0\,
      S(2) => \product0[17]_i_3_n_0\,
      S(1) => \product0[17]_i_4_n_0\,
      S(0) => \product0[17]_i_5_n_0\
    );
\product0_reg[17]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[13]_i_6_n_0\,
      CO(3) => \product0_reg[17]_i_6_n_0\,
      CO(2) => \product0_reg[17]_i_6_n_1\,
      CO(1) => \product0_reg[17]_i_6_n_2\,
      CO(0) => \product0_reg[17]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_93,
      DI(2) => sum0_reg_n_94,
      DI(1) => sum0_reg_n_95,
      DI(0) => sum0_reg_n_96,
      O(3) => \product0_reg[17]_i_6_n_4\,
      O(2) => \product0_reg[17]_i_6_n_5\,
      O(1) => \product0_reg[17]_i_6_n_6\,
      O(0) => \product0_reg[17]_i_6_n_7\,
      S(3) => \product0[17]_i_7_n_0\,
      S(2) => \product0[17]_i_8_n_0\,
      S(1) => \product0[17]_i_9_n_0\,
      S(0) => \product0[17]_i_10_n_0\
    );
\product0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[21]_i_1_n_7\,
      Q => p_1_in(14),
      R => '0'
    );
\product0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[21]_i_1_n_6\,
      Q => p_1_in(15),
      R => '0'
    );
\product0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[21]_i_1_n_5\,
      Q => p_1_in(16),
      R => '0'
    );
\product0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[21]_i_1_n_4\,
      Q => p_1_in(17),
      R => '0'
    );
\product0_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[17]_i_1_n_0\,
      CO(3) => \product0_reg[21]_i_1_n_0\,
      CO(2) => \product0_reg[21]_i_1_n_1\,
      CO(1) => \product0_reg[21]_i_1_n_2\,
      CO(0) => \product0_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_87,
      DI(2) => sum0_reg_n_88,
      DI(1) => sum0_reg_n_89,
      DI(0) => sum0_reg_n_90,
      O(3) => \product0_reg[21]_i_1_n_4\,
      O(2) => \product0_reg[21]_i_1_n_5\,
      O(1) => \product0_reg[21]_i_1_n_6\,
      O(0) => \product0_reg[21]_i_1_n_7\,
      S(3) => \product0[21]_i_2_n_0\,
      S(2) => \product0[21]_i_3_n_0\,
      S(1) => \product0[21]_i_4_n_0\,
      S(0) => \product0[21]_i_5_n_0\
    );
\product0_reg[21]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[17]_i_6_n_0\,
      CO(3) => \product0_reg[21]_i_6_n_0\,
      CO(2) => \product0_reg[21]_i_6_n_1\,
      CO(1) => \product0_reg[21]_i_6_n_2\,
      CO(0) => \product0_reg[21]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_89,
      DI(2) => sum0_reg_n_90,
      DI(1) => sum0_reg_n_91,
      DI(0) => sum0_reg_n_92,
      O(3) => \product0_reg[21]_i_6_n_4\,
      O(2) => \product0_reg[21]_i_6_n_5\,
      O(1) => \product0_reg[21]_i_6_n_6\,
      O(0) => \product0_reg[21]_i_6_n_7\,
      S(3) => \product0[21]_i_7_n_0\,
      S(2) => \product0[21]_i_8_n_0\,
      S(1) => \product0[21]_i_9_n_0\,
      S(0) => \product0[21]_i_10_n_0\
    );
\product0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[25]_i_1_n_7\,
      Q => p_1_in(18),
      R => '0'
    );
\product0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[25]_i_1_n_6\,
      Q => p_1_in(19),
      R => '0'
    );
\product0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[25]_i_1_n_5\,
      Q => p_1_in(20),
      R => '0'
    );
\product0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[25]_i_1_n_4\,
      Q => p_1_in(21),
      R => '0'
    );
\product0_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[21]_i_1_n_0\,
      CO(3) => \product0_reg[25]_i_1_n_0\,
      CO(2) => \product0_reg[25]_i_1_n_1\,
      CO(1) => \product0_reg[25]_i_1_n_2\,
      CO(0) => \product0_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_83,
      DI(2) => sum0_reg_n_84,
      DI(1) => sum0_reg_n_85,
      DI(0) => sum0_reg_n_86,
      O(3) => \product0_reg[25]_i_1_n_4\,
      O(2) => \product0_reg[25]_i_1_n_5\,
      O(1) => \product0_reg[25]_i_1_n_6\,
      O(0) => \product0_reg[25]_i_1_n_7\,
      S(3) => \product0[25]_i_2_n_0\,
      S(2) => \product0[25]_i_3_n_0\,
      S(1) => \product0[25]_i_4_n_0\,
      S(0) => \product0[25]_i_5_n_0\
    );
\product0_reg[25]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[21]_i_6_n_0\,
      CO(3) => \product0_reg[25]_i_6_n_0\,
      CO(2) => \product0_reg[25]_i_6_n_1\,
      CO(1) => \product0_reg[25]_i_6_n_2\,
      CO(0) => \product0_reg[25]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_85,
      DI(2) => sum0_reg_n_86,
      DI(1) => sum0_reg_n_87,
      DI(0) => sum0_reg_n_88,
      O(3) => \product0_reg[25]_i_6_n_4\,
      O(2) => \product0_reg[25]_i_6_n_5\,
      O(1) => \product0_reg[25]_i_6_n_6\,
      O(0) => \product0_reg[25]_i_6_n_7\,
      S(3) => \product0[25]_i_7_n_0\,
      S(2) => \product0[25]_i_8_n_0\,
      S(1) => \product0[25]_i_9_n_0\,
      S(0) => \product0[25]_i_10_n_0\
    );
\product0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[29]_i_1_n_7\,
      Q => p_1_in(22),
      R => '0'
    );
\product0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[29]_i_1_n_6\,
      Q => p_1_in(23),
      R => '0'
    );
\product0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[29]_i_1_n_5\,
      Q => p_1_in(24),
      R => '0'
    );
\product0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[29]_i_1_n_4\,
      Q => p_1_in(25),
      R => '0'
    );
\product0_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[25]_i_1_n_0\,
      CO(3) => \product0_reg[29]_i_1_n_0\,
      CO(2) => \product0_reg[29]_i_1_n_1\,
      CO(1) => \product0_reg[29]_i_1_n_2\,
      CO(0) => \product0_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_79,
      DI(2) => sum0_reg_n_80,
      DI(1) => sum0_reg_n_81,
      DI(0) => sum0_reg_n_82,
      O(3) => \product0_reg[29]_i_1_n_4\,
      O(2) => \product0_reg[29]_i_1_n_5\,
      O(1) => \product0_reg[29]_i_1_n_6\,
      O(0) => \product0_reg[29]_i_1_n_7\,
      S(3) => \product0[29]_i_2_n_0\,
      S(2) => \product0[29]_i_3_n_0\,
      S(1) => \product0[29]_i_4_n_0\,
      S(0) => \product0[29]_i_5_n_0\
    );
\product0_reg[29]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[25]_i_6_n_0\,
      CO(3) => \product0_reg[29]_i_6_n_0\,
      CO(2) => \product0_reg[29]_i_6_n_1\,
      CO(1) => \product0_reg[29]_i_6_n_2\,
      CO(0) => \product0_reg[29]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_81,
      DI(2) => sum0_reg_n_82,
      DI(1) => sum0_reg_n_83,
      DI(0) => sum0_reg_n_84,
      O(3) => \product0_reg[29]_i_6_n_4\,
      O(2) => \product0_reg[29]_i_6_n_5\,
      O(1) => \product0_reg[29]_i_6_n_6\,
      O(0) => \product0_reg[29]_i_6_n_7\,
      S(3) => \product0[29]_i_7_n_0\,
      S(2) => \product0[29]_i_8_n_0\,
      S(1) => \product0[29]_i_9_n_0\,
      S(0) => \product0[29]_i_10_n_0\
    );
\product0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[33]_i_1_n_7\,
      Q => p_1_in(26),
      R => '0'
    );
\product0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[33]_i_1_n_6\,
      Q => p_1_in(27),
      R => '0'
    );
\product0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[33]_i_1_n_5\,
      Q => p_1_in(28),
      R => '0'
    );
\product0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[33]_i_1_n_4\,
      Q => p_1_in(29),
      R => '0'
    );
\product0_reg[33]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[29]_i_1_n_0\,
      CO(3) => \product0_reg[33]_i_1_n_0\,
      CO(2) => \product0_reg[33]_i_1_n_1\,
      CO(1) => \product0_reg[33]_i_1_n_2\,
      CO(0) => \product0_reg[33]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_75,
      DI(2) => sum0_reg_n_76,
      DI(1) => sum0_reg_n_77,
      DI(0) => sum0_reg_n_78,
      O(3) => \product0_reg[33]_i_1_n_4\,
      O(2) => \product0_reg[33]_i_1_n_5\,
      O(1) => \product0_reg[33]_i_1_n_6\,
      O(0) => \product0_reg[33]_i_1_n_7\,
      S(3) => \product0[33]_i_2_n_0\,
      S(2) => \product0[33]_i_3_n_0\,
      S(1) => \product0[33]_i_4_n_0\,
      S(0) => \product0[33]_i_5_n_0\
    );
\product0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[37]_i_1_n_7\,
      Q => p_1_in(30),
      R => '0'
    );
\product0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[37]_i_1_n_6\,
      Q => p_1_in(31),
      R => '0'
    );
\product0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[37]_i_1_n_5\,
      Q => p_1_in(32),
      R => '0'
    );
\product0_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[37]_i_1_n_4\,
      Q => p_1_in(33),
      R => '0'
    );
\product0_reg[37]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[33]_i_1_n_0\,
      CO(3) => \product0_reg[37]_i_1_n_0\,
      CO(2) => \product0_reg[37]_i_1_n_1\,
      CO(1) => \product0_reg[37]_i_1_n_2\,
      CO(0) => \product0_reg[37]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \product0[37]_i_2_n_0\,
      DI(2) => \product0[37]_i_3_n_0\,
      DI(1) => \product0_reg[37]_i_4_n_5\,
      DI(0) => sum0_reg_n_74,
      O(3) => \product0_reg[37]_i_1_n_4\,
      O(2) => \product0_reg[37]_i_1_n_5\,
      O(1) => \product0_reg[37]_i_1_n_6\,
      O(0) => \product0_reg[37]_i_1_n_7\,
      S(3) => \product0[37]_i_5_n_0\,
      S(2) => \product0[37]_i_6_n_0\,
      S(1) => \product0[37]_i_7_n_0\,
      S(0) => \product0[37]_i_8_n_0\
    );
\product0_reg[37]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[37]_i_9_n_0\,
      CO(3) => \product0_reg[37]_i_4_n_0\,
      CO(2) => \product0_reg[37]_i_4_n_1\,
      CO(1) => \product0_reg[37]_i_4_n_2\,
      CO(0) => \product0_reg[37]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_73,
      DI(2) => sum0_reg_n_71,
      DI(1) => sum0_reg_n_75,
      DI(0) => sum0_reg_n_76,
      O(3) => \product0_reg[37]_i_4_n_4\,
      O(2) => \product0_reg[37]_i_4_n_5\,
      O(1) => \product0_reg[37]_i_4_n_6\,
      O(0) => \product0_reg[37]_i_4_n_7\,
      S(3) => \product0[37]_i_10_n_0\,
      S(2) => \product0[37]_i_11_n_0\,
      S(1) => \product0[37]_i_12_n_0\,
      S(0) => \product0[37]_i_13_n_0\
    );
\product0_reg[37]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[29]_i_6_n_0\,
      CO(3) => \product0_reg[37]_i_9_n_0\,
      CO(2) => \product0_reg[37]_i_9_n_1\,
      CO(1) => \product0_reg[37]_i_9_n_2\,
      CO(0) => \product0_reg[37]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_77,
      DI(2) => sum0_reg_n_78,
      DI(1) => sum0_reg_n_79,
      DI(0) => sum0_reg_n_80,
      O(3) => \product0_reg[37]_i_9_n_4\,
      O(2) => \product0_reg[37]_i_9_n_5\,
      O(1) => \product0_reg[37]_i_9_n_6\,
      O(0) => \product0_reg[37]_i_9_n_7\,
      S(3) => \product0[37]_i_14_n_0\,
      S(2) => \product0[37]_i_15_n_0\,
      S(1) => \product0[37]_i_16_n_0\,
      S(0) => \product0[37]_i_17_n_0\
    );
\product0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[38]_i_1_n_7\,
      Q => p_1_in(34),
      R => '0'
    );
\product0_reg[38]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[37]_i_1_n_0\,
      CO(3 downto 0) => \NLW_product0_reg[38]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_product0_reg[38]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \product0_reg[38]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \product0[38]_i_2_n_0\
    );
\product0_reg[38]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[37]_i_4_n_0\,
      CO(3) => \NLW_product0_reg[38]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \product0_reg[38]_i_3_n_1\,
      CO(1) => \NLW_product0_reg[38]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \product0_reg[38]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"001",
      DI(0) => sum0_reg_n_72,
      O(3 downto 2) => \NLW_product0_reg[38]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \product0_reg[38]_i_3_n_6\,
      O(0) => \product0_reg[38]_i_3_n_7\,
      S(3 downto 2) => B"01",
      S(1) => sum0_reg_n_71,
      S(0) => \product0[38]_i_4_n_0\
    );
\product0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[5]_i_1_n_5\,
      Q => p_1_in(0),
      R => '0'
    );
\product0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[5]_i_1_n_4\,
      Q => p_1_in(1),
      R => '0'
    );
\product0_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \product0_reg[5]_i_1_n_0\,
      CO(2) => \product0_reg[5]_i_1_n_1\,
      CO(1) => \product0_reg[5]_i_1_n_2\,
      CO(0) => \product0_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_103,
      DI(2) => sum0_reg_n_104,
      DI(1) => sum0_reg_n_105,
      DI(0) => '0',
      O(3) => \product0_reg[5]_i_1_n_4\,
      O(2) => \product0_reg[5]_i_1_n_5\,
      O(1 downto 0) => \NLW_product0_reg[5]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \product0[5]_i_2_n_0\,
      S(2) => \product0[5]_i_3_n_0\,
      S(1) => \product0[5]_i_4_n_0\,
      S(0) => \product0_reg[5]_i_5_n_5\
    );
\product0_reg[5]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \product0_reg[5]_i_5_n_0\,
      CO(2) => \product0_reg[5]_i_5_n_1\,
      CO(1) => \product0_reg[5]_i_5_n_2\,
      CO(0) => \product0_reg[5]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_105,
      DI(2 downto 0) => B"001",
      O(3) => \product0_reg[5]_i_5_n_4\,
      O(2) => \product0_reg[5]_i_5_n_5\,
      O(1 downto 0) => \NLW_product0_reg[5]_i_5_O_UNCONNECTED\(1 downto 0),
      S(3) => \product0[5]_i_6_n_0\,
      S(2) => \product0[5]_i_7_n_0\,
      S(1) => \product0[5]_i_8_n_0\,
      S(0) => sum0_reg_n_105
    );
\product0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[9]_i_1_n_7\,
      Q => p_1_in(2),
      R => '0'
    );
\product0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[9]_i_1_n_6\,
      Q => p_1_in(3),
      R => '0'
    );
\product0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[9]_i_1_n_5\,
      Q => p_1_in(4),
      R => '0'
    );
\product0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[9]_i_1_n_4\,
      Q => p_1_in(5),
      R => '0'
    );
\product0_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[5]_i_1_n_0\,
      CO(3) => \product0_reg[9]_i_1_n_0\,
      CO(2) => \product0_reg[9]_i_1_n_1\,
      CO(1) => \product0_reg[9]_i_1_n_2\,
      CO(0) => \product0_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_99,
      DI(2) => sum0_reg_n_100,
      DI(1) => sum0_reg_n_101,
      DI(0) => sum0_reg_n_102,
      O(3) => \product0_reg[9]_i_1_n_4\,
      O(2) => \product0_reg[9]_i_1_n_5\,
      O(1) => \product0_reg[9]_i_1_n_6\,
      O(0) => \product0_reg[9]_i_1_n_7\,
      S(3) => \product0[9]_i_2_n_0\,
      S(2) => \product0[9]_i_3_n_0\,
      S(1) => \product0[9]_i_4_n_0\,
      S(0) => \product0[9]_i_5_n_0\
    );
\product0_reg[9]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[5]_i_5_n_0\,
      CO(3) => \product0_reg[9]_i_6_n_0\,
      CO(2) => \product0_reg[9]_i_6_n_1\,
      CO(1) => \product0_reg[9]_i_6_n_2\,
      CO(0) => \product0_reg[9]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_101,
      DI(2) => sum0_reg_n_102,
      DI(1) => sum0_reg_n_103,
      DI(0) => sum0_reg_n_104,
      O(3) => \product0_reg[9]_i_6_n_4\,
      O(2) => \product0_reg[9]_i_6_n_5\,
      O(1) => \product0_reg[9]_i_6_n_6\,
      O(0) => \product0_reg[9]_i_6_n_7\,
      S(3) => \product0[9]_i_7_n_0\,
      S(2) => \product0[9]_i_8_n_0\,
      S(1) => \product0[9]_i_9_n_0\,
      S(0) => \product0[9]_i_10_n_0\
    );
\product1_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => acl_axis_norm(0),
      Q => product1_0(0),
      R => '0'
    );
\product1_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => acl_axis_norm(10),
      Q => product1_0(10),
      R => '0'
    );
\product1_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => acl_axis_norm(11),
      Q => product1_0(11),
      R => '0'
    );
\product1_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => acl_axis_norm(12),
      Q => product1_0(12),
      R => '0'
    );
\product1_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => acl_axis_norm(13),
      Q => product1_0(13),
      R => '0'
    );
\product1_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => acl_axis_norm(14),
      Q => product1_0(14),
      R => '0'
    );
\product1_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => acl_axis_norm(15),
      Q => product1_0(15),
      R => '0'
    );
\product1_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => acl_axis_norm(1),
      Q => product1_0(1),
      R => '0'
    );
\product1_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => acl_axis_norm(2),
      Q => product1_0(2),
      R => '0'
    );
\product1_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => acl_axis_norm(3),
      Q => product1_0(3),
      R => '0'
    );
\product1_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => acl_axis_norm(4),
      Q => product1_0(4),
      R => '0'
    );
\product1_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => acl_axis_norm(5),
      Q => product1_0(5),
      R => '0'
    );
\product1_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => acl_axis_norm(6),
      Q => product1_0(6),
      R => '0'
    );
\product1_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => acl_axis_norm(7),
      Q => product1_0(7),
      R => '0'
    );
\product1_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => acl_axis_norm(8),
      Q => product1_0(8),
      R => '0'
    );
\product1_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => acl_axis_norm(9),
      Q => product1_0(9),
      R => '0'
    );
\product1_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => product1_0(0),
      Q => product1_1(0),
      R => '0'
    );
\product1_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => product1_0(10),
      Q => product1_1(10),
      R => '0'
    );
\product1_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => product1_0(11),
      Q => product1_1(11),
      R => '0'
    );
\product1_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => product1_0(12),
      Q => product1_1(12),
      R => '0'
    );
\product1_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => product1_0(13),
      Q => product1_1(13),
      R => '0'
    );
\product1_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => product1_0(14),
      Q => product1_1(14),
      R => '0'
    );
\product1_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => product1_0(15),
      Q => product1_1(15),
      R => '0'
    );
\product1_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => product1_0(1),
      Q => product1_1(1),
      R => '0'
    );
\product1_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => product1_0(2),
      Q => product1_1(2),
      R => '0'
    );
\product1_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => product1_0(3),
      Q => product1_1(3),
      R => '0'
    );
\product1_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => product1_0(4),
      Q => product1_1(4),
      R => '0'
    );
\product1_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => product1_0(5),
      Q => product1_1(5),
      R => '0'
    );
\product1_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => product1_0(6),
      Q => product1_1(6),
      R => '0'
    );
\product1_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => product1_0(7),
      Q => product1_1(7),
      R => '0'
    );
\product1_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => product1_0(8),
      Q => product1_1(8),
      R => '0'
    );
\product1_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => product1_0(9),
      Q => product1_1(9),
      R => '0'
    );
\product1_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => product1_1(0),
      Q => \product1_2_reg_n_0_[0]\,
      R => '0'
    );
\product1_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => product1_1(10),
      Q => \product1_2_reg_n_0_[10]\,
      R => '0'
    );
\product1_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => product1_1(11),
      Q => \product1_2_reg_n_0_[11]\,
      R => '0'
    );
\product1_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => product1_1(12),
      Q => \product1_2_reg_n_0_[12]\,
      R => '0'
    );
\product1_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => product1_1(13),
      Q => \product1_2_reg_n_0_[13]\,
      R => '0'
    );
\product1_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => product1_1(14),
      Q => \product1_2_reg_n_0_[14]\,
      R => '0'
    );
\product1_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => product1_1(15),
      Q => p_0_in0,
      R => '0'
    );
\product1_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => product1_1(1),
      Q => \product1_2_reg_n_0_[1]\,
      R => '0'
    );
\product1_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => product1_1(2),
      Q => \product1_2_reg_n_0_[2]\,
      R => '0'
    );
\product1_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => product1_1(3),
      Q => \product1_2_reg_n_0_[3]\,
      R => '0'
    );
\product1_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => product1_1(4),
      Q => \product1_2_reg_n_0_[4]\,
      R => '0'
    );
\product1_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => product1_1(5),
      Q => \product1_2_reg_n_0_[5]\,
      R => '0'
    );
\product1_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => product1_1(6),
      Q => \product1_2_reg_n_0_[6]\,
      R => '0'
    );
\product1_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => product1_1(7),
      Q => \product1_2_reg_n_0_[7]\,
      R => '0'
    );
\product1_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => product1_1(8),
      Q => \product1_2_reg_n_0_[8]\,
      R => '0'
    );
\product1_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => product1_1(9),
      Q => \product1_2_reg_n_0_[9]\,
      R => '0'
    );
sum0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_sum0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000101101111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_sum0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => C(34),
      C(46) => C(34),
      C(45) => C(34),
      C(44) => C(34),
      C(43) => C(34),
      C(42) => C(34),
      C(41) => C(34),
      C(40) => C(34),
      C(39) => C(34),
      C(38) => C(34),
      C(37) => C(34),
      C(36) => C(34),
      C(35) => C(34),
      C(34 downto 14) => C(34 downto 14),
      C(13 downto 0) => p_1_in(13 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_sum0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_sum0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => start_filter,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => \^e\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \en_reg[0]\,
      CEP => \en_reg[1]\(0),
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_sum0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_sum0_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_sum0_reg_P_UNCONNECTED(47 downto 35),
      P(34) => sum0_reg_n_71,
      P(33) => sum0_reg_n_72,
      P(32) => sum0_reg_n_73,
      P(31) => sum0_reg_n_74,
      P(30) => sum0_reg_n_75,
      P(29) => sum0_reg_n_76,
      P(28) => sum0_reg_n_77,
      P(27) => sum0_reg_n_78,
      P(26) => sum0_reg_n_79,
      P(25) => sum0_reg_n_80,
      P(24) => sum0_reg_n_81,
      P(23) => sum0_reg_n_82,
      P(22) => sum0_reg_n_83,
      P(21) => sum0_reg_n_84,
      P(20) => sum0_reg_n_85,
      P(19) => sum0_reg_n_86,
      P(18) => sum0_reg_n_87,
      P(17) => sum0_reg_n_88,
      P(16) => sum0_reg_n_89,
      P(15) => sum0_reg_n_90,
      P(14) => sum0_reg_n_91,
      P(13) => sum0_reg_n_92,
      P(12) => sum0_reg_n_93,
      P(11) => sum0_reg_n_94,
      P(10) => sum0_reg_n_95,
      P(9) => sum0_reg_n_96,
      P(8) => sum0_reg_n_97,
      P(7) => sum0_reg_n_98,
      P(6) => sum0_reg_n_99,
      P(5) => sum0_reg_n_100,
      P(4) => sum0_reg_n_101,
      P(3) => sum0_reg_n_102,
      P(2) => sum0_reg_n_103,
      P(1) => sum0_reg_n_104,
      P(0) => sum0_reg_n_105,
      PATTERNBDETECT => NLW_sum0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_sum0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_sum0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => rst,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => rst,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => rst,
      RSTP => '0',
      UNDERFLOW => NLW_sum0_reg_UNDERFLOW_UNCONNECTED
    );
sum0_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(32),
      I1 => p_1_in(33),
      O => sum0_reg_i_10_n_0
    );
sum0_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(31),
      I1 => p_1_in(32),
      O => sum0_reg_i_11_n_0
    );
sum0_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0,
      I1 => p_1_in(31),
      O => sum0_reg_i_12_n_0
    );
sum0_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0,
      I1 => p_1_in(30),
      O => sum0_reg_i_13_n_0
    );
sum0_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(29),
      I1 => \product1_2_reg_n_0_[14]\,
      O => sum0_reg_i_14_n_0
    );
sum0_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(28),
      I1 => \product1_2_reg_n_0_[13]\,
      O => sum0_reg_i_15_n_0
    );
sum0_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(27),
      I1 => \product1_2_reg_n_0_[12]\,
      O => sum0_reg_i_16_n_0
    );
sum0_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(26),
      I1 => \product1_2_reg_n_0_[11]\,
      O => sum0_reg_i_17_n_0
    );
sum0_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(25),
      I1 => \product1_2_reg_n_0_[10]\,
      O => sum0_reg_i_18_n_0
    );
sum0_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(24),
      I1 => \product1_2_reg_n_0_[9]\,
      O => sum0_reg_i_19_n_0
    );
sum0_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => sum0_reg_i_3_n_0,
      CO(3 downto 0) => NLW_sum0_reg_i_2_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_sum0_reg_i_2_O_UNCONNECTED(3 downto 1),
      O(0) => C(34),
      S(3 downto 1) => B"000",
      S(0) => sum0_reg_i_8_n_0
    );
sum0_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(23),
      I1 => \product1_2_reg_n_0_[8]\,
      O => sum0_reg_i_20_n_0
    );
sum0_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(22),
      I1 => \product1_2_reg_n_0_[7]\,
      O => sum0_reg_i_21_n_0
    );
sum0_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(21),
      I1 => \product1_2_reg_n_0_[6]\,
      O => sum0_reg_i_22_n_0
    );
sum0_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(20),
      I1 => \product1_2_reg_n_0_[5]\,
      O => sum0_reg_i_23_n_0
    );
sum0_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(19),
      I1 => \product1_2_reg_n_0_[4]\,
      O => sum0_reg_i_24_n_0
    );
sum0_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(18),
      I1 => \product1_2_reg_n_0_[3]\,
      O => sum0_reg_i_25_n_0
    );
sum0_reg_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \product1_2_reg_n_0_[2]\,
      O => sum0_reg_i_26_n_0
    );
sum0_reg_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(16),
      I1 => \product1_2_reg_n_0_[1]\,
      O => sum0_reg_i_27_n_0
    );
sum0_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(15),
      I1 => \product1_2_reg_n_0_[0]\,
      O => sum0_reg_i_28_n_0
    );
sum0_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => sum0_reg_i_4_n_0,
      CO(3) => sum0_reg_i_3_n_0,
      CO(2) => sum0_reg_i_3_n_1,
      CO(1) => sum0_reg_i_3_n_2,
      CO(0) => sum0_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 2) => p_1_in(32 downto 31),
      DI(1) => sum0_reg_i_9_n_0,
      DI(0) => p_0_in0,
      O(3 downto 0) => C(33 downto 30),
      S(3) => sum0_reg_i_10_n_0,
      S(2) => sum0_reg_i_11_n_0,
      S(1) => sum0_reg_i_12_n_0,
      S(0) => sum0_reg_i_13_n_0
    );
sum0_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => sum0_reg_i_5_n_0,
      CO(3) => sum0_reg_i_4_n_0,
      CO(2) => sum0_reg_i_4_n_1,
      CO(1) => sum0_reg_i_4_n_2,
      CO(0) => sum0_reg_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(29 downto 26),
      O(3 downto 0) => C(29 downto 26),
      S(3) => sum0_reg_i_14_n_0,
      S(2) => sum0_reg_i_15_n_0,
      S(1) => sum0_reg_i_16_n_0,
      S(0) => sum0_reg_i_17_n_0
    );
sum0_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => sum0_reg_i_6_n_0,
      CO(3) => sum0_reg_i_5_n_0,
      CO(2) => sum0_reg_i_5_n_1,
      CO(1) => sum0_reg_i_5_n_2,
      CO(0) => sum0_reg_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(25 downto 22),
      O(3 downto 0) => C(25 downto 22),
      S(3) => sum0_reg_i_18_n_0,
      S(2) => sum0_reg_i_19_n_0,
      S(1) => sum0_reg_i_20_n_0,
      S(0) => sum0_reg_i_21_n_0
    );
sum0_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => sum0_reg_i_7_n_0,
      CO(3) => sum0_reg_i_6_n_0,
      CO(2) => sum0_reg_i_6_n_1,
      CO(1) => sum0_reg_i_6_n_2,
      CO(0) => sum0_reg_i_6_n_3,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(21 downto 18),
      O(3 downto 0) => C(21 downto 18),
      S(3) => sum0_reg_i_22_n_0,
      S(2) => sum0_reg_i_23_n_0,
      S(1) => sum0_reg_i_24_n_0,
      S(0) => sum0_reg_i_25_n_0
    );
sum0_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum0_reg_i_7_n_0,
      CO(2) => sum0_reg_i_7_n_1,
      CO(1) => sum0_reg_i_7_n_2,
      CO(0) => sum0_reg_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in(17 downto 15),
      DI(0) => '0',
      O(3 downto 0) => C(17 downto 14),
      S(3) => sum0_reg_i_26_n_0,
      S(2) => sum0_reg_i_27_n_0,
      S(1) => sum0_reg_i_28_n_0,
      S(0) => p_1_in(14)
    );
sum0_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(33),
      I1 => p_1_in(34),
      O => sum0_reg_i_8_n_0
    );
sum0_reg_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in0,
      O => sum0_reg_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bluetooth_demo_sensor_fusion_axi_0_0_axis_data_filter__parameterized0\ is
  port (
    y_motion : out STD_LOGIC;
    \acl_axis_norm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[31]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    roll : out STD_LOGIC_VECTOR ( 15 downto 0 );
    done_latch_y_reg : out STD_LOGIC;
    start_filter : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \en_reg[0]\ : in STD_LOGIC;
    \en_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \y_axis_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \y_axis_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_axis_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \y_axis_reg[15]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \y_axis_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_axis_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_axis_reg[15]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \y_axis_reg[15]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    done_acl_latch : in STD_LOGIC;
    done_gyro_latch : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axi_araddr_reg[2]\ : in STD_LOGIC;
    pitch : in STD_LOGIC_VECTOR ( 14 downto 0 );
    done_init_gyro1_latch_reg : in STD_LOGIC;
    \axi_araddr_reg[2]_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_araddr_reg[2]_1\ : in STD_LOGIC;
    \axi_araddr_reg[2]_2\ : in STD_LOGIC;
    \axi_araddr_reg[2]_3\ : in STD_LOGIC;
    \axi_araddr_reg[2]_4\ : in STD_LOGIC;
    \axi_araddr_reg[2]_5\ : in STD_LOGIC;
    \axi_araddr_reg[2]_6\ : in STD_LOGIC;
    \axi_araddr_reg[2]_7\ : in STD_LOGIC;
    \axi_araddr_reg[2]_8\ : in STD_LOGIC;
    \axi_araddr_reg[2]_9\ : in STD_LOGIC;
    \axi_araddr_reg[2]_10\ : in STD_LOGIC;
    \axi_araddr_reg[2]_11\ : in STD_LOGIC;
    \axi_araddr_reg[2]_12\ : in STD_LOGIC;
    \axi_araddr_reg[2]_13\ : in STD_LOGIC;
    \axi_araddr_reg[2]_14\ : in STD_LOGIC;
    done_latch_z : in STD_LOGIC;
    done_latch_y : in STD_LOGIC;
    \angle_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \en_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \en_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bluetooth_demo_sensor_fusion_axi_0_0_axis_data_filter__parameterized0\ : entity is "axis_data_filter";
end \bluetooth_demo_sensor_fusion_axi_0_0_axis_data_filter__parameterized0\;

architecture STRUCTURE of \bluetooth_demo_sensor_fusion_axi_0_0_axis_data_filter__parameterized0\ is
  signal \acc_cmp_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__0_n_1\ : STD_LOGIC;
  signal \acc_cmp_carry__0_n_2\ : STD_LOGIC;
  signal \acc_cmp_carry__0_n_3\ : STD_LOGIC;
  signal \acc_cmp_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__1_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__1_n_1\ : STD_LOGIC;
  signal \acc_cmp_carry__1_n_2\ : STD_LOGIC;
  signal \acc_cmp_carry__1_n_3\ : STD_LOGIC;
  signal \acc_cmp_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__2_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__2_n_1\ : STD_LOGIC;
  signal \acc_cmp_carry__2_n_2\ : STD_LOGIC;
  signal \acc_cmp_carry__2_n_3\ : STD_LOGIC;
  signal \acc_cmp_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__3_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__3_n_1\ : STD_LOGIC;
  signal \acc_cmp_carry__3_n_2\ : STD_LOGIC;
  signal \acc_cmp_carry__3_n_3\ : STD_LOGIC;
  signal \acc_cmp_carry__3_n_4\ : STD_LOGIC;
  signal \acc_cmp_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__4_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__4_n_1\ : STD_LOGIC;
  signal \acc_cmp_carry__4_n_2\ : STD_LOGIC;
  signal \acc_cmp_carry__4_n_3\ : STD_LOGIC;
  signal \acc_cmp_carry__4_n_4\ : STD_LOGIC;
  signal \acc_cmp_carry__4_n_5\ : STD_LOGIC;
  signal \acc_cmp_carry__4_n_6\ : STD_LOGIC;
  signal \acc_cmp_carry__4_n_7\ : STD_LOGIC;
  signal \acc_cmp_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__5_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__5_n_1\ : STD_LOGIC;
  signal \acc_cmp_carry__5_n_2\ : STD_LOGIC;
  signal \acc_cmp_carry__5_n_3\ : STD_LOGIC;
  signal \acc_cmp_carry__5_n_4\ : STD_LOGIC;
  signal \acc_cmp_carry__5_n_5\ : STD_LOGIC;
  signal \acc_cmp_carry__5_n_6\ : STD_LOGIC;
  signal \acc_cmp_carry__5_n_7\ : STD_LOGIC;
  signal \acc_cmp_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__6_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__6_n_1\ : STD_LOGIC;
  signal \acc_cmp_carry__6_n_2\ : STD_LOGIC;
  signal \acc_cmp_carry__6_n_3\ : STD_LOGIC;
  signal \acc_cmp_carry__6_n_4\ : STD_LOGIC;
  signal \acc_cmp_carry__6_n_5\ : STD_LOGIC;
  signal \acc_cmp_carry__6_n_6\ : STD_LOGIC;
  signal \acc_cmp_carry__6_n_7\ : STD_LOGIC;
  signal \acc_cmp_carry__7_i_1__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__7_i_2__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__7_i_3__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry__7_n_2\ : STD_LOGIC;
  signal \acc_cmp_carry__7_n_3\ : STD_LOGIC;
  signal \acc_cmp_carry__7_n_5\ : STD_LOGIC;
  signal \acc_cmp_carry__7_n_6\ : STD_LOGIC;
  signal \acc_cmp_carry__7_n_7\ : STD_LOGIC;
  signal \acc_cmp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \acc_cmp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal acc_cmp_carry_n_0 : STD_LOGIC;
  signal acc_cmp_carry_n_1 : STD_LOGIC;
  signal acc_cmp_carry_n_2 : STD_LOGIC;
  signal acc_cmp_carry_n_3 : STD_LOGIC;
  signal \acc_reg_n_0_[0]\ : STD_LOGIC;
  signal \acc_reg_n_0_[10]\ : STD_LOGIC;
  signal \acc_reg_n_0_[11]\ : STD_LOGIC;
  signal \acc_reg_n_0_[12]\ : STD_LOGIC;
  signal \acc_reg_n_0_[13]\ : STD_LOGIC;
  signal \acc_reg_n_0_[14]\ : STD_LOGIC;
  signal \acc_reg_n_0_[15]\ : STD_LOGIC;
  signal \acc_reg_n_0_[16]\ : STD_LOGIC;
  signal \acc_reg_n_0_[17]\ : STD_LOGIC;
  signal \acc_reg_n_0_[18]\ : STD_LOGIC;
  signal \acc_reg_n_0_[19]\ : STD_LOGIC;
  signal \acc_reg_n_0_[1]\ : STD_LOGIC;
  signal \acc_reg_n_0_[20]\ : STD_LOGIC;
  signal \acc_reg_n_0_[21]\ : STD_LOGIC;
  signal \acc_reg_n_0_[22]\ : STD_LOGIC;
  signal \acc_reg_n_0_[23]\ : STD_LOGIC;
  signal \acc_reg_n_0_[24]\ : STD_LOGIC;
  signal \acc_reg_n_0_[25]\ : STD_LOGIC;
  signal \acc_reg_n_0_[26]\ : STD_LOGIC;
  signal \acc_reg_n_0_[27]\ : STD_LOGIC;
  signal \acc_reg_n_0_[28]\ : STD_LOGIC;
  signal \acc_reg_n_0_[29]\ : STD_LOGIC;
  signal \acc_reg_n_0_[2]\ : STD_LOGIC;
  signal \acc_reg_n_0_[30]\ : STD_LOGIC;
  signal \acc_reg_n_0_[31]\ : STD_LOGIC;
  signal \acc_reg_n_0_[32]\ : STD_LOGIC;
  signal \acc_reg_n_0_[33]\ : STD_LOGIC;
  signal \acc_reg_n_0_[34]\ : STD_LOGIC;
  signal \acc_reg_n_0_[3]\ : STD_LOGIC;
  signal \acc_reg_n_0_[4]\ : STD_LOGIC;
  signal \acc_reg_n_0_[5]\ : STD_LOGIC;
  signal \acc_reg_n_0_[6]\ : STD_LOGIC;
  signal \acc_reg_n_0_[7]\ : STD_LOGIC;
  signal \acc_reg_n_0_[8]\ : STD_LOGIC;
  signal \acc_reg_n_0_[9]\ : STD_LOGIC;
  signal \^acl_axis_norm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \acl_axis_norm_reg_n_0_[0]\ : STD_LOGIC;
  signal \acl_axis_norm_reg_n_0_[10]\ : STD_LOGIC;
  signal \acl_axis_norm_reg_n_0_[11]\ : STD_LOGIC;
  signal \acl_axis_norm_reg_n_0_[12]\ : STD_LOGIC;
  signal \acl_axis_norm_reg_n_0_[13]\ : STD_LOGIC;
  signal \acl_axis_norm_reg_n_0_[14]\ : STD_LOGIC;
  signal \acl_axis_norm_reg_n_0_[15]\ : STD_LOGIC;
  signal \acl_axis_norm_reg_n_0_[1]\ : STD_LOGIC;
  signal \acl_axis_norm_reg_n_0_[2]\ : STD_LOGIC;
  signal \acl_axis_norm_reg_n_0_[3]\ : STD_LOGIC;
  signal \acl_axis_norm_reg_n_0_[4]\ : STD_LOGIC;
  signal \acl_axis_norm_reg_n_0_[5]\ : STD_LOGIC;
  signal \acl_axis_norm_reg_n_0_[6]\ : STD_LOGIC;
  signal \acl_axis_norm_reg_n_0_[7]\ : STD_LOGIC;
  signal \acl_axis_norm_reg_n_0_[8]\ : STD_LOGIC;
  signal \acl_axis_norm_reg_n_0_[9]\ : STD_LOGIC;
  signal \axi_rdata[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal axis_neg0 : STD_LOGIC;
  signal \axis_neg0_carry__0_n_2\ : STD_LOGIC;
  signal \axis_neg0_carry__0_n_3\ : STD_LOGIC;
  signal axis_neg0_carry_n_0 : STD_LOGIC;
  signal axis_neg0_carry_n_1 : STD_LOGIC;
  signal axis_neg0_carry_n_2 : STD_LOGIC;
  signal axis_neg0_carry_n_3 : STD_LOGIC;
  signal axis_pos0 : STD_LOGIC;
  signal \axis_pos0_carry__0_n_1\ : STD_LOGIC;
  signal \axis_pos0_carry__0_n_2\ : STD_LOGIC;
  signal \axis_pos0_carry__0_n_3\ : STD_LOGIC;
  signal axis_pos0_carry_n_0 : STD_LOGIC;
  signal axis_pos0_carry_n_1 : STD_LOGIC;
  signal axis_pos0_carry_n_2 : STD_LOGIC;
  signal axis_pos0_carry_n_3 : STD_LOGIC;
  signal done_y : STD_LOGIC;
  signal \product0[13]_i_10__0_n_0\ : STD_LOGIC;
  signal \product0[13]_i_2_n_0\ : STD_LOGIC;
  signal \product0[13]_i_3_n_0\ : STD_LOGIC;
  signal \product0[13]_i_4_n_0\ : STD_LOGIC;
  signal \product0[13]_i_5_n_0\ : STD_LOGIC;
  signal \product0[13]_i_7__0_n_0\ : STD_LOGIC;
  signal \product0[13]_i_8__0_n_0\ : STD_LOGIC;
  signal \product0[13]_i_9__0_n_0\ : STD_LOGIC;
  signal \product0[17]_i_10__0_n_0\ : STD_LOGIC;
  signal \product0[17]_i_2_n_0\ : STD_LOGIC;
  signal \product0[17]_i_3_n_0\ : STD_LOGIC;
  signal \product0[17]_i_4_n_0\ : STD_LOGIC;
  signal \product0[17]_i_5_n_0\ : STD_LOGIC;
  signal \product0[17]_i_7__0_n_0\ : STD_LOGIC;
  signal \product0[17]_i_8__0_n_0\ : STD_LOGIC;
  signal \product0[17]_i_9__0_n_0\ : STD_LOGIC;
  signal \product0[21]_i_10__0_n_0\ : STD_LOGIC;
  signal \product0[21]_i_2_n_0\ : STD_LOGIC;
  signal \product0[21]_i_3_n_0\ : STD_LOGIC;
  signal \product0[21]_i_4_n_0\ : STD_LOGIC;
  signal \product0[21]_i_5_n_0\ : STD_LOGIC;
  signal \product0[21]_i_7__0_n_0\ : STD_LOGIC;
  signal \product0[21]_i_8__0_n_0\ : STD_LOGIC;
  signal \product0[21]_i_9__0_n_0\ : STD_LOGIC;
  signal \product0[25]_i_10__0_n_0\ : STD_LOGIC;
  signal \product0[25]_i_2_n_0\ : STD_LOGIC;
  signal \product0[25]_i_3_n_0\ : STD_LOGIC;
  signal \product0[25]_i_4_n_0\ : STD_LOGIC;
  signal \product0[25]_i_5_n_0\ : STD_LOGIC;
  signal \product0[25]_i_7__0_n_0\ : STD_LOGIC;
  signal \product0[25]_i_8__0_n_0\ : STD_LOGIC;
  signal \product0[25]_i_9__0_n_0\ : STD_LOGIC;
  signal \product0[29]_i_10__0_n_0\ : STD_LOGIC;
  signal \product0[29]_i_2_n_0\ : STD_LOGIC;
  signal \product0[29]_i_3_n_0\ : STD_LOGIC;
  signal \product0[29]_i_4_n_0\ : STD_LOGIC;
  signal \product0[29]_i_5_n_0\ : STD_LOGIC;
  signal \product0[29]_i_7__0_n_0\ : STD_LOGIC;
  signal \product0[29]_i_8__0_n_0\ : STD_LOGIC;
  signal \product0[29]_i_9__0_n_0\ : STD_LOGIC;
  signal \product0[33]_i_2_n_0\ : STD_LOGIC;
  signal \product0[33]_i_3_n_0\ : STD_LOGIC;
  signal \product0[33]_i_4_n_0\ : STD_LOGIC;
  signal \product0[33]_i_5_n_0\ : STD_LOGIC;
  signal \product0[37]_i_10_n_0\ : STD_LOGIC;
  signal \product0[37]_i_11_n_0\ : STD_LOGIC;
  signal \product0[37]_i_12__0_n_0\ : STD_LOGIC;
  signal \product0[37]_i_13__0_n_0\ : STD_LOGIC;
  signal \product0[37]_i_14__0_n_0\ : STD_LOGIC;
  signal \product0[37]_i_15__0_n_0\ : STD_LOGIC;
  signal \product0[37]_i_16__0_n_0\ : STD_LOGIC;
  signal \product0[37]_i_17__0_n_0\ : STD_LOGIC;
  signal \product0[37]_i_2_n_0\ : STD_LOGIC;
  signal \product0[37]_i_3_n_0\ : STD_LOGIC;
  signal \product0[37]_i_5__0_n_0\ : STD_LOGIC;
  signal \product0[37]_i_6_n_0\ : STD_LOGIC;
  signal \product0[37]_i_7_n_0\ : STD_LOGIC;
  signal \product0[37]_i_8__0_n_0\ : STD_LOGIC;
  signal \product0[38]_i_2_n_0\ : STD_LOGIC;
  signal \product0[38]_i_4_n_0\ : STD_LOGIC;
  signal \product0[5]_i_2_n_0\ : STD_LOGIC;
  signal \product0[5]_i_3_n_0\ : STD_LOGIC;
  signal \product0[5]_i_4_n_0\ : STD_LOGIC;
  signal \product0[5]_i_6__0_n_0\ : STD_LOGIC;
  signal \product0[5]_i_7_n_0\ : STD_LOGIC;
  signal \product0[5]_i_8_n_0\ : STD_LOGIC;
  signal \product0[9]_i_10__0_n_0\ : STD_LOGIC;
  signal \product0[9]_i_2_n_0\ : STD_LOGIC;
  signal \product0[9]_i_3_n_0\ : STD_LOGIC;
  signal \product0[9]_i_4_n_0\ : STD_LOGIC;
  signal \product0[9]_i_5_n_0\ : STD_LOGIC;
  signal \product0[9]_i_7__0_n_0\ : STD_LOGIC;
  signal \product0[9]_i_8__0_n_0\ : STD_LOGIC;
  signal \product0[9]_i_9__0_n_0\ : STD_LOGIC;
  signal \product0_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \product0_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \product0_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \product0_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \product0_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \product0_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \product0_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \product0_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \product0_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \product0_reg[13]_i_6_n_1\ : STD_LOGIC;
  signal \product0_reg[13]_i_6_n_2\ : STD_LOGIC;
  signal \product0_reg[13]_i_6_n_3\ : STD_LOGIC;
  signal \product0_reg[13]_i_6_n_4\ : STD_LOGIC;
  signal \product0_reg[13]_i_6_n_5\ : STD_LOGIC;
  signal \product0_reg[13]_i_6_n_6\ : STD_LOGIC;
  signal \product0_reg[13]_i_6_n_7\ : STD_LOGIC;
  signal \product0_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \product0_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \product0_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \product0_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \product0_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \product0_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \product0_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \product0_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \product0_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \product0_reg[17]_i_6_n_1\ : STD_LOGIC;
  signal \product0_reg[17]_i_6_n_2\ : STD_LOGIC;
  signal \product0_reg[17]_i_6_n_3\ : STD_LOGIC;
  signal \product0_reg[17]_i_6_n_4\ : STD_LOGIC;
  signal \product0_reg[17]_i_6_n_5\ : STD_LOGIC;
  signal \product0_reg[17]_i_6_n_6\ : STD_LOGIC;
  signal \product0_reg[17]_i_6_n_7\ : STD_LOGIC;
  signal \product0_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \product0_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \product0_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \product0_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \product0_reg[21]_i_1_n_4\ : STD_LOGIC;
  signal \product0_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \product0_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \product0_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \product0_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \product0_reg[21]_i_6_n_1\ : STD_LOGIC;
  signal \product0_reg[21]_i_6_n_2\ : STD_LOGIC;
  signal \product0_reg[21]_i_6_n_3\ : STD_LOGIC;
  signal \product0_reg[21]_i_6_n_4\ : STD_LOGIC;
  signal \product0_reg[21]_i_6_n_5\ : STD_LOGIC;
  signal \product0_reg[21]_i_6_n_6\ : STD_LOGIC;
  signal \product0_reg[21]_i_6_n_7\ : STD_LOGIC;
  signal \product0_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \product0_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \product0_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \product0_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \product0_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \product0_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \product0_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \product0_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \product0_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \product0_reg[25]_i_6_n_1\ : STD_LOGIC;
  signal \product0_reg[25]_i_6_n_2\ : STD_LOGIC;
  signal \product0_reg[25]_i_6_n_3\ : STD_LOGIC;
  signal \product0_reg[25]_i_6_n_4\ : STD_LOGIC;
  signal \product0_reg[25]_i_6_n_5\ : STD_LOGIC;
  signal \product0_reg[25]_i_6_n_6\ : STD_LOGIC;
  signal \product0_reg[25]_i_6_n_7\ : STD_LOGIC;
  signal \product0_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \product0_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \product0_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \product0_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \product0_reg[29]_i_1_n_4\ : STD_LOGIC;
  signal \product0_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \product0_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \product0_reg[29]_i_1_n_7\ : STD_LOGIC;
  signal \product0_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \product0_reg[29]_i_6_n_1\ : STD_LOGIC;
  signal \product0_reg[29]_i_6_n_2\ : STD_LOGIC;
  signal \product0_reg[29]_i_6_n_3\ : STD_LOGIC;
  signal \product0_reg[29]_i_6_n_4\ : STD_LOGIC;
  signal \product0_reg[29]_i_6_n_5\ : STD_LOGIC;
  signal \product0_reg[29]_i_6_n_6\ : STD_LOGIC;
  signal \product0_reg[29]_i_6_n_7\ : STD_LOGIC;
  signal \product0_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \product0_reg[33]_i_1_n_1\ : STD_LOGIC;
  signal \product0_reg[33]_i_1_n_2\ : STD_LOGIC;
  signal \product0_reg[33]_i_1_n_3\ : STD_LOGIC;
  signal \product0_reg[33]_i_1_n_4\ : STD_LOGIC;
  signal \product0_reg[33]_i_1_n_5\ : STD_LOGIC;
  signal \product0_reg[33]_i_1_n_6\ : STD_LOGIC;
  signal \product0_reg[33]_i_1_n_7\ : STD_LOGIC;
  signal \product0_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \product0_reg[37]_i_1_n_1\ : STD_LOGIC;
  signal \product0_reg[37]_i_1_n_2\ : STD_LOGIC;
  signal \product0_reg[37]_i_1_n_3\ : STD_LOGIC;
  signal \product0_reg[37]_i_1_n_4\ : STD_LOGIC;
  signal \product0_reg[37]_i_1_n_5\ : STD_LOGIC;
  signal \product0_reg[37]_i_1_n_6\ : STD_LOGIC;
  signal \product0_reg[37]_i_1_n_7\ : STD_LOGIC;
  signal \product0_reg[37]_i_4_n_0\ : STD_LOGIC;
  signal \product0_reg[37]_i_4_n_1\ : STD_LOGIC;
  signal \product0_reg[37]_i_4_n_2\ : STD_LOGIC;
  signal \product0_reg[37]_i_4_n_3\ : STD_LOGIC;
  signal \product0_reg[37]_i_4_n_4\ : STD_LOGIC;
  signal \product0_reg[37]_i_4_n_5\ : STD_LOGIC;
  signal \product0_reg[37]_i_4_n_6\ : STD_LOGIC;
  signal \product0_reg[37]_i_4_n_7\ : STD_LOGIC;
  signal \product0_reg[37]_i_9_n_0\ : STD_LOGIC;
  signal \product0_reg[37]_i_9_n_1\ : STD_LOGIC;
  signal \product0_reg[37]_i_9_n_2\ : STD_LOGIC;
  signal \product0_reg[37]_i_9_n_3\ : STD_LOGIC;
  signal \product0_reg[37]_i_9_n_4\ : STD_LOGIC;
  signal \product0_reg[37]_i_9_n_5\ : STD_LOGIC;
  signal \product0_reg[37]_i_9_n_6\ : STD_LOGIC;
  signal \product0_reg[37]_i_9_n_7\ : STD_LOGIC;
  signal \product0_reg[38]_i_1_n_7\ : STD_LOGIC;
  signal \product0_reg[38]_i_3_n_1\ : STD_LOGIC;
  signal \product0_reg[38]_i_3_n_3\ : STD_LOGIC;
  signal \product0_reg[38]_i_3_n_6\ : STD_LOGIC;
  signal \product0_reg[38]_i_3_n_7\ : STD_LOGIC;
  signal \product0_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \product0_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \product0_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \product0_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \product0_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \product0_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \product0_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \product0_reg[5]_i_5_n_1\ : STD_LOGIC;
  signal \product0_reg[5]_i_5_n_2\ : STD_LOGIC;
  signal \product0_reg[5]_i_5_n_3\ : STD_LOGIC;
  signal \product0_reg[5]_i_5_n_4\ : STD_LOGIC;
  signal \product0_reg[5]_i_5_n_5\ : STD_LOGIC;
  signal \product0_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \product0_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \product0_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \product0_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \product0_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \product0_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \product0_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \product0_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \product0_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \product0_reg[9]_i_6_n_1\ : STD_LOGIC;
  signal \product0_reg[9]_i_6_n_2\ : STD_LOGIC;
  signal \product0_reg[9]_i_6_n_3\ : STD_LOGIC;
  signal \product0_reg[9]_i_6_n_4\ : STD_LOGIC;
  signal \product0_reg[9]_i_6_n_5\ : STD_LOGIC;
  signal \product0_reg[9]_i_6_n_6\ : STD_LOGIC;
  signal \product0_reg[9]_i_6_n_7\ : STD_LOGIC;
  signal \product0_reg_n_0_[10]\ : STD_LOGIC;
  signal \product0_reg_n_0_[11]\ : STD_LOGIC;
  signal \product0_reg_n_0_[12]\ : STD_LOGIC;
  signal \product0_reg_n_0_[13]\ : STD_LOGIC;
  signal \product0_reg_n_0_[14]\ : STD_LOGIC;
  signal \product0_reg_n_0_[15]\ : STD_LOGIC;
  signal \product0_reg_n_0_[16]\ : STD_LOGIC;
  signal \product0_reg_n_0_[17]\ : STD_LOGIC;
  signal \product0_reg_n_0_[18]\ : STD_LOGIC;
  signal \product0_reg_n_0_[19]\ : STD_LOGIC;
  signal \product0_reg_n_0_[20]\ : STD_LOGIC;
  signal \product0_reg_n_0_[21]\ : STD_LOGIC;
  signal \product0_reg_n_0_[22]\ : STD_LOGIC;
  signal \product0_reg_n_0_[23]\ : STD_LOGIC;
  signal \product0_reg_n_0_[24]\ : STD_LOGIC;
  signal \product0_reg_n_0_[25]\ : STD_LOGIC;
  signal \product0_reg_n_0_[26]\ : STD_LOGIC;
  signal \product0_reg_n_0_[27]\ : STD_LOGIC;
  signal \product0_reg_n_0_[28]\ : STD_LOGIC;
  signal \product0_reg_n_0_[29]\ : STD_LOGIC;
  signal \product0_reg_n_0_[30]\ : STD_LOGIC;
  signal \product0_reg_n_0_[31]\ : STD_LOGIC;
  signal \product0_reg_n_0_[32]\ : STD_LOGIC;
  signal \product0_reg_n_0_[33]\ : STD_LOGIC;
  signal \product0_reg_n_0_[34]\ : STD_LOGIC;
  signal \product0_reg_n_0_[35]\ : STD_LOGIC;
  signal \product0_reg_n_0_[36]\ : STD_LOGIC;
  signal \product0_reg_n_0_[37]\ : STD_LOGIC;
  signal \product0_reg_n_0_[38]\ : STD_LOGIC;
  signal \product0_reg_n_0_[4]\ : STD_LOGIC;
  signal \product0_reg_n_0_[5]\ : STD_LOGIC;
  signal \product0_reg_n_0_[6]\ : STD_LOGIC;
  signal \product0_reg_n_0_[7]\ : STD_LOGIC;
  signal \product0_reg_n_0_[8]\ : STD_LOGIC;
  signal \product0_reg_n_0_[9]\ : STD_LOGIC;
  signal \product1_0_reg_n_0_[0]\ : STD_LOGIC;
  signal \product1_0_reg_n_0_[10]\ : STD_LOGIC;
  signal \product1_0_reg_n_0_[11]\ : STD_LOGIC;
  signal \product1_0_reg_n_0_[12]\ : STD_LOGIC;
  signal \product1_0_reg_n_0_[13]\ : STD_LOGIC;
  signal \product1_0_reg_n_0_[14]\ : STD_LOGIC;
  signal \product1_0_reg_n_0_[15]\ : STD_LOGIC;
  signal \product1_0_reg_n_0_[1]\ : STD_LOGIC;
  signal \product1_0_reg_n_0_[2]\ : STD_LOGIC;
  signal \product1_0_reg_n_0_[3]\ : STD_LOGIC;
  signal \product1_0_reg_n_0_[4]\ : STD_LOGIC;
  signal \product1_0_reg_n_0_[5]\ : STD_LOGIC;
  signal \product1_0_reg_n_0_[6]\ : STD_LOGIC;
  signal \product1_0_reg_n_0_[7]\ : STD_LOGIC;
  signal \product1_0_reg_n_0_[8]\ : STD_LOGIC;
  signal \product1_0_reg_n_0_[9]\ : STD_LOGIC;
  signal \product1_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \product1_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \product1_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \product1_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \product1_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \product1_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \product1_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \product1_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \product1_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \product1_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \product1_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \product1_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \product1_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \product1_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \product1_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \product1_1_reg_n_0_[9]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[10]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[11]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[12]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[13]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[14]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[15]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[8]\ : STD_LOGIC;
  signal \product1_2_reg_n_0_[9]\ : STD_LOGIC;
  signal \^roll\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \roll[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \roll[12]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \roll[12]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \roll[12]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \roll[12]_INST_0_i_1_n_4\ : STD_LOGIC;
  signal \roll[12]_INST_0_i_1_n_5\ : STD_LOGIC;
  signal \roll[12]_INST_0_i_1_n_6\ : STD_LOGIC;
  signal \roll[12]_INST_0_i_1_n_7\ : STD_LOGIC;
  signal \roll[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \roll[12]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \roll[12]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \roll[12]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \roll[15]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \roll[15]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \roll[15]_INST_0_i_1_n_5\ : STD_LOGIC;
  signal \roll[15]_INST_0_i_1_n_6\ : STD_LOGIC;
  signal \roll[15]_INST_0_i_1_n_7\ : STD_LOGIC;
  signal \roll[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \roll[15]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \roll[15]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \roll[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \roll[4]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \roll[4]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \roll[4]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \roll[4]_INST_0_i_1_n_4\ : STD_LOGIC;
  signal \roll[4]_INST_0_i_1_n_5\ : STD_LOGIC;
  signal \roll[4]_INST_0_i_1_n_6\ : STD_LOGIC;
  signal \roll[4]_INST_0_i_1_n_7\ : STD_LOGIC;
  signal \roll[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \roll[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \roll[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \roll[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \roll[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \roll[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \roll[8]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \roll[8]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \roll[8]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \roll[8]_INST_0_i_1_n_4\ : STD_LOGIC;
  signal \roll[8]_INST_0_i_1_n_5\ : STD_LOGIC;
  signal \roll[8]_INST_0_i_1_n_6\ : STD_LOGIC;
  signal \roll[8]_INST_0_i_1_n_7\ : STD_LOGIC;
  signal \roll[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \roll[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \roll[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \roll[8]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \sum0_reg_i_10__0_n_0\ : STD_LOGIC;
  signal \sum0_reg_i_11__0_n_0\ : STD_LOGIC;
  signal sum0_reg_i_12_n_0 : STD_LOGIC;
  signal sum0_reg_i_13_n_0 : STD_LOGIC;
  signal sum0_reg_i_14_n_0 : STD_LOGIC;
  signal sum0_reg_i_15_n_0 : STD_LOGIC;
  signal sum0_reg_i_16_n_0 : STD_LOGIC;
  signal sum0_reg_i_17_n_0 : STD_LOGIC;
  signal sum0_reg_i_18_n_0 : STD_LOGIC;
  signal sum0_reg_i_19_n_0 : STD_LOGIC;
  signal sum0_reg_i_1_n_7 : STD_LOGIC;
  signal sum0_reg_i_20_n_0 : STD_LOGIC;
  signal sum0_reg_i_21_n_0 : STD_LOGIC;
  signal sum0_reg_i_22_n_0 : STD_LOGIC;
  signal sum0_reg_i_23_n_0 : STD_LOGIC;
  signal sum0_reg_i_24_n_0 : STD_LOGIC;
  signal sum0_reg_i_25_n_0 : STD_LOGIC;
  signal sum0_reg_i_26_n_0 : STD_LOGIC;
  signal sum0_reg_i_27_n_0 : STD_LOGIC;
  signal sum0_reg_i_2_n_0 : STD_LOGIC;
  signal sum0_reg_i_2_n_1 : STD_LOGIC;
  signal sum0_reg_i_2_n_2 : STD_LOGIC;
  signal sum0_reg_i_2_n_3 : STD_LOGIC;
  signal sum0_reg_i_2_n_4 : STD_LOGIC;
  signal sum0_reg_i_2_n_5 : STD_LOGIC;
  signal sum0_reg_i_2_n_6 : STD_LOGIC;
  signal sum0_reg_i_2_n_7 : STD_LOGIC;
  signal sum0_reg_i_3_n_0 : STD_LOGIC;
  signal sum0_reg_i_3_n_1 : STD_LOGIC;
  signal sum0_reg_i_3_n_2 : STD_LOGIC;
  signal sum0_reg_i_3_n_3 : STD_LOGIC;
  signal sum0_reg_i_3_n_4 : STD_LOGIC;
  signal sum0_reg_i_3_n_5 : STD_LOGIC;
  signal sum0_reg_i_3_n_6 : STD_LOGIC;
  signal sum0_reg_i_3_n_7 : STD_LOGIC;
  signal sum0_reg_i_4_n_0 : STD_LOGIC;
  signal sum0_reg_i_4_n_1 : STD_LOGIC;
  signal sum0_reg_i_4_n_2 : STD_LOGIC;
  signal sum0_reg_i_4_n_3 : STD_LOGIC;
  signal sum0_reg_i_4_n_4 : STD_LOGIC;
  signal sum0_reg_i_4_n_5 : STD_LOGIC;
  signal sum0_reg_i_4_n_6 : STD_LOGIC;
  signal sum0_reg_i_4_n_7 : STD_LOGIC;
  signal sum0_reg_i_5_n_0 : STD_LOGIC;
  signal sum0_reg_i_5_n_1 : STD_LOGIC;
  signal sum0_reg_i_5_n_2 : STD_LOGIC;
  signal sum0_reg_i_5_n_3 : STD_LOGIC;
  signal sum0_reg_i_5_n_4 : STD_LOGIC;
  signal sum0_reg_i_5_n_5 : STD_LOGIC;
  signal sum0_reg_i_5_n_6 : STD_LOGIC;
  signal sum0_reg_i_5_n_7 : STD_LOGIC;
  signal sum0_reg_i_6_n_0 : STD_LOGIC;
  signal sum0_reg_i_6_n_1 : STD_LOGIC;
  signal sum0_reg_i_6_n_2 : STD_LOGIC;
  signal sum0_reg_i_6_n_3 : STD_LOGIC;
  signal sum0_reg_i_6_n_4 : STD_LOGIC;
  signal sum0_reg_i_6_n_5 : STD_LOGIC;
  signal sum0_reg_i_6_n_6 : STD_LOGIC;
  signal sum0_reg_i_6_n_7 : STD_LOGIC;
  signal sum0_reg_i_7_n_0 : STD_LOGIC;
  signal sum0_reg_i_8_n_0 : STD_LOGIC;
  signal sum0_reg_i_9_n_0 : STD_LOGIC;
  signal sum0_reg_n_100 : STD_LOGIC;
  signal sum0_reg_n_101 : STD_LOGIC;
  signal sum0_reg_n_102 : STD_LOGIC;
  signal sum0_reg_n_103 : STD_LOGIC;
  signal sum0_reg_n_104 : STD_LOGIC;
  signal sum0_reg_n_105 : STD_LOGIC;
  signal sum0_reg_n_71 : STD_LOGIC;
  signal sum0_reg_n_72 : STD_LOGIC;
  signal sum0_reg_n_73 : STD_LOGIC;
  signal sum0_reg_n_74 : STD_LOGIC;
  signal sum0_reg_n_75 : STD_LOGIC;
  signal sum0_reg_n_76 : STD_LOGIC;
  signal sum0_reg_n_77 : STD_LOGIC;
  signal sum0_reg_n_78 : STD_LOGIC;
  signal sum0_reg_n_79 : STD_LOGIC;
  signal sum0_reg_n_80 : STD_LOGIC;
  signal sum0_reg_n_81 : STD_LOGIC;
  signal sum0_reg_n_82 : STD_LOGIC;
  signal sum0_reg_n_83 : STD_LOGIC;
  signal sum0_reg_n_84 : STD_LOGIC;
  signal sum0_reg_n_85 : STD_LOGIC;
  signal sum0_reg_n_86 : STD_LOGIC;
  signal sum0_reg_n_87 : STD_LOGIC;
  signal sum0_reg_n_88 : STD_LOGIC;
  signal sum0_reg_n_89 : STD_LOGIC;
  signal sum0_reg_n_90 : STD_LOGIC;
  signal sum0_reg_n_91 : STD_LOGIC;
  signal sum0_reg_n_92 : STD_LOGIC;
  signal sum0_reg_n_93 : STD_LOGIC;
  signal sum0_reg_n_94 : STD_LOGIC;
  signal sum0_reg_n_95 : STD_LOGIC;
  signal sum0_reg_n_96 : STD_LOGIC;
  signal sum0_reg_n_97 : STD_LOGIC;
  signal sum0_reg_n_98 : STD_LOGIC;
  signal sum0_reg_n_99 : STD_LOGIC;
  signal NLW_acc_cmp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_acc_cmp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_acc_cmp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_acc_cmp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_acc_cmp_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_acc_cmp_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_acc_cmp_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_axis_neg0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axis_neg0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_axis_neg0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_axis_pos0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axis_pos0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_product0_reg[38]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_product0_reg[38]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_product0_reg[38]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_product0_reg[38]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_product0_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_product0_reg[5]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_roll[15]_INST_0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_roll[15]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sum0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_sum0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_sum0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum0_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_sum0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_sum0_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum0_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \roll[0]_INST_0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \roll[10]_INST_0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \roll[11]_INST_0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \roll[12]_INST_0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \roll[13]_INST_0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \roll[14]_INST_0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \roll[15]_INST_0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \roll[1]_INST_0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \roll[2]_INST_0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \roll[3]_INST_0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \roll[4]_INST_0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \roll[5]_INST_0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \roll[6]_INST_0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \roll[7]_INST_0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \roll[8]_INST_0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \roll[9]_INST_0\ : label is "soft_lutpair161";
begin
  \acl_axis_norm_reg[0]_0\(0) <= \^acl_axis_norm_reg[0]_0\(0);
  roll(15 downto 0) <= \^roll\(15 downto 0);
acc_cmp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => acc_cmp_carry_n_0,
      CO(2) => acc_cmp_carry_n_1,
      CO(1) => acc_cmp_carry_n_2,
      CO(0) => acc_cmp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => NLW_acc_cmp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \acc_cmp_carry_i_1__0_n_0\,
      S(2) => \acc_cmp_carry_i_2__0_n_0\,
      S(1) => \acc_cmp_carry_i_3__0_n_0\,
      S(0) => \acc_reg_n_0_[0]\
    );
\acc_cmp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => acc_cmp_carry_n_0,
      CO(3) => \acc_cmp_carry__0_n_0\,
      CO(2) => \acc_cmp_carry__0_n_1\,
      CO(1) => \acc_cmp_carry__0_n_2\,
      CO(0) => \acc_cmp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_acc_cmp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \acc_cmp_carry__0_i_1__0_n_0\,
      S(2) => \acc_cmp_carry__0_i_2__0_n_0\,
      S(1) => \acc_cmp_carry__0_i_3__0_n_0\,
      S(0) => \acc_cmp_carry__0_i_4__0_n_0\
    );
\acc_cmp_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[7]\,
      O => \acc_cmp_carry__0_i_1__0_n_0\
    );
\acc_cmp_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[6]\,
      O => \acc_cmp_carry__0_i_2__0_n_0\
    );
\acc_cmp_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[5]\,
      O => \acc_cmp_carry__0_i_3__0_n_0\
    );
\acc_cmp_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[4]\,
      O => \acc_cmp_carry__0_i_4__0_n_0\
    );
\acc_cmp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_cmp_carry__0_n_0\,
      CO(3) => \acc_cmp_carry__1_n_0\,
      CO(2) => \acc_cmp_carry__1_n_1\,
      CO(1) => \acc_cmp_carry__1_n_2\,
      CO(0) => \acc_cmp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_acc_cmp_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \acc_cmp_carry__1_i_1__0_n_0\,
      S(2) => \acc_cmp_carry__1_i_2__0_n_0\,
      S(1) => \acc_cmp_carry__1_i_3__0_n_0\,
      S(0) => \acc_cmp_carry__1_i_4__0_n_0\
    );
\acc_cmp_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[11]\,
      O => \acc_cmp_carry__1_i_1__0_n_0\
    );
\acc_cmp_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[10]\,
      O => \acc_cmp_carry__1_i_2__0_n_0\
    );
\acc_cmp_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[9]\,
      O => \acc_cmp_carry__1_i_3__0_n_0\
    );
\acc_cmp_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[8]\,
      O => \acc_cmp_carry__1_i_4__0_n_0\
    );
\acc_cmp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_cmp_carry__1_n_0\,
      CO(3) => \acc_cmp_carry__2_n_0\,
      CO(2) => \acc_cmp_carry__2_n_1\,
      CO(1) => \acc_cmp_carry__2_n_2\,
      CO(0) => \acc_cmp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_acc_cmp_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \acc_cmp_carry__2_i_1__0_n_0\,
      S(2) => \acc_cmp_carry__2_i_2__0_n_0\,
      S(1) => \acc_cmp_carry__2_i_3__0_n_0\,
      S(0) => \acc_cmp_carry__2_i_4__0_n_0\
    );
\acc_cmp_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[15]\,
      O => \acc_cmp_carry__2_i_1__0_n_0\
    );
\acc_cmp_carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[14]\,
      O => \acc_cmp_carry__2_i_2__0_n_0\
    );
\acc_cmp_carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[13]\,
      O => \acc_cmp_carry__2_i_3__0_n_0\
    );
\acc_cmp_carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[12]\,
      O => \acc_cmp_carry__2_i_4__0_n_0\
    );
\acc_cmp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_cmp_carry__2_n_0\,
      CO(3) => \acc_cmp_carry__3_n_0\,
      CO(2) => \acc_cmp_carry__3_n_1\,
      CO(1) => \acc_cmp_carry__3_n_2\,
      CO(0) => \acc_cmp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acc_cmp_carry__3_n_4\,
      O(2 downto 0) => \NLW_acc_cmp_carry__3_O_UNCONNECTED\(2 downto 0),
      S(3) => \acc_cmp_carry__3_i_1__0_n_0\,
      S(2) => \acc_cmp_carry__3_i_2__0_n_0\,
      S(1) => \acc_cmp_carry__3_i_3__0_n_0\,
      S(0) => \acc_cmp_carry__3_i_4__0_n_0\
    );
\acc_cmp_carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[19]\,
      O => \acc_cmp_carry__3_i_1__0_n_0\
    );
\acc_cmp_carry__3_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[18]\,
      O => \acc_cmp_carry__3_i_2__0_n_0\
    );
\acc_cmp_carry__3_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[17]\,
      O => \acc_cmp_carry__3_i_3__0_n_0\
    );
\acc_cmp_carry__3_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[16]\,
      O => \acc_cmp_carry__3_i_4__0_n_0\
    );
\acc_cmp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_cmp_carry__3_n_0\,
      CO(3) => \acc_cmp_carry__4_n_0\,
      CO(2) => \acc_cmp_carry__4_n_1\,
      CO(1) => \acc_cmp_carry__4_n_2\,
      CO(0) => \acc_cmp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acc_cmp_carry__4_n_4\,
      O(2) => \acc_cmp_carry__4_n_5\,
      O(1) => \acc_cmp_carry__4_n_6\,
      O(0) => \acc_cmp_carry__4_n_7\,
      S(3) => \acc_cmp_carry__4_i_1__0_n_0\,
      S(2) => \acc_cmp_carry__4_i_2__0_n_0\,
      S(1) => \acc_cmp_carry__4_i_3__0_n_0\,
      S(0) => \acc_cmp_carry__4_i_4__0_n_0\
    );
\acc_cmp_carry__4_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[23]\,
      O => \acc_cmp_carry__4_i_1__0_n_0\
    );
\acc_cmp_carry__4_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[22]\,
      O => \acc_cmp_carry__4_i_2__0_n_0\
    );
\acc_cmp_carry__4_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[21]\,
      O => \acc_cmp_carry__4_i_3__0_n_0\
    );
\acc_cmp_carry__4_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[20]\,
      O => \acc_cmp_carry__4_i_4__0_n_0\
    );
\acc_cmp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_cmp_carry__4_n_0\,
      CO(3) => \acc_cmp_carry__5_n_0\,
      CO(2) => \acc_cmp_carry__5_n_1\,
      CO(1) => \acc_cmp_carry__5_n_2\,
      CO(0) => \acc_cmp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acc_cmp_carry__5_n_4\,
      O(2) => \acc_cmp_carry__5_n_5\,
      O(1) => \acc_cmp_carry__5_n_6\,
      O(0) => \acc_cmp_carry__5_n_7\,
      S(3) => \acc_cmp_carry__5_i_1__0_n_0\,
      S(2) => \acc_cmp_carry__5_i_2__0_n_0\,
      S(1) => \acc_cmp_carry__5_i_3__0_n_0\,
      S(0) => \acc_cmp_carry__5_i_4__0_n_0\
    );
\acc_cmp_carry__5_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[27]\,
      O => \acc_cmp_carry__5_i_1__0_n_0\
    );
\acc_cmp_carry__5_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[26]\,
      O => \acc_cmp_carry__5_i_2__0_n_0\
    );
\acc_cmp_carry__5_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[25]\,
      O => \acc_cmp_carry__5_i_3__0_n_0\
    );
\acc_cmp_carry__5_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[24]\,
      O => \acc_cmp_carry__5_i_4__0_n_0\
    );
\acc_cmp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_cmp_carry__5_n_0\,
      CO(3) => \acc_cmp_carry__6_n_0\,
      CO(2) => \acc_cmp_carry__6_n_1\,
      CO(1) => \acc_cmp_carry__6_n_2\,
      CO(0) => \acc_cmp_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \acc_cmp_carry__6_n_4\,
      O(2) => \acc_cmp_carry__6_n_5\,
      O(1) => \acc_cmp_carry__6_n_6\,
      O(0) => \acc_cmp_carry__6_n_7\,
      S(3) => \acc_cmp_carry__6_i_1__0_n_0\,
      S(2) => \acc_cmp_carry__6_i_2__0_n_0\,
      S(1) => \acc_cmp_carry__6_i_3__0_n_0\,
      S(0) => \acc_cmp_carry__6_i_4__0_n_0\
    );
\acc_cmp_carry__6_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[31]\,
      O => \acc_cmp_carry__6_i_1__0_n_0\
    );
\acc_cmp_carry__6_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[30]\,
      O => \acc_cmp_carry__6_i_2__0_n_0\
    );
\acc_cmp_carry__6_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[29]\,
      O => \acc_cmp_carry__6_i_3__0_n_0\
    );
\acc_cmp_carry__6_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[28]\,
      O => \acc_cmp_carry__6_i_4__0_n_0\
    );
\acc_cmp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_cmp_carry__6_n_0\,
      CO(3 downto 2) => \NLW_acc_cmp_carry__7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \acc_cmp_carry__7_n_2\,
      CO(0) => \acc_cmp_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_acc_cmp_carry__7_O_UNCONNECTED\(3),
      O(2) => \acc_cmp_carry__7_n_5\,
      O(1) => \acc_cmp_carry__7_n_6\,
      O(0) => \acc_cmp_carry__7_n_7\,
      S(3) => '0',
      S(2) => \acc_cmp_carry__7_i_1__0_n_0\,
      S(1) => \acc_cmp_carry__7_i_2__0_n_0\,
      S(0) => \acc_cmp_carry__7_i_3__0_n_0\
    );
\acc_cmp_carry__7_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[34]\,
      O => \acc_cmp_carry__7_i_1__0_n_0\
    );
\acc_cmp_carry__7_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[33]\,
      O => \acc_cmp_carry__7_i_2__0_n_0\
    );
\acc_cmp_carry__7_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[32]\,
      O => \acc_cmp_carry__7_i_3__0_n_0\
    );
\acc_cmp_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[3]\,
      O => \acc_cmp_carry_i_1__0_n_0\
    );
\acc_cmp_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[2]\,
      O => \acc_cmp_carry_i_2__0_n_0\
    );
\acc_cmp_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \acc_reg_n_0_[1]\,
      O => \acc_cmp_carry_i_3__0_n_0\
    );
\acc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \product0_reg_n_0_[4]\,
      Q => \acc_reg_n_0_[0]\,
      R => rst
    );
\acc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \product0_reg_n_0_[14]\,
      Q => \acc_reg_n_0_[10]\,
      R => rst
    );
\acc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \product0_reg_n_0_[15]\,
      Q => \acc_reg_n_0_[11]\,
      R => rst
    );
\acc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \product0_reg_n_0_[16]\,
      Q => \acc_reg_n_0_[12]\,
      R => rst
    );
\acc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \product0_reg_n_0_[17]\,
      Q => \acc_reg_n_0_[13]\,
      R => rst
    );
\acc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sum0_reg_i_6_n_7,
      Q => \acc_reg_n_0_[14]\,
      R => rst
    );
\acc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sum0_reg_i_6_n_6,
      Q => \acc_reg_n_0_[15]\,
      R => rst
    );
\acc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sum0_reg_i_6_n_5,
      Q => \acc_reg_n_0_[16]\,
      R => rst
    );
\acc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sum0_reg_i_6_n_4,
      Q => \acc_reg_n_0_[17]\,
      R => rst
    );
\acc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sum0_reg_i_5_n_7,
      Q => \acc_reg_n_0_[18]\,
      R => rst
    );
\acc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sum0_reg_i_5_n_6,
      Q => \acc_reg_n_0_[19]\,
      R => rst
    );
\acc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \product0_reg_n_0_[5]\,
      Q => \acc_reg_n_0_[1]\,
      R => rst
    );
\acc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sum0_reg_i_5_n_5,
      Q => \acc_reg_n_0_[20]\,
      R => rst
    );
\acc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sum0_reg_i_5_n_4,
      Q => \acc_reg_n_0_[21]\,
      R => rst
    );
\acc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sum0_reg_i_4_n_7,
      Q => \acc_reg_n_0_[22]\,
      R => rst
    );
\acc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sum0_reg_i_4_n_6,
      Q => \acc_reg_n_0_[23]\,
      R => rst
    );
\acc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sum0_reg_i_4_n_5,
      Q => \acc_reg_n_0_[24]\,
      R => rst
    );
\acc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sum0_reg_i_4_n_4,
      Q => \acc_reg_n_0_[25]\,
      R => rst
    );
\acc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sum0_reg_i_3_n_7,
      Q => \acc_reg_n_0_[26]\,
      R => rst
    );
\acc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sum0_reg_i_3_n_6,
      Q => \acc_reg_n_0_[27]\,
      R => rst
    );
\acc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sum0_reg_i_3_n_5,
      Q => \acc_reg_n_0_[28]\,
      R => rst
    );
\acc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sum0_reg_i_3_n_4,
      Q => \acc_reg_n_0_[29]\,
      R => rst
    );
\acc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \product0_reg_n_0_[6]\,
      Q => \acc_reg_n_0_[2]\,
      R => rst
    );
\acc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sum0_reg_i_2_n_7,
      Q => \acc_reg_n_0_[30]\,
      R => rst
    );
\acc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sum0_reg_i_2_n_6,
      Q => \acc_reg_n_0_[31]\,
      R => rst
    );
\acc_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sum0_reg_i_2_n_5,
      Q => \acc_reg_n_0_[32]\,
      R => rst
    );
\acc_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sum0_reg_i_2_n_4,
      Q => \acc_reg_n_0_[33]\,
      R => rst
    );
\acc_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => sum0_reg_i_1_n_7,
      Q => \acc_reg_n_0_[34]\,
      R => rst
    );
\acc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \product0_reg_n_0_[7]\,
      Q => \acc_reg_n_0_[3]\,
      R => rst
    );
\acc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \product0_reg_n_0_[8]\,
      Q => \acc_reg_n_0_[4]\,
      R => rst
    );
\acc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \product0_reg_n_0_[9]\,
      Q => \acc_reg_n_0_[5]\,
      R => rst
    );
\acc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \product0_reg_n_0_[10]\,
      Q => \acc_reg_n_0_[6]\,
      R => rst
    );
\acc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \product0_reg_n_0_[11]\,
      Q => \acc_reg_n_0_[7]\,
      R => rst
    );
\acc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \product0_reg_n_0_[12]\,
      Q => \acc_reg_n_0_[8]\,
      R => rst
    );
\acc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \product0_reg_n_0_[13]\,
      Q => \acc_reg_n_0_[9]\,
      R => rst
    );
\acl_axis_norm[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => done_acl_latch,
      I1 => done_gyro_latch,
      I2 => rst,
      O => \^acl_axis_norm_reg[0]_0\(0)
    );
\acl_axis_norm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^acl_axis_norm_reg[0]_0\(0),
      D => \angle_reg[15]\(0),
      Q => \acl_axis_norm_reg_n_0_[0]\,
      R => '0'
    );
\acl_axis_norm_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^acl_axis_norm_reg[0]_0\(0),
      D => \angle_reg[15]\(10),
      Q => \acl_axis_norm_reg_n_0_[10]\,
      R => '0'
    );
\acl_axis_norm_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^acl_axis_norm_reg[0]_0\(0),
      D => \angle_reg[15]\(11),
      Q => \acl_axis_norm_reg_n_0_[11]\,
      R => '0'
    );
\acl_axis_norm_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^acl_axis_norm_reg[0]_0\(0),
      D => \angle_reg[15]\(12),
      Q => \acl_axis_norm_reg_n_0_[12]\,
      R => '0'
    );
\acl_axis_norm_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^acl_axis_norm_reg[0]_0\(0),
      D => \angle_reg[15]\(13),
      Q => \acl_axis_norm_reg_n_0_[13]\,
      R => '0'
    );
\acl_axis_norm_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^acl_axis_norm_reg[0]_0\(0),
      D => \angle_reg[15]\(14),
      Q => \acl_axis_norm_reg_n_0_[14]\,
      R => '0'
    );
\acl_axis_norm_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^acl_axis_norm_reg[0]_0\(0),
      D => \angle_reg[15]\(15),
      Q => \acl_axis_norm_reg_n_0_[15]\,
      R => '0'
    );
\acl_axis_norm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^acl_axis_norm_reg[0]_0\(0),
      D => \angle_reg[15]\(1),
      Q => \acl_axis_norm_reg_n_0_[1]\,
      R => '0'
    );
\acl_axis_norm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^acl_axis_norm_reg[0]_0\(0),
      D => \angle_reg[15]\(2),
      Q => \acl_axis_norm_reg_n_0_[2]\,
      R => '0'
    );
\acl_axis_norm_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^acl_axis_norm_reg[0]_0\(0),
      D => \angle_reg[15]\(3),
      Q => \acl_axis_norm_reg_n_0_[3]\,
      R => '0'
    );
\acl_axis_norm_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^acl_axis_norm_reg[0]_0\(0),
      D => \angle_reg[15]\(4),
      Q => \acl_axis_norm_reg_n_0_[4]\,
      R => '0'
    );
\acl_axis_norm_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^acl_axis_norm_reg[0]_0\(0),
      D => \angle_reg[15]\(5),
      Q => \acl_axis_norm_reg_n_0_[5]\,
      R => '0'
    );
\acl_axis_norm_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^acl_axis_norm_reg[0]_0\(0),
      D => \angle_reg[15]\(6),
      Q => \acl_axis_norm_reg_n_0_[6]\,
      R => '0'
    );
\acl_axis_norm_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^acl_axis_norm_reg[0]_0\(0),
      D => \angle_reg[15]\(7),
      Q => \acl_axis_norm_reg_n_0_[7]\,
      R => '0'
    );
\acl_axis_norm_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^acl_axis_norm_reg[0]_0\(0),
      D => \angle_reg[15]\(8),
      Q => \acl_axis_norm_reg_n_0_[8]\,
      R => '0'
    );
\acl_axis_norm_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^acl_axis_norm_reg[0]_0\(0),
      D => \angle_reg[15]\(9),
      Q => \acl_axis_norm_reg_n_0_[9]\,
      R => '0'
    );
\axi_rdata[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \^roll\(0),
      I1 => pitch(0),
      I2 => sel0(1),
      I3 => done_init_gyro1_latch_reg,
      I4 => sel0(0),
      O => \axi_rdata[0]_i_2__0_n_0\
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE22E2200000000"
    )
        port map (
      I0 => pitch(10),
      I1 => sel0(0),
      I2 => \acc_reg_n_0_[34]\,
      I3 => \acc_reg_n_0_[29]\,
      I4 => \roll[12]_INST_0_i_1_n_6\,
      I5 => sel0(1),
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE22E2200000000"
    )
        port map (
      I0 => pitch(11),
      I1 => sel0(0),
      I2 => \acc_reg_n_0_[34]\,
      I3 => \acc_reg_n_0_[30]\,
      I4 => \roll[12]_INST_0_i_1_n_5\,
      I5 => sel0(1),
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE22E2200000000"
    )
        port map (
      I0 => pitch(12),
      I1 => sel0(0),
      I2 => \acc_reg_n_0_[34]\,
      I3 => \acc_reg_n_0_[31]\,
      I4 => \roll[12]_INST_0_i_1_n_4\,
      I5 => sel0(1),
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE22E2200000000"
    )
        port map (
      I0 => pitch(13),
      I1 => sel0(0),
      I2 => \acc_reg_n_0_[34]\,
      I3 => \acc_reg_n_0_[32]\,
      I4 => \roll[15]_INST_0_i_1_n_7\,
      I5 => sel0(1),
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE22E2200000000"
    )
        port map (
      I0 => pitch(14),
      I1 => sel0(0),
      I2 => \acc_reg_n_0_[34]\,
      I3 => \acc_reg_n_0_[33]\,
      I4 => \roll[15]_INST_0_i_1_n_6\,
      I5 => sel0(1),
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE22E2200000000"
    )
        port map (
      I0 => pitch(1),
      I1 => sel0(0),
      I2 => \acc_reg_n_0_[34]\,
      I3 => \acc_reg_n_0_[20]\,
      I4 => \roll[4]_INST_0_i_1_n_7\,
      I5 => sel0(1),
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE22E2200000000"
    )
        port map (
      I0 => pitch(2),
      I1 => sel0(0),
      I2 => \acc_reg_n_0_[34]\,
      I3 => \acc_reg_n_0_[21]\,
      I4 => \roll[4]_INST_0_i_1_n_6\,
      I5 => sel0(1),
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808080800000000"
    )
        port map (
      I0 => O(0),
      I1 => Q(0),
      I2 => sel0(0),
      I3 => \roll[15]_INST_0_i_1_n_5\,
      I4 => \acc_reg_n_0_[34]\,
      I5 => sel0(1),
      O => \axi_rdata[31]_i_2_n_0\
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE22E2200000000"
    )
        port map (
      I0 => pitch(3),
      I1 => sel0(0),
      I2 => \acc_reg_n_0_[34]\,
      I3 => \acc_reg_n_0_[22]\,
      I4 => \roll[4]_INST_0_i_1_n_5\,
      I5 => sel0(1),
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE22E2200000000"
    )
        port map (
      I0 => pitch(4),
      I1 => sel0(0),
      I2 => \acc_reg_n_0_[34]\,
      I3 => \acc_reg_n_0_[23]\,
      I4 => \roll[4]_INST_0_i_1_n_4\,
      I5 => sel0(1),
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE22E2200000000"
    )
        port map (
      I0 => pitch(5),
      I1 => sel0(0),
      I2 => \acc_reg_n_0_[34]\,
      I3 => \acc_reg_n_0_[24]\,
      I4 => \roll[8]_INST_0_i_1_n_7\,
      I5 => sel0(1),
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE22E2200000000"
    )
        port map (
      I0 => pitch(6),
      I1 => sel0(0),
      I2 => \acc_reg_n_0_[34]\,
      I3 => \acc_reg_n_0_[25]\,
      I4 => \roll[8]_INST_0_i_1_n_6\,
      I5 => sel0(1),
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE22E2200000000"
    )
        port map (
      I0 => pitch(7),
      I1 => sel0(0),
      I2 => \acc_reg_n_0_[34]\,
      I3 => \acc_reg_n_0_[26]\,
      I4 => \roll[8]_INST_0_i_1_n_5\,
      I5 => sel0(1),
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE22E2200000000"
    )
        port map (
      I0 => pitch(8),
      I1 => sel0(0),
      I2 => \acc_reg_n_0_[34]\,
      I3 => \acc_reg_n_0_[27]\,
      I4 => \roll[8]_INST_0_i_1_n_4\,
      I5 => sel0(1),
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE22E2200000000"
    )
        port map (
      I0 => pitch(9),
      I1 => sel0(0),
      I2 => \acc_reg_n_0_[34]\,
      I3 => \acc_reg_n_0_[28]\,
      I4 => \roll[12]_INST_0_i_1_n_7\,
      I5 => sel0(1),
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_2__0_n_0\,
      I1 => \axi_araddr_reg[2]\,
      O => \axi_rdata_reg[31]\(0),
      S => sel0(2)
    );
\axi_rdata_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_2_n_0\,
      I1 => \axi_araddr_reg[2]_5\,
      O => \axi_rdata_reg[31]\(10),
      S => sel0(2)
    );
\axi_rdata_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_2_n_0\,
      I1 => \axi_araddr_reg[2]_4\,
      O => \axi_rdata_reg[31]\(11),
      S => sel0(2)
    );
\axi_rdata_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_2_n_0\,
      I1 => \axi_araddr_reg[2]_3\,
      O => \axi_rdata_reg[31]\(12),
      S => sel0(2)
    );
\axi_rdata_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_2_n_0\,
      I1 => \axi_araddr_reg[2]_2\,
      O => \axi_rdata_reg[31]\(13),
      S => sel0(2)
    );
\axi_rdata_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_2_n_0\,
      I1 => \axi_araddr_reg[2]_1\,
      O => \axi_rdata_reg[31]\(14),
      S => sel0(2)
    );
\axi_rdata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_2_n_0\,
      I1 => \axi_araddr_reg[2]_14\,
      O => \axi_rdata_reg[31]\(1),
      S => sel0(2)
    );
\axi_rdata_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_2_n_0\,
      I1 => \axi_araddr_reg[2]_13\,
      O => \axi_rdata_reg[31]\(2),
      S => sel0(2)
    );
\axi_rdata_reg[31]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_2_n_0\,
      I1 => \axi_araddr_reg[2]_0\,
      O => \axi_rdata_reg[31]\(15),
      S => sel0(2)
    );
\axi_rdata_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_2_n_0\,
      I1 => \axi_araddr_reg[2]_12\,
      O => \axi_rdata_reg[31]\(3),
      S => sel0(2)
    );
\axi_rdata_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_2_n_0\,
      I1 => \axi_araddr_reg[2]_11\,
      O => \axi_rdata_reg[31]\(4),
      S => sel0(2)
    );
\axi_rdata_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_2_n_0\,
      I1 => \axi_araddr_reg[2]_10\,
      O => \axi_rdata_reg[31]\(5),
      S => sel0(2)
    );
\axi_rdata_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_2_n_0\,
      I1 => \axi_araddr_reg[2]_9\,
      O => \axi_rdata_reg[31]\(6),
      S => sel0(2)
    );
\axi_rdata_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_2_n_0\,
      I1 => \axi_araddr_reg[2]_8\,
      O => \axi_rdata_reg[31]\(7),
      S => sel0(2)
    );
\axi_rdata_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_2_n_0\,
      I1 => \axi_araddr_reg[2]_7\,
      O => \axi_rdata_reg[31]\(8),
      S => sel0(2)
    );
\axi_rdata_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_2_n_0\,
      I1 => \axi_araddr_reg[2]_6\,
      O => \axi_rdata_reg[31]\(9),
      S => sel0(2)
    );
axis_motion: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => axis_pos0,
      I1 => axis_neg0,
      I2 => A(15),
      O => y_motion
    );
axis_neg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axis_neg0_carry_n_0,
      CO(2) => axis_neg0_carry_n_1,
      CO(1) => axis_neg0_carry_n_2,
      CO(0) => axis_neg0_carry_n_3,
      CYINIT => '0',
      DI(3) => \y_axis_reg[12]\(1),
      DI(2 downto 1) => B"00",
      DI(0) => \y_axis_reg[12]\(0),
      O(3 downto 0) => NLW_axis_neg0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \y_axis_reg[12]_0\(3 downto 0)
    );
\axis_neg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => axis_neg0_carry_n_0,
      CO(3) => \NLW_axis_neg0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => axis_neg0,
      CO(1) => \axis_neg0_carry__0_n_2\,
      CO(0) => \axis_neg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \y_axis_reg[15]\(2 downto 0),
      O(3 downto 0) => \NLW_axis_neg0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \y_axis_reg[15]_0\(2 downto 0)
    );
axis_pos0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axis_pos0_carry_n_0,
      CO(2) => axis_pos0_carry_n_1,
      CO(1) => axis_pos0_carry_n_2,
      CO(0) => axis_pos0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => A(3),
      DI(0) => \y_axis_reg[0]\(0),
      O(3 downto 0) => NLW_axis_pos0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \y_axis_reg[8]\(3 downto 0)
    );
\axis_pos0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => axis_pos0_carry_n_0,
      CO(3) => axis_pos0,
      CO(2) => \axis_pos0_carry__0_n_1\,
      CO(1) => \axis_pos0_carry__0_n_2\,
      CO(0) => \axis_pos0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \y_axis_reg[15]_1\(2 downto 0),
      DI(0) => A(9),
      O(3 downto 0) => \NLW_axis_pos0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \y_axis_reg[15]_2\(3 downto 0)
    );
done_latch_y_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0322"
    )
        port map (
      I0 => done_y,
      I1 => rst,
      I2 => done_latch_z,
      I3 => done_latch_y,
      O => done_latch_y_reg
    );
\en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => E(0),
      Q => done_y,
      R => rst
    );
\product0[13]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_100,
      I1 => sum0_reg_n_97,
      O => \product0[13]_i_10__0_n_0\
    );
\product0[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_95,
      I1 => \product0_reg[17]_i_6_n_6\,
      O => \product0[13]_i_2_n_0\
    );
\product0[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_96,
      I1 => \product0_reg[17]_i_6_n_7\,
      O => \product0[13]_i_3_n_0\
    );
\product0[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_97,
      I1 => \product0_reg[13]_i_6_n_4\,
      O => \product0[13]_i_4_n_0\
    );
\product0[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_98,
      I1 => \product0_reg[13]_i_6_n_5\,
      O => \product0[13]_i_5_n_0\
    );
\product0[13]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_97,
      I1 => sum0_reg_n_94,
      O => \product0[13]_i_7__0_n_0\
    );
\product0[13]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_98,
      I1 => sum0_reg_n_95,
      O => \product0[13]_i_8__0_n_0\
    );
\product0[13]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_99,
      I1 => sum0_reg_n_96,
      O => \product0[13]_i_9__0_n_0\
    );
\product0[17]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_96,
      I1 => sum0_reg_n_93,
      O => \product0[17]_i_10__0_n_0\
    );
\product0[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_91,
      I1 => \product0_reg[21]_i_6_n_6\,
      O => \product0[17]_i_2_n_0\
    );
\product0[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_92,
      I1 => \product0_reg[21]_i_6_n_7\,
      O => \product0[17]_i_3_n_0\
    );
\product0[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_93,
      I1 => \product0_reg[17]_i_6_n_4\,
      O => \product0[17]_i_4_n_0\
    );
\product0[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_94,
      I1 => \product0_reg[17]_i_6_n_5\,
      O => \product0[17]_i_5_n_0\
    );
\product0[17]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_93,
      I1 => sum0_reg_n_90,
      O => \product0[17]_i_7__0_n_0\
    );
\product0[17]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_94,
      I1 => sum0_reg_n_91,
      O => \product0[17]_i_8__0_n_0\
    );
\product0[17]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_95,
      I1 => sum0_reg_n_92,
      O => \product0[17]_i_9__0_n_0\
    );
\product0[21]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_92,
      I1 => sum0_reg_n_89,
      O => \product0[21]_i_10__0_n_0\
    );
\product0[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_87,
      I1 => \product0_reg[25]_i_6_n_6\,
      O => \product0[21]_i_2_n_0\
    );
\product0[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_88,
      I1 => \product0_reg[25]_i_6_n_7\,
      O => \product0[21]_i_3_n_0\
    );
\product0[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_89,
      I1 => \product0_reg[21]_i_6_n_4\,
      O => \product0[21]_i_4_n_0\
    );
\product0[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_90,
      I1 => \product0_reg[21]_i_6_n_5\,
      O => \product0[21]_i_5_n_0\
    );
\product0[21]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_89,
      I1 => sum0_reg_n_86,
      O => \product0[21]_i_7__0_n_0\
    );
\product0[21]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_90,
      I1 => sum0_reg_n_87,
      O => \product0[21]_i_8__0_n_0\
    );
\product0[21]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_91,
      I1 => sum0_reg_n_88,
      O => \product0[21]_i_9__0_n_0\
    );
\product0[25]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_88,
      I1 => sum0_reg_n_85,
      O => \product0[25]_i_10__0_n_0\
    );
\product0[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_83,
      I1 => \product0_reg[29]_i_6_n_6\,
      O => \product0[25]_i_2_n_0\
    );
\product0[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_84,
      I1 => \product0_reg[29]_i_6_n_7\,
      O => \product0[25]_i_3_n_0\
    );
\product0[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_85,
      I1 => \product0_reg[25]_i_6_n_4\,
      O => \product0[25]_i_4_n_0\
    );
\product0[25]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_86,
      I1 => \product0_reg[25]_i_6_n_5\,
      O => \product0[25]_i_5_n_0\
    );
\product0[25]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_85,
      I1 => sum0_reg_n_82,
      O => \product0[25]_i_7__0_n_0\
    );
\product0[25]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_86,
      I1 => sum0_reg_n_83,
      O => \product0[25]_i_8__0_n_0\
    );
\product0[25]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_87,
      I1 => sum0_reg_n_84,
      O => \product0[25]_i_9__0_n_0\
    );
\product0[29]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_84,
      I1 => sum0_reg_n_81,
      O => \product0[29]_i_10__0_n_0\
    );
\product0[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_79,
      I1 => \product0_reg[37]_i_9_n_6\,
      O => \product0[29]_i_2_n_0\
    );
\product0[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_80,
      I1 => \product0_reg[37]_i_9_n_7\,
      O => \product0[29]_i_3_n_0\
    );
\product0[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_81,
      I1 => \product0_reg[29]_i_6_n_4\,
      O => \product0[29]_i_4_n_0\
    );
\product0[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_82,
      I1 => \product0_reg[29]_i_6_n_5\,
      O => \product0[29]_i_5_n_0\
    );
\product0[29]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_81,
      I1 => sum0_reg_n_78,
      O => \product0[29]_i_7__0_n_0\
    );
\product0[29]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_82,
      I1 => sum0_reg_n_79,
      O => \product0[29]_i_8__0_n_0\
    );
\product0[29]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_83,
      I1 => sum0_reg_n_80,
      O => \product0[29]_i_9__0_n_0\
    );
\product0[33]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_75,
      I1 => \product0_reg[37]_i_4_n_6\,
      O => \product0[33]_i_2_n_0\
    );
\product0[33]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_76,
      I1 => \product0_reg[37]_i_4_n_7\,
      O => \product0[33]_i_3_n_0\
    );
\product0[33]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_77,
      I1 => \product0_reg[37]_i_9_n_4\,
      O => \product0[33]_i_4_n_0\
    );
\product0[33]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_78,
      I1 => \product0_reg[37]_i_9_n_5\,
      O => \product0[33]_i_5_n_0\
    );
\product0[37]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum0_reg_n_73,
      O => \product0[37]_i_10_n_0\
    );
\product0[37]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_71,
      I1 => sum0_reg_n_74,
      O => \product0[37]_i_11_n_0\
    );
\product0[37]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_75,
      I1 => sum0_reg_n_72,
      O => \product0[37]_i_12__0_n_0\
    );
\product0[37]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_76,
      I1 => sum0_reg_n_73,
      O => \product0[37]_i_13__0_n_0\
    );
\product0[37]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_77,
      I1 => sum0_reg_n_74,
      O => \product0[37]_i_14__0_n_0\
    );
\product0[37]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_78,
      I1 => sum0_reg_n_75,
      O => \product0[37]_i_15__0_n_0\
    );
\product0[37]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_79,
      I1 => sum0_reg_n_76,
      O => \product0[37]_i_16__0_n_0\
    );
\product0[37]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_80,
      I1 => sum0_reg_n_77,
      O => \product0[37]_i_17__0_n_0\
    );
\product0[37]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \product0_reg[38]_i_3_n_7\,
      I1 => sum0_reg_n_72,
      O => \product0[37]_i_2_n_0\
    );
\product0[37]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \product0_reg[37]_i_4_n_4\,
      I1 => sum0_reg_n_73,
      O => \product0[37]_i_3_n_0\
    );
\product0[37]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => sum0_reg_n_72,
      I1 => \product0_reg[38]_i_3_n_7\,
      I2 => \product0_reg[38]_i_3_n_6\,
      I3 => sum0_reg_n_71,
      O => \product0[37]_i_5__0_n_0\
    );
\product0[37]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => sum0_reg_n_73,
      I1 => \product0_reg[37]_i_4_n_4\,
      I2 => \product0_reg[38]_i_3_n_7\,
      I3 => sum0_reg_n_72,
      O => \product0[37]_i_6_n_0\
    );
\product0[37]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \product0_reg[37]_i_4_n_5\,
      I1 => \product0_reg[37]_i_4_n_4\,
      I2 => sum0_reg_n_73,
      O => \product0[37]_i_7_n_0\
    );
\product0[37]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \product0_reg[37]_i_4_n_5\,
      I1 => sum0_reg_n_74,
      O => \product0[37]_i_8__0_n_0\
    );
\product0[38]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => sum0_reg_n_71,
      I1 => \product0_reg[38]_i_3_n_6\,
      I2 => \product0_reg[38]_i_3_n_1\,
      O => \product0[38]_i_2_n_0\
    );
\product0[38]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum0_reg_n_72,
      O => \product0[38]_i_4_n_0\
    );
\product0[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_103,
      I1 => \product0_reg[9]_i_6_n_6\,
      O => \product0[5]_i_2_n_0\
    );
\product0[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_104,
      I1 => \product0_reg[9]_i_6_n_7\,
      O => \product0[5]_i_3_n_0\
    );
\product0[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_105,
      I1 => \product0_reg[5]_i_5_n_4\,
      O => \product0[5]_i_4_n_0\
    );
\product0[5]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_105,
      I1 => sum0_reg_n_102,
      O => \product0[5]_i_6__0_n_0\
    );
\product0[5]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum0_reg_n_103,
      O => \product0[5]_i_7_n_0\
    );
\product0[5]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum0_reg_n_104,
      O => \product0[5]_i_8_n_0\
    );
\product0[9]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_104,
      I1 => sum0_reg_n_101,
      O => \product0[9]_i_10__0_n_0\
    );
\product0[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_99,
      I1 => \product0_reg[13]_i_6_n_6\,
      O => \product0[9]_i_2_n_0\
    );
\product0[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_100,
      I1 => \product0_reg[13]_i_6_n_7\,
      O => \product0[9]_i_3_n_0\
    );
\product0[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_101,
      I1 => \product0_reg[9]_i_6_n_4\,
      O => \product0[9]_i_4_n_0\
    );
\product0[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum0_reg_n_102,
      I1 => \product0_reg[9]_i_6_n_5\,
      O => \product0[9]_i_5_n_0\
    );
\product0[9]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_101,
      I1 => sum0_reg_n_98,
      O => \product0[9]_i_7__0_n_0\
    );
\product0[9]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_102,
      I1 => sum0_reg_n_99,
      O => \product0[9]_i_8__0_n_0\
    );
\product0[9]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum0_reg_n_103,
      I1 => sum0_reg_n_100,
      O => \product0[9]_i_9__0_n_0\
    );
\product0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[13]_i_1_n_7\,
      Q => \product0_reg_n_0_[10]\,
      R => '0'
    );
\product0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[13]_i_1_n_6\,
      Q => \product0_reg_n_0_[11]\,
      R => '0'
    );
\product0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[13]_i_1_n_5\,
      Q => \product0_reg_n_0_[12]\,
      R => '0'
    );
\product0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[13]_i_1_n_4\,
      Q => \product0_reg_n_0_[13]\,
      R => '0'
    );
\product0_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[9]_i_1_n_0\,
      CO(3) => \product0_reg[13]_i_1_n_0\,
      CO(2) => \product0_reg[13]_i_1_n_1\,
      CO(1) => \product0_reg[13]_i_1_n_2\,
      CO(0) => \product0_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_95,
      DI(2) => sum0_reg_n_96,
      DI(1) => sum0_reg_n_97,
      DI(0) => sum0_reg_n_98,
      O(3) => \product0_reg[13]_i_1_n_4\,
      O(2) => \product0_reg[13]_i_1_n_5\,
      O(1) => \product0_reg[13]_i_1_n_6\,
      O(0) => \product0_reg[13]_i_1_n_7\,
      S(3) => \product0[13]_i_2_n_0\,
      S(2) => \product0[13]_i_3_n_0\,
      S(1) => \product0[13]_i_4_n_0\,
      S(0) => \product0[13]_i_5_n_0\
    );
\product0_reg[13]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[9]_i_6_n_0\,
      CO(3) => \product0_reg[13]_i_6_n_0\,
      CO(2) => \product0_reg[13]_i_6_n_1\,
      CO(1) => \product0_reg[13]_i_6_n_2\,
      CO(0) => \product0_reg[13]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_97,
      DI(2) => sum0_reg_n_98,
      DI(1) => sum0_reg_n_99,
      DI(0) => sum0_reg_n_100,
      O(3) => \product0_reg[13]_i_6_n_4\,
      O(2) => \product0_reg[13]_i_6_n_5\,
      O(1) => \product0_reg[13]_i_6_n_6\,
      O(0) => \product0_reg[13]_i_6_n_7\,
      S(3) => \product0[13]_i_7__0_n_0\,
      S(2) => \product0[13]_i_8__0_n_0\,
      S(1) => \product0[13]_i_9__0_n_0\,
      S(0) => \product0[13]_i_10__0_n_0\
    );
\product0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[17]_i_1_n_7\,
      Q => \product0_reg_n_0_[14]\,
      R => '0'
    );
\product0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[17]_i_1_n_6\,
      Q => \product0_reg_n_0_[15]\,
      R => '0'
    );
\product0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[17]_i_1_n_5\,
      Q => \product0_reg_n_0_[16]\,
      R => '0'
    );
\product0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[17]_i_1_n_4\,
      Q => \product0_reg_n_0_[17]\,
      R => '0'
    );
\product0_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[13]_i_1_n_0\,
      CO(3) => \product0_reg[17]_i_1_n_0\,
      CO(2) => \product0_reg[17]_i_1_n_1\,
      CO(1) => \product0_reg[17]_i_1_n_2\,
      CO(0) => \product0_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_91,
      DI(2) => sum0_reg_n_92,
      DI(1) => sum0_reg_n_93,
      DI(0) => sum0_reg_n_94,
      O(3) => \product0_reg[17]_i_1_n_4\,
      O(2) => \product0_reg[17]_i_1_n_5\,
      O(1) => \product0_reg[17]_i_1_n_6\,
      O(0) => \product0_reg[17]_i_1_n_7\,
      S(3) => \product0[17]_i_2_n_0\,
      S(2) => \product0[17]_i_3_n_0\,
      S(1) => \product0[17]_i_4_n_0\,
      S(0) => \product0[17]_i_5_n_0\
    );
\product0_reg[17]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[13]_i_6_n_0\,
      CO(3) => \product0_reg[17]_i_6_n_0\,
      CO(2) => \product0_reg[17]_i_6_n_1\,
      CO(1) => \product0_reg[17]_i_6_n_2\,
      CO(0) => \product0_reg[17]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_93,
      DI(2) => sum0_reg_n_94,
      DI(1) => sum0_reg_n_95,
      DI(0) => sum0_reg_n_96,
      O(3) => \product0_reg[17]_i_6_n_4\,
      O(2) => \product0_reg[17]_i_6_n_5\,
      O(1) => \product0_reg[17]_i_6_n_6\,
      O(0) => \product0_reg[17]_i_6_n_7\,
      S(3) => \product0[17]_i_7__0_n_0\,
      S(2) => \product0[17]_i_8__0_n_0\,
      S(1) => \product0[17]_i_9__0_n_0\,
      S(0) => \product0[17]_i_10__0_n_0\
    );
\product0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[21]_i_1_n_7\,
      Q => \product0_reg_n_0_[18]\,
      R => '0'
    );
\product0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[21]_i_1_n_6\,
      Q => \product0_reg_n_0_[19]\,
      R => '0'
    );
\product0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[21]_i_1_n_5\,
      Q => \product0_reg_n_0_[20]\,
      R => '0'
    );
\product0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[21]_i_1_n_4\,
      Q => \product0_reg_n_0_[21]\,
      R => '0'
    );
\product0_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[17]_i_1_n_0\,
      CO(3) => \product0_reg[21]_i_1_n_0\,
      CO(2) => \product0_reg[21]_i_1_n_1\,
      CO(1) => \product0_reg[21]_i_1_n_2\,
      CO(0) => \product0_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_87,
      DI(2) => sum0_reg_n_88,
      DI(1) => sum0_reg_n_89,
      DI(0) => sum0_reg_n_90,
      O(3) => \product0_reg[21]_i_1_n_4\,
      O(2) => \product0_reg[21]_i_1_n_5\,
      O(1) => \product0_reg[21]_i_1_n_6\,
      O(0) => \product0_reg[21]_i_1_n_7\,
      S(3) => \product0[21]_i_2_n_0\,
      S(2) => \product0[21]_i_3_n_0\,
      S(1) => \product0[21]_i_4_n_0\,
      S(0) => \product0[21]_i_5_n_0\
    );
\product0_reg[21]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[17]_i_6_n_0\,
      CO(3) => \product0_reg[21]_i_6_n_0\,
      CO(2) => \product0_reg[21]_i_6_n_1\,
      CO(1) => \product0_reg[21]_i_6_n_2\,
      CO(0) => \product0_reg[21]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_89,
      DI(2) => sum0_reg_n_90,
      DI(1) => sum0_reg_n_91,
      DI(0) => sum0_reg_n_92,
      O(3) => \product0_reg[21]_i_6_n_4\,
      O(2) => \product0_reg[21]_i_6_n_5\,
      O(1) => \product0_reg[21]_i_6_n_6\,
      O(0) => \product0_reg[21]_i_6_n_7\,
      S(3) => \product0[21]_i_7__0_n_0\,
      S(2) => \product0[21]_i_8__0_n_0\,
      S(1) => \product0[21]_i_9__0_n_0\,
      S(0) => \product0[21]_i_10__0_n_0\
    );
\product0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[25]_i_1_n_7\,
      Q => \product0_reg_n_0_[22]\,
      R => '0'
    );
\product0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[25]_i_1_n_6\,
      Q => \product0_reg_n_0_[23]\,
      R => '0'
    );
\product0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[25]_i_1_n_5\,
      Q => \product0_reg_n_0_[24]\,
      R => '0'
    );
\product0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[25]_i_1_n_4\,
      Q => \product0_reg_n_0_[25]\,
      R => '0'
    );
\product0_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[21]_i_1_n_0\,
      CO(3) => \product0_reg[25]_i_1_n_0\,
      CO(2) => \product0_reg[25]_i_1_n_1\,
      CO(1) => \product0_reg[25]_i_1_n_2\,
      CO(0) => \product0_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_83,
      DI(2) => sum0_reg_n_84,
      DI(1) => sum0_reg_n_85,
      DI(0) => sum0_reg_n_86,
      O(3) => \product0_reg[25]_i_1_n_4\,
      O(2) => \product0_reg[25]_i_1_n_5\,
      O(1) => \product0_reg[25]_i_1_n_6\,
      O(0) => \product0_reg[25]_i_1_n_7\,
      S(3) => \product0[25]_i_2_n_0\,
      S(2) => \product0[25]_i_3_n_0\,
      S(1) => \product0[25]_i_4_n_0\,
      S(0) => \product0[25]_i_5_n_0\
    );
\product0_reg[25]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[21]_i_6_n_0\,
      CO(3) => \product0_reg[25]_i_6_n_0\,
      CO(2) => \product0_reg[25]_i_6_n_1\,
      CO(1) => \product0_reg[25]_i_6_n_2\,
      CO(0) => \product0_reg[25]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_85,
      DI(2) => sum0_reg_n_86,
      DI(1) => sum0_reg_n_87,
      DI(0) => sum0_reg_n_88,
      O(3) => \product0_reg[25]_i_6_n_4\,
      O(2) => \product0_reg[25]_i_6_n_5\,
      O(1) => \product0_reg[25]_i_6_n_6\,
      O(0) => \product0_reg[25]_i_6_n_7\,
      S(3) => \product0[25]_i_7__0_n_0\,
      S(2) => \product0[25]_i_8__0_n_0\,
      S(1) => \product0[25]_i_9__0_n_0\,
      S(0) => \product0[25]_i_10__0_n_0\
    );
\product0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[29]_i_1_n_7\,
      Q => \product0_reg_n_0_[26]\,
      R => '0'
    );
\product0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[29]_i_1_n_6\,
      Q => \product0_reg_n_0_[27]\,
      R => '0'
    );
\product0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[29]_i_1_n_5\,
      Q => \product0_reg_n_0_[28]\,
      R => '0'
    );
\product0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[29]_i_1_n_4\,
      Q => \product0_reg_n_0_[29]\,
      R => '0'
    );
\product0_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[25]_i_1_n_0\,
      CO(3) => \product0_reg[29]_i_1_n_0\,
      CO(2) => \product0_reg[29]_i_1_n_1\,
      CO(1) => \product0_reg[29]_i_1_n_2\,
      CO(0) => \product0_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_79,
      DI(2) => sum0_reg_n_80,
      DI(1) => sum0_reg_n_81,
      DI(0) => sum0_reg_n_82,
      O(3) => \product0_reg[29]_i_1_n_4\,
      O(2) => \product0_reg[29]_i_1_n_5\,
      O(1) => \product0_reg[29]_i_1_n_6\,
      O(0) => \product0_reg[29]_i_1_n_7\,
      S(3) => \product0[29]_i_2_n_0\,
      S(2) => \product0[29]_i_3_n_0\,
      S(1) => \product0[29]_i_4_n_0\,
      S(0) => \product0[29]_i_5_n_0\
    );
\product0_reg[29]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[25]_i_6_n_0\,
      CO(3) => \product0_reg[29]_i_6_n_0\,
      CO(2) => \product0_reg[29]_i_6_n_1\,
      CO(1) => \product0_reg[29]_i_6_n_2\,
      CO(0) => \product0_reg[29]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_81,
      DI(2) => sum0_reg_n_82,
      DI(1) => sum0_reg_n_83,
      DI(0) => sum0_reg_n_84,
      O(3) => \product0_reg[29]_i_6_n_4\,
      O(2) => \product0_reg[29]_i_6_n_5\,
      O(1) => \product0_reg[29]_i_6_n_6\,
      O(0) => \product0_reg[29]_i_6_n_7\,
      S(3) => \product0[29]_i_7__0_n_0\,
      S(2) => \product0[29]_i_8__0_n_0\,
      S(1) => \product0[29]_i_9__0_n_0\,
      S(0) => \product0[29]_i_10__0_n_0\
    );
\product0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[33]_i_1_n_7\,
      Q => \product0_reg_n_0_[30]\,
      R => '0'
    );
\product0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[33]_i_1_n_6\,
      Q => \product0_reg_n_0_[31]\,
      R => '0'
    );
\product0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[33]_i_1_n_5\,
      Q => \product0_reg_n_0_[32]\,
      R => '0'
    );
\product0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[33]_i_1_n_4\,
      Q => \product0_reg_n_0_[33]\,
      R => '0'
    );
\product0_reg[33]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[29]_i_1_n_0\,
      CO(3) => \product0_reg[33]_i_1_n_0\,
      CO(2) => \product0_reg[33]_i_1_n_1\,
      CO(1) => \product0_reg[33]_i_1_n_2\,
      CO(0) => \product0_reg[33]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_75,
      DI(2) => sum0_reg_n_76,
      DI(1) => sum0_reg_n_77,
      DI(0) => sum0_reg_n_78,
      O(3) => \product0_reg[33]_i_1_n_4\,
      O(2) => \product0_reg[33]_i_1_n_5\,
      O(1) => \product0_reg[33]_i_1_n_6\,
      O(0) => \product0_reg[33]_i_1_n_7\,
      S(3) => \product0[33]_i_2_n_0\,
      S(2) => \product0[33]_i_3_n_0\,
      S(1) => \product0[33]_i_4_n_0\,
      S(0) => \product0[33]_i_5_n_0\
    );
\product0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[37]_i_1_n_7\,
      Q => \product0_reg_n_0_[34]\,
      R => '0'
    );
\product0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[37]_i_1_n_6\,
      Q => \product0_reg_n_0_[35]\,
      R => '0'
    );
\product0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[37]_i_1_n_5\,
      Q => \product0_reg_n_0_[36]\,
      R => '0'
    );
\product0_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[37]_i_1_n_4\,
      Q => \product0_reg_n_0_[37]\,
      R => '0'
    );
\product0_reg[37]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[33]_i_1_n_0\,
      CO(3) => \product0_reg[37]_i_1_n_0\,
      CO(2) => \product0_reg[37]_i_1_n_1\,
      CO(1) => \product0_reg[37]_i_1_n_2\,
      CO(0) => \product0_reg[37]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \product0[37]_i_2_n_0\,
      DI(2) => \product0[37]_i_3_n_0\,
      DI(1) => \product0_reg[37]_i_4_n_5\,
      DI(0) => sum0_reg_n_74,
      O(3) => \product0_reg[37]_i_1_n_4\,
      O(2) => \product0_reg[37]_i_1_n_5\,
      O(1) => \product0_reg[37]_i_1_n_6\,
      O(0) => \product0_reg[37]_i_1_n_7\,
      S(3) => \product0[37]_i_5__0_n_0\,
      S(2) => \product0[37]_i_6_n_0\,
      S(1) => \product0[37]_i_7_n_0\,
      S(0) => \product0[37]_i_8__0_n_0\
    );
\product0_reg[37]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[37]_i_9_n_0\,
      CO(3) => \product0_reg[37]_i_4_n_0\,
      CO(2) => \product0_reg[37]_i_4_n_1\,
      CO(1) => \product0_reg[37]_i_4_n_2\,
      CO(0) => \product0_reg[37]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_73,
      DI(2) => sum0_reg_n_71,
      DI(1) => sum0_reg_n_75,
      DI(0) => sum0_reg_n_76,
      O(3) => \product0_reg[37]_i_4_n_4\,
      O(2) => \product0_reg[37]_i_4_n_5\,
      O(1) => \product0_reg[37]_i_4_n_6\,
      O(0) => \product0_reg[37]_i_4_n_7\,
      S(3) => \product0[37]_i_10_n_0\,
      S(2) => \product0[37]_i_11_n_0\,
      S(1) => \product0[37]_i_12__0_n_0\,
      S(0) => \product0[37]_i_13__0_n_0\
    );
\product0_reg[37]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[29]_i_6_n_0\,
      CO(3) => \product0_reg[37]_i_9_n_0\,
      CO(2) => \product0_reg[37]_i_9_n_1\,
      CO(1) => \product0_reg[37]_i_9_n_2\,
      CO(0) => \product0_reg[37]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_77,
      DI(2) => sum0_reg_n_78,
      DI(1) => sum0_reg_n_79,
      DI(0) => sum0_reg_n_80,
      O(3) => \product0_reg[37]_i_9_n_4\,
      O(2) => \product0_reg[37]_i_9_n_5\,
      O(1) => \product0_reg[37]_i_9_n_6\,
      O(0) => \product0_reg[37]_i_9_n_7\,
      S(3) => \product0[37]_i_14__0_n_0\,
      S(2) => \product0[37]_i_15__0_n_0\,
      S(1) => \product0[37]_i_16__0_n_0\,
      S(0) => \product0[37]_i_17__0_n_0\
    );
\product0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[38]_i_1_n_7\,
      Q => \product0_reg_n_0_[38]\,
      R => '0'
    );
\product0_reg[38]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[37]_i_1_n_0\,
      CO(3 downto 0) => \NLW_product0_reg[38]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_product0_reg[38]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \product0_reg[38]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \product0[38]_i_2_n_0\
    );
\product0_reg[38]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[37]_i_4_n_0\,
      CO(3) => \NLW_product0_reg[38]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \product0_reg[38]_i_3_n_1\,
      CO(1) => \NLW_product0_reg[38]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \product0_reg[38]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"001",
      DI(0) => sum0_reg_n_72,
      O(3 downto 2) => \NLW_product0_reg[38]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \product0_reg[38]_i_3_n_6\,
      O(0) => \product0_reg[38]_i_3_n_7\,
      S(3 downto 2) => B"01",
      S(1) => sum0_reg_n_71,
      S(0) => \product0[38]_i_4_n_0\
    );
\product0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[5]_i_1_n_5\,
      Q => \product0_reg_n_0_[4]\,
      R => '0'
    );
\product0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[5]_i_1_n_4\,
      Q => \product0_reg_n_0_[5]\,
      R => '0'
    );
\product0_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \product0_reg[5]_i_1_n_0\,
      CO(2) => \product0_reg[5]_i_1_n_1\,
      CO(1) => \product0_reg[5]_i_1_n_2\,
      CO(0) => \product0_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_103,
      DI(2) => sum0_reg_n_104,
      DI(1) => sum0_reg_n_105,
      DI(0) => '0',
      O(3) => \product0_reg[5]_i_1_n_4\,
      O(2) => \product0_reg[5]_i_1_n_5\,
      O(1 downto 0) => \NLW_product0_reg[5]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \product0[5]_i_2_n_0\,
      S(2) => \product0[5]_i_3_n_0\,
      S(1) => \product0[5]_i_4_n_0\,
      S(0) => \product0_reg[5]_i_5_n_5\
    );
\product0_reg[5]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \product0_reg[5]_i_5_n_0\,
      CO(2) => \product0_reg[5]_i_5_n_1\,
      CO(1) => \product0_reg[5]_i_5_n_2\,
      CO(0) => \product0_reg[5]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_105,
      DI(2 downto 0) => B"001",
      O(3) => \product0_reg[5]_i_5_n_4\,
      O(2) => \product0_reg[5]_i_5_n_5\,
      O(1 downto 0) => \NLW_product0_reg[5]_i_5_O_UNCONNECTED\(1 downto 0),
      S(3) => \product0[5]_i_6__0_n_0\,
      S(2) => \product0[5]_i_7_n_0\,
      S(1) => \product0[5]_i_8_n_0\,
      S(0) => sum0_reg_n_105
    );
\product0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[9]_i_1_n_7\,
      Q => \product0_reg_n_0_[6]\,
      R => '0'
    );
\product0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[9]_i_1_n_6\,
      Q => \product0_reg_n_0_[7]\,
      R => '0'
    );
\product0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[9]_i_1_n_5\,
      Q => \product0_reg_n_0_[8]\,
      R => '0'
    );
\product0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product0_reg[9]_i_1_n_4\,
      Q => \product0_reg_n_0_[9]\,
      R => '0'
    );
\product0_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[5]_i_1_n_0\,
      CO(3) => \product0_reg[9]_i_1_n_0\,
      CO(2) => \product0_reg[9]_i_1_n_1\,
      CO(1) => \product0_reg[9]_i_1_n_2\,
      CO(0) => \product0_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_99,
      DI(2) => sum0_reg_n_100,
      DI(1) => sum0_reg_n_101,
      DI(0) => sum0_reg_n_102,
      O(3) => \product0_reg[9]_i_1_n_4\,
      O(2) => \product0_reg[9]_i_1_n_5\,
      O(1) => \product0_reg[9]_i_1_n_6\,
      O(0) => \product0_reg[9]_i_1_n_7\,
      S(3) => \product0[9]_i_2_n_0\,
      S(2) => \product0[9]_i_3_n_0\,
      S(1) => \product0[9]_i_4_n_0\,
      S(0) => \product0[9]_i_5_n_0\
    );
\product0_reg[9]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \product0_reg[5]_i_5_n_0\,
      CO(3) => \product0_reg[9]_i_6_n_0\,
      CO(2) => \product0_reg[9]_i_6_n_1\,
      CO(1) => \product0_reg[9]_i_6_n_2\,
      CO(0) => \product0_reg[9]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => sum0_reg_n_101,
      DI(2) => sum0_reg_n_102,
      DI(1) => sum0_reg_n_103,
      DI(0) => sum0_reg_n_104,
      O(3) => \product0_reg[9]_i_6_n_4\,
      O(2) => \product0_reg[9]_i_6_n_5\,
      O(1) => \product0_reg[9]_i_6_n_6\,
      O(0) => \product0_reg[9]_i_6_n_7\,
      S(3) => \product0[9]_i_7__0_n_0\,
      S(2) => \product0[9]_i_8__0_n_0\,
      S(1) => \product0[9]_i_9__0_n_0\,
      S(0) => \product0[9]_i_10__0_n_0\
    );
\product1_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => \acl_axis_norm_reg_n_0_[0]\,
      Q => \product1_0_reg_n_0_[0]\,
      R => '0'
    );
\product1_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => \acl_axis_norm_reg_n_0_[10]\,
      Q => \product1_0_reg_n_0_[10]\,
      R => '0'
    );
\product1_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => \acl_axis_norm_reg_n_0_[11]\,
      Q => \product1_0_reg_n_0_[11]\,
      R => '0'
    );
\product1_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => \acl_axis_norm_reg_n_0_[12]\,
      Q => \product1_0_reg_n_0_[12]\,
      R => '0'
    );
\product1_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => \acl_axis_norm_reg_n_0_[13]\,
      Q => \product1_0_reg_n_0_[13]\,
      R => '0'
    );
\product1_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => \acl_axis_norm_reg_n_0_[14]\,
      Q => \product1_0_reg_n_0_[14]\,
      R => '0'
    );
\product1_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => \acl_axis_norm_reg_n_0_[15]\,
      Q => \product1_0_reg_n_0_[15]\,
      R => '0'
    );
\product1_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => \acl_axis_norm_reg_n_0_[1]\,
      Q => \product1_0_reg_n_0_[1]\,
      R => '0'
    );
\product1_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => \acl_axis_norm_reg_n_0_[2]\,
      Q => \product1_0_reg_n_0_[2]\,
      R => '0'
    );
\product1_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => \acl_axis_norm_reg_n_0_[3]\,
      Q => \product1_0_reg_n_0_[3]\,
      R => '0'
    );
\product1_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => \acl_axis_norm_reg_n_0_[4]\,
      Q => \product1_0_reg_n_0_[4]\,
      R => '0'
    );
\product1_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => \acl_axis_norm_reg_n_0_[5]\,
      Q => \product1_0_reg_n_0_[5]\,
      R => '0'
    );
\product1_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => \acl_axis_norm_reg_n_0_[6]\,
      Q => \product1_0_reg_n_0_[6]\,
      R => '0'
    );
\product1_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => \acl_axis_norm_reg_n_0_[7]\,
      Q => \product1_0_reg_n_0_[7]\,
      R => '0'
    );
\product1_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => \acl_axis_norm_reg_n_0_[8]\,
      Q => \product1_0_reg_n_0_[8]\,
      R => '0'
    );
\product1_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[0]_0\(0),
      D => \acl_axis_norm_reg_n_0_[9]\,
      Q => \product1_0_reg_n_0_[9]\,
      R => '0'
    );
\product1_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => \product1_0_reg_n_0_[0]\,
      Q => \product1_1_reg_n_0_[0]\,
      R => '0'
    );
\product1_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => \product1_0_reg_n_0_[10]\,
      Q => \product1_1_reg_n_0_[10]\,
      R => '0'
    );
\product1_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => \product1_0_reg_n_0_[11]\,
      Q => \product1_1_reg_n_0_[11]\,
      R => '0'
    );
\product1_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => \product1_0_reg_n_0_[12]\,
      Q => \product1_1_reg_n_0_[12]\,
      R => '0'
    );
\product1_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => \product1_0_reg_n_0_[13]\,
      Q => \product1_1_reg_n_0_[13]\,
      R => '0'
    );
\product1_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => \product1_0_reg_n_0_[14]\,
      Q => \product1_1_reg_n_0_[14]\,
      R => '0'
    );
\product1_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => \product1_0_reg_n_0_[15]\,
      Q => \product1_1_reg_n_0_[15]\,
      R => '0'
    );
\product1_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => \product1_0_reg_n_0_[1]\,
      Q => \product1_1_reg_n_0_[1]\,
      R => '0'
    );
\product1_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => \product1_0_reg_n_0_[2]\,
      Q => \product1_1_reg_n_0_[2]\,
      R => '0'
    );
\product1_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => \product1_0_reg_n_0_[3]\,
      Q => \product1_1_reg_n_0_[3]\,
      R => '0'
    );
\product1_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => \product1_0_reg_n_0_[4]\,
      Q => \product1_1_reg_n_0_[4]\,
      R => '0'
    );
\product1_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => \product1_0_reg_n_0_[5]\,
      Q => \product1_1_reg_n_0_[5]\,
      R => '0'
    );
\product1_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => \product1_0_reg_n_0_[6]\,
      Q => \product1_1_reg_n_0_[6]\,
      R => '0'
    );
\product1_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => \product1_0_reg_n_0_[7]\,
      Q => \product1_1_reg_n_0_[7]\,
      R => '0'
    );
\product1_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => \product1_0_reg_n_0_[8]\,
      Q => \product1_1_reg_n_0_[8]\,
      R => '0'
    );
\product1_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[1]\(0),
      D => \product1_0_reg_n_0_[9]\,
      Q => \product1_1_reg_n_0_[9]\,
      R => '0'
    );
\product1_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product1_1_reg_n_0_[0]\,
      Q => \product1_2_reg_n_0_[0]\,
      R => '0'
    );
\product1_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product1_1_reg_n_0_[10]\,
      Q => \product1_2_reg_n_0_[10]\,
      R => '0'
    );
\product1_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product1_1_reg_n_0_[11]\,
      Q => \product1_2_reg_n_0_[11]\,
      R => '0'
    );
\product1_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product1_1_reg_n_0_[12]\,
      Q => \product1_2_reg_n_0_[12]\,
      R => '0'
    );
\product1_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product1_1_reg_n_0_[13]\,
      Q => \product1_2_reg_n_0_[13]\,
      R => '0'
    );
\product1_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product1_1_reg_n_0_[14]\,
      Q => \product1_2_reg_n_0_[14]\,
      R => '0'
    );
\product1_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product1_1_reg_n_0_[15]\,
      Q => \product1_2_reg_n_0_[15]\,
      R => '0'
    );
\product1_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product1_1_reg_n_0_[1]\,
      Q => \product1_2_reg_n_0_[1]\,
      R => '0'
    );
\product1_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product1_1_reg_n_0_[2]\,
      Q => \product1_2_reg_n_0_[2]\,
      R => '0'
    );
\product1_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product1_1_reg_n_0_[3]\,
      Q => \product1_2_reg_n_0_[3]\,
      R => '0'
    );
\product1_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product1_1_reg_n_0_[4]\,
      Q => \product1_2_reg_n_0_[4]\,
      R => '0'
    );
\product1_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product1_1_reg_n_0_[5]\,
      Q => \product1_2_reg_n_0_[5]\,
      R => '0'
    );
\product1_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product1_1_reg_n_0_[6]\,
      Q => \product1_2_reg_n_0_[6]\,
      R => '0'
    );
\product1_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product1_1_reg_n_0_[7]\,
      Q => \product1_2_reg_n_0_[7]\,
      R => '0'
    );
\product1_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product1_1_reg_n_0_[8]\,
      Q => \product1_2_reg_n_0_[8]\,
      R => '0'
    );
\product1_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \en_reg[2]\(0),
      D => \product1_1_reg_n_0_[9]\,
      Q => \product1_2_reg_n_0_[9]\,
      R => '0'
    );
\roll[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \acc_cmp_carry__3_n_4\,
      I1 => \acc_reg_n_0_[19]\,
      I2 => \acc_reg_n_0_[34]\,
      O => \^roll\(0)
    );
\roll[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \roll[12]_INST_0_i_1_n_6\,
      I1 => \acc_reg_n_0_[29]\,
      I2 => \acc_reg_n_0_[34]\,
      O => \^roll\(10)
    );
\roll[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \roll[12]_INST_0_i_1_n_5\,
      I1 => \acc_reg_n_0_[30]\,
      I2 => \acc_reg_n_0_[34]\,
      O => \^roll\(11)
    );
\roll[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \roll[12]_INST_0_i_1_n_4\,
      I1 => \acc_reg_n_0_[31]\,
      I2 => \acc_reg_n_0_[34]\,
      O => \^roll\(12)
    );
\roll[12]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \roll[8]_INST_0_i_1_n_0\,
      CO(3) => \roll[12]_INST_0_i_1_n_0\,
      CO(2) => \roll[12]_INST_0_i_1_n_1\,
      CO(1) => \roll[12]_INST_0_i_1_n_2\,
      CO(0) => \roll[12]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \roll[12]_INST_0_i_1_n_4\,
      O(2) => \roll[12]_INST_0_i_1_n_5\,
      O(1) => \roll[12]_INST_0_i_1_n_6\,
      O(0) => \roll[12]_INST_0_i_1_n_7\,
      S(3) => \roll[12]_INST_0_i_2_n_0\,
      S(2) => \roll[12]_INST_0_i_3_n_0\,
      S(1) => \roll[12]_INST_0_i_4_n_0\,
      S(0) => \roll[12]_INST_0_i_5_n_0\
    );
\roll[12]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \acc_cmp_carry__6_n_4\,
      I1 => \acc_reg_n_0_[34]\,
      I2 => \acc_reg_n_0_[31]\,
      O => \roll[12]_INST_0_i_2_n_0\
    );
\roll[12]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \acc_cmp_carry__6_n_5\,
      I1 => \acc_reg_n_0_[34]\,
      I2 => \acc_reg_n_0_[30]\,
      O => \roll[12]_INST_0_i_3_n_0\
    );
\roll[12]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \acc_cmp_carry__6_n_6\,
      I1 => \acc_reg_n_0_[34]\,
      I2 => \acc_reg_n_0_[29]\,
      O => \roll[12]_INST_0_i_4_n_0\
    );
\roll[12]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \acc_cmp_carry__6_n_7\,
      I1 => \acc_reg_n_0_[34]\,
      I2 => \acc_reg_n_0_[28]\,
      O => \roll[12]_INST_0_i_5_n_0\
    );
\roll[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \roll[15]_INST_0_i_1_n_7\,
      I1 => \acc_reg_n_0_[32]\,
      I2 => \acc_reg_n_0_[34]\,
      O => \^roll\(13)
    );
\roll[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \roll[15]_INST_0_i_1_n_6\,
      I1 => \acc_reg_n_0_[33]\,
      I2 => \acc_reg_n_0_[34]\,
      O => \^roll\(14)
    );
\roll[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \acc_reg_n_0_[34]\,
      I1 => \roll[15]_INST_0_i_1_n_5\,
      O => \^roll\(15)
    );
\roll[15]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \roll[12]_INST_0_i_1_n_0\,
      CO(3 downto 2) => \NLW_roll[15]_INST_0_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \roll[15]_INST_0_i_1_n_2\,
      CO(0) => \roll[15]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_roll[15]_INST_0_i_1_O_UNCONNECTED\(3),
      O(2) => \roll[15]_INST_0_i_1_n_5\,
      O(1) => \roll[15]_INST_0_i_1_n_6\,
      O(0) => \roll[15]_INST_0_i_1_n_7\,
      S(3) => '0',
      S(2) => \roll[15]_INST_0_i_2_n_0\,
      S(1) => \roll[15]_INST_0_i_3_n_0\,
      S(0) => \roll[15]_INST_0_i_4_n_0\
    );
\roll[15]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \acc_cmp_carry__7_n_5\,
      I1 => \acc_reg_n_0_[34]\,
      O => \roll[15]_INST_0_i_2_n_0\
    );
\roll[15]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \acc_cmp_carry__7_n_6\,
      I1 => \acc_reg_n_0_[34]\,
      I2 => \acc_reg_n_0_[33]\,
      O => \roll[15]_INST_0_i_3_n_0\
    );
\roll[15]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \acc_cmp_carry__7_n_7\,
      I1 => \acc_reg_n_0_[34]\,
      I2 => \acc_reg_n_0_[32]\,
      O => \roll[15]_INST_0_i_4_n_0\
    );
\roll[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \roll[4]_INST_0_i_1_n_7\,
      I1 => \acc_reg_n_0_[20]\,
      I2 => \acc_reg_n_0_[34]\,
      O => \^roll\(1)
    );
\roll[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \roll[4]_INST_0_i_1_n_6\,
      I1 => \acc_reg_n_0_[21]\,
      I2 => \acc_reg_n_0_[34]\,
      O => \^roll\(2)
    );
\roll[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \roll[4]_INST_0_i_1_n_5\,
      I1 => \acc_reg_n_0_[22]\,
      I2 => \acc_reg_n_0_[34]\,
      O => \^roll\(3)
    );
\roll[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \roll[4]_INST_0_i_1_n_4\,
      I1 => \acc_reg_n_0_[23]\,
      I2 => \acc_reg_n_0_[34]\,
      O => \^roll\(4)
    );
\roll[4]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \roll[4]_INST_0_i_1_n_0\,
      CO(2) => \roll[4]_INST_0_i_1_n_1\,
      CO(1) => \roll[4]_INST_0_i_1_n_2\,
      CO(0) => \roll[4]_INST_0_i_1_n_3\,
      CYINIT => \roll[4]_INST_0_i_2_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \roll[4]_INST_0_i_1_n_4\,
      O(2) => \roll[4]_INST_0_i_1_n_5\,
      O(1) => \roll[4]_INST_0_i_1_n_6\,
      O(0) => \roll[4]_INST_0_i_1_n_7\,
      S(3) => \roll[4]_INST_0_i_3_n_0\,
      S(2) => \roll[4]_INST_0_i_4_n_0\,
      S(1) => \roll[4]_INST_0_i_5_n_0\,
      S(0) => \roll[4]_INST_0_i_6_n_0\
    );
\roll[4]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \acc_cmp_carry__3_n_4\,
      I1 => \acc_reg_n_0_[34]\,
      I2 => \acc_reg_n_0_[19]\,
      O => \roll[4]_INST_0_i_2_n_0\
    );
\roll[4]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \acc_cmp_carry__4_n_4\,
      I1 => \acc_reg_n_0_[34]\,
      I2 => \acc_reg_n_0_[23]\,
      O => \roll[4]_INST_0_i_3_n_0\
    );
\roll[4]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \acc_cmp_carry__4_n_5\,
      I1 => \acc_reg_n_0_[34]\,
      I2 => \acc_reg_n_0_[22]\,
      O => \roll[4]_INST_0_i_4_n_0\
    );
\roll[4]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \acc_cmp_carry__4_n_6\,
      I1 => \acc_reg_n_0_[34]\,
      I2 => \acc_reg_n_0_[21]\,
      O => \roll[4]_INST_0_i_5_n_0\
    );
\roll[4]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \acc_cmp_carry__4_n_7\,
      I1 => \acc_reg_n_0_[34]\,
      I2 => \acc_reg_n_0_[20]\,
      O => \roll[4]_INST_0_i_6_n_0\
    );
\roll[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \roll[8]_INST_0_i_1_n_7\,
      I1 => \acc_reg_n_0_[24]\,
      I2 => \acc_reg_n_0_[34]\,
      O => \^roll\(5)
    );
\roll[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \roll[8]_INST_0_i_1_n_6\,
      I1 => \acc_reg_n_0_[25]\,
      I2 => \acc_reg_n_0_[34]\,
      O => \^roll\(6)
    );
\roll[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \roll[8]_INST_0_i_1_n_5\,
      I1 => \acc_reg_n_0_[26]\,
      I2 => \acc_reg_n_0_[34]\,
      O => \^roll\(7)
    );
\roll[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \roll[8]_INST_0_i_1_n_4\,
      I1 => \acc_reg_n_0_[27]\,
      I2 => \acc_reg_n_0_[34]\,
      O => \^roll\(8)
    );
\roll[8]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \roll[4]_INST_0_i_1_n_0\,
      CO(3) => \roll[8]_INST_0_i_1_n_0\,
      CO(2) => \roll[8]_INST_0_i_1_n_1\,
      CO(1) => \roll[8]_INST_0_i_1_n_2\,
      CO(0) => \roll[8]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \roll[8]_INST_0_i_1_n_4\,
      O(2) => \roll[8]_INST_0_i_1_n_5\,
      O(1) => \roll[8]_INST_0_i_1_n_6\,
      O(0) => \roll[8]_INST_0_i_1_n_7\,
      S(3) => \roll[8]_INST_0_i_2_n_0\,
      S(2) => \roll[8]_INST_0_i_3_n_0\,
      S(1) => \roll[8]_INST_0_i_4_n_0\,
      S(0) => \roll[8]_INST_0_i_5_n_0\
    );
\roll[8]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \acc_cmp_carry__5_n_4\,
      I1 => \acc_reg_n_0_[34]\,
      I2 => \acc_reg_n_0_[27]\,
      O => \roll[8]_INST_0_i_2_n_0\
    );
\roll[8]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \acc_cmp_carry__5_n_5\,
      I1 => \acc_reg_n_0_[34]\,
      I2 => \acc_reg_n_0_[26]\,
      O => \roll[8]_INST_0_i_3_n_0\
    );
\roll[8]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \acc_cmp_carry__5_n_6\,
      I1 => \acc_reg_n_0_[34]\,
      I2 => \acc_reg_n_0_[25]\,
      O => \roll[8]_INST_0_i_4_n_0\
    );
\roll[8]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \acc_cmp_carry__5_n_7\,
      I1 => \acc_reg_n_0_[34]\,
      I2 => \acc_reg_n_0_[24]\,
      O => \roll[8]_INST_0_i_5_n_0\
    );
\roll[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \roll[12]_INST_0_i_1_n_7\,
      I1 => \acc_reg_n_0_[28]\,
      I2 => \acc_reg_n_0_[34]\,
      O => \^roll\(9)
    );
sum0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_sum0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000101101111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_sum0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => sum0_reg_i_1_n_7,
      C(46) => sum0_reg_i_1_n_7,
      C(45) => sum0_reg_i_1_n_7,
      C(44) => sum0_reg_i_1_n_7,
      C(43) => sum0_reg_i_1_n_7,
      C(42) => sum0_reg_i_1_n_7,
      C(41) => sum0_reg_i_1_n_7,
      C(40) => sum0_reg_i_1_n_7,
      C(39) => sum0_reg_i_1_n_7,
      C(38) => sum0_reg_i_1_n_7,
      C(37) => sum0_reg_i_1_n_7,
      C(36) => sum0_reg_i_1_n_7,
      C(35) => sum0_reg_i_1_n_7,
      C(34) => sum0_reg_i_1_n_7,
      C(33) => sum0_reg_i_2_n_4,
      C(32) => sum0_reg_i_2_n_5,
      C(31) => sum0_reg_i_2_n_6,
      C(30) => sum0_reg_i_2_n_7,
      C(29) => sum0_reg_i_3_n_4,
      C(28) => sum0_reg_i_3_n_5,
      C(27) => sum0_reg_i_3_n_6,
      C(26) => sum0_reg_i_3_n_7,
      C(25) => sum0_reg_i_4_n_4,
      C(24) => sum0_reg_i_4_n_5,
      C(23) => sum0_reg_i_4_n_6,
      C(22) => sum0_reg_i_4_n_7,
      C(21) => sum0_reg_i_5_n_4,
      C(20) => sum0_reg_i_5_n_5,
      C(19) => sum0_reg_i_5_n_6,
      C(18) => sum0_reg_i_5_n_7,
      C(17) => sum0_reg_i_6_n_4,
      C(16) => sum0_reg_i_6_n_5,
      C(15) => sum0_reg_i_6_n_6,
      C(14) => sum0_reg_i_6_n_7,
      C(13) => \product0_reg_n_0_[17]\,
      C(12) => \product0_reg_n_0_[16]\,
      C(11) => \product0_reg_n_0_[15]\,
      C(10) => \product0_reg_n_0_[14]\,
      C(9) => \product0_reg_n_0_[13]\,
      C(8) => \product0_reg_n_0_[12]\,
      C(7) => \product0_reg_n_0_[11]\,
      C(6) => \product0_reg_n_0_[10]\,
      C(5) => \product0_reg_n_0_[9]\,
      C(4) => \product0_reg_n_0_[8]\,
      C(3) => \product0_reg_n_0_[7]\,
      C(2) => \product0_reg_n_0_[6]\,
      C(1) => \product0_reg_n_0_[5]\,
      C(0) => \product0_reg_n_0_[4]\,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_sum0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_sum0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => start_filter,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => E(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \en_reg[0]\,
      CEP => \en_reg[1]\(0),
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_sum0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_sum0_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_sum0_reg_P_UNCONNECTED(47 downto 35),
      P(34) => sum0_reg_n_71,
      P(33) => sum0_reg_n_72,
      P(32) => sum0_reg_n_73,
      P(31) => sum0_reg_n_74,
      P(30) => sum0_reg_n_75,
      P(29) => sum0_reg_n_76,
      P(28) => sum0_reg_n_77,
      P(27) => sum0_reg_n_78,
      P(26) => sum0_reg_n_79,
      P(25) => sum0_reg_n_80,
      P(24) => sum0_reg_n_81,
      P(23) => sum0_reg_n_82,
      P(22) => sum0_reg_n_83,
      P(21) => sum0_reg_n_84,
      P(20) => sum0_reg_n_85,
      P(19) => sum0_reg_n_86,
      P(18) => sum0_reg_n_87,
      P(17) => sum0_reg_n_88,
      P(16) => sum0_reg_n_89,
      P(15) => sum0_reg_n_90,
      P(14) => sum0_reg_n_91,
      P(13) => sum0_reg_n_92,
      P(12) => sum0_reg_n_93,
      P(11) => sum0_reg_n_94,
      P(10) => sum0_reg_n_95,
      P(9) => sum0_reg_n_96,
      P(8) => sum0_reg_n_97,
      P(7) => sum0_reg_n_98,
      P(6) => sum0_reg_n_99,
      P(5) => sum0_reg_n_100,
      P(4) => sum0_reg_n_101,
      P(3) => sum0_reg_n_102,
      P(2) => sum0_reg_n_103,
      P(1) => sum0_reg_n_104,
      P(0) => sum0_reg_n_105,
      PATTERNBDETECT => NLW_sum0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_sum0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_sum0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => rst,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => rst,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => rst,
      RSTP => '0',
      UNDERFLOW => NLW_sum0_reg_UNDERFLOW_UNCONNECTED
    );
sum0_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => sum0_reg_i_2_n_0,
      CO(3 downto 0) => NLW_sum0_reg_i_1_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_sum0_reg_i_1_O_UNCONNECTED(3 downto 1),
      O(0) => sum0_reg_i_1_n_7,
      S(3 downto 1) => B"000",
      S(0) => sum0_reg_i_7_n_0
    );
\sum0_reg_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \product0_reg_n_0_[35]\,
      I1 => \product0_reg_n_0_[36]\,
      O => \sum0_reg_i_10__0_n_0\
    );
\sum0_reg_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \product1_2_reg_n_0_[15]\,
      I1 => \product0_reg_n_0_[35]\,
      O => \sum0_reg_i_11__0_n_0\
    );
sum0_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \product1_2_reg_n_0_[15]\,
      I1 => \product0_reg_n_0_[34]\,
      O => sum0_reg_i_12_n_0
    );
sum0_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \product0_reg_n_0_[33]\,
      I1 => \product1_2_reg_n_0_[14]\,
      O => sum0_reg_i_13_n_0
    );
sum0_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \product0_reg_n_0_[32]\,
      I1 => \product1_2_reg_n_0_[13]\,
      O => sum0_reg_i_14_n_0
    );
sum0_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \product0_reg_n_0_[31]\,
      I1 => \product1_2_reg_n_0_[12]\,
      O => sum0_reg_i_15_n_0
    );
sum0_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \product0_reg_n_0_[30]\,
      I1 => \product1_2_reg_n_0_[11]\,
      O => sum0_reg_i_16_n_0
    );
sum0_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \product0_reg_n_0_[29]\,
      I1 => \product1_2_reg_n_0_[10]\,
      O => sum0_reg_i_17_n_0
    );
sum0_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \product0_reg_n_0_[28]\,
      I1 => \product1_2_reg_n_0_[9]\,
      O => sum0_reg_i_18_n_0
    );
sum0_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \product0_reg_n_0_[27]\,
      I1 => \product1_2_reg_n_0_[8]\,
      O => sum0_reg_i_19_n_0
    );
sum0_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => sum0_reg_i_3_n_0,
      CO(3) => sum0_reg_i_2_n_0,
      CO(2) => sum0_reg_i_2_n_1,
      CO(1) => sum0_reg_i_2_n_2,
      CO(0) => sum0_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => \product0_reg_n_0_[36]\,
      DI(2) => \product0_reg_n_0_[35]\,
      DI(1) => sum0_reg_i_8_n_0,
      DI(0) => \product1_2_reg_n_0_[15]\,
      O(3) => sum0_reg_i_2_n_4,
      O(2) => sum0_reg_i_2_n_5,
      O(1) => sum0_reg_i_2_n_6,
      O(0) => sum0_reg_i_2_n_7,
      S(3) => sum0_reg_i_9_n_0,
      S(2) => \sum0_reg_i_10__0_n_0\,
      S(1) => \sum0_reg_i_11__0_n_0\,
      S(0) => sum0_reg_i_12_n_0
    );
sum0_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \product0_reg_n_0_[26]\,
      I1 => \product1_2_reg_n_0_[7]\,
      O => sum0_reg_i_20_n_0
    );
sum0_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \product0_reg_n_0_[25]\,
      I1 => \product1_2_reg_n_0_[6]\,
      O => sum0_reg_i_21_n_0
    );
sum0_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \product0_reg_n_0_[24]\,
      I1 => \product1_2_reg_n_0_[5]\,
      O => sum0_reg_i_22_n_0
    );
sum0_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \product0_reg_n_0_[23]\,
      I1 => \product1_2_reg_n_0_[4]\,
      O => sum0_reg_i_23_n_0
    );
sum0_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \product0_reg_n_0_[22]\,
      I1 => \product1_2_reg_n_0_[3]\,
      O => sum0_reg_i_24_n_0
    );
sum0_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \product0_reg_n_0_[21]\,
      I1 => \product1_2_reg_n_0_[2]\,
      O => sum0_reg_i_25_n_0
    );
sum0_reg_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \product0_reg_n_0_[20]\,
      I1 => \product1_2_reg_n_0_[1]\,
      O => sum0_reg_i_26_n_0
    );
sum0_reg_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \product0_reg_n_0_[19]\,
      I1 => \product1_2_reg_n_0_[0]\,
      O => sum0_reg_i_27_n_0
    );
sum0_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => sum0_reg_i_4_n_0,
      CO(3) => sum0_reg_i_3_n_0,
      CO(2) => sum0_reg_i_3_n_1,
      CO(1) => sum0_reg_i_3_n_2,
      CO(0) => sum0_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => \product0_reg_n_0_[33]\,
      DI(2) => \product0_reg_n_0_[32]\,
      DI(1) => \product0_reg_n_0_[31]\,
      DI(0) => \product0_reg_n_0_[30]\,
      O(3) => sum0_reg_i_3_n_4,
      O(2) => sum0_reg_i_3_n_5,
      O(1) => sum0_reg_i_3_n_6,
      O(0) => sum0_reg_i_3_n_7,
      S(3) => sum0_reg_i_13_n_0,
      S(2) => sum0_reg_i_14_n_0,
      S(1) => sum0_reg_i_15_n_0,
      S(0) => sum0_reg_i_16_n_0
    );
sum0_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => sum0_reg_i_5_n_0,
      CO(3) => sum0_reg_i_4_n_0,
      CO(2) => sum0_reg_i_4_n_1,
      CO(1) => sum0_reg_i_4_n_2,
      CO(0) => sum0_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => \product0_reg_n_0_[29]\,
      DI(2) => \product0_reg_n_0_[28]\,
      DI(1) => \product0_reg_n_0_[27]\,
      DI(0) => \product0_reg_n_0_[26]\,
      O(3) => sum0_reg_i_4_n_4,
      O(2) => sum0_reg_i_4_n_5,
      O(1) => sum0_reg_i_4_n_6,
      O(0) => sum0_reg_i_4_n_7,
      S(3) => sum0_reg_i_17_n_0,
      S(2) => sum0_reg_i_18_n_0,
      S(1) => sum0_reg_i_19_n_0,
      S(0) => sum0_reg_i_20_n_0
    );
sum0_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => sum0_reg_i_6_n_0,
      CO(3) => sum0_reg_i_5_n_0,
      CO(2) => sum0_reg_i_5_n_1,
      CO(1) => sum0_reg_i_5_n_2,
      CO(0) => sum0_reg_i_5_n_3,
      CYINIT => '0',
      DI(3) => \product0_reg_n_0_[25]\,
      DI(2) => \product0_reg_n_0_[24]\,
      DI(1) => \product0_reg_n_0_[23]\,
      DI(0) => \product0_reg_n_0_[22]\,
      O(3) => sum0_reg_i_5_n_4,
      O(2) => sum0_reg_i_5_n_5,
      O(1) => sum0_reg_i_5_n_6,
      O(0) => sum0_reg_i_5_n_7,
      S(3) => sum0_reg_i_21_n_0,
      S(2) => sum0_reg_i_22_n_0,
      S(1) => sum0_reg_i_23_n_0,
      S(0) => sum0_reg_i_24_n_0
    );
sum0_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum0_reg_i_6_n_0,
      CO(2) => sum0_reg_i_6_n_1,
      CO(1) => sum0_reg_i_6_n_2,
      CO(0) => sum0_reg_i_6_n_3,
      CYINIT => '0',
      DI(3) => \product0_reg_n_0_[21]\,
      DI(2) => \product0_reg_n_0_[20]\,
      DI(1) => \product0_reg_n_0_[19]\,
      DI(0) => '0',
      O(3) => sum0_reg_i_6_n_4,
      O(2) => sum0_reg_i_6_n_5,
      O(1) => sum0_reg_i_6_n_6,
      O(0) => sum0_reg_i_6_n_7,
      S(3) => sum0_reg_i_25_n_0,
      S(2) => sum0_reg_i_26_n_0,
      S(1) => sum0_reg_i_27_n_0,
      S(0) => \product0_reg_n_0_[18]\
    );
sum0_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \product0_reg_n_0_[37]\,
      I1 => \product0_reg_n_0_[38]\,
      O => sum0_reg_i_7_n_0
    );
sum0_reg_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \product1_2_reg_n_0_[15]\,
      O => sum0_reg_i_8_n_0
    );
sum0_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \product0_reg_n_0_[36]\,
      I1 => \product0_reg_n_0_[37]\,
      O => sum0_reg_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0_cordic_atan is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_reg[0]_0\ : out STD_LOGIC;
    \x_reg[0]_1\ : out STD_LOGIC;
    done_atan0 : out STD_LOGIC;
    done_atan0_latch_reg : out STD_LOGIC;
    \FSM_onehot_STATE_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[18]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[26]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[30]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \acl_axis_norm_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    \FSM_onehot_STATE_reg[0]_0\ : in STD_LOGIC;
    start_atan0_reg : in STD_LOGIC;
    \FSM_onehot_STATE_reg[0]_1\ : in STD_LOGIC;
    done_atan1_latch : in STD_LOGIC;
    done_atan0_latch : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    start_atan0_reg_0 : in STD_LOGIC;
    start_atan1_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bluetooth_demo_sensor_fusion_axi_0_0_cordic_atan : entity is "cordic_atan";
end bluetooth_demo_sensor_fusion_axi_0_0_cordic_atan;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0_cordic_atan is
  signal \FSM_onehot_STATE[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_STATE_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[2]\ : signal is "yes";
  signal angle1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \angle[0]_i_1_n_0\ : STD_LOGIC;
  signal \angle[10]_i_1_n_0\ : STD_LOGIC;
  signal \angle[11]_i_1_n_0\ : STD_LOGIC;
  signal \angle[12]_i_1_n_0\ : STD_LOGIC;
  signal \angle[12]_i_3_n_0\ : STD_LOGIC;
  signal \angle[12]_i_4_n_0\ : STD_LOGIC;
  signal \angle[12]_i_5_n_0\ : STD_LOGIC;
  signal \angle[12]_i_6_n_0\ : STD_LOGIC;
  signal \angle[13]_i_1_n_0\ : STD_LOGIC;
  signal \angle[14]_i_1_n_0\ : STD_LOGIC;
  signal \angle[15]_i_1_n_0\ : STD_LOGIC;
  signal \angle[15]_i_3_n_0\ : STD_LOGIC;
  signal \angle[15]_i_4_n_0\ : STD_LOGIC;
  signal \angle[15]_i_5_n_0\ : STD_LOGIC;
  signal \angle[1]_i_1_n_0\ : STD_LOGIC;
  signal \angle[2]_i_1_n_0\ : STD_LOGIC;
  signal \angle[3]_i_1_n_0\ : STD_LOGIC;
  signal \angle[4]_i_1_n_0\ : STD_LOGIC;
  signal \angle[4]_i_3_n_0\ : STD_LOGIC;
  signal \angle[4]_i_4_n_0\ : STD_LOGIC;
  signal \angle[4]_i_5_n_0\ : STD_LOGIC;
  signal \angle[4]_i_6_n_0\ : STD_LOGIC;
  signal \angle[4]_i_7_n_0\ : STD_LOGIC;
  signal \angle[5]_i_1_n_0\ : STD_LOGIC;
  signal \angle[6]_i_1_n_0\ : STD_LOGIC;
  signal \angle[7]_i_1_n_0\ : STD_LOGIC;
  signal \angle[8]_i_1_n_0\ : STD_LOGIC;
  signal \angle[8]_i_3_n_0\ : STD_LOGIC;
  signal \angle[8]_i_4_n_0\ : STD_LOGIC;
  signal \angle[8]_i_5_n_0\ : STD_LOGIC;
  signal \angle[8]_i_6_n_0\ : STD_LOGIC;
  signal \angle[9]_i_1_n_0\ : STD_LOGIC;
  signal angle_acc : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \angle_acc0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__0_n_1\ : STD_LOGIC;
  signal \angle_acc0_carry__0_n_2\ : STD_LOGIC;
  signal \angle_acc0_carry__0_n_3\ : STD_LOGIC;
  signal \angle_acc0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__1_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__1_n_1\ : STD_LOGIC;
  signal \angle_acc0_carry__1_n_2\ : STD_LOGIC;
  signal \angle_acc0_carry__1_n_3\ : STD_LOGIC;
  signal \angle_acc0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__2_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__2_n_1\ : STD_LOGIC;
  signal \angle_acc0_carry__2_n_2\ : STD_LOGIC;
  signal \angle_acc0_carry__2_n_3\ : STD_LOGIC;
  signal \angle_acc0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__3_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__3_n_1\ : STD_LOGIC;
  signal \angle_acc0_carry__3_n_2\ : STD_LOGIC;
  signal \angle_acc0_carry__3_n_3\ : STD_LOGIC;
  signal \angle_acc0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__4_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__4_n_1\ : STD_LOGIC;
  signal \angle_acc0_carry__4_n_2\ : STD_LOGIC;
  signal \angle_acc0_carry__4_n_3\ : STD_LOGIC;
  signal \angle_acc0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__5_i_5_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__5_i_6_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__5_i_7_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__5_i_8_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__5_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__5_n_1\ : STD_LOGIC;
  signal \angle_acc0_carry__5_n_2\ : STD_LOGIC;
  signal \angle_acc0_carry__5_n_3\ : STD_LOGIC;
  signal \angle_acc0_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__6_i_5_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__6_i_6_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__6_i_7_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__6_n_1\ : STD_LOGIC;
  signal \angle_acc0_carry__6_n_2\ : STD_LOGIC;
  signal \angle_acc0_carry__6_n_3\ : STD_LOGIC;
  signal angle_acc0_carry_i_1_n_0 : STD_LOGIC;
  signal angle_acc0_carry_i_2_n_0 : STD_LOGIC;
  signal angle_acc0_carry_i_3_n_0 : STD_LOGIC;
  signal angle_acc0_carry_i_4_n_0 : STD_LOGIC;
  signal angle_acc0_carry_i_5_n_0 : STD_LOGIC;
  signal angle_acc0_carry_n_0 : STD_LOGIC;
  signal angle_acc0_carry_n_1 : STD_LOGIC;
  signal angle_acc0_carry_n_2 : STD_LOGIC;
  signal angle_acc0_carry_n_3 : STD_LOGIC;
  signal \angle_acc[31]_i_1_n_0\ : STD_LOGIC;
  signal \angle_acc[31]_i_2_n_0\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[0]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[10]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[11]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[12]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[13]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[14]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[15]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[16]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[17]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[18]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[19]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[1]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[20]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[21]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[22]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[23]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[24]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[25]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[26]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[27]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[28]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[29]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[2]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[30]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[31]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[3]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[4]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[5]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[6]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[7]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[8]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[9]\ : STD_LOGIC;
  signal angle_cmp : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \angle_cmp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__0_n_1\ : STD_LOGIC;
  signal \angle_cmp_carry__0_n_2\ : STD_LOGIC;
  signal \angle_cmp_carry__0_n_3\ : STD_LOGIC;
  signal \angle_cmp_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__1_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__1_n_1\ : STD_LOGIC;
  signal \angle_cmp_carry__1_n_2\ : STD_LOGIC;
  signal \angle_cmp_carry__1_n_3\ : STD_LOGIC;
  signal \angle_cmp_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__2_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__2_n_1\ : STD_LOGIC;
  signal \angle_cmp_carry__2_n_2\ : STD_LOGIC;
  signal \angle_cmp_carry__2_n_3\ : STD_LOGIC;
  signal \angle_cmp_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__3_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__3_n_1\ : STD_LOGIC;
  signal \angle_cmp_carry__3_n_2\ : STD_LOGIC;
  signal \angle_cmp_carry__3_n_3\ : STD_LOGIC;
  signal \angle_cmp_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__4_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__4_n_1\ : STD_LOGIC;
  signal \angle_cmp_carry__4_n_2\ : STD_LOGIC;
  signal \angle_cmp_carry__4_n_3\ : STD_LOGIC;
  signal \angle_cmp_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__5_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__5_n_1\ : STD_LOGIC;
  signal \angle_cmp_carry__5_n_2\ : STD_LOGIC;
  signal \angle_cmp_carry__5_n_3\ : STD_LOGIC;
  signal \angle_cmp_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__6_n_1\ : STD_LOGIC;
  signal \angle_cmp_carry__6_n_2\ : STD_LOGIC;
  signal \angle_cmp_carry__6_n_3\ : STD_LOGIC;
  signal angle_cmp_carry_i_1_n_0 : STD_LOGIC;
  signal angle_cmp_carry_i_2_n_0 : STD_LOGIC;
  signal angle_cmp_carry_i_3_n_0 : STD_LOGIC;
  signal angle_cmp_carry_n_0 : STD_LOGIC;
  signal angle_cmp_carry_n_1 : STD_LOGIC;
  signal angle_cmp_carry_n_2 : STD_LOGIC;
  signal angle_cmp_carry_n_3 : STD_LOGIC;
  signal \angle_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \angle_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \angle_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \angle_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \angle_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \angle_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \angle_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \angle_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \angle_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \angle_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \angle_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \angle_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \angle_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \angle_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \^done_atan0\ : STD_LOGIC;
  signal \en2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \en2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \en2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \en2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \en2_carry__0_n_0\ : STD_LOGIC;
  signal \en2_carry__0_n_1\ : STD_LOGIC;
  signal \en2_carry__0_n_2\ : STD_LOGIC;
  signal \en2_carry__0_n_3\ : STD_LOGIC;
  signal \en2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \en2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \en2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \en2_carry__1_n_1\ : STD_LOGIC;
  signal \en2_carry__1_n_2\ : STD_LOGIC;
  signal \en2_carry__1_n_3\ : STD_LOGIC;
  signal en2_carry_i_1_n_0 : STD_LOGIC;
  signal en2_carry_i_2_n_0 : STD_LOGIC;
  signal en2_carry_i_3_n_0 : STD_LOGIC;
  signal en2_carry_i_4_n_0 : STD_LOGIC;
  signal en2_carry_n_0 : STD_LOGIC;
  signal en2_carry_n_1 : STD_LOGIC;
  signal en2_carry_n_2 : STD_LOGIC;
  signal en2_carry_n_3 : STD_LOGIC;
  signal \in\ : STD_LOGIC;
  signal inc : STD_LOGIC;
  signal iterations : STD_LOGIC;
  signal \iterations_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \^out\ : signal is "yes";
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal resolution : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \resolution_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \resolution_rep[0]_i_1_n_0\ : STD_LOGIC;
  signal \resolution_rep[1]_i_1_n_0\ : STD_LOGIC;
  signal \resolution_rep[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \resolution_rep[3]_i_3__0_n_0\ : STD_LOGIC;
  signal sign_prev : STD_LOGIC;
  signal \x[10]_i_10_n_0\ : STD_LOGIC;
  signal \x[10]_i_11_n_0\ : STD_LOGIC;
  signal \x[10]_i_12_n_0\ : STD_LOGIC;
  signal \x[10]_i_13_n_0\ : STD_LOGIC;
  signal \x[10]_i_14_n_0\ : STD_LOGIC;
  signal \x[10]_i_3_n_0\ : STD_LOGIC;
  signal \x[10]_i_4_n_0\ : STD_LOGIC;
  signal \x[10]_i_5_n_0\ : STD_LOGIC;
  signal \x[10]_i_6_n_0\ : STD_LOGIC;
  signal \x[10]_i_7_n_0\ : STD_LOGIC;
  signal \x[10]_i_8_n_0\ : STD_LOGIC;
  signal \x[10]_i_9_n_0\ : STD_LOGIC;
  signal \x[14]_i_10_n_0\ : STD_LOGIC;
  signal \x[14]_i_11_n_0\ : STD_LOGIC;
  signal \x[14]_i_12_n_0\ : STD_LOGIC;
  signal \x[14]_i_13_n_0\ : STD_LOGIC;
  signal \x[14]_i_14_n_0\ : STD_LOGIC;
  signal \x[14]_i_3_n_0\ : STD_LOGIC;
  signal \x[14]_i_4_n_0\ : STD_LOGIC;
  signal \x[14]_i_5_n_0\ : STD_LOGIC;
  signal \x[14]_i_6_n_0\ : STD_LOGIC;
  signal \x[14]_i_7_n_0\ : STD_LOGIC;
  signal \x[14]_i_8_n_0\ : STD_LOGIC;
  signal \x[14]_i_9_n_0\ : STD_LOGIC;
  signal \x[18]_i_10_n_0\ : STD_LOGIC;
  signal \x[18]_i_11_n_0\ : STD_LOGIC;
  signal \x[18]_i_12_n_0\ : STD_LOGIC;
  signal \x[18]_i_13_n_0\ : STD_LOGIC;
  signal \x[18]_i_14_n_0\ : STD_LOGIC;
  signal \x[18]_i_3_n_0\ : STD_LOGIC;
  signal \x[18]_i_4_n_0\ : STD_LOGIC;
  signal \x[18]_i_5_n_0\ : STD_LOGIC;
  signal \x[18]_i_6_n_0\ : STD_LOGIC;
  signal \x[18]_i_7_n_0\ : STD_LOGIC;
  signal \x[18]_i_8_n_0\ : STD_LOGIC;
  signal \x[18]_i_9_n_0\ : STD_LOGIC;
  signal \x[22]_i_10_n_0\ : STD_LOGIC;
  signal \x[22]_i_11_n_0\ : STD_LOGIC;
  signal \x[22]_i_12_n_0\ : STD_LOGIC;
  signal \x[22]_i_13_n_0\ : STD_LOGIC;
  signal \x[22]_i_14_n_0\ : STD_LOGIC;
  signal \x[22]_i_3_n_0\ : STD_LOGIC;
  signal \x[22]_i_4_n_0\ : STD_LOGIC;
  signal \x[22]_i_5_n_0\ : STD_LOGIC;
  signal \x[22]_i_6_n_0\ : STD_LOGIC;
  signal \x[22]_i_7_n_0\ : STD_LOGIC;
  signal \x[22]_i_8_n_0\ : STD_LOGIC;
  signal \x[22]_i_9_n_0\ : STD_LOGIC;
  signal \x[26]_i_10_n_0\ : STD_LOGIC;
  signal \x[26]_i_11_n_0\ : STD_LOGIC;
  signal \x[26]_i_12_n_0\ : STD_LOGIC;
  signal \x[26]_i_13_n_0\ : STD_LOGIC;
  signal \x[26]_i_14_n_0\ : STD_LOGIC;
  signal \x[26]_i_3_n_0\ : STD_LOGIC;
  signal \x[26]_i_4_n_0\ : STD_LOGIC;
  signal \x[26]_i_5_n_0\ : STD_LOGIC;
  signal \x[26]_i_6_n_0\ : STD_LOGIC;
  signal \x[26]_i_7_n_0\ : STD_LOGIC;
  signal \x[26]_i_8_n_0\ : STD_LOGIC;
  signal \x[26]_i_9_n_0\ : STD_LOGIC;
  signal \x[2]_i_10_n_0\ : STD_LOGIC;
  signal \x[2]_i_11_n_0\ : STD_LOGIC;
  signal \x[2]_i_3_n_0\ : STD_LOGIC;
  signal \x[2]_i_4_n_0\ : STD_LOGIC;
  signal \x[2]_i_5_n_0\ : STD_LOGIC;
  signal \x[2]_i_6_n_0\ : STD_LOGIC;
  signal \x[2]_i_7_n_0\ : STD_LOGIC;
  signal \x[2]_i_8_n_0\ : STD_LOGIC;
  signal \x[2]_i_9_n_0\ : STD_LOGIC;
  signal \x[30]_i_10_n_0\ : STD_LOGIC;
  signal \x[30]_i_11_n_0\ : STD_LOGIC;
  signal \x[30]_i_3_n_0\ : STD_LOGIC;
  signal \x[30]_i_4_n_0\ : STD_LOGIC;
  signal \x[30]_i_5_n_0\ : STD_LOGIC;
  signal \x[30]_i_6_n_0\ : STD_LOGIC;
  signal \x[30]_i_7_n_0\ : STD_LOGIC;
  signal \x[30]_i_8_n_0\ : STD_LOGIC;
  signal \x[30]_i_9_n_0\ : STD_LOGIC;
  signal \x[31]_i_10_n_0\ : STD_LOGIC;
  signal \x[31]_i_11_n_0\ : STD_LOGIC;
  signal \x[31]_i_12_n_0\ : STD_LOGIC;
  signal \x[31]_i_13_n_0\ : STD_LOGIC;
  signal \x[31]_i_17_n_0\ : STD_LOGIC;
  signal \x[31]_i_1_n_0\ : STD_LOGIC;
  signal \x[31]_i_3_n_0\ : STD_LOGIC;
  signal \x[31]_i_4_n_0\ : STD_LOGIC;
  signal \x[31]_i_5_n_0\ : STD_LOGIC;
  signal \x[31]_i_6_n_0\ : STD_LOGIC;
  signal \x[31]_i_9_n_0\ : STD_LOGIC;
  signal \x[6]_i_10_n_0\ : STD_LOGIC;
  signal \x[6]_i_11_n_0\ : STD_LOGIC;
  signal \x[6]_i_12_n_0\ : STD_LOGIC;
  signal \x[6]_i_13_n_0\ : STD_LOGIC;
  signal \x[6]_i_14_n_0\ : STD_LOGIC;
  signal \x[6]_i_3_n_0\ : STD_LOGIC;
  signal \x[6]_i_4_n_0\ : STD_LOGIC;
  signal \x[6]_i_5_n_0\ : STD_LOGIC;
  signal \x[6]_i_6_n_0\ : STD_LOGIC;
  signal \x[6]_i_7_n_0\ : STD_LOGIC;
  signal \x[6]_i_8_n_0\ : STD_LOGIC;
  signal \x[6]_i_9_n_0\ : STD_LOGIC;
  signal \^x_reg[0]_0\ : STD_LOGIC;
  signal \^x_reg[0]_1\ : STD_LOGIC;
  signal \x_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg[10]_i_2_n_1\ : STD_LOGIC;
  signal \x_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \x_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg[14]_i_2_n_1\ : STD_LOGIC;
  signal \x_reg[14]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \x_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg[18]_i_2_n_1\ : STD_LOGIC;
  signal \x_reg[18]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg[18]_i_2_n_3\ : STD_LOGIC;
  signal \x_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg[22]_i_2_n_1\ : STD_LOGIC;
  signal \x_reg[22]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \x_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg[26]_i_2_n_1\ : STD_LOGIC;
  signal \x_reg[26]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal \x_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \x_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \x_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg[30]_i_2_n_1\ : STD_LOGIC;
  signal \x_reg[30]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \x_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \x_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \x_reg_n_0_[0]\ : STD_LOGIC;
  signal \x_reg_n_0_[10]\ : STD_LOGIC;
  signal \x_reg_n_0_[11]\ : STD_LOGIC;
  signal \x_reg_n_0_[12]\ : STD_LOGIC;
  signal \x_reg_n_0_[13]\ : STD_LOGIC;
  signal \x_reg_n_0_[14]\ : STD_LOGIC;
  signal \x_reg_n_0_[15]\ : STD_LOGIC;
  signal \x_reg_n_0_[16]\ : STD_LOGIC;
  signal \x_reg_n_0_[17]\ : STD_LOGIC;
  signal \x_reg_n_0_[18]\ : STD_LOGIC;
  signal \x_reg_n_0_[19]\ : STD_LOGIC;
  signal \x_reg_n_0_[1]\ : STD_LOGIC;
  signal \x_reg_n_0_[20]\ : STD_LOGIC;
  signal \x_reg_n_0_[21]\ : STD_LOGIC;
  signal \x_reg_n_0_[22]\ : STD_LOGIC;
  signal \x_reg_n_0_[23]\ : STD_LOGIC;
  signal \x_reg_n_0_[24]\ : STD_LOGIC;
  signal \x_reg_n_0_[25]\ : STD_LOGIC;
  signal \x_reg_n_0_[26]\ : STD_LOGIC;
  signal \x_reg_n_0_[27]\ : STD_LOGIC;
  signal \x_reg_n_0_[28]\ : STD_LOGIC;
  signal \x_reg_n_0_[29]\ : STD_LOGIC;
  signal \x_reg_n_0_[2]\ : STD_LOGIC;
  signal \x_reg_n_0_[30]\ : STD_LOGIC;
  signal \x_reg_n_0_[31]\ : STD_LOGIC;
  signal \x_reg_n_0_[3]\ : STD_LOGIC;
  signal \x_reg_n_0_[4]\ : STD_LOGIC;
  signal \x_reg_n_0_[5]\ : STD_LOGIC;
  signal \x_reg_n_0_[6]\ : STD_LOGIC;
  signal \x_reg_n_0_[7]\ : STD_LOGIC;
  signal \x_reg_n_0_[8]\ : STD_LOGIC;
  signal \x_reg_n_0_[9]\ : STD_LOGIC;
  signal \y0_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \y0_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \y0_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \y0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \y0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \y0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \y0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \y0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \y0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \y0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \y0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \y0_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \y0_carry__0_n_0\ : STD_LOGIC;
  signal \y0_carry__0_n_1\ : STD_LOGIC;
  signal \y0_carry__0_n_2\ : STD_LOGIC;
  signal \y0_carry__0_n_3\ : STD_LOGIC;
  signal \y0_carry__0_n_4\ : STD_LOGIC;
  signal \y0_carry__0_n_5\ : STD_LOGIC;
  signal \y0_carry__0_n_6\ : STD_LOGIC;
  signal \y0_carry__0_n_7\ : STD_LOGIC;
  signal \y0_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \y0_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \y0_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \y0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \y0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \y0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \y0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \y0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \y0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \y0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \y0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \y0_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \y0_carry__1_n_0\ : STD_LOGIC;
  signal \y0_carry__1_n_1\ : STD_LOGIC;
  signal \y0_carry__1_n_2\ : STD_LOGIC;
  signal \y0_carry__1_n_3\ : STD_LOGIC;
  signal \y0_carry__1_n_4\ : STD_LOGIC;
  signal \y0_carry__1_n_5\ : STD_LOGIC;
  signal \y0_carry__1_n_6\ : STD_LOGIC;
  signal \y0_carry__1_n_7\ : STD_LOGIC;
  signal \y0_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \y0_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \y0_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \y0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \y0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \y0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \y0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \y0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \y0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \y0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \y0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \y0_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \y0_carry__2_n_0\ : STD_LOGIC;
  signal \y0_carry__2_n_1\ : STD_LOGIC;
  signal \y0_carry__2_n_2\ : STD_LOGIC;
  signal \y0_carry__2_n_3\ : STD_LOGIC;
  signal \y0_carry__2_n_4\ : STD_LOGIC;
  signal \y0_carry__2_n_5\ : STD_LOGIC;
  signal \y0_carry__2_n_6\ : STD_LOGIC;
  signal \y0_carry__2_n_7\ : STD_LOGIC;
  signal \y0_carry__3_i_10_n_0\ : STD_LOGIC;
  signal \y0_carry__3_i_11_n_0\ : STD_LOGIC;
  signal \y0_carry__3_i_12_n_0\ : STD_LOGIC;
  signal \y0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \y0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \y0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \y0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \y0_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \y0_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \y0_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \y0_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \y0_carry__3_i_9_n_0\ : STD_LOGIC;
  signal \y0_carry__3_n_0\ : STD_LOGIC;
  signal \y0_carry__3_n_1\ : STD_LOGIC;
  signal \y0_carry__3_n_2\ : STD_LOGIC;
  signal \y0_carry__3_n_3\ : STD_LOGIC;
  signal \y0_carry__3_n_4\ : STD_LOGIC;
  signal \y0_carry__3_n_5\ : STD_LOGIC;
  signal \y0_carry__3_n_6\ : STD_LOGIC;
  signal \y0_carry__3_n_7\ : STD_LOGIC;
  signal \y0_carry__4_i_10_n_0\ : STD_LOGIC;
  signal \y0_carry__4_i_11_n_0\ : STD_LOGIC;
  signal \y0_carry__4_i_12_n_0\ : STD_LOGIC;
  signal \y0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \y0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \y0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \y0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \y0_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \y0_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \y0_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \y0_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \y0_carry__4_i_9_n_0\ : STD_LOGIC;
  signal \y0_carry__4_n_0\ : STD_LOGIC;
  signal \y0_carry__4_n_1\ : STD_LOGIC;
  signal \y0_carry__4_n_2\ : STD_LOGIC;
  signal \y0_carry__4_n_3\ : STD_LOGIC;
  signal \y0_carry__4_n_4\ : STD_LOGIC;
  signal \y0_carry__4_n_5\ : STD_LOGIC;
  signal \y0_carry__4_n_6\ : STD_LOGIC;
  signal \y0_carry__4_n_7\ : STD_LOGIC;
  signal \y0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \y0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \y0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \y0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \y0_carry__5_i_5_n_0\ : STD_LOGIC;
  signal \y0_carry__5_i_6_n_0\ : STD_LOGIC;
  signal \y0_carry__5_i_7_n_0\ : STD_LOGIC;
  signal \y0_carry__5_i_8_n_0\ : STD_LOGIC;
  signal \y0_carry__5_n_0\ : STD_LOGIC;
  signal \y0_carry__5_n_1\ : STD_LOGIC;
  signal \y0_carry__5_n_2\ : STD_LOGIC;
  signal \y0_carry__5_n_3\ : STD_LOGIC;
  signal \y0_carry__5_n_4\ : STD_LOGIC;
  signal \y0_carry__5_n_5\ : STD_LOGIC;
  signal \y0_carry__5_n_6\ : STD_LOGIC;
  signal \y0_carry__5_n_7\ : STD_LOGIC;
  signal \y0_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \y0_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \y0_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \y0_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \y0_carry__6_i_5_n_0\ : STD_LOGIC;
  signal \y0_carry__6_i_6_n_0\ : STD_LOGIC;
  signal \y0_carry__6_i_7_n_0\ : STD_LOGIC;
  signal \y0_carry__6_n_1\ : STD_LOGIC;
  signal \y0_carry__6_n_2\ : STD_LOGIC;
  signal \y0_carry__6_n_3\ : STD_LOGIC;
  signal \y0_carry__6_n_4\ : STD_LOGIC;
  signal \y0_carry__6_n_5\ : STD_LOGIC;
  signal \y0_carry__6_n_6\ : STD_LOGIC;
  signal \y0_carry__6_n_7\ : STD_LOGIC;
  signal y0_carry_i_10_n_0 : STD_LOGIC;
  signal y0_carry_i_11_n_0 : STD_LOGIC;
  signal y0_carry_i_12_n_0 : STD_LOGIC;
  signal y0_carry_i_13_n_0 : STD_LOGIC;
  signal y0_carry_i_14_n_0 : STD_LOGIC;
  signal y0_carry_i_15_n_0 : STD_LOGIC;
  signal y0_carry_i_16_n_0 : STD_LOGIC;
  signal y0_carry_i_17_n_0 : STD_LOGIC;
  signal y0_carry_i_2_n_0 : STD_LOGIC;
  signal y0_carry_i_3_n_0 : STD_LOGIC;
  signal y0_carry_i_4_n_0 : STD_LOGIC;
  signal y0_carry_i_5_n_0 : STD_LOGIC;
  signal y0_carry_i_6_n_0 : STD_LOGIC;
  signal y0_carry_i_7_n_0 : STD_LOGIC;
  signal y0_carry_i_8_n_0 : STD_LOGIC;
  signal y0_carry_i_9_n_0 : STD_LOGIC;
  signal y0_carry_n_0 : STD_LOGIC;
  signal y0_carry_n_1 : STD_LOGIC;
  signal y0_carry_n_2 : STD_LOGIC;
  signal y0_carry_n_3 : STD_LOGIC;
  signal y0_carry_n_4 : STD_LOGIC;
  signal y0_carry_n_5 : STD_LOGIC;
  signal y0_carry_n_6 : STD_LOGIC;
  signal y0_carry_n_7 : STD_LOGIC;
  signal \y[31]_i_1_n_0\ : STD_LOGIC;
  signal \y[31]_i_3_n_0\ : STD_LOGIC;
  signal \y[31]_i_4_n_0\ : STD_LOGIC;
  signal \y_reg_n_0_[0]\ : STD_LOGIC;
  signal \y_reg_n_0_[10]\ : STD_LOGIC;
  signal \y_reg_n_0_[11]\ : STD_LOGIC;
  signal \y_reg_n_0_[12]\ : STD_LOGIC;
  signal \y_reg_n_0_[13]\ : STD_LOGIC;
  signal \y_reg_n_0_[14]\ : STD_LOGIC;
  signal \y_reg_n_0_[15]\ : STD_LOGIC;
  signal \y_reg_n_0_[16]\ : STD_LOGIC;
  signal \y_reg_n_0_[17]\ : STD_LOGIC;
  signal \y_reg_n_0_[18]\ : STD_LOGIC;
  signal \y_reg_n_0_[19]\ : STD_LOGIC;
  signal \y_reg_n_0_[1]\ : STD_LOGIC;
  signal \y_reg_n_0_[20]\ : STD_LOGIC;
  signal \y_reg_n_0_[21]\ : STD_LOGIC;
  signal \y_reg_n_0_[22]\ : STD_LOGIC;
  signal \y_reg_n_0_[23]\ : STD_LOGIC;
  signal \y_reg_n_0_[24]\ : STD_LOGIC;
  signal \y_reg_n_0_[25]\ : STD_LOGIC;
  signal \y_reg_n_0_[26]\ : STD_LOGIC;
  signal \y_reg_n_0_[27]\ : STD_LOGIC;
  signal \y_reg_n_0_[28]\ : STD_LOGIC;
  signal \y_reg_n_0_[29]\ : STD_LOGIC;
  signal \y_reg_n_0_[2]\ : STD_LOGIC;
  signal \y_reg_n_0_[30]\ : STD_LOGIC;
  signal \y_reg_n_0_[3]\ : STD_LOGIC;
  signal \y_reg_n_0_[4]\ : STD_LOGIC;
  signal \y_reg_n_0_[5]\ : STD_LOGIC;
  signal \y_reg_n_0_[6]\ : STD_LOGIC;
  signal \y_reg_n_0_[7]\ : STD_LOGIC;
  signal \y_reg_n_0_[8]\ : STD_LOGIC;
  signal \y_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_angle_acc0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_angle_cmp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_angle_cmp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_angle_cmp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_angle_cmp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_angle_cmp_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_angle_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_angle_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_en2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_en2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_en2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_en2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_x_reg[31]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_reg[31]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[3]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[3]_i_4__0\ : label is "soft_lutpair12";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[0]\ : label is "LOAD:0010,RUNNING:0100,IDLE:0001,DONE:1000";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_STATE_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[1]\ : label is "LOAD:0010,RUNNING:0100,IDLE:0001,DONE:1000";
  attribute KEEP of \FSM_onehot_STATE_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[2]\ : label is "LOAD:0010,RUNNING:0100,IDLE:0001,DONE:1000";
  attribute KEEP of \FSM_onehot_STATE_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[3]\ : label is "LOAD:0010,RUNNING:0100,IDLE:0001,DONE:1000";
  attribute KEEP of \FSM_onehot_STATE_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \angle[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \angle[10]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \angle[11]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \angle[12]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \angle[13]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \angle[14]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \angle[15]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \angle[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \angle[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \angle[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \angle[4]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \angle[5]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \angle[6]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \angle[7]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \angle[8]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \angle[9]_i_1\ : label is "soft_lutpair42";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of angle_acc0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_acc0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_acc0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_acc0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_acc0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_acc0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_acc0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_acc0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of angle_cmp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_cmp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_cmp_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_cmp_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_cmp_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_cmp_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_cmp_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_cmp_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_reg[15]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of en2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \en2_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \en2_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \iterations[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \iterations[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \iterations[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \iterations[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \iterations[4]_i_1\ : label is "soft_lutpair8";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \resolution_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \resolution_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \resolution_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \resolution_reg_rep[3]\ : label is "no";
  attribute SOFT_HLUTNM of \resolution_rep[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \resolution_rep[2]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \resolution_rep[3]_i_3__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \x[10]_i_10\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \x[10]_i_7\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \x[10]_i_8\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \x[10]_i_9\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \x[14]_i_10\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \x[14]_i_7\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \x[14]_i_8\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \x[14]_i_9\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \x[18]_i_10\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \x[18]_i_7\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \x[18]_i_8\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \x[18]_i_9\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \x[22]_i_10\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \x[22]_i_7\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \x[22]_i_8\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \x[22]_i_9\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \x[26]_i_10\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \x[26]_i_11\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \x[26]_i_9\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \x[2]_i_6\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \x[2]_i_7\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \x[2]_i_8\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \x[30]_i_7\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \x[30]_i_8\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \x[31]_i_10\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \x[6]_i_10\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \x[6]_i_7\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \x[6]_i_8\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \x[6]_i_9\ : label is "soft_lutpair36";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[10]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[14]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[18]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[22]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[26]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[2]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[30]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[31]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[6]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of y0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \y0_carry__0_i_5\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \y0_carry__0_i_6\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \y0_carry__0_i_7\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \y0_carry__0_i_8\ : label is "soft_lutpair32";
  attribute METHODOLOGY_DRC_VIOS of \y0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \y0_carry__1_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \y0_carry__1_i_6\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \y0_carry__1_i_7\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \y0_carry__1_i_8\ : label is "soft_lutpair19";
  attribute METHODOLOGY_DRC_VIOS of \y0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \y0_carry__2_i_5\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \y0_carry__2_i_6\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \y0_carry__2_i_7\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \y0_carry__2_i_8\ : label is "soft_lutpair21";
  attribute METHODOLOGY_DRC_VIOS of \y0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \y0_carry__3_i_5\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \y0_carry__3_i_6\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \y0_carry__3_i_7\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \y0_carry__3_i_8\ : label is "soft_lutpair13";
  attribute METHODOLOGY_DRC_VIOS of \y0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \y0_carry__4_i_5\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \y0_carry__4_i_6\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \y0_carry__4_i_7\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \y0_carry__4_i_8\ : label is "soft_lutpair24";
  attribute METHODOLOGY_DRC_VIOS of \y0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \y0_carry__6_i_5\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \y0_carry__6_i_6\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of y0_carry_i_10 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of y0_carry_i_6 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of y0_carry_i_7 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of y0_carry_i_8 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of y0_carry_i_9 : label is "soft_lutpair16";
begin
  \FSM_onehot_STATE_reg[3]_0\(0) <= \^fsm_onehot_state_reg[3]_0\(0);
  done_atan0 <= \^done_atan0\;
  \out\(2 downto 0) <= \^out\(2 downto 0);
  \x_reg[0]_0\ <= \^x_reg[0]_0\;
  \x_reg[0]_1\ <= \^x_reg[0]_1\;
\FSM_onehot_STATE[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABABAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \FSM_onehot_STATE[3]_i_4__0_n_0\,
      I2 => \en2_carry__1_n_1\,
      I3 => \FSM_onehot_STATE[3]_i_3_n_0\,
      I4 => \iterations_reg__0\(4),
      I5 => \FSM_onehot_STATE_reg_n_0_[2]\,
      O => \FSM_onehot_STATE[0]_i_1_n_0\
    );
\FSM_onehot_STATE[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFEFEFEFE"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[3]_0\(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => start_atan0_reg_0,
      I5 => start_atan1_reg,
      O => \FSM_onehot_STATE[3]_i_1__1_n_0\
    );
\FSM_onehot_STATE[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA80"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I1 => \iterations_reg__0\(4),
      I2 => \FSM_onehot_STATE[3]_i_3_n_0\,
      I3 => \en2_carry__1_n_1\,
      I4 => \FSM_onehot_STATE[3]_i_4__0_n_0\,
      O => \^fsm_onehot_state_reg[3]_0\(0)
    );
\FSM_onehot_STATE[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \iterations_reg__0\(3),
      I1 => \iterations_reg__0\(2),
      I2 => \iterations_reg__0\(0),
      I3 => \iterations_reg__0\(1),
      O => \FSM_onehot_STATE[3]_i_3_n_0\
    );
\FSM_onehot_STATE[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \resolution_reg__0\(3),
      I1 => \resolution_reg__0\(2),
      I2 => \resolution_reg__0\(0),
      I3 => \resolution_reg__0\(1),
      O => \FSM_onehot_STATE[3]_i_4__0_n_0\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_STATE[3]_i_1__1_n_0\,
      D => \FSM_onehot_STATE[0]_i_1_n_0\,
      Q => \^out\(0),
      S => rst
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_STATE[3]_i_1__1_n_0\,
      D => \^out\(0),
      Q => \^out\(1),
      R => rst
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_STATE[3]_i_1__1_n_0\,
      D => \^out\(1),
      Q => \FSM_onehot_STATE_reg_n_0_[2]\,
      R => rst
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_STATE[3]_i_1__1_n_0\,
      D => \^fsm_onehot_state_reg[3]_0\(0),
      Q => \^out\(2),
      R => rst
    );
\angle[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle_cmp(16),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[16]\,
      O => \angle[0]_i_1_n_0\
    );
\angle[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(10),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[26]\,
      O => \angle[10]_i_1_n_0\
    );
\angle[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(11),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[27]\,
      O => \angle[11]_i_1_n_0\
    );
\angle[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(12),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[28]\,
      O => \angle[12]_i_1_n_0\
    );
\angle[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(28),
      O => \angle[12]_i_3_n_0\
    );
\angle[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(27),
      O => \angle[12]_i_4_n_0\
    );
\angle[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(26),
      O => \angle[12]_i_5_n_0\
    );
\angle[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(25),
      O => \angle[12]_i_6_n_0\
    );
\angle[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(13),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[29]\,
      O => \angle[13]_i_1_n_0\
    );
\angle[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(14),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[30]\,
      O => \angle[14]_i_1_n_0\
    );
\angle[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[31]\,
      I1 => angle1(15),
      O => \angle[15]_i_1_n_0\
    );
\angle[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(31),
      O => \angle[15]_i_3_n_0\
    );
\angle[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(30),
      O => \angle[15]_i_4_n_0\
    );
\angle[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(29),
      O => \angle[15]_i_5_n_0\
    );
\angle[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(1),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[17]\,
      O => \angle[1]_i_1_n_0\
    );
\angle[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(2),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[18]\,
      O => \angle[2]_i_1_n_0\
    );
\angle[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(3),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[19]\,
      O => \angle[3]_i_1_n_0\
    );
\angle[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(4),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[20]\,
      O => \angle[4]_i_1_n_0\
    );
\angle[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(16),
      O => \angle[4]_i_3_n_0\
    );
\angle[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(20),
      O => \angle[4]_i_4_n_0\
    );
\angle[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(19),
      O => \angle[4]_i_5_n_0\
    );
\angle[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(18),
      O => \angle[4]_i_6_n_0\
    );
\angle[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(17),
      O => \angle[4]_i_7_n_0\
    );
\angle[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(5),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[21]\,
      O => \angle[5]_i_1_n_0\
    );
\angle[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(6),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[22]\,
      O => \angle[6]_i_1_n_0\
    );
\angle[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(7),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[23]\,
      O => \angle[7]_i_1_n_0\
    );
\angle[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(8),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[24]\,
      O => \angle[8]_i_1_n_0\
    );
\angle[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(24),
      O => \angle[8]_i_3_n_0\
    );
\angle[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(23),
      O => \angle[8]_i_4_n_0\
    );
\angle[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(22),
      O => \angle[8]_i_5_n_0\
    );
\angle[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(21),
      O => \angle[8]_i_6_n_0\
    );
\angle[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(9),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[25]\,
      O => \angle[9]_i_1_n_0\
    );
angle_acc0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => angle_acc0_carry_n_0,
      CO(2) => angle_acc0_carry_n_1,
      CO(1) => angle_acc0_carry_n_2,
      CO(0) => angle_acc0_carry_n_3,
      CYINIT => \angle_acc_reg_n_0_[0]\,
      DI(3) => \angle_acc_reg_n_0_[3]\,
      DI(2) => \angle_acc_reg_n_0_[2]\,
      DI(1) => \angle_acc_reg_n_0_[1]\,
      DI(0) => angle_acc0_carry_i_1_n_0,
      O(3 downto 0) => angle_acc(3 downto 0),
      S(3) => angle_acc0_carry_i_2_n_0,
      S(2) => angle_acc0_carry_i_3_n_0,
      S(1) => angle_acc0_carry_i_4_n_0,
      S(0) => angle_acc0_carry_i_5_n_0
    );
\angle_acc0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => angle_acc0_carry_n_0,
      CO(3) => \angle_acc0_carry__0_n_0\,
      CO(2) => \angle_acc0_carry__0_n_1\,
      CO(1) => \angle_acc0_carry__0_n_2\,
      CO(0) => \angle_acc0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \angle_acc_reg_n_0_[7]\,
      DI(2) => \angle_acc_reg_n_0_[6]\,
      DI(1) => \angle_acc_reg_n_0_[5]\,
      DI(0) => \angle_acc_reg_n_0_[4]\,
      O(3 downto 0) => angle_acc(7 downto 4),
      S(3) => \angle_acc0_carry__0_i_1_n_0\,
      S(2) => \angle_acc0_carry__0_i_2_n_0\,
      S(1) => \angle_acc0_carry__0_i_3_n_0\,
      S(0) => \angle_acc0_carry__0_i_4_n_0\
    );
\angle_acc0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65959AA59A6A655A"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(2),
      I3 => resolution(0),
      I4 => resolution(1),
      I5 => \angle_acc_reg_n_0_[7]\,
      O => \angle_acc0_carry__0_i_1_n_0\
    );
\angle_acc0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99955A59666AA5A6"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(0),
      I3 => resolution(1),
      I4 => resolution(2),
      I5 => \angle_acc_reg_n_0_[6]\,
      O => \angle_acc0_carry__0_i_2_n_0\
    );
\angle_acc0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A56A55665A95AA"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(2),
      I3 => resolution(0),
      I4 => resolution(1),
      I5 => \angle_acc_reg_n_0_[5]\,
      O => \angle_acc0_carry__0_i_3_n_0\
    );
\angle_acc0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A55659565AA9A6A"
    )
        port map (
      I0 => \in\,
      I1 => resolution(1),
      I2 => resolution(3),
      I3 => resolution(2),
      I4 => resolution(0),
      I5 => \angle_acc_reg_n_0_[4]\,
      O => \angle_acc0_carry__0_i_4_n_0\
    );
\angle_acc0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_acc0_carry__0_n_0\,
      CO(3) => \angle_acc0_carry__1_n_0\,
      CO(2) => \angle_acc0_carry__1_n_1\,
      CO(1) => \angle_acc0_carry__1_n_2\,
      CO(0) => \angle_acc0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \angle_acc_reg_n_0_[11]\,
      DI(2) => \angle_acc_reg_n_0_[10]\,
      DI(1) => \angle_acc_reg_n_0_[9]\,
      DI(0) => \angle_acc_reg_n_0_[8]\,
      O(3 downto 0) => angle_acc(11 downto 8),
      S(3) => \angle_acc0_carry__1_i_1_n_0\,
      S(2) => \angle_acc0_carry__1_i_2_n_0\,
      S(1) => \angle_acc0_carry__1_i_3_n_0\,
      S(0) => \angle_acc0_carry__1_i_4_n_0\
    );
\angle_acc0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55695A59AA96A5A6"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(2),
      I3 => resolution(1),
      I4 => resolution(0),
      I5 => \angle_acc_reg_n_0_[11]\,
      O => \angle_acc0_carry__1_i_1_n_0\
    );
\angle_acc0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59695955A696A6AA"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(2),
      I3 => resolution(0),
      I4 => resolution(1),
      I5 => \angle_acc_reg_n_0_[10]\,
      O => \angle_acc0_carry__1_i_2_n_0\
    );
\angle_acc0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"696559A5969AA65A"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(2),
      I3 => resolution(1),
      I4 => resolution(0),
      I5 => \angle_acc_reg_n_0_[9]\,
      O => \angle_acc0_carry__1_i_3_n_0\
    );
\angle_acc0_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"599566A9A66A9956"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(2),
      I3 => resolution(1),
      I4 => resolution(0),
      I5 => \angle_acc_reg_n_0_[8]\,
      O => \angle_acc0_carry__1_i_4_n_0\
    );
\angle_acc0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_acc0_carry__1_n_0\,
      CO(3) => \angle_acc0_carry__2_n_0\,
      CO(2) => \angle_acc0_carry__2_n_1\,
      CO(1) => \angle_acc0_carry__2_n_2\,
      CO(0) => \angle_acc0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \angle_acc_reg_n_0_[15]\,
      DI(2) => \angle_acc_reg_n_0_[14]\,
      DI(1) => \angle_acc_reg_n_0_[13]\,
      DI(0) => \angle_acc_reg_n_0_[12]\,
      O(3 downto 0) => angle_acc(15 downto 12),
      S(3) => \angle_acc0_carry__2_i_1_n_0\,
      S(2) => \angle_acc0_carry__2_i_2_n_0\,
      S(1) => \angle_acc0_carry__2_i_3_n_0\,
      S(0) => \angle_acc0_carry__2_i_4_n_0\
    );
\angle_acc0_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556A65AAAA959A"
    )
        port map (
      I0 => \in\,
      I1 => resolution(1),
      I2 => resolution(0),
      I3 => resolution(2),
      I4 => resolution(3),
      I5 => \angle_acc_reg_n_0_[15]\,
      O => \angle_acc0_carry__2_i_1_n_0\
    );
\angle_acc0_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A955AAAA56AA"
    )
        port map (
      I0 => \in\,
      I1 => resolution(0),
      I2 => resolution(1),
      I3 => resolution(2),
      I4 => resolution(3),
      I5 => \angle_acc_reg_n_0_[14]\,
      O => \angle_acc0_carry__2_i_2_n_0\
    );
\angle_acc0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66655559999AAAA6"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(2),
      I3 => resolution(0),
      I4 => resolution(1),
      I5 => \angle_acc_reg_n_0_[13]\,
      O => \angle_acc0_carry__2_i_3_n_0\
    );
\angle_acc0_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65555A699AAAA596"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(2),
      I3 => resolution(0),
      I4 => resolution(1),
      I5 => \angle_acc_reg_n_0_[12]\,
      O => \angle_acc0_carry__2_i_4_n_0\
    );
\angle_acc0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_acc0_carry__2_n_0\,
      CO(3) => \angle_acc0_carry__3_n_0\,
      CO(2) => \angle_acc0_carry__3_n_1\,
      CO(1) => \angle_acc0_carry__3_n_2\,
      CO(0) => \angle_acc0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \angle_acc_reg_n_0_[19]\,
      DI(2) => \angle_acc_reg_n_0_[18]\,
      DI(1) => \angle_acc_reg_n_0_[17]\,
      DI(0) => \angle_acc_reg_n_0_[16]\,
      O(3 downto 0) => angle_acc(19 downto 16),
      S(3) => \angle_acc0_carry__3_i_1_n_0\,
      S(2) => \angle_acc0_carry__3_i_2_n_0\,
      S(1) => \angle_acc0_carry__3_i_3_n_0\,
      S(0) => \angle_acc0_carry__3_i_4_n_0\
    );
\angle_acc0_carry__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555666AAAAA999"
    )
        port map (
      I0 => \in\,
      I1 => resolution(2),
      I2 => resolution(1),
      I3 => resolution(0),
      I4 => resolution(3),
      I5 => \angle_acc_reg_n_0_[19]\,
      O => \angle_acc0_carry__3_i_1_n_0\
    );
\angle_acc0_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556566AAAA9A99"
    )
        port map (
      I0 => \in\,
      I1 => resolution(2),
      I2 => resolution(1),
      I3 => resolution(0),
      I4 => resolution(3),
      I5 => \angle_acc_reg_n_0_[18]\,
      O => \angle_acc0_carry__3_i_2_n_0\
    );
\angle_acc0_carry__3_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A9AAAAA956"
    )
        port map (
      I0 => \in\,
      I1 => resolution(0),
      I2 => resolution(1),
      I3 => resolution(2),
      I4 => resolution(3),
      I5 => \angle_acc_reg_n_0_[17]\,
      O => \angle_acc0_carry__3_i_3_n_0\
    );
\angle_acc0_carry__3_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A96AAAAA569"
    )
        port map (
      I0 => \in\,
      I1 => resolution(0),
      I2 => resolution(1),
      I3 => resolution(2),
      I4 => resolution(3),
      I5 => \angle_acc_reg_n_0_[16]\,
      O => \angle_acc0_carry__3_i_4_n_0\
    );
\angle_acc0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_acc0_carry__3_n_0\,
      CO(3) => \angle_acc0_carry__4_n_0\,
      CO(2) => \angle_acc0_carry__4_n_1\,
      CO(1) => \angle_acc0_carry__4_n_2\,
      CO(0) => \angle_acc0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \angle_acc0_carry__4_i_1_n_0\,
      DI(2) => \angle_acc0_carry__4_i_2_n_0\,
      DI(1) => \angle_acc_reg_n_0_[21]\,
      DI(0) => \angle_acc_reg_n_0_[20]\,
      O(3 downto 0) => angle_acc(23 downto 20),
      S(3) => \angle_acc0_carry__4_i_3_n_0\,
      S(2) => \angle_acc0_carry__4_i_4_n_0\,
      S(1) => \angle_acc0_carry__4_i_5_n_0\,
      S(0) => \angle_acc0_carry__4_i_6_n_0\
    );
\angle_acc0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in\,
      O => \angle_acc0_carry__4_i_1_n_0\
    );
\angle_acc0_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in\,
      O => \angle_acc0_carry__4_i_2_n_0\
    );
\angle_acc0_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => \angle_acc_reg_n_0_[23]\,
      O => \angle_acc0_carry__4_i_3_n_0\
    );
\angle_acc0_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => \angle_acc_reg_n_0_[22]\,
      O => \angle_acc0_carry__4_i_4_n_0\
    );
\angle_acc0_carry__4_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAA9"
    )
        port map (
      I0 => \in\,
      I1 => resolution(2),
      I2 => resolution(1),
      I3 => resolution(0),
      I4 => resolution(3),
      I5 => \angle_acc_reg_n_0_[21]\,
      O => \angle_acc0_carry__4_i_5_n_0\
    );
\angle_acc0_carry__4_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555565AAAAAA9A"
    )
        port map (
      I0 => \in\,
      I1 => resolution(2),
      I2 => resolution(0),
      I3 => resolution(1),
      I4 => resolution(3),
      I5 => \angle_acc_reg_n_0_[20]\,
      O => \angle_acc0_carry__4_i_6_n_0\
    );
\angle_acc0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_acc0_carry__4_n_0\,
      CO(3) => \angle_acc0_carry__5_n_0\,
      CO(2) => \angle_acc0_carry__5_n_1\,
      CO(1) => \angle_acc0_carry__5_n_2\,
      CO(0) => \angle_acc0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \angle_acc0_carry__5_i_1_n_0\,
      DI(2) => \angle_acc0_carry__5_i_2_n_0\,
      DI(1) => \angle_acc0_carry__5_i_3_n_0\,
      DI(0) => \angle_acc0_carry__5_i_4_n_0\,
      O(3 downto 0) => angle_acc(27 downto 24),
      S(3) => \angle_acc0_carry__5_i_5_n_0\,
      S(2) => \angle_acc0_carry__5_i_6_n_0\,
      S(1) => \angle_acc0_carry__5_i_7_n_0\,
      S(0) => \angle_acc0_carry__5_i_8_n_0\
    );
\angle_acc0_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in\,
      O => \angle_acc0_carry__5_i_1_n_0\
    );
\angle_acc0_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in\,
      O => \angle_acc0_carry__5_i_2_n_0\
    );
\angle_acc0_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in\,
      O => \angle_acc0_carry__5_i_3_n_0\
    );
\angle_acc0_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in\,
      O => \angle_acc0_carry__5_i_4_n_0\
    );
\angle_acc0_carry__5_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => \angle_acc_reg_n_0_[27]\,
      O => \angle_acc0_carry__5_i_5_n_0\
    );
\angle_acc0_carry__5_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => \angle_acc_reg_n_0_[26]\,
      O => \angle_acc0_carry__5_i_6_n_0\
    );
\angle_acc0_carry__5_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => \angle_acc_reg_n_0_[25]\,
      O => \angle_acc0_carry__5_i_7_n_0\
    );
\angle_acc0_carry__5_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => \angle_acc_reg_n_0_[24]\,
      O => \angle_acc0_carry__5_i_8_n_0\
    );
\angle_acc0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_acc0_carry__5_n_0\,
      CO(3) => \NLW_angle_acc0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \angle_acc0_carry__6_n_1\,
      CO(1) => \angle_acc0_carry__6_n_2\,
      CO(0) => \angle_acc0_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \angle_acc0_carry__6_i_1_n_0\,
      DI(1) => \angle_acc0_carry__6_i_2_n_0\,
      DI(0) => \angle_acc0_carry__6_i_3_n_0\,
      O(3 downto 0) => angle_acc(31 downto 28),
      S(3) => \angle_acc0_carry__6_i_4_n_0\,
      S(2) => \angle_acc0_carry__6_i_5_n_0\,
      S(1) => \angle_acc0_carry__6_i_6_n_0\,
      S(0) => \angle_acc0_carry__6_i_7_n_0\
    );
\angle_acc0_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in\,
      O => \angle_acc0_carry__6_i_1_n_0\
    );
\angle_acc0_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in\,
      O => \angle_acc0_carry__6_i_2_n_0\
    );
\angle_acc0_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in\,
      O => \angle_acc0_carry__6_i_3_n_0\
    );
\angle_acc0_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => \angle_acc_reg_n_0_[31]\,
      O => \angle_acc0_carry__6_i_4_n_0\
    );
\angle_acc0_carry__6_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => \angle_acc_reg_n_0_[30]\,
      O => \angle_acc0_carry__6_i_5_n_0\
    );
\angle_acc0_carry__6_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => \angle_acc_reg_n_0_[29]\,
      O => \angle_acc0_carry__6_i_6_n_0\
    );
\angle_acc0_carry__6_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => \angle_acc_reg_n_0_[28]\,
      O => \angle_acc0_carry__6_i_7_n_0\
    );
angle_acc0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in\,
      O => angle_acc0_carry_i_1_n_0
    );
angle_acc0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5965A569A69A5A96"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(2),
      I3 => resolution(0),
      I4 => resolution(1),
      I5 => \angle_acc_reg_n_0_[3]\,
      O => angle_acc0_carry_i_2_n_0
    );
angle_acc0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65965A999A69A566"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(2),
      I3 => resolution(0),
      I4 => resolution(1),
      I5 => \angle_acc_reg_n_0_[2]\,
      O => angle_acc0_carry_i_3_n_0
    );
angle_acc0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A56A9A655A95659A"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(2),
      I3 => resolution(0),
      I4 => resolution(1),
      I5 => \angle_acc_reg_n_0_[1]\,
      O => angle_acc0_carry_i_4_n_0
    );
angle_acc0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB1C"
    )
        port map (
      I0 => resolution(3),
      I1 => resolution(2),
      I2 => resolution(0),
      I3 => resolution(1),
      O => angle_acc0_carry_i_5_n_0
    );
\angle_acc[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst,
      I1 => \^x_reg[0]_1\,
      O => \angle_acc[31]_i_1_n_0\
    );
\angle_acc[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \^x_reg[0]_0\,
      I1 => \x[31]_i_3_n_0\,
      I2 => \x[31]_i_4_n_0\,
      I3 => \x[31]_i_5_n_0\,
      I4 => \x[31]_i_6_n_0\,
      O => \angle_acc[31]_i_2_n_0\
    );
\angle_acc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(0),
      Q => \angle_acc_reg_n_0_[0]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(10),
      Q => \angle_acc_reg_n_0_[10]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(11),
      Q => \angle_acc_reg_n_0_[11]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(12),
      Q => \angle_acc_reg_n_0_[12]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(13),
      Q => \angle_acc_reg_n_0_[13]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(14),
      Q => \angle_acc_reg_n_0_[14]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(15),
      Q => \angle_acc_reg_n_0_[15]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(16),
      Q => \angle_acc_reg_n_0_[16]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(17),
      Q => \angle_acc_reg_n_0_[17]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(18),
      Q => \angle_acc_reg_n_0_[18]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(19),
      Q => \angle_acc_reg_n_0_[19]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(1),
      Q => \angle_acc_reg_n_0_[1]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(20),
      Q => \angle_acc_reg_n_0_[20]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(21),
      Q => \angle_acc_reg_n_0_[21]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(22),
      Q => \angle_acc_reg_n_0_[22]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(23),
      Q => \angle_acc_reg_n_0_[23]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(24),
      Q => \angle_acc_reg_n_0_[24]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(25),
      Q => \angle_acc_reg_n_0_[25]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(26),
      Q => \angle_acc_reg_n_0_[26]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(27),
      Q => \angle_acc_reg_n_0_[27]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(28),
      Q => \angle_acc_reg_n_0_[28]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(29),
      Q => \angle_acc_reg_n_0_[29]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(2),
      Q => \angle_acc_reg_n_0_[2]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(30),
      Q => \angle_acc_reg_n_0_[30]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(31),
      Q => \angle_acc_reg_n_0_[31]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(3),
      Q => \angle_acc_reg_n_0_[3]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(4),
      Q => \angle_acc_reg_n_0_[4]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(5),
      Q => \angle_acc_reg_n_0_[5]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(6),
      Q => \angle_acc_reg_n_0_[6]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(7),
      Q => \angle_acc_reg_n_0_[7]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(8),
      Q => \angle_acc_reg_n_0_[8]\,
      R => \angle_acc[31]_i_1_n_0\
    );
\angle_acc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2_n_0\,
      D => angle_acc(9),
      Q => \angle_acc_reg_n_0_[9]\,
      R => \angle_acc[31]_i_1_n_0\
    );
angle_cmp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => angle_cmp_carry_n_0,
      CO(2) => angle_cmp_carry_n_1,
      CO(1) => angle_cmp_carry_n_2,
      CO(0) => angle_cmp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => NLW_angle_cmp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => angle_cmp_carry_i_1_n_0,
      S(2) => angle_cmp_carry_i_2_n_0,
      S(1) => angle_cmp_carry_i_3_n_0,
      S(0) => \angle_acc_reg_n_0_[0]\
    );
\angle_cmp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => angle_cmp_carry_n_0,
      CO(3) => \angle_cmp_carry__0_n_0\,
      CO(2) => \angle_cmp_carry__0_n_1\,
      CO(1) => \angle_cmp_carry__0_n_2\,
      CO(0) => \angle_cmp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_angle_cmp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \angle_cmp_carry__0_i_1_n_0\,
      S(2) => \angle_cmp_carry__0_i_2_n_0\,
      S(1) => \angle_cmp_carry__0_i_3_n_0\,
      S(0) => \angle_cmp_carry__0_i_4_n_0\
    );
\angle_cmp_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[7]\,
      O => \angle_cmp_carry__0_i_1_n_0\
    );
\angle_cmp_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[6]\,
      O => \angle_cmp_carry__0_i_2_n_0\
    );
\angle_cmp_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[5]\,
      O => \angle_cmp_carry__0_i_3_n_0\
    );
\angle_cmp_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[4]\,
      O => \angle_cmp_carry__0_i_4_n_0\
    );
\angle_cmp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_cmp_carry__0_n_0\,
      CO(3) => \angle_cmp_carry__1_n_0\,
      CO(2) => \angle_cmp_carry__1_n_1\,
      CO(1) => \angle_cmp_carry__1_n_2\,
      CO(0) => \angle_cmp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_angle_cmp_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \angle_cmp_carry__1_i_1_n_0\,
      S(2) => \angle_cmp_carry__1_i_2_n_0\,
      S(1) => \angle_cmp_carry__1_i_3_n_0\,
      S(0) => \angle_cmp_carry__1_i_4_n_0\
    );
\angle_cmp_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[11]\,
      O => \angle_cmp_carry__1_i_1_n_0\
    );
\angle_cmp_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[10]\,
      O => \angle_cmp_carry__1_i_2_n_0\
    );
\angle_cmp_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[9]\,
      O => \angle_cmp_carry__1_i_3_n_0\
    );
\angle_cmp_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[8]\,
      O => \angle_cmp_carry__1_i_4_n_0\
    );
\angle_cmp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_cmp_carry__1_n_0\,
      CO(3) => \angle_cmp_carry__2_n_0\,
      CO(2) => \angle_cmp_carry__2_n_1\,
      CO(1) => \angle_cmp_carry__2_n_2\,
      CO(0) => \angle_cmp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_angle_cmp_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \angle_cmp_carry__2_i_1_n_0\,
      S(2) => \angle_cmp_carry__2_i_2_n_0\,
      S(1) => \angle_cmp_carry__2_i_3_n_0\,
      S(0) => \angle_cmp_carry__2_i_4_n_0\
    );
\angle_cmp_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[15]\,
      O => \angle_cmp_carry__2_i_1_n_0\
    );
\angle_cmp_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[14]\,
      O => \angle_cmp_carry__2_i_2_n_0\
    );
\angle_cmp_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[13]\,
      O => \angle_cmp_carry__2_i_3_n_0\
    );
\angle_cmp_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[12]\,
      O => \angle_cmp_carry__2_i_4_n_0\
    );
\angle_cmp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_cmp_carry__2_n_0\,
      CO(3) => \angle_cmp_carry__3_n_0\,
      CO(2) => \angle_cmp_carry__3_n_1\,
      CO(1) => \angle_cmp_carry__3_n_2\,
      CO(0) => \angle_cmp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => angle_cmp(19 downto 16),
      S(3) => \angle_cmp_carry__3_i_1_n_0\,
      S(2) => \angle_cmp_carry__3_i_2_n_0\,
      S(1) => \angle_cmp_carry__3_i_3_n_0\,
      S(0) => \angle_cmp_carry__3_i_4_n_0\
    );
\angle_cmp_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[19]\,
      O => \angle_cmp_carry__3_i_1_n_0\
    );
\angle_cmp_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[18]\,
      O => \angle_cmp_carry__3_i_2_n_0\
    );
\angle_cmp_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[17]\,
      O => \angle_cmp_carry__3_i_3_n_0\
    );
\angle_cmp_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[16]\,
      O => \angle_cmp_carry__3_i_4_n_0\
    );
\angle_cmp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_cmp_carry__3_n_0\,
      CO(3) => \angle_cmp_carry__4_n_0\,
      CO(2) => \angle_cmp_carry__4_n_1\,
      CO(1) => \angle_cmp_carry__4_n_2\,
      CO(0) => \angle_cmp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => angle_cmp(23 downto 20),
      S(3) => \angle_cmp_carry__4_i_1_n_0\,
      S(2) => \angle_cmp_carry__4_i_2_n_0\,
      S(1) => \angle_cmp_carry__4_i_3_n_0\,
      S(0) => \angle_cmp_carry__4_i_4_n_0\
    );
\angle_cmp_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[23]\,
      O => \angle_cmp_carry__4_i_1_n_0\
    );
\angle_cmp_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[22]\,
      O => \angle_cmp_carry__4_i_2_n_0\
    );
\angle_cmp_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[21]\,
      O => \angle_cmp_carry__4_i_3_n_0\
    );
\angle_cmp_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[20]\,
      O => \angle_cmp_carry__4_i_4_n_0\
    );
\angle_cmp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_cmp_carry__4_n_0\,
      CO(3) => \angle_cmp_carry__5_n_0\,
      CO(2) => \angle_cmp_carry__5_n_1\,
      CO(1) => \angle_cmp_carry__5_n_2\,
      CO(0) => \angle_cmp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => angle_cmp(27 downto 24),
      S(3) => \angle_cmp_carry__5_i_1_n_0\,
      S(2) => \angle_cmp_carry__5_i_2_n_0\,
      S(1) => \angle_cmp_carry__5_i_3_n_0\,
      S(0) => \angle_cmp_carry__5_i_4_n_0\
    );
\angle_cmp_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[27]\,
      O => \angle_cmp_carry__5_i_1_n_0\
    );
\angle_cmp_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[26]\,
      O => \angle_cmp_carry__5_i_2_n_0\
    );
\angle_cmp_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[25]\,
      O => \angle_cmp_carry__5_i_3_n_0\
    );
\angle_cmp_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[24]\,
      O => \angle_cmp_carry__5_i_4_n_0\
    );
\angle_cmp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_cmp_carry__5_n_0\,
      CO(3) => \NLW_angle_cmp_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \angle_cmp_carry__6_n_1\,
      CO(1) => \angle_cmp_carry__6_n_2\,
      CO(0) => \angle_cmp_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => angle_cmp(31 downto 28),
      S(3) => \angle_cmp_carry__6_i_1_n_0\,
      S(2) => \angle_cmp_carry__6_i_2_n_0\,
      S(1) => \angle_cmp_carry__6_i_3_n_0\,
      S(0) => \angle_cmp_carry__6_i_4_n_0\
    );
\angle_cmp_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[31]\,
      O => \angle_cmp_carry__6_i_1_n_0\
    );
\angle_cmp_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[30]\,
      O => \angle_cmp_carry__6_i_2_n_0\
    );
\angle_cmp_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[29]\,
      O => \angle_cmp_carry__6_i_3_n_0\
    );
\angle_cmp_carry__6_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[28]\,
      O => \angle_cmp_carry__6_i_4_n_0\
    );
angle_cmp_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[3]\,
      O => angle_cmp_carry_i_1_n_0
    );
angle_cmp_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[2]\,
      O => angle_cmp_carry_i_2_n_0
    );
angle_cmp_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[1]\,
      O => angle_cmp_carry_i_3_n_0
    );
\angle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[0]_i_1_n_0\,
      Q => \acl_axis_norm_reg[15]\(0),
      R => rst
    );
\angle_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[10]_i_1_n_0\,
      Q => \acl_axis_norm_reg[15]\(10),
      R => rst
    );
\angle_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[11]_i_1_n_0\,
      Q => \acl_axis_norm_reg[15]\(11),
      R => rst
    );
\angle_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[12]_i_1_n_0\,
      Q => \acl_axis_norm_reg[15]\(12),
      R => rst
    );
\angle_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_reg[8]_i_2_n_0\,
      CO(3) => \angle_reg[12]_i_2_n_0\,
      CO(2) => \angle_reg[12]_i_2_n_1\,
      CO(1) => \angle_reg[12]_i_2_n_2\,
      CO(0) => \angle_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => angle1(12 downto 9),
      S(3) => \angle[12]_i_3_n_0\,
      S(2) => \angle[12]_i_4_n_0\,
      S(1) => \angle[12]_i_5_n_0\,
      S(0) => \angle[12]_i_6_n_0\
    );
\angle_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[13]_i_1_n_0\,
      Q => \acl_axis_norm_reg[15]\(13),
      R => rst
    );
\angle_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[14]_i_1_n_0\,
      Q => \acl_axis_norm_reg[15]\(14),
      R => rst
    );
\angle_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[15]_i_1_n_0\,
      Q => \acl_axis_norm_reg[15]\(15),
      R => rst
    );
\angle_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_angle_reg[15]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \angle_reg[15]_i_2_n_2\,
      CO(0) => \angle_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_angle_reg[15]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => angle1(15 downto 13),
      S(3) => '0',
      S(2) => \angle[15]_i_3_n_0\,
      S(1) => \angle[15]_i_4_n_0\,
      S(0) => \angle[15]_i_5_n_0\
    );
\angle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[1]_i_1_n_0\,
      Q => \acl_axis_norm_reg[15]\(1),
      R => rst
    );
\angle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[2]_i_1_n_0\,
      Q => \acl_axis_norm_reg[15]\(2),
      R => rst
    );
\angle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[3]_i_1_n_0\,
      Q => \acl_axis_norm_reg[15]\(3),
      R => rst
    );
\angle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[4]_i_1_n_0\,
      Q => \acl_axis_norm_reg[15]\(4),
      R => rst
    );
\angle_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_reg[4]_i_2_n_0\,
      CO(2) => \angle_reg[4]_i_2_n_1\,
      CO(1) => \angle_reg[4]_i_2_n_2\,
      CO(0) => \angle_reg[4]_i_2_n_3\,
      CYINIT => \angle[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => angle1(4 downto 1),
      S(3) => \angle[4]_i_4_n_0\,
      S(2) => \angle[4]_i_5_n_0\,
      S(1) => \angle[4]_i_6_n_0\,
      S(0) => \angle[4]_i_7_n_0\
    );
\angle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[5]_i_1_n_0\,
      Q => \acl_axis_norm_reg[15]\(5),
      R => rst
    );
\angle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[6]_i_1_n_0\,
      Q => \acl_axis_norm_reg[15]\(6),
      R => rst
    );
\angle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[7]_i_1_n_0\,
      Q => \acl_axis_norm_reg[15]\(7),
      R => rst
    );
\angle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[8]_i_1_n_0\,
      Q => \acl_axis_norm_reg[15]\(8),
      R => rst
    );
\angle_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_reg[4]_i_2_n_0\,
      CO(3) => \angle_reg[8]_i_2_n_0\,
      CO(2) => \angle_reg[8]_i_2_n_1\,
      CO(1) => \angle_reg[8]_i_2_n_2\,
      CO(0) => \angle_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => angle1(8 downto 5),
      S(3) => \angle[8]_i_3_n_0\,
      S(2) => \angle[8]_i_4_n_0\,
      S(1) => \angle[8]_i_5_n_0\,
      S(0) => \angle[8]_i_6_n_0\
    );
\angle_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[9]_i_1_n_0\,
      Q => \acl_axis_norm_reg[15]\(9),
      R => rst
    );
done_atan0_latch_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003A"
    )
        port map (
      I0 => \^done_atan0\,
      I1 => done_atan1_latch,
      I2 => done_atan0_latch,
      I3 => rst,
      O => done_atan0_latch_reg
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_STATE_reg[0]_1\,
      Q => \^done_atan0\,
      R => rst
    );
en2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => en2_carry_n_0,
      CO(2) => en2_carry_n_1,
      CO(1) => en2_carry_n_2,
      CO(0) => en2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_en2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => en2_carry_i_1_n_0,
      S(2) => en2_carry_i_2_n_0,
      S(1) => en2_carry_i_3_n_0,
      S(0) => en2_carry_i_4_n_0
    );
\en2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => en2_carry_n_0,
      CO(3) => \en2_carry__0_n_0\,
      CO(2) => \en2_carry__0_n_1\,
      CO(1) => \en2_carry__0_n_2\,
      CO(0) => \en2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_en2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \en2_carry__0_i_1_n_0\,
      S(2) => \en2_carry__0_i_2_n_0\,
      S(1) => \en2_carry__0_i_3_n_0\,
      S(0) => \en2_carry__0_i_4_n_0\
    );
\en2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \y_reg_n_0_[21]\,
      I1 => \y_reg_n_0_[22]\,
      I2 => \y_reg_n_0_[23]\,
      O => \en2_carry__0_i_1_n_0\
    );
\en2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \y_reg_n_0_[19]\,
      I1 => \y_reg_n_0_[20]\,
      I2 => \y_reg_n_0_[18]\,
      O => \en2_carry__0_i_2_n_0\
    );
\en2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \y_reg_n_0_[15]\,
      I1 => \y_reg_n_0_[16]\,
      I2 => \y_reg_n_0_[17]\,
      O => \en2_carry__0_i_3_n_0\
    );
\en2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \y_reg_n_0_[13]\,
      I1 => \y_reg_n_0_[14]\,
      I2 => \y_reg_n_0_[12]\,
      O => \en2_carry__0_i_4_n_0\
    );
\en2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \en2_carry__0_n_0\,
      CO(3) => \NLW_en2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \en2_carry__1_n_1\,
      CO(1) => \en2_carry__1_n_2\,
      CO(0) => \en2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_en2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \en2_carry__1_i_1_n_0\,
      S(1) => \en2_carry__1_i_2_n_0\,
      S(0) => \en2_carry__1_i_3_n_0\
    );
\en2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_n_0_[30]\,
      I1 => \in\,
      O => \en2_carry__1_i_1_n_0\
    );
\en2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \y_reg_n_0_[27]\,
      I1 => \y_reg_n_0_[28]\,
      I2 => \y_reg_n_0_[29]\,
      O => \en2_carry__1_i_2_n_0\
    );
\en2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \y_reg_n_0_[25]\,
      I1 => \y_reg_n_0_[26]\,
      I2 => \y_reg_n_0_[24]\,
      O => \en2_carry__1_i_3_n_0\
    );
en2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \y_reg_n_0_[9]\,
      I1 => \y_reg_n_0_[10]\,
      I2 => \y_reg_n_0_[11]\,
      O => en2_carry_i_1_n_0
    );
en2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \y_reg_n_0_[6]\,
      I1 => \y_reg_n_0_[8]\,
      I2 => \y_reg_n_0_[7]\,
      O => en2_carry_i_2_n_0
    );
en2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \y_reg_n_0_[3]\,
      I1 => \y_reg_n_0_[4]\,
      I2 => \y_reg_n_0_[5]\,
      O => en2_carry_i_3_n_0
    );
en2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \y_reg_n_0_[1]\,
      I1 => \y_reg_n_0_[2]\,
      I2 => \y_reg_n_0_[0]\,
      O => en2_carry_i_4_n_0
    );
en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_STATE_reg[0]_0\,
      Q => \^x_reg[0]_0\,
      R => rst
    );
\iterations[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \iterations_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\iterations[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \iterations_reg__0\(0),
      I1 => \iterations_reg__0\(1),
      O => \p_0_in__1\(1)
    );
\iterations[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \iterations_reg__0\(2),
      I1 => \iterations_reg__0\(0),
      I2 => \iterations_reg__0\(1),
      O => \p_0_in__1\(2)
    );
\iterations[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \iterations_reg__0\(1),
      I1 => \iterations_reg__0\(0),
      I2 => \iterations_reg__0\(2),
      I3 => \iterations_reg__0\(3),
      O => \p_0_in__1\(3)
    );
\iterations[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \iterations_reg__0\(4),
      I1 => \iterations_reg__0\(1),
      I2 => \iterations_reg__0\(0),
      I3 => \iterations_reg__0\(2),
      I4 => \iterations_reg__0\(3),
      O => \p_0_in__1\(4)
    );
\iterations_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => \iterations_reg__0\(0),
      R => iterations
    );
\iterations_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => \iterations_reg__0\(1),
      R => iterations
    );
\iterations_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => \iterations_reg__0\(2),
      R => iterations
    );
\iterations_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => \iterations_reg__0\(3),
      R => iterations
    );
\iterations_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => \iterations_reg__0\(4),
      R => iterations
    );
load_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => start_atan0_reg,
      Q => \^x_reg[0]_1\,
      R => rst
    );
\resolution_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inc,
      D => \resolution_rep[0]_i_1_n_0\,
      Q => \resolution_reg__0\(0),
      R => iterations
    );
\resolution_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inc,
      D => \resolution_rep[1]_i_1_n_0\,
      Q => \resolution_reg__0\(1),
      R => iterations
    );
\resolution_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inc,
      D => \resolution_rep[2]_i_1__0_n_0\,
      Q => \resolution_reg__0\(2),
      R => iterations
    );
\resolution_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inc,
      D => \resolution_rep[3]_i_3__0_n_0\,
      Q => \resolution_reg__0\(3),
      R => iterations
    );
\resolution_reg_rep[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inc,
      D => \resolution_rep[0]_i_1_n_0\,
      Q => resolution(0),
      R => iterations
    );
\resolution_reg_rep[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inc,
      D => \resolution_rep[1]_i_1_n_0\,
      Q => resolution(1),
      R => iterations
    );
\resolution_reg_rep[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inc,
      D => \resolution_rep[2]_i_1__0_n_0\,
      Q => resolution(2),
      R => iterations
    );
\resolution_reg_rep[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inc,
      D => \resolution_rep[3]_i_3__0_n_0\,
      Q => resolution(3),
      R => iterations
    );
\resolution_rep[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \resolution_reg__0\(0),
      O => \resolution_rep[0]_i_1_n_0\
    );
\resolution_rep[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \resolution_reg__0\(0),
      I1 => \resolution_reg__0\(1),
      O => \resolution_rep[1]_i_1_n_0\
    );
\resolution_rep[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \resolution_reg__0\(2),
      I1 => \resolution_reg__0\(1),
      I2 => \resolution_reg__0\(0),
      O => \resolution_rep[2]_i_1__0_n_0\
    );
\resolution_rep[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rst,
      I1 => \^x_reg[0]_0\,
      O => iterations
    );
\resolution_rep[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => sign_prev,
      O => inc
    );
\resolution_rep[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \resolution_reg__0\(1),
      I1 => \resolution_reg__0\(0),
      I2 => \resolution_reg__0\(2),
      I3 => \resolution_reg__0\(3),
      O => \resolution_rep[3]_i_3__0_n_0\
    );
sign_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in\,
      Q => sign_prev,
      R => rst
    );
\x[10]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[10]_i_12_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[10]_i_14_n_0\,
      O => \x[10]_i_10_n_0\
    );
\x[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[22]\,
      I1 => \y_reg_n_0_[14]\,
      I2 => \resolution_reg__0\(2),
      I3 => \y_reg_n_0_[18]\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[10]\,
      O => \x[10]_i_11_n_0\
    );
\x[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[21]\,
      I1 => \y_reg_n_0_[13]\,
      I2 => \resolution_reg__0\(2),
      I3 => \y_reg_n_0_[17]\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[9]\,
      O => \x[10]_i_12_n_0\
    );
\x[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[20]\,
      I1 => \y_reg_n_0_[12]\,
      I2 => \resolution_reg__0\(2),
      I3 => \y_reg_n_0_[16]\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[8]\,
      O => \x[10]_i_13_n_0\
    );
\x[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[19]\,
      I1 => \y_reg_n_0_[11]\,
      I2 => \resolution_reg__0\(2),
      I3 => \y_reg_n_0_[15]\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[7]\,
      O => \x[10]_i_14_n_0\
    );
\x[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[10]\,
      I1 => \x[14]_i_10_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[10]_i_7_n_0\,
      I4 => \in\,
      O => \x[10]_i_3_n_0\
    );
\x[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[9]\,
      I1 => \x[10]_i_7_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[10]_i_8_n_0\,
      I4 => \in\,
      O => \x[10]_i_4_n_0\
    );
\x[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[8]\,
      I1 => \x[10]_i_8_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[10]_i_9_n_0\,
      I4 => \in\,
      O => \x[10]_i_5_n_0\
    );
\x[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[7]\,
      I1 => \x[10]_i_9_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[10]_i_10_n_0\,
      I4 => \in\,
      O => \x[10]_i_6_n_0\
    );
\x[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[14]_i_13_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[10]_i_11_n_0\,
      O => \x[10]_i_7_n_0\
    );
\x[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[14]_i_14_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[10]_i_12_n_0\,
      O => \x[10]_i_8_n_0\
    );
\x[10]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[10]_i_11_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[10]_i_13_n_0\,
      O => \x[10]_i_9_n_0\
    );
\x[14]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[14]_i_12_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[14]_i_14_n_0\,
      O => \x[14]_i_10_n_0\
    );
\x[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[26]\,
      I1 => \y_reg_n_0_[18]\,
      I2 => \resolution_reg__0\(2),
      I3 => \y_reg_n_0_[22]\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[14]\,
      O => \x[14]_i_11_n_0\
    );
\x[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[25]\,
      I1 => \y_reg_n_0_[17]\,
      I2 => \resolution_reg__0\(2),
      I3 => \y_reg_n_0_[21]\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[13]\,
      O => \x[14]_i_12_n_0\
    );
\x[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[24]\,
      I1 => \y_reg_n_0_[16]\,
      I2 => \resolution_reg__0\(2),
      I3 => \y_reg_n_0_[20]\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[12]\,
      O => \x[14]_i_13_n_0\
    );
\x[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[23]\,
      I1 => \y_reg_n_0_[15]\,
      I2 => \resolution_reg__0\(2),
      I3 => \y_reg_n_0_[19]\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[11]\,
      O => \x[14]_i_14_n_0\
    );
\x[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[14]\,
      I1 => \x[18]_i_10_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[14]_i_7_n_0\,
      I4 => \in\,
      O => \x[14]_i_3_n_0\
    );
\x[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[13]\,
      I1 => \x[14]_i_7_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[14]_i_8_n_0\,
      I4 => \in\,
      O => \x[14]_i_4_n_0\
    );
\x[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[12]\,
      I1 => \x[14]_i_8_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[14]_i_9_n_0\,
      I4 => \in\,
      O => \x[14]_i_5_n_0\
    );
\x[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[11]\,
      I1 => \x[14]_i_9_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[14]_i_10_n_0\,
      I4 => \in\,
      O => \x[14]_i_6_n_0\
    );
\x[14]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[18]_i_13_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[14]_i_11_n_0\,
      O => \x[14]_i_7_n_0\
    );
\x[14]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[18]_i_14_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[14]_i_12_n_0\,
      O => \x[14]_i_8_n_0\
    );
\x[14]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[14]_i_11_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[14]_i_13_n_0\,
      O => \x[14]_i_9_n_0\
    );
\x[18]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[18]_i_12_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[18]_i_14_n_0\,
      O => \x[18]_i_10_n_0\
    );
\x[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[30]\,
      I1 => \y_reg_n_0_[22]\,
      I2 => \resolution_reg__0\(2),
      I3 => \y_reg_n_0_[26]\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[18]\,
      O => \x[18]_i_11_n_0\
    );
\x[18]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[29]\,
      I1 => \y_reg_n_0_[21]\,
      I2 => \resolution_reg__0\(2),
      I3 => \y_reg_n_0_[25]\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[17]\,
      O => \x[18]_i_12_n_0\
    );
\x[18]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[28]\,
      I1 => \y_reg_n_0_[20]\,
      I2 => \resolution_reg__0\(2),
      I3 => \y_reg_n_0_[24]\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[16]\,
      O => \x[18]_i_13_n_0\
    );
\x[18]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[27]\,
      I1 => \y_reg_n_0_[19]\,
      I2 => \resolution_reg__0\(2),
      I3 => \y_reg_n_0_[23]\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[15]\,
      O => \x[18]_i_14_n_0\
    );
\x[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[18]\,
      I1 => \x[22]_i_10_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[18]_i_7_n_0\,
      I4 => \in\,
      O => \x[18]_i_3_n_0\
    );
\x[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[17]\,
      I1 => \x[18]_i_7_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[18]_i_8_n_0\,
      I4 => \in\,
      O => \x[18]_i_4_n_0\
    );
\x[18]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[16]\,
      I1 => \x[18]_i_8_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[18]_i_9_n_0\,
      I4 => \in\,
      O => \x[18]_i_5_n_0\
    );
\x[18]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[15]\,
      I1 => \x[18]_i_9_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[18]_i_10_n_0\,
      I4 => \in\,
      O => \x[18]_i_6_n_0\
    );
\x[18]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[22]_i_13_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[18]_i_11_n_0\,
      O => \x[18]_i_7_n_0\
    );
\x[18]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[22]_i_14_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[18]_i_12_n_0\,
      O => \x[18]_i_8_n_0\
    );
\x[18]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[18]_i_11_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[18]_i_13_n_0\,
      O => \x[18]_i_9_n_0\
    );
\x[22]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[22]_i_12_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[22]_i_14_n_0\,
      O => \x[22]_i_10_n_0\
    );
\x[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \in\,
      I1 => \y_reg_n_0_[26]\,
      I2 => \resolution_reg__0\(2),
      I3 => \y_reg_n_0_[30]\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[22]\,
      O => \x[22]_i_11_n_0\
    );
\x[22]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \in\,
      I1 => \y_reg_n_0_[25]\,
      I2 => \resolution_reg__0\(2),
      I3 => \y_reg_n_0_[29]\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[21]\,
      O => \x[22]_i_12_n_0\
    );
\x[22]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \in\,
      I1 => \y_reg_n_0_[24]\,
      I2 => \resolution_reg__0\(2),
      I3 => \y_reg_n_0_[28]\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[20]\,
      O => \x[22]_i_13_n_0\
    );
\x[22]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \in\,
      I1 => \y_reg_n_0_[23]\,
      I2 => \resolution_reg__0\(2),
      I3 => \y_reg_n_0_[27]\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[19]\,
      O => \x[22]_i_14_n_0\
    );
\x[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[22]\,
      I1 => \x[26]_i_10_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[22]_i_7_n_0\,
      I4 => \in\,
      O => \x[22]_i_3_n_0\
    );
\x[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[21]\,
      I1 => \x[22]_i_7_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[22]_i_8_n_0\,
      I4 => \in\,
      O => \x[22]_i_4_n_0\
    );
\x[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[20]\,
      I1 => \x[22]_i_8_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[22]_i_9_n_0\,
      I4 => \in\,
      O => \x[22]_i_5_n_0\
    );
\x[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[19]\,
      I1 => \x[22]_i_9_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[22]_i_10_n_0\,
      I4 => \in\,
      O => \x[22]_i_6_n_0\
    );
\x[22]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[26]_i_13_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[22]_i_11_n_0\,
      O => \x[22]_i_7_n_0\
    );
\x[22]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[26]_i_14_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[22]_i_12_n_0\,
      O => \x[22]_i_8_n_0\
    );
\x[22]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[22]_i_11_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[22]_i_13_n_0\,
      O => \x[22]_i_9_n_0\
    );
\x[26]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[26]_i_12_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[26]_i_14_n_0\,
      O => \x[26]_i_10_n_0\
    );
\x[26]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \y_reg_n_0_[30]\,
      I1 => \resolution_reg__0\(2),
      I2 => \in\,
      I3 => \resolution_reg__0\(3),
      I4 => \y_reg_n_0_[26]\,
      O => \x[26]_i_11_n_0\
    );
\x[26]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \y_reg_n_0_[29]\,
      I1 => \resolution_reg__0\(2),
      I2 => \in\,
      I3 => \resolution_reg__0\(3),
      I4 => \y_reg_n_0_[25]\,
      O => \x[26]_i_12_n_0\
    );
\x[26]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \y_reg_n_0_[28]\,
      I1 => \resolution_reg__0\(2),
      I2 => \in\,
      I3 => \resolution_reg__0\(3),
      I4 => \y_reg_n_0_[24]\,
      O => \x[26]_i_13_n_0\
    );
\x[26]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \y_reg_n_0_[27]\,
      I1 => \resolution_reg__0\(2),
      I2 => \in\,
      I3 => \resolution_reg__0\(3),
      I4 => \y_reg_n_0_[23]\,
      O => \x[26]_i_14_n_0\
    );
\x[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[26]\,
      I1 => \x[30]_i_11_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[26]_i_7_n_0\,
      I4 => \in\,
      O => \x[26]_i_3_n_0\
    );
\x[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[25]\,
      I1 => \x[26]_i_7_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[26]_i_8_n_0\,
      I4 => \in\,
      O => \x[26]_i_4_n_0\
    );
\x[26]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[24]\,
      I1 => \x[26]_i_8_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[26]_i_9_n_0\,
      I4 => \in\,
      O => \x[26]_i_5_n_0\
    );
\x[26]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[23]\,
      I1 => \x[26]_i_9_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[26]_i_10_n_0\,
      I4 => \in\,
      O => \x[26]_i_6_n_0\
    );
\x[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \resolution_reg__0\(2),
      I1 => \in\,
      I2 => \resolution_reg__0\(3),
      I3 => \y_reg_n_0_[28]\,
      I4 => \resolution_reg__0\(1),
      I5 => \x[26]_i_11_n_0\,
      O => \x[26]_i_7_n_0\
    );
\x[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \resolution_reg__0\(2),
      I1 => \in\,
      I2 => \resolution_reg__0\(3),
      I3 => \y_reg_n_0_[27]\,
      I4 => \resolution_reg__0\(1),
      I5 => \x[26]_i_12_n_0\,
      O => \x[26]_i_8_n_0\
    );
\x[26]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[26]_i_11_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[26]_i_13_n_0\,
      O => \x[26]_i_9_n_0\
    );
\x[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[13]\,
      I1 => \y_reg_n_0_[5]\,
      I2 => \resolution_reg__0\(2),
      I3 => \y_reg_n_0_[9]\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[1]\,
      O => \x[2]_i_10_n_0\
    );
\x[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[12]\,
      I1 => \y_reg_n_0_[4]\,
      I2 => \resolution_reg__0\(2),
      I3 => \y_reg_n_0_[8]\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[0]\,
      O => \x[2]_i_11_n_0\
    );
\x[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[2]\,
      I1 => \x[6]_i_10_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[2]_i_6_n_0\,
      I4 => \in\,
      O => \x[2]_i_3_n_0\
    );
\x[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[1]\,
      I1 => \x[2]_i_6_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[2]_i_7_n_0\,
      I4 => \in\,
      O => \x[2]_i_4_n_0\
    );
\x[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[0]\,
      I1 => \x[2]_i_7_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[2]_i_8_n_0\,
      I4 => \in\,
      O => \x[2]_i_5_n_0\
    );
\x[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[6]_i_13_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[2]_i_9_n_0\,
      O => \x[2]_i_6_n_0\
    );
\x[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[6]_i_14_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[2]_i_10_n_0\,
      O => \x[2]_i_7_n_0\
    );
\x[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[2]_i_9_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[2]_i_11_n_0\,
      O => \x[2]_i_8_n_0\
    );
\x[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[14]\,
      I1 => \y_reg_n_0_[6]\,
      I2 => \resolution_reg__0\(2),
      I3 => \y_reg_n_0_[10]\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[2]\,
      O => \x[2]_i_9_n_0\
    );
\x[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \y_reg_n_0_[30]\,
      I1 => \resolution_reg__0\(1),
      I2 => \resolution_reg__0\(2),
      I3 => \in\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[28]\,
      O => \x[30]_i_10_n_0\
    );
\x[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \y_reg_n_0_[29]\,
      I1 => \resolution_reg__0\(1),
      I2 => \resolution_reg__0\(2),
      I3 => \in\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[27]\,
      O => \x[30]_i_11_n_0\
    );
\x[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9AAA6"
    )
        port map (
      I0 => \x_reg_n_0_[30]\,
      I1 => \in\,
      I2 => \resolution_reg__0\(0),
      I3 => \resolution_reg__0\(1),
      I4 => \x[30]_i_7_n_0\,
      O => \x[30]_i_3_n_0\
    );
\x[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[29]\,
      I1 => \x[30]_i_8_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[30]_i_9_n_0\,
      I4 => \in\,
      O => \x[30]_i_4_n_0\
    );
\x[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[28]\,
      I1 => \x[30]_i_9_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[30]_i_10_n_0\,
      I4 => \in\,
      O => \x[30]_i_5_n_0\
    );
\x[30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[27]\,
      I1 => \x[30]_i_10_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[30]_i_11_n_0\,
      I4 => \in\,
      O => \x[30]_i_6_n_0\
    );
\x[30]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \resolution_reg__0\(2),
      I1 => \in\,
      I2 => \resolution_reg__0\(3),
      I3 => \y_reg_n_0_[30]\,
      O => \x[30]_i_7_n_0\
    );
\x[30]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \resolution_reg__0\(1),
      I1 => \resolution_reg__0\(2),
      I2 => \in\,
      I3 => \resolution_reg__0\(3),
      I4 => \y_reg_n_0_[30]\,
      O => \x[30]_i_8_n_0\
    );
\x[30]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \resolution_reg__0\(1),
      I1 => \resolution_reg__0\(2),
      I2 => \in\,
      I3 => \resolution_reg__0\(3),
      I4 => \y_reg_n_0_[29]\,
      O => \x[30]_i_9_n_0\
    );
\x[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAA8AA"
    )
        port map (
      I0 => \^x_reg[0]_0\,
      I1 => \x[31]_i_3_n_0\,
      I2 => \x[31]_i_4_n_0\,
      I3 => \x[31]_i_5_n_0\,
      I4 => \x[31]_i_6_n_0\,
      I5 => \^x_reg[0]_1\,
      O => \x[31]_i_1_n_0\
    );
\x[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \in\,
      I1 => \y_reg_n_0_[30]\,
      O => \x[31]_i_10_n_0\
    );
\x[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \y_reg_n_0_[29]\,
      I1 => \y_reg_n_0_[28]\,
      O => \x[31]_i_11_n_0\
    );
\x[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \y_reg_n_0_[4]\,
      I1 => \y_reg_n_0_[5]\,
      I2 => \y_reg_n_0_[6]\,
      I3 => \y_reg_n_0_[7]\,
      O => \x[31]_i_12_n_0\
    );
\x[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \y_reg_n_0_[12]\,
      I1 => \y_reg_n_0_[13]\,
      I2 => \y_reg_n_0_[14]\,
      I3 => \y_reg_n_0_[15]\,
      O => \x[31]_i_13_n_0\
    );
\x[31]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \x_reg_n_0_[31]\,
      O => \x[31]_i_17_n_0\
    );
\x[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \y_reg_n_0_[19]\,
      I1 => \y_reg_n_0_[18]\,
      I2 => \y_reg_n_0_[17]\,
      I3 => \y_reg_n_0_[16]\,
      I4 => \x[31]_i_9_n_0\,
      O => \x[31]_i_3_n_0\
    );
\x[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \y_reg_n_0_[27]\,
      I1 => \y_reg_n_0_[26]\,
      I2 => \y_reg_n_0_[25]\,
      I3 => \y_reg_n_0_[24]\,
      I4 => \x[31]_i_10_n_0\,
      I5 => \x[31]_i_11_n_0\,
      O => \x[31]_i_4_n_0\
    );
\x[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \y_reg_n_0_[3]\,
      I1 => \y_reg_n_0_[2]\,
      I2 => \y_reg_n_0_[1]\,
      I3 => \y_reg_n_0_[0]\,
      I4 => \x[31]_i_12_n_0\,
      O => \x[31]_i_5_n_0\
    );
\x[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \y_reg_n_0_[9]\,
      I1 => \y_reg_n_0_[8]\,
      I2 => \y_reg_n_0_[11]\,
      I3 => \y_reg_n_0_[10]\,
      I4 => \x[31]_i_13_n_0\,
      O => \x[31]_i_6_n_0\
    );
\x[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \y_reg_n_0_[22]\,
      I1 => \y_reg_n_0_[23]\,
      I2 => \y_reg_n_0_[20]\,
      I3 => \y_reg_n_0_[21]\,
      O => \x[31]_i_9_n_0\
    );
\x[6]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[6]_i_12_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[6]_i_14_n_0\,
      O => \x[6]_i_10_n_0\
    );
\x[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[18]\,
      I1 => \y_reg_n_0_[10]\,
      I2 => \resolution_reg__0\(2),
      I3 => \y_reg_n_0_[14]\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[6]\,
      O => \x[6]_i_11_n_0\
    );
\x[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[17]\,
      I1 => \y_reg_n_0_[9]\,
      I2 => \resolution_reg__0\(2),
      I3 => \y_reg_n_0_[13]\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[5]\,
      O => \x[6]_i_12_n_0\
    );
\x[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[16]\,
      I1 => \y_reg_n_0_[8]\,
      I2 => \resolution_reg__0\(2),
      I3 => \y_reg_n_0_[12]\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[4]\,
      O => \x[6]_i_13_n_0\
    );
\x[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[15]\,
      I1 => \y_reg_n_0_[7]\,
      I2 => \resolution_reg__0\(2),
      I3 => \y_reg_n_0_[11]\,
      I4 => \resolution_reg__0\(3),
      I5 => \y_reg_n_0_[3]\,
      O => \x[6]_i_14_n_0\
    );
\x[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[6]\,
      I1 => \x[10]_i_10_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[6]_i_7_n_0\,
      I4 => \in\,
      O => \x[6]_i_3_n_0\
    );
\x[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[5]\,
      I1 => \x[6]_i_7_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[6]_i_8_n_0\,
      I4 => \in\,
      O => \x[6]_i_4_n_0\
    );
\x[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[4]\,
      I1 => \x[6]_i_8_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[6]_i_9_n_0\,
      I4 => \in\,
      O => \x[6]_i_5_n_0\
    );
\x[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[3]\,
      I1 => \x[6]_i_9_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \x[6]_i_10_n_0\,
      I4 => \in\,
      O => \x[6]_i_6_n_0\
    );
\x[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[10]_i_13_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[6]_i_11_n_0\,
      O => \x[6]_i_7_n_0\
    );
\x[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[10]_i_14_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[6]_i_12_n_0\,
      O => \x[6]_i_8_n_0\
    );
\x[6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[6]_i_11_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \x[6]_i_13_n_0\,
      O => \x[6]_i_9_n_0\
    );
\x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(0),
      Q => \x_reg_n_0_[0]\,
      R => rst
    );
\x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(10),
      Q => \x_reg_n_0_[10]\,
      R => rst
    );
\x_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[6]_i_2_n_0\,
      CO(3) => \x_reg[10]_i_2_n_0\,
      CO(2) => \x_reg[10]_i_2_n_1\,
      CO(1) => \x_reg[10]_i_2_n_2\,
      CO(0) => \x_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \x_reg_n_0_[10]\,
      DI(2) => \x_reg_n_0_[9]\,
      DI(1) => \x_reg_n_0_[8]\,
      DI(0) => \x_reg_n_0_[7]\,
      O(3 downto 0) => \x_reg[10]_0\(3 downto 0),
      S(3) => \x[10]_i_3_n_0\,
      S(2) => \x[10]_i_4_n_0\,
      S(1) => \x[10]_i_5_n_0\,
      S(0) => \x[10]_i_6_n_0\
    );
\x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(11),
      Q => \x_reg_n_0_[11]\,
      R => rst
    );
\x_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(12),
      Q => \x_reg_n_0_[12]\,
      R => rst
    );
\x_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(13),
      Q => \x_reg_n_0_[13]\,
      R => rst
    );
\x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(14),
      Q => \x_reg_n_0_[14]\,
      R => rst
    );
\x_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[10]_i_2_n_0\,
      CO(3) => \x_reg[14]_i_2_n_0\,
      CO(2) => \x_reg[14]_i_2_n_1\,
      CO(1) => \x_reg[14]_i_2_n_2\,
      CO(0) => \x_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \x_reg_n_0_[14]\,
      DI(2) => \x_reg_n_0_[13]\,
      DI(1) => \x_reg_n_0_[12]\,
      DI(0) => \x_reg_n_0_[11]\,
      O(3 downto 0) => \x_reg[14]_0\(3 downto 0),
      S(3) => \x[14]_i_3_n_0\,
      S(2) => \x[14]_i_4_n_0\,
      S(1) => \x[14]_i_5_n_0\,
      S(0) => \x[14]_i_6_n_0\
    );
\x_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(15),
      Q => \x_reg_n_0_[15]\,
      R => rst
    );
\x_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(16),
      Q => \x_reg_n_0_[16]\,
      R => rst
    );
\x_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(17),
      Q => \x_reg_n_0_[17]\,
      R => rst
    );
\x_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(18),
      Q => \x_reg_n_0_[18]\,
      R => rst
    );
\x_reg[18]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[14]_i_2_n_0\,
      CO(3) => \x_reg[18]_i_2_n_0\,
      CO(2) => \x_reg[18]_i_2_n_1\,
      CO(1) => \x_reg[18]_i_2_n_2\,
      CO(0) => \x_reg[18]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \x_reg_n_0_[18]\,
      DI(2) => \x_reg_n_0_[17]\,
      DI(1) => \x_reg_n_0_[16]\,
      DI(0) => \x_reg_n_0_[15]\,
      O(3 downto 0) => \x_reg[18]_0\(3 downto 0),
      S(3) => \x[18]_i_3_n_0\,
      S(2) => \x[18]_i_4_n_0\,
      S(1) => \x[18]_i_5_n_0\,
      S(0) => \x[18]_i_6_n_0\
    );
\x_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(19),
      Q => \x_reg_n_0_[19]\,
      R => rst
    );
\x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(1),
      Q => \x_reg_n_0_[1]\,
      R => rst
    );
\x_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(20),
      Q => \x_reg_n_0_[20]\,
      R => rst
    );
\x_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(21),
      Q => \x_reg_n_0_[21]\,
      R => rst
    );
\x_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(22),
      Q => \x_reg_n_0_[22]\,
      R => rst
    );
\x_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[18]_i_2_n_0\,
      CO(3) => \x_reg[22]_i_2_n_0\,
      CO(2) => \x_reg[22]_i_2_n_1\,
      CO(1) => \x_reg[22]_i_2_n_2\,
      CO(0) => \x_reg[22]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \x_reg_n_0_[22]\,
      DI(2) => \x_reg_n_0_[21]\,
      DI(1) => \x_reg_n_0_[20]\,
      DI(0) => \x_reg_n_0_[19]\,
      O(3 downto 0) => \x_reg[22]_0\(3 downto 0),
      S(3) => \x[22]_i_3_n_0\,
      S(2) => \x[22]_i_4_n_0\,
      S(1) => \x[22]_i_5_n_0\,
      S(0) => \x[22]_i_6_n_0\
    );
\x_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(23),
      Q => \x_reg_n_0_[23]\,
      R => rst
    );
\x_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(24),
      Q => \x_reg_n_0_[24]\,
      R => rst
    );
\x_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(25),
      Q => \x_reg_n_0_[25]\,
      R => rst
    );
\x_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(26),
      Q => \x_reg_n_0_[26]\,
      R => rst
    );
\x_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[22]_i_2_n_0\,
      CO(3) => \x_reg[26]_i_2_n_0\,
      CO(2) => \x_reg[26]_i_2_n_1\,
      CO(1) => \x_reg[26]_i_2_n_2\,
      CO(0) => \x_reg[26]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \x_reg_n_0_[26]\,
      DI(2) => \x_reg_n_0_[25]\,
      DI(1) => \x_reg_n_0_[24]\,
      DI(0) => \x_reg_n_0_[23]\,
      O(3 downto 0) => \x_reg[26]_0\(3 downto 0),
      S(3) => \x[26]_i_3_n_0\,
      S(2) => \x[26]_i_4_n_0\,
      S(1) => \x[26]_i_5_n_0\,
      S(0) => \x[26]_i_6_n_0\
    );
\x_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(27),
      Q => \x_reg_n_0_[27]\,
      R => rst
    );
\x_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(28),
      Q => \x_reg_n_0_[28]\,
      R => rst
    );
\x_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(29),
      Q => \x_reg_n_0_[29]\,
      R => rst
    );
\x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(2),
      Q => \x_reg_n_0_[2]\,
      R => rst
    );
\x_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_reg[2]_i_2_n_0\,
      CO(2) => \x_reg[2]_i_2_n_1\,
      CO(1) => \x_reg[2]_i_2_n_2\,
      CO(0) => \x_reg[2]_i_2_n_3\,
      CYINIT => \in\,
      DI(3) => \x_reg_n_0_[2]\,
      DI(2) => \x_reg_n_0_[1]\,
      DI(1) => \x_reg_n_0_[0]\,
      DI(0) => '0',
      O(3 downto 1) => O(2 downto 0),
      O(0) => \NLW_x_reg[2]_i_2_O_UNCONNECTED\(0),
      S(3) => \x[2]_i_3_n_0\,
      S(2) => \x[2]_i_4_n_0\,
      S(1) => \x[2]_i_5_n_0\,
      S(0) => '1'
    );
\x_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(30),
      Q => \x_reg_n_0_[30]\,
      R => rst
    );
\x_reg[30]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[26]_i_2_n_0\,
      CO(3) => \x_reg[30]_i_2_n_0\,
      CO(2) => \x_reg[30]_i_2_n_1\,
      CO(1) => \x_reg[30]_i_2_n_2\,
      CO(0) => \x_reg[30]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \x_reg_n_0_[30]\,
      DI(2) => \x_reg_n_0_[29]\,
      DI(1) => \x_reg_n_0_[28]\,
      DI(0) => \x_reg_n_0_[27]\,
      O(3 downto 0) => \x_reg[30]_0\(3 downto 0),
      S(3) => \x[30]_i_3_n_0\,
      S(2) => \x[30]_i_4_n_0\,
      S(1) => \x[30]_i_5_n_0\,
      S(0) => \x[30]_i_6_n_0\
    );
\x_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(31),
      Q => \x_reg_n_0_[31]\,
      R => rst
    );
\x_reg[31]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[30]_i_2_n_0\,
      CO(3 downto 0) => \NLW_x_reg[31]_i_8_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_x_reg[31]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \x_reg[31]_0\(0),
      S(3 downto 1) => B"000",
      S(0) => \x[31]_i_17_n_0\
    );
\x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(3),
      Q => \x_reg_n_0_[3]\,
      R => rst
    );
\x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(4),
      Q => \x_reg_n_0_[4]\,
      R => rst
    );
\x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(5),
      Q => \x_reg_n_0_[5]\,
      R => rst
    );
\x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(6),
      Q => \x_reg_n_0_[6]\,
      R => rst
    );
\x_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[2]_i_2_n_0\,
      CO(3) => \x_reg[6]_i_2_n_0\,
      CO(2) => \x_reg[6]_i_2_n_1\,
      CO(1) => \x_reg[6]_i_2_n_2\,
      CO(0) => \x_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \x_reg_n_0_[6]\,
      DI(2) => \x_reg_n_0_[5]\,
      DI(1) => \x_reg_n_0_[4]\,
      DI(0) => \x_reg_n_0_[3]\,
      O(3 downto 0) => \x_reg[6]_0\(3 downto 0),
      S(3) => \x[6]_i_3_n_0\,
      S(2) => \x[6]_i_4_n_0\,
      S(1) => \x[6]_i_5_n_0\,
      S(0) => \x[6]_i_6_n_0\
    );
\x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(7),
      Q => \x_reg_n_0_[7]\,
      R => rst
    );
\x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(8),
      Q => \x_reg_n_0_[8]\,
      R => rst
    );
\x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1_n_0\,
      D => D(9),
      Q => \x_reg_n_0_[9]\,
      R => rst
    );
y0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => y0_carry_n_0,
      CO(2) => y0_carry_n_1,
      CO(1) => y0_carry_n_2,
      CO(0) => y0_carry_n_3,
      CYINIT => \p_0_in__4\,
      DI(3) => \y_reg_n_0_[3]\,
      DI(2) => \y_reg_n_0_[2]\,
      DI(1) => \y_reg_n_0_[1]\,
      DI(0) => \y_reg_n_0_[0]\,
      O(3) => y0_carry_n_4,
      O(2) => y0_carry_n_5,
      O(1) => y0_carry_n_6,
      O(0) => y0_carry_n_7,
      S(3) => y0_carry_i_2_n_0,
      S(2) => y0_carry_i_3_n_0,
      S(1) => y0_carry_i_4_n_0,
      S(0) => y0_carry_i_5_n_0
    );
\y0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => y0_carry_n_0,
      CO(3) => \y0_carry__0_n_0\,
      CO(2) => \y0_carry__0_n_1\,
      CO(1) => \y0_carry__0_n_2\,
      CO(0) => \y0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \y_reg_n_0_[7]\,
      DI(2) => \y_reg_n_0_[6]\,
      DI(1) => \y_reg_n_0_[5]\,
      DI(0) => \y_reg_n_0_[4]\,
      O(3) => \y0_carry__0_n_4\,
      O(2) => \y0_carry__0_n_5\,
      O(1) => \y0_carry__0_n_6\,
      O(0) => \y0_carry__0_n_7\,
      S(3) => \y0_carry__0_i_1_n_0\,
      S(2) => \y0_carry__0_i_2_n_0\,
      S(1) => \y0_carry__0_i_3_n_0\,
      S(0) => \y0_carry__0_i_4_n_0\
    );
\y0_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[7]\,
      I1 => \y0_carry__0_i_5_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__0_i_6_n_0\,
      I4 => \in\,
      O => \y0_carry__0_i_1_n_0\
    );
\y0_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[20]\,
      I1 => \x_reg_n_0_[12]\,
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[16]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[8]\,
      O => \y0_carry__0_i_10_n_0\
    );
\y0_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[21]\,
      I1 => \x_reg_n_0_[13]\,
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[17]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[9]\,
      O => \y0_carry__0_i_11_n_0\
    );
\y0_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[19]\,
      I1 => \x_reg_n_0_[11]\,
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[15]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[7]\,
      O => \y0_carry__0_i_12_n_0\
    );
\y0_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[6]\,
      I1 => \y0_carry__0_i_6_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__0_i_7_n_0\,
      I4 => \in\,
      O => \y0_carry__0_i_2_n_0\
    );
\y0_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[5]\,
      I1 => \y0_carry__0_i_7_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__0_i_8_n_0\,
      I4 => \in\,
      O => \y0_carry__0_i_3_n_0\
    );
\y0_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[4]\,
      I1 => \y0_carry__0_i_8_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => y0_carry_i_6_n_0,
      I4 => \in\,
      O => \y0_carry__0_i_4_n_0\
    );
\y0_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__0_i_9_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \y0_carry__0_i_10_n_0\,
      O => \y0_carry__0_i_5_n_0\
    );
\y0_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__0_i_11_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \y0_carry__0_i_12_n_0\,
      O => \y0_carry__0_i_6_n_0\
    );
\y0_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__0_i_10_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => y0_carry_i_11_n_0,
      O => \y0_carry__0_i_7_n_0\
    );
\y0_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__0_i_12_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => y0_carry_i_13_n_0,
      O => \y0_carry__0_i_8_n_0\
    );
\y0_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[22]\,
      I1 => \x_reg_n_0_[14]\,
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[18]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[10]\,
      O => \y0_carry__0_i_9_n_0\
    );
\y0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_carry__0_n_0\,
      CO(3) => \y0_carry__1_n_0\,
      CO(2) => \y0_carry__1_n_1\,
      CO(1) => \y0_carry__1_n_2\,
      CO(0) => \y0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \y_reg_n_0_[11]\,
      DI(2) => \y_reg_n_0_[10]\,
      DI(1) => \y_reg_n_0_[9]\,
      DI(0) => \y_reg_n_0_[8]\,
      O(3) => \y0_carry__1_n_4\,
      O(2) => \y0_carry__1_n_5\,
      O(1) => \y0_carry__1_n_6\,
      O(0) => \y0_carry__1_n_7\,
      S(3) => \y0_carry__1_i_1_n_0\,
      S(2) => \y0_carry__1_i_2_n_0\,
      S(1) => \y0_carry__1_i_3_n_0\,
      S(0) => \y0_carry__1_i_4_n_0\
    );
\y0_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[11]\,
      I1 => \y0_carry__1_i_5_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__1_i_6_n_0\,
      I4 => \in\,
      O => \y0_carry__1_i_1_n_0\
    );
\y0_carry__1_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[24]\,
      I1 => \x_reg_n_0_[16]\,
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[20]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[12]\,
      O => \y0_carry__1_i_10_n_0\
    );
\y0_carry__1_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[25]\,
      I1 => \x_reg_n_0_[17]\,
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[21]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[13]\,
      O => \y0_carry__1_i_11_n_0\
    );
\y0_carry__1_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[23]\,
      I1 => \x_reg_n_0_[15]\,
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[19]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[11]\,
      O => \y0_carry__1_i_12_n_0\
    );
\y0_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[10]\,
      I1 => \y0_carry__1_i_6_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__1_i_7_n_0\,
      I4 => \in\,
      O => \y0_carry__1_i_2_n_0\
    );
\y0_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[9]\,
      I1 => \y0_carry__1_i_7_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__1_i_8_n_0\,
      I4 => \in\,
      O => \y0_carry__1_i_3_n_0\
    );
\y0_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[8]\,
      I1 => \y0_carry__1_i_8_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__0_i_5_n_0\,
      I4 => \in\,
      O => \y0_carry__1_i_4_n_0\
    );
\y0_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__1_i_9_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \y0_carry__1_i_10_n_0\,
      O => \y0_carry__1_i_5_n_0\
    );
\y0_carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__1_i_11_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \y0_carry__1_i_12_n_0\,
      O => \y0_carry__1_i_6_n_0\
    );
\y0_carry__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__1_i_10_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \y0_carry__0_i_9_n_0\,
      O => \y0_carry__1_i_7_n_0\
    );
\y0_carry__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__1_i_12_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \y0_carry__0_i_11_n_0\,
      O => \y0_carry__1_i_8_n_0\
    );
\y0_carry__1_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[26]\,
      I1 => \x_reg_n_0_[18]\,
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[22]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[14]\,
      O => \y0_carry__1_i_9_n_0\
    );
\y0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_carry__1_n_0\,
      CO(3) => \y0_carry__2_n_0\,
      CO(2) => \y0_carry__2_n_1\,
      CO(1) => \y0_carry__2_n_2\,
      CO(0) => \y0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \y_reg_n_0_[15]\,
      DI(2) => \y_reg_n_0_[14]\,
      DI(1) => \y_reg_n_0_[13]\,
      DI(0) => \y_reg_n_0_[12]\,
      O(3) => \y0_carry__2_n_4\,
      O(2) => \y0_carry__2_n_5\,
      O(1) => \y0_carry__2_n_6\,
      O(0) => \y0_carry__2_n_7\,
      S(3) => \y0_carry__2_i_1_n_0\,
      S(2) => \y0_carry__2_i_2_n_0\,
      S(1) => \y0_carry__2_i_3_n_0\,
      S(0) => \y0_carry__2_i_4_n_0\
    );
\y0_carry__2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[15]\,
      I1 => \y0_carry__2_i_5_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__2_i_6_n_0\,
      I4 => \in\,
      O => \y0_carry__2_i_1_n_0\
    );
\y0_carry__2_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[28]\,
      I1 => \x_reg_n_0_[20]\,
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[24]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[16]\,
      O => \y0_carry__2_i_10_n_0\
    );
\y0_carry__2_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[29]\,
      I1 => \x_reg_n_0_[21]\,
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[25]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[17]\,
      O => \y0_carry__2_i_11_n_0\
    );
\y0_carry__2_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[27]\,
      I1 => \x_reg_n_0_[19]\,
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[23]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[15]\,
      O => \y0_carry__2_i_12_n_0\
    );
\y0_carry__2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[14]\,
      I1 => \y0_carry__2_i_6_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__2_i_7_n_0\,
      I4 => \in\,
      O => \y0_carry__2_i_2_n_0\
    );
\y0_carry__2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[13]\,
      I1 => \y0_carry__2_i_7_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__2_i_8_n_0\,
      I4 => \in\,
      O => \y0_carry__2_i_3_n_0\
    );
\y0_carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[12]\,
      I1 => \y0_carry__2_i_8_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__1_i_5_n_0\,
      I4 => \in\,
      O => \y0_carry__2_i_4_n_0\
    );
\y0_carry__2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__2_i_9_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \y0_carry__2_i_10_n_0\,
      O => \y0_carry__2_i_5_n_0\
    );
\y0_carry__2_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__2_i_11_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \y0_carry__2_i_12_n_0\,
      O => \y0_carry__2_i_6_n_0\
    );
\y0_carry__2_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__2_i_10_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \y0_carry__1_i_9_n_0\,
      O => \y0_carry__2_i_7_n_0\
    );
\y0_carry__2_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__2_i_12_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \y0_carry__1_i_11_n_0\,
      O => \y0_carry__2_i_8_n_0\
    );
\y0_carry__2_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[30]\,
      I1 => \x_reg_n_0_[22]\,
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[26]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[18]\,
      O => \y0_carry__2_i_9_n_0\
    );
\y0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_carry__2_n_0\,
      CO(3) => \y0_carry__3_n_0\,
      CO(2) => \y0_carry__3_n_1\,
      CO(1) => \y0_carry__3_n_2\,
      CO(0) => \y0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \y_reg_n_0_[19]\,
      DI(2) => \y_reg_n_0_[18]\,
      DI(1) => \y_reg_n_0_[17]\,
      DI(0) => \y_reg_n_0_[16]\,
      O(3) => \y0_carry__3_n_4\,
      O(2) => \y0_carry__3_n_5\,
      O(1) => \y0_carry__3_n_6\,
      O(0) => \y0_carry__3_n_7\,
      S(3) => \y0_carry__3_i_1_n_0\,
      S(2) => \y0_carry__3_i_2_n_0\,
      S(1) => \y0_carry__3_i_3_n_0\,
      S(0) => \y0_carry__3_i_4_n_0\
    );
\y0_carry__3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[19]\,
      I1 => \y0_carry__3_i_5_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__3_i_6_n_0\,
      I4 => \in\,
      O => \y0_carry__3_i_1_n_0\
    );
\y0_carry__3_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[31]\,
      I1 => \x_reg_n_0_[24]\,
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[28]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[20]\,
      O => \y0_carry__3_i_10_n_0\
    );
\y0_carry__3_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[31]\,
      I1 => \x_reg_n_0_[25]\,
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[29]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[21]\,
      O => \y0_carry__3_i_11_n_0\
    );
\y0_carry__3_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[31]\,
      I1 => \x_reg_n_0_[23]\,
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[27]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[19]\,
      O => \y0_carry__3_i_12_n_0\
    );
\y0_carry__3_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[18]\,
      I1 => \y0_carry__3_i_6_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__3_i_7_n_0\,
      I4 => \in\,
      O => \y0_carry__3_i_2_n_0\
    );
\y0_carry__3_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[17]\,
      I1 => \y0_carry__3_i_7_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__3_i_8_n_0\,
      I4 => \in\,
      O => \y0_carry__3_i_3_n_0\
    );
\y0_carry__3_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[16]\,
      I1 => \y0_carry__3_i_8_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__2_i_5_n_0\,
      I4 => \in\,
      O => \y0_carry__3_i_4_n_0\
    );
\y0_carry__3_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__3_i_9_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \y0_carry__3_i_10_n_0\,
      O => \y0_carry__3_i_5_n_0\
    );
\y0_carry__3_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__3_i_11_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \y0_carry__3_i_12_n_0\,
      O => \y0_carry__3_i_6_n_0\
    );
\y0_carry__3_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__3_i_10_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \y0_carry__2_i_9_n_0\,
      O => \y0_carry__3_i_7_n_0\
    );
\y0_carry__3_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__3_i_12_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \y0_carry__2_i_11_n_0\,
      O => \y0_carry__3_i_8_n_0\
    );
\y0_carry__3_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[31]\,
      I1 => \x_reg_n_0_[26]\,
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[30]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[22]\,
      O => \y0_carry__3_i_9_n_0\
    );
\y0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_carry__3_n_0\,
      CO(3) => \y0_carry__4_n_0\,
      CO(2) => \y0_carry__4_n_1\,
      CO(1) => \y0_carry__4_n_2\,
      CO(0) => \y0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \y_reg_n_0_[23]\,
      DI(2) => \y_reg_n_0_[22]\,
      DI(1) => \y_reg_n_0_[21]\,
      DI(0) => \y_reg_n_0_[20]\,
      O(3) => \y0_carry__4_n_4\,
      O(2) => \y0_carry__4_n_5\,
      O(1) => \y0_carry__4_n_6\,
      O(0) => \y0_carry__4_n_7\,
      S(3) => \y0_carry__4_i_1_n_0\,
      S(2) => \y0_carry__4_i_2_n_0\,
      S(1) => \y0_carry__4_i_3_n_0\,
      S(0) => \y0_carry__4_i_4_n_0\
    );
\y0_carry__4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[23]\,
      I1 => \y0_carry__4_i_5_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__4_i_6_n_0\,
      I4 => \in\,
      O => \y0_carry__4_i_1_n_0\
    );
\y0_carry__4_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \x_reg_n_0_[28]\,
      I1 => \resolution_reg__0\(2),
      I2 => \x_reg_n_0_[31]\,
      I3 => \resolution_reg__0\(3),
      I4 => \x_reg_n_0_[24]\,
      O => \y0_carry__4_i_10_n_0\
    );
\y0_carry__4_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \x_reg_n_0_[29]\,
      I1 => \resolution_reg__0\(2),
      I2 => \x_reg_n_0_[31]\,
      I3 => \resolution_reg__0\(3),
      I4 => \x_reg_n_0_[25]\,
      O => \y0_carry__4_i_11_n_0\
    );
\y0_carry__4_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \x_reg_n_0_[27]\,
      I1 => \resolution_reg__0\(2),
      I2 => \x_reg_n_0_[31]\,
      I3 => \resolution_reg__0\(3),
      I4 => \x_reg_n_0_[23]\,
      O => \y0_carry__4_i_12_n_0\
    );
\y0_carry__4_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[22]\,
      I1 => \y0_carry__4_i_6_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__4_i_7_n_0\,
      I4 => \in\,
      O => \y0_carry__4_i_2_n_0\
    );
\y0_carry__4_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[21]\,
      I1 => \y0_carry__4_i_7_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__4_i_8_n_0\,
      I4 => \in\,
      O => \y0_carry__4_i_3_n_0\
    );
\y0_carry__4_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[20]\,
      I1 => \y0_carry__4_i_8_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__3_i_5_n_0\,
      I4 => \in\,
      O => \y0_carry__4_i_4_n_0\
    );
\y0_carry__4_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__4_i_9_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \y0_carry__4_i_10_n_0\,
      O => \y0_carry__4_i_5_n_0\
    );
\y0_carry__4_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__4_i_11_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \y0_carry__4_i_12_n_0\,
      O => \y0_carry__4_i_6_n_0\
    );
\y0_carry__4_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__4_i_10_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \y0_carry__3_i_9_n_0\,
      O => \y0_carry__4_i_7_n_0\
    );
\y0_carry__4_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__4_i_12_n_0\,
      I1 => \resolution_reg__0\(1),
      I2 => \y0_carry__3_i_11_n_0\,
      O => \y0_carry__4_i_8_n_0\
    );
\y0_carry__4_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \x_reg_n_0_[30]\,
      I1 => \resolution_reg__0\(2),
      I2 => \x_reg_n_0_[31]\,
      I3 => \resolution_reg__0\(3),
      I4 => \x_reg_n_0_[26]\,
      O => \y0_carry__4_i_9_n_0\
    );
\y0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_carry__4_n_0\,
      CO(3) => \y0_carry__5_n_0\,
      CO(2) => \y0_carry__5_n_1\,
      CO(1) => \y0_carry__5_n_2\,
      CO(0) => \y0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \y_reg_n_0_[27]\,
      DI(2) => \y_reg_n_0_[26]\,
      DI(1) => \y_reg_n_0_[25]\,
      DI(0) => \y_reg_n_0_[24]\,
      O(3) => \y0_carry__5_n_4\,
      O(2) => \y0_carry__5_n_5\,
      O(1) => \y0_carry__5_n_6\,
      O(0) => \y0_carry__5_n_7\,
      S(3) => \y0_carry__5_i_1_n_0\,
      S(2) => \y0_carry__5_i_2_n_0\,
      S(1) => \y0_carry__5_i_3_n_0\,
      S(0) => \y0_carry__5_i_4_n_0\
    );
\y0_carry__5_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[27]\,
      I1 => \y0_carry__5_i_5_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__5_i_6_n_0\,
      I4 => \in\,
      O => \y0_carry__5_i_1_n_0\
    );
\y0_carry__5_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[26]\,
      I1 => \y0_carry__5_i_6_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__5_i_7_n_0\,
      I4 => \in\,
      O => \y0_carry__5_i_2_n_0\
    );
\y0_carry__5_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[25]\,
      I1 => \y0_carry__5_i_7_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__5_i_8_n_0\,
      I4 => \in\,
      O => \y0_carry__5_i_3_n_0\
    );
\y0_carry__5_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[24]\,
      I1 => \y0_carry__5_i_8_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__4_i_5_n_0\,
      I4 => \in\,
      O => \y0_carry__5_i_4_n_0\
    );
\y0_carry__5_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \x_reg_n_0_[30]\,
      I1 => \resolution_reg__0\(1),
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[31]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[28]\,
      O => \y0_carry__5_i_5_n_0\
    );
\y0_carry__5_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \x_reg_n_0_[29]\,
      I1 => \resolution_reg__0\(1),
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[31]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[27]\,
      O => \y0_carry__5_i_6_n_0\
    );
\y0_carry__5_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \resolution_reg__0\(2),
      I1 => \x_reg_n_0_[31]\,
      I2 => \resolution_reg__0\(3),
      I3 => \x_reg_n_0_[28]\,
      I4 => \resolution_reg__0\(1),
      I5 => \y0_carry__4_i_9_n_0\,
      O => \y0_carry__5_i_7_n_0\
    );
\y0_carry__5_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \resolution_reg__0\(2),
      I1 => \x_reg_n_0_[31]\,
      I2 => \resolution_reg__0\(3),
      I3 => \x_reg_n_0_[27]\,
      I4 => \resolution_reg__0\(1),
      I5 => \y0_carry__4_i_11_n_0\,
      O => \y0_carry__5_i_8_n_0\
    );
\y0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_carry__5_n_0\,
      CO(3) => \NLW_y0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \y0_carry__6_n_1\,
      CO(1) => \y0_carry__6_n_2\,
      CO(0) => \y0_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \y_reg_n_0_[30]\,
      DI(1) => \y_reg_n_0_[29]\,
      DI(0) => \y_reg_n_0_[28]\,
      O(3) => \y0_carry__6_n_4\,
      O(2) => \y0_carry__6_n_5\,
      O(1) => \y0_carry__6_n_6\,
      O(0) => \y0_carry__6_n_7\,
      S(3) => \y0_carry__6_i_1_n_0\,
      S(2) => \y0_carry__6_i_2_n_0\,
      S(1) => \y0_carry__6_i_3_n_0\,
      S(0) => \y0_carry__6_i_4_n_0\
    );
\y0_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_reg_n_0_[31]\,
      O => \y0_carry__6_i_1_n_0\
    );
\y0_carry__6_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5457ABA8ABA85457"
    )
        port map (
      I0 => \x_reg_n_0_[31]\,
      I1 => \resolution_reg__0\(0),
      I2 => \resolution_reg__0\(1),
      I3 => \y0_carry__6_i_5_n_0\,
      I4 => \y_reg_n_0_[30]\,
      I5 => \in\,
      O => \y0_carry__6_i_2_n_0\
    );
\y0_carry__6_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[29]\,
      I1 => \y0_carry__6_i_6_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__6_i_7_n_0\,
      I4 => \in\,
      O => \y0_carry__6_i_3_n_0\
    );
\y0_carry__6_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[28]\,
      I1 => \y0_carry__6_i_7_n_0\,
      I2 => \resolution_reg__0\(0),
      I3 => \y0_carry__5_i_5_n_0\,
      I4 => \in\,
      O => \y0_carry__6_i_4_n_0\
    );
\y0_carry__6_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \resolution_reg__0\(2),
      I1 => \x_reg_n_0_[31]\,
      I2 => \resolution_reg__0\(3),
      I3 => \x_reg_n_0_[30]\,
      O => \y0_carry__6_i_5_n_0\
    );
\y0_carry__6_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \resolution_reg__0\(1),
      I1 => \resolution_reg__0\(2),
      I2 => \x_reg_n_0_[31]\,
      I3 => \resolution_reg__0\(3),
      I4 => \x_reg_n_0_[30]\,
      O => \y0_carry__6_i_6_n_0\
    );
\y0_carry__6_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \resolution_reg__0\(1),
      I1 => \resolution_reg__0\(2),
      I2 => \x_reg_n_0_[31]\,
      I3 => \resolution_reg__0\(3),
      I4 => \x_reg_n_0_[29]\,
      O => \y0_carry__6_i_7_n_0\
    );
y0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in\,
      O => \p_0_in__4\
    );
y0_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_carry_i_15_n_0,
      I1 => \resolution_reg__0\(1),
      I2 => y0_carry_i_17_n_0,
      O => y0_carry_i_10_n_0
    );
y0_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[18]\,
      I1 => \x_reg_n_0_[10]\,
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[14]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[6]\,
      O => y0_carry_i_11_n_0
    );
y0_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[16]\,
      I1 => \x_reg_n_0_[8]\,
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[12]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[4]\,
      O => y0_carry_i_12_n_0
    );
y0_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[17]\,
      I1 => \x_reg_n_0_[9]\,
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[13]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[5]\,
      O => y0_carry_i_13_n_0
    );
y0_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[15]\,
      I1 => \x_reg_n_0_[7]\,
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[11]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[3]\,
      O => y0_carry_i_14_n_0
    );
y0_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[14]\,
      I1 => \x_reg_n_0_[6]\,
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[10]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[2]\,
      O => y0_carry_i_15_n_0
    );
y0_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[13]\,
      I1 => \x_reg_n_0_[5]\,
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[9]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[1]\,
      O => y0_carry_i_16_n_0
    );
y0_carry_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[12]\,
      I1 => \x_reg_n_0_[4]\,
      I2 => \resolution_reg__0\(2),
      I3 => \x_reg_n_0_[8]\,
      I4 => \resolution_reg__0\(3),
      I5 => \x_reg_n_0_[0]\,
      O => y0_carry_i_17_n_0
    );
y0_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[3]\,
      I1 => y0_carry_i_6_n_0,
      I2 => \resolution_reg__0\(0),
      I3 => y0_carry_i_7_n_0,
      I4 => \in\,
      O => y0_carry_i_2_n_0
    );
y0_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[2]\,
      I1 => y0_carry_i_7_n_0,
      I2 => \resolution_reg__0\(0),
      I3 => y0_carry_i_8_n_0,
      I4 => \in\,
      O => y0_carry_i_3_n_0
    );
y0_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[1]\,
      I1 => y0_carry_i_8_n_0,
      I2 => \resolution_reg__0\(0),
      I3 => y0_carry_i_9_n_0,
      I4 => \in\,
      O => y0_carry_i_4_n_0
    );
y0_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[0]\,
      I1 => y0_carry_i_9_n_0,
      I2 => \resolution_reg__0\(0),
      I3 => y0_carry_i_10_n_0,
      I4 => \in\,
      O => y0_carry_i_5_n_0
    );
y0_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_carry_i_11_n_0,
      I1 => \resolution_reg__0\(1),
      I2 => y0_carry_i_12_n_0,
      O => y0_carry_i_6_n_0
    );
y0_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_carry_i_13_n_0,
      I1 => \resolution_reg__0\(1),
      I2 => y0_carry_i_14_n_0,
      O => y0_carry_i_7_n_0
    );
y0_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_carry_i_12_n_0,
      I1 => \resolution_reg__0\(1),
      I2 => y0_carry_i_15_n_0,
      O => y0_carry_i_8_n_0
    );
y0_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => y0_carry_i_14_n_0,
      I1 => \resolution_reg__0\(1),
      I2 => y0_carry_i_16_n_0,
      O => y0_carry_i_9_n_0
    );
\y[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3_n_0\,
      I2 => \x[31]_i_4_n_0\,
      I3 => \x[31]_i_5_n_0\,
      I4 => \x[31]_i_6_n_0\,
      I5 => y0_carry_n_7,
      O => p_1_in(0)
    );
\y[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3_n_0\,
      I2 => \x[31]_i_4_n_0\,
      I3 => \x[31]_i_5_n_0\,
      I4 => \x[31]_i_6_n_0\,
      I5 => \y0_carry__1_n_5\,
      O => p_1_in(10)
    );
\y[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3_n_0\,
      I2 => \x[31]_i_4_n_0\,
      I3 => \x[31]_i_5_n_0\,
      I4 => \x[31]_i_6_n_0\,
      I5 => \y0_carry__1_n_4\,
      O => p_1_in(11)
    );
\y[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3_n_0\,
      I2 => \x[31]_i_4_n_0\,
      I3 => \x[31]_i_5_n_0\,
      I4 => \x[31]_i_6_n_0\,
      I5 => \y0_carry__2_n_7\,
      O => p_1_in(12)
    );
\y[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3_n_0\,
      I2 => \x[31]_i_4_n_0\,
      I3 => \x[31]_i_5_n_0\,
      I4 => \x[31]_i_6_n_0\,
      I5 => \y0_carry__2_n_6\,
      O => p_1_in(13)
    );
\y[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3_n_0\,
      I2 => \x[31]_i_4_n_0\,
      I3 => \x[31]_i_5_n_0\,
      I4 => \x[31]_i_6_n_0\,
      I5 => \y0_carry__2_n_5\,
      O => p_1_in(14)
    );
\y[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3_n_0\,
      I2 => \x[31]_i_4_n_0\,
      I3 => \x[31]_i_5_n_0\,
      I4 => \x[31]_i_6_n_0\,
      I5 => \y0_carry__2_n_4\,
      O => p_1_in(15)
    );
\y[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(0),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__3_n_7\,
      I3 => \y[31]_i_3_n_0\,
      I4 => \y[31]_i_4_n_0\,
      O => p_1_in(16)
    );
\y[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__3_n_6\,
      I3 => \y[31]_i_3_n_0\,
      I4 => \y[31]_i_4_n_0\,
      O => p_1_in(17)
    );
\y[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__3_n_5\,
      I3 => \y[31]_i_3_n_0\,
      I4 => \y[31]_i_4_n_0\,
      O => p_1_in(18)
    );
\y[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__3_n_4\,
      I3 => \y[31]_i_3_n_0\,
      I4 => \y[31]_i_4_n_0\,
      O => p_1_in(19)
    );
\y[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3_n_0\,
      I2 => \x[31]_i_4_n_0\,
      I3 => \x[31]_i_5_n_0\,
      I4 => \x[31]_i_6_n_0\,
      I5 => y0_carry_n_6,
      O => p_1_in(1)
    );
\y[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__4_n_7\,
      I3 => \y[31]_i_3_n_0\,
      I4 => \y[31]_i_4_n_0\,
      O => p_1_in(20)
    );
\y[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__4_n_6\,
      I3 => \y[31]_i_3_n_0\,
      I4 => \y[31]_i_4_n_0\,
      O => p_1_in(21)
    );
\y[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__4_n_5\,
      I3 => \y[31]_i_3_n_0\,
      I4 => \y[31]_i_4_n_0\,
      O => p_1_in(22)
    );
\y[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__4_n_4\,
      I3 => \y[31]_i_3_n_0\,
      I4 => \y[31]_i_4_n_0\,
      O => p_1_in(23)
    );
\y[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__5_n_7\,
      I3 => \y[31]_i_3_n_0\,
      I4 => \y[31]_i_4_n_0\,
      O => p_1_in(24)
    );
\y[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__5_n_6\,
      I3 => \y[31]_i_3_n_0\,
      I4 => \y[31]_i_4_n_0\,
      O => p_1_in(25)
    );
\y[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__5_n_5\,
      I3 => \y[31]_i_3_n_0\,
      I4 => \y[31]_i_4_n_0\,
      O => p_1_in(26)
    );
\y[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__5_n_4\,
      I3 => \y[31]_i_3_n_0\,
      I4 => \y[31]_i_4_n_0\,
      O => p_1_in(27)
    );
\y[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__6_n_7\,
      I3 => \y[31]_i_3_n_0\,
      I4 => \y[31]_i_4_n_0\,
      O => p_1_in(28)
    );
\y[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__6_n_6\,
      I3 => \y[31]_i_3_n_0\,
      I4 => \y[31]_i_4_n_0\,
      O => p_1_in(29)
    );
\y[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3_n_0\,
      I2 => \x[31]_i_4_n_0\,
      I3 => \x[31]_i_5_n_0\,
      I4 => \x[31]_i_6_n_0\,
      I5 => y0_carry_n_5,
      O => p_1_in(2)
    );
\y[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__6_n_5\,
      I3 => \y[31]_i_3_n_0\,
      I4 => \y[31]_i_4_n_0\,
      O => p_1_in(30)
    );
\y[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^x_reg[0]_0\,
      I1 => \^x_reg[0]_1\,
      O => \y[31]_i_1_n_0\
    );
\y[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__6_n_4\,
      I3 => \y[31]_i_3_n_0\,
      I4 => \y[31]_i_4_n_0\,
      O => p_1_in(31)
    );
\y[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \x[31]_i_9_n_0\,
      I1 => \y_reg_n_0_[16]\,
      I2 => \y_reg_n_0_[17]\,
      I3 => \y_reg_n_0_[18]\,
      I4 => \y_reg_n_0_[19]\,
      I5 => \x[31]_i_4_n_0\,
      O => \y[31]_i_3_n_0\
    );
\y[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \x[31]_i_12_n_0\,
      I1 => \y_reg_n_0_[0]\,
      I2 => \y_reg_n_0_[1]\,
      I3 => \y_reg_n_0_[2]\,
      I4 => \y_reg_n_0_[3]\,
      I5 => \x[31]_i_6_n_0\,
      O => \y[31]_i_4_n_0\
    );
\y[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3_n_0\,
      I2 => \x[31]_i_4_n_0\,
      I3 => \x[31]_i_5_n_0\,
      I4 => \x[31]_i_6_n_0\,
      I5 => y0_carry_n_4,
      O => p_1_in(3)
    );
\y[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3_n_0\,
      I2 => \x[31]_i_4_n_0\,
      I3 => \x[31]_i_5_n_0\,
      I4 => \x[31]_i_6_n_0\,
      I5 => \y0_carry__0_n_7\,
      O => p_1_in(4)
    );
\y[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3_n_0\,
      I2 => \x[31]_i_4_n_0\,
      I3 => \x[31]_i_5_n_0\,
      I4 => \x[31]_i_6_n_0\,
      I5 => \y0_carry__0_n_6\,
      O => p_1_in(5)
    );
\y[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3_n_0\,
      I2 => \x[31]_i_4_n_0\,
      I3 => \x[31]_i_5_n_0\,
      I4 => \x[31]_i_6_n_0\,
      I5 => \y0_carry__0_n_5\,
      O => p_1_in(6)
    );
\y[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3_n_0\,
      I2 => \x[31]_i_4_n_0\,
      I3 => \x[31]_i_5_n_0\,
      I4 => \x[31]_i_6_n_0\,
      I5 => \y0_carry__0_n_4\,
      O => p_1_in(7)
    );
\y[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3_n_0\,
      I2 => \x[31]_i_4_n_0\,
      I3 => \x[31]_i_5_n_0\,
      I4 => \x[31]_i_6_n_0\,
      I5 => \y0_carry__1_n_7\,
      O => p_1_in(8)
    );
\y[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3_n_0\,
      I2 => \x[31]_i_4_n_0\,
      I3 => \x[31]_i_5_n_0\,
      I4 => \x[31]_i_6_n_0\,
      I5 => \y0_carry__1_n_6\,
      O => p_1_in(9)
    );
\y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(0),
      Q => \y_reg_n_0_[0]\,
      R => rst
    );
\y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(10),
      Q => \y_reg_n_0_[10]\,
      R => rst
    );
\y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(11),
      Q => \y_reg_n_0_[11]\,
      R => rst
    );
\y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(12),
      Q => \y_reg_n_0_[12]\,
      R => rst
    );
\y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(13),
      Q => \y_reg_n_0_[13]\,
      R => rst
    );
\y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(14),
      Q => \y_reg_n_0_[14]\,
      R => rst
    );
\y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(15),
      Q => \y_reg_n_0_[15]\,
      R => rst
    );
\y_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(16),
      Q => \y_reg_n_0_[16]\,
      R => rst
    );
\y_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(17),
      Q => \y_reg_n_0_[17]\,
      R => rst
    );
\y_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(18),
      Q => \y_reg_n_0_[18]\,
      R => rst
    );
\y_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(19),
      Q => \y_reg_n_0_[19]\,
      R => rst
    );
\y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(1),
      Q => \y_reg_n_0_[1]\,
      R => rst
    );
\y_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(20),
      Q => \y_reg_n_0_[20]\,
      R => rst
    );
\y_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(21),
      Q => \y_reg_n_0_[21]\,
      R => rst
    );
\y_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(22),
      Q => \y_reg_n_0_[22]\,
      R => rst
    );
\y_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(23),
      Q => \y_reg_n_0_[23]\,
      R => rst
    );
\y_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(24),
      Q => \y_reg_n_0_[24]\,
      R => rst
    );
\y_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(25),
      Q => \y_reg_n_0_[25]\,
      R => rst
    );
\y_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(26),
      Q => \y_reg_n_0_[26]\,
      R => rst
    );
\y_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(27),
      Q => \y_reg_n_0_[27]\,
      R => rst
    );
\y_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(28),
      Q => \y_reg_n_0_[28]\,
      R => rst
    );
\y_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(29),
      Q => \y_reg_n_0_[29]\,
      R => rst
    );
\y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(2),
      Q => \y_reg_n_0_[2]\,
      R => rst
    );
\y_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(30),
      Q => \y_reg_n_0_[30]\,
      R => rst
    );
\y_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(31),
      Q => \in\,
      R => rst
    );
\y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(3),
      Q => \y_reg_n_0_[3]\,
      R => rst
    );
\y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(4),
      Q => \y_reg_n_0_[4]\,
      R => rst
    );
\y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(5),
      Q => \y_reg_n_0_[5]\,
      R => rst
    );
\y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(6),
      Q => \y_reg_n_0_[6]\,
      R => rst
    );
\y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(7),
      Q => \y_reg_n_0_[7]\,
      R => rst
    );
\y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(8),
      Q => \y_reg_n_0_[8]\,
      R => rst
    );
\y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1_n_0\,
      D => p_1_in(9),
      Q => \y_reg_n_0_[9]\,
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0_cordic_atan_4 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_reg[0]_0\ : out STD_LOGIC;
    \x_reg[0]_1\ : out STD_LOGIC;
    done_atan1 : out STD_LOGIC;
    done_atan1_latch_reg : out STD_LOGIC;
    \FSM_onehot_STATE_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[18]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[26]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[30]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \acl_axis_norm_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    \FSM_onehot_STATE_reg[0]_0\ : in STD_LOGIC;
    start_atan0_reg : in STD_LOGIC;
    \FSM_onehot_STATE_reg[0]_1\ : in STD_LOGIC;
    done_atan1_latch : in STD_LOGIC;
    done_atan0_latch : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    start_atan0_reg_0 : in STD_LOGIC;
    start_atan1_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bluetooth_demo_sensor_fusion_axi_0_0_cordic_atan_4 : entity is "cordic_atan";
end bluetooth_demo_sensor_fusion_axi_0_0_cordic_atan_4;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0_cordic_atan_4 is
  signal \FSM_onehot_STATE[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[3]_i_4_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_STATE_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_STATE_reg_n_0_[2]\ : signal is "yes";
  signal angle1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \angle[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \angle[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \angle[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \angle[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \angle[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \angle[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \angle[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \angle[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \angle[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \angle[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \angle[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \angle[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \angle[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \angle[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \angle[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \angle[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \angle[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \angle[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \angle[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \angle[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \angle[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \angle[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \angle[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \angle[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \angle[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \angle[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \angle[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \angle[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \angle[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \angle[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \angle[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \angle[9]_i_1__0_n_0\ : STD_LOGIC;
  signal angle_acc : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \angle_acc0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__0_n_1\ : STD_LOGIC;
  signal \angle_acc0_carry__0_n_2\ : STD_LOGIC;
  signal \angle_acc0_carry__0_n_3\ : STD_LOGIC;
  signal \angle_acc0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__1_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__1_n_1\ : STD_LOGIC;
  signal \angle_acc0_carry__1_n_2\ : STD_LOGIC;
  signal \angle_acc0_carry__1_n_3\ : STD_LOGIC;
  signal \angle_acc0_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__2_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__2_n_1\ : STD_LOGIC;
  signal \angle_acc0_carry__2_n_2\ : STD_LOGIC;
  signal \angle_acc0_carry__2_n_3\ : STD_LOGIC;
  signal \angle_acc0_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__3_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__3_n_1\ : STD_LOGIC;
  signal \angle_acc0_carry__3_n_2\ : STD_LOGIC;
  signal \angle_acc0_carry__3_n_3\ : STD_LOGIC;
  signal \angle_acc0_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__4_i_5__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__4_i_6__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__4_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__4_n_1\ : STD_LOGIC;
  signal \angle_acc0_carry__4_n_2\ : STD_LOGIC;
  signal \angle_acc0_carry__4_n_3\ : STD_LOGIC;
  signal \angle_acc0_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__5_i_5__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__5_i_6__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__5_i_7__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__5_i_8__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__5_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__5_n_1\ : STD_LOGIC;
  signal \angle_acc0_carry__5_n_2\ : STD_LOGIC;
  signal \angle_acc0_carry__5_n_3\ : STD_LOGIC;
  signal \angle_acc0_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__6_i_5__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__6_i_6__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__6_i_7__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry__6_n_1\ : STD_LOGIC;
  signal \angle_acc0_carry__6_n_2\ : STD_LOGIC;
  signal \angle_acc0_carry__6_n_3\ : STD_LOGIC;
  signal \angle_acc0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \angle_acc0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal angle_acc0_carry_n_0 : STD_LOGIC;
  signal angle_acc0_carry_n_1 : STD_LOGIC;
  signal angle_acc0_carry_n_2 : STD_LOGIC;
  signal angle_acc0_carry_n_3 : STD_LOGIC;
  signal \angle_acc[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \angle_acc[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[0]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[10]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[11]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[12]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[13]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[14]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[15]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[16]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[17]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[18]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[19]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[1]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[20]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[21]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[22]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[23]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[24]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[25]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[26]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[27]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[28]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[29]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[2]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[30]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[31]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[3]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[4]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[5]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[6]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[7]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[8]\ : STD_LOGIC;
  signal \angle_acc_reg_n_0_[9]\ : STD_LOGIC;
  signal angle_cmp : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \angle_cmp_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__0_n_1\ : STD_LOGIC;
  signal \angle_cmp_carry__0_n_2\ : STD_LOGIC;
  signal \angle_cmp_carry__0_n_3\ : STD_LOGIC;
  signal \angle_cmp_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__1_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__1_n_1\ : STD_LOGIC;
  signal \angle_cmp_carry__1_n_2\ : STD_LOGIC;
  signal \angle_cmp_carry__1_n_3\ : STD_LOGIC;
  signal \angle_cmp_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__2_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__2_n_1\ : STD_LOGIC;
  signal \angle_cmp_carry__2_n_2\ : STD_LOGIC;
  signal \angle_cmp_carry__2_n_3\ : STD_LOGIC;
  signal \angle_cmp_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__3_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__3_n_1\ : STD_LOGIC;
  signal \angle_cmp_carry__3_n_2\ : STD_LOGIC;
  signal \angle_cmp_carry__3_n_3\ : STD_LOGIC;
  signal \angle_cmp_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__4_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__4_n_1\ : STD_LOGIC;
  signal \angle_cmp_carry__4_n_2\ : STD_LOGIC;
  signal \angle_cmp_carry__4_n_3\ : STD_LOGIC;
  signal \angle_cmp_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__5_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__5_n_1\ : STD_LOGIC;
  signal \angle_cmp_carry__5_n_2\ : STD_LOGIC;
  signal \angle_cmp_carry__5_n_3\ : STD_LOGIC;
  signal \angle_cmp_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry__6_n_1\ : STD_LOGIC;
  signal \angle_cmp_carry__6_n_2\ : STD_LOGIC;
  signal \angle_cmp_carry__6_n_3\ : STD_LOGIC;
  signal \angle_cmp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_cmp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal angle_cmp_carry_n_0 : STD_LOGIC;
  signal angle_cmp_carry_n_1 : STD_LOGIC;
  signal angle_cmp_carry_n_2 : STD_LOGIC;
  signal angle_cmp_carry_n_3 : STD_LOGIC;
  signal \angle_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_reg[12]_i_2__0_n_1\ : STD_LOGIC;
  signal \angle_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \angle_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \angle_reg[15]_i_2__0_n_2\ : STD_LOGIC;
  signal \angle_reg[15]_i_2__0_n_3\ : STD_LOGIC;
  signal \angle_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_reg[4]_i_2__0_n_1\ : STD_LOGIC;
  signal \angle_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \angle_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \angle_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \angle_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \angle_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \angle_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \^done_atan1\ : STD_LOGIC;
  signal \en2_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \en2_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \en2_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \en2_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \en2_carry__0_n_0\ : STD_LOGIC;
  signal \en2_carry__0_n_1\ : STD_LOGIC;
  signal \en2_carry__0_n_2\ : STD_LOGIC;
  signal \en2_carry__0_n_3\ : STD_LOGIC;
  signal \en2_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \en2_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \en2_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \en2_carry__1_n_1\ : STD_LOGIC;
  signal \en2_carry__1_n_2\ : STD_LOGIC;
  signal \en2_carry__1_n_3\ : STD_LOGIC;
  signal \en2_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \en2_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \en2_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \en2_carry_i_4__0_n_0\ : STD_LOGIC;
  signal en2_carry_n_0 : STD_LOGIC;
  signal en2_carry_n_1 : STD_LOGIC;
  signal en2_carry_n_2 : STD_LOGIC;
  signal en2_carry_n_3 : STD_LOGIC;
  signal \in\ : STD_LOGIC;
  signal inc : STD_LOGIC;
  signal iterations : STD_LOGIC;
  signal iterations_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \^out\ : signal is "yes";
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__5\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal resolution : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal resolution_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \resolution_rep[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \resolution_rep[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \resolution_rep[2]_i_1_n_0\ : STD_LOGIC;
  signal \resolution_rep[3]_i_3_n_0\ : STD_LOGIC;
  signal sign_prev : STD_LOGIC;
  signal \x[10]_i_10__0_n_0\ : STD_LOGIC;
  signal \x[10]_i_11__0_n_0\ : STD_LOGIC;
  signal \x[10]_i_12__0_n_0\ : STD_LOGIC;
  signal \x[10]_i_13__0_n_0\ : STD_LOGIC;
  signal \x[10]_i_14__0_n_0\ : STD_LOGIC;
  signal \x[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \x[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \x[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \x[10]_i_6__0_n_0\ : STD_LOGIC;
  signal \x[10]_i_7__0_n_0\ : STD_LOGIC;
  signal \x[10]_i_8__0_n_0\ : STD_LOGIC;
  signal \x[10]_i_9__0_n_0\ : STD_LOGIC;
  signal \x[14]_i_10__0_n_0\ : STD_LOGIC;
  signal \x[14]_i_11__0_n_0\ : STD_LOGIC;
  signal \x[14]_i_12__0_n_0\ : STD_LOGIC;
  signal \x[14]_i_13__0_n_0\ : STD_LOGIC;
  signal \x[14]_i_14__0_n_0\ : STD_LOGIC;
  signal \x[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \x[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \x[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \x[14]_i_6__0_n_0\ : STD_LOGIC;
  signal \x[14]_i_7__0_n_0\ : STD_LOGIC;
  signal \x[14]_i_8__0_n_0\ : STD_LOGIC;
  signal \x[14]_i_9__0_n_0\ : STD_LOGIC;
  signal \x[18]_i_10__0_n_0\ : STD_LOGIC;
  signal \x[18]_i_11__0_n_0\ : STD_LOGIC;
  signal \x[18]_i_12__0_n_0\ : STD_LOGIC;
  signal \x[18]_i_13__0_n_0\ : STD_LOGIC;
  signal \x[18]_i_14__0_n_0\ : STD_LOGIC;
  signal \x[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \x[18]_i_4__0_n_0\ : STD_LOGIC;
  signal \x[18]_i_5__0_n_0\ : STD_LOGIC;
  signal \x[18]_i_6__0_n_0\ : STD_LOGIC;
  signal \x[18]_i_7__0_n_0\ : STD_LOGIC;
  signal \x[18]_i_8__0_n_0\ : STD_LOGIC;
  signal \x[18]_i_9__0_n_0\ : STD_LOGIC;
  signal \x[22]_i_10__0_n_0\ : STD_LOGIC;
  signal \x[22]_i_11__0_n_0\ : STD_LOGIC;
  signal \x[22]_i_12__0_n_0\ : STD_LOGIC;
  signal \x[22]_i_13__0_n_0\ : STD_LOGIC;
  signal \x[22]_i_14__0_n_0\ : STD_LOGIC;
  signal \x[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \x[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \x[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \x[22]_i_6__0_n_0\ : STD_LOGIC;
  signal \x[22]_i_7__0_n_0\ : STD_LOGIC;
  signal \x[22]_i_8__0_n_0\ : STD_LOGIC;
  signal \x[22]_i_9__0_n_0\ : STD_LOGIC;
  signal \x[26]_i_10__0_n_0\ : STD_LOGIC;
  signal \x[26]_i_11__0_n_0\ : STD_LOGIC;
  signal \x[26]_i_12__0_n_0\ : STD_LOGIC;
  signal \x[26]_i_13__0_n_0\ : STD_LOGIC;
  signal \x[26]_i_14__0_n_0\ : STD_LOGIC;
  signal \x[26]_i_3__0_n_0\ : STD_LOGIC;
  signal \x[26]_i_4__0_n_0\ : STD_LOGIC;
  signal \x[26]_i_5__0_n_0\ : STD_LOGIC;
  signal \x[26]_i_6__0_n_0\ : STD_LOGIC;
  signal \x[26]_i_7__0_n_0\ : STD_LOGIC;
  signal \x[26]_i_8__0_n_0\ : STD_LOGIC;
  signal \x[26]_i_9__0_n_0\ : STD_LOGIC;
  signal \x[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \x[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \x[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \x[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \x[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \x[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \x[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \x[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \x[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \x[30]_i_10__0_n_0\ : STD_LOGIC;
  signal \x[30]_i_11__0_n_0\ : STD_LOGIC;
  signal \x[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \x[30]_i_4__0_n_0\ : STD_LOGIC;
  signal \x[30]_i_5__0_n_0\ : STD_LOGIC;
  signal \x[30]_i_6__0_n_0\ : STD_LOGIC;
  signal \x[30]_i_7__0_n_0\ : STD_LOGIC;
  signal \x[30]_i_8__0_n_0\ : STD_LOGIC;
  signal \x[30]_i_9__0_n_0\ : STD_LOGIC;
  signal \x[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \x[31]_i_11__0_n_0\ : STD_LOGIC;
  signal \x[31]_i_12__0_n_0\ : STD_LOGIC;
  signal \x[31]_i_13__0_n_0\ : STD_LOGIC;
  signal \x[31]_i_17__0_n_0\ : STD_LOGIC;
  signal \x[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \x[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \x[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \x[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \x[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \x[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \x[6]_i_10__0_n_0\ : STD_LOGIC;
  signal \x[6]_i_11__0_n_0\ : STD_LOGIC;
  signal \x[6]_i_12__0_n_0\ : STD_LOGIC;
  signal \x[6]_i_13__0_n_0\ : STD_LOGIC;
  signal \x[6]_i_14__0_n_0\ : STD_LOGIC;
  signal \x[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \x[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \x[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \x[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \x[6]_i_7__0_n_0\ : STD_LOGIC;
  signal \x[6]_i_8__0_n_0\ : STD_LOGIC;
  signal \x[6]_i_9__0_n_0\ : STD_LOGIC;
  signal \^x_reg[0]_0\ : STD_LOGIC;
  signal \^x_reg[0]_1\ : STD_LOGIC;
  signal \x_reg[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \x_reg[10]_i_2__0_n_1\ : STD_LOGIC;
  signal \x_reg[10]_i_2__0_n_2\ : STD_LOGIC;
  signal \x_reg[10]_i_2__0_n_3\ : STD_LOGIC;
  signal \x_reg[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \x_reg[14]_i_2__0_n_1\ : STD_LOGIC;
  signal \x_reg[14]_i_2__0_n_2\ : STD_LOGIC;
  signal \x_reg[14]_i_2__0_n_3\ : STD_LOGIC;
  signal \x_reg[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \x_reg[18]_i_2__0_n_1\ : STD_LOGIC;
  signal \x_reg[18]_i_2__0_n_2\ : STD_LOGIC;
  signal \x_reg[18]_i_2__0_n_3\ : STD_LOGIC;
  signal \x_reg[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \x_reg[22]_i_2__0_n_1\ : STD_LOGIC;
  signal \x_reg[22]_i_2__0_n_2\ : STD_LOGIC;
  signal \x_reg[22]_i_2__0_n_3\ : STD_LOGIC;
  signal \x_reg[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \x_reg[26]_i_2__0_n_1\ : STD_LOGIC;
  signal \x_reg[26]_i_2__0_n_2\ : STD_LOGIC;
  signal \x_reg[26]_i_2__0_n_3\ : STD_LOGIC;
  signal \x_reg[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \x_reg[2]_i_2__0_n_1\ : STD_LOGIC;
  signal \x_reg[2]_i_2__0_n_2\ : STD_LOGIC;
  signal \x_reg[2]_i_2__0_n_3\ : STD_LOGIC;
  signal \x_reg[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \x_reg[30]_i_2__0_n_1\ : STD_LOGIC;
  signal \x_reg[30]_i_2__0_n_2\ : STD_LOGIC;
  signal \x_reg[30]_i_2__0_n_3\ : STD_LOGIC;
  signal \x_reg[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \x_reg[6]_i_2__0_n_1\ : STD_LOGIC;
  signal \x_reg[6]_i_2__0_n_2\ : STD_LOGIC;
  signal \x_reg[6]_i_2__0_n_3\ : STD_LOGIC;
  signal \x_reg_n_0_[0]\ : STD_LOGIC;
  signal \x_reg_n_0_[10]\ : STD_LOGIC;
  signal \x_reg_n_0_[11]\ : STD_LOGIC;
  signal \x_reg_n_0_[12]\ : STD_LOGIC;
  signal \x_reg_n_0_[13]\ : STD_LOGIC;
  signal \x_reg_n_0_[14]\ : STD_LOGIC;
  signal \x_reg_n_0_[15]\ : STD_LOGIC;
  signal \x_reg_n_0_[16]\ : STD_LOGIC;
  signal \x_reg_n_0_[17]\ : STD_LOGIC;
  signal \x_reg_n_0_[18]\ : STD_LOGIC;
  signal \x_reg_n_0_[19]\ : STD_LOGIC;
  signal \x_reg_n_0_[1]\ : STD_LOGIC;
  signal \x_reg_n_0_[20]\ : STD_LOGIC;
  signal \x_reg_n_0_[21]\ : STD_LOGIC;
  signal \x_reg_n_0_[22]\ : STD_LOGIC;
  signal \x_reg_n_0_[23]\ : STD_LOGIC;
  signal \x_reg_n_0_[24]\ : STD_LOGIC;
  signal \x_reg_n_0_[25]\ : STD_LOGIC;
  signal \x_reg_n_0_[26]\ : STD_LOGIC;
  signal \x_reg_n_0_[27]\ : STD_LOGIC;
  signal \x_reg_n_0_[28]\ : STD_LOGIC;
  signal \x_reg_n_0_[29]\ : STD_LOGIC;
  signal \x_reg_n_0_[2]\ : STD_LOGIC;
  signal \x_reg_n_0_[30]\ : STD_LOGIC;
  signal \x_reg_n_0_[31]\ : STD_LOGIC;
  signal \x_reg_n_0_[3]\ : STD_LOGIC;
  signal \x_reg_n_0_[4]\ : STD_LOGIC;
  signal \x_reg_n_0_[5]\ : STD_LOGIC;
  signal \x_reg_n_0_[6]\ : STD_LOGIC;
  signal \x_reg_n_0_[7]\ : STD_LOGIC;
  signal \x_reg_n_0_[8]\ : STD_LOGIC;
  signal \x_reg_n_0_[9]\ : STD_LOGIC;
  signal \y0_carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \y0_carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \y0_carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \y0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \y0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \y0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \y0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \y0_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \y0_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \y0_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \y0_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \y0_carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \y0_carry__0_n_0\ : STD_LOGIC;
  signal \y0_carry__0_n_1\ : STD_LOGIC;
  signal \y0_carry__0_n_2\ : STD_LOGIC;
  signal \y0_carry__0_n_3\ : STD_LOGIC;
  signal \y0_carry__0_n_4\ : STD_LOGIC;
  signal \y0_carry__0_n_5\ : STD_LOGIC;
  signal \y0_carry__0_n_6\ : STD_LOGIC;
  signal \y0_carry__0_n_7\ : STD_LOGIC;
  signal \y0_carry__1_i_10__0_n_0\ : STD_LOGIC;
  signal \y0_carry__1_i_11__0_n_0\ : STD_LOGIC;
  signal \y0_carry__1_i_12__0_n_0\ : STD_LOGIC;
  signal \y0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \y0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \y0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \y0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \y0_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \y0_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \y0_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \y0_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \y0_carry__1_i_9__0_n_0\ : STD_LOGIC;
  signal \y0_carry__1_n_0\ : STD_LOGIC;
  signal \y0_carry__1_n_1\ : STD_LOGIC;
  signal \y0_carry__1_n_2\ : STD_LOGIC;
  signal \y0_carry__1_n_3\ : STD_LOGIC;
  signal \y0_carry__1_n_4\ : STD_LOGIC;
  signal \y0_carry__1_n_5\ : STD_LOGIC;
  signal \y0_carry__1_n_6\ : STD_LOGIC;
  signal \y0_carry__1_n_7\ : STD_LOGIC;
  signal \y0_carry__2_i_10__0_n_0\ : STD_LOGIC;
  signal \y0_carry__2_i_11__0_n_0\ : STD_LOGIC;
  signal \y0_carry__2_i_12__0_n_0\ : STD_LOGIC;
  signal \y0_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \y0_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \y0_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \y0_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \y0_carry__2_i_5__0_n_0\ : STD_LOGIC;
  signal \y0_carry__2_i_6__0_n_0\ : STD_LOGIC;
  signal \y0_carry__2_i_7__0_n_0\ : STD_LOGIC;
  signal \y0_carry__2_i_8__0_n_0\ : STD_LOGIC;
  signal \y0_carry__2_i_9__0_n_0\ : STD_LOGIC;
  signal \y0_carry__2_n_0\ : STD_LOGIC;
  signal \y0_carry__2_n_1\ : STD_LOGIC;
  signal \y0_carry__2_n_2\ : STD_LOGIC;
  signal \y0_carry__2_n_3\ : STD_LOGIC;
  signal \y0_carry__2_n_4\ : STD_LOGIC;
  signal \y0_carry__2_n_5\ : STD_LOGIC;
  signal \y0_carry__2_n_6\ : STD_LOGIC;
  signal \y0_carry__2_n_7\ : STD_LOGIC;
  signal \y0_carry__3_i_10__0_n_0\ : STD_LOGIC;
  signal \y0_carry__3_i_11__0_n_0\ : STD_LOGIC;
  signal \y0_carry__3_i_12__0_n_0\ : STD_LOGIC;
  signal \y0_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \y0_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \y0_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \y0_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \y0_carry__3_i_5__0_n_0\ : STD_LOGIC;
  signal \y0_carry__3_i_6__0_n_0\ : STD_LOGIC;
  signal \y0_carry__3_i_7__0_n_0\ : STD_LOGIC;
  signal \y0_carry__3_i_8__0_n_0\ : STD_LOGIC;
  signal \y0_carry__3_i_9__0_n_0\ : STD_LOGIC;
  signal \y0_carry__3_n_0\ : STD_LOGIC;
  signal \y0_carry__3_n_1\ : STD_LOGIC;
  signal \y0_carry__3_n_2\ : STD_LOGIC;
  signal \y0_carry__3_n_3\ : STD_LOGIC;
  signal \y0_carry__3_n_4\ : STD_LOGIC;
  signal \y0_carry__3_n_5\ : STD_LOGIC;
  signal \y0_carry__3_n_6\ : STD_LOGIC;
  signal \y0_carry__3_n_7\ : STD_LOGIC;
  signal \y0_carry__4_i_10__0_n_0\ : STD_LOGIC;
  signal \y0_carry__4_i_11__0_n_0\ : STD_LOGIC;
  signal \y0_carry__4_i_12__0_n_0\ : STD_LOGIC;
  signal \y0_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \y0_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \y0_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \y0_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \y0_carry__4_i_5__0_n_0\ : STD_LOGIC;
  signal \y0_carry__4_i_6__0_n_0\ : STD_LOGIC;
  signal \y0_carry__4_i_7__0_n_0\ : STD_LOGIC;
  signal \y0_carry__4_i_8__0_n_0\ : STD_LOGIC;
  signal \y0_carry__4_i_9__0_n_0\ : STD_LOGIC;
  signal \y0_carry__4_n_0\ : STD_LOGIC;
  signal \y0_carry__4_n_1\ : STD_LOGIC;
  signal \y0_carry__4_n_2\ : STD_LOGIC;
  signal \y0_carry__4_n_3\ : STD_LOGIC;
  signal \y0_carry__4_n_4\ : STD_LOGIC;
  signal \y0_carry__4_n_5\ : STD_LOGIC;
  signal \y0_carry__4_n_6\ : STD_LOGIC;
  signal \y0_carry__4_n_7\ : STD_LOGIC;
  signal \y0_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \y0_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \y0_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \y0_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \y0_carry__5_i_5__0_n_0\ : STD_LOGIC;
  signal \y0_carry__5_i_6__0_n_0\ : STD_LOGIC;
  signal \y0_carry__5_i_7__0_n_0\ : STD_LOGIC;
  signal \y0_carry__5_i_8__0_n_0\ : STD_LOGIC;
  signal \y0_carry__5_n_0\ : STD_LOGIC;
  signal \y0_carry__5_n_1\ : STD_LOGIC;
  signal \y0_carry__5_n_2\ : STD_LOGIC;
  signal \y0_carry__5_n_3\ : STD_LOGIC;
  signal \y0_carry__5_n_4\ : STD_LOGIC;
  signal \y0_carry__5_n_5\ : STD_LOGIC;
  signal \y0_carry__5_n_6\ : STD_LOGIC;
  signal \y0_carry__5_n_7\ : STD_LOGIC;
  signal \y0_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \y0_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \y0_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \y0_carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \y0_carry__6_i_5__0_n_0\ : STD_LOGIC;
  signal \y0_carry__6_i_6__0_n_0\ : STD_LOGIC;
  signal \y0_carry__6_i_7__0_n_0\ : STD_LOGIC;
  signal \y0_carry__6_n_1\ : STD_LOGIC;
  signal \y0_carry__6_n_2\ : STD_LOGIC;
  signal \y0_carry__6_n_3\ : STD_LOGIC;
  signal \y0_carry__6_n_4\ : STD_LOGIC;
  signal \y0_carry__6_n_5\ : STD_LOGIC;
  signal \y0_carry__6_n_6\ : STD_LOGIC;
  signal \y0_carry__6_n_7\ : STD_LOGIC;
  signal \y0_carry_i_10__0_n_0\ : STD_LOGIC;
  signal \y0_carry_i_11__0_n_0\ : STD_LOGIC;
  signal \y0_carry_i_12__0_n_0\ : STD_LOGIC;
  signal \y0_carry_i_13__0_n_0\ : STD_LOGIC;
  signal \y0_carry_i_14__0_n_0\ : STD_LOGIC;
  signal \y0_carry_i_15__0_n_0\ : STD_LOGIC;
  signal \y0_carry_i_16__0_n_0\ : STD_LOGIC;
  signal \y0_carry_i_17__0_n_0\ : STD_LOGIC;
  signal \y0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \y0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \y0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \y0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \y0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \y0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \y0_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \y0_carry_i_9__0_n_0\ : STD_LOGIC;
  signal y0_carry_n_0 : STD_LOGIC;
  signal y0_carry_n_1 : STD_LOGIC;
  signal y0_carry_n_2 : STD_LOGIC;
  signal y0_carry_n_3 : STD_LOGIC;
  signal y0_carry_n_4 : STD_LOGIC;
  signal y0_carry_n_5 : STD_LOGIC;
  signal y0_carry_n_6 : STD_LOGIC;
  signal y0_carry_n_7 : STD_LOGIC;
  signal \y[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \y[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \y[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \y_reg_n_0_[0]\ : STD_LOGIC;
  signal \y_reg_n_0_[10]\ : STD_LOGIC;
  signal \y_reg_n_0_[11]\ : STD_LOGIC;
  signal \y_reg_n_0_[12]\ : STD_LOGIC;
  signal \y_reg_n_0_[13]\ : STD_LOGIC;
  signal \y_reg_n_0_[14]\ : STD_LOGIC;
  signal \y_reg_n_0_[15]\ : STD_LOGIC;
  signal \y_reg_n_0_[16]\ : STD_LOGIC;
  signal \y_reg_n_0_[17]\ : STD_LOGIC;
  signal \y_reg_n_0_[18]\ : STD_LOGIC;
  signal \y_reg_n_0_[19]\ : STD_LOGIC;
  signal \y_reg_n_0_[1]\ : STD_LOGIC;
  signal \y_reg_n_0_[20]\ : STD_LOGIC;
  signal \y_reg_n_0_[21]\ : STD_LOGIC;
  signal \y_reg_n_0_[22]\ : STD_LOGIC;
  signal \y_reg_n_0_[23]\ : STD_LOGIC;
  signal \y_reg_n_0_[24]\ : STD_LOGIC;
  signal \y_reg_n_0_[25]\ : STD_LOGIC;
  signal \y_reg_n_0_[26]\ : STD_LOGIC;
  signal \y_reg_n_0_[27]\ : STD_LOGIC;
  signal \y_reg_n_0_[28]\ : STD_LOGIC;
  signal \y_reg_n_0_[29]\ : STD_LOGIC;
  signal \y_reg_n_0_[2]\ : STD_LOGIC;
  signal \y_reg_n_0_[30]\ : STD_LOGIC;
  signal \y_reg_n_0_[3]\ : STD_LOGIC;
  signal \y_reg_n_0_[4]\ : STD_LOGIC;
  signal \y_reg_n_0_[5]\ : STD_LOGIC;
  signal \y_reg_n_0_[6]\ : STD_LOGIC;
  signal \y_reg_n_0_[7]\ : STD_LOGIC;
  signal \y_reg_n_0_[8]\ : STD_LOGIC;
  signal \y_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_angle_acc0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_angle_cmp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_angle_cmp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_angle_cmp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_angle_cmp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_angle_cmp_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_angle_reg[15]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_angle_reg[15]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_en2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_en2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_en2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_en2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_reg[2]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_x_reg[31]_i_8__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_reg[31]_i_8__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[3]_i_3__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[3]_i_4\ : label is "soft_lutpair53";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[0]\ : label is "LOAD:0010,RUNNING:0100,IDLE:0001,DONE:1000";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_STATE_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[1]\ : label is "LOAD:0010,RUNNING:0100,IDLE:0001,DONE:1000";
  attribute KEEP of \FSM_onehot_STATE_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[2]\ : label is "LOAD:0010,RUNNING:0100,IDLE:0001,DONE:1000";
  attribute KEEP of \FSM_onehot_STATE_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[3]\ : label is "LOAD:0010,RUNNING:0100,IDLE:0001,DONE:1000";
  attribute KEEP of \FSM_onehot_STATE_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \angle[0]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \angle[10]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \angle[11]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \angle[12]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \angle[13]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \angle[14]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \angle[15]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \angle[1]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \angle[2]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \angle[3]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \angle[4]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \angle[5]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \angle[6]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \angle[7]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \angle[8]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \angle[9]_i_1__0\ : label is "soft_lutpair83";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of angle_acc0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_acc0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_acc0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_acc0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_acc0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_acc0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_acc0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_acc0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of angle_cmp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_cmp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_cmp_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_cmp_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_cmp_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_cmp_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_cmp_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_cmp_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_reg[12]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_reg[15]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_reg[4]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \angle_reg[8]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of en2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \en2_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \en2_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \iterations[0]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \iterations[1]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \iterations[2]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \iterations[3]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \iterations[4]_i_1__0\ : label is "soft_lutpair49";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \resolution_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \resolution_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \resolution_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \resolution_reg_rep[3]\ : label is "no";
  attribute SOFT_HLUTNM of \resolution_rep[1]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \resolution_rep[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \resolution_rep[3]_i_3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \x[10]_i_10__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \x[10]_i_7__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \x[10]_i_8__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \x[10]_i_9__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \x[14]_i_10__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \x[14]_i_7__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \x[14]_i_8__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \x[14]_i_9__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \x[18]_i_10__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \x[18]_i_7__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \x[18]_i_8__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \x[18]_i_9__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \x[22]_i_10__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \x[22]_i_7__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \x[22]_i_8__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \x[22]_i_9__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \x[26]_i_10__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \x[26]_i_11__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \x[26]_i_9__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \x[2]_i_6__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \x[2]_i_7__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \x[2]_i_8__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \x[30]_i_7__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \x[30]_i_8__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \x[31]_i_10__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \x[6]_i_10__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \x[6]_i_7__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \x[6]_i_8__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \x[6]_i_9__0\ : label is "soft_lutpair77";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[10]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[14]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[18]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[22]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[26]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[2]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[30]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[31]_i_8__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[6]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of y0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \y0_carry__0_i_5__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \y0_carry__0_i_6__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \y0_carry__0_i_7__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \y0_carry__0_i_8__0\ : label is "soft_lutpair73";
  attribute METHODOLOGY_DRC_VIOS of \y0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \y0_carry__1_i_5__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \y0_carry__1_i_6__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \y0_carry__1_i_7__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \y0_carry__1_i_8__0\ : label is "soft_lutpair60";
  attribute METHODOLOGY_DRC_VIOS of \y0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \y0_carry__2_i_5__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \y0_carry__2_i_6__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \y0_carry__2_i_7__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \y0_carry__2_i_8__0\ : label is "soft_lutpair62";
  attribute METHODOLOGY_DRC_VIOS of \y0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \y0_carry__3_i_5__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \y0_carry__3_i_6__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \y0_carry__3_i_7__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \y0_carry__3_i_8__0\ : label is "soft_lutpair54";
  attribute METHODOLOGY_DRC_VIOS of \y0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \y0_carry__4_i_5__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \y0_carry__4_i_6__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \y0_carry__4_i_7__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \y0_carry__4_i_8__0\ : label is "soft_lutpair65";
  attribute METHODOLOGY_DRC_VIOS of \y0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \y0_carry__6_i_5__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \y0_carry__6_i_6__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \y0_carry_i_10__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \y0_carry_i_6__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \y0_carry_i_7__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \y0_carry_i_8__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \y0_carry_i_9__0\ : label is "soft_lutpair57";
begin
  \FSM_onehot_STATE_reg[3]_0\(0) <= \^fsm_onehot_state_reg[3]_0\(0);
  done_atan1 <= \^done_atan1\;
  \out\(2 downto 0) <= \^out\(2 downto 0);
  \x_reg[0]_0\ <= \^x_reg[0]_0\;
  \x_reg[0]_1\ <= \^x_reg[0]_1\;
\FSM_onehot_STATE[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABABAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \FSM_onehot_STATE[3]_i_4_n_0\,
      I2 => \en2_carry__1_n_1\,
      I3 => \FSM_onehot_STATE[3]_i_3__0_n_0\,
      I4 => iterations_reg(4),
      I5 => \FSM_onehot_STATE_reg_n_0_[2]\,
      O => \FSM_onehot_STATE[0]_i_1__0_n_0\
    );
\FSM_onehot_STATE[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFEFEFEFE"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[3]_0\(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => start_atan0_reg_0,
      I5 => start_atan1_reg,
      O => \FSM_onehot_STATE[3]_i_1__2_n_0\
    );
\FSM_onehot_STATE[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA80"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I1 => iterations_reg(4),
      I2 => \FSM_onehot_STATE[3]_i_3__0_n_0\,
      I3 => \en2_carry__1_n_1\,
      I4 => \FSM_onehot_STATE[3]_i_4_n_0\,
      O => \^fsm_onehot_state_reg[3]_0\(0)
    );
\FSM_onehot_STATE[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iterations_reg(3),
      I1 => iterations_reg(2),
      I2 => iterations_reg(0),
      I3 => iterations_reg(1),
      O => \FSM_onehot_STATE[3]_i_3__0_n_0\
    );
\FSM_onehot_STATE[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => resolution_reg(3),
      I1 => resolution_reg(2),
      I2 => resolution_reg(0),
      I3 => resolution_reg(1),
      O => \FSM_onehot_STATE[3]_i_4_n_0\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_STATE[3]_i_1__2_n_0\,
      D => \FSM_onehot_STATE[0]_i_1__0_n_0\,
      Q => \^out\(0),
      S => rst
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_STATE[3]_i_1__2_n_0\,
      D => \^out\(0),
      Q => \^out\(1),
      R => rst
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_STATE[3]_i_1__2_n_0\,
      D => \^out\(1),
      Q => \FSM_onehot_STATE_reg_n_0_[2]\,
      R => rst
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_STATE[3]_i_1__2_n_0\,
      D => \^fsm_onehot_state_reg[3]_0\(0),
      Q => \^out\(2),
      R => rst
    );
\angle[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle_cmp(16),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[16]\,
      O => \angle[0]_i_1__0_n_0\
    );
\angle[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(10),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[26]\,
      O => \angle[10]_i_1__0_n_0\
    );
\angle[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(11),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[27]\,
      O => \angle[11]_i_1__0_n_0\
    );
\angle[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(12),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[28]\,
      O => \angle[12]_i_1__0_n_0\
    );
\angle[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(28),
      O => \angle[12]_i_3__0_n_0\
    );
\angle[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(27),
      O => \angle[12]_i_4__0_n_0\
    );
\angle[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(26),
      O => \angle[12]_i_5__0_n_0\
    );
\angle[12]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(25),
      O => \angle[12]_i_6__0_n_0\
    );
\angle[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(13),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[29]\,
      O => \angle[13]_i_1__0_n_0\
    );
\angle[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(14),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[30]\,
      O => \angle[14]_i_1__0_n_0\
    );
\angle[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[31]\,
      I1 => angle1(15),
      O => \angle[15]_i_1__0_n_0\
    );
\angle[15]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(31),
      O => \angle[15]_i_3__0_n_0\
    );
\angle[15]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(30),
      O => \angle[15]_i_4__0_n_0\
    );
\angle[15]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(29),
      O => \angle[15]_i_5__0_n_0\
    );
\angle[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(1),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[17]\,
      O => \angle[1]_i_1__0_n_0\
    );
\angle[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(2),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[18]\,
      O => \angle[2]_i_1__0_n_0\
    );
\angle[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(3),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[19]\,
      O => \angle[3]_i_1__0_n_0\
    );
\angle[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(4),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[20]\,
      O => \angle[4]_i_1__0_n_0\
    );
\angle[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(16),
      O => \angle[4]_i_3__0_n_0\
    );
\angle[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(20),
      O => \angle[4]_i_4__0_n_0\
    );
\angle[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(19),
      O => \angle[4]_i_5__0_n_0\
    );
\angle[4]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(18),
      O => \angle[4]_i_6__0_n_0\
    );
\angle[4]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(17),
      O => \angle[4]_i_7__0_n_0\
    );
\angle[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(5),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[21]\,
      O => \angle[5]_i_1__0_n_0\
    );
\angle[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(6),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[22]\,
      O => \angle[6]_i_1__0_n_0\
    );
\angle[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(7),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[23]\,
      O => \angle[7]_i_1__0_n_0\
    );
\angle[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(8),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[24]\,
      O => \angle[8]_i_1__0_n_0\
    );
\angle[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(24),
      O => \angle[8]_i_3__0_n_0\
    );
\angle[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(23),
      O => \angle[8]_i_4__0_n_0\
    );
\angle[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(22),
      O => \angle[8]_i_5__0_n_0\
    );
\angle[8]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => angle_cmp(21),
      O => \angle[8]_i_6__0_n_0\
    );
\angle[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle1(9),
      I1 => \angle_acc_reg_n_0_[31]\,
      I2 => \angle_acc_reg_n_0_[25]\,
      O => \angle[9]_i_1__0_n_0\
    );
angle_acc0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => angle_acc0_carry_n_0,
      CO(2) => angle_acc0_carry_n_1,
      CO(1) => angle_acc0_carry_n_2,
      CO(0) => angle_acc0_carry_n_3,
      CYINIT => \angle_acc_reg_n_0_[0]\,
      DI(3) => \angle_acc_reg_n_0_[3]\,
      DI(2) => \angle_acc_reg_n_0_[2]\,
      DI(1) => \angle_acc_reg_n_0_[1]\,
      DI(0) => \angle_acc0_carry_i_1__0_n_0\,
      O(3 downto 0) => angle_acc(3 downto 0),
      S(3) => \angle_acc0_carry_i_2__0_n_0\,
      S(2) => \angle_acc0_carry_i_3__0_n_0\,
      S(1) => \angle_acc0_carry_i_4__0_n_0\,
      S(0) => \angle_acc0_carry_i_5__0_n_0\
    );
\angle_acc0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => angle_acc0_carry_n_0,
      CO(3) => \angle_acc0_carry__0_n_0\,
      CO(2) => \angle_acc0_carry__0_n_1\,
      CO(1) => \angle_acc0_carry__0_n_2\,
      CO(0) => \angle_acc0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \angle_acc_reg_n_0_[7]\,
      DI(2) => \angle_acc_reg_n_0_[6]\,
      DI(1) => \angle_acc_reg_n_0_[5]\,
      DI(0) => \angle_acc_reg_n_0_[4]\,
      O(3 downto 0) => angle_acc(7 downto 4),
      S(3) => \angle_acc0_carry__0_i_1__0_n_0\,
      S(2) => \angle_acc0_carry__0_i_2__0_n_0\,
      S(1) => \angle_acc0_carry__0_i_3__0_n_0\,
      S(0) => \angle_acc0_carry__0_i_4__0_n_0\
    );
\angle_acc0_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65959AA59A6A655A"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(2),
      I3 => resolution(0),
      I4 => resolution(1),
      I5 => \angle_acc_reg_n_0_[7]\,
      O => \angle_acc0_carry__0_i_1__0_n_0\
    );
\angle_acc0_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99955A59666AA5A6"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(0),
      I3 => resolution(1),
      I4 => resolution(2),
      I5 => \angle_acc_reg_n_0_[6]\,
      O => \angle_acc0_carry__0_i_2__0_n_0\
    );
\angle_acc0_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A56A55665A95AA"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(2),
      I3 => resolution(0),
      I4 => resolution(1),
      I5 => \angle_acc_reg_n_0_[5]\,
      O => \angle_acc0_carry__0_i_3__0_n_0\
    );
\angle_acc0_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A55659565AA9A6A"
    )
        port map (
      I0 => \in\,
      I1 => resolution(1),
      I2 => resolution(3),
      I3 => resolution(2),
      I4 => resolution(0),
      I5 => \angle_acc_reg_n_0_[4]\,
      O => \angle_acc0_carry__0_i_4__0_n_0\
    );
\angle_acc0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_acc0_carry__0_n_0\,
      CO(3) => \angle_acc0_carry__1_n_0\,
      CO(2) => \angle_acc0_carry__1_n_1\,
      CO(1) => \angle_acc0_carry__1_n_2\,
      CO(0) => \angle_acc0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \angle_acc_reg_n_0_[11]\,
      DI(2) => \angle_acc_reg_n_0_[10]\,
      DI(1) => \angle_acc_reg_n_0_[9]\,
      DI(0) => \angle_acc_reg_n_0_[8]\,
      O(3 downto 0) => angle_acc(11 downto 8),
      S(3) => \angle_acc0_carry__1_i_1__0_n_0\,
      S(2) => \angle_acc0_carry__1_i_2__0_n_0\,
      S(1) => \angle_acc0_carry__1_i_3__0_n_0\,
      S(0) => \angle_acc0_carry__1_i_4__0_n_0\
    );
\angle_acc0_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55695A59AA96A5A6"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(2),
      I3 => resolution(1),
      I4 => resolution(0),
      I5 => \angle_acc_reg_n_0_[11]\,
      O => \angle_acc0_carry__1_i_1__0_n_0\
    );
\angle_acc0_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59695955A696A6AA"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(2),
      I3 => resolution(0),
      I4 => resolution(1),
      I5 => \angle_acc_reg_n_0_[10]\,
      O => \angle_acc0_carry__1_i_2__0_n_0\
    );
\angle_acc0_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"696559A5969AA65A"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(2),
      I3 => resolution(1),
      I4 => resolution(0),
      I5 => \angle_acc_reg_n_0_[9]\,
      O => \angle_acc0_carry__1_i_3__0_n_0\
    );
\angle_acc0_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"599566A9A66A9956"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(2),
      I3 => resolution(1),
      I4 => resolution(0),
      I5 => \angle_acc_reg_n_0_[8]\,
      O => \angle_acc0_carry__1_i_4__0_n_0\
    );
\angle_acc0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_acc0_carry__1_n_0\,
      CO(3) => \angle_acc0_carry__2_n_0\,
      CO(2) => \angle_acc0_carry__2_n_1\,
      CO(1) => \angle_acc0_carry__2_n_2\,
      CO(0) => \angle_acc0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \angle_acc_reg_n_0_[15]\,
      DI(2) => \angle_acc_reg_n_0_[14]\,
      DI(1) => \angle_acc_reg_n_0_[13]\,
      DI(0) => \angle_acc_reg_n_0_[12]\,
      O(3 downto 0) => angle_acc(15 downto 12),
      S(3) => \angle_acc0_carry__2_i_1__0_n_0\,
      S(2) => \angle_acc0_carry__2_i_2__0_n_0\,
      S(1) => \angle_acc0_carry__2_i_3__0_n_0\,
      S(0) => \angle_acc0_carry__2_i_4__0_n_0\
    );
\angle_acc0_carry__2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556A65AAAA959A"
    )
        port map (
      I0 => \in\,
      I1 => resolution(1),
      I2 => resolution(0),
      I3 => resolution(2),
      I4 => resolution(3),
      I5 => \angle_acc_reg_n_0_[15]\,
      O => \angle_acc0_carry__2_i_1__0_n_0\
    );
\angle_acc0_carry__2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A955AAAA56AA"
    )
        port map (
      I0 => \in\,
      I1 => resolution(0),
      I2 => resolution(1),
      I3 => resolution(2),
      I4 => resolution(3),
      I5 => \angle_acc_reg_n_0_[14]\,
      O => \angle_acc0_carry__2_i_2__0_n_0\
    );
\angle_acc0_carry__2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66655559999AAAA6"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(2),
      I3 => resolution(0),
      I4 => resolution(1),
      I5 => \angle_acc_reg_n_0_[13]\,
      O => \angle_acc0_carry__2_i_3__0_n_0\
    );
\angle_acc0_carry__2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65555A699AAAA596"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(2),
      I3 => resolution(0),
      I4 => resolution(1),
      I5 => \angle_acc_reg_n_0_[12]\,
      O => \angle_acc0_carry__2_i_4__0_n_0\
    );
\angle_acc0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_acc0_carry__2_n_0\,
      CO(3) => \angle_acc0_carry__3_n_0\,
      CO(2) => \angle_acc0_carry__3_n_1\,
      CO(1) => \angle_acc0_carry__3_n_2\,
      CO(0) => \angle_acc0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \angle_acc_reg_n_0_[19]\,
      DI(2) => \angle_acc_reg_n_0_[18]\,
      DI(1) => \angle_acc_reg_n_0_[17]\,
      DI(0) => \angle_acc_reg_n_0_[16]\,
      O(3 downto 0) => angle_acc(19 downto 16),
      S(3) => \angle_acc0_carry__3_i_1__0_n_0\,
      S(2) => \angle_acc0_carry__3_i_2__0_n_0\,
      S(1) => \angle_acc0_carry__3_i_3__0_n_0\,
      S(0) => \angle_acc0_carry__3_i_4__0_n_0\
    );
\angle_acc0_carry__3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555666AAAAA999"
    )
        port map (
      I0 => \in\,
      I1 => resolution(2),
      I2 => resolution(1),
      I3 => resolution(0),
      I4 => resolution(3),
      I5 => \angle_acc_reg_n_0_[19]\,
      O => \angle_acc0_carry__3_i_1__0_n_0\
    );
\angle_acc0_carry__3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556566AAAA9A99"
    )
        port map (
      I0 => \in\,
      I1 => resolution(2),
      I2 => resolution(1),
      I3 => resolution(0),
      I4 => resolution(3),
      I5 => \angle_acc_reg_n_0_[18]\,
      O => \angle_acc0_carry__3_i_2__0_n_0\
    );
\angle_acc0_carry__3_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A9AAAAA956"
    )
        port map (
      I0 => \in\,
      I1 => resolution(0),
      I2 => resolution(1),
      I3 => resolution(2),
      I4 => resolution(3),
      I5 => \angle_acc_reg_n_0_[17]\,
      O => \angle_acc0_carry__3_i_3__0_n_0\
    );
\angle_acc0_carry__3_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555A96AAAAA569"
    )
        port map (
      I0 => \in\,
      I1 => resolution(0),
      I2 => resolution(1),
      I3 => resolution(2),
      I4 => resolution(3),
      I5 => \angle_acc_reg_n_0_[16]\,
      O => \angle_acc0_carry__3_i_4__0_n_0\
    );
\angle_acc0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_acc0_carry__3_n_0\,
      CO(3) => \angle_acc0_carry__4_n_0\,
      CO(2) => \angle_acc0_carry__4_n_1\,
      CO(1) => \angle_acc0_carry__4_n_2\,
      CO(0) => \angle_acc0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \angle_acc0_carry__4_i_1__0_n_0\,
      DI(2) => \angle_acc0_carry__4_i_2__0_n_0\,
      DI(1) => \angle_acc_reg_n_0_[21]\,
      DI(0) => \angle_acc_reg_n_0_[20]\,
      O(3 downto 0) => angle_acc(23 downto 20),
      S(3) => \angle_acc0_carry__4_i_3__0_n_0\,
      S(2) => \angle_acc0_carry__4_i_4__0_n_0\,
      S(1) => \angle_acc0_carry__4_i_5__0_n_0\,
      S(0) => \angle_acc0_carry__4_i_6__0_n_0\
    );
\angle_acc0_carry__4_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in\,
      O => \angle_acc0_carry__4_i_1__0_n_0\
    );
\angle_acc0_carry__4_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in\,
      O => \angle_acc0_carry__4_i_2__0_n_0\
    );
\angle_acc0_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => \angle_acc_reg_n_0_[23]\,
      O => \angle_acc0_carry__4_i_3__0_n_0\
    );
\angle_acc0_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => \angle_acc_reg_n_0_[22]\,
      O => \angle_acc0_carry__4_i_4__0_n_0\
    );
\angle_acc0_carry__4_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAA9"
    )
        port map (
      I0 => \in\,
      I1 => resolution(2),
      I2 => resolution(1),
      I3 => resolution(0),
      I4 => resolution(3),
      I5 => \angle_acc_reg_n_0_[21]\,
      O => \angle_acc0_carry__4_i_5__0_n_0\
    );
\angle_acc0_carry__4_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555565AAAAAA9A"
    )
        port map (
      I0 => \in\,
      I1 => resolution(2),
      I2 => resolution(0),
      I3 => resolution(1),
      I4 => resolution(3),
      I5 => \angle_acc_reg_n_0_[20]\,
      O => \angle_acc0_carry__4_i_6__0_n_0\
    );
\angle_acc0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_acc0_carry__4_n_0\,
      CO(3) => \angle_acc0_carry__5_n_0\,
      CO(2) => \angle_acc0_carry__5_n_1\,
      CO(1) => \angle_acc0_carry__5_n_2\,
      CO(0) => \angle_acc0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \angle_acc0_carry__5_i_1__0_n_0\,
      DI(2) => \angle_acc0_carry__5_i_2__0_n_0\,
      DI(1) => \angle_acc0_carry__5_i_3__0_n_0\,
      DI(0) => \angle_acc0_carry__5_i_4__0_n_0\,
      O(3 downto 0) => angle_acc(27 downto 24),
      S(3) => \angle_acc0_carry__5_i_5__0_n_0\,
      S(2) => \angle_acc0_carry__5_i_6__0_n_0\,
      S(1) => \angle_acc0_carry__5_i_7__0_n_0\,
      S(0) => \angle_acc0_carry__5_i_8__0_n_0\
    );
\angle_acc0_carry__5_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in\,
      O => \angle_acc0_carry__5_i_1__0_n_0\
    );
\angle_acc0_carry__5_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in\,
      O => \angle_acc0_carry__5_i_2__0_n_0\
    );
\angle_acc0_carry__5_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in\,
      O => \angle_acc0_carry__5_i_3__0_n_0\
    );
\angle_acc0_carry__5_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in\,
      O => \angle_acc0_carry__5_i_4__0_n_0\
    );
\angle_acc0_carry__5_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => \angle_acc_reg_n_0_[27]\,
      O => \angle_acc0_carry__5_i_5__0_n_0\
    );
\angle_acc0_carry__5_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => \angle_acc_reg_n_0_[26]\,
      O => \angle_acc0_carry__5_i_6__0_n_0\
    );
\angle_acc0_carry__5_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => \angle_acc_reg_n_0_[25]\,
      O => \angle_acc0_carry__5_i_7__0_n_0\
    );
\angle_acc0_carry__5_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => \angle_acc_reg_n_0_[24]\,
      O => \angle_acc0_carry__5_i_8__0_n_0\
    );
\angle_acc0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_acc0_carry__5_n_0\,
      CO(3) => \NLW_angle_acc0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \angle_acc0_carry__6_n_1\,
      CO(1) => \angle_acc0_carry__6_n_2\,
      CO(0) => \angle_acc0_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \angle_acc0_carry__6_i_1__0_n_0\,
      DI(1) => \angle_acc0_carry__6_i_2__0_n_0\,
      DI(0) => \angle_acc0_carry__6_i_3__0_n_0\,
      O(3 downto 0) => angle_acc(31 downto 28),
      S(3) => \angle_acc0_carry__6_i_4__0_n_0\,
      S(2) => \angle_acc0_carry__6_i_5__0_n_0\,
      S(1) => \angle_acc0_carry__6_i_6__0_n_0\,
      S(0) => \angle_acc0_carry__6_i_7__0_n_0\
    );
\angle_acc0_carry__6_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in\,
      O => \angle_acc0_carry__6_i_1__0_n_0\
    );
\angle_acc0_carry__6_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in\,
      O => \angle_acc0_carry__6_i_2__0_n_0\
    );
\angle_acc0_carry__6_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in\,
      O => \angle_acc0_carry__6_i_3__0_n_0\
    );
\angle_acc0_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => \angle_acc_reg_n_0_[31]\,
      O => \angle_acc0_carry__6_i_4__0_n_0\
    );
\angle_acc0_carry__6_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => \angle_acc_reg_n_0_[30]\,
      O => \angle_acc0_carry__6_i_5__0_n_0\
    );
\angle_acc0_carry__6_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => \angle_acc_reg_n_0_[29]\,
      O => \angle_acc0_carry__6_i_6__0_n_0\
    );
\angle_acc0_carry__6_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => \angle_acc_reg_n_0_[28]\,
      O => \angle_acc0_carry__6_i_7__0_n_0\
    );
\angle_acc0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in\,
      O => \angle_acc0_carry_i_1__0_n_0\
    );
\angle_acc0_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5965A569A69A5A96"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(2),
      I3 => resolution(0),
      I4 => resolution(1),
      I5 => \angle_acc_reg_n_0_[3]\,
      O => \angle_acc0_carry_i_2__0_n_0\
    );
\angle_acc0_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65965A999A69A566"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(2),
      I3 => resolution(0),
      I4 => resolution(1),
      I5 => \angle_acc_reg_n_0_[2]\,
      O => \angle_acc0_carry_i_3__0_n_0\
    );
\angle_acc0_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A56A9A655A95659A"
    )
        port map (
      I0 => \in\,
      I1 => resolution(3),
      I2 => resolution(2),
      I3 => resolution(0),
      I4 => resolution(1),
      I5 => \angle_acc_reg_n_0_[1]\,
      O => \angle_acc0_carry_i_4__0_n_0\
    );
\angle_acc0_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB1C"
    )
        port map (
      I0 => resolution(3),
      I1 => resolution(2),
      I2 => resolution(0),
      I3 => resolution(1),
      O => \angle_acc0_carry_i_5__0_n_0\
    );
\angle_acc[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst,
      I1 => \^x_reg[0]_1\,
      O => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc[31]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \^x_reg[0]_0\,
      I1 => \x[31]_i_3__0_n_0\,
      I2 => \x[31]_i_4__0_n_0\,
      I3 => \x[31]_i_5__0_n_0\,
      I4 => \x[31]_i_6__0_n_0\,
      O => \angle_acc[31]_i_2__0_n_0\
    );
\angle_acc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(0),
      Q => \angle_acc_reg_n_0_[0]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(10),
      Q => \angle_acc_reg_n_0_[10]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(11),
      Q => \angle_acc_reg_n_0_[11]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(12),
      Q => \angle_acc_reg_n_0_[12]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(13),
      Q => \angle_acc_reg_n_0_[13]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(14),
      Q => \angle_acc_reg_n_0_[14]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(15),
      Q => \angle_acc_reg_n_0_[15]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(16),
      Q => \angle_acc_reg_n_0_[16]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(17),
      Q => \angle_acc_reg_n_0_[17]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(18),
      Q => \angle_acc_reg_n_0_[18]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(19),
      Q => \angle_acc_reg_n_0_[19]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(1),
      Q => \angle_acc_reg_n_0_[1]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(20),
      Q => \angle_acc_reg_n_0_[20]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(21),
      Q => \angle_acc_reg_n_0_[21]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(22),
      Q => \angle_acc_reg_n_0_[22]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(23),
      Q => \angle_acc_reg_n_0_[23]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(24),
      Q => \angle_acc_reg_n_0_[24]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(25),
      Q => \angle_acc_reg_n_0_[25]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(26),
      Q => \angle_acc_reg_n_0_[26]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(27),
      Q => \angle_acc_reg_n_0_[27]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(28),
      Q => \angle_acc_reg_n_0_[28]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(29),
      Q => \angle_acc_reg_n_0_[29]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(2),
      Q => \angle_acc_reg_n_0_[2]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(30),
      Q => \angle_acc_reg_n_0_[30]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(31),
      Q => \angle_acc_reg_n_0_[31]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(3),
      Q => \angle_acc_reg_n_0_[3]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(4),
      Q => \angle_acc_reg_n_0_[4]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(5),
      Q => \angle_acc_reg_n_0_[5]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(6),
      Q => \angle_acc_reg_n_0_[6]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(7),
      Q => \angle_acc_reg_n_0_[7]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(8),
      Q => \angle_acc_reg_n_0_[8]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
\angle_acc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \angle_acc[31]_i_2__0_n_0\,
      D => angle_acc(9),
      Q => \angle_acc_reg_n_0_[9]\,
      R => \angle_acc[31]_i_1__0_n_0\
    );
angle_cmp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => angle_cmp_carry_n_0,
      CO(2) => angle_cmp_carry_n_1,
      CO(1) => angle_cmp_carry_n_2,
      CO(0) => angle_cmp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => NLW_angle_cmp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \angle_cmp_carry_i_1__0_n_0\,
      S(2) => \angle_cmp_carry_i_2__0_n_0\,
      S(1) => \angle_cmp_carry_i_3__0_n_0\,
      S(0) => \angle_acc_reg_n_0_[0]\
    );
\angle_cmp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => angle_cmp_carry_n_0,
      CO(3) => \angle_cmp_carry__0_n_0\,
      CO(2) => \angle_cmp_carry__0_n_1\,
      CO(1) => \angle_cmp_carry__0_n_2\,
      CO(0) => \angle_cmp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_angle_cmp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \angle_cmp_carry__0_i_1__0_n_0\,
      S(2) => \angle_cmp_carry__0_i_2__0_n_0\,
      S(1) => \angle_cmp_carry__0_i_3__0_n_0\,
      S(0) => \angle_cmp_carry__0_i_4__0_n_0\
    );
\angle_cmp_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[7]\,
      O => \angle_cmp_carry__0_i_1__0_n_0\
    );
\angle_cmp_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[6]\,
      O => \angle_cmp_carry__0_i_2__0_n_0\
    );
\angle_cmp_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[5]\,
      O => \angle_cmp_carry__0_i_3__0_n_0\
    );
\angle_cmp_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[4]\,
      O => \angle_cmp_carry__0_i_4__0_n_0\
    );
\angle_cmp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_cmp_carry__0_n_0\,
      CO(3) => \angle_cmp_carry__1_n_0\,
      CO(2) => \angle_cmp_carry__1_n_1\,
      CO(1) => \angle_cmp_carry__1_n_2\,
      CO(0) => \angle_cmp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_angle_cmp_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \angle_cmp_carry__1_i_1__0_n_0\,
      S(2) => \angle_cmp_carry__1_i_2__0_n_0\,
      S(1) => \angle_cmp_carry__1_i_3__0_n_0\,
      S(0) => \angle_cmp_carry__1_i_4__0_n_0\
    );
\angle_cmp_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[11]\,
      O => \angle_cmp_carry__1_i_1__0_n_0\
    );
\angle_cmp_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[10]\,
      O => \angle_cmp_carry__1_i_2__0_n_0\
    );
\angle_cmp_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[9]\,
      O => \angle_cmp_carry__1_i_3__0_n_0\
    );
\angle_cmp_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[8]\,
      O => \angle_cmp_carry__1_i_4__0_n_0\
    );
\angle_cmp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_cmp_carry__1_n_0\,
      CO(3) => \angle_cmp_carry__2_n_0\,
      CO(2) => \angle_cmp_carry__2_n_1\,
      CO(1) => \angle_cmp_carry__2_n_2\,
      CO(0) => \angle_cmp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_angle_cmp_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \angle_cmp_carry__2_i_1__0_n_0\,
      S(2) => \angle_cmp_carry__2_i_2__0_n_0\,
      S(1) => \angle_cmp_carry__2_i_3__0_n_0\,
      S(0) => \angle_cmp_carry__2_i_4__0_n_0\
    );
\angle_cmp_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[15]\,
      O => \angle_cmp_carry__2_i_1__0_n_0\
    );
\angle_cmp_carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[14]\,
      O => \angle_cmp_carry__2_i_2__0_n_0\
    );
\angle_cmp_carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[13]\,
      O => \angle_cmp_carry__2_i_3__0_n_0\
    );
\angle_cmp_carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[12]\,
      O => \angle_cmp_carry__2_i_4__0_n_0\
    );
\angle_cmp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_cmp_carry__2_n_0\,
      CO(3) => \angle_cmp_carry__3_n_0\,
      CO(2) => \angle_cmp_carry__3_n_1\,
      CO(1) => \angle_cmp_carry__3_n_2\,
      CO(0) => \angle_cmp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => angle_cmp(19 downto 16),
      S(3) => \angle_cmp_carry__3_i_1__0_n_0\,
      S(2) => \angle_cmp_carry__3_i_2__0_n_0\,
      S(1) => \angle_cmp_carry__3_i_3__0_n_0\,
      S(0) => \angle_cmp_carry__3_i_4__0_n_0\
    );
\angle_cmp_carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[19]\,
      O => \angle_cmp_carry__3_i_1__0_n_0\
    );
\angle_cmp_carry__3_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[18]\,
      O => \angle_cmp_carry__3_i_2__0_n_0\
    );
\angle_cmp_carry__3_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[17]\,
      O => \angle_cmp_carry__3_i_3__0_n_0\
    );
\angle_cmp_carry__3_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[16]\,
      O => \angle_cmp_carry__3_i_4__0_n_0\
    );
\angle_cmp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_cmp_carry__3_n_0\,
      CO(3) => \angle_cmp_carry__4_n_0\,
      CO(2) => \angle_cmp_carry__4_n_1\,
      CO(1) => \angle_cmp_carry__4_n_2\,
      CO(0) => \angle_cmp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => angle_cmp(23 downto 20),
      S(3) => \angle_cmp_carry__4_i_1__0_n_0\,
      S(2) => \angle_cmp_carry__4_i_2__0_n_0\,
      S(1) => \angle_cmp_carry__4_i_3__0_n_0\,
      S(0) => \angle_cmp_carry__4_i_4__0_n_0\
    );
\angle_cmp_carry__4_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[23]\,
      O => \angle_cmp_carry__4_i_1__0_n_0\
    );
\angle_cmp_carry__4_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[22]\,
      O => \angle_cmp_carry__4_i_2__0_n_0\
    );
\angle_cmp_carry__4_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[21]\,
      O => \angle_cmp_carry__4_i_3__0_n_0\
    );
\angle_cmp_carry__4_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[20]\,
      O => \angle_cmp_carry__4_i_4__0_n_0\
    );
\angle_cmp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_cmp_carry__4_n_0\,
      CO(3) => \angle_cmp_carry__5_n_0\,
      CO(2) => \angle_cmp_carry__5_n_1\,
      CO(1) => \angle_cmp_carry__5_n_2\,
      CO(0) => \angle_cmp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => angle_cmp(27 downto 24),
      S(3) => \angle_cmp_carry__5_i_1__0_n_0\,
      S(2) => \angle_cmp_carry__5_i_2__0_n_0\,
      S(1) => \angle_cmp_carry__5_i_3__0_n_0\,
      S(0) => \angle_cmp_carry__5_i_4__0_n_0\
    );
\angle_cmp_carry__5_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[27]\,
      O => \angle_cmp_carry__5_i_1__0_n_0\
    );
\angle_cmp_carry__5_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[26]\,
      O => \angle_cmp_carry__5_i_2__0_n_0\
    );
\angle_cmp_carry__5_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[25]\,
      O => \angle_cmp_carry__5_i_3__0_n_0\
    );
\angle_cmp_carry__5_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[24]\,
      O => \angle_cmp_carry__5_i_4__0_n_0\
    );
\angle_cmp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_cmp_carry__5_n_0\,
      CO(3) => \NLW_angle_cmp_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \angle_cmp_carry__6_n_1\,
      CO(1) => \angle_cmp_carry__6_n_2\,
      CO(0) => \angle_cmp_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => angle_cmp(31 downto 28),
      S(3) => \angle_cmp_carry__6_i_1__0_n_0\,
      S(2) => \angle_cmp_carry__6_i_2__0_n_0\,
      S(1) => \angle_cmp_carry__6_i_3__0_n_0\,
      S(0) => \angle_cmp_carry__6_i_4__0_n_0\
    );
\angle_cmp_carry__6_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[31]\,
      O => \angle_cmp_carry__6_i_1__0_n_0\
    );
\angle_cmp_carry__6_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[30]\,
      O => \angle_cmp_carry__6_i_2__0_n_0\
    );
\angle_cmp_carry__6_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[29]\,
      O => \angle_cmp_carry__6_i_3__0_n_0\
    );
\angle_cmp_carry__6_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[28]\,
      O => \angle_cmp_carry__6_i_4__0_n_0\
    );
\angle_cmp_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[3]\,
      O => \angle_cmp_carry_i_1__0_n_0\
    );
\angle_cmp_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[2]\,
      O => \angle_cmp_carry_i_2__0_n_0\
    );
\angle_cmp_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \angle_acc_reg_n_0_[1]\,
      O => \angle_cmp_carry_i_3__0_n_0\
    );
\angle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[0]_i_1__0_n_0\,
      Q => \acl_axis_norm_reg[15]\(0),
      R => rst
    );
\angle_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[10]_i_1__0_n_0\,
      Q => \acl_axis_norm_reg[15]\(10),
      R => rst
    );
\angle_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[11]_i_1__0_n_0\,
      Q => \acl_axis_norm_reg[15]\(11),
      R => rst
    );
\angle_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[12]_i_1__0_n_0\,
      Q => \acl_axis_norm_reg[15]\(12),
      R => rst
    );
\angle_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_reg[8]_i_2__0_n_0\,
      CO(3) => \angle_reg[12]_i_2__0_n_0\,
      CO(2) => \angle_reg[12]_i_2__0_n_1\,
      CO(1) => \angle_reg[12]_i_2__0_n_2\,
      CO(0) => \angle_reg[12]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => angle1(12 downto 9),
      S(3) => \angle[12]_i_3__0_n_0\,
      S(2) => \angle[12]_i_4__0_n_0\,
      S(1) => \angle[12]_i_5__0_n_0\,
      S(0) => \angle[12]_i_6__0_n_0\
    );
\angle_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[13]_i_1__0_n_0\,
      Q => \acl_axis_norm_reg[15]\(13),
      R => rst
    );
\angle_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[14]_i_1__0_n_0\,
      Q => \acl_axis_norm_reg[15]\(14),
      R => rst
    );
\angle_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[15]_i_1__0_n_0\,
      Q => \acl_axis_norm_reg[15]\(15),
      R => rst
    );
\angle_reg[15]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_reg[12]_i_2__0_n_0\,
      CO(3 downto 2) => \NLW_angle_reg[15]_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \angle_reg[15]_i_2__0_n_2\,
      CO(0) => \angle_reg[15]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_angle_reg[15]_i_2__0_O_UNCONNECTED\(3),
      O(2 downto 0) => angle1(15 downto 13),
      S(3) => '0',
      S(2) => \angle[15]_i_3__0_n_0\,
      S(1) => \angle[15]_i_4__0_n_0\,
      S(0) => \angle[15]_i_5__0_n_0\
    );
\angle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[1]_i_1__0_n_0\,
      Q => \acl_axis_norm_reg[15]\(1),
      R => rst
    );
\angle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[2]_i_1__0_n_0\,
      Q => \acl_axis_norm_reg[15]\(2),
      R => rst
    );
\angle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[3]_i_1__0_n_0\,
      Q => \acl_axis_norm_reg[15]\(3),
      R => rst
    );
\angle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[4]_i_1__0_n_0\,
      Q => \acl_axis_norm_reg[15]\(4),
      R => rst
    );
\angle_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \angle_reg[4]_i_2__0_n_0\,
      CO(2) => \angle_reg[4]_i_2__0_n_1\,
      CO(1) => \angle_reg[4]_i_2__0_n_2\,
      CO(0) => \angle_reg[4]_i_2__0_n_3\,
      CYINIT => \angle[4]_i_3__0_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => angle1(4 downto 1),
      S(3) => \angle[4]_i_4__0_n_0\,
      S(2) => \angle[4]_i_5__0_n_0\,
      S(1) => \angle[4]_i_6__0_n_0\,
      S(0) => \angle[4]_i_7__0_n_0\
    );
\angle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[5]_i_1__0_n_0\,
      Q => \acl_axis_norm_reg[15]\(5),
      R => rst
    );
\angle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[6]_i_1__0_n_0\,
      Q => \acl_axis_norm_reg[15]\(6),
      R => rst
    );
\angle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[7]_i_1__0_n_0\,
      Q => \acl_axis_norm_reg[15]\(7),
      R => rst
    );
\angle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[8]_i_1__0_n_0\,
      Q => \acl_axis_norm_reg[15]\(8),
      R => rst
    );
\angle_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \angle_reg[4]_i_2__0_n_0\,
      CO(3) => \angle_reg[8]_i_2__0_n_0\,
      CO(2) => \angle_reg[8]_i_2__0_n_1\,
      CO(1) => \angle_reg[8]_i_2__0_n_2\,
      CO(0) => \angle_reg[8]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => angle1(8 downto 5),
      S(3) => \angle[8]_i_3__0_n_0\,
      S(2) => \angle[8]_i_4__0_n_0\,
      S(1) => \angle[8]_i_5__0_n_0\,
      S(0) => \angle[8]_i_6__0_n_0\
    );
\angle_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(2),
      D => \angle[9]_i_1__0_n_0\,
      Q => \acl_axis_norm_reg[15]\(9),
      R => rst
    );
done_atan1_latch_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
        port map (
      I0 => \^done_atan1\,
      I1 => done_atan1_latch,
      I2 => done_atan0_latch,
      I3 => rst,
      O => done_atan1_latch_reg
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_STATE_reg[0]_1\,
      Q => \^done_atan1\,
      R => rst
    );
en2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => en2_carry_n_0,
      CO(2) => en2_carry_n_1,
      CO(1) => en2_carry_n_2,
      CO(0) => en2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_en2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \en2_carry_i_1__0_n_0\,
      S(2) => \en2_carry_i_2__0_n_0\,
      S(1) => \en2_carry_i_3__0_n_0\,
      S(0) => \en2_carry_i_4__0_n_0\
    );
\en2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => en2_carry_n_0,
      CO(3) => \en2_carry__0_n_0\,
      CO(2) => \en2_carry__0_n_1\,
      CO(1) => \en2_carry__0_n_2\,
      CO(0) => \en2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_en2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \en2_carry__0_i_1__0_n_0\,
      S(2) => \en2_carry__0_i_2__0_n_0\,
      S(1) => \en2_carry__0_i_3__0_n_0\,
      S(0) => \en2_carry__0_i_4__0_n_0\
    );
\en2_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \y_reg_n_0_[21]\,
      I1 => \y_reg_n_0_[22]\,
      I2 => \y_reg_n_0_[23]\,
      O => \en2_carry__0_i_1__0_n_0\
    );
\en2_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \y_reg_n_0_[19]\,
      I1 => \y_reg_n_0_[20]\,
      I2 => \y_reg_n_0_[18]\,
      O => \en2_carry__0_i_2__0_n_0\
    );
\en2_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \y_reg_n_0_[15]\,
      I1 => \y_reg_n_0_[16]\,
      I2 => \y_reg_n_0_[17]\,
      O => \en2_carry__0_i_3__0_n_0\
    );
\en2_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \y_reg_n_0_[13]\,
      I1 => \y_reg_n_0_[14]\,
      I2 => \y_reg_n_0_[12]\,
      O => \en2_carry__0_i_4__0_n_0\
    );
\en2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \en2_carry__0_n_0\,
      CO(3) => \NLW_en2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \en2_carry__1_n_1\,
      CO(1) => \en2_carry__1_n_2\,
      CO(0) => \en2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_en2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \en2_carry__1_i_1__0_n_0\,
      S(1) => \en2_carry__1_i_2__0_n_0\,
      S(0) => \en2_carry__1_i_3__0_n_0\
    );
\en2_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_n_0_[30]\,
      I1 => \in\,
      O => \en2_carry__1_i_1__0_n_0\
    );
\en2_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \y_reg_n_0_[27]\,
      I1 => \y_reg_n_0_[28]\,
      I2 => \y_reg_n_0_[29]\,
      O => \en2_carry__1_i_2__0_n_0\
    );
\en2_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \y_reg_n_0_[25]\,
      I1 => \y_reg_n_0_[26]\,
      I2 => \y_reg_n_0_[24]\,
      O => \en2_carry__1_i_3__0_n_0\
    );
\en2_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \y_reg_n_0_[9]\,
      I1 => \y_reg_n_0_[10]\,
      I2 => \y_reg_n_0_[11]\,
      O => \en2_carry_i_1__0_n_0\
    );
\en2_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \y_reg_n_0_[6]\,
      I1 => \y_reg_n_0_[8]\,
      I2 => \y_reg_n_0_[7]\,
      O => \en2_carry_i_2__0_n_0\
    );
\en2_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \y_reg_n_0_[3]\,
      I1 => \y_reg_n_0_[4]\,
      I2 => \y_reg_n_0_[5]\,
      O => \en2_carry_i_3__0_n_0\
    );
\en2_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \y_reg_n_0_[1]\,
      I1 => \y_reg_n_0_[2]\,
      I2 => \y_reg_n_0_[0]\,
      O => \en2_carry_i_4__0_n_0\
    );
en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_STATE_reg[0]_0\,
      Q => \^x_reg[0]_0\,
      R => rst
    );
\iterations[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => iterations_reg(0),
      O => \p_0_in__2\(0)
    );
\iterations[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => iterations_reg(0),
      I1 => iterations_reg(1),
      O => \p_0_in__2\(1)
    );
\iterations[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => iterations_reg(2),
      I1 => iterations_reg(0),
      I2 => iterations_reg(1),
      O => \p_0_in__2\(2)
    );
\iterations[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => iterations_reg(1),
      I1 => iterations_reg(0),
      I2 => iterations_reg(2),
      I3 => iterations_reg(3),
      O => \p_0_in__2\(3)
    );
\iterations[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => iterations_reg(4),
      I1 => iterations_reg(1),
      I2 => iterations_reg(0),
      I3 => iterations_reg(2),
      I4 => iterations_reg(3),
      O => \p_0_in__2\(4)
    );
\iterations_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__2\(0),
      Q => iterations_reg(0),
      R => iterations
    );
\iterations_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__2\(1),
      Q => iterations_reg(1),
      R => iterations
    );
\iterations_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__2\(2),
      Q => iterations_reg(2),
      R => iterations
    );
\iterations_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__2\(3),
      Q => iterations_reg(3),
      R => iterations
    );
\iterations_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__2\(4),
      Q => iterations_reg(4),
      R => iterations
    );
load_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => start_atan0_reg,
      Q => \^x_reg[0]_1\,
      R => rst
    );
\resolution_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inc,
      D => \resolution_rep[0]_i_1__0_n_0\,
      Q => resolution_reg(0),
      R => iterations
    );
\resolution_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inc,
      D => \resolution_rep[1]_i_1__0_n_0\,
      Q => resolution_reg(1),
      R => iterations
    );
\resolution_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inc,
      D => \resolution_rep[2]_i_1_n_0\,
      Q => resolution_reg(2),
      R => iterations
    );
\resolution_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inc,
      D => \resolution_rep[3]_i_3_n_0\,
      Q => resolution_reg(3),
      R => iterations
    );
\resolution_reg_rep[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inc,
      D => \resolution_rep[0]_i_1__0_n_0\,
      Q => resolution(0),
      R => iterations
    );
\resolution_reg_rep[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inc,
      D => \resolution_rep[1]_i_1__0_n_0\,
      Q => resolution(1),
      R => iterations
    );
\resolution_reg_rep[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inc,
      D => \resolution_rep[2]_i_1_n_0\,
      Q => resolution(2),
      R => iterations
    );
\resolution_reg_rep[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inc,
      D => \resolution_rep[3]_i_3_n_0\,
      Q => resolution(3),
      R => iterations
    );
\resolution_rep[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resolution_reg(0),
      O => \resolution_rep[0]_i_1__0_n_0\
    );
\resolution_rep[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => resolution_reg(0),
      I1 => resolution_reg(1),
      O => \resolution_rep[1]_i_1__0_n_0\
    );
\resolution_rep[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => resolution_reg(2),
      I1 => resolution_reg(1),
      I2 => resolution_reg(0),
      O => \resolution_rep[2]_i_1_n_0\
    );
\resolution_rep[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rst,
      I1 => \^x_reg[0]_0\,
      O => iterations
    );
\resolution_rep[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\,
      I1 => sign_prev,
      O => inc
    );
\resolution_rep[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => resolution_reg(1),
      I1 => resolution_reg(0),
      I2 => resolution_reg(2),
      I3 => resolution_reg(3),
      O => \resolution_rep[3]_i_3_n_0\
    );
sign_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \in\,
      Q => sign_prev,
      R => rst
    );
\x[10]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[10]_i_12__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[10]_i_14__0_n_0\,
      O => \x[10]_i_10__0_n_0\
    );
\x[10]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[22]\,
      I1 => \y_reg_n_0_[14]\,
      I2 => resolution_reg(2),
      I3 => \y_reg_n_0_[18]\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[10]\,
      O => \x[10]_i_11__0_n_0\
    );
\x[10]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[21]\,
      I1 => \y_reg_n_0_[13]\,
      I2 => resolution_reg(2),
      I3 => \y_reg_n_0_[17]\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[9]\,
      O => \x[10]_i_12__0_n_0\
    );
\x[10]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[20]\,
      I1 => \y_reg_n_0_[12]\,
      I2 => resolution_reg(2),
      I3 => \y_reg_n_0_[16]\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[8]\,
      O => \x[10]_i_13__0_n_0\
    );
\x[10]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[19]\,
      I1 => \y_reg_n_0_[11]\,
      I2 => resolution_reg(2),
      I3 => \y_reg_n_0_[15]\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[7]\,
      O => \x[10]_i_14__0_n_0\
    );
\x[10]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[10]\,
      I1 => \x[14]_i_10__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[10]_i_7__0_n_0\,
      I4 => \in\,
      O => \x[10]_i_3__0_n_0\
    );
\x[10]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[9]\,
      I1 => \x[10]_i_7__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[10]_i_8__0_n_0\,
      I4 => \in\,
      O => \x[10]_i_4__0_n_0\
    );
\x[10]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[8]\,
      I1 => \x[10]_i_8__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[10]_i_9__0_n_0\,
      I4 => \in\,
      O => \x[10]_i_5__0_n_0\
    );
\x[10]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[7]\,
      I1 => \x[10]_i_9__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[10]_i_10__0_n_0\,
      I4 => \in\,
      O => \x[10]_i_6__0_n_0\
    );
\x[10]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[14]_i_13__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[10]_i_11__0_n_0\,
      O => \x[10]_i_7__0_n_0\
    );
\x[10]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[14]_i_14__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[10]_i_12__0_n_0\,
      O => \x[10]_i_8__0_n_0\
    );
\x[10]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[10]_i_11__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[10]_i_13__0_n_0\,
      O => \x[10]_i_9__0_n_0\
    );
\x[14]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[14]_i_12__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[14]_i_14__0_n_0\,
      O => \x[14]_i_10__0_n_0\
    );
\x[14]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[26]\,
      I1 => \y_reg_n_0_[18]\,
      I2 => resolution_reg(2),
      I3 => \y_reg_n_0_[22]\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[14]\,
      O => \x[14]_i_11__0_n_0\
    );
\x[14]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[25]\,
      I1 => \y_reg_n_0_[17]\,
      I2 => resolution_reg(2),
      I3 => \y_reg_n_0_[21]\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[13]\,
      O => \x[14]_i_12__0_n_0\
    );
\x[14]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[24]\,
      I1 => \y_reg_n_0_[16]\,
      I2 => resolution_reg(2),
      I3 => \y_reg_n_0_[20]\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[12]\,
      O => \x[14]_i_13__0_n_0\
    );
\x[14]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[23]\,
      I1 => \y_reg_n_0_[15]\,
      I2 => resolution_reg(2),
      I3 => \y_reg_n_0_[19]\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[11]\,
      O => \x[14]_i_14__0_n_0\
    );
\x[14]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[14]\,
      I1 => \x[18]_i_10__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[14]_i_7__0_n_0\,
      I4 => \in\,
      O => \x[14]_i_3__0_n_0\
    );
\x[14]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[13]\,
      I1 => \x[14]_i_7__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[14]_i_8__0_n_0\,
      I4 => \in\,
      O => \x[14]_i_4__0_n_0\
    );
\x[14]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[12]\,
      I1 => \x[14]_i_8__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[14]_i_9__0_n_0\,
      I4 => \in\,
      O => \x[14]_i_5__0_n_0\
    );
\x[14]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[11]\,
      I1 => \x[14]_i_9__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[14]_i_10__0_n_0\,
      I4 => \in\,
      O => \x[14]_i_6__0_n_0\
    );
\x[14]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[18]_i_13__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[14]_i_11__0_n_0\,
      O => \x[14]_i_7__0_n_0\
    );
\x[14]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[18]_i_14__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[14]_i_12__0_n_0\,
      O => \x[14]_i_8__0_n_0\
    );
\x[14]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[14]_i_11__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[14]_i_13__0_n_0\,
      O => \x[14]_i_9__0_n_0\
    );
\x[18]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[18]_i_12__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[18]_i_14__0_n_0\,
      O => \x[18]_i_10__0_n_0\
    );
\x[18]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[30]\,
      I1 => \y_reg_n_0_[22]\,
      I2 => resolution_reg(2),
      I3 => \y_reg_n_0_[26]\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[18]\,
      O => \x[18]_i_11__0_n_0\
    );
\x[18]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[29]\,
      I1 => \y_reg_n_0_[21]\,
      I2 => resolution_reg(2),
      I3 => \y_reg_n_0_[25]\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[17]\,
      O => \x[18]_i_12__0_n_0\
    );
\x[18]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[28]\,
      I1 => \y_reg_n_0_[20]\,
      I2 => resolution_reg(2),
      I3 => \y_reg_n_0_[24]\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[16]\,
      O => \x[18]_i_13__0_n_0\
    );
\x[18]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[27]\,
      I1 => \y_reg_n_0_[19]\,
      I2 => resolution_reg(2),
      I3 => \y_reg_n_0_[23]\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[15]\,
      O => \x[18]_i_14__0_n_0\
    );
\x[18]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[18]\,
      I1 => \x[22]_i_10__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[18]_i_7__0_n_0\,
      I4 => \in\,
      O => \x[18]_i_3__0_n_0\
    );
\x[18]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[17]\,
      I1 => \x[18]_i_7__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[18]_i_8__0_n_0\,
      I4 => \in\,
      O => \x[18]_i_4__0_n_0\
    );
\x[18]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[16]\,
      I1 => \x[18]_i_8__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[18]_i_9__0_n_0\,
      I4 => \in\,
      O => \x[18]_i_5__0_n_0\
    );
\x[18]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[15]\,
      I1 => \x[18]_i_9__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[18]_i_10__0_n_0\,
      I4 => \in\,
      O => \x[18]_i_6__0_n_0\
    );
\x[18]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[22]_i_13__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[18]_i_11__0_n_0\,
      O => \x[18]_i_7__0_n_0\
    );
\x[18]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[22]_i_14__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[18]_i_12__0_n_0\,
      O => \x[18]_i_8__0_n_0\
    );
\x[18]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[18]_i_11__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[18]_i_13__0_n_0\,
      O => \x[18]_i_9__0_n_0\
    );
\x[22]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[22]_i_12__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[22]_i_14__0_n_0\,
      O => \x[22]_i_10__0_n_0\
    );
\x[22]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \in\,
      I1 => \y_reg_n_0_[26]\,
      I2 => resolution_reg(2),
      I3 => \y_reg_n_0_[30]\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[22]\,
      O => \x[22]_i_11__0_n_0\
    );
\x[22]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \in\,
      I1 => \y_reg_n_0_[25]\,
      I2 => resolution_reg(2),
      I3 => \y_reg_n_0_[29]\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[21]\,
      O => \x[22]_i_12__0_n_0\
    );
\x[22]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \in\,
      I1 => \y_reg_n_0_[24]\,
      I2 => resolution_reg(2),
      I3 => \y_reg_n_0_[28]\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[20]\,
      O => \x[22]_i_13__0_n_0\
    );
\x[22]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \in\,
      I1 => \y_reg_n_0_[23]\,
      I2 => resolution_reg(2),
      I3 => \y_reg_n_0_[27]\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[19]\,
      O => \x[22]_i_14__0_n_0\
    );
\x[22]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[22]\,
      I1 => \x[26]_i_10__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[22]_i_7__0_n_0\,
      I4 => \in\,
      O => \x[22]_i_3__0_n_0\
    );
\x[22]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[21]\,
      I1 => \x[22]_i_7__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[22]_i_8__0_n_0\,
      I4 => \in\,
      O => \x[22]_i_4__0_n_0\
    );
\x[22]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[20]\,
      I1 => \x[22]_i_8__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[22]_i_9__0_n_0\,
      I4 => \in\,
      O => \x[22]_i_5__0_n_0\
    );
\x[22]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[19]\,
      I1 => \x[22]_i_9__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[22]_i_10__0_n_0\,
      I4 => \in\,
      O => \x[22]_i_6__0_n_0\
    );
\x[22]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[26]_i_13__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[22]_i_11__0_n_0\,
      O => \x[22]_i_7__0_n_0\
    );
\x[22]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[26]_i_14__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[22]_i_12__0_n_0\,
      O => \x[22]_i_8__0_n_0\
    );
\x[22]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[22]_i_11__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[22]_i_13__0_n_0\,
      O => \x[22]_i_9__0_n_0\
    );
\x[26]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[26]_i_12__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[26]_i_14__0_n_0\,
      O => \x[26]_i_10__0_n_0\
    );
\x[26]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \y_reg_n_0_[30]\,
      I1 => resolution_reg(2),
      I2 => \in\,
      I3 => resolution_reg(3),
      I4 => \y_reg_n_0_[26]\,
      O => \x[26]_i_11__0_n_0\
    );
\x[26]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \y_reg_n_0_[29]\,
      I1 => resolution_reg(2),
      I2 => \in\,
      I3 => resolution_reg(3),
      I4 => \y_reg_n_0_[25]\,
      O => \x[26]_i_12__0_n_0\
    );
\x[26]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \y_reg_n_0_[28]\,
      I1 => resolution_reg(2),
      I2 => \in\,
      I3 => resolution_reg(3),
      I4 => \y_reg_n_0_[24]\,
      O => \x[26]_i_13__0_n_0\
    );
\x[26]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \y_reg_n_0_[27]\,
      I1 => resolution_reg(2),
      I2 => \in\,
      I3 => resolution_reg(3),
      I4 => \y_reg_n_0_[23]\,
      O => \x[26]_i_14__0_n_0\
    );
\x[26]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[26]\,
      I1 => \x[30]_i_11__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[26]_i_7__0_n_0\,
      I4 => \in\,
      O => \x[26]_i_3__0_n_0\
    );
\x[26]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[25]\,
      I1 => \x[26]_i_7__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[26]_i_8__0_n_0\,
      I4 => \in\,
      O => \x[26]_i_4__0_n_0\
    );
\x[26]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[24]\,
      I1 => \x[26]_i_8__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[26]_i_9__0_n_0\,
      I4 => \in\,
      O => \x[26]_i_5__0_n_0\
    );
\x[26]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[23]\,
      I1 => \x[26]_i_9__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[26]_i_10__0_n_0\,
      I4 => \in\,
      O => \x[26]_i_6__0_n_0\
    );
\x[26]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => resolution_reg(2),
      I1 => \in\,
      I2 => resolution_reg(3),
      I3 => \y_reg_n_0_[28]\,
      I4 => resolution_reg(1),
      I5 => \x[26]_i_11__0_n_0\,
      O => \x[26]_i_7__0_n_0\
    );
\x[26]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => resolution_reg(2),
      I1 => \in\,
      I2 => resolution_reg(3),
      I3 => \y_reg_n_0_[27]\,
      I4 => resolution_reg(1),
      I5 => \x[26]_i_12__0_n_0\,
      O => \x[26]_i_8__0_n_0\
    );
\x[26]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[26]_i_11__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[26]_i_13__0_n_0\,
      O => \x[26]_i_9__0_n_0\
    );
\x[2]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[13]\,
      I1 => \y_reg_n_0_[5]\,
      I2 => resolution_reg(2),
      I3 => \y_reg_n_0_[9]\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[1]\,
      O => \x[2]_i_10__0_n_0\
    );
\x[2]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[12]\,
      I1 => \y_reg_n_0_[4]\,
      I2 => resolution_reg(2),
      I3 => \y_reg_n_0_[8]\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[0]\,
      O => \x[2]_i_11__0_n_0\
    );
\x[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[2]\,
      I1 => \x[6]_i_10__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[2]_i_6__0_n_0\,
      I4 => \in\,
      O => \x[2]_i_3__0_n_0\
    );
\x[2]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[1]\,
      I1 => \x[2]_i_6__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[2]_i_7__0_n_0\,
      I4 => \in\,
      O => \x[2]_i_4__0_n_0\
    );
\x[2]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[0]\,
      I1 => \x[2]_i_7__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[2]_i_8__0_n_0\,
      I4 => \in\,
      O => \x[2]_i_5__0_n_0\
    );
\x[2]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[6]_i_13__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[2]_i_9__0_n_0\,
      O => \x[2]_i_6__0_n_0\
    );
\x[2]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[6]_i_14__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[2]_i_10__0_n_0\,
      O => \x[2]_i_7__0_n_0\
    );
\x[2]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[2]_i_9__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[2]_i_11__0_n_0\,
      O => \x[2]_i_8__0_n_0\
    );
\x[2]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[14]\,
      I1 => \y_reg_n_0_[6]\,
      I2 => resolution_reg(2),
      I3 => \y_reg_n_0_[10]\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[2]\,
      O => \x[2]_i_9__0_n_0\
    );
\x[30]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \y_reg_n_0_[30]\,
      I1 => resolution_reg(1),
      I2 => resolution_reg(2),
      I3 => \in\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[28]\,
      O => \x[30]_i_10__0_n_0\
    );
\x[30]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \y_reg_n_0_[29]\,
      I1 => resolution_reg(1),
      I2 => resolution_reg(2),
      I3 => \in\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[27]\,
      O => \x[30]_i_11__0_n_0\
    );
\x[30]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9AAA6"
    )
        port map (
      I0 => \x_reg_n_0_[30]\,
      I1 => \in\,
      I2 => resolution_reg(0),
      I3 => resolution_reg(1),
      I4 => \x[30]_i_7__0_n_0\,
      O => \x[30]_i_3__0_n_0\
    );
\x[30]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[29]\,
      I1 => \x[30]_i_8__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[30]_i_9__0_n_0\,
      I4 => \in\,
      O => \x[30]_i_4__0_n_0\
    );
\x[30]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[28]\,
      I1 => \x[30]_i_9__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[30]_i_10__0_n_0\,
      I4 => \in\,
      O => \x[30]_i_5__0_n_0\
    );
\x[30]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[27]\,
      I1 => \x[30]_i_10__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[30]_i_11__0_n_0\,
      I4 => \in\,
      O => \x[30]_i_6__0_n_0\
    );
\x[30]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => resolution_reg(2),
      I1 => \in\,
      I2 => resolution_reg(3),
      I3 => \y_reg_n_0_[30]\,
      O => \x[30]_i_7__0_n_0\
    );
\x[30]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => resolution_reg(1),
      I1 => resolution_reg(2),
      I2 => \in\,
      I3 => resolution_reg(3),
      I4 => \y_reg_n_0_[30]\,
      O => \x[30]_i_8__0_n_0\
    );
\x[30]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => resolution_reg(1),
      I1 => resolution_reg(2),
      I2 => \in\,
      I3 => resolution_reg(3),
      I4 => \y_reg_n_0_[29]\,
      O => \x[30]_i_9__0_n_0\
    );
\x[31]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \in\,
      I1 => \y_reg_n_0_[30]\,
      O => \x[31]_i_10__0_n_0\
    );
\x[31]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \y_reg_n_0_[29]\,
      I1 => \y_reg_n_0_[28]\,
      O => \x[31]_i_11__0_n_0\
    );
\x[31]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \y_reg_n_0_[4]\,
      I1 => \y_reg_n_0_[5]\,
      I2 => \y_reg_n_0_[6]\,
      I3 => \y_reg_n_0_[7]\,
      O => \x[31]_i_12__0_n_0\
    );
\x[31]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \y_reg_n_0_[12]\,
      I1 => \y_reg_n_0_[13]\,
      I2 => \y_reg_n_0_[14]\,
      I3 => \y_reg_n_0_[15]\,
      O => \x[31]_i_13__0_n_0\
    );
\x[31]_i_17__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \x_reg_n_0_[31]\,
      O => \x[31]_i_17__0_n_0\
    );
\x[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAA8AA"
    )
        port map (
      I0 => \^x_reg[0]_0\,
      I1 => \x[31]_i_3__0_n_0\,
      I2 => \x[31]_i_4__0_n_0\,
      I3 => \x[31]_i_5__0_n_0\,
      I4 => \x[31]_i_6__0_n_0\,
      I5 => \^x_reg[0]_1\,
      O => \x[31]_i_1__0_n_0\
    );
\x[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \y_reg_n_0_[19]\,
      I1 => \y_reg_n_0_[18]\,
      I2 => \y_reg_n_0_[17]\,
      I3 => \y_reg_n_0_[16]\,
      I4 => \x[31]_i_9__0_n_0\,
      O => \x[31]_i_3__0_n_0\
    );
\x[31]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \y_reg_n_0_[27]\,
      I1 => \y_reg_n_0_[26]\,
      I2 => \y_reg_n_0_[25]\,
      I3 => \y_reg_n_0_[24]\,
      I4 => \x[31]_i_10__0_n_0\,
      I5 => \x[31]_i_11__0_n_0\,
      O => \x[31]_i_4__0_n_0\
    );
\x[31]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \y_reg_n_0_[3]\,
      I1 => \y_reg_n_0_[2]\,
      I2 => \y_reg_n_0_[1]\,
      I3 => \y_reg_n_0_[0]\,
      I4 => \x[31]_i_12__0_n_0\,
      O => \x[31]_i_5__0_n_0\
    );
\x[31]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \y_reg_n_0_[9]\,
      I1 => \y_reg_n_0_[8]\,
      I2 => \y_reg_n_0_[11]\,
      I3 => \y_reg_n_0_[10]\,
      I4 => \x[31]_i_13__0_n_0\,
      O => \x[31]_i_6__0_n_0\
    );
\x[31]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \y_reg_n_0_[22]\,
      I1 => \y_reg_n_0_[23]\,
      I2 => \y_reg_n_0_[20]\,
      I3 => \y_reg_n_0_[21]\,
      O => \x[31]_i_9__0_n_0\
    );
\x[6]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[6]_i_12__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[6]_i_14__0_n_0\,
      O => \x[6]_i_10__0_n_0\
    );
\x[6]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[18]\,
      I1 => \y_reg_n_0_[10]\,
      I2 => resolution_reg(2),
      I3 => \y_reg_n_0_[14]\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[6]\,
      O => \x[6]_i_11__0_n_0\
    );
\x[6]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[17]\,
      I1 => \y_reg_n_0_[9]\,
      I2 => resolution_reg(2),
      I3 => \y_reg_n_0_[13]\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[5]\,
      O => \x[6]_i_12__0_n_0\
    );
\x[6]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[16]\,
      I1 => \y_reg_n_0_[8]\,
      I2 => resolution_reg(2),
      I3 => \y_reg_n_0_[12]\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[4]\,
      O => \x[6]_i_13__0_n_0\
    );
\x[6]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_reg_n_0_[15]\,
      I1 => \y_reg_n_0_[7]\,
      I2 => resolution_reg(2),
      I3 => \y_reg_n_0_[11]\,
      I4 => resolution_reg(3),
      I5 => \y_reg_n_0_[3]\,
      O => \x[6]_i_14__0_n_0\
    );
\x[6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[6]\,
      I1 => \x[10]_i_10__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[6]_i_7__0_n_0\,
      I4 => \in\,
      O => \x[6]_i_3__0_n_0\
    );
\x[6]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[5]\,
      I1 => \x[6]_i_7__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[6]_i_8__0_n_0\,
      I4 => \in\,
      O => \x[6]_i_4__0_n_0\
    );
\x[6]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[4]\,
      I1 => \x[6]_i_8__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[6]_i_9__0_n_0\,
      I4 => \in\,
      O => \x[6]_i_5__0_n_0\
    );
\x[6]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \x_reg_n_0_[3]\,
      I1 => \x[6]_i_9__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \x[6]_i_10__0_n_0\,
      I4 => \in\,
      O => \x[6]_i_6__0_n_0\
    );
\x[6]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[10]_i_13__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[6]_i_11__0_n_0\,
      O => \x[6]_i_7__0_n_0\
    );
\x[6]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[10]_i_14__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[6]_i_12__0_n_0\,
      O => \x[6]_i_8__0_n_0\
    );
\x[6]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x[6]_i_11__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \x[6]_i_13__0_n_0\,
      O => \x[6]_i_9__0_n_0\
    );
\x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(0),
      Q => \x_reg_n_0_[0]\,
      R => rst
    );
\x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(10),
      Q => \x_reg_n_0_[10]\,
      R => rst
    );
\x_reg[10]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[6]_i_2__0_n_0\,
      CO(3) => \x_reg[10]_i_2__0_n_0\,
      CO(2) => \x_reg[10]_i_2__0_n_1\,
      CO(1) => \x_reg[10]_i_2__0_n_2\,
      CO(0) => \x_reg[10]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \x_reg_n_0_[10]\,
      DI(2) => \x_reg_n_0_[9]\,
      DI(1) => \x_reg_n_0_[8]\,
      DI(0) => \x_reg_n_0_[7]\,
      O(3 downto 0) => \x_reg[10]_0\(3 downto 0),
      S(3) => \x[10]_i_3__0_n_0\,
      S(2) => \x[10]_i_4__0_n_0\,
      S(1) => \x[10]_i_5__0_n_0\,
      S(0) => \x[10]_i_6__0_n_0\
    );
\x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(11),
      Q => \x_reg_n_0_[11]\,
      R => rst
    );
\x_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(12),
      Q => \x_reg_n_0_[12]\,
      R => rst
    );
\x_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(13),
      Q => \x_reg_n_0_[13]\,
      R => rst
    );
\x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(14),
      Q => \x_reg_n_0_[14]\,
      R => rst
    );
\x_reg[14]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[10]_i_2__0_n_0\,
      CO(3) => \x_reg[14]_i_2__0_n_0\,
      CO(2) => \x_reg[14]_i_2__0_n_1\,
      CO(1) => \x_reg[14]_i_2__0_n_2\,
      CO(0) => \x_reg[14]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \x_reg_n_0_[14]\,
      DI(2) => \x_reg_n_0_[13]\,
      DI(1) => \x_reg_n_0_[12]\,
      DI(0) => \x_reg_n_0_[11]\,
      O(3 downto 0) => \x_reg[14]_0\(3 downto 0),
      S(3) => \x[14]_i_3__0_n_0\,
      S(2) => \x[14]_i_4__0_n_0\,
      S(1) => \x[14]_i_5__0_n_0\,
      S(0) => \x[14]_i_6__0_n_0\
    );
\x_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(15),
      Q => \x_reg_n_0_[15]\,
      R => rst
    );
\x_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(16),
      Q => \x_reg_n_0_[16]\,
      R => rst
    );
\x_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(17),
      Q => \x_reg_n_0_[17]\,
      R => rst
    );
\x_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(18),
      Q => \x_reg_n_0_[18]\,
      R => rst
    );
\x_reg[18]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[14]_i_2__0_n_0\,
      CO(3) => \x_reg[18]_i_2__0_n_0\,
      CO(2) => \x_reg[18]_i_2__0_n_1\,
      CO(1) => \x_reg[18]_i_2__0_n_2\,
      CO(0) => \x_reg[18]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \x_reg_n_0_[18]\,
      DI(2) => \x_reg_n_0_[17]\,
      DI(1) => \x_reg_n_0_[16]\,
      DI(0) => \x_reg_n_0_[15]\,
      O(3 downto 0) => \x_reg[18]_0\(3 downto 0),
      S(3) => \x[18]_i_3__0_n_0\,
      S(2) => \x[18]_i_4__0_n_0\,
      S(1) => \x[18]_i_5__0_n_0\,
      S(0) => \x[18]_i_6__0_n_0\
    );
\x_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(19),
      Q => \x_reg_n_0_[19]\,
      R => rst
    );
\x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(1),
      Q => \x_reg_n_0_[1]\,
      R => rst
    );
\x_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(20),
      Q => \x_reg_n_0_[20]\,
      R => rst
    );
\x_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(21),
      Q => \x_reg_n_0_[21]\,
      R => rst
    );
\x_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(22),
      Q => \x_reg_n_0_[22]\,
      R => rst
    );
\x_reg[22]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[18]_i_2__0_n_0\,
      CO(3) => \x_reg[22]_i_2__0_n_0\,
      CO(2) => \x_reg[22]_i_2__0_n_1\,
      CO(1) => \x_reg[22]_i_2__0_n_2\,
      CO(0) => \x_reg[22]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \x_reg_n_0_[22]\,
      DI(2) => \x_reg_n_0_[21]\,
      DI(1) => \x_reg_n_0_[20]\,
      DI(0) => \x_reg_n_0_[19]\,
      O(3 downto 0) => \x_reg[22]_0\(3 downto 0),
      S(3) => \x[22]_i_3__0_n_0\,
      S(2) => \x[22]_i_4__0_n_0\,
      S(1) => \x[22]_i_5__0_n_0\,
      S(0) => \x[22]_i_6__0_n_0\
    );
\x_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(23),
      Q => \x_reg_n_0_[23]\,
      R => rst
    );
\x_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(24),
      Q => \x_reg_n_0_[24]\,
      R => rst
    );
\x_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(25),
      Q => \x_reg_n_0_[25]\,
      R => rst
    );
\x_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(26),
      Q => \x_reg_n_0_[26]\,
      R => rst
    );
\x_reg[26]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[22]_i_2__0_n_0\,
      CO(3) => \x_reg[26]_i_2__0_n_0\,
      CO(2) => \x_reg[26]_i_2__0_n_1\,
      CO(1) => \x_reg[26]_i_2__0_n_2\,
      CO(0) => \x_reg[26]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \x_reg_n_0_[26]\,
      DI(2) => \x_reg_n_0_[25]\,
      DI(1) => \x_reg_n_0_[24]\,
      DI(0) => \x_reg_n_0_[23]\,
      O(3 downto 0) => \x_reg[26]_0\(3 downto 0),
      S(3) => \x[26]_i_3__0_n_0\,
      S(2) => \x[26]_i_4__0_n_0\,
      S(1) => \x[26]_i_5__0_n_0\,
      S(0) => \x[26]_i_6__0_n_0\
    );
\x_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(27),
      Q => \x_reg_n_0_[27]\,
      R => rst
    );
\x_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(28),
      Q => \x_reg_n_0_[28]\,
      R => rst
    );
\x_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(29),
      Q => \x_reg_n_0_[29]\,
      R => rst
    );
\x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(2),
      Q => \x_reg_n_0_[2]\,
      R => rst
    );
\x_reg[2]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_reg[2]_i_2__0_n_0\,
      CO(2) => \x_reg[2]_i_2__0_n_1\,
      CO(1) => \x_reg[2]_i_2__0_n_2\,
      CO(0) => \x_reg[2]_i_2__0_n_3\,
      CYINIT => \in\,
      DI(3) => \x_reg_n_0_[2]\,
      DI(2) => \x_reg_n_0_[1]\,
      DI(1) => \x_reg_n_0_[0]\,
      DI(0) => '0',
      O(3 downto 1) => O(2 downto 0),
      O(0) => \NLW_x_reg[2]_i_2__0_O_UNCONNECTED\(0),
      S(3) => \x[2]_i_3__0_n_0\,
      S(2) => \x[2]_i_4__0_n_0\,
      S(1) => \x[2]_i_5__0_n_0\,
      S(0) => '1'
    );
\x_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(30),
      Q => \x_reg_n_0_[30]\,
      R => rst
    );
\x_reg[30]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[26]_i_2__0_n_0\,
      CO(3) => \x_reg[30]_i_2__0_n_0\,
      CO(2) => \x_reg[30]_i_2__0_n_1\,
      CO(1) => \x_reg[30]_i_2__0_n_2\,
      CO(0) => \x_reg[30]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \x_reg_n_0_[30]\,
      DI(2) => \x_reg_n_0_[29]\,
      DI(1) => \x_reg_n_0_[28]\,
      DI(0) => \x_reg_n_0_[27]\,
      O(3 downto 0) => \x_reg[30]_0\(3 downto 0),
      S(3) => \x[30]_i_3__0_n_0\,
      S(2) => \x[30]_i_4__0_n_0\,
      S(1) => \x[30]_i_5__0_n_0\,
      S(0) => \x[30]_i_6__0_n_0\
    );
\x_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(31),
      Q => \x_reg_n_0_[31]\,
      R => rst
    );
\x_reg[31]_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[30]_i_2__0_n_0\,
      CO(3 downto 0) => \NLW_x_reg[31]_i_8__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_x_reg[31]_i_8__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \x_reg[31]_0\(0),
      S(3 downto 1) => B"000",
      S(0) => \x[31]_i_17__0_n_0\
    );
\x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(3),
      Q => \x_reg_n_0_[3]\,
      R => rst
    );
\x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(4),
      Q => \x_reg_n_0_[4]\,
      R => rst
    );
\x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(5),
      Q => \x_reg_n_0_[5]\,
      R => rst
    );
\x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(6),
      Q => \x_reg_n_0_[6]\,
      R => rst
    );
\x_reg[6]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[2]_i_2__0_n_0\,
      CO(3) => \x_reg[6]_i_2__0_n_0\,
      CO(2) => \x_reg[6]_i_2__0_n_1\,
      CO(1) => \x_reg[6]_i_2__0_n_2\,
      CO(0) => \x_reg[6]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \x_reg_n_0_[6]\,
      DI(2) => \x_reg_n_0_[5]\,
      DI(1) => \x_reg_n_0_[4]\,
      DI(0) => \x_reg_n_0_[3]\,
      O(3 downto 0) => \x_reg[6]_0\(3 downto 0),
      S(3) => \x[6]_i_3__0_n_0\,
      S(2) => \x[6]_i_4__0_n_0\,
      S(1) => \x[6]_i_5__0_n_0\,
      S(0) => \x[6]_i_6__0_n_0\
    );
\x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(7),
      Q => \x_reg_n_0_[7]\,
      R => rst
    );
\x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(8),
      Q => \x_reg_n_0_[8]\,
      R => rst
    );
\x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x[31]_i_1__0_n_0\,
      D => D(9),
      Q => \x_reg_n_0_[9]\,
      R => rst
    );
y0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => y0_carry_n_0,
      CO(2) => y0_carry_n_1,
      CO(1) => y0_carry_n_2,
      CO(0) => y0_carry_n_3,
      CYINIT => \p_0_in__5\,
      DI(3) => \y_reg_n_0_[3]\,
      DI(2) => \y_reg_n_0_[2]\,
      DI(1) => \y_reg_n_0_[1]\,
      DI(0) => \y_reg_n_0_[0]\,
      O(3) => y0_carry_n_4,
      O(2) => y0_carry_n_5,
      O(1) => y0_carry_n_6,
      O(0) => y0_carry_n_7,
      S(3) => \y0_carry_i_2__0_n_0\,
      S(2) => \y0_carry_i_3__0_n_0\,
      S(1) => \y0_carry_i_4__0_n_0\,
      S(0) => \y0_carry_i_5__0_n_0\
    );
\y0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => y0_carry_n_0,
      CO(3) => \y0_carry__0_n_0\,
      CO(2) => \y0_carry__0_n_1\,
      CO(1) => \y0_carry__0_n_2\,
      CO(0) => \y0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \y_reg_n_0_[7]\,
      DI(2) => \y_reg_n_0_[6]\,
      DI(1) => \y_reg_n_0_[5]\,
      DI(0) => \y_reg_n_0_[4]\,
      O(3) => \y0_carry__0_n_4\,
      O(2) => \y0_carry__0_n_5\,
      O(1) => \y0_carry__0_n_6\,
      O(0) => \y0_carry__0_n_7\,
      S(3) => \y0_carry__0_i_1__0_n_0\,
      S(2) => \y0_carry__0_i_2__0_n_0\,
      S(1) => \y0_carry__0_i_3__0_n_0\,
      S(0) => \y0_carry__0_i_4__0_n_0\
    );
\y0_carry__0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[20]\,
      I1 => \x_reg_n_0_[12]\,
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[16]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[8]\,
      O => \y0_carry__0_i_10__0_n_0\
    );
\y0_carry__0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[21]\,
      I1 => \x_reg_n_0_[13]\,
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[17]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[9]\,
      O => \y0_carry__0_i_11__0_n_0\
    );
\y0_carry__0_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[19]\,
      I1 => \x_reg_n_0_[11]\,
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[15]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[7]\,
      O => \y0_carry__0_i_12__0_n_0\
    );
\y0_carry__0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[7]\,
      I1 => \y0_carry__0_i_5__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__0_i_6__0_n_0\,
      I4 => \in\,
      O => \y0_carry__0_i_1__0_n_0\
    );
\y0_carry__0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[6]\,
      I1 => \y0_carry__0_i_6__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__0_i_7__0_n_0\,
      I4 => \in\,
      O => \y0_carry__0_i_2__0_n_0\
    );
\y0_carry__0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[5]\,
      I1 => \y0_carry__0_i_7__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__0_i_8__0_n_0\,
      I4 => \in\,
      O => \y0_carry__0_i_3__0_n_0\
    );
\y0_carry__0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[4]\,
      I1 => \y0_carry__0_i_8__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry_i_6__0_n_0\,
      I4 => \in\,
      O => \y0_carry__0_i_4__0_n_0\
    );
\y0_carry__0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__0_i_9__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry__0_i_10__0_n_0\,
      O => \y0_carry__0_i_5__0_n_0\
    );
\y0_carry__0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__0_i_11__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry__0_i_12__0_n_0\,
      O => \y0_carry__0_i_6__0_n_0\
    );
\y0_carry__0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__0_i_10__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry_i_11__0_n_0\,
      O => \y0_carry__0_i_7__0_n_0\
    );
\y0_carry__0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__0_i_12__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry_i_13__0_n_0\,
      O => \y0_carry__0_i_8__0_n_0\
    );
\y0_carry__0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[22]\,
      I1 => \x_reg_n_0_[14]\,
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[18]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[10]\,
      O => \y0_carry__0_i_9__0_n_0\
    );
\y0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_carry__0_n_0\,
      CO(3) => \y0_carry__1_n_0\,
      CO(2) => \y0_carry__1_n_1\,
      CO(1) => \y0_carry__1_n_2\,
      CO(0) => \y0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \y_reg_n_0_[11]\,
      DI(2) => \y_reg_n_0_[10]\,
      DI(1) => \y_reg_n_0_[9]\,
      DI(0) => \y_reg_n_0_[8]\,
      O(3) => \y0_carry__1_n_4\,
      O(2) => \y0_carry__1_n_5\,
      O(1) => \y0_carry__1_n_6\,
      O(0) => \y0_carry__1_n_7\,
      S(3) => \y0_carry__1_i_1__0_n_0\,
      S(2) => \y0_carry__1_i_2__0_n_0\,
      S(1) => \y0_carry__1_i_3__0_n_0\,
      S(0) => \y0_carry__1_i_4__0_n_0\
    );
\y0_carry__1_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[24]\,
      I1 => \x_reg_n_0_[16]\,
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[20]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[12]\,
      O => \y0_carry__1_i_10__0_n_0\
    );
\y0_carry__1_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[25]\,
      I1 => \x_reg_n_0_[17]\,
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[21]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[13]\,
      O => \y0_carry__1_i_11__0_n_0\
    );
\y0_carry__1_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[23]\,
      I1 => \x_reg_n_0_[15]\,
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[19]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[11]\,
      O => \y0_carry__1_i_12__0_n_0\
    );
\y0_carry__1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[11]\,
      I1 => \y0_carry__1_i_5__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__1_i_6__0_n_0\,
      I4 => \in\,
      O => \y0_carry__1_i_1__0_n_0\
    );
\y0_carry__1_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[10]\,
      I1 => \y0_carry__1_i_6__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__1_i_7__0_n_0\,
      I4 => \in\,
      O => \y0_carry__1_i_2__0_n_0\
    );
\y0_carry__1_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[9]\,
      I1 => \y0_carry__1_i_7__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__1_i_8__0_n_0\,
      I4 => \in\,
      O => \y0_carry__1_i_3__0_n_0\
    );
\y0_carry__1_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[8]\,
      I1 => \y0_carry__1_i_8__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__0_i_5__0_n_0\,
      I4 => \in\,
      O => \y0_carry__1_i_4__0_n_0\
    );
\y0_carry__1_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__1_i_9__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry__1_i_10__0_n_0\,
      O => \y0_carry__1_i_5__0_n_0\
    );
\y0_carry__1_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__1_i_11__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry__1_i_12__0_n_0\,
      O => \y0_carry__1_i_6__0_n_0\
    );
\y0_carry__1_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__1_i_10__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry__0_i_9__0_n_0\,
      O => \y0_carry__1_i_7__0_n_0\
    );
\y0_carry__1_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__1_i_12__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry__0_i_11__0_n_0\,
      O => \y0_carry__1_i_8__0_n_0\
    );
\y0_carry__1_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[26]\,
      I1 => \x_reg_n_0_[18]\,
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[22]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[14]\,
      O => \y0_carry__1_i_9__0_n_0\
    );
\y0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_carry__1_n_0\,
      CO(3) => \y0_carry__2_n_0\,
      CO(2) => \y0_carry__2_n_1\,
      CO(1) => \y0_carry__2_n_2\,
      CO(0) => \y0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \y_reg_n_0_[15]\,
      DI(2) => \y_reg_n_0_[14]\,
      DI(1) => \y_reg_n_0_[13]\,
      DI(0) => \y_reg_n_0_[12]\,
      O(3) => \y0_carry__2_n_4\,
      O(2) => \y0_carry__2_n_5\,
      O(1) => \y0_carry__2_n_6\,
      O(0) => \y0_carry__2_n_7\,
      S(3) => \y0_carry__2_i_1__0_n_0\,
      S(2) => \y0_carry__2_i_2__0_n_0\,
      S(1) => \y0_carry__2_i_3__0_n_0\,
      S(0) => \y0_carry__2_i_4__0_n_0\
    );
\y0_carry__2_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[28]\,
      I1 => \x_reg_n_0_[20]\,
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[24]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[16]\,
      O => \y0_carry__2_i_10__0_n_0\
    );
\y0_carry__2_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[29]\,
      I1 => \x_reg_n_0_[21]\,
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[25]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[17]\,
      O => \y0_carry__2_i_11__0_n_0\
    );
\y0_carry__2_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[27]\,
      I1 => \x_reg_n_0_[19]\,
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[23]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[15]\,
      O => \y0_carry__2_i_12__0_n_0\
    );
\y0_carry__2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[15]\,
      I1 => \y0_carry__2_i_5__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__2_i_6__0_n_0\,
      I4 => \in\,
      O => \y0_carry__2_i_1__0_n_0\
    );
\y0_carry__2_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[14]\,
      I1 => \y0_carry__2_i_6__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__2_i_7__0_n_0\,
      I4 => \in\,
      O => \y0_carry__2_i_2__0_n_0\
    );
\y0_carry__2_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[13]\,
      I1 => \y0_carry__2_i_7__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__2_i_8__0_n_0\,
      I4 => \in\,
      O => \y0_carry__2_i_3__0_n_0\
    );
\y0_carry__2_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[12]\,
      I1 => \y0_carry__2_i_8__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__1_i_5__0_n_0\,
      I4 => \in\,
      O => \y0_carry__2_i_4__0_n_0\
    );
\y0_carry__2_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__2_i_9__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry__2_i_10__0_n_0\,
      O => \y0_carry__2_i_5__0_n_0\
    );
\y0_carry__2_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__2_i_11__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry__2_i_12__0_n_0\,
      O => \y0_carry__2_i_6__0_n_0\
    );
\y0_carry__2_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__2_i_10__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry__1_i_9__0_n_0\,
      O => \y0_carry__2_i_7__0_n_0\
    );
\y0_carry__2_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__2_i_12__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry__1_i_11__0_n_0\,
      O => \y0_carry__2_i_8__0_n_0\
    );
\y0_carry__2_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[30]\,
      I1 => \x_reg_n_0_[22]\,
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[26]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[18]\,
      O => \y0_carry__2_i_9__0_n_0\
    );
\y0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_carry__2_n_0\,
      CO(3) => \y0_carry__3_n_0\,
      CO(2) => \y0_carry__3_n_1\,
      CO(1) => \y0_carry__3_n_2\,
      CO(0) => \y0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \y_reg_n_0_[19]\,
      DI(2) => \y_reg_n_0_[18]\,
      DI(1) => \y_reg_n_0_[17]\,
      DI(0) => \y_reg_n_0_[16]\,
      O(3) => \y0_carry__3_n_4\,
      O(2) => \y0_carry__3_n_5\,
      O(1) => \y0_carry__3_n_6\,
      O(0) => \y0_carry__3_n_7\,
      S(3) => \y0_carry__3_i_1__0_n_0\,
      S(2) => \y0_carry__3_i_2__0_n_0\,
      S(1) => \y0_carry__3_i_3__0_n_0\,
      S(0) => \y0_carry__3_i_4__0_n_0\
    );
\y0_carry__3_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[31]\,
      I1 => \x_reg_n_0_[24]\,
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[28]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[20]\,
      O => \y0_carry__3_i_10__0_n_0\
    );
\y0_carry__3_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[31]\,
      I1 => \x_reg_n_0_[25]\,
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[29]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[21]\,
      O => \y0_carry__3_i_11__0_n_0\
    );
\y0_carry__3_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[31]\,
      I1 => \x_reg_n_0_[23]\,
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[27]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[19]\,
      O => \y0_carry__3_i_12__0_n_0\
    );
\y0_carry__3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[19]\,
      I1 => \y0_carry__3_i_5__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__3_i_6__0_n_0\,
      I4 => \in\,
      O => \y0_carry__3_i_1__0_n_0\
    );
\y0_carry__3_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[18]\,
      I1 => \y0_carry__3_i_6__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__3_i_7__0_n_0\,
      I4 => \in\,
      O => \y0_carry__3_i_2__0_n_0\
    );
\y0_carry__3_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[17]\,
      I1 => \y0_carry__3_i_7__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__3_i_8__0_n_0\,
      I4 => \in\,
      O => \y0_carry__3_i_3__0_n_0\
    );
\y0_carry__3_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[16]\,
      I1 => \y0_carry__3_i_8__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__2_i_5__0_n_0\,
      I4 => \in\,
      O => \y0_carry__3_i_4__0_n_0\
    );
\y0_carry__3_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__3_i_9__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry__3_i_10__0_n_0\,
      O => \y0_carry__3_i_5__0_n_0\
    );
\y0_carry__3_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__3_i_11__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry__3_i_12__0_n_0\,
      O => \y0_carry__3_i_6__0_n_0\
    );
\y0_carry__3_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__3_i_10__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry__2_i_9__0_n_0\,
      O => \y0_carry__3_i_7__0_n_0\
    );
\y0_carry__3_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__3_i_12__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry__2_i_11__0_n_0\,
      O => \y0_carry__3_i_8__0_n_0\
    );
\y0_carry__3_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[31]\,
      I1 => \x_reg_n_0_[26]\,
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[30]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[22]\,
      O => \y0_carry__3_i_9__0_n_0\
    );
\y0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_carry__3_n_0\,
      CO(3) => \y0_carry__4_n_0\,
      CO(2) => \y0_carry__4_n_1\,
      CO(1) => \y0_carry__4_n_2\,
      CO(0) => \y0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \y_reg_n_0_[23]\,
      DI(2) => \y_reg_n_0_[22]\,
      DI(1) => \y_reg_n_0_[21]\,
      DI(0) => \y_reg_n_0_[20]\,
      O(3) => \y0_carry__4_n_4\,
      O(2) => \y0_carry__4_n_5\,
      O(1) => \y0_carry__4_n_6\,
      O(0) => \y0_carry__4_n_7\,
      S(3) => \y0_carry__4_i_1__0_n_0\,
      S(2) => \y0_carry__4_i_2__0_n_0\,
      S(1) => \y0_carry__4_i_3__0_n_0\,
      S(0) => \y0_carry__4_i_4__0_n_0\
    );
\y0_carry__4_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \x_reg_n_0_[28]\,
      I1 => resolution_reg(2),
      I2 => \x_reg_n_0_[31]\,
      I3 => resolution_reg(3),
      I4 => \x_reg_n_0_[24]\,
      O => \y0_carry__4_i_10__0_n_0\
    );
\y0_carry__4_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \x_reg_n_0_[29]\,
      I1 => resolution_reg(2),
      I2 => \x_reg_n_0_[31]\,
      I3 => resolution_reg(3),
      I4 => \x_reg_n_0_[25]\,
      O => \y0_carry__4_i_11__0_n_0\
    );
\y0_carry__4_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \x_reg_n_0_[27]\,
      I1 => resolution_reg(2),
      I2 => \x_reg_n_0_[31]\,
      I3 => resolution_reg(3),
      I4 => \x_reg_n_0_[23]\,
      O => \y0_carry__4_i_12__0_n_0\
    );
\y0_carry__4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[23]\,
      I1 => \y0_carry__4_i_5__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__4_i_6__0_n_0\,
      I4 => \in\,
      O => \y0_carry__4_i_1__0_n_0\
    );
\y0_carry__4_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[22]\,
      I1 => \y0_carry__4_i_6__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__4_i_7__0_n_0\,
      I4 => \in\,
      O => \y0_carry__4_i_2__0_n_0\
    );
\y0_carry__4_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[21]\,
      I1 => \y0_carry__4_i_7__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__4_i_8__0_n_0\,
      I4 => \in\,
      O => \y0_carry__4_i_3__0_n_0\
    );
\y0_carry__4_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[20]\,
      I1 => \y0_carry__4_i_8__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__3_i_5__0_n_0\,
      I4 => \in\,
      O => \y0_carry__4_i_4__0_n_0\
    );
\y0_carry__4_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__4_i_9__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry__4_i_10__0_n_0\,
      O => \y0_carry__4_i_5__0_n_0\
    );
\y0_carry__4_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__4_i_11__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry__4_i_12__0_n_0\,
      O => \y0_carry__4_i_6__0_n_0\
    );
\y0_carry__4_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__4_i_10__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry__3_i_9__0_n_0\,
      O => \y0_carry__4_i_7__0_n_0\
    );
\y0_carry__4_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry__4_i_12__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry__3_i_11__0_n_0\,
      O => \y0_carry__4_i_8__0_n_0\
    );
\y0_carry__4_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \x_reg_n_0_[30]\,
      I1 => resolution_reg(2),
      I2 => \x_reg_n_0_[31]\,
      I3 => resolution_reg(3),
      I4 => \x_reg_n_0_[26]\,
      O => \y0_carry__4_i_9__0_n_0\
    );
\y0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_carry__4_n_0\,
      CO(3) => \y0_carry__5_n_0\,
      CO(2) => \y0_carry__5_n_1\,
      CO(1) => \y0_carry__5_n_2\,
      CO(0) => \y0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \y_reg_n_0_[27]\,
      DI(2) => \y_reg_n_0_[26]\,
      DI(1) => \y_reg_n_0_[25]\,
      DI(0) => \y_reg_n_0_[24]\,
      O(3) => \y0_carry__5_n_4\,
      O(2) => \y0_carry__5_n_5\,
      O(1) => \y0_carry__5_n_6\,
      O(0) => \y0_carry__5_n_7\,
      S(3) => \y0_carry__5_i_1__0_n_0\,
      S(2) => \y0_carry__5_i_2__0_n_0\,
      S(1) => \y0_carry__5_i_3__0_n_0\,
      S(0) => \y0_carry__5_i_4__0_n_0\
    );
\y0_carry__5_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[27]\,
      I1 => \y0_carry__5_i_5__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__5_i_6__0_n_0\,
      I4 => \in\,
      O => \y0_carry__5_i_1__0_n_0\
    );
\y0_carry__5_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[26]\,
      I1 => \y0_carry__5_i_6__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__5_i_7__0_n_0\,
      I4 => \in\,
      O => \y0_carry__5_i_2__0_n_0\
    );
\y0_carry__5_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[25]\,
      I1 => \y0_carry__5_i_7__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__5_i_8__0_n_0\,
      I4 => \in\,
      O => \y0_carry__5_i_3__0_n_0\
    );
\y0_carry__5_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[24]\,
      I1 => \y0_carry__5_i_8__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__4_i_5__0_n_0\,
      I4 => \in\,
      O => \y0_carry__5_i_4__0_n_0\
    );
\y0_carry__5_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \x_reg_n_0_[30]\,
      I1 => resolution_reg(1),
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[31]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[28]\,
      O => \y0_carry__5_i_5__0_n_0\
    );
\y0_carry__5_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \x_reg_n_0_[29]\,
      I1 => resolution_reg(1),
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[31]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[27]\,
      O => \y0_carry__5_i_6__0_n_0\
    );
\y0_carry__5_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => resolution_reg(2),
      I1 => \x_reg_n_0_[31]\,
      I2 => resolution_reg(3),
      I3 => \x_reg_n_0_[28]\,
      I4 => resolution_reg(1),
      I5 => \y0_carry__4_i_9__0_n_0\,
      O => \y0_carry__5_i_7__0_n_0\
    );
\y0_carry__5_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => resolution_reg(2),
      I1 => \x_reg_n_0_[31]\,
      I2 => resolution_reg(3),
      I3 => \x_reg_n_0_[27]\,
      I4 => resolution_reg(1),
      I5 => \y0_carry__4_i_11__0_n_0\,
      O => \y0_carry__5_i_8__0_n_0\
    );
\y0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \y0_carry__5_n_0\,
      CO(3) => \NLW_y0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \y0_carry__6_n_1\,
      CO(1) => \y0_carry__6_n_2\,
      CO(0) => \y0_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \y_reg_n_0_[30]\,
      DI(1) => \y_reg_n_0_[29]\,
      DI(0) => \y_reg_n_0_[28]\,
      O(3) => \y0_carry__6_n_4\,
      O(2) => \y0_carry__6_n_5\,
      O(1) => \y0_carry__6_n_6\,
      O(0) => \y0_carry__6_n_7\,
      S(3) => \y0_carry__6_i_1__0_n_0\,
      S(2) => \y0_carry__6_i_2__0_n_0\,
      S(1) => \y0_carry__6_i_3__0_n_0\,
      S(0) => \y0_carry__6_i_4__0_n_0\
    );
\y0_carry__6_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_reg_n_0_[31]\,
      O => \y0_carry__6_i_1__0_n_0\
    );
\y0_carry__6_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5457ABA8ABA85457"
    )
        port map (
      I0 => \x_reg_n_0_[31]\,
      I1 => resolution_reg(0),
      I2 => resolution_reg(1),
      I3 => \y0_carry__6_i_5__0_n_0\,
      I4 => \y_reg_n_0_[30]\,
      I5 => \in\,
      O => \y0_carry__6_i_2__0_n_0\
    );
\y0_carry__6_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[29]\,
      I1 => \y0_carry__6_i_6__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__6_i_7__0_n_0\,
      I4 => \in\,
      O => \y0_carry__6_i_3__0_n_0\
    );
\y0_carry__6_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[28]\,
      I1 => \y0_carry__6_i_7__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry__5_i_5__0_n_0\,
      I4 => \in\,
      O => \y0_carry__6_i_4__0_n_0\
    );
\y0_carry__6_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => resolution_reg(2),
      I1 => \x_reg_n_0_[31]\,
      I2 => resolution_reg(3),
      I3 => \x_reg_n_0_[30]\,
      O => \y0_carry__6_i_5__0_n_0\
    );
\y0_carry__6_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => resolution_reg(1),
      I1 => resolution_reg(2),
      I2 => \x_reg_n_0_[31]\,
      I3 => resolution_reg(3),
      I4 => \x_reg_n_0_[30]\,
      O => \y0_carry__6_i_6__0_n_0\
    );
\y0_carry__6_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => resolution_reg(1),
      I1 => resolution_reg(2),
      I2 => \x_reg_n_0_[31]\,
      I3 => resolution_reg(3),
      I4 => \x_reg_n_0_[29]\,
      O => \y0_carry__6_i_7__0_n_0\
    );
\y0_carry_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry_i_15__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry_i_17__0_n_0\,
      O => \y0_carry_i_10__0_n_0\
    );
\y0_carry_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[18]\,
      I1 => \x_reg_n_0_[10]\,
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[14]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[6]\,
      O => \y0_carry_i_11__0_n_0\
    );
\y0_carry_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[16]\,
      I1 => \x_reg_n_0_[8]\,
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[12]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[4]\,
      O => \y0_carry_i_12__0_n_0\
    );
\y0_carry_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[17]\,
      I1 => \x_reg_n_0_[9]\,
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[13]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[5]\,
      O => \y0_carry_i_13__0_n_0\
    );
\y0_carry_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[15]\,
      I1 => \x_reg_n_0_[7]\,
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[11]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[3]\,
      O => \y0_carry_i_14__0_n_0\
    );
\y0_carry_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[14]\,
      I1 => \x_reg_n_0_[6]\,
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[10]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[2]\,
      O => \y0_carry_i_15__0_n_0\
    );
\y0_carry_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[13]\,
      I1 => \x_reg_n_0_[5]\,
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[9]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[1]\,
      O => \y0_carry_i_16__0_n_0\
    );
\y0_carry_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \x_reg_n_0_[12]\,
      I1 => \x_reg_n_0_[4]\,
      I2 => resolution_reg(2),
      I3 => \x_reg_n_0_[8]\,
      I4 => resolution_reg(3),
      I5 => \x_reg_n_0_[0]\,
      O => \y0_carry_i_17__0_n_0\
    );
\y0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in\,
      O => \p_0_in__5\
    );
\y0_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[3]\,
      I1 => \y0_carry_i_6__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry_i_7__0_n_0\,
      I4 => \in\,
      O => \y0_carry_i_2__0_n_0\
    );
\y0_carry_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[2]\,
      I1 => \y0_carry_i_7__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry_i_8__0_n_0\,
      I4 => \in\,
      O => \y0_carry_i_3__0_n_0\
    );
\y0_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[1]\,
      I1 => \y0_carry_i_8__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry_i_9__0_n_0\,
      I4 => \in\,
      O => \y0_carry_i_4__0_n_0\
    );
\y0_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \y_reg_n_0_[0]\,
      I1 => \y0_carry_i_9__0_n_0\,
      I2 => resolution_reg(0),
      I3 => \y0_carry_i_10__0_n_0\,
      I4 => \in\,
      O => \y0_carry_i_5__0_n_0\
    );
\y0_carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry_i_11__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry_i_12__0_n_0\,
      O => \y0_carry_i_6__0_n_0\
    );
\y0_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry_i_13__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry_i_14__0_n_0\,
      O => \y0_carry_i_7__0_n_0\
    );
\y0_carry_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry_i_12__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry_i_15__0_n_0\,
      O => \y0_carry_i_8__0_n_0\
    );
\y0_carry_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \y0_carry_i_14__0_n_0\,
      I1 => resolution_reg(1),
      I2 => \y0_carry_i_16__0_n_0\,
      O => \y0_carry_i_9__0_n_0\
    );
\y[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3__0_n_0\,
      I2 => \x[31]_i_4__0_n_0\,
      I3 => \x[31]_i_5__0_n_0\,
      I4 => \x[31]_i_6__0_n_0\,
      I5 => y0_carry_n_7,
      O => p_1_in(0)
    );
\y[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3__0_n_0\,
      I2 => \x[31]_i_4__0_n_0\,
      I3 => \x[31]_i_5__0_n_0\,
      I4 => \x[31]_i_6__0_n_0\,
      I5 => \y0_carry__1_n_5\,
      O => p_1_in(10)
    );
\y[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3__0_n_0\,
      I2 => \x[31]_i_4__0_n_0\,
      I3 => \x[31]_i_5__0_n_0\,
      I4 => \x[31]_i_6__0_n_0\,
      I5 => \y0_carry__1_n_4\,
      O => p_1_in(11)
    );
\y[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3__0_n_0\,
      I2 => \x[31]_i_4__0_n_0\,
      I3 => \x[31]_i_5__0_n_0\,
      I4 => \x[31]_i_6__0_n_0\,
      I5 => \y0_carry__2_n_7\,
      O => p_1_in(12)
    );
\y[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3__0_n_0\,
      I2 => \x[31]_i_4__0_n_0\,
      I3 => \x[31]_i_5__0_n_0\,
      I4 => \x[31]_i_6__0_n_0\,
      I5 => \y0_carry__2_n_6\,
      O => p_1_in(13)
    );
\y[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3__0_n_0\,
      I2 => \x[31]_i_4__0_n_0\,
      I3 => \x[31]_i_5__0_n_0\,
      I4 => \x[31]_i_6__0_n_0\,
      I5 => \y0_carry__2_n_5\,
      O => p_1_in(14)
    );
\y[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3__0_n_0\,
      I2 => \x[31]_i_4__0_n_0\,
      I3 => \x[31]_i_5__0_n_0\,
      I4 => \x[31]_i_6__0_n_0\,
      I5 => \y0_carry__2_n_4\,
      O => p_1_in(15)
    );
\y[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(0),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__3_n_7\,
      I3 => \y[31]_i_3__0_n_0\,
      I4 => \y[31]_i_4__0_n_0\,
      O => p_1_in(16)
    );
\y[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__3_n_6\,
      I3 => \y[31]_i_3__0_n_0\,
      I4 => \y[31]_i_4__0_n_0\,
      O => p_1_in(17)
    );
\y[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__3_n_5\,
      I3 => \y[31]_i_3__0_n_0\,
      I4 => \y[31]_i_4__0_n_0\,
      O => p_1_in(18)
    );
\y[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__3_n_4\,
      I3 => \y[31]_i_3__0_n_0\,
      I4 => \y[31]_i_4__0_n_0\,
      O => p_1_in(19)
    );
\y[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3__0_n_0\,
      I2 => \x[31]_i_4__0_n_0\,
      I3 => \x[31]_i_5__0_n_0\,
      I4 => \x[31]_i_6__0_n_0\,
      I5 => y0_carry_n_6,
      O => p_1_in(1)
    );
\y[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__4_n_7\,
      I3 => \y[31]_i_3__0_n_0\,
      I4 => \y[31]_i_4__0_n_0\,
      O => p_1_in(20)
    );
\y[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__4_n_6\,
      I3 => \y[31]_i_3__0_n_0\,
      I4 => \y[31]_i_4__0_n_0\,
      O => p_1_in(21)
    );
\y[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__4_n_5\,
      I3 => \y[31]_i_3__0_n_0\,
      I4 => \y[31]_i_4__0_n_0\,
      O => p_1_in(22)
    );
\y[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__4_n_4\,
      I3 => \y[31]_i_3__0_n_0\,
      I4 => \y[31]_i_4__0_n_0\,
      O => p_1_in(23)
    );
\y[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__5_n_7\,
      I3 => \y[31]_i_3__0_n_0\,
      I4 => \y[31]_i_4__0_n_0\,
      O => p_1_in(24)
    );
\y[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__5_n_6\,
      I3 => \y[31]_i_3__0_n_0\,
      I4 => \y[31]_i_4__0_n_0\,
      O => p_1_in(25)
    );
\y[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__5_n_5\,
      I3 => \y[31]_i_3__0_n_0\,
      I4 => \y[31]_i_4__0_n_0\,
      O => p_1_in(26)
    );
\y[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__5_n_4\,
      I3 => \y[31]_i_3__0_n_0\,
      I4 => \y[31]_i_4__0_n_0\,
      O => p_1_in(27)
    );
\y[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__6_n_7\,
      I3 => \y[31]_i_3__0_n_0\,
      I4 => \y[31]_i_4__0_n_0\,
      O => p_1_in(28)
    );
\y[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__6_n_6\,
      I3 => \y[31]_i_3__0_n_0\,
      I4 => \y[31]_i_4__0_n_0\,
      O => p_1_in(29)
    );
\y[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3__0_n_0\,
      I2 => \x[31]_i_4__0_n_0\,
      I3 => \x[31]_i_5__0_n_0\,
      I4 => \x[31]_i_6__0_n_0\,
      I5 => y0_carry_n_5,
      O => p_1_in(2)
    );
\y[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__6_n_5\,
      I3 => \y[31]_i_3__0_n_0\,
      I4 => \y[31]_i_4__0_n_0\,
      O => p_1_in(30)
    );
\y[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^x_reg[0]_0\,
      I1 => \^x_reg[0]_1\,
      O => \y[31]_i_1__0_n_0\
    );
\y[31]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^x_reg[0]_1\,
      I2 => \y0_carry__6_n_4\,
      I3 => \y[31]_i_3__0_n_0\,
      I4 => \y[31]_i_4__0_n_0\,
      O => p_1_in(31)
    );
\y[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \x[31]_i_9__0_n_0\,
      I1 => \y_reg_n_0_[16]\,
      I2 => \y_reg_n_0_[17]\,
      I3 => \y_reg_n_0_[18]\,
      I4 => \y_reg_n_0_[19]\,
      I5 => \x[31]_i_4__0_n_0\,
      O => \y[31]_i_3__0_n_0\
    );
\y[31]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \x[31]_i_12__0_n_0\,
      I1 => \y_reg_n_0_[0]\,
      I2 => \y_reg_n_0_[1]\,
      I3 => \y_reg_n_0_[2]\,
      I4 => \y_reg_n_0_[3]\,
      I5 => \x[31]_i_6__0_n_0\,
      O => \y[31]_i_4__0_n_0\
    );
\y[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3__0_n_0\,
      I2 => \x[31]_i_4__0_n_0\,
      I3 => \x[31]_i_5__0_n_0\,
      I4 => \x[31]_i_6__0_n_0\,
      I5 => y0_carry_n_4,
      O => p_1_in(3)
    );
\y[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3__0_n_0\,
      I2 => \x[31]_i_4__0_n_0\,
      I3 => \x[31]_i_5__0_n_0\,
      I4 => \x[31]_i_6__0_n_0\,
      I5 => \y0_carry__0_n_7\,
      O => p_1_in(4)
    );
\y[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3__0_n_0\,
      I2 => \x[31]_i_4__0_n_0\,
      I3 => \x[31]_i_5__0_n_0\,
      I4 => \x[31]_i_6__0_n_0\,
      I5 => \y0_carry__0_n_6\,
      O => p_1_in(5)
    );
\y[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3__0_n_0\,
      I2 => \x[31]_i_4__0_n_0\,
      I3 => \x[31]_i_5__0_n_0\,
      I4 => \x[31]_i_6__0_n_0\,
      I5 => \y0_carry__0_n_5\,
      O => p_1_in(6)
    );
\y[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3__0_n_0\,
      I2 => \x[31]_i_4__0_n_0\,
      I3 => \x[31]_i_5__0_n_0\,
      I4 => \x[31]_i_6__0_n_0\,
      I5 => \y0_carry__0_n_4\,
      O => p_1_in(7)
    );
\y[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3__0_n_0\,
      I2 => \x[31]_i_4__0_n_0\,
      I3 => \x[31]_i_5__0_n_0\,
      I4 => \x[31]_i_6__0_n_0\,
      I5 => \y0_carry__1_n_7\,
      O => p_1_in(8)
    );
\y[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000000"
    )
        port map (
      I0 => \^x_reg[0]_1\,
      I1 => \x[31]_i_3__0_n_0\,
      I2 => \x[31]_i_4__0_n_0\,
      I3 => \x[31]_i_5__0_n_0\,
      I4 => \x[31]_i_6__0_n_0\,
      I5 => \y0_carry__1_n_6\,
      O => p_1_in(9)
    );
\y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(0),
      Q => \y_reg_n_0_[0]\,
      R => rst
    );
\y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(10),
      Q => \y_reg_n_0_[10]\,
      R => rst
    );
\y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(11),
      Q => \y_reg_n_0_[11]\,
      R => rst
    );
\y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(12),
      Q => \y_reg_n_0_[12]\,
      R => rst
    );
\y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(13),
      Q => \y_reg_n_0_[13]\,
      R => rst
    );
\y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(14),
      Q => \y_reg_n_0_[14]\,
      R => rst
    );
\y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(15),
      Q => \y_reg_n_0_[15]\,
      R => rst
    );
\y_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(16),
      Q => \y_reg_n_0_[16]\,
      R => rst
    );
\y_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(17),
      Q => \y_reg_n_0_[17]\,
      R => rst
    );
\y_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(18),
      Q => \y_reg_n_0_[18]\,
      R => rst
    );
\y_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(19),
      Q => \y_reg_n_0_[19]\,
      R => rst
    );
\y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(1),
      Q => \y_reg_n_0_[1]\,
      R => rst
    );
\y_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(20),
      Q => \y_reg_n_0_[20]\,
      R => rst
    );
\y_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(21),
      Q => \y_reg_n_0_[21]\,
      R => rst
    );
\y_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(22),
      Q => \y_reg_n_0_[22]\,
      R => rst
    );
\y_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(23),
      Q => \y_reg_n_0_[23]\,
      R => rst
    );
\y_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(24),
      Q => \y_reg_n_0_[24]\,
      R => rst
    );
\y_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(25),
      Q => \y_reg_n_0_[25]\,
      R => rst
    );
\y_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(26),
      Q => \y_reg_n_0_[26]\,
      R => rst
    );
\y_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(27),
      Q => \y_reg_n_0_[27]\,
      R => rst
    );
\y_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(28),
      Q => \y_reg_n_0_[28]\,
      R => rst
    );
\y_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(29),
      Q => \y_reg_n_0_[29]\,
      R => rst
    );
\y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(2),
      Q => \y_reg_n_0_[2]\,
      R => rst
    );
\y_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(30),
      Q => \y_reg_n_0_[30]\,
      R => rst
    );
\y_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(31),
      Q => \in\,
      R => rst
    );
\y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(3),
      Q => \y_reg_n_0_[3]\,
      R => rst
    );
\y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(4),
      Q => \y_reg_n_0_[4]\,
      R => rst
    );
\y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(5),
      Q => \y_reg_n_0_[5]\,
      R => rst
    );
\y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(6),
      Q => \y_reg_n_0_[6]\,
      R => rst
    );
\y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(7),
      Q => \y_reg_n_0_[7]\,
      R => rst
    );
\y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(8),
      Q => \y_reg_n_0_[8]\,
      R => rst
    );
\y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \y[31]_i_1__0_n_0\,
      D => p_1_in(9),
      Q => \y_reg_n_0_[9]\,
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0_cordic_sqrt is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    yz : out STD_LOGIC;
    done_sqrt0 : out STD_LOGIC;
    start_atan0_reg : out STD_LOGIC;
    en_reg_0 : out STD_LOGIC;
    \count_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rst : in STD_LOGIC;
    \FSM_onehot_STATE_reg[0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    done_read_reg : in STD_LOGIC;
    \FSM_onehot_STATE_reg[0]_1\ : in STD_LOGIC;
    start_atan1_reg : in STD_LOGIC;
    start_atan0_reg_0 : in STD_LOGIC;
    done_read : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 31 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    load_reg_0 : in STD_LOGIC;
    \x_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg[30]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[26]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[22]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[18]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[31]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bluetooth_demo_sensor_fusion_axi_0_0_cordic_sqrt : entity is "cordic_sqrt";
end bluetooth_demo_sensor_fusion_axi_0_0_cordic_sqrt;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0_cordic_sqrt is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_STATE[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[3]_i_2_n_0\ : STD_LOGIC;
  signal base0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \base[30]_i_1_n_0\ : STD_LOGIC;
  signal \base[31]_i_1_n_0\ : STD_LOGIC;
  signal \base_reg_n_0_[0]\ : STD_LOGIC;
  signal \^count_reg[5]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal d0_norm0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^done_sqrt0\ : STD_LOGIC;
  signal \^en_reg_0\ : STD_LOGIC;
  signal \inc1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \inc1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \inc1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \inc1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \inc1_carry__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__0_n_1\ : STD_LOGIC;
  signal \inc1_carry__0_n_2\ : STD_LOGIC;
  signal \inc1_carry__0_n_3\ : STD_LOGIC;
  signal \inc1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \inc1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \inc1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \inc1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \inc1_carry__1_n_0\ : STD_LOGIC;
  signal \inc1_carry__1_n_1\ : STD_LOGIC;
  signal \inc1_carry__1_n_2\ : STD_LOGIC;
  signal \inc1_carry__1_n_3\ : STD_LOGIC;
  signal \inc1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \inc1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \inc1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \inc1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \inc1_carry__2_n_0\ : STD_LOGIC;
  signal \inc1_carry__2_n_1\ : STD_LOGIC;
  signal \inc1_carry__2_n_2\ : STD_LOGIC;
  signal \inc1_carry__2_n_3\ : STD_LOGIC;
  signal \inc1_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \inc1_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \inc1_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \inc1_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \inc1_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \inc1_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \inc1_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \inc1_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \inc1_carry__3_n_0\ : STD_LOGIC;
  signal \inc1_carry__3_n_1\ : STD_LOGIC;
  signal \inc1_carry__3_n_2\ : STD_LOGIC;
  signal \inc1_carry__3_n_3\ : STD_LOGIC;
  signal \inc1_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \inc1_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \inc1_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \inc1_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \inc1_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \inc1_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \inc1_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \inc1_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \inc1_carry__4_n_0\ : STD_LOGIC;
  signal \inc1_carry__4_n_1\ : STD_LOGIC;
  signal \inc1_carry__4_n_2\ : STD_LOGIC;
  signal \inc1_carry__4_n_3\ : STD_LOGIC;
  signal \inc1_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \inc1_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \inc1_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \inc1_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \inc1_carry__5_i_5_n_0\ : STD_LOGIC;
  signal \inc1_carry__5_i_6_n_0\ : STD_LOGIC;
  signal \inc1_carry__5_i_7_n_0\ : STD_LOGIC;
  signal \inc1_carry__5_i_8_n_0\ : STD_LOGIC;
  signal \inc1_carry__5_n_0\ : STD_LOGIC;
  signal \inc1_carry__5_n_1\ : STD_LOGIC;
  signal \inc1_carry__5_n_2\ : STD_LOGIC;
  signal \inc1_carry__5_n_3\ : STD_LOGIC;
  signal \inc1_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \inc1_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \inc1_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \inc1_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \inc1_carry__6_i_5_n_0\ : STD_LOGIC;
  signal \inc1_carry__6_i_6_n_0\ : STD_LOGIC;
  signal \inc1_carry__6_i_7_n_0\ : STD_LOGIC;
  signal \inc1_carry__6_i_8_n_0\ : STD_LOGIC;
  signal \inc1_carry__6_n_0\ : STD_LOGIC;
  signal \inc1_carry__6_n_1\ : STD_LOGIC;
  signal \inc1_carry__6_n_2\ : STD_LOGIC;
  signal \inc1_carry__6_n_3\ : STD_LOGIC;
  signal inc1_carry_i_1_n_0 : STD_LOGIC;
  signal inc1_carry_i_2_n_0 : STD_LOGIC;
  signal inc1_carry_i_3_n_0 : STD_LOGIC;
  signal inc1_carry_i_4_n_0 : STD_LOGIC;
  signal inc1_carry_n_0 : STD_LOGIC;
  signal inc1_carry_n_1 : STD_LOGIC;
  signal inc1_carry_n_2 : STD_LOGIC;
  signal inc1_carry_n_3 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \^out\ : signal is "yes";
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 63 downto 17 );
  signal p_1_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal product0 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \product__1_n_106\ : STD_LOGIC;
  signal \product__1_n_107\ : STD_LOGIC;
  signal \product__1_n_108\ : STD_LOGIC;
  signal \product__1_n_109\ : STD_LOGIC;
  signal \product__1_n_110\ : STD_LOGIC;
  signal \product__1_n_111\ : STD_LOGIC;
  signal \product__1_n_112\ : STD_LOGIC;
  signal \product__1_n_113\ : STD_LOGIC;
  signal \product__1_n_114\ : STD_LOGIC;
  signal \product__1_n_115\ : STD_LOGIC;
  signal \product__1_n_116\ : STD_LOGIC;
  signal \product__1_n_117\ : STD_LOGIC;
  signal \product__1_n_118\ : STD_LOGIC;
  signal \product__1_n_119\ : STD_LOGIC;
  signal \product__1_n_120\ : STD_LOGIC;
  signal \product__1_n_121\ : STD_LOGIC;
  signal \product__1_n_122\ : STD_LOGIC;
  signal \product__1_n_123\ : STD_LOGIC;
  signal \product__1_n_124\ : STD_LOGIC;
  signal \product__1_n_125\ : STD_LOGIC;
  signal \product__1_n_126\ : STD_LOGIC;
  signal \product__1_n_127\ : STD_LOGIC;
  signal \product__1_n_128\ : STD_LOGIC;
  signal \product__1_n_129\ : STD_LOGIC;
  signal \product__1_n_130\ : STD_LOGIC;
  signal \product__1_n_131\ : STD_LOGIC;
  signal \product__1_n_132\ : STD_LOGIC;
  signal \product__1_n_133\ : STD_LOGIC;
  signal \product__1_n_134\ : STD_LOGIC;
  signal \product__1_n_135\ : STD_LOGIC;
  signal \product__1_n_136\ : STD_LOGIC;
  signal \product__1_n_137\ : STD_LOGIC;
  signal \product__1_n_138\ : STD_LOGIC;
  signal \product__1_n_139\ : STD_LOGIC;
  signal \product__1_n_140\ : STD_LOGIC;
  signal \product__1_n_141\ : STD_LOGIC;
  signal \product__1_n_142\ : STD_LOGIC;
  signal \product__1_n_143\ : STD_LOGIC;
  signal \product__1_n_144\ : STD_LOGIC;
  signal \product__1_n_145\ : STD_LOGIC;
  signal \product__1_n_146\ : STD_LOGIC;
  signal \product__1_n_147\ : STD_LOGIC;
  signal \product__1_n_148\ : STD_LOGIC;
  signal \product__1_n_149\ : STD_LOGIC;
  signal \product__1_n_150\ : STD_LOGIC;
  signal \product__1_n_151\ : STD_LOGIC;
  signal \product__1_n_152\ : STD_LOGIC;
  signal \product__1_n_153\ : STD_LOGIC;
  signal \product__1_n_58\ : STD_LOGIC;
  signal \product__1_n_59\ : STD_LOGIC;
  signal \product__1_n_60\ : STD_LOGIC;
  signal \product__1_n_61\ : STD_LOGIC;
  signal \product__1_n_62\ : STD_LOGIC;
  signal \product__1_n_63\ : STD_LOGIC;
  signal \product__1_n_64\ : STD_LOGIC;
  signal \product__1_n_65\ : STD_LOGIC;
  signal \product__1_n_66\ : STD_LOGIC;
  signal \product__1_n_67\ : STD_LOGIC;
  signal \product__1_n_68\ : STD_LOGIC;
  signal \product__1_n_69\ : STD_LOGIC;
  signal \product__1_n_70\ : STD_LOGIC;
  signal \product__1_n_71\ : STD_LOGIC;
  signal \product__1_n_72\ : STD_LOGIC;
  signal \product__1_n_73\ : STD_LOGIC;
  signal \product__1_n_74\ : STD_LOGIC;
  signal \product__1_n_75\ : STD_LOGIC;
  signal \product__1_n_76\ : STD_LOGIC;
  signal \product__1_n_77\ : STD_LOGIC;
  signal \product__1_n_78\ : STD_LOGIC;
  signal \product__1_n_79\ : STD_LOGIC;
  signal \product__1_n_80\ : STD_LOGIC;
  signal \product__1_n_81\ : STD_LOGIC;
  signal \product__1_n_82\ : STD_LOGIC;
  signal \product__1_n_83\ : STD_LOGIC;
  signal \product__1_n_84\ : STD_LOGIC;
  signal \product__1_n_85\ : STD_LOGIC;
  signal \product__1_n_86\ : STD_LOGIC;
  signal \product__1_n_87\ : STD_LOGIC;
  signal \product__1_n_88\ : STD_LOGIC;
  signal \product__3\ : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal \product_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \product_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \product_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \product_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \product_carry__0_n_0\ : STD_LOGIC;
  signal \product_carry__0_n_1\ : STD_LOGIC;
  signal \product_carry__0_n_2\ : STD_LOGIC;
  signal \product_carry__0_n_3\ : STD_LOGIC;
  signal \product_carry__10_i_1_n_0\ : STD_LOGIC;
  signal \product_carry__10_i_2_n_0\ : STD_LOGIC;
  signal \product_carry__10_i_3_n_0\ : STD_LOGIC;
  signal \product_carry__10_i_4_n_0\ : STD_LOGIC;
  signal \product_carry__10_n_1\ : STD_LOGIC;
  signal \product_carry__10_n_2\ : STD_LOGIC;
  signal \product_carry__10_n_3\ : STD_LOGIC;
  signal \product_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \product_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \product_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \product_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \product_carry__1_n_0\ : STD_LOGIC;
  signal \product_carry__1_n_1\ : STD_LOGIC;
  signal \product_carry__1_n_2\ : STD_LOGIC;
  signal \product_carry__1_n_3\ : STD_LOGIC;
  signal \product_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \product_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \product_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \product_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \product_carry__2_n_0\ : STD_LOGIC;
  signal \product_carry__2_n_1\ : STD_LOGIC;
  signal \product_carry__2_n_2\ : STD_LOGIC;
  signal \product_carry__2_n_3\ : STD_LOGIC;
  signal \product_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \product_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \product_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \product_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \product_carry__3_n_0\ : STD_LOGIC;
  signal \product_carry__3_n_1\ : STD_LOGIC;
  signal \product_carry__3_n_2\ : STD_LOGIC;
  signal \product_carry__3_n_3\ : STD_LOGIC;
  signal \product_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \product_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \product_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \product_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \product_carry__4_n_0\ : STD_LOGIC;
  signal \product_carry__4_n_1\ : STD_LOGIC;
  signal \product_carry__4_n_2\ : STD_LOGIC;
  signal \product_carry__4_n_3\ : STD_LOGIC;
  signal \product_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \product_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \product_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \product_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \product_carry__5_n_0\ : STD_LOGIC;
  signal \product_carry__5_n_1\ : STD_LOGIC;
  signal \product_carry__5_n_2\ : STD_LOGIC;
  signal \product_carry__5_n_3\ : STD_LOGIC;
  signal \product_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \product_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \product_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \product_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \product_carry__6_n_0\ : STD_LOGIC;
  signal \product_carry__6_n_1\ : STD_LOGIC;
  signal \product_carry__6_n_2\ : STD_LOGIC;
  signal \product_carry__6_n_3\ : STD_LOGIC;
  signal \product_carry__7_i_1_n_0\ : STD_LOGIC;
  signal \product_carry__7_i_2_n_0\ : STD_LOGIC;
  signal \product_carry__7_i_3_n_0\ : STD_LOGIC;
  signal \product_carry__7_i_4_n_0\ : STD_LOGIC;
  signal \product_carry__7_n_0\ : STD_LOGIC;
  signal \product_carry__7_n_1\ : STD_LOGIC;
  signal \product_carry__7_n_2\ : STD_LOGIC;
  signal \product_carry__7_n_3\ : STD_LOGIC;
  signal \product_carry__8_i_1_n_0\ : STD_LOGIC;
  signal \product_carry__8_i_2_n_0\ : STD_LOGIC;
  signal \product_carry__8_i_3_n_0\ : STD_LOGIC;
  signal \product_carry__8_i_4_n_0\ : STD_LOGIC;
  signal \product_carry__8_n_0\ : STD_LOGIC;
  signal \product_carry__8_n_1\ : STD_LOGIC;
  signal \product_carry__8_n_2\ : STD_LOGIC;
  signal \product_carry__8_n_3\ : STD_LOGIC;
  signal \product_carry__9_i_1_n_0\ : STD_LOGIC;
  signal \product_carry__9_i_2_n_0\ : STD_LOGIC;
  signal \product_carry__9_i_3_n_0\ : STD_LOGIC;
  signal \product_carry__9_i_4_n_0\ : STD_LOGIC;
  signal \product_carry__9_n_0\ : STD_LOGIC;
  signal \product_carry__9_n_1\ : STD_LOGIC;
  signal \product_carry__9_n_2\ : STD_LOGIC;
  signal \product_carry__9_n_3\ : STD_LOGIC;
  signal product_carry_i_1_n_0 : STD_LOGIC;
  signal product_carry_i_2_n_0 : STD_LOGIC;
  signal product_carry_i_3_n_0 : STD_LOGIC;
  signal product_carry_n_0 : STD_LOGIC;
  signal product_carry_n_1 : STD_LOGIC;
  signal product_carry_n_2 : STD_LOGIC;
  signal product_carry_n_3 : STD_LOGIC;
  signal product_i_10_n_0 : STD_LOGIC;
  signal product_i_11_n_0 : STD_LOGIC;
  signal product_i_12_n_0 : STD_LOGIC;
  signal product_i_13_n_0 : STD_LOGIC;
  signal product_i_14_n_0 : STD_LOGIC;
  signal product_i_15_n_0 : STD_LOGIC;
  signal product_i_16_n_0 : STD_LOGIC;
  signal product_i_17_n_0 : STD_LOGIC;
  signal product_i_18_n_0 : STD_LOGIC;
  signal product_i_19_n_0 : STD_LOGIC;
  signal product_i_20_n_0 : STD_LOGIC;
  signal product_i_21_n_0 : STD_LOGIC;
  signal product_i_22_n_0 : STD_LOGIC;
  signal product_i_23_n_0 : STD_LOGIC;
  signal product_i_24_n_0 : STD_LOGIC;
  signal product_i_25_n_0 : STD_LOGIC;
  signal product_i_26_n_0 : STD_LOGIC;
  signal product_i_27_n_0 : STD_LOGIC;
  signal product_i_28_n_0 : STD_LOGIC;
  signal product_i_29_n_0 : STD_LOGIC;
  signal product_i_2_n_0 : STD_LOGIC;
  signal product_i_2_n_1 : STD_LOGIC;
  signal product_i_2_n_2 : STD_LOGIC;
  signal product_i_2_n_3 : STD_LOGIC;
  signal product_i_30_n_0 : STD_LOGIC;
  signal product_i_31_n_0 : STD_LOGIC;
  signal product_i_32_n_0 : STD_LOGIC;
  signal product_i_33_n_0 : STD_LOGIC;
  signal product_i_34_n_0 : STD_LOGIC;
  signal product_i_35_n_0 : STD_LOGIC;
  signal product_i_36_n_0 : STD_LOGIC;
  signal product_i_37_n_0 : STD_LOGIC;
  signal product_i_38_n_0 : STD_LOGIC;
  signal product_i_39_n_0 : STD_LOGIC;
  signal product_i_3_n_0 : STD_LOGIC;
  signal product_i_3_n_1 : STD_LOGIC;
  signal product_i_3_n_2 : STD_LOGIC;
  signal product_i_3_n_3 : STD_LOGIC;
  signal product_i_40_n_0 : STD_LOGIC;
  signal product_i_41_n_0 : STD_LOGIC;
  signal product_i_4_n_0 : STD_LOGIC;
  signal product_i_4_n_1 : STD_LOGIC;
  signal product_i_4_n_2 : STD_LOGIC;
  signal product_i_4_n_3 : STD_LOGIC;
  signal product_i_5_n_0 : STD_LOGIC;
  signal product_i_5_n_1 : STD_LOGIC;
  signal product_i_5_n_2 : STD_LOGIC;
  signal product_i_5_n_3 : STD_LOGIC;
  signal product_i_6_n_0 : STD_LOGIC;
  signal product_i_6_n_1 : STD_LOGIC;
  signal product_i_6_n_2 : STD_LOGIC;
  signal product_i_6_n_3 : STD_LOGIC;
  signal product_i_7_n_0 : STD_LOGIC;
  signal product_i_7_n_1 : STD_LOGIC;
  signal product_i_7_n_2 : STD_LOGIC;
  signal product_i_7_n_3 : STD_LOGIC;
  signal product_i_8_n_0 : STD_LOGIC;
  signal product_i_8_n_1 : STD_LOGIC;
  signal product_i_8_n_2 : STD_LOGIC;
  signal product_i_8_n_3 : STD_LOGIC;
  signal product_i_9_n_0 : STD_LOGIC;
  signal product_i_9_n_1 : STD_LOGIC;
  signal product_i_9_n_2 : STD_LOGIC;
  signal product_i_9_n_3 : STD_LOGIC;
  signal product_n_106 : STD_LOGIC;
  signal product_n_107 : STD_LOGIC;
  signal product_n_108 : STD_LOGIC;
  signal product_n_109 : STD_LOGIC;
  signal product_n_110 : STD_LOGIC;
  signal product_n_111 : STD_LOGIC;
  signal product_n_112 : STD_LOGIC;
  signal product_n_113 : STD_LOGIC;
  signal product_n_114 : STD_LOGIC;
  signal product_n_115 : STD_LOGIC;
  signal product_n_116 : STD_LOGIC;
  signal product_n_117 : STD_LOGIC;
  signal product_n_118 : STD_LOGIC;
  signal product_n_119 : STD_LOGIC;
  signal product_n_120 : STD_LOGIC;
  signal product_n_121 : STD_LOGIC;
  signal product_n_122 : STD_LOGIC;
  signal product_n_123 : STD_LOGIC;
  signal product_n_124 : STD_LOGIC;
  signal product_n_125 : STD_LOGIC;
  signal product_n_126 : STD_LOGIC;
  signal product_n_127 : STD_LOGIC;
  signal product_n_128 : STD_LOGIC;
  signal product_n_129 : STD_LOGIC;
  signal product_n_130 : STD_LOGIC;
  signal product_n_131 : STD_LOGIC;
  signal product_n_132 : STD_LOGIC;
  signal product_n_133 : STD_LOGIC;
  signal product_n_134 : STD_LOGIC;
  signal product_n_135 : STD_LOGIC;
  signal product_n_136 : STD_LOGIC;
  signal product_n_137 : STD_LOGIC;
  signal product_n_138 : STD_LOGIC;
  signal product_n_139 : STD_LOGIC;
  signal product_n_140 : STD_LOGIC;
  signal product_n_141 : STD_LOGIC;
  signal product_n_142 : STD_LOGIC;
  signal product_n_143 : STD_LOGIC;
  signal product_n_144 : STD_LOGIC;
  signal product_n_145 : STD_LOGIC;
  signal product_n_146 : STD_LOGIC;
  signal product_n_147 : STD_LOGIC;
  signal product_n_148 : STD_LOGIC;
  signal product_n_149 : STD_LOGIC;
  signal product_n_150 : STD_LOGIC;
  signal product_n_151 : STD_LOGIC;
  signal product_n_152 : STD_LOGIC;
  signal product_n_153 : STD_LOGIC;
  signal product_n_58 : STD_LOGIC;
  signal product_n_59 : STD_LOGIC;
  signal product_n_60 : STD_LOGIC;
  signal product_n_61 : STD_LOGIC;
  signal product_n_62 : STD_LOGIC;
  signal product_n_63 : STD_LOGIC;
  signal product_n_64 : STD_LOGIC;
  signal product_n_65 : STD_LOGIC;
  signal product_n_66 : STD_LOGIC;
  signal product_n_67 : STD_LOGIC;
  signal product_n_68 : STD_LOGIC;
  signal product_n_69 : STD_LOGIC;
  signal product_n_70 : STD_LOGIC;
  signal product_n_71 : STD_LOGIC;
  signal product_n_72 : STD_LOGIC;
  signal product_n_73 : STD_LOGIC;
  signal product_n_74 : STD_LOGIC;
  signal product_n_75 : STD_LOGIC;
  signal product_n_76 : STD_LOGIC;
  signal product_n_77 : STD_LOGIC;
  signal product_n_78 : STD_LOGIC;
  signal product_n_79 : STD_LOGIC;
  signal product_n_80 : STD_LOGIC;
  signal product_n_81 : STD_LOGIC;
  signal product_n_82 : STD_LOGIC;
  signal product_n_83 : STD_LOGIC;
  signal product_n_84 : STD_LOGIC;
  signal product_n_85 : STD_LOGIC;
  signal product_n_86 : STD_LOGIC;
  signal product_n_87 : STD_LOGIC;
  signal product_n_88 : STD_LOGIC;
  signal \x[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \x[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \x[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \x[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \x[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \x[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \x[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \x[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \x[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \x[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \x[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \x[20]_i_6__0_n_0\ : STD_LOGIC;
  signal \x[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \x[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \x[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \x[24]_i_6__0_n_0\ : STD_LOGIC;
  signal \x[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \x[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \x[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \x[28]_i_6__0_n_0\ : STD_LOGIC;
  signal \x[31]_i_14__0_n_0\ : STD_LOGIC;
  signal \x[31]_i_15__0_n_0\ : STD_LOGIC;
  signal \x[31]_i_16__0_n_0\ : STD_LOGIC;
  signal \x[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \x[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \x[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \x[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \x[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \x[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \x[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \x[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \x[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \x_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \x_reg[12]_i_2__0_n_1\ : STD_LOGIC;
  signal \x_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \x_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \x_reg[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \x_reg[16]_i_2__0_n_1\ : STD_LOGIC;
  signal \x_reg[16]_i_2__0_n_2\ : STD_LOGIC;
  signal \x_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \x_reg[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \x_reg[20]_i_2__0_n_1\ : STD_LOGIC;
  signal \x_reg[20]_i_2__0_n_2\ : STD_LOGIC;
  signal \x_reg[20]_i_2__0_n_3\ : STD_LOGIC;
  signal \x_reg[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \x_reg[24]_i_2__0_n_1\ : STD_LOGIC;
  signal \x_reg[24]_i_2__0_n_2\ : STD_LOGIC;
  signal \x_reg[24]_i_2__0_n_3\ : STD_LOGIC;
  signal \x_reg[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \x_reg[28]_i_2__0_n_1\ : STD_LOGIC;
  signal \x_reg[28]_i_2__0_n_2\ : STD_LOGIC;
  signal \x_reg[28]_i_2__0_n_3\ : STD_LOGIC;
  signal \x_reg[31]_i_7__0_n_2\ : STD_LOGIC;
  signal \x_reg[31]_i_7__0_n_3\ : STD_LOGIC;
  signal \x_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \x_reg[4]_i_2__0_n_1\ : STD_LOGIC;
  signal \x_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \x_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \x_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \x_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \x_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \x_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal y : STD_LOGIC;
  signal \y[0]_i_3_n_0\ : STD_LOGIC;
  signal \y[0]_i_4_n_0\ : STD_LOGIC;
  signal \y[0]_i_5_n_0\ : STD_LOGIC;
  signal \y[0]_i_6_n_0\ : STD_LOGIC;
  signal \y[12]_i_2_n_0\ : STD_LOGIC;
  signal \y[12]_i_3_n_0\ : STD_LOGIC;
  signal \y[12]_i_4_n_0\ : STD_LOGIC;
  signal \y[12]_i_5_n_0\ : STD_LOGIC;
  signal \y[16]_i_2_n_0\ : STD_LOGIC;
  signal \y[16]_i_3_n_0\ : STD_LOGIC;
  signal \y[16]_i_4_n_0\ : STD_LOGIC;
  signal \y[16]_i_5_n_0\ : STD_LOGIC;
  signal \y[20]_i_2_n_0\ : STD_LOGIC;
  signal \y[20]_i_3_n_0\ : STD_LOGIC;
  signal \y[20]_i_4_n_0\ : STD_LOGIC;
  signal \y[20]_i_5_n_0\ : STD_LOGIC;
  signal \y[24]_i_2_n_0\ : STD_LOGIC;
  signal \y[24]_i_3_n_0\ : STD_LOGIC;
  signal \y[24]_i_4_n_0\ : STD_LOGIC;
  signal \y[24]_i_5_n_0\ : STD_LOGIC;
  signal \y[28]_i_2_n_0\ : STD_LOGIC;
  signal \y[28]_i_3_n_0\ : STD_LOGIC;
  signal \y[28]_i_4_n_0\ : STD_LOGIC;
  signal \y[28]_i_5_n_0\ : STD_LOGIC;
  signal \y[4]_i_2_n_0\ : STD_LOGIC;
  signal \y[4]_i_3_n_0\ : STD_LOGIC;
  signal \y[4]_i_4_n_0\ : STD_LOGIC;
  signal \y[4]_i_5_n_0\ : STD_LOGIC;
  signal \y[8]_i_2_n_0\ : STD_LOGIC;
  signal \y[8]_i_3_n_0\ : STD_LOGIC;
  signal \y[8]_i_4_n_0\ : STD_LOGIC;
  signal \y[8]_i_5_n_0\ : STD_LOGIC;
  signal y_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \y_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \y_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \y_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \y_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \y_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \y_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \y_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \y_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \y_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \y_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \y_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \y_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \y_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \y_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \y_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \y_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \y_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \y_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \y_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \y_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \y_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \y_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \y_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \y_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \y_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \y_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \y_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \y_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \y_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \y_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \y_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \y_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \y_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \y_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \y_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \y_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \y_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \y_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \y_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \y_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \y_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \y_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \y_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \y_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \y_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \y_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \y_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \y_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \y_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \y_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \y_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \y_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \y_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \y_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \y_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \y_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \y_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \y_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \y_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \y_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^yz\ : STD_LOGIC;
  signal NLW_inc1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_inc1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_inc1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_inc1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_inc1_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_inc1_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_inc1_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_inc1_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_product__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal \NLW_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_product__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_product__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_product__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_product__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_product__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_product__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_product__2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \NLW_product__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_product_carry__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_product_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_product_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_reg[31]_i_7__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_reg[31]_i_7__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[0]\ : label is "IDLE:0001,LOAD:0010,RUNNING:0100,DONE:1000";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_STATE_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[1]\ : label is "IDLE:0001,LOAD:0010,RUNNING:0100,DONE:1000";
  attribute KEEP of \FSM_onehot_STATE_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[2]\ : label is "IDLE:0001,LOAD:0010,RUNNING:0100,DONE:1000";
  attribute KEEP of \FSM_onehot_STATE_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[3]\ : label is "IDLE:0001,LOAD:0010,RUNNING:0100,DONE:1000";
  attribute KEEP of \FSM_onehot_STATE_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \count[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \count[4]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of en_i_2 : label is "soft_lutpair89";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of product : label is "{SYNTH-10 {cell *THIS*} {string 17x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 17x17 4}}";
  attribute METHODOLOGY_DRC_VIOS of \product__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \product__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x17 4}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[12]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[16]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[20]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[24]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[28]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[31]_i_7__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[4]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[8]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  E(0) <= \^e\(0);
  \count_reg[5]_0\(0) <= \^count_reg[5]_0\(0);
  done_sqrt0 <= \^done_sqrt0\;
  en_reg_0 <= \^en_reg_0\;
  \out\(3 downto 0) <= \^out\(3 downto 0);
  yz <= \^yz\;
\FSM_onehot_STATE[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => \FSM_onehot_STATE[3]_i_2_n_0\,
      I1 => \^out\(1),
      I2 => \^out\(3),
      I3 => \^out\(0),
      I4 => done_read,
      O => \FSM_onehot_STATE[3]_i_1_n_0\
    );
\FSM_onehot_STATE[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^en_reg_0\,
      I2 => \^count_reg[5]_0\(0),
      O => \FSM_onehot_STATE[3]_i_2_n_0\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_STATE[3]_i_1_n_0\,
      D => \^out\(3),
      Q => \^out\(0),
      S => rst
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_STATE[3]_i_1_n_0\,
      D => \^out\(0),
      Q => \^out\(1),
      R => rst
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_STATE[3]_i_1_n_0\,
      D => \^out\(1),
      Q => \^out\(2),
      R => rst
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_STATE[3]_i_1_n_0\,
      D => \^out\(2),
      Q => \^out\(3),
      R => rst
    );
\base[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst,
      I1 => \^yz\,
      O => \base[30]_i_1_n_0\
    );
\base[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^yz\,
      I2 => base0(30),
      O => \base[31]_i_1_n_0\
    );
\base_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(0),
      Q => \base_reg_n_0_[0]\,
      R => \base[30]_i_1_n_0\
    );
\base_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(10),
      Q => base0(9),
      R => \base[30]_i_1_n_0\
    );
\base_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(11),
      Q => base0(10),
      R => \base[30]_i_1_n_0\
    );
\base_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(12),
      Q => base0(11),
      R => \base[30]_i_1_n_0\
    );
\base_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(13),
      Q => base0(12),
      R => \base[30]_i_1_n_0\
    );
\base_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(14),
      Q => base0(13),
      R => \base[30]_i_1_n_0\
    );
\base_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(15),
      Q => base0(14),
      R => \base[30]_i_1_n_0\
    );
\base_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(16),
      Q => base0(15),
      R => \base[30]_i_1_n_0\
    );
\base_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(17),
      Q => base0(16),
      R => \base[30]_i_1_n_0\
    );
\base_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(18),
      Q => base0(17),
      R => \base[30]_i_1_n_0\
    );
\base_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(19),
      Q => base0(18),
      R => \base[30]_i_1_n_0\
    );
\base_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(1),
      Q => base0(0),
      R => \base[30]_i_1_n_0\
    );
\base_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(20),
      Q => base0(19),
      R => \base[30]_i_1_n_0\
    );
\base_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(21),
      Q => base0(20),
      R => \base[30]_i_1_n_0\
    );
\base_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(22),
      Q => base0(21),
      R => \base[30]_i_1_n_0\
    );
\base_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(23),
      Q => base0(22),
      R => \base[30]_i_1_n_0\
    );
\base_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(24),
      Q => base0(23),
      R => \base[30]_i_1_n_0\
    );
\base_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(25),
      Q => base0(24),
      R => \base[30]_i_1_n_0\
    );
\base_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(26),
      Q => base0(25),
      R => \base[30]_i_1_n_0\
    );
\base_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(27),
      Q => base0(26),
      R => \base[30]_i_1_n_0\
    );
\base_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(28),
      Q => base0(27),
      R => \base[30]_i_1_n_0\
    );
\base_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(29),
      Q => base0(28),
      R => \base[30]_i_1_n_0\
    );
\base_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(2),
      Q => base0(1),
      R => \base[30]_i_1_n_0\
    );
\base_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(30),
      Q => base0(29),
      R => \base[30]_i_1_n_0\
    );
\base_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \base[31]_i_1_n_0\,
      Q => base0(30),
      R => rst
    );
\base_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(3),
      Q => base0(2),
      R => \base[30]_i_1_n_0\
    );
\base_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(4),
      Q => base0(3),
      R => \base[30]_i_1_n_0\
    );
\base_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(5),
      Q => base0(4),
      R => \base[30]_i_1_n_0\
    );
\base_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(6),
      Q => base0(5),
      R => \base[30]_i_1_n_0\
    );
\base_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(7),
      Q => base0(6),
      R => \base[30]_i_1_n_0\
    );
\base_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(8),
      Q => base0(7),
      R => \base[30]_i_1_n_0\
    );
\base_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(9),
      Q => base0(8),
      R => \base[30]_i_1_n_0\
    );
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg__0\(0),
      O => p_0_in(0)
    );
\count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_reg__0\(0),
      I1 => \count_reg__0\(1),
      O => p_0_in(1)
    );
\count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \count_reg__0\(2),
      I1 => \count_reg__0\(0),
      I2 => \count_reg__0\(1),
      O => p_0_in(2)
    );
\count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \count_reg__0\(3),
      I1 => \count_reg__0\(1),
      I2 => \count_reg__0\(0),
      I3 => \count_reg__0\(2),
      O => p_0_in(3)
    );
\count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \count_reg__0\(4),
      I1 => \count_reg__0\(2),
      I2 => \count_reg__0\(0),
      I3 => \count_reg__0\(1),
      I4 => \count_reg__0\(3),
      O => p_0_in(4)
    );
\count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^count_reg[5]_0\(0),
      I1 => \count_reg__0\(2),
      I2 => \count_reg__0\(0),
      I3 => \count_reg__0\(1),
      I4 => \count_reg__0\(3),
      I5 => \count_reg__0\(4),
      O => p_0_in(5)
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_0_in(0),
      Q => \count_reg__0\(0),
      R => \base[30]_i_1_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_0_in(1),
      Q => \count_reg__0\(1),
      R => \base[30]_i_1_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_0_in(2),
      Q => \count_reg__0\(2),
      R => \base[30]_i_1_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_0_in(3),
      Q => \count_reg__0\(3),
      R => \base[30]_i_1_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_0_in(4),
      Q => \count_reg__0\(4),
      R => \base[30]_i_1_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => p_0_in(5),
      Q => \^count_reg[5]_0\(0),
      R => \base[30]_i_1_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_STATE_reg[0]_1\,
      Q => \^done_sqrt0\,
      R => rst
    );
en_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \count_reg__0\(4),
      I1 => \count_reg__0\(3),
      I2 => \count_reg__0\(1),
      I3 => \count_reg__0\(0),
      I4 => \count_reg__0\(2),
      O => \^en_reg_0\
    );
en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_STATE_reg[0]_0\,
      Q => \^e\(0),
      R => rst
    );
inc1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => inc1_carry_n_0,
      CO(2) => inc1_carry_n_1,
      CO(1) => inc1_carry_n_2,
      CO(0) => inc1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_inc1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => inc1_carry_i_1_n_0,
      S(2) => inc1_carry_i_2_n_0,
      S(1) => inc1_carry_i_3_n_0,
      S(0) => inc1_carry_i_4_n_0
    );
\inc1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => inc1_carry_n_0,
      CO(3) => \inc1_carry__0_n_0\,
      CO(2) => \inc1_carry__0_n_1\,
      CO(1) => \inc1_carry__0_n_2\,
      CO(0) => \inc1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_inc1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \inc1_carry__0_i_1_n_0\,
      S(2) => \inc1_carry__0_i_2_n_0\,
      S(1) => \inc1_carry__0_i_3_n_0\,
      S(0) => \inc1_carry__0_i_4_n_0\
    );
\inc1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(15),
      I1 => p_1_in(14),
      O => \inc1_carry__0_i_1_n_0\
    );
\inc1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_1_in(12),
      O => \inc1_carry__0_i_2_n_0\
    );
\inc1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_1_in(10),
      O => \inc1_carry__0_i_3_n_0\
    );
\inc1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(8),
      O => \inc1_carry__0_i_4_n_0\
    );
\inc1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \inc1_carry__0_n_0\,
      CO(3) => \inc1_carry__1_n_0\,
      CO(2) => \inc1_carry__1_n_1\,
      CO(1) => \inc1_carry__1_n_2\,
      CO(0) => \inc1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_inc1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \inc1_carry__1_i_1_n_0\,
      S(2) => \inc1_carry__1_i_2_n_0\,
      S(1) => \inc1_carry__1_i_3_n_0\,
      S(0) => \inc1_carry__1_i_4_n_0\
    );
\inc1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \product__3\(23),
      I1 => \product__3\(22),
      O => \inc1_carry__1_i_1_n_0\
    );
\inc1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \product__3\(21),
      I1 => \product__3\(20),
      O => \inc1_carry__1_i_2_n_0\
    );
\inc1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \product__3\(19),
      I1 => \product__3\(18),
      O => \inc1_carry__1_i_3_n_0\
    );
\inc1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \product__3\(17),
      I1 => \product__3\(16),
      O => \inc1_carry__1_i_4_n_0\
    );
\inc1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \inc1_carry__1_n_0\,
      CO(3) => \inc1_carry__2_n_0\,
      CO(2) => \inc1_carry__2_n_1\,
      CO(1) => \inc1_carry__2_n_2\,
      CO(0) => \inc1_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_inc1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \inc1_carry__2_i_1_n_0\,
      S(2) => \inc1_carry__2_i_2_n_0\,
      S(1) => \inc1_carry__2_i_3_n_0\,
      S(0) => \inc1_carry__2_i_4_n_0\
    );
\inc1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \product__3\(31),
      I1 => \product__3\(30),
      O => \inc1_carry__2_i_1_n_0\
    );
\inc1_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \product__3\(29),
      I1 => \product__3\(28),
      O => \inc1_carry__2_i_2_n_0\
    );
\inc1_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \product__3\(27),
      I1 => \product__3\(26),
      O => \inc1_carry__2_i_3_n_0\
    );
\inc1_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \product__3\(25),
      I1 => \product__3\(24),
      O => \inc1_carry__2_i_4_n_0\
    );
\inc1_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \inc1_carry__2_n_0\,
      CO(3) => \inc1_carry__3_n_0\,
      CO(2) => \inc1_carry__3_n_1\,
      CO(1) => \inc1_carry__3_n_2\,
      CO(0) => \inc1_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \inc1_carry__3_i_1_n_0\,
      DI(2) => \inc1_carry__3_i_2_n_0\,
      DI(1) => \inc1_carry__3_i_3_n_0\,
      DI(0) => \inc1_carry__3_i_4_n_0\,
      O(3 downto 0) => \NLW_inc1_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \inc1_carry__3_i_5_n_0\,
      S(2) => \inc1_carry__3_i_6_n_0\,
      S(1) => \inc1_carry__3_i_7_n_0\,
      S(0) => \inc1_carry__3_i_8_n_0\
    );
\inc1_carry__3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(7),
      I1 => \product__3\(39),
      I2 => P(6),
      I3 => \product__3\(38),
      O => \inc1_carry__3_i_1_n_0\
    );
\inc1_carry__3_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(5),
      I1 => \product__3\(37),
      I2 => P(4),
      I3 => \product__3\(36),
      O => \inc1_carry__3_i_2_n_0\
    );
\inc1_carry__3_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(3),
      I1 => \product__3\(35),
      I2 => P(2),
      I3 => \product__3\(34),
      O => \inc1_carry__3_i_3_n_0\
    );
\inc1_carry__3_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(1),
      I1 => \product__3\(33),
      I2 => P(0),
      I3 => \product__3\(32),
      O => \inc1_carry__3_i_4_n_0\
    );
\inc1_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(39),
      I1 => P(7),
      I2 => \product__3\(38),
      I3 => P(6),
      O => \inc1_carry__3_i_5_n_0\
    );
\inc1_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(37),
      I1 => P(5),
      I2 => \product__3\(36),
      I3 => P(4),
      O => \inc1_carry__3_i_6_n_0\
    );
\inc1_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(35),
      I1 => P(3),
      I2 => \product__3\(34),
      I3 => P(2),
      O => \inc1_carry__3_i_7_n_0\
    );
\inc1_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(33),
      I1 => P(1),
      I2 => \product__3\(32),
      I3 => P(0),
      O => \inc1_carry__3_i_8_n_0\
    );
\inc1_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \inc1_carry__3_n_0\,
      CO(3) => \inc1_carry__4_n_0\,
      CO(2) => \inc1_carry__4_n_1\,
      CO(1) => \inc1_carry__4_n_2\,
      CO(0) => \inc1_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \inc1_carry__4_i_1_n_0\,
      DI(2) => \inc1_carry__4_i_2_n_0\,
      DI(1) => \inc1_carry__4_i_3_n_0\,
      DI(0) => \inc1_carry__4_i_4_n_0\,
      O(3 downto 0) => \NLW_inc1_carry__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \inc1_carry__4_i_5_n_0\,
      S(2) => \inc1_carry__4_i_6_n_0\,
      S(1) => \inc1_carry__4_i_7_n_0\,
      S(0) => \inc1_carry__4_i_8_n_0\
    );
\inc1_carry__4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(15),
      I1 => \product__3\(47),
      I2 => P(14),
      I3 => \product__3\(46),
      O => \inc1_carry__4_i_1_n_0\
    );
\inc1_carry__4_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(13),
      I1 => \product__3\(45),
      I2 => P(12),
      I3 => \product__3\(44),
      O => \inc1_carry__4_i_2_n_0\
    );
\inc1_carry__4_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(11),
      I1 => \product__3\(43),
      I2 => P(10),
      I3 => \product__3\(42),
      O => \inc1_carry__4_i_3_n_0\
    );
\inc1_carry__4_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(9),
      I1 => \product__3\(41),
      I2 => P(8),
      I3 => \product__3\(40),
      O => \inc1_carry__4_i_4_n_0\
    );
\inc1_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(47),
      I1 => P(15),
      I2 => \product__3\(46),
      I3 => P(14),
      O => \inc1_carry__4_i_5_n_0\
    );
\inc1_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(45),
      I1 => P(13),
      I2 => \product__3\(44),
      I3 => P(12),
      O => \inc1_carry__4_i_6_n_0\
    );
\inc1_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(43),
      I1 => P(11),
      I2 => \product__3\(42),
      I3 => P(10),
      O => \inc1_carry__4_i_7_n_0\
    );
\inc1_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(41),
      I1 => P(9),
      I2 => \product__3\(40),
      I3 => P(8),
      O => \inc1_carry__4_i_8_n_0\
    );
\inc1_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \inc1_carry__4_n_0\,
      CO(3) => \inc1_carry__5_n_0\,
      CO(2) => \inc1_carry__5_n_1\,
      CO(1) => \inc1_carry__5_n_2\,
      CO(0) => \inc1_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \inc1_carry__5_i_1_n_0\,
      DI(2) => \inc1_carry__5_i_2_n_0\,
      DI(1) => \inc1_carry__5_i_3_n_0\,
      DI(0) => \inc1_carry__5_i_4_n_0\,
      O(3 downto 0) => \NLW_inc1_carry__5_O_UNCONNECTED\(3 downto 0),
      S(3) => \inc1_carry__5_i_5_n_0\,
      S(2) => \inc1_carry__5_i_6_n_0\,
      S(1) => \inc1_carry__5_i_7_n_0\,
      S(0) => \inc1_carry__5_i_8_n_0\
    );
\inc1_carry__5_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(23),
      I1 => \product__3\(55),
      I2 => P(22),
      I3 => \product__3\(54),
      O => \inc1_carry__5_i_1_n_0\
    );
\inc1_carry__5_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(21),
      I1 => \product__3\(53),
      I2 => P(20),
      I3 => \product__3\(52),
      O => \inc1_carry__5_i_2_n_0\
    );
\inc1_carry__5_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(19),
      I1 => \product__3\(51),
      I2 => P(18),
      I3 => \product__3\(50),
      O => \inc1_carry__5_i_3_n_0\
    );
\inc1_carry__5_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(17),
      I1 => \product__3\(49),
      I2 => P(16),
      I3 => \product__3\(48),
      O => \inc1_carry__5_i_4_n_0\
    );
\inc1_carry__5_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(55),
      I1 => P(23),
      I2 => \product__3\(54),
      I3 => P(22),
      O => \inc1_carry__5_i_5_n_0\
    );
\inc1_carry__5_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(53),
      I1 => P(21),
      I2 => \product__3\(52),
      I3 => P(20),
      O => \inc1_carry__5_i_6_n_0\
    );
\inc1_carry__5_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(51),
      I1 => P(19),
      I2 => \product__3\(50),
      I3 => P(18),
      O => \inc1_carry__5_i_7_n_0\
    );
\inc1_carry__5_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(49),
      I1 => P(17),
      I2 => \product__3\(48),
      I3 => P(16),
      O => \inc1_carry__5_i_8_n_0\
    );
\inc1_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \inc1_carry__5_n_0\,
      CO(3) => \inc1_carry__6_n_0\,
      CO(2) => \inc1_carry__6_n_1\,
      CO(1) => \inc1_carry__6_n_2\,
      CO(0) => \inc1_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \inc1_carry__6_i_1_n_0\,
      DI(2) => \inc1_carry__6_i_2_n_0\,
      DI(1) => \inc1_carry__6_i_3_n_0\,
      DI(0) => \inc1_carry__6_i_4_n_0\,
      O(3 downto 0) => \NLW_inc1_carry__6_O_UNCONNECTED\(3 downto 0),
      S(3) => \inc1_carry__6_i_5_n_0\,
      S(2) => \inc1_carry__6_i_6_n_0\,
      S(1) => \inc1_carry__6_i_7_n_0\,
      S(0) => \inc1_carry__6_i_8_n_0\
    );
\inc1_carry__6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(31),
      I1 => \product__3\(63),
      I2 => P(30),
      I3 => \product__3\(62),
      O => \inc1_carry__6_i_1_n_0\
    );
\inc1_carry__6_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(29),
      I1 => \product__3\(61),
      I2 => P(28),
      I3 => \product__3\(60),
      O => \inc1_carry__6_i_2_n_0\
    );
\inc1_carry__6_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(27),
      I1 => \product__3\(59),
      I2 => P(26),
      I3 => \product__3\(58),
      O => \inc1_carry__6_i_3_n_0\
    );
\inc1_carry__6_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(25),
      I1 => \product__3\(57),
      I2 => P(24),
      I3 => \product__3\(56),
      O => \inc1_carry__6_i_4_n_0\
    );
\inc1_carry__6_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(63),
      I1 => P(31),
      I2 => \product__3\(62),
      I3 => P(30),
      O => \inc1_carry__6_i_5_n_0\
    );
\inc1_carry__6_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(61),
      I1 => P(29),
      I2 => \product__3\(60),
      I3 => P(28),
      O => \inc1_carry__6_i_6_n_0\
    );
\inc1_carry__6_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(59),
      I1 => P(27),
      I2 => \product__3\(58),
      I3 => P(26),
      O => \inc1_carry__6_i_7_n_0\
    );
\inc1_carry__6_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(57),
      I1 => P(25),
      I2 => \product__3\(56),
      I3 => P(24),
      O => \inc1_carry__6_i_8_n_0\
    );
inc1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_1_in(6),
      O => inc1_carry_i_1_n_0
    );
inc1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_1_in(4),
      O => inc1_carry_i_2_n_0
    );
inc1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(2),
      O => inc1_carry_i_3_n_0
    );
inc1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in(0),
      O => inc1_carry_i_4_n_0
    );
load_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => done_read_reg,
      Q => \^yz\,
      R => rst
    );
\o_num_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(0),
      Q => d0(0),
      R => rst
    );
\o_num_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(10),
      Q => d0(10),
      R => rst
    );
\o_num_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(11),
      Q => d0(11),
      R => rst
    );
\o_num_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(12),
      Q => d0(12),
      R => rst
    );
\o_num_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(13),
      Q => d0(13),
      R => rst
    );
\o_num_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(14),
      Q => d0(14),
      R => rst
    );
\o_num_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(15),
      Q => d0(15),
      R => rst
    );
\o_num_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(16),
      Q => d0(16),
      R => rst
    );
\o_num_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(17),
      Q => d0(17),
      R => rst
    );
\o_num_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(18),
      Q => d0(18),
      R => rst
    );
\o_num_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(19),
      Q => d0(19),
      R => rst
    );
\o_num_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(1),
      Q => d0(1),
      R => rst
    );
\o_num_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(20),
      Q => d0(20),
      R => rst
    );
\o_num_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(21),
      Q => d0(21),
      R => rst
    );
\o_num_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(22),
      Q => d0(22),
      R => rst
    );
\o_num_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(23),
      Q => d0(23),
      R => rst
    );
\o_num_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(24),
      Q => d0(24),
      R => rst
    );
\o_num_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(25),
      Q => d0(25),
      R => rst
    );
\o_num_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(26),
      Q => d0(26),
      R => rst
    );
\o_num_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(27),
      Q => d0(27),
      R => rst
    );
\o_num_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(28),
      Q => d0(28),
      R => rst
    );
\o_num_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(29),
      Q => d0(29),
      R => rst
    );
\o_num_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(2),
      Q => d0(2),
      R => rst
    );
\o_num_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(30),
      Q => d0(30),
      R => rst
    );
\o_num_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(31),
      Q => d0(31),
      R => rst
    );
\o_num_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(3),
      Q => d0(3),
      R => rst
    );
\o_num_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(4),
      Q => d0(4),
      R => rst
    );
\o_num_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(5),
      Q => d0(5),
      R => rst
    );
\o_num_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(6),
      Q => d0(6),
      R => rst
    );
\o_num_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(7),
      Q => d0(7),
      R => rst
    );
\o_num_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(8),
      Q => d0(8),
      R => rst
    );
\o_num_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(9),
      Q => d0(9),
      R => rst
    );
product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => product0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => product0(32 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_product_OVERFLOW_UNCONNECTED,
      P(47) => product_n_58,
      P(46) => product_n_59,
      P(45) => product_n_60,
      P(44) => product_n_61,
      P(43) => product_n_62,
      P(42) => product_n_63,
      P(41) => product_n_64,
      P(40) => product_n_65,
      P(39) => product_n_66,
      P(38) => product_n_67,
      P(37) => product_n_68,
      P(36) => product_n_69,
      P(35) => product_n_70,
      P(34) => product_n_71,
      P(33) => product_n_72,
      P(32) => product_n_73,
      P(31) => product_n_74,
      P(30) => product_n_75,
      P(29) => product_n_76,
      P(28) => product_n_77,
      P(27) => product_n_78,
      P(26) => product_n_79,
      P(25) => product_n_80,
      P(24) => product_n_81,
      P(23) => product_n_82,
      P(22) => product_n_83,
      P(21) => product_n_84,
      P(20) => product_n_85,
      P(19) => product_n_86,
      P(18) => product_n_87,
      P(17) => product_n_88,
      P(16 downto 0) => p_0_in_0(33 downto 17),
      PATTERNBDETECT => NLW_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => product_n_106,
      PCOUT(46) => product_n_107,
      PCOUT(45) => product_n_108,
      PCOUT(44) => product_n_109,
      PCOUT(43) => product_n_110,
      PCOUT(42) => product_n_111,
      PCOUT(41) => product_n_112,
      PCOUT(40) => product_n_113,
      PCOUT(39) => product_n_114,
      PCOUT(38) => product_n_115,
      PCOUT(37) => product_n_116,
      PCOUT(36) => product_n_117,
      PCOUT(35) => product_n_118,
      PCOUT(34) => product_n_119,
      PCOUT(33) => product_n_120,
      PCOUT(32) => product_n_121,
      PCOUT(31) => product_n_122,
      PCOUT(30) => product_n_123,
      PCOUT(29) => product_n_124,
      PCOUT(28) => product_n_125,
      PCOUT(27) => product_n_126,
      PCOUT(26) => product_n_127,
      PCOUT(25) => product_n_128,
      PCOUT(24) => product_n_129,
      PCOUT(23) => product_n_130,
      PCOUT(22) => product_n_131,
      PCOUT(21) => product_n_132,
      PCOUT(20) => product_n_133,
      PCOUT(19) => product_n_134,
      PCOUT(18) => product_n_135,
      PCOUT(17) => product_n_136,
      PCOUT(16) => product_n_137,
      PCOUT(15) => product_n_138,
      PCOUT(14) => product_n_139,
      PCOUT(13) => product_n_140,
      PCOUT(12) => product_n_141,
      PCOUT(11) => product_n_142,
      PCOUT(10) => product_n_143,
      PCOUT(9) => product_n_144,
      PCOUT(8) => product_n_145,
      PCOUT(7) => product_n_146,
      PCOUT(6) => product_n_147,
      PCOUT(5) => product_n_148,
      PCOUT(4) => product_n_149,
      PCOUT(3) => product_n_150,
      PCOUT(2) => product_n_151,
      PCOUT(1) => product_n_152,
      PCOUT(0) => product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_UNDERFLOW_UNCONNECTED
    );
\product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => product0(32 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => product0(32 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_product__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 30) => \NLW_product__0_P_UNCONNECTED\(47 downto 30),
      P(29 downto 0) => p_0_in_0(63 downto 34),
      PATTERNBDETECT => \NLW_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => product_n_106,
      PCIN(46) => product_n_107,
      PCIN(45) => product_n_108,
      PCIN(44) => product_n_109,
      PCIN(43) => product_n_110,
      PCIN(42) => product_n_111,
      PCIN(41) => product_n_112,
      PCIN(40) => product_n_113,
      PCIN(39) => product_n_114,
      PCIN(38) => product_n_115,
      PCIN(37) => product_n_116,
      PCIN(36) => product_n_117,
      PCIN(35) => product_n_118,
      PCIN(34) => product_n_119,
      PCIN(33) => product_n_120,
      PCIN(32) => product_n_121,
      PCIN(31) => product_n_122,
      PCIN(30) => product_n_123,
      PCIN(29) => product_n_124,
      PCIN(28) => product_n_125,
      PCIN(27) => product_n_126,
      PCIN(26) => product_n_127,
      PCIN(25) => product_n_128,
      PCIN(24) => product_n_129,
      PCIN(23) => product_n_130,
      PCIN(22) => product_n_131,
      PCIN(21) => product_n_132,
      PCIN(20) => product_n_133,
      PCIN(19) => product_n_134,
      PCIN(18) => product_n_135,
      PCIN(17) => product_n_136,
      PCIN(16) => product_n_137,
      PCIN(15) => product_n_138,
      PCIN(14) => product_n_139,
      PCIN(13) => product_n_140,
      PCIN(12) => product_n_141,
      PCIN(11) => product_n_142,
      PCIN(10) => product_n_143,
      PCIN(9) => product_n_144,
      PCIN(8) => product_n_145,
      PCIN(7) => product_n_146,
      PCIN(6) => product_n_147,
      PCIN(5) => product_n_148,
      PCIN(4) => product_n_149,
      PCIN(3) => product_n_150,
      PCIN(2) => product_n_151,
      PCIN(1) => product_n_152,
      PCIN(0) => product_n_153,
      PCOUT(47 downto 0) => \NLW_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_product__0_UNDERFLOW_UNCONNECTED\
    );
\product__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => product0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_product__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => product0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_product__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_product__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_product__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_product__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_product__1_OVERFLOW_UNCONNECTED\,
      P(47) => \product__1_n_58\,
      P(46) => \product__1_n_59\,
      P(45) => \product__1_n_60\,
      P(44) => \product__1_n_61\,
      P(43) => \product__1_n_62\,
      P(42) => \product__1_n_63\,
      P(41) => \product__1_n_64\,
      P(40) => \product__1_n_65\,
      P(39) => \product__1_n_66\,
      P(38) => \product__1_n_67\,
      P(37) => \product__1_n_68\,
      P(36) => \product__1_n_69\,
      P(35) => \product__1_n_70\,
      P(34) => \product__1_n_71\,
      P(33) => \product__1_n_72\,
      P(32) => \product__1_n_73\,
      P(31) => \product__1_n_74\,
      P(30) => \product__1_n_75\,
      P(29) => \product__1_n_76\,
      P(28) => \product__1_n_77\,
      P(27) => \product__1_n_78\,
      P(26) => \product__1_n_79\,
      P(25) => \product__1_n_80\,
      P(24) => \product__1_n_81\,
      P(23) => \product__1_n_82\,
      P(22) => \product__1_n_83\,
      P(21) => \product__1_n_84\,
      P(20) => \product__1_n_85\,
      P(19) => \product__1_n_86\,
      P(18) => \product__1_n_87\,
      P(17) => \product__1_n_88\,
      P(16 downto 0) => p_1_in(16 downto 0),
      PATTERNBDETECT => \NLW_product__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_product__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \product__1_n_106\,
      PCOUT(46) => \product__1_n_107\,
      PCOUT(45) => \product__1_n_108\,
      PCOUT(44) => \product__1_n_109\,
      PCOUT(43) => \product__1_n_110\,
      PCOUT(42) => \product__1_n_111\,
      PCOUT(41) => \product__1_n_112\,
      PCOUT(40) => \product__1_n_113\,
      PCOUT(39) => \product__1_n_114\,
      PCOUT(38) => \product__1_n_115\,
      PCOUT(37) => \product__1_n_116\,
      PCOUT(36) => \product__1_n_117\,
      PCOUT(35) => \product__1_n_118\,
      PCOUT(34) => \product__1_n_119\,
      PCOUT(33) => \product__1_n_120\,
      PCOUT(32) => \product__1_n_121\,
      PCOUT(31) => \product__1_n_122\,
      PCOUT(30) => \product__1_n_123\,
      PCOUT(29) => \product__1_n_124\,
      PCOUT(28) => \product__1_n_125\,
      PCOUT(27) => \product__1_n_126\,
      PCOUT(26) => \product__1_n_127\,
      PCOUT(25) => \product__1_n_128\,
      PCOUT(24) => \product__1_n_129\,
      PCOUT(23) => \product__1_n_130\,
      PCOUT(22) => \product__1_n_131\,
      PCOUT(21) => \product__1_n_132\,
      PCOUT(20) => \product__1_n_133\,
      PCOUT(19) => \product__1_n_134\,
      PCOUT(18) => \product__1_n_135\,
      PCOUT(17) => \product__1_n_136\,
      PCOUT(16) => \product__1_n_137\,
      PCOUT(15) => \product__1_n_138\,
      PCOUT(14) => \product__1_n_139\,
      PCOUT(13) => \product__1_n_140\,
      PCOUT(12) => \product__1_n_141\,
      PCOUT(11) => \product__1_n_142\,
      PCOUT(10) => \product__1_n_143\,
      PCOUT(9) => \product__1_n_144\,
      PCOUT(8) => \product__1_n_145\,
      PCOUT(7) => \product__1_n_146\,
      PCOUT(6) => \product__1_n_147\,
      PCOUT(5) => \product__1_n_148\,
      PCOUT(4) => \product__1_n_149\,
      PCOUT(3) => \product__1_n_150\,
      PCOUT(2) => \product__1_n_151\,
      PCOUT(1) => \product__1_n_152\,
      PCOUT(0) => \product__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_product__1_UNDERFLOW_UNCONNECTED\
    );
\product__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => product0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_product__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => product0(32 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_product__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_product__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_product__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_product__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_product__2_OVERFLOW_UNCONNECTED\,
      P(47) => \NLW_product__2_P_UNCONNECTED\(47),
      P(46 downto 0) => p_1_in(63 downto 17),
      PATTERNBDETECT => \NLW_product__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_product__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \product__1_n_106\,
      PCIN(46) => \product__1_n_107\,
      PCIN(45) => \product__1_n_108\,
      PCIN(44) => \product__1_n_109\,
      PCIN(43) => \product__1_n_110\,
      PCIN(42) => \product__1_n_111\,
      PCIN(41) => \product__1_n_112\,
      PCIN(40) => \product__1_n_113\,
      PCIN(39) => \product__1_n_114\,
      PCIN(38) => \product__1_n_115\,
      PCIN(37) => \product__1_n_116\,
      PCIN(36) => \product__1_n_117\,
      PCIN(35) => \product__1_n_118\,
      PCIN(34) => \product__1_n_119\,
      PCIN(33) => \product__1_n_120\,
      PCIN(32) => \product__1_n_121\,
      PCIN(31) => \product__1_n_122\,
      PCIN(30) => \product__1_n_123\,
      PCIN(29) => \product__1_n_124\,
      PCIN(28) => \product__1_n_125\,
      PCIN(27) => \product__1_n_126\,
      PCIN(26) => \product__1_n_127\,
      PCIN(25) => \product__1_n_128\,
      PCIN(24) => \product__1_n_129\,
      PCIN(23) => \product__1_n_130\,
      PCIN(22) => \product__1_n_131\,
      PCIN(21) => \product__1_n_132\,
      PCIN(20) => \product__1_n_133\,
      PCIN(19) => \product__1_n_134\,
      PCIN(18) => \product__1_n_135\,
      PCIN(17) => \product__1_n_136\,
      PCIN(16) => \product__1_n_137\,
      PCIN(15) => \product__1_n_138\,
      PCIN(14) => \product__1_n_139\,
      PCIN(13) => \product__1_n_140\,
      PCIN(12) => \product__1_n_141\,
      PCIN(11) => \product__1_n_142\,
      PCIN(10) => \product__1_n_143\,
      PCIN(9) => \product__1_n_144\,
      PCIN(8) => \product__1_n_145\,
      PCIN(7) => \product__1_n_146\,
      PCIN(6) => \product__1_n_147\,
      PCIN(5) => \product__1_n_148\,
      PCIN(4) => \product__1_n_149\,
      PCIN(3) => \product__1_n_150\,
      PCIN(2) => \product__1_n_151\,
      PCIN(1) => \product__1_n_152\,
      PCIN(0) => \product__1_n_153\,
      PCOUT(47 downto 0) => \NLW_product__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_product__2_UNDERFLOW_UNCONNECTED\
    );
product_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => product_carry_n_0,
      CO(2) => product_carry_n_1,
      CO(1) => product_carry_n_2,
      CO(0) => product_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in(19 downto 17),
      DI(0) => '0',
      O(3 downto 0) => \product__3\(19 downto 16),
      S(3) => product_carry_i_1_n_0,
      S(2) => product_carry_i_2_n_0,
      S(1) => product_carry_i_3_n_0,
      S(0) => p_1_in(16)
    );
\product_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => product_carry_n_0,
      CO(3) => \product_carry__0_n_0\,
      CO(2) => \product_carry__0_n_1\,
      CO(1) => \product_carry__0_n_2\,
      CO(0) => \product_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(23 downto 20),
      O(3 downto 0) => \product__3\(23 downto 20),
      S(3) => \product_carry__0_i_1_n_0\,
      S(2) => \product_carry__0_i_2_n_0\,
      S(1) => \product_carry__0_i_3_n_0\,
      S(0) => \product_carry__0_i_4_n_0\
    );
\product_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(23),
      I1 => p_0_in_0(23),
      O => \product_carry__0_i_1_n_0\
    );
\product_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(22),
      I1 => p_0_in_0(22),
      O => \product_carry__0_i_2_n_0\
    );
\product_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_0_in_0(21),
      O => \product_carry__0_i_3_n_0\
    );
\product_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(20),
      I1 => p_0_in_0(20),
      O => \product_carry__0_i_4_n_0\
    );
\product_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_carry__0_n_0\,
      CO(3) => \product_carry__1_n_0\,
      CO(2) => \product_carry__1_n_1\,
      CO(1) => \product_carry__1_n_2\,
      CO(0) => \product_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(27 downto 24),
      O(3 downto 0) => \product__3\(27 downto 24),
      S(3) => \product_carry__1_i_1_n_0\,
      S(2) => \product_carry__1_i_2_n_0\,
      S(1) => \product_carry__1_i_3_n_0\,
      S(0) => \product_carry__1_i_4_n_0\
    );
\product_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_carry__9_n_0\,
      CO(3) => \NLW_product_carry__10_CO_UNCONNECTED\(3),
      CO(2) => \product_carry__10_n_1\,
      CO(1) => \product_carry__10_n_2\,
      CO(0) => \product_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_1_in(62 downto 60),
      O(3 downto 0) => \product__3\(63 downto 60),
      S(3) => \product_carry__10_i_1_n_0\,
      S(2) => \product_carry__10_i_2_n_0\,
      S(1) => \product_carry__10_i_3_n_0\,
      S(0) => \product_carry__10_i_4_n_0\
    );
\product_carry__10_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in_0(63),
      I1 => p_1_in(63),
      O => \product_carry__10_i_1_n_0\
    );
\product_carry__10_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(62),
      I1 => p_0_in_0(62),
      O => \product_carry__10_i_2_n_0\
    );
\product_carry__10_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(61),
      I1 => p_0_in_0(61),
      O => \product_carry__10_i_3_n_0\
    );
\product_carry__10_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(60),
      I1 => p_0_in_0(60),
      O => \product_carry__10_i_4_n_0\
    );
\product_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(27),
      I1 => p_0_in_0(27),
      O => \product_carry__1_i_1_n_0\
    );
\product_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(26),
      I1 => p_0_in_0(26),
      O => \product_carry__1_i_2_n_0\
    );
\product_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(25),
      I1 => p_0_in_0(25),
      O => \product_carry__1_i_3_n_0\
    );
\product_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(24),
      I1 => p_0_in_0(24),
      O => \product_carry__1_i_4_n_0\
    );
\product_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_carry__1_n_0\,
      CO(3) => \product_carry__2_n_0\,
      CO(2) => \product_carry__2_n_1\,
      CO(1) => \product_carry__2_n_2\,
      CO(0) => \product_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(31 downto 28),
      O(3 downto 0) => \product__3\(31 downto 28),
      S(3) => \product_carry__2_i_1_n_0\,
      S(2) => \product_carry__2_i_2_n_0\,
      S(1) => \product_carry__2_i_3_n_0\,
      S(0) => \product_carry__2_i_4_n_0\
    );
\product_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(31),
      I1 => p_0_in_0(31),
      O => \product_carry__2_i_1_n_0\
    );
\product_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(30),
      I1 => p_0_in_0(30),
      O => \product_carry__2_i_2_n_0\
    );
\product_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(29),
      I1 => p_0_in_0(29),
      O => \product_carry__2_i_3_n_0\
    );
\product_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(28),
      I1 => p_0_in_0(28),
      O => \product_carry__2_i_4_n_0\
    );
\product_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_carry__2_n_0\,
      CO(3) => \product_carry__3_n_0\,
      CO(2) => \product_carry__3_n_1\,
      CO(1) => \product_carry__3_n_2\,
      CO(0) => \product_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(35 downto 32),
      O(3 downto 0) => \product__3\(35 downto 32),
      S(3) => \product_carry__3_i_1_n_0\,
      S(2) => \product_carry__3_i_2_n_0\,
      S(1) => \product_carry__3_i_3_n_0\,
      S(0) => \product_carry__3_i_4_n_0\
    );
\product_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(35),
      I1 => p_0_in_0(35),
      O => \product_carry__3_i_1_n_0\
    );
\product_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(34),
      I1 => p_0_in_0(34),
      O => \product_carry__3_i_2_n_0\
    );
\product_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(33),
      I1 => p_0_in_0(33),
      O => \product_carry__3_i_3_n_0\
    );
\product_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(32),
      I1 => p_0_in_0(32),
      O => \product_carry__3_i_4_n_0\
    );
\product_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_carry__3_n_0\,
      CO(3) => \product_carry__4_n_0\,
      CO(2) => \product_carry__4_n_1\,
      CO(1) => \product_carry__4_n_2\,
      CO(0) => \product_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(39 downto 36),
      O(3 downto 0) => \product__3\(39 downto 36),
      S(3) => \product_carry__4_i_1_n_0\,
      S(2) => \product_carry__4_i_2_n_0\,
      S(1) => \product_carry__4_i_3_n_0\,
      S(0) => \product_carry__4_i_4_n_0\
    );
\product_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(39),
      I1 => p_0_in_0(39),
      O => \product_carry__4_i_1_n_0\
    );
\product_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(38),
      I1 => p_0_in_0(38),
      O => \product_carry__4_i_2_n_0\
    );
\product_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(37),
      I1 => p_0_in_0(37),
      O => \product_carry__4_i_3_n_0\
    );
\product_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(36),
      I1 => p_0_in_0(36),
      O => \product_carry__4_i_4_n_0\
    );
\product_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_carry__4_n_0\,
      CO(3) => \product_carry__5_n_0\,
      CO(2) => \product_carry__5_n_1\,
      CO(1) => \product_carry__5_n_2\,
      CO(0) => \product_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(43 downto 40),
      O(3 downto 0) => \product__3\(43 downto 40),
      S(3) => \product_carry__5_i_1_n_0\,
      S(2) => \product_carry__5_i_2_n_0\,
      S(1) => \product_carry__5_i_3_n_0\,
      S(0) => \product_carry__5_i_4_n_0\
    );
\product_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(43),
      I1 => p_0_in_0(43),
      O => \product_carry__5_i_1_n_0\
    );
\product_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(42),
      I1 => p_0_in_0(42),
      O => \product_carry__5_i_2_n_0\
    );
\product_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(41),
      I1 => p_0_in_0(41),
      O => \product_carry__5_i_3_n_0\
    );
\product_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(40),
      I1 => p_0_in_0(40),
      O => \product_carry__5_i_4_n_0\
    );
\product_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_carry__5_n_0\,
      CO(3) => \product_carry__6_n_0\,
      CO(2) => \product_carry__6_n_1\,
      CO(1) => \product_carry__6_n_2\,
      CO(0) => \product_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(47 downto 44),
      O(3 downto 0) => \product__3\(47 downto 44),
      S(3) => \product_carry__6_i_1_n_0\,
      S(2) => \product_carry__6_i_2_n_0\,
      S(1) => \product_carry__6_i_3_n_0\,
      S(0) => \product_carry__6_i_4_n_0\
    );
\product_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(47),
      I1 => p_0_in_0(47),
      O => \product_carry__6_i_1_n_0\
    );
\product_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(46),
      I1 => p_0_in_0(46),
      O => \product_carry__6_i_2_n_0\
    );
\product_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(45),
      I1 => p_0_in_0(45),
      O => \product_carry__6_i_3_n_0\
    );
\product_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(44),
      I1 => p_0_in_0(44),
      O => \product_carry__6_i_4_n_0\
    );
\product_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_carry__6_n_0\,
      CO(3) => \product_carry__7_n_0\,
      CO(2) => \product_carry__7_n_1\,
      CO(1) => \product_carry__7_n_2\,
      CO(0) => \product_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(51 downto 48),
      O(3 downto 0) => \product__3\(51 downto 48),
      S(3) => \product_carry__7_i_1_n_0\,
      S(2) => \product_carry__7_i_2_n_0\,
      S(1) => \product_carry__7_i_3_n_0\,
      S(0) => \product_carry__7_i_4_n_0\
    );
\product_carry__7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(51),
      I1 => p_0_in_0(51),
      O => \product_carry__7_i_1_n_0\
    );
\product_carry__7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(50),
      I1 => p_0_in_0(50),
      O => \product_carry__7_i_2_n_0\
    );
\product_carry__7_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(49),
      I1 => p_0_in_0(49),
      O => \product_carry__7_i_3_n_0\
    );
\product_carry__7_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(48),
      I1 => p_0_in_0(48),
      O => \product_carry__7_i_4_n_0\
    );
\product_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_carry__7_n_0\,
      CO(3) => \product_carry__8_n_0\,
      CO(2) => \product_carry__8_n_1\,
      CO(1) => \product_carry__8_n_2\,
      CO(0) => \product_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(55 downto 52),
      O(3 downto 0) => \product__3\(55 downto 52),
      S(3) => \product_carry__8_i_1_n_0\,
      S(2) => \product_carry__8_i_2_n_0\,
      S(1) => \product_carry__8_i_3_n_0\,
      S(0) => \product_carry__8_i_4_n_0\
    );
\product_carry__8_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(55),
      I1 => p_0_in_0(55),
      O => \product_carry__8_i_1_n_0\
    );
\product_carry__8_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(54),
      I1 => p_0_in_0(54),
      O => \product_carry__8_i_2_n_0\
    );
\product_carry__8_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(53),
      I1 => p_0_in_0(53),
      O => \product_carry__8_i_3_n_0\
    );
\product_carry__8_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(52),
      I1 => p_0_in_0(52),
      O => \product_carry__8_i_4_n_0\
    );
\product_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_carry__8_n_0\,
      CO(3) => \product_carry__9_n_0\,
      CO(2) => \product_carry__9_n_1\,
      CO(1) => \product_carry__9_n_2\,
      CO(0) => \product_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(59 downto 56),
      O(3 downto 0) => \product__3\(59 downto 56),
      S(3) => \product_carry__9_i_1_n_0\,
      S(2) => \product_carry__9_i_2_n_0\,
      S(1) => \product_carry__9_i_3_n_0\,
      S(0) => \product_carry__9_i_4_n_0\
    );
\product_carry__9_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(59),
      I1 => p_0_in_0(59),
      O => \product_carry__9_i_1_n_0\
    );
\product_carry__9_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(58),
      I1 => p_0_in_0(58),
      O => \product_carry__9_i_2_n_0\
    );
\product_carry__9_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(57),
      I1 => p_0_in_0(57),
      O => \product_carry__9_i_3_n_0\
    );
\product_carry__9_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(56),
      I1 => p_0_in_0(56),
      O => \product_carry__9_i_4_n_0\
    );
product_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(19),
      I1 => p_0_in_0(19),
      O => product_carry_i_1_n_0
    );
product_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(18),
      I1 => p_0_in_0(18),
      O => product_carry_i_2_n_0
    );
product_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => p_0_in_0(17),
      O => product_carry_i_3_n_0
    );
product_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => product_i_2_n_0,
      CO(3 downto 1) => NLW_product_i_1_CO_UNCONNECTED(3 downto 1),
      CO(0) => product0(32),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_product_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
product_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(31),
      I1 => base0(30),
      O => product_i_10_n_0
    );
product_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(30),
      I1 => base0(29),
      O => product_i_11_n_0
    );
product_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(29),
      I1 => base0(28),
      O => product_i_12_n_0
    );
product_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(28),
      I1 => base0(27),
      O => product_i_13_n_0
    );
product_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(27),
      I1 => base0(26),
      O => product_i_14_n_0
    );
product_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(26),
      I1 => base0(25),
      O => product_i_15_n_0
    );
product_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(25),
      I1 => base0(24),
      O => product_i_16_n_0
    );
product_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(24),
      I1 => base0(23),
      O => product_i_17_n_0
    );
product_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(23),
      I1 => base0(22),
      O => product_i_18_n_0
    );
product_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(22),
      I1 => base0(21),
      O => product_i_19_n_0
    );
product_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => product_i_3_n_0,
      CO(3) => product_i_2_n_0,
      CO(2) => product_i_2_n_1,
      CO(1) => product_i_2_n_2,
      CO(0) => product_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => y_reg(31 downto 28),
      O(3 downto 0) => product0(31 downto 28),
      S(3) => product_i_10_n_0,
      S(2) => product_i_11_n_0,
      S(1) => product_i_12_n_0,
      S(0) => product_i_13_n_0
    );
product_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(21),
      I1 => base0(20),
      O => product_i_20_n_0
    );
product_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(20),
      I1 => base0(19),
      O => product_i_21_n_0
    );
product_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(19),
      I1 => base0(18),
      O => product_i_22_n_0
    );
product_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(18),
      I1 => base0(17),
      O => product_i_23_n_0
    );
product_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(17),
      I1 => base0(16),
      O => product_i_24_n_0
    );
product_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(16),
      I1 => base0(15),
      O => product_i_25_n_0
    );
product_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(15),
      I1 => base0(14),
      O => product_i_26_n_0
    );
product_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(14),
      I1 => base0(13),
      O => product_i_27_n_0
    );
product_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(13),
      I1 => base0(12),
      O => product_i_28_n_0
    );
product_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(12),
      I1 => base0(11),
      O => product_i_29_n_0
    );
product_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => product_i_4_n_0,
      CO(3) => product_i_3_n_0,
      CO(2) => product_i_3_n_1,
      CO(1) => product_i_3_n_2,
      CO(0) => product_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => y_reg(27 downto 24),
      O(3 downto 0) => product0(27 downto 24),
      S(3) => product_i_14_n_0,
      S(2) => product_i_15_n_0,
      S(1) => product_i_16_n_0,
      S(0) => product_i_17_n_0
    );
product_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(11),
      I1 => base0(10),
      O => product_i_30_n_0
    );
product_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(10),
      I1 => base0(9),
      O => product_i_31_n_0
    );
product_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(9),
      I1 => base0(8),
      O => product_i_32_n_0
    );
product_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(8),
      I1 => base0(7),
      O => product_i_33_n_0
    );
product_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(7),
      I1 => base0(6),
      O => product_i_34_n_0
    );
product_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(6),
      I1 => base0(5),
      O => product_i_35_n_0
    );
product_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(5),
      I1 => base0(4),
      O => product_i_36_n_0
    );
product_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(4),
      I1 => base0(3),
      O => product_i_37_n_0
    );
product_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(3),
      I1 => base0(2),
      O => product_i_38_n_0
    );
product_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(2),
      I1 => base0(1),
      O => product_i_39_n_0
    );
product_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => product_i_5_n_0,
      CO(3) => product_i_4_n_0,
      CO(2) => product_i_4_n_1,
      CO(1) => product_i_4_n_2,
      CO(0) => product_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => y_reg(23 downto 20),
      O(3 downto 0) => product0(23 downto 20),
      S(3) => product_i_18_n_0,
      S(2) => product_i_19_n_0,
      S(1) => product_i_20_n_0,
      S(0) => product_i_21_n_0
    );
product_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(1),
      I1 => base0(0),
      O => product_i_40_n_0
    );
product_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(0),
      I1 => \base_reg_n_0_[0]\,
      O => product_i_41_n_0
    );
product_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => product_i_6_n_0,
      CO(3) => product_i_5_n_0,
      CO(2) => product_i_5_n_1,
      CO(1) => product_i_5_n_2,
      CO(0) => product_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => y_reg(19 downto 16),
      O(3 downto 0) => product0(19 downto 16),
      S(3) => product_i_22_n_0,
      S(2) => product_i_23_n_0,
      S(1) => product_i_24_n_0,
      S(0) => product_i_25_n_0
    );
product_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => product_i_7_n_0,
      CO(3) => product_i_6_n_0,
      CO(2) => product_i_6_n_1,
      CO(1) => product_i_6_n_2,
      CO(0) => product_i_6_n_3,
      CYINIT => '0',
      DI(3 downto 0) => y_reg(15 downto 12),
      O(3 downto 0) => product0(15 downto 12),
      S(3) => product_i_26_n_0,
      S(2) => product_i_27_n_0,
      S(1) => product_i_28_n_0,
      S(0) => product_i_29_n_0
    );
product_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => product_i_8_n_0,
      CO(3) => product_i_7_n_0,
      CO(2) => product_i_7_n_1,
      CO(1) => product_i_7_n_2,
      CO(0) => product_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => y_reg(11 downto 8),
      O(3 downto 0) => product0(11 downto 8),
      S(3) => product_i_30_n_0,
      S(2) => product_i_31_n_0,
      S(1) => product_i_32_n_0,
      S(0) => product_i_33_n_0
    );
product_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => product_i_9_n_0,
      CO(3) => product_i_8_n_0,
      CO(2) => product_i_8_n_1,
      CO(1) => product_i_8_n_2,
      CO(0) => product_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => y_reg(7 downto 4),
      O(3 downto 0) => product0(7 downto 4),
      S(3) => product_i_34_n_0,
      S(2) => product_i_35_n_0,
      S(1) => product_i_36_n_0,
      S(0) => product_i_37_n_0
    );
product_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => product_i_9_n_0,
      CO(2) => product_i_9_n_1,
      CO(1) => product_i_9_n_2,
      CO(0) => product_i_9_n_3,
      CYINIT => '0',
      DI(3 downto 0) => y_reg(3 downto 0),
      O(3 downto 0) => product0(3 downto 0),
      S(3) => product_i_38_n_0,
      S(2) => product_i_39_n_0,
      S(1) => product_i_40_n_0,
      S(0) => product_i_41_n_0
    );
start_atan0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003A"
    )
        port map (
      I0 => \^done_sqrt0\,
      I1 => start_atan1_reg,
      I2 => start_atan0_reg_0,
      I3 => rst,
      O => start_atan0_reg
    );
\x[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d0(0),
      I1 => load_reg_0,
      I2 => \y_reg[31]_0\(0),
      O => D(0)
    );
\x[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(10),
      I1 => O(0),
      I2 => d0(10),
      I3 => load_reg_0,
      I4 => \x_reg[10]\(3),
      O => D(10)
    );
\x[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(11),
      I1 => O(0),
      I2 => d0(11),
      I3 => load_reg_0,
      I4 => \x_reg[14]\(0),
      O => D(11)
    );
\x[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(12),
      I1 => O(0),
      I2 => d0(12),
      I3 => load_reg_0,
      I4 => \x_reg[14]\(1),
      O => D(12)
    );
\x[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(12),
      O => \x[12]_i_3__0_n_0\
    );
\x[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(11),
      O => \x[12]_i_4__0_n_0\
    );
\x[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(10),
      O => \x[12]_i_5__0_n_0\
    );
\x[12]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(9),
      O => \x[12]_i_6__0_n_0\
    );
\x[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(13),
      I1 => O(0),
      I2 => d0(13),
      I3 => load_reg_0,
      I4 => \x_reg[14]\(2),
      O => D(13)
    );
\x[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(14),
      I1 => O(0),
      I2 => d0(14),
      I3 => load_reg_0,
      I4 => \x_reg[14]\(3),
      O => D(14)
    );
\x[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(15),
      I1 => O(0),
      I2 => d0(15),
      I3 => load_reg_0,
      I4 => \x_reg[18]\(0),
      O => D(15)
    );
\x[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(16),
      I1 => O(0),
      I2 => d0(16),
      I3 => load_reg_0,
      I4 => \x_reg[18]\(1),
      O => D(16)
    );
\x[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(16),
      O => \x[16]_i_3__0_n_0\
    );
\x[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(15),
      O => \x[16]_i_4__0_n_0\
    );
\x[16]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(14),
      O => \x[16]_i_5__0_n_0\
    );
\x[16]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(13),
      O => \x[16]_i_6__0_n_0\
    );
\x[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(17),
      I1 => O(0),
      I2 => d0(17),
      I3 => load_reg_0,
      I4 => \x_reg[18]\(2),
      O => D(17)
    );
\x[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(18),
      I1 => O(0),
      I2 => d0(18),
      I3 => load_reg_0,
      I4 => \x_reg[18]\(3),
      O => D(18)
    );
\x[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(19),
      I1 => O(0),
      I2 => d0(19),
      I3 => load_reg_0,
      I4 => \x_reg[22]\(0),
      O => D(19)
    );
\x[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(1),
      I1 => O(0),
      I2 => d0(1),
      I3 => load_reg_0,
      I4 => \y_reg[31]_0\(1),
      O => D(1)
    );
\x[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(20),
      I1 => O(0),
      I2 => d0(20),
      I3 => load_reg_0,
      I4 => \x_reg[22]\(1),
      O => D(20)
    );
\x[20]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(20),
      O => \x[20]_i_3__0_n_0\
    );
\x[20]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(19),
      O => \x[20]_i_4__0_n_0\
    );
\x[20]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(18),
      O => \x[20]_i_5__0_n_0\
    );
\x[20]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(17),
      O => \x[20]_i_6__0_n_0\
    );
\x[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(21),
      I1 => O(0),
      I2 => d0(21),
      I3 => load_reg_0,
      I4 => \x_reg[22]\(2),
      O => D(21)
    );
\x[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(22),
      I1 => O(0),
      I2 => d0(22),
      I3 => load_reg_0,
      I4 => \x_reg[22]\(3),
      O => D(22)
    );
\x[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(23),
      I1 => O(0),
      I2 => d0(23),
      I3 => load_reg_0,
      I4 => \x_reg[26]\(0),
      O => D(23)
    );
\x[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(24),
      I1 => O(0),
      I2 => d0(24),
      I3 => load_reg_0,
      I4 => \x_reg[26]\(1),
      O => D(24)
    );
\x[24]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(24),
      O => \x[24]_i_3__0_n_0\
    );
\x[24]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(23),
      O => \x[24]_i_4__0_n_0\
    );
\x[24]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(22),
      O => \x[24]_i_5__0_n_0\
    );
\x[24]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(21),
      O => \x[24]_i_6__0_n_0\
    );
\x[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(25),
      I1 => O(0),
      I2 => d0(25),
      I3 => load_reg_0,
      I4 => \x_reg[26]\(2),
      O => D(25)
    );
\x[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(26),
      I1 => O(0),
      I2 => d0(26),
      I3 => load_reg_0,
      I4 => \x_reg[26]\(3),
      O => D(26)
    );
\x[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(27),
      I1 => O(0),
      I2 => d0(27),
      I3 => load_reg_0,
      I4 => \x_reg[30]_0\(0),
      O => D(27)
    );
\x[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(28),
      I1 => O(0),
      I2 => d0(28),
      I3 => load_reg_0,
      I4 => \x_reg[30]_0\(1),
      O => D(28)
    );
\x[28]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(28),
      O => \x[28]_i_3__0_n_0\
    );
\x[28]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(27),
      O => \x[28]_i_4__0_n_0\
    );
\x[28]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(26),
      O => \x[28]_i_5__0_n_0\
    );
\x[28]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(25),
      O => \x[28]_i_6__0_n_0\
    );
\x[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(29),
      I1 => O(0),
      I2 => d0(29),
      I3 => load_reg_0,
      I4 => \x_reg[30]_0\(2),
      O => D(29)
    );
\x[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(2),
      I1 => O(0),
      I2 => d0(2),
      I3 => load_reg_0,
      I4 => \y_reg[31]_0\(2),
      O => D(2)
    );
\x[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(30),
      I1 => O(0),
      I2 => d0(30),
      I3 => load_reg_0,
      I4 => \x_reg[30]_0\(3),
      O => D(30)
    );
\x[31]_i_14__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(31),
      O => \x[31]_i_14__0_n_0\
    );
\x[31]_i_15__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(30),
      O => \x[31]_i_15__0_n_0\
    );
\x[31]_i_16__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(29),
      O => \x[31]_i_16__0_n_0\
    );
\x[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(31),
      I1 => O(0),
      I2 => d0(31),
      I3 => load_reg_0,
      I4 => \x_reg[30]\(0),
      O => D(31)
    );
\x[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(3),
      I1 => O(0),
      I2 => d0(3),
      I3 => load_reg_0,
      I4 => \x_reg[6]\(0),
      O => D(3)
    );
\x[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(4),
      I1 => O(0),
      I2 => d0(4),
      I3 => load_reg_0,
      I4 => \x_reg[6]\(1),
      O => D(4)
    );
\x[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(0),
      O => \x[4]_i_3__0_n_0\
    );
\x[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(4),
      O => \x[4]_i_4__0_n_0\
    );
\x[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(3),
      O => \x[4]_i_5__0_n_0\
    );
\x[4]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(2),
      O => \x[4]_i_6__0_n_0\
    );
\x[4]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(1),
      O => \x[4]_i_7__0_n_0\
    );
\x[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(5),
      I1 => O(0),
      I2 => d0(5),
      I3 => load_reg_0,
      I4 => \x_reg[6]\(2),
      O => D(5)
    );
\x[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(6),
      I1 => O(0),
      I2 => d0(6),
      I3 => load_reg_0,
      I4 => \x_reg[6]\(3),
      O => D(6)
    );
\x[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(7),
      I1 => O(0),
      I2 => d0(7),
      I3 => load_reg_0,
      I4 => \x_reg[10]\(0),
      O => D(7)
    );
\x[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(8),
      I1 => O(0),
      I2 => d0(8),
      I3 => load_reg_0,
      I4 => \x_reg[10]\(1),
      O => D(8)
    );
\x[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(8),
      O => \x[8]_i_3__0_n_0\
    );
\x[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(7),
      O => \x[8]_i_4__0_n_0\
    );
\x[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(6),
      O => \x[8]_i_5__0_n_0\
    );
\x[8]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d0(5),
      O => \x[8]_i_6__0_n_0\
    );
\x[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d0_norm0(9),
      I1 => O(0),
      I2 => d0(9),
      I3 => load_reg_0,
      I4 => \x_reg[10]\(2),
      O => D(9)
    );
\x_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[8]_i_2__0_n_0\,
      CO(3) => \x_reg[12]_i_2__0_n_0\,
      CO(2) => \x_reg[12]_i_2__0_n_1\,
      CO(1) => \x_reg[12]_i_2__0_n_2\,
      CO(0) => \x_reg[12]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => d0_norm0(12 downto 9),
      S(3) => \x[12]_i_3__0_n_0\,
      S(2) => \x[12]_i_4__0_n_0\,
      S(1) => \x[12]_i_5__0_n_0\,
      S(0) => \x[12]_i_6__0_n_0\
    );
\x_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[12]_i_2__0_n_0\,
      CO(3) => \x_reg[16]_i_2__0_n_0\,
      CO(2) => \x_reg[16]_i_2__0_n_1\,
      CO(1) => \x_reg[16]_i_2__0_n_2\,
      CO(0) => \x_reg[16]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => d0_norm0(16 downto 13),
      S(3) => \x[16]_i_3__0_n_0\,
      S(2) => \x[16]_i_4__0_n_0\,
      S(1) => \x[16]_i_5__0_n_0\,
      S(0) => \x[16]_i_6__0_n_0\
    );
\x_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[16]_i_2__0_n_0\,
      CO(3) => \x_reg[20]_i_2__0_n_0\,
      CO(2) => \x_reg[20]_i_2__0_n_1\,
      CO(1) => \x_reg[20]_i_2__0_n_2\,
      CO(0) => \x_reg[20]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => d0_norm0(20 downto 17),
      S(3) => \x[20]_i_3__0_n_0\,
      S(2) => \x[20]_i_4__0_n_0\,
      S(1) => \x[20]_i_5__0_n_0\,
      S(0) => \x[20]_i_6__0_n_0\
    );
\x_reg[24]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[20]_i_2__0_n_0\,
      CO(3) => \x_reg[24]_i_2__0_n_0\,
      CO(2) => \x_reg[24]_i_2__0_n_1\,
      CO(1) => \x_reg[24]_i_2__0_n_2\,
      CO(0) => \x_reg[24]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => d0_norm0(24 downto 21),
      S(3) => \x[24]_i_3__0_n_0\,
      S(2) => \x[24]_i_4__0_n_0\,
      S(1) => \x[24]_i_5__0_n_0\,
      S(0) => \x[24]_i_6__0_n_0\
    );
\x_reg[28]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[24]_i_2__0_n_0\,
      CO(3) => \x_reg[28]_i_2__0_n_0\,
      CO(2) => \x_reg[28]_i_2__0_n_1\,
      CO(1) => \x_reg[28]_i_2__0_n_2\,
      CO(0) => \x_reg[28]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => d0_norm0(28 downto 25),
      S(3) => \x[28]_i_3__0_n_0\,
      S(2) => \x[28]_i_4__0_n_0\,
      S(1) => \x[28]_i_5__0_n_0\,
      S(0) => \x[28]_i_6__0_n_0\
    );
\x_reg[31]_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[28]_i_2__0_n_0\,
      CO(3 downto 2) => \NLW_x_reg[31]_i_7__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_reg[31]_i_7__0_n_2\,
      CO(0) => \x_reg[31]_i_7__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_x_reg[31]_i_7__0_O_UNCONNECTED\(3),
      O(2 downto 0) => d0_norm0(31 downto 29),
      S(3) => '0',
      S(2) => \x[31]_i_14__0_n_0\,
      S(1) => \x[31]_i_15__0_n_0\,
      S(0) => \x[31]_i_16__0_n_0\
    );
\x_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_reg[4]_i_2__0_n_0\,
      CO(2) => \x_reg[4]_i_2__0_n_1\,
      CO(1) => \x_reg[4]_i_2__0_n_2\,
      CO(0) => \x_reg[4]_i_2__0_n_3\,
      CYINIT => \x[4]_i_3__0_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => d0_norm0(4 downto 1),
      S(3) => \x[4]_i_4__0_n_0\,
      S(2) => \x[4]_i_5__0_n_0\,
      S(1) => \x[4]_i_6__0_n_0\,
      S(0) => \x[4]_i_7__0_n_0\
    );
\x_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[4]_i_2__0_n_0\,
      CO(3) => \x_reg[8]_i_2__0_n_0\,
      CO(2) => \x_reg[8]_i_2__0_n_1\,
      CO(1) => \x_reg[8]_i_2__0_n_2\,
      CO(0) => \x_reg[8]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => d0_norm0(8 downto 5),
      S(3) => \x[8]_i_3__0_n_0\,
      S(2) => \x[8]_i_4__0_n_0\,
      S(1) => \x[8]_i_5__0_n_0\,
      S(0) => \x[8]_i_6__0_n_0\
    );
\y[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \inc1_carry__6_n_0\,
      I1 => \^e\(0),
      O => y
    );
\y[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(2),
      I1 => y_reg(3),
      O => \y[0]_i_3_n_0\
    );
\y[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(1),
      I1 => y_reg(2),
      O => \y[0]_i_4_n_0\
    );
\y[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(0),
      I1 => y_reg(1),
      O => \y[0]_i_5_n_0\
    );
\y[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \base_reg_n_0_[0]\,
      I1 => y_reg(0),
      O => \y[0]_i_6_n_0\
    );
\y[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(14),
      I1 => y_reg(15),
      O => \y[12]_i_2_n_0\
    );
\y[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(13),
      I1 => y_reg(14),
      O => \y[12]_i_3_n_0\
    );
\y[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(12),
      I1 => y_reg(13),
      O => \y[12]_i_4_n_0\
    );
\y[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(11),
      I1 => y_reg(12),
      O => \y[12]_i_5_n_0\
    );
\y[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(18),
      I1 => y_reg(19),
      O => \y[16]_i_2_n_0\
    );
\y[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(17),
      I1 => y_reg(18),
      O => \y[16]_i_3_n_0\
    );
\y[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(16),
      I1 => y_reg(17),
      O => \y[16]_i_4_n_0\
    );
\y[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(15),
      I1 => y_reg(16),
      O => \y[16]_i_5_n_0\
    );
\y[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(22),
      I1 => y_reg(23),
      O => \y[20]_i_2_n_0\
    );
\y[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(21),
      I1 => y_reg(22),
      O => \y[20]_i_3_n_0\
    );
\y[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(20),
      I1 => y_reg(21),
      O => \y[20]_i_4_n_0\
    );
\y[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(19),
      I1 => y_reg(20),
      O => \y[20]_i_5_n_0\
    );
\y[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(26),
      I1 => y_reg(27),
      O => \y[24]_i_2_n_0\
    );
\y[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(25),
      I1 => y_reg(26),
      O => \y[24]_i_3_n_0\
    );
\y[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(24),
      I1 => y_reg(25),
      O => \y[24]_i_4_n_0\
    );
\y[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(23),
      I1 => y_reg(24),
      O => \y[24]_i_5_n_0\
    );
\y[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(31),
      I1 => base0(30),
      O => \y[28]_i_2_n_0\
    );
\y[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(29),
      I1 => y_reg(30),
      O => \y[28]_i_3_n_0\
    );
\y[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(28),
      I1 => y_reg(29),
      O => \y[28]_i_4_n_0\
    );
\y[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(27),
      I1 => y_reg(28),
      O => \y[28]_i_5_n_0\
    );
\y[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(6),
      I1 => y_reg(7),
      O => \y[4]_i_2_n_0\
    );
\y[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(5),
      I1 => y_reg(6),
      O => \y[4]_i_3_n_0\
    );
\y[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(4),
      I1 => y_reg(5),
      O => \y[4]_i_4_n_0\
    );
\y[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(3),
      I1 => y_reg(4),
      O => \y[4]_i_5_n_0\
    );
\y[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(10),
      I1 => y_reg(11),
      O => \y[8]_i_2_n_0\
    );
\y[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(9),
      I1 => y_reg(10),
      O => \y[8]_i_3_n_0\
    );
\y[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(8),
      I1 => y_reg(9),
      O => \y[8]_i_4_n_0\
    );
\y[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(7),
      I1 => y_reg(8),
      O => \y[8]_i_5_n_0\
    );
\y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[0]_i_2_n_7\,
      Q => y_reg(0),
      R => \base[30]_i_1_n_0\
    );
\y_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_reg[0]_i_2_n_0\,
      CO(2) => \y_reg[0]_i_2_n_1\,
      CO(1) => \y_reg[0]_i_2_n_2\,
      CO(0) => \y_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => base0(2 downto 0),
      DI(0) => \base_reg_n_0_[0]\,
      O(3) => \y_reg[0]_i_2_n_4\,
      O(2) => \y_reg[0]_i_2_n_5\,
      O(1) => \y_reg[0]_i_2_n_6\,
      O(0) => \y_reg[0]_i_2_n_7\,
      S(3) => \y[0]_i_3_n_0\,
      S(2) => \y[0]_i_4_n_0\,
      S(1) => \y[0]_i_5_n_0\,
      S(0) => \y[0]_i_6_n_0\
    );
\y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[8]_i_1_n_5\,
      Q => y_reg(10),
      R => \base[30]_i_1_n_0\
    );
\y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[8]_i_1_n_4\,
      Q => y_reg(11),
      R => \base[30]_i_1_n_0\
    );
\y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[12]_i_1_n_7\,
      Q => y_reg(12),
      R => \base[30]_i_1_n_0\
    );
\y_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[8]_i_1_n_0\,
      CO(3) => \y_reg[12]_i_1_n_0\,
      CO(2) => \y_reg[12]_i_1_n_1\,
      CO(1) => \y_reg[12]_i_1_n_2\,
      CO(0) => \y_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => base0(14 downto 11),
      O(3) => \y_reg[12]_i_1_n_4\,
      O(2) => \y_reg[12]_i_1_n_5\,
      O(1) => \y_reg[12]_i_1_n_6\,
      O(0) => \y_reg[12]_i_1_n_7\,
      S(3) => \y[12]_i_2_n_0\,
      S(2) => \y[12]_i_3_n_0\,
      S(1) => \y[12]_i_4_n_0\,
      S(0) => \y[12]_i_5_n_0\
    );
\y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[12]_i_1_n_6\,
      Q => y_reg(13),
      R => \base[30]_i_1_n_0\
    );
\y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[12]_i_1_n_5\,
      Q => y_reg(14),
      R => \base[30]_i_1_n_0\
    );
\y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[12]_i_1_n_4\,
      Q => y_reg(15),
      R => \base[30]_i_1_n_0\
    );
\y_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[16]_i_1_n_7\,
      Q => y_reg(16),
      R => \base[30]_i_1_n_0\
    );
\y_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[12]_i_1_n_0\,
      CO(3) => \y_reg[16]_i_1_n_0\,
      CO(2) => \y_reg[16]_i_1_n_1\,
      CO(1) => \y_reg[16]_i_1_n_2\,
      CO(0) => \y_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => base0(18 downto 15),
      O(3) => \y_reg[16]_i_1_n_4\,
      O(2) => \y_reg[16]_i_1_n_5\,
      O(1) => \y_reg[16]_i_1_n_6\,
      O(0) => \y_reg[16]_i_1_n_7\,
      S(3) => \y[16]_i_2_n_0\,
      S(2) => \y[16]_i_3_n_0\,
      S(1) => \y[16]_i_4_n_0\,
      S(0) => \y[16]_i_5_n_0\
    );
\y_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[16]_i_1_n_6\,
      Q => y_reg(17),
      R => \base[30]_i_1_n_0\
    );
\y_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[16]_i_1_n_5\,
      Q => y_reg(18),
      R => \base[30]_i_1_n_0\
    );
\y_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[16]_i_1_n_4\,
      Q => y_reg(19),
      R => \base[30]_i_1_n_0\
    );
\y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[0]_i_2_n_6\,
      Q => y_reg(1),
      R => \base[30]_i_1_n_0\
    );
\y_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[20]_i_1_n_7\,
      Q => y_reg(20),
      R => \base[30]_i_1_n_0\
    );
\y_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[16]_i_1_n_0\,
      CO(3) => \y_reg[20]_i_1_n_0\,
      CO(2) => \y_reg[20]_i_1_n_1\,
      CO(1) => \y_reg[20]_i_1_n_2\,
      CO(0) => \y_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => base0(22 downto 19),
      O(3) => \y_reg[20]_i_1_n_4\,
      O(2) => \y_reg[20]_i_1_n_5\,
      O(1) => \y_reg[20]_i_1_n_6\,
      O(0) => \y_reg[20]_i_1_n_7\,
      S(3) => \y[20]_i_2_n_0\,
      S(2) => \y[20]_i_3_n_0\,
      S(1) => \y[20]_i_4_n_0\,
      S(0) => \y[20]_i_5_n_0\
    );
\y_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[20]_i_1_n_6\,
      Q => y_reg(21),
      R => \base[30]_i_1_n_0\
    );
\y_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[20]_i_1_n_5\,
      Q => y_reg(22),
      R => \base[30]_i_1_n_0\
    );
\y_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[20]_i_1_n_4\,
      Q => y_reg(23),
      R => \base[30]_i_1_n_0\
    );
\y_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[24]_i_1_n_7\,
      Q => y_reg(24),
      R => \base[30]_i_1_n_0\
    );
\y_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[20]_i_1_n_0\,
      CO(3) => \y_reg[24]_i_1_n_0\,
      CO(2) => \y_reg[24]_i_1_n_1\,
      CO(1) => \y_reg[24]_i_1_n_2\,
      CO(0) => \y_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => base0(26 downto 23),
      O(3) => \y_reg[24]_i_1_n_4\,
      O(2) => \y_reg[24]_i_1_n_5\,
      O(1) => \y_reg[24]_i_1_n_6\,
      O(0) => \y_reg[24]_i_1_n_7\,
      S(3) => \y[24]_i_2_n_0\,
      S(2) => \y[24]_i_3_n_0\,
      S(1) => \y[24]_i_4_n_0\,
      S(0) => \y[24]_i_5_n_0\
    );
\y_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[24]_i_1_n_6\,
      Q => y_reg(25),
      R => \base[30]_i_1_n_0\
    );
\y_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[24]_i_1_n_5\,
      Q => y_reg(26),
      R => \base[30]_i_1_n_0\
    );
\y_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[24]_i_1_n_4\,
      Q => y_reg(27),
      R => \base[30]_i_1_n_0\
    );
\y_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[28]_i_1_n_7\,
      Q => y_reg(28),
      R => \base[30]_i_1_n_0\
    );
\y_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[24]_i_1_n_0\,
      CO(3) => \NLW_y_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \y_reg[28]_i_1_n_1\,
      CO(1) => \y_reg[28]_i_1_n_2\,
      CO(0) => \y_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => base0(29 downto 27),
      O(3) => \y_reg[28]_i_1_n_4\,
      O(2) => \y_reg[28]_i_1_n_5\,
      O(1) => \y_reg[28]_i_1_n_6\,
      O(0) => \y_reg[28]_i_1_n_7\,
      S(3) => \y[28]_i_2_n_0\,
      S(2) => \y[28]_i_3_n_0\,
      S(1) => \y[28]_i_4_n_0\,
      S(0) => \y[28]_i_5_n_0\
    );
\y_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[28]_i_1_n_6\,
      Q => y_reg(29),
      R => \base[30]_i_1_n_0\
    );
\y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[0]_i_2_n_5\,
      Q => y_reg(2),
      R => \base[30]_i_1_n_0\
    );
\y_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[28]_i_1_n_5\,
      Q => y_reg(30),
      R => \base[30]_i_1_n_0\
    );
\y_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[28]_i_1_n_4\,
      Q => y_reg(31),
      R => \base[30]_i_1_n_0\
    );
\y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[0]_i_2_n_4\,
      Q => y_reg(3),
      R => \base[30]_i_1_n_0\
    );
\y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[4]_i_1_n_7\,
      Q => y_reg(4),
      R => \base[30]_i_1_n_0\
    );
\y_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[0]_i_2_n_0\,
      CO(3) => \y_reg[4]_i_1_n_0\,
      CO(2) => \y_reg[4]_i_1_n_1\,
      CO(1) => \y_reg[4]_i_1_n_2\,
      CO(0) => \y_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => base0(6 downto 3),
      O(3) => \y_reg[4]_i_1_n_4\,
      O(2) => \y_reg[4]_i_1_n_5\,
      O(1) => \y_reg[4]_i_1_n_6\,
      O(0) => \y_reg[4]_i_1_n_7\,
      S(3) => \y[4]_i_2_n_0\,
      S(2) => \y[4]_i_3_n_0\,
      S(1) => \y[4]_i_4_n_0\,
      S(0) => \y[4]_i_5_n_0\
    );
\y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[4]_i_1_n_6\,
      Q => y_reg(5),
      R => \base[30]_i_1_n_0\
    );
\y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[4]_i_1_n_5\,
      Q => y_reg(6),
      R => \base[30]_i_1_n_0\
    );
\y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[4]_i_1_n_4\,
      Q => y_reg(7),
      R => \base[30]_i_1_n_0\
    );
\y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[8]_i_1_n_7\,
      Q => y_reg(8),
      R => \base[30]_i_1_n_0\
    );
\y_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[4]_i_1_n_0\,
      CO(3) => \y_reg[8]_i_1_n_0\,
      CO(2) => \y_reg[8]_i_1_n_1\,
      CO(1) => \y_reg[8]_i_1_n_2\,
      CO(0) => \y_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => base0(10 downto 7),
      O(3) => \y_reg[8]_i_1_n_4\,
      O(2) => \y_reg[8]_i_1_n_5\,
      O(1) => \y_reg[8]_i_1_n_6\,
      O(0) => \y_reg[8]_i_1_n_7\,
      S(3) => \y[8]_i_2_n_0\,
      S(2) => \y[8]_i_3_n_0\,
      S(1) => \y[8]_i_4_n_0\,
      S(0) => \y[8]_i_5_n_0\
    );
\y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[8]_i_1_n_6\,
      Q => y_reg(9),
      R => \base[30]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0_cordic_sqrt_5 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    xz : out STD_LOGIC;
    done_sqrt1 : out STD_LOGIC;
    start_atan1_reg : out STD_LOGIC;
    en_reg_0 : out STD_LOGIC;
    \count_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rst : in STD_LOGIC;
    \FSM_onehot_STATE_reg[0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    done_read_reg : in STD_LOGIC;
    \FSM_onehot_STATE_reg[0]_1\ : in STD_LOGIC;
    start_atan1_reg_0 : in STD_LOGIC;
    start_atan0_reg : in STD_LOGIC;
    done_read : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 31 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    load_reg_0 : in STD_LOGIC;
    \x_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg[30]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[26]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[22]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[18]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[31]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bluetooth_demo_sensor_fusion_axi_0_0_cordic_sqrt_5 : entity is "cordic_sqrt";
end bluetooth_demo_sensor_fusion_axi_0_0_cordic_sqrt_5;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0_cordic_sqrt_5 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_STATE[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[3]_i_2__0_n_0\ : STD_LOGIC;
  signal base0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \base[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \base[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \base_reg_n_0_[0]\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^count_reg[5]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal d1_norm0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^done_sqrt1\ : STD_LOGIC;
  signal \^en_reg_0\ : STD_LOGIC;
  signal \inc1_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__0_n_1\ : STD_LOGIC;
  signal \inc1_carry__0_n_2\ : STD_LOGIC;
  signal \inc1_carry__0_n_3\ : STD_LOGIC;
  signal \inc1_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__1_n_0\ : STD_LOGIC;
  signal \inc1_carry__1_n_1\ : STD_LOGIC;
  signal \inc1_carry__1_n_2\ : STD_LOGIC;
  signal \inc1_carry__1_n_3\ : STD_LOGIC;
  signal \inc1_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__2_n_0\ : STD_LOGIC;
  signal \inc1_carry__2_n_1\ : STD_LOGIC;
  signal \inc1_carry__2_n_2\ : STD_LOGIC;
  signal \inc1_carry__2_n_3\ : STD_LOGIC;
  signal \inc1_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__3_i_5__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__3_i_6__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__3_i_7__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__3_i_8__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__3_n_0\ : STD_LOGIC;
  signal \inc1_carry__3_n_1\ : STD_LOGIC;
  signal \inc1_carry__3_n_2\ : STD_LOGIC;
  signal \inc1_carry__3_n_3\ : STD_LOGIC;
  signal \inc1_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__4_i_5__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__4_i_6__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__4_i_7__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__4_i_8__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__4_n_0\ : STD_LOGIC;
  signal \inc1_carry__4_n_1\ : STD_LOGIC;
  signal \inc1_carry__4_n_2\ : STD_LOGIC;
  signal \inc1_carry__4_n_3\ : STD_LOGIC;
  signal \inc1_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__5_i_5__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__5_i_6__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__5_i_7__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__5_i_8__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__5_n_0\ : STD_LOGIC;
  signal \inc1_carry__5_n_1\ : STD_LOGIC;
  signal \inc1_carry__5_n_2\ : STD_LOGIC;
  signal \inc1_carry__5_n_3\ : STD_LOGIC;
  signal \inc1_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__6_i_5__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__6_i_6__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__6_i_7__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__6_i_8__0_n_0\ : STD_LOGIC;
  signal \inc1_carry__6_n_0\ : STD_LOGIC;
  signal \inc1_carry__6_n_1\ : STD_LOGIC;
  signal \inc1_carry__6_n_2\ : STD_LOGIC;
  signal \inc1_carry__6_n_3\ : STD_LOGIC;
  signal \inc1_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \inc1_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \inc1_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \inc1_carry_i_4__0_n_0\ : STD_LOGIC;
  signal inc1_carry_n_0 : STD_LOGIC;
  signal inc1_carry_n_1 : STD_LOGIC;
  signal inc1_carry_n_2 : STD_LOGIC;
  signal inc1_carry_n_3 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \^out\ : signal is "yes";
  signal p_0_in : STD_LOGIC_VECTOR ( 63 downto 17 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal product0 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \product__1_n_106\ : STD_LOGIC;
  signal \product__1_n_107\ : STD_LOGIC;
  signal \product__1_n_108\ : STD_LOGIC;
  signal \product__1_n_109\ : STD_LOGIC;
  signal \product__1_n_110\ : STD_LOGIC;
  signal \product__1_n_111\ : STD_LOGIC;
  signal \product__1_n_112\ : STD_LOGIC;
  signal \product__1_n_113\ : STD_LOGIC;
  signal \product__1_n_114\ : STD_LOGIC;
  signal \product__1_n_115\ : STD_LOGIC;
  signal \product__1_n_116\ : STD_LOGIC;
  signal \product__1_n_117\ : STD_LOGIC;
  signal \product__1_n_118\ : STD_LOGIC;
  signal \product__1_n_119\ : STD_LOGIC;
  signal \product__1_n_120\ : STD_LOGIC;
  signal \product__1_n_121\ : STD_LOGIC;
  signal \product__1_n_122\ : STD_LOGIC;
  signal \product__1_n_123\ : STD_LOGIC;
  signal \product__1_n_124\ : STD_LOGIC;
  signal \product__1_n_125\ : STD_LOGIC;
  signal \product__1_n_126\ : STD_LOGIC;
  signal \product__1_n_127\ : STD_LOGIC;
  signal \product__1_n_128\ : STD_LOGIC;
  signal \product__1_n_129\ : STD_LOGIC;
  signal \product__1_n_130\ : STD_LOGIC;
  signal \product__1_n_131\ : STD_LOGIC;
  signal \product__1_n_132\ : STD_LOGIC;
  signal \product__1_n_133\ : STD_LOGIC;
  signal \product__1_n_134\ : STD_LOGIC;
  signal \product__1_n_135\ : STD_LOGIC;
  signal \product__1_n_136\ : STD_LOGIC;
  signal \product__1_n_137\ : STD_LOGIC;
  signal \product__1_n_138\ : STD_LOGIC;
  signal \product__1_n_139\ : STD_LOGIC;
  signal \product__1_n_140\ : STD_LOGIC;
  signal \product__1_n_141\ : STD_LOGIC;
  signal \product__1_n_142\ : STD_LOGIC;
  signal \product__1_n_143\ : STD_LOGIC;
  signal \product__1_n_144\ : STD_LOGIC;
  signal \product__1_n_145\ : STD_LOGIC;
  signal \product__1_n_146\ : STD_LOGIC;
  signal \product__1_n_147\ : STD_LOGIC;
  signal \product__1_n_148\ : STD_LOGIC;
  signal \product__1_n_149\ : STD_LOGIC;
  signal \product__1_n_150\ : STD_LOGIC;
  signal \product__1_n_151\ : STD_LOGIC;
  signal \product__1_n_152\ : STD_LOGIC;
  signal \product__1_n_153\ : STD_LOGIC;
  signal \product__1_n_58\ : STD_LOGIC;
  signal \product__1_n_59\ : STD_LOGIC;
  signal \product__1_n_60\ : STD_LOGIC;
  signal \product__1_n_61\ : STD_LOGIC;
  signal \product__1_n_62\ : STD_LOGIC;
  signal \product__1_n_63\ : STD_LOGIC;
  signal \product__1_n_64\ : STD_LOGIC;
  signal \product__1_n_65\ : STD_LOGIC;
  signal \product__1_n_66\ : STD_LOGIC;
  signal \product__1_n_67\ : STD_LOGIC;
  signal \product__1_n_68\ : STD_LOGIC;
  signal \product__1_n_69\ : STD_LOGIC;
  signal \product__1_n_70\ : STD_LOGIC;
  signal \product__1_n_71\ : STD_LOGIC;
  signal \product__1_n_72\ : STD_LOGIC;
  signal \product__1_n_73\ : STD_LOGIC;
  signal \product__1_n_74\ : STD_LOGIC;
  signal \product__1_n_75\ : STD_LOGIC;
  signal \product__1_n_76\ : STD_LOGIC;
  signal \product__1_n_77\ : STD_LOGIC;
  signal \product__1_n_78\ : STD_LOGIC;
  signal \product__1_n_79\ : STD_LOGIC;
  signal \product__1_n_80\ : STD_LOGIC;
  signal \product__1_n_81\ : STD_LOGIC;
  signal \product__1_n_82\ : STD_LOGIC;
  signal \product__1_n_83\ : STD_LOGIC;
  signal \product__1_n_84\ : STD_LOGIC;
  signal \product__1_n_85\ : STD_LOGIC;
  signal \product__1_n_86\ : STD_LOGIC;
  signal \product__1_n_87\ : STD_LOGIC;
  signal \product__1_n_88\ : STD_LOGIC;
  signal \product__3\ : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal \product_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \product_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \product_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \product_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \product_carry__0_n_0\ : STD_LOGIC;
  signal \product_carry__0_n_1\ : STD_LOGIC;
  signal \product_carry__0_n_2\ : STD_LOGIC;
  signal \product_carry__0_n_3\ : STD_LOGIC;
  signal \product_carry__10_i_1__0_n_0\ : STD_LOGIC;
  signal \product_carry__10_i_2__0_n_0\ : STD_LOGIC;
  signal \product_carry__10_i_3__0_n_0\ : STD_LOGIC;
  signal \product_carry__10_i_4__0_n_0\ : STD_LOGIC;
  signal \product_carry__10_n_1\ : STD_LOGIC;
  signal \product_carry__10_n_2\ : STD_LOGIC;
  signal \product_carry__10_n_3\ : STD_LOGIC;
  signal \product_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \product_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \product_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \product_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \product_carry__1_n_0\ : STD_LOGIC;
  signal \product_carry__1_n_1\ : STD_LOGIC;
  signal \product_carry__1_n_2\ : STD_LOGIC;
  signal \product_carry__1_n_3\ : STD_LOGIC;
  signal \product_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \product_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \product_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \product_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \product_carry__2_n_0\ : STD_LOGIC;
  signal \product_carry__2_n_1\ : STD_LOGIC;
  signal \product_carry__2_n_2\ : STD_LOGIC;
  signal \product_carry__2_n_3\ : STD_LOGIC;
  signal \product_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \product_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \product_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \product_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \product_carry__3_n_0\ : STD_LOGIC;
  signal \product_carry__3_n_1\ : STD_LOGIC;
  signal \product_carry__3_n_2\ : STD_LOGIC;
  signal \product_carry__3_n_3\ : STD_LOGIC;
  signal \product_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \product_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \product_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \product_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \product_carry__4_n_0\ : STD_LOGIC;
  signal \product_carry__4_n_1\ : STD_LOGIC;
  signal \product_carry__4_n_2\ : STD_LOGIC;
  signal \product_carry__4_n_3\ : STD_LOGIC;
  signal \product_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \product_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \product_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \product_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \product_carry__5_n_0\ : STD_LOGIC;
  signal \product_carry__5_n_1\ : STD_LOGIC;
  signal \product_carry__5_n_2\ : STD_LOGIC;
  signal \product_carry__5_n_3\ : STD_LOGIC;
  signal \product_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \product_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \product_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \product_carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \product_carry__6_n_0\ : STD_LOGIC;
  signal \product_carry__6_n_1\ : STD_LOGIC;
  signal \product_carry__6_n_2\ : STD_LOGIC;
  signal \product_carry__6_n_3\ : STD_LOGIC;
  signal \product_carry__7_i_1__0_n_0\ : STD_LOGIC;
  signal \product_carry__7_i_2__0_n_0\ : STD_LOGIC;
  signal \product_carry__7_i_3__0_n_0\ : STD_LOGIC;
  signal \product_carry__7_i_4__0_n_0\ : STD_LOGIC;
  signal \product_carry__7_n_0\ : STD_LOGIC;
  signal \product_carry__7_n_1\ : STD_LOGIC;
  signal \product_carry__7_n_2\ : STD_LOGIC;
  signal \product_carry__7_n_3\ : STD_LOGIC;
  signal \product_carry__8_i_1__0_n_0\ : STD_LOGIC;
  signal \product_carry__8_i_2__0_n_0\ : STD_LOGIC;
  signal \product_carry__8_i_3__0_n_0\ : STD_LOGIC;
  signal \product_carry__8_i_4__0_n_0\ : STD_LOGIC;
  signal \product_carry__8_n_0\ : STD_LOGIC;
  signal \product_carry__8_n_1\ : STD_LOGIC;
  signal \product_carry__8_n_2\ : STD_LOGIC;
  signal \product_carry__8_n_3\ : STD_LOGIC;
  signal \product_carry__9_i_1__0_n_0\ : STD_LOGIC;
  signal \product_carry__9_i_2__0_n_0\ : STD_LOGIC;
  signal \product_carry__9_i_3__0_n_0\ : STD_LOGIC;
  signal \product_carry__9_i_4__0_n_0\ : STD_LOGIC;
  signal \product_carry__9_n_0\ : STD_LOGIC;
  signal \product_carry__9_n_1\ : STD_LOGIC;
  signal \product_carry__9_n_2\ : STD_LOGIC;
  signal \product_carry__9_n_3\ : STD_LOGIC;
  signal \product_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \product_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \product_carry_i_3__0_n_0\ : STD_LOGIC;
  signal product_carry_n_0 : STD_LOGIC;
  signal product_carry_n_1 : STD_LOGIC;
  signal product_carry_n_2 : STD_LOGIC;
  signal product_carry_n_3 : STD_LOGIC;
  signal \product_i_10__0_n_0\ : STD_LOGIC;
  signal product_i_11_n_0 : STD_LOGIC;
  signal product_i_12_n_0 : STD_LOGIC;
  signal product_i_13_n_0 : STD_LOGIC;
  signal product_i_14_n_0 : STD_LOGIC;
  signal product_i_15_n_0 : STD_LOGIC;
  signal product_i_16_n_0 : STD_LOGIC;
  signal product_i_17_n_0 : STD_LOGIC;
  signal product_i_18_n_0 : STD_LOGIC;
  signal product_i_19_n_0 : STD_LOGIC;
  signal product_i_20_n_0 : STD_LOGIC;
  signal product_i_21_n_0 : STD_LOGIC;
  signal product_i_22_n_0 : STD_LOGIC;
  signal product_i_23_n_0 : STD_LOGIC;
  signal product_i_24_n_0 : STD_LOGIC;
  signal product_i_25_n_0 : STD_LOGIC;
  signal product_i_26_n_0 : STD_LOGIC;
  signal product_i_27_n_0 : STD_LOGIC;
  signal product_i_28_n_0 : STD_LOGIC;
  signal product_i_29_n_0 : STD_LOGIC;
  signal \product_i_2__0_n_0\ : STD_LOGIC;
  signal \product_i_2__0_n_1\ : STD_LOGIC;
  signal \product_i_2__0_n_2\ : STD_LOGIC;
  signal \product_i_2__0_n_3\ : STD_LOGIC;
  signal product_i_30_n_0 : STD_LOGIC;
  signal product_i_31_n_0 : STD_LOGIC;
  signal product_i_32_n_0 : STD_LOGIC;
  signal product_i_33_n_0 : STD_LOGIC;
  signal product_i_34_n_0 : STD_LOGIC;
  signal product_i_35_n_0 : STD_LOGIC;
  signal product_i_36_n_0 : STD_LOGIC;
  signal product_i_37_n_0 : STD_LOGIC;
  signal product_i_38_n_0 : STD_LOGIC;
  signal product_i_39_n_0 : STD_LOGIC;
  signal \product_i_3__0_n_0\ : STD_LOGIC;
  signal \product_i_3__0_n_1\ : STD_LOGIC;
  signal \product_i_3__0_n_2\ : STD_LOGIC;
  signal \product_i_3__0_n_3\ : STD_LOGIC;
  signal product_i_40_n_0 : STD_LOGIC;
  signal product_i_41_n_0 : STD_LOGIC;
  signal \product_i_4__0_n_0\ : STD_LOGIC;
  signal \product_i_4__0_n_1\ : STD_LOGIC;
  signal \product_i_4__0_n_2\ : STD_LOGIC;
  signal \product_i_4__0_n_3\ : STD_LOGIC;
  signal \product_i_5__0_n_0\ : STD_LOGIC;
  signal \product_i_5__0_n_1\ : STD_LOGIC;
  signal \product_i_5__0_n_2\ : STD_LOGIC;
  signal \product_i_5__0_n_3\ : STD_LOGIC;
  signal \product_i_6__0_n_0\ : STD_LOGIC;
  signal \product_i_6__0_n_1\ : STD_LOGIC;
  signal \product_i_6__0_n_2\ : STD_LOGIC;
  signal \product_i_6__0_n_3\ : STD_LOGIC;
  signal \product_i_7__0_n_0\ : STD_LOGIC;
  signal \product_i_7__0_n_1\ : STD_LOGIC;
  signal \product_i_7__0_n_2\ : STD_LOGIC;
  signal \product_i_7__0_n_3\ : STD_LOGIC;
  signal \product_i_8__0_n_0\ : STD_LOGIC;
  signal \product_i_8__0_n_1\ : STD_LOGIC;
  signal \product_i_8__0_n_2\ : STD_LOGIC;
  signal \product_i_8__0_n_3\ : STD_LOGIC;
  signal \product_i_9__0_n_0\ : STD_LOGIC;
  signal \product_i_9__0_n_1\ : STD_LOGIC;
  signal \product_i_9__0_n_2\ : STD_LOGIC;
  signal \product_i_9__0_n_3\ : STD_LOGIC;
  signal product_n_106 : STD_LOGIC;
  signal product_n_107 : STD_LOGIC;
  signal product_n_108 : STD_LOGIC;
  signal product_n_109 : STD_LOGIC;
  signal product_n_110 : STD_LOGIC;
  signal product_n_111 : STD_LOGIC;
  signal product_n_112 : STD_LOGIC;
  signal product_n_113 : STD_LOGIC;
  signal product_n_114 : STD_LOGIC;
  signal product_n_115 : STD_LOGIC;
  signal product_n_116 : STD_LOGIC;
  signal product_n_117 : STD_LOGIC;
  signal product_n_118 : STD_LOGIC;
  signal product_n_119 : STD_LOGIC;
  signal product_n_120 : STD_LOGIC;
  signal product_n_121 : STD_LOGIC;
  signal product_n_122 : STD_LOGIC;
  signal product_n_123 : STD_LOGIC;
  signal product_n_124 : STD_LOGIC;
  signal product_n_125 : STD_LOGIC;
  signal product_n_126 : STD_LOGIC;
  signal product_n_127 : STD_LOGIC;
  signal product_n_128 : STD_LOGIC;
  signal product_n_129 : STD_LOGIC;
  signal product_n_130 : STD_LOGIC;
  signal product_n_131 : STD_LOGIC;
  signal product_n_132 : STD_LOGIC;
  signal product_n_133 : STD_LOGIC;
  signal product_n_134 : STD_LOGIC;
  signal product_n_135 : STD_LOGIC;
  signal product_n_136 : STD_LOGIC;
  signal product_n_137 : STD_LOGIC;
  signal product_n_138 : STD_LOGIC;
  signal product_n_139 : STD_LOGIC;
  signal product_n_140 : STD_LOGIC;
  signal product_n_141 : STD_LOGIC;
  signal product_n_142 : STD_LOGIC;
  signal product_n_143 : STD_LOGIC;
  signal product_n_144 : STD_LOGIC;
  signal product_n_145 : STD_LOGIC;
  signal product_n_146 : STD_LOGIC;
  signal product_n_147 : STD_LOGIC;
  signal product_n_148 : STD_LOGIC;
  signal product_n_149 : STD_LOGIC;
  signal product_n_150 : STD_LOGIC;
  signal product_n_151 : STD_LOGIC;
  signal product_n_152 : STD_LOGIC;
  signal product_n_153 : STD_LOGIC;
  signal product_n_58 : STD_LOGIC;
  signal product_n_59 : STD_LOGIC;
  signal product_n_60 : STD_LOGIC;
  signal product_n_61 : STD_LOGIC;
  signal product_n_62 : STD_LOGIC;
  signal product_n_63 : STD_LOGIC;
  signal product_n_64 : STD_LOGIC;
  signal product_n_65 : STD_LOGIC;
  signal product_n_66 : STD_LOGIC;
  signal product_n_67 : STD_LOGIC;
  signal product_n_68 : STD_LOGIC;
  signal product_n_69 : STD_LOGIC;
  signal product_n_70 : STD_LOGIC;
  signal product_n_71 : STD_LOGIC;
  signal product_n_72 : STD_LOGIC;
  signal product_n_73 : STD_LOGIC;
  signal product_n_74 : STD_LOGIC;
  signal product_n_75 : STD_LOGIC;
  signal product_n_76 : STD_LOGIC;
  signal product_n_77 : STD_LOGIC;
  signal product_n_78 : STD_LOGIC;
  signal product_n_79 : STD_LOGIC;
  signal product_n_80 : STD_LOGIC;
  signal product_n_81 : STD_LOGIC;
  signal product_n_82 : STD_LOGIC;
  signal product_n_83 : STD_LOGIC;
  signal product_n_84 : STD_LOGIC;
  signal product_n_85 : STD_LOGIC;
  signal product_n_86 : STD_LOGIC;
  signal product_n_87 : STD_LOGIC;
  signal product_n_88 : STD_LOGIC;
  signal \x_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \x_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \x_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \x_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \x_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \x_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \x_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \x_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \x_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \x_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \x_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \x_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \x_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \x_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \x_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \x_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \^xz\ : STD_LOGIC;
  signal y : STD_LOGIC;
  signal \y[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \y[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \y[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \y[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \y[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \y[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \y[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \y[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \y[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \y[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \y[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \y[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \y[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \y[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \y[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \y[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \y[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \y[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \y[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \y[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \y[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \y[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \y[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \y[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \y[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \y[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \y[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \y[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \y[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \y[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \y[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \y[8]_i_5__0_n_0\ : STD_LOGIC;
  signal y_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \y_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \y_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \y_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \y_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \y_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \y_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \y_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \y_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \y_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \y_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \y_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \y_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \y_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \y_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \y_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \y_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \y_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \y_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \y_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \y_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \y_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \y_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \y_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \y_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \y_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \y_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \y_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \y_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \y_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \y_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \y_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \y_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \y_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \y_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \y_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \y_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \y_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \y_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \y_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \y_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \y_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \y_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \y_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \y_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \y_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \y_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \y_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \y_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \y_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \y_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \y_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \y_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \y_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \y_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \y_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \y_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal NLW_inc1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_inc1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_inc1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_inc1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_inc1_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_inc1_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_inc1_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_inc1_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_product__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal \NLW_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_product__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_product__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_product__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_product__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_product__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_product__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_product__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_product__2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \NLW_product__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_product_carry__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_product_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_product_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[0]\ : label is "IDLE:0001,LOAD:0010,RUNNING:0100,DONE:1000";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_STATE_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[1]\ : label is "IDLE:0001,LOAD:0010,RUNNING:0100,DONE:1000";
  attribute KEEP of \FSM_onehot_STATE_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[2]\ : label is "IDLE:0001,LOAD:0010,RUNNING:0100,DONE:1000";
  attribute KEEP of \FSM_onehot_STATE_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[3]\ : label is "IDLE:0001,LOAD:0010,RUNNING:0100,DONE:1000";
  attribute KEEP of \FSM_onehot_STATE_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[0]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \count[1]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \count[2]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \count[3]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \count[4]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \en_i_2__0\ : label is "soft_lutpair92";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of product : label is "{SYNTH-10 {cell *THIS*} {string 17x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 17x17 4}}";
  attribute METHODOLOGY_DRC_VIOS of \product__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \product__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x17 4}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[31]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  E(0) <= \^e\(0);
  \count_reg[5]_0\(0) <= \^count_reg[5]_0\(0);
  done_sqrt1 <= \^done_sqrt1\;
  en_reg_0 <= \^en_reg_0\;
  \out\(3 downto 0) <= \^out\(3 downto 0);
  xz <= \^xz\;
\FSM_onehot_STATE[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => \FSM_onehot_STATE[3]_i_2__0_n_0\,
      I1 => \^out\(1),
      I2 => \^out\(3),
      I3 => done_read,
      I4 => \^out\(0),
      O => \FSM_onehot_STATE[3]_i_1__0_n_0\
    );
\FSM_onehot_STATE[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^en_reg_0\,
      I2 => \^count_reg[5]_0\(0),
      O => \FSM_onehot_STATE[3]_i_2__0_n_0\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_STATE[3]_i_1__0_n_0\,
      D => \^out\(3),
      Q => \^out\(0),
      S => rst
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_STATE[3]_i_1__0_n_0\,
      D => \^out\(0),
      Q => \^out\(1),
      R => rst
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_STATE[3]_i_1__0_n_0\,
      D => \^out\(1),
      Q => \^out\(2),
      R => rst
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_STATE[3]_i_1__0_n_0\,
      D => \^out\(2),
      Q => \^out\(3),
      R => rst
    );
\base[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst,
      I1 => \^xz\,
      O => \base[30]_i_1__0_n_0\
    );
\base[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^xz\,
      I2 => base0(30),
      O => \base[31]_i_1__0_n_0\
    );
\base_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(0),
      Q => \base_reg_n_0_[0]\,
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(10),
      Q => base0(9),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(11),
      Q => base0(10),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(12),
      Q => base0(11),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(13),
      Q => base0(12),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(14),
      Q => base0(13),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(15),
      Q => base0(14),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(16),
      Q => base0(15),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(17),
      Q => base0(16),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(18),
      Q => base0(17),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(19),
      Q => base0(18),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(1),
      Q => base0(0),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(20),
      Q => base0(19),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(21),
      Q => base0(20),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(22),
      Q => base0(21),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(23),
      Q => base0(22),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(24),
      Q => base0(23),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(25),
      Q => base0(24),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(26),
      Q => base0(25),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(27),
      Q => base0(26),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(28),
      Q => base0(27),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(29),
      Q => base0(28),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(2),
      Q => base0(1),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(30),
      Q => base0(29),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \base[31]_i_1__0_n_0\,
      Q => base0(30),
      R => rst
    );
\base_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(3),
      Q => base0(2),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(4),
      Q => base0(3),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(5),
      Q => base0(4),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(6),
      Q => base0(5),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(7),
      Q => base0(6),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(8),
      Q => base0(7),
      R => \base[30]_i_1__0_n_0\
    );
\base_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => base0(9),
      Q => base0(8),
      R => \base[30]_i_1__0_n_0\
    );
\count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      O => \p_0_in__0\(0)
    );
\count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(0),
      I1 => count_reg(1),
      O => \p_0_in__0\(1)
    );
\count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => count_reg(2),
      I1 => count_reg(0),
      I2 => count_reg(1),
      O => \p_0_in__0\(2)
    );
\count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => count_reg(3),
      I1 => count_reg(1),
      I2 => count_reg(0),
      I3 => count_reg(2),
      O => \p_0_in__0\(3)
    );
\count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => count_reg(4),
      I1 => count_reg(2),
      I2 => count_reg(0),
      I3 => count_reg(1),
      I4 => count_reg(3),
      O => \p_0_in__0\(4)
    );
\count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^count_reg[5]_0\(0),
      I1 => count_reg(2),
      I2 => count_reg(0),
      I3 => count_reg(1),
      I4 => count_reg(3),
      I5 => count_reg(4),
      O => \p_0_in__0\(5)
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \p_0_in__0\(0),
      Q => count_reg(0),
      R => \base[30]_i_1__0_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \p_0_in__0\(1),
      Q => count_reg(1),
      R => \base[30]_i_1__0_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \p_0_in__0\(2),
      Q => count_reg(2),
      R => \base[30]_i_1__0_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \p_0_in__0\(3),
      Q => count_reg(3),
      R => \base[30]_i_1__0_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \p_0_in__0\(4),
      Q => count_reg(4),
      R => \base[30]_i_1__0_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \p_0_in__0\(5),
      Q => \^count_reg[5]_0\(0),
      R => \base[30]_i_1__0_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_STATE_reg[0]_1\,
      Q => \^done_sqrt1\,
      R => rst
    );
\en_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => count_reg(4),
      I1 => count_reg(3),
      I2 => count_reg(1),
      I3 => count_reg(0),
      I4 => count_reg(2),
      O => \^en_reg_0\
    );
en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_STATE_reg[0]_0\,
      Q => \^e\(0),
      R => rst
    );
inc1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => inc1_carry_n_0,
      CO(2) => inc1_carry_n_1,
      CO(1) => inc1_carry_n_2,
      CO(0) => inc1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_inc1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \inc1_carry_i_1__0_n_0\,
      S(2) => \inc1_carry_i_2__0_n_0\,
      S(1) => \inc1_carry_i_3__0_n_0\,
      S(0) => \inc1_carry_i_4__0_n_0\
    );
\inc1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => inc1_carry_n_0,
      CO(3) => \inc1_carry__0_n_0\,
      CO(2) => \inc1_carry__0_n_1\,
      CO(1) => \inc1_carry__0_n_2\,
      CO(0) => \inc1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_inc1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \inc1_carry__0_i_1__0_n_0\,
      S(2) => \inc1_carry__0_i_2__0_n_0\,
      S(1) => \inc1_carry__0_i_3__0_n_0\,
      S(0) => \inc1_carry__0_i_4__0_n_0\
    );
\inc1_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(15),
      I1 => p_1_in(14),
      O => \inc1_carry__0_i_1__0_n_0\
    );
\inc1_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_1_in(12),
      O => \inc1_carry__0_i_2__0_n_0\
    );
\inc1_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_1_in(10),
      O => \inc1_carry__0_i_3__0_n_0\
    );
\inc1_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(8),
      O => \inc1_carry__0_i_4__0_n_0\
    );
\inc1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \inc1_carry__0_n_0\,
      CO(3) => \inc1_carry__1_n_0\,
      CO(2) => \inc1_carry__1_n_1\,
      CO(1) => \inc1_carry__1_n_2\,
      CO(0) => \inc1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_inc1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \inc1_carry__1_i_1__0_n_0\,
      S(2) => \inc1_carry__1_i_2__0_n_0\,
      S(1) => \inc1_carry__1_i_3__0_n_0\,
      S(0) => \inc1_carry__1_i_4__0_n_0\
    );
\inc1_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \product__3\(23),
      I1 => \product__3\(22),
      O => \inc1_carry__1_i_1__0_n_0\
    );
\inc1_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \product__3\(21),
      I1 => \product__3\(20),
      O => \inc1_carry__1_i_2__0_n_0\
    );
\inc1_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \product__3\(19),
      I1 => \product__3\(18),
      O => \inc1_carry__1_i_3__0_n_0\
    );
\inc1_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \product__3\(17),
      I1 => \product__3\(16),
      O => \inc1_carry__1_i_4__0_n_0\
    );
\inc1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \inc1_carry__1_n_0\,
      CO(3) => \inc1_carry__2_n_0\,
      CO(2) => \inc1_carry__2_n_1\,
      CO(1) => \inc1_carry__2_n_2\,
      CO(0) => \inc1_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_inc1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \inc1_carry__2_i_1__0_n_0\,
      S(2) => \inc1_carry__2_i_2__0_n_0\,
      S(1) => \inc1_carry__2_i_3__0_n_0\,
      S(0) => \inc1_carry__2_i_4__0_n_0\
    );
\inc1_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \product__3\(31),
      I1 => \product__3\(30),
      O => \inc1_carry__2_i_1__0_n_0\
    );
\inc1_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \product__3\(29),
      I1 => \product__3\(28),
      O => \inc1_carry__2_i_2__0_n_0\
    );
\inc1_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \product__3\(27),
      I1 => \product__3\(26),
      O => \inc1_carry__2_i_3__0_n_0\
    );
\inc1_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \product__3\(25),
      I1 => \product__3\(24),
      O => \inc1_carry__2_i_4__0_n_0\
    );
\inc1_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \inc1_carry__2_n_0\,
      CO(3) => \inc1_carry__3_n_0\,
      CO(2) => \inc1_carry__3_n_1\,
      CO(1) => \inc1_carry__3_n_2\,
      CO(0) => \inc1_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \inc1_carry__3_i_1__0_n_0\,
      DI(2) => \inc1_carry__3_i_2__0_n_0\,
      DI(1) => \inc1_carry__3_i_3__0_n_0\,
      DI(0) => \inc1_carry__3_i_4__0_n_0\,
      O(3 downto 0) => \NLW_inc1_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \inc1_carry__3_i_5__0_n_0\,
      S(2) => \inc1_carry__3_i_6__0_n_0\,
      S(1) => \inc1_carry__3_i_7__0_n_0\,
      S(0) => \inc1_carry__3_i_8__0_n_0\
    );
\inc1_carry__3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(7),
      I1 => \product__3\(39),
      I2 => P(6),
      I3 => \product__3\(38),
      O => \inc1_carry__3_i_1__0_n_0\
    );
\inc1_carry__3_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(5),
      I1 => \product__3\(37),
      I2 => P(4),
      I3 => \product__3\(36),
      O => \inc1_carry__3_i_2__0_n_0\
    );
\inc1_carry__3_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(3),
      I1 => \product__3\(35),
      I2 => P(2),
      I3 => \product__3\(34),
      O => \inc1_carry__3_i_3__0_n_0\
    );
\inc1_carry__3_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(1),
      I1 => \product__3\(33),
      I2 => P(0),
      I3 => \product__3\(32),
      O => \inc1_carry__3_i_4__0_n_0\
    );
\inc1_carry__3_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(39),
      I1 => P(7),
      I2 => \product__3\(38),
      I3 => P(6),
      O => \inc1_carry__3_i_5__0_n_0\
    );
\inc1_carry__3_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(37),
      I1 => P(5),
      I2 => \product__3\(36),
      I3 => P(4),
      O => \inc1_carry__3_i_6__0_n_0\
    );
\inc1_carry__3_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(35),
      I1 => P(3),
      I2 => \product__3\(34),
      I3 => P(2),
      O => \inc1_carry__3_i_7__0_n_0\
    );
\inc1_carry__3_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(33),
      I1 => P(1),
      I2 => \product__3\(32),
      I3 => P(0),
      O => \inc1_carry__3_i_8__0_n_0\
    );
\inc1_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \inc1_carry__3_n_0\,
      CO(3) => \inc1_carry__4_n_0\,
      CO(2) => \inc1_carry__4_n_1\,
      CO(1) => \inc1_carry__4_n_2\,
      CO(0) => \inc1_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \inc1_carry__4_i_1__0_n_0\,
      DI(2) => \inc1_carry__4_i_2__0_n_0\,
      DI(1) => \inc1_carry__4_i_3__0_n_0\,
      DI(0) => \inc1_carry__4_i_4__0_n_0\,
      O(3 downto 0) => \NLW_inc1_carry__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \inc1_carry__4_i_5__0_n_0\,
      S(2) => \inc1_carry__4_i_6__0_n_0\,
      S(1) => \inc1_carry__4_i_7__0_n_0\,
      S(0) => \inc1_carry__4_i_8__0_n_0\
    );
\inc1_carry__4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(15),
      I1 => \product__3\(47),
      I2 => P(14),
      I3 => \product__3\(46),
      O => \inc1_carry__4_i_1__0_n_0\
    );
\inc1_carry__4_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(13),
      I1 => \product__3\(45),
      I2 => P(12),
      I3 => \product__3\(44),
      O => \inc1_carry__4_i_2__0_n_0\
    );
\inc1_carry__4_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(11),
      I1 => \product__3\(43),
      I2 => P(10),
      I3 => \product__3\(42),
      O => \inc1_carry__4_i_3__0_n_0\
    );
\inc1_carry__4_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(9),
      I1 => \product__3\(41),
      I2 => P(8),
      I3 => \product__3\(40),
      O => \inc1_carry__4_i_4__0_n_0\
    );
\inc1_carry__4_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(47),
      I1 => P(15),
      I2 => \product__3\(46),
      I3 => P(14),
      O => \inc1_carry__4_i_5__0_n_0\
    );
\inc1_carry__4_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(45),
      I1 => P(13),
      I2 => \product__3\(44),
      I3 => P(12),
      O => \inc1_carry__4_i_6__0_n_0\
    );
\inc1_carry__4_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(43),
      I1 => P(11),
      I2 => \product__3\(42),
      I3 => P(10),
      O => \inc1_carry__4_i_7__0_n_0\
    );
\inc1_carry__4_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(41),
      I1 => P(9),
      I2 => \product__3\(40),
      I3 => P(8),
      O => \inc1_carry__4_i_8__0_n_0\
    );
\inc1_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \inc1_carry__4_n_0\,
      CO(3) => \inc1_carry__5_n_0\,
      CO(2) => \inc1_carry__5_n_1\,
      CO(1) => \inc1_carry__5_n_2\,
      CO(0) => \inc1_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \inc1_carry__5_i_1__0_n_0\,
      DI(2) => \inc1_carry__5_i_2__0_n_0\,
      DI(1) => \inc1_carry__5_i_3__0_n_0\,
      DI(0) => \inc1_carry__5_i_4__0_n_0\,
      O(3 downto 0) => \NLW_inc1_carry__5_O_UNCONNECTED\(3 downto 0),
      S(3) => \inc1_carry__5_i_5__0_n_0\,
      S(2) => \inc1_carry__5_i_6__0_n_0\,
      S(1) => \inc1_carry__5_i_7__0_n_0\,
      S(0) => \inc1_carry__5_i_8__0_n_0\
    );
\inc1_carry__5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(23),
      I1 => \product__3\(55),
      I2 => P(22),
      I3 => \product__3\(54),
      O => \inc1_carry__5_i_1__0_n_0\
    );
\inc1_carry__5_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(21),
      I1 => \product__3\(53),
      I2 => P(20),
      I3 => \product__3\(52),
      O => \inc1_carry__5_i_2__0_n_0\
    );
\inc1_carry__5_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(19),
      I1 => \product__3\(51),
      I2 => P(18),
      I3 => \product__3\(50),
      O => \inc1_carry__5_i_3__0_n_0\
    );
\inc1_carry__5_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(17),
      I1 => \product__3\(49),
      I2 => P(16),
      I3 => \product__3\(48),
      O => \inc1_carry__5_i_4__0_n_0\
    );
\inc1_carry__5_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(55),
      I1 => P(23),
      I2 => \product__3\(54),
      I3 => P(22),
      O => \inc1_carry__5_i_5__0_n_0\
    );
\inc1_carry__5_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(53),
      I1 => P(21),
      I2 => \product__3\(52),
      I3 => P(20),
      O => \inc1_carry__5_i_6__0_n_0\
    );
\inc1_carry__5_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(51),
      I1 => P(19),
      I2 => \product__3\(50),
      I3 => P(18),
      O => \inc1_carry__5_i_7__0_n_0\
    );
\inc1_carry__5_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(49),
      I1 => P(17),
      I2 => \product__3\(48),
      I3 => P(16),
      O => \inc1_carry__5_i_8__0_n_0\
    );
\inc1_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \inc1_carry__5_n_0\,
      CO(3) => \inc1_carry__6_n_0\,
      CO(2) => \inc1_carry__6_n_1\,
      CO(1) => \inc1_carry__6_n_2\,
      CO(0) => \inc1_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \inc1_carry__6_i_1__0_n_0\,
      DI(2) => \inc1_carry__6_i_2__0_n_0\,
      DI(1) => \inc1_carry__6_i_3__0_n_0\,
      DI(0) => \inc1_carry__6_i_4__0_n_0\,
      O(3 downto 0) => \NLW_inc1_carry__6_O_UNCONNECTED\(3 downto 0),
      S(3) => \inc1_carry__6_i_5__0_n_0\,
      S(2) => \inc1_carry__6_i_6__0_n_0\,
      S(1) => \inc1_carry__6_i_7__0_n_0\,
      S(0) => \inc1_carry__6_i_8__0_n_0\
    );
\inc1_carry__6_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(31),
      I1 => \product__3\(63),
      I2 => P(30),
      I3 => \product__3\(62),
      O => \inc1_carry__6_i_1__0_n_0\
    );
\inc1_carry__6_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(29),
      I1 => \product__3\(61),
      I2 => P(28),
      I3 => \product__3\(60),
      O => \inc1_carry__6_i_2__0_n_0\
    );
\inc1_carry__6_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(27),
      I1 => \product__3\(59),
      I2 => P(26),
      I3 => \product__3\(58),
      O => \inc1_carry__6_i_3__0_n_0\
    );
\inc1_carry__6_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => P(25),
      I1 => \product__3\(57),
      I2 => P(24),
      I3 => \product__3\(56),
      O => \inc1_carry__6_i_4__0_n_0\
    );
\inc1_carry__6_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(63),
      I1 => P(31),
      I2 => \product__3\(62),
      I3 => P(30),
      O => \inc1_carry__6_i_5__0_n_0\
    );
\inc1_carry__6_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(61),
      I1 => P(29),
      I2 => \product__3\(60),
      I3 => P(28),
      O => \inc1_carry__6_i_6__0_n_0\
    );
\inc1_carry__6_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(59),
      I1 => P(27),
      I2 => \product__3\(58),
      I3 => P(26),
      O => \inc1_carry__6_i_7__0_n_0\
    );
\inc1_carry__6_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \product__3\(57),
      I1 => P(25),
      I2 => \product__3\(56),
      I3 => P(24),
      O => \inc1_carry__6_i_8__0_n_0\
    );
\inc1_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_1_in(6),
      O => \inc1_carry_i_1__0_n_0\
    );
\inc1_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_1_in(4),
      O => \inc1_carry_i_2__0_n_0\
    );
\inc1_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(2),
      O => \inc1_carry_i_3__0_n_0\
    );
\inc1_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in(0),
      O => \inc1_carry_i_4__0_n_0\
    );
load_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => done_read_reg,
      Q => \^xz\,
      R => rst
    );
\o_num_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(0),
      Q => d1(0),
      R => rst
    );
\o_num_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(10),
      Q => d1(10),
      R => rst
    );
\o_num_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(11),
      Q => d1(11),
      R => rst
    );
\o_num_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(12),
      Q => d1(12),
      R => rst
    );
\o_num_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(13),
      Q => d1(13),
      R => rst
    );
\o_num_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(14),
      Q => d1(14),
      R => rst
    );
\o_num_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(15),
      Q => d1(15),
      R => rst
    );
\o_num_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(16),
      Q => d1(16),
      R => rst
    );
\o_num_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(17),
      Q => d1(17),
      R => rst
    );
\o_num_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(18),
      Q => d1(18),
      R => rst
    );
\o_num_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(19),
      Q => d1(19),
      R => rst
    );
\o_num_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(1),
      Q => d1(1),
      R => rst
    );
\o_num_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(20),
      Q => d1(20),
      R => rst
    );
\o_num_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(21),
      Q => d1(21),
      R => rst
    );
\o_num_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(22),
      Q => d1(22),
      R => rst
    );
\o_num_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(23),
      Q => d1(23),
      R => rst
    );
\o_num_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(24),
      Q => d1(24),
      R => rst
    );
\o_num_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(25),
      Q => d1(25),
      R => rst
    );
\o_num_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(26),
      Q => d1(26),
      R => rst
    );
\o_num_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(27),
      Q => d1(27),
      R => rst
    );
\o_num_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(28),
      Q => d1(28),
      R => rst
    );
\o_num_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(29),
      Q => d1(29),
      R => rst
    );
\o_num_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(2),
      Q => d1(2),
      R => rst
    );
\o_num_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(30),
      Q => d1(30),
      R => rst
    );
\o_num_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(31),
      Q => d1(31),
      R => rst
    );
\o_num_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(3),
      Q => d1(3),
      R => rst
    );
\o_num_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(4),
      Q => d1(4),
      R => rst
    );
\o_num_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(5),
      Q => d1(5),
      R => rst
    );
\o_num_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(6),
      Q => d1(6),
      R => rst
    );
\o_num_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(7),
      Q => d1(7),
      R => rst
    );
\o_num_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(8),
      Q => d1(8),
      R => rst
    );
\o_num_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^out\(3),
      D => y_reg(9),
      Q => d1(9),
      R => rst
    );
product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => product0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => product0(32 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_product_OVERFLOW_UNCONNECTED,
      P(47) => product_n_58,
      P(46) => product_n_59,
      P(45) => product_n_60,
      P(44) => product_n_61,
      P(43) => product_n_62,
      P(42) => product_n_63,
      P(41) => product_n_64,
      P(40) => product_n_65,
      P(39) => product_n_66,
      P(38) => product_n_67,
      P(37) => product_n_68,
      P(36) => product_n_69,
      P(35) => product_n_70,
      P(34) => product_n_71,
      P(33) => product_n_72,
      P(32) => product_n_73,
      P(31) => product_n_74,
      P(30) => product_n_75,
      P(29) => product_n_76,
      P(28) => product_n_77,
      P(27) => product_n_78,
      P(26) => product_n_79,
      P(25) => product_n_80,
      P(24) => product_n_81,
      P(23) => product_n_82,
      P(22) => product_n_83,
      P(21) => product_n_84,
      P(20) => product_n_85,
      P(19) => product_n_86,
      P(18) => product_n_87,
      P(17) => product_n_88,
      P(16 downto 0) => p_0_in(33 downto 17),
      PATTERNBDETECT => NLW_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => product_n_106,
      PCOUT(46) => product_n_107,
      PCOUT(45) => product_n_108,
      PCOUT(44) => product_n_109,
      PCOUT(43) => product_n_110,
      PCOUT(42) => product_n_111,
      PCOUT(41) => product_n_112,
      PCOUT(40) => product_n_113,
      PCOUT(39) => product_n_114,
      PCOUT(38) => product_n_115,
      PCOUT(37) => product_n_116,
      PCOUT(36) => product_n_117,
      PCOUT(35) => product_n_118,
      PCOUT(34) => product_n_119,
      PCOUT(33) => product_n_120,
      PCOUT(32) => product_n_121,
      PCOUT(31) => product_n_122,
      PCOUT(30) => product_n_123,
      PCOUT(29) => product_n_124,
      PCOUT(28) => product_n_125,
      PCOUT(27) => product_n_126,
      PCOUT(26) => product_n_127,
      PCOUT(25) => product_n_128,
      PCOUT(24) => product_n_129,
      PCOUT(23) => product_n_130,
      PCOUT(22) => product_n_131,
      PCOUT(21) => product_n_132,
      PCOUT(20) => product_n_133,
      PCOUT(19) => product_n_134,
      PCOUT(18) => product_n_135,
      PCOUT(17) => product_n_136,
      PCOUT(16) => product_n_137,
      PCOUT(15) => product_n_138,
      PCOUT(14) => product_n_139,
      PCOUT(13) => product_n_140,
      PCOUT(12) => product_n_141,
      PCOUT(11) => product_n_142,
      PCOUT(10) => product_n_143,
      PCOUT(9) => product_n_144,
      PCOUT(8) => product_n_145,
      PCOUT(7) => product_n_146,
      PCOUT(6) => product_n_147,
      PCOUT(5) => product_n_148,
      PCOUT(4) => product_n_149,
      PCOUT(3) => product_n_150,
      PCOUT(2) => product_n_151,
      PCOUT(1) => product_n_152,
      PCOUT(0) => product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_UNDERFLOW_UNCONNECTED
    );
\product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => product0(32 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => product0(32 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_product__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 30) => \NLW_product__0_P_UNCONNECTED\(47 downto 30),
      P(29 downto 0) => p_0_in(63 downto 34),
      PATTERNBDETECT => \NLW_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => product_n_106,
      PCIN(46) => product_n_107,
      PCIN(45) => product_n_108,
      PCIN(44) => product_n_109,
      PCIN(43) => product_n_110,
      PCIN(42) => product_n_111,
      PCIN(41) => product_n_112,
      PCIN(40) => product_n_113,
      PCIN(39) => product_n_114,
      PCIN(38) => product_n_115,
      PCIN(37) => product_n_116,
      PCIN(36) => product_n_117,
      PCIN(35) => product_n_118,
      PCIN(34) => product_n_119,
      PCIN(33) => product_n_120,
      PCIN(32) => product_n_121,
      PCIN(31) => product_n_122,
      PCIN(30) => product_n_123,
      PCIN(29) => product_n_124,
      PCIN(28) => product_n_125,
      PCIN(27) => product_n_126,
      PCIN(26) => product_n_127,
      PCIN(25) => product_n_128,
      PCIN(24) => product_n_129,
      PCIN(23) => product_n_130,
      PCIN(22) => product_n_131,
      PCIN(21) => product_n_132,
      PCIN(20) => product_n_133,
      PCIN(19) => product_n_134,
      PCIN(18) => product_n_135,
      PCIN(17) => product_n_136,
      PCIN(16) => product_n_137,
      PCIN(15) => product_n_138,
      PCIN(14) => product_n_139,
      PCIN(13) => product_n_140,
      PCIN(12) => product_n_141,
      PCIN(11) => product_n_142,
      PCIN(10) => product_n_143,
      PCIN(9) => product_n_144,
      PCIN(8) => product_n_145,
      PCIN(7) => product_n_146,
      PCIN(6) => product_n_147,
      PCIN(5) => product_n_148,
      PCIN(4) => product_n_149,
      PCIN(3) => product_n_150,
      PCIN(2) => product_n_151,
      PCIN(1) => product_n_152,
      PCIN(0) => product_n_153,
      PCOUT(47 downto 0) => \NLW_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_product__0_UNDERFLOW_UNCONNECTED\
    );
\product__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => product0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_product__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => product0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_product__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_product__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_product__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_product__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_product__1_OVERFLOW_UNCONNECTED\,
      P(47) => \product__1_n_58\,
      P(46) => \product__1_n_59\,
      P(45) => \product__1_n_60\,
      P(44) => \product__1_n_61\,
      P(43) => \product__1_n_62\,
      P(42) => \product__1_n_63\,
      P(41) => \product__1_n_64\,
      P(40) => \product__1_n_65\,
      P(39) => \product__1_n_66\,
      P(38) => \product__1_n_67\,
      P(37) => \product__1_n_68\,
      P(36) => \product__1_n_69\,
      P(35) => \product__1_n_70\,
      P(34) => \product__1_n_71\,
      P(33) => \product__1_n_72\,
      P(32) => \product__1_n_73\,
      P(31) => \product__1_n_74\,
      P(30) => \product__1_n_75\,
      P(29) => \product__1_n_76\,
      P(28) => \product__1_n_77\,
      P(27) => \product__1_n_78\,
      P(26) => \product__1_n_79\,
      P(25) => \product__1_n_80\,
      P(24) => \product__1_n_81\,
      P(23) => \product__1_n_82\,
      P(22) => \product__1_n_83\,
      P(21) => \product__1_n_84\,
      P(20) => \product__1_n_85\,
      P(19) => \product__1_n_86\,
      P(18) => \product__1_n_87\,
      P(17) => \product__1_n_88\,
      P(16 downto 0) => p_1_in(16 downto 0),
      PATTERNBDETECT => \NLW_product__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_product__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \product__1_n_106\,
      PCOUT(46) => \product__1_n_107\,
      PCOUT(45) => \product__1_n_108\,
      PCOUT(44) => \product__1_n_109\,
      PCOUT(43) => \product__1_n_110\,
      PCOUT(42) => \product__1_n_111\,
      PCOUT(41) => \product__1_n_112\,
      PCOUT(40) => \product__1_n_113\,
      PCOUT(39) => \product__1_n_114\,
      PCOUT(38) => \product__1_n_115\,
      PCOUT(37) => \product__1_n_116\,
      PCOUT(36) => \product__1_n_117\,
      PCOUT(35) => \product__1_n_118\,
      PCOUT(34) => \product__1_n_119\,
      PCOUT(33) => \product__1_n_120\,
      PCOUT(32) => \product__1_n_121\,
      PCOUT(31) => \product__1_n_122\,
      PCOUT(30) => \product__1_n_123\,
      PCOUT(29) => \product__1_n_124\,
      PCOUT(28) => \product__1_n_125\,
      PCOUT(27) => \product__1_n_126\,
      PCOUT(26) => \product__1_n_127\,
      PCOUT(25) => \product__1_n_128\,
      PCOUT(24) => \product__1_n_129\,
      PCOUT(23) => \product__1_n_130\,
      PCOUT(22) => \product__1_n_131\,
      PCOUT(21) => \product__1_n_132\,
      PCOUT(20) => \product__1_n_133\,
      PCOUT(19) => \product__1_n_134\,
      PCOUT(18) => \product__1_n_135\,
      PCOUT(17) => \product__1_n_136\,
      PCOUT(16) => \product__1_n_137\,
      PCOUT(15) => \product__1_n_138\,
      PCOUT(14) => \product__1_n_139\,
      PCOUT(13) => \product__1_n_140\,
      PCOUT(12) => \product__1_n_141\,
      PCOUT(11) => \product__1_n_142\,
      PCOUT(10) => \product__1_n_143\,
      PCOUT(9) => \product__1_n_144\,
      PCOUT(8) => \product__1_n_145\,
      PCOUT(7) => \product__1_n_146\,
      PCOUT(6) => \product__1_n_147\,
      PCOUT(5) => \product__1_n_148\,
      PCOUT(4) => \product__1_n_149\,
      PCOUT(3) => \product__1_n_150\,
      PCOUT(2) => \product__1_n_151\,
      PCOUT(1) => \product__1_n_152\,
      PCOUT(0) => \product__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_product__1_UNDERFLOW_UNCONNECTED\
    );
\product__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => product0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_product__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => product0(32 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_product__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_product__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_product__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_product__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_product__2_OVERFLOW_UNCONNECTED\,
      P(47) => \NLW_product__2_P_UNCONNECTED\(47),
      P(46 downto 0) => p_1_in(63 downto 17),
      PATTERNBDETECT => \NLW_product__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_product__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \product__1_n_106\,
      PCIN(46) => \product__1_n_107\,
      PCIN(45) => \product__1_n_108\,
      PCIN(44) => \product__1_n_109\,
      PCIN(43) => \product__1_n_110\,
      PCIN(42) => \product__1_n_111\,
      PCIN(41) => \product__1_n_112\,
      PCIN(40) => \product__1_n_113\,
      PCIN(39) => \product__1_n_114\,
      PCIN(38) => \product__1_n_115\,
      PCIN(37) => \product__1_n_116\,
      PCIN(36) => \product__1_n_117\,
      PCIN(35) => \product__1_n_118\,
      PCIN(34) => \product__1_n_119\,
      PCIN(33) => \product__1_n_120\,
      PCIN(32) => \product__1_n_121\,
      PCIN(31) => \product__1_n_122\,
      PCIN(30) => \product__1_n_123\,
      PCIN(29) => \product__1_n_124\,
      PCIN(28) => \product__1_n_125\,
      PCIN(27) => \product__1_n_126\,
      PCIN(26) => \product__1_n_127\,
      PCIN(25) => \product__1_n_128\,
      PCIN(24) => \product__1_n_129\,
      PCIN(23) => \product__1_n_130\,
      PCIN(22) => \product__1_n_131\,
      PCIN(21) => \product__1_n_132\,
      PCIN(20) => \product__1_n_133\,
      PCIN(19) => \product__1_n_134\,
      PCIN(18) => \product__1_n_135\,
      PCIN(17) => \product__1_n_136\,
      PCIN(16) => \product__1_n_137\,
      PCIN(15) => \product__1_n_138\,
      PCIN(14) => \product__1_n_139\,
      PCIN(13) => \product__1_n_140\,
      PCIN(12) => \product__1_n_141\,
      PCIN(11) => \product__1_n_142\,
      PCIN(10) => \product__1_n_143\,
      PCIN(9) => \product__1_n_144\,
      PCIN(8) => \product__1_n_145\,
      PCIN(7) => \product__1_n_146\,
      PCIN(6) => \product__1_n_147\,
      PCIN(5) => \product__1_n_148\,
      PCIN(4) => \product__1_n_149\,
      PCIN(3) => \product__1_n_150\,
      PCIN(2) => \product__1_n_151\,
      PCIN(1) => \product__1_n_152\,
      PCIN(0) => \product__1_n_153\,
      PCOUT(47 downto 0) => \NLW_product__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_product__2_UNDERFLOW_UNCONNECTED\
    );
product_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => product_carry_n_0,
      CO(2) => product_carry_n_1,
      CO(1) => product_carry_n_2,
      CO(0) => product_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in(19 downto 17),
      DI(0) => '0',
      O(3 downto 0) => \product__3\(19 downto 16),
      S(3) => \product_carry_i_1__0_n_0\,
      S(2) => \product_carry_i_2__0_n_0\,
      S(1) => \product_carry_i_3__0_n_0\,
      S(0) => p_1_in(16)
    );
\product_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => product_carry_n_0,
      CO(3) => \product_carry__0_n_0\,
      CO(2) => \product_carry__0_n_1\,
      CO(1) => \product_carry__0_n_2\,
      CO(0) => \product_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(23 downto 20),
      O(3 downto 0) => \product__3\(23 downto 20),
      S(3) => \product_carry__0_i_1__0_n_0\,
      S(2) => \product_carry__0_i_2__0_n_0\,
      S(1) => \product_carry__0_i_3__0_n_0\,
      S(0) => \product_carry__0_i_4__0_n_0\
    );
\product_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(23),
      I1 => p_0_in(23),
      O => \product_carry__0_i_1__0_n_0\
    );
\product_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(22),
      I1 => p_0_in(22),
      O => \product_carry__0_i_2__0_n_0\
    );
\product_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(21),
      I1 => p_0_in(21),
      O => \product_carry__0_i_3__0_n_0\
    );
\product_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(20),
      I1 => p_0_in(20),
      O => \product_carry__0_i_4__0_n_0\
    );
\product_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_carry__0_n_0\,
      CO(3) => \product_carry__1_n_0\,
      CO(2) => \product_carry__1_n_1\,
      CO(1) => \product_carry__1_n_2\,
      CO(0) => \product_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(27 downto 24),
      O(3 downto 0) => \product__3\(27 downto 24),
      S(3) => \product_carry__1_i_1__0_n_0\,
      S(2) => \product_carry__1_i_2__0_n_0\,
      S(1) => \product_carry__1_i_3__0_n_0\,
      S(0) => \product_carry__1_i_4__0_n_0\
    );
\product_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_carry__9_n_0\,
      CO(3) => \NLW_product_carry__10_CO_UNCONNECTED\(3),
      CO(2) => \product_carry__10_n_1\,
      CO(1) => \product_carry__10_n_2\,
      CO(0) => \product_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_1_in(62 downto 60),
      O(3 downto 0) => \product__3\(63 downto 60),
      S(3) => \product_carry__10_i_1__0_n_0\,
      S(2) => \product_carry__10_i_2__0_n_0\,
      S(1) => \product_carry__10_i_3__0_n_0\,
      S(0) => \product_carry__10_i_4__0_n_0\
    );
\product_carry__10_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(63),
      I1 => p_1_in(63),
      O => \product_carry__10_i_1__0_n_0\
    );
\product_carry__10_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(62),
      I1 => p_0_in(62),
      O => \product_carry__10_i_2__0_n_0\
    );
\product_carry__10_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(61),
      I1 => p_0_in(61),
      O => \product_carry__10_i_3__0_n_0\
    );
\product_carry__10_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(60),
      I1 => p_0_in(60),
      O => \product_carry__10_i_4__0_n_0\
    );
\product_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(27),
      I1 => p_0_in(27),
      O => \product_carry__1_i_1__0_n_0\
    );
\product_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(26),
      I1 => p_0_in(26),
      O => \product_carry__1_i_2__0_n_0\
    );
\product_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(25),
      I1 => p_0_in(25),
      O => \product_carry__1_i_3__0_n_0\
    );
\product_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(24),
      I1 => p_0_in(24),
      O => \product_carry__1_i_4__0_n_0\
    );
\product_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_carry__1_n_0\,
      CO(3) => \product_carry__2_n_0\,
      CO(2) => \product_carry__2_n_1\,
      CO(1) => \product_carry__2_n_2\,
      CO(0) => \product_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(31 downto 28),
      O(3 downto 0) => \product__3\(31 downto 28),
      S(3) => \product_carry__2_i_1__0_n_0\,
      S(2) => \product_carry__2_i_2__0_n_0\,
      S(1) => \product_carry__2_i_3__0_n_0\,
      S(0) => \product_carry__2_i_4__0_n_0\
    );
\product_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(31),
      I1 => p_0_in(31),
      O => \product_carry__2_i_1__0_n_0\
    );
\product_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(30),
      I1 => p_0_in(30),
      O => \product_carry__2_i_2__0_n_0\
    );
\product_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(29),
      I1 => p_0_in(29),
      O => \product_carry__2_i_3__0_n_0\
    );
\product_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(28),
      I1 => p_0_in(28),
      O => \product_carry__2_i_4__0_n_0\
    );
\product_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_carry__2_n_0\,
      CO(3) => \product_carry__3_n_0\,
      CO(2) => \product_carry__3_n_1\,
      CO(1) => \product_carry__3_n_2\,
      CO(0) => \product_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(35 downto 32),
      O(3 downto 0) => \product__3\(35 downto 32),
      S(3) => \product_carry__3_i_1__0_n_0\,
      S(2) => \product_carry__3_i_2__0_n_0\,
      S(1) => \product_carry__3_i_3__0_n_0\,
      S(0) => \product_carry__3_i_4__0_n_0\
    );
\product_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(35),
      I1 => p_0_in(35),
      O => \product_carry__3_i_1__0_n_0\
    );
\product_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(34),
      I1 => p_0_in(34),
      O => \product_carry__3_i_2__0_n_0\
    );
\product_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(33),
      I1 => p_0_in(33),
      O => \product_carry__3_i_3__0_n_0\
    );
\product_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(32),
      I1 => p_0_in(32),
      O => \product_carry__3_i_4__0_n_0\
    );
\product_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_carry__3_n_0\,
      CO(3) => \product_carry__4_n_0\,
      CO(2) => \product_carry__4_n_1\,
      CO(1) => \product_carry__4_n_2\,
      CO(0) => \product_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(39 downto 36),
      O(3 downto 0) => \product__3\(39 downto 36),
      S(3) => \product_carry__4_i_1__0_n_0\,
      S(2) => \product_carry__4_i_2__0_n_0\,
      S(1) => \product_carry__4_i_3__0_n_0\,
      S(0) => \product_carry__4_i_4__0_n_0\
    );
\product_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(39),
      I1 => p_0_in(39),
      O => \product_carry__4_i_1__0_n_0\
    );
\product_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(38),
      I1 => p_0_in(38),
      O => \product_carry__4_i_2__0_n_0\
    );
\product_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(37),
      I1 => p_0_in(37),
      O => \product_carry__4_i_3__0_n_0\
    );
\product_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(36),
      I1 => p_0_in(36),
      O => \product_carry__4_i_4__0_n_0\
    );
\product_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_carry__4_n_0\,
      CO(3) => \product_carry__5_n_0\,
      CO(2) => \product_carry__5_n_1\,
      CO(1) => \product_carry__5_n_2\,
      CO(0) => \product_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(43 downto 40),
      O(3 downto 0) => \product__3\(43 downto 40),
      S(3) => \product_carry__5_i_1__0_n_0\,
      S(2) => \product_carry__5_i_2__0_n_0\,
      S(1) => \product_carry__5_i_3__0_n_0\,
      S(0) => \product_carry__5_i_4__0_n_0\
    );
\product_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(43),
      I1 => p_0_in(43),
      O => \product_carry__5_i_1__0_n_0\
    );
\product_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(42),
      I1 => p_0_in(42),
      O => \product_carry__5_i_2__0_n_0\
    );
\product_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(41),
      I1 => p_0_in(41),
      O => \product_carry__5_i_3__0_n_0\
    );
\product_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(40),
      I1 => p_0_in(40),
      O => \product_carry__5_i_4__0_n_0\
    );
\product_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_carry__5_n_0\,
      CO(3) => \product_carry__6_n_0\,
      CO(2) => \product_carry__6_n_1\,
      CO(1) => \product_carry__6_n_2\,
      CO(0) => \product_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(47 downto 44),
      O(3 downto 0) => \product__3\(47 downto 44),
      S(3) => \product_carry__6_i_1__0_n_0\,
      S(2) => \product_carry__6_i_2__0_n_0\,
      S(1) => \product_carry__6_i_3__0_n_0\,
      S(0) => \product_carry__6_i_4__0_n_0\
    );
\product_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(47),
      I1 => p_0_in(47),
      O => \product_carry__6_i_1__0_n_0\
    );
\product_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(46),
      I1 => p_0_in(46),
      O => \product_carry__6_i_2__0_n_0\
    );
\product_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(45),
      I1 => p_0_in(45),
      O => \product_carry__6_i_3__0_n_0\
    );
\product_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(44),
      I1 => p_0_in(44),
      O => \product_carry__6_i_4__0_n_0\
    );
\product_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_carry__6_n_0\,
      CO(3) => \product_carry__7_n_0\,
      CO(2) => \product_carry__7_n_1\,
      CO(1) => \product_carry__7_n_2\,
      CO(0) => \product_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(51 downto 48),
      O(3 downto 0) => \product__3\(51 downto 48),
      S(3) => \product_carry__7_i_1__0_n_0\,
      S(2) => \product_carry__7_i_2__0_n_0\,
      S(1) => \product_carry__7_i_3__0_n_0\,
      S(0) => \product_carry__7_i_4__0_n_0\
    );
\product_carry__7_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(51),
      I1 => p_0_in(51),
      O => \product_carry__7_i_1__0_n_0\
    );
\product_carry__7_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(50),
      I1 => p_0_in(50),
      O => \product_carry__7_i_2__0_n_0\
    );
\product_carry__7_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(49),
      I1 => p_0_in(49),
      O => \product_carry__7_i_3__0_n_0\
    );
\product_carry__7_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(48),
      I1 => p_0_in(48),
      O => \product_carry__7_i_4__0_n_0\
    );
\product_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_carry__7_n_0\,
      CO(3) => \product_carry__8_n_0\,
      CO(2) => \product_carry__8_n_1\,
      CO(1) => \product_carry__8_n_2\,
      CO(0) => \product_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(55 downto 52),
      O(3 downto 0) => \product__3\(55 downto 52),
      S(3) => \product_carry__8_i_1__0_n_0\,
      S(2) => \product_carry__8_i_2__0_n_0\,
      S(1) => \product_carry__8_i_3__0_n_0\,
      S(0) => \product_carry__8_i_4__0_n_0\
    );
\product_carry__8_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(55),
      I1 => p_0_in(55),
      O => \product_carry__8_i_1__0_n_0\
    );
\product_carry__8_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(54),
      I1 => p_0_in(54),
      O => \product_carry__8_i_2__0_n_0\
    );
\product_carry__8_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(53),
      I1 => p_0_in(53),
      O => \product_carry__8_i_3__0_n_0\
    );
\product_carry__8_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(52),
      I1 => p_0_in(52),
      O => \product_carry__8_i_4__0_n_0\
    );
\product_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_carry__8_n_0\,
      CO(3) => \product_carry__9_n_0\,
      CO(2) => \product_carry__9_n_1\,
      CO(1) => \product_carry__9_n_2\,
      CO(0) => \product_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(59 downto 56),
      O(3 downto 0) => \product__3\(59 downto 56),
      S(3) => \product_carry__9_i_1__0_n_0\,
      S(2) => \product_carry__9_i_2__0_n_0\,
      S(1) => \product_carry__9_i_3__0_n_0\,
      S(0) => \product_carry__9_i_4__0_n_0\
    );
\product_carry__9_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(59),
      I1 => p_0_in(59),
      O => \product_carry__9_i_1__0_n_0\
    );
\product_carry__9_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(58),
      I1 => p_0_in(58),
      O => \product_carry__9_i_2__0_n_0\
    );
\product_carry__9_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(57),
      I1 => p_0_in(57),
      O => \product_carry__9_i_3__0_n_0\
    );
\product_carry__9_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(56),
      I1 => p_0_in(56),
      O => \product_carry__9_i_4__0_n_0\
    );
\product_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(19),
      I1 => p_0_in(19),
      O => \product_carry_i_1__0_n_0\
    );
\product_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(18),
      I1 => p_0_in(18),
      O => \product_carry_i_2__0_n_0\
    );
\product_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => p_0_in(17),
      O => \product_carry_i_3__0_n_0\
    );
\product_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(31),
      I1 => base0(30),
      O => \product_i_10__0_n_0\
    );
product_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(30),
      I1 => base0(29),
      O => product_i_11_n_0
    );
product_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(29),
      I1 => base0(28),
      O => product_i_12_n_0
    );
product_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(28),
      I1 => base0(27),
      O => product_i_13_n_0
    );
product_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(27),
      I1 => base0(26),
      O => product_i_14_n_0
    );
product_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(26),
      I1 => base0(25),
      O => product_i_15_n_0
    );
product_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(25),
      I1 => base0(24),
      O => product_i_16_n_0
    );
product_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(24),
      I1 => base0(23),
      O => product_i_17_n_0
    );
product_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(23),
      I1 => base0(22),
      O => product_i_18_n_0
    );
product_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(22),
      I1 => base0(21),
      O => product_i_19_n_0
    );
\product_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_i_2__0_n_0\,
      CO(3 downto 1) => \NLW_product_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => product0(32),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_product_i_1__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
product_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(21),
      I1 => base0(20),
      O => product_i_20_n_0
    );
product_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(20),
      I1 => base0(19),
      O => product_i_21_n_0
    );
product_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(19),
      I1 => base0(18),
      O => product_i_22_n_0
    );
product_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(18),
      I1 => base0(17),
      O => product_i_23_n_0
    );
product_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(17),
      I1 => base0(16),
      O => product_i_24_n_0
    );
product_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(16),
      I1 => base0(15),
      O => product_i_25_n_0
    );
product_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(15),
      I1 => base0(14),
      O => product_i_26_n_0
    );
product_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(14),
      I1 => base0(13),
      O => product_i_27_n_0
    );
product_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(13),
      I1 => base0(12),
      O => product_i_28_n_0
    );
product_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(12),
      I1 => base0(11),
      O => product_i_29_n_0
    );
\product_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_i_3__0_n_0\,
      CO(3) => \product_i_2__0_n_0\,
      CO(2) => \product_i_2__0_n_1\,
      CO(1) => \product_i_2__0_n_2\,
      CO(0) => \product_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y_reg(31 downto 28),
      O(3 downto 0) => product0(31 downto 28),
      S(3) => \product_i_10__0_n_0\,
      S(2) => product_i_11_n_0,
      S(1) => product_i_12_n_0,
      S(0) => product_i_13_n_0
    );
product_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(11),
      I1 => base0(10),
      O => product_i_30_n_0
    );
product_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(10),
      I1 => base0(9),
      O => product_i_31_n_0
    );
product_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(9),
      I1 => base0(8),
      O => product_i_32_n_0
    );
product_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(8),
      I1 => base0(7),
      O => product_i_33_n_0
    );
product_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(7),
      I1 => base0(6),
      O => product_i_34_n_0
    );
product_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(6),
      I1 => base0(5),
      O => product_i_35_n_0
    );
product_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(5),
      I1 => base0(4),
      O => product_i_36_n_0
    );
product_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(4),
      I1 => base0(3),
      O => product_i_37_n_0
    );
product_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(3),
      I1 => base0(2),
      O => product_i_38_n_0
    );
product_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(2),
      I1 => base0(1),
      O => product_i_39_n_0
    );
\product_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_i_4__0_n_0\,
      CO(3) => \product_i_3__0_n_0\,
      CO(2) => \product_i_3__0_n_1\,
      CO(1) => \product_i_3__0_n_2\,
      CO(0) => \product_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y_reg(27 downto 24),
      O(3 downto 0) => product0(27 downto 24),
      S(3) => product_i_14_n_0,
      S(2) => product_i_15_n_0,
      S(1) => product_i_16_n_0,
      S(0) => product_i_17_n_0
    );
product_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(1),
      I1 => base0(0),
      O => product_i_40_n_0
    );
product_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(0),
      I1 => \base_reg_n_0_[0]\,
      O => product_i_41_n_0
    );
\product_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_i_5__0_n_0\,
      CO(3) => \product_i_4__0_n_0\,
      CO(2) => \product_i_4__0_n_1\,
      CO(1) => \product_i_4__0_n_2\,
      CO(0) => \product_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y_reg(23 downto 20),
      O(3 downto 0) => product0(23 downto 20),
      S(3) => product_i_18_n_0,
      S(2) => product_i_19_n_0,
      S(1) => product_i_20_n_0,
      S(0) => product_i_21_n_0
    );
\product_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_i_6__0_n_0\,
      CO(3) => \product_i_5__0_n_0\,
      CO(2) => \product_i_5__0_n_1\,
      CO(1) => \product_i_5__0_n_2\,
      CO(0) => \product_i_5__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y_reg(19 downto 16),
      O(3 downto 0) => product0(19 downto 16),
      S(3) => product_i_22_n_0,
      S(2) => product_i_23_n_0,
      S(1) => product_i_24_n_0,
      S(0) => product_i_25_n_0
    );
\product_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_i_7__0_n_0\,
      CO(3) => \product_i_6__0_n_0\,
      CO(2) => \product_i_6__0_n_1\,
      CO(1) => \product_i_6__0_n_2\,
      CO(0) => \product_i_6__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y_reg(15 downto 12),
      O(3 downto 0) => product0(15 downto 12),
      S(3) => product_i_26_n_0,
      S(2) => product_i_27_n_0,
      S(1) => product_i_28_n_0,
      S(0) => product_i_29_n_0
    );
\product_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_i_8__0_n_0\,
      CO(3) => \product_i_7__0_n_0\,
      CO(2) => \product_i_7__0_n_1\,
      CO(1) => \product_i_7__0_n_2\,
      CO(0) => \product_i_7__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y_reg(11 downto 8),
      O(3 downto 0) => product0(11 downto 8),
      S(3) => product_i_30_n_0,
      S(2) => product_i_31_n_0,
      S(1) => product_i_32_n_0,
      S(0) => product_i_33_n_0
    );
\product_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_i_9__0_n_0\,
      CO(3) => \product_i_8__0_n_0\,
      CO(2) => \product_i_8__0_n_1\,
      CO(1) => \product_i_8__0_n_2\,
      CO(0) => \product_i_8__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y_reg(7 downto 4),
      O(3 downto 0) => product0(7 downto 4),
      S(3) => product_i_34_n_0,
      S(2) => product_i_35_n_0,
      S(1) => product_i_36_n_0,
      S(0) => product_i_37_n_0
    );
\product_i_9__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \product_i_9__0_n_0\,
      CO(2) => \product_i_9__0_n_1\,
      CO(1) => \product_i_9__0_n_2\,
      CO(0) => \product_i_9__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y_reg(3 downto 0),
      O(3 downto 0) => product0(3 downto 0),
      S(3) => product_i_38_n_0,
      S(2) => product_i_39_n_0,
      S(1) => product_i_40_n_0,
      S(0) => product_i_41_n_0
    );
start_atan1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
        port map (
      I0 => \^done_sqrt1\,
      I1 => start_atan1_reg_0,
      I2 => start_atan0_reg,
      I3 => rst,
      O => start_atan1_reg
    );
\x[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d1(0),
      I1 => load_reg_0,
      I2 => \y_reg[31]_0\(0),
      O => D(0)
    );
\x[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(10),
      I1 => O(0),
      I2 => d1(10),
      I3 => load_reg_0,
      I4 => \x_reg[10]\(3),
      O => D(10)
    );
\x[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(11),
      I1 => O(0),
      I2 => d1(11),
      I3 => load_reg_0,
      I4 => \x_reg[14]\(0),
      O => D(11)
    );
\x[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(12),
      I1 => O(0),
      I2 => d1(12),
      I3 => load_reg_0,
      I4 => \x_reg[14]\(1),
      O => D(12)
    );
\x[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(12),
      O => \p_0_in__3\(12)
    );
\x[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(11),
      O => \p_0_in__3\(11)
    );
\x[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(10),
      O => \p_0_in__3\(10)
    );
\x[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(9),
      O => \p_0_in__3\(9)
    );
\x[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(13),
      I1 => O(0),
      I2 => d1(13),
      I3 => load_reg_0,
      I4 => \x_reg[14]\(2),
      O => D(13)
    );
\x[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(14),
      I1 => O(0),
      I2 => d1(14),
      I3 => load_reg_0,
      I4 => \x_reg[14]\(3),
      O => D(14)
    );
\x[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(15),
      I1 => O(0),
      I2 => d1(15),
      I3 => load_reg_0,
      I4 => \x_reg[18]\(0),
      O => D(15)
    );
\x[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(16),
      I1 => O(0),
      I2 => d1(16),
      I3 => load_reg_0,
      I4 => \x_reg[18]\(1),
      O => D(16)
    );
\x[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(16),
      O => \p_0_in__3\(16)
    );
\x[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(15),
      O => \p_0_in__3\(15)
    );
\x[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(14),
      O => \p_0_in__3\(14)
    );
\x[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(13),
      O => \p_0_in__3\(13)
    );
\x[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(17),
      I1 => O(0),
      I2 => d1(17),
      I3 => load_reg_0,
      I4 => \x_reg[18]\(2),
      O => D(17)
    );
\x[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(18),
      I1 => O(0),
      I2 => d1(18),
      I3 => load_reg_0,
      I4 => \x_reg[18]\(3),
      O => D(18)
    );
\x[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(19),
      I1 => O(0),
      I2 => d1(19),
      I3 => load_reg_0,
      I4 => \x_reg[22]\(0),
      O => D(19)
    );
\x[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(1),
      I1 => O(0),
      I2 => d1(1),
      I3 => load_reg_0,
      I4 => \y_reg[31]_0\(1),
      O => D(1)
    );
\x[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(20),
      I1 => O(0),
      I2 => d1(20),
      I3 => load_reg_0,
      I4 => \x_reg[22]\(1),
      O => D(20)
    );
\x[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(20),
      O => \p_0_in__3\(20)
    );
\x[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(19),
      O => \p_0_in__3\(19)
    );
\x[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(18),
      O => \p_0_in__3\(18)
    );
\x[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(17),
      O => \p_0_in__3\(17)
    );
\x[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(21),
      I1 => O(0),
      I2 => d1(21),
      I3 => load_reg_0,
      I4 => \x_reg[22]\(2),
      O => D(21)
    );
\x[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(22),
      I1 => O(0),
      I2 => d1(22),
      I3 => load_reg_0,
      I4 => \x_reg[22]\(3),
      O => D(22)
    );
\x[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(23),
      I1 => O(0),
      I2 => d1(23),
      I3 => load_reg_0,
      I4 => \x_reg[26]\(0),
      O => D(23)
    );
\x[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(24),
      I1 => O(0),
      I2 => d1(24),
      I3 => load_reg_0,
      I4 => \x_reg[26]\(1),
      O => D(24)
    );
\x[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(24),
      O => \p_0_in__3\(24)
    );
\x[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(23),
      O => \p_0_in__3\(23)
    );
\x[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(22),
      O => \p_0_in__3\(22)
    );
\x[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(21),
      O => \p_0_in__3\(21)
    );
\x[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(25),
      I1 => O(0),
      I2 => d1(25),
      I3 => load_reg_0,
      I4 => \x_reg[26]\(2),
      O => D(25)
    );
\x[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(26),
      I1 => O(0),
      I2 => d1(26),
      I3 => load_reg_0,
      I4 => \x_reg[26]\(3),
      O => D(26)
    );
\x[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(27),
      I1 => O(0),
      I2 => d1(27),
      I3 => load_reg_0,
      I4 => \x_reg[30]_0\(0),
      O => D(27)
    );
\x[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(28),
      I1 => O(0),
      I2 => d1(28),
      I3 => load_reg_0,
      I4 => \x_reg[30]_0\(1),
      O => D(28)
    );
\x[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(28),
      O => \p_0_in__3\(28)
    );
\x[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(27),
      O => \p_0_in__3\(27)
    );
\x[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(26),
      O => \p_0_in__3\(26)
    );
\x[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(25),
      O => \p_0_in__3\(25)
    );
\x[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(29),
      I1 => O(0),
      I2 => d1(29),
      I3 => load_reg_0,
      I4 => \x_reg[30]_0\(2),
      O => D(29)
    );
\x[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(2),
      I1 => O(0),
      I2 => d1(2),
      I3 => load_reg_0,
      I4 => \y_reg[31]_0\(2),
      O => D(2)
    );
\x[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(30),
      I1 => O(0),
      I2 => d1(30),
      I3 => load_reg_0,
      I4 => \x_reg[30]_0\(3),
      O => D(30)
    );
\x[31]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(31),
      O => \p_0_in__3\(31)
    );
\x[31]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(30),
      O => \p_0_in__3\(30)
    );
\x[31]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(29),
      O => \p_0_in__3\(29)
    );
\x[31]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(31),
      I1 => O(0),
      I2 => d1(31),
      I3 => load_reg_0,
      I4 => \x_reg[30]\(0),
      O => D(31)
    );
\x[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(3),
      I1 => O(0),
      I2 => d1(3),
      I3 => load_reg_0,
      I4 => \x_reg[6]\(0),
      O => D(3)
    );
\x[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(4),
      I1 => O(0),
      I2 => d1(4),
      I3 => load_reg_0,
      I4 => \x_reg[6]\(1),
      O => D(4)
    );
\x[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(0),
      O => \p_0_in__3\(0)
    );
\x[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(4),
      O => \p_0_in__3\(4)
    );
\x[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(3),
      O => \p_0_in__3\(3)
    );
\x[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(2),
      O => \p_0_in__3\(2)
    );
\x[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(1),
      O => \p_0_in__3\(1)
    );
\x[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(5),
      I1 => O(0),
      I2 => d1(5),
      I3 => load_reg_0,
      I4 => \x_reg[6]\(2),
      O => D(5)
    );
\x[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(6),
      I1 => O(0),
      I2 => d1(6),
      I3 => load_reg_0,
      I4 => \x_reg[6]\(3),
      O => D(6)
    );
\x[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(7),
      I1 => O(0),
      I2 => d1(7),
      I3 => load_reg_0,
      I4 => \x_reg[10]\(0),
      O => D(7)
    );
\x[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(8),
      I1 => O(0),
      I2 => d1(8),
      I3 => load_reg_0,
      I4 => \x_reg[10]\(1),
      O => D(8)
    );
\x[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(8),
      O => \p_0_in__3\(8)
    );
\x[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(7),
      O => \p_0_in__3\(7)
    );
\x[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(6),
      O => \p_0_in__3\(6)
    );
\x[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d1(5),
      O => \p_0_in__3\(5)
    );
\x[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => d1_norm0(9),
      I1 => O(0),
      I2 => d1(9),
      I3 => load_reg_0,
      I4 => \x_reg[10]\(2),
      O => D(9)
    );
\x_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[8]_i_2_n_0\,
      CO(3) => \x_reg[12]_i_2_n_0\,
      CO(2) => \x_reg[12]_i_2_n_1\,
      CO(1) => \x_reg[12]_i_2_n_2\,
      CO(0) => \x_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => d1_norm0(12 downto 9),
      S(3 downto 0) => \p_0_in__3\(12 downto 9)
    );
\x_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[12]_i_2_n_0\,
      CO(3) => \x_reg[16]_i_2_n_0\,
      CO(2) => \x_reg[16]_i_2_n_1\,
      CO(1) => \x_reg[16]_i_2_n_2\,
      CO(0) => \x_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => d1_norm0(16 downto 13),
      S(3 downto 0) => \p_0_in__3\(16 downto 13)
    );
\x_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[16]_i_2_n_0\,
      CO(3) => \x_reg[20]_i_2_n_0\,
      CO(2) => \x_reg[20]_i_2_n_1\,
      CO(1) => \x_reg[20]_i_2_n_2\,
      CO(0) => \x_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => d1_norm0(20 downto 17),
      S(3 downto 0) => \p_0_in__3\(20 downto 17)
    );
\x_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[20]_i_2_n_0\,
      CO(3) => \x_reg[24]_i_2_n_0\,
      CO(2) => \x_reg[24]_i_2_n_1\,
      CO(1) => \x_reg[24]_i_2_n_2\,
      CO(0) => \x_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => d1_norm0(24 downto 21),
      S(3 downto 0) => \p_0_in__3\(24 downto 21)
    );
\x_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[24]_i_2_n_0\,
      CO(3) => \x_reg[28]_i_2_n_0\,
      CO(2) => \x_reg[28]_i_2_n_1\,
      CO(1) => \x_reg[28]_i_2_n_2\,
      CO(0) => \x_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => d1_norm0(28 downto 25),
      S(3 downto 0) => \p_0_in__3\(28 downto 25)
    );
\x_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_x_reg[31]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_reg[31]_i_7_n_2\,
      CO(0) => \x_reg[31]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_x_reg[31]_i_7_O_UNCONNECTED\(3),
      O(2 downto 0) => d1_norm0(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \p_0_in__3\(31 downto 29)
    );
\x_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_reg[4]_i_2_n_0\,
      CO(2) => \x_reg[4]_i_2_n_1\,
      CO(1) => \x_reg[4]_i_2_n_2\,
      CO(0) => \x_reg[4]_i_2_n_3\,
      CYINIT => \p_0_in__3\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => d1_norm0(4 downto 1),
      S(3 downto 0) => \p_0_in__3\(4 downto 1)
    );
\x_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg[4]_i_2_n_0\,
      CO(3) => \x_reg[8]_i_2_n_0\,
      CO(2) => \x_reg[8]_i_2_n_1\,
      CO(1) => \x_reg[8]_i_2_n_2\,
      CO(0) => \x_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => d1_norm0(8 downto 5),
      S(3 downto 0) => \p_0_in__3\(8 downto 5)
    );
\y[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \inc1_carry__6_n_0\,
      I1 => \^e\(0),
      O => y
    );
\y[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(2),
      I1 => y_reg(3),
      O => \y[0]_i_3__0_n_0\
    );
\y[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(1),
      I1 => y_reg(2),
      O => \y[0]_i_4__0_n_0\
    );
\y[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(0),
      I1 => y_reg(1),
      O => \y[0]_i_5__0_n_0\
    );
\y[0]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \base_reg_n_0_[0]\,
      I1 => y_reg(0),
      O => \y[0]_i_6__0_n_0\
    );
\y[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(14),
      I1 => y_reg(15),
      O => \y[12]_i_2__0_n_0\
    );
\y[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(13),
      I1 => y_reg(14),
      O => \y[12]_i_3__0_n_0\
    );
\y[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(12),
      I1 => y_reg(13),
      O => \y[12]_i_4__0_n_0\
    );
\y[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(11),
      I1 => y_reg(12),
      O => \y[12]_i_5__0_n_0\
    );
\y[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(18),
      I1 => y_reg(19),
      O => \y[16]_i_2__0_n_0\
    );
\y[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(17),
      I1 => y_reg(18),
      O => \y[16]_i_3__0_n_0\
    );
\y[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(16),
      I1 => y_reg(17),
      O => \y[16]_i_4__0_n_0\
    );
\y[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(15),
      I1 => y_reg(16),
      O => \y[16]_i_5__0_n_0\
    );
\y[20]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(22),
      I1 => y_reg(23),
      O => \y[20]_i_2__0_n_0\
    );
\y[20]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(21),
      I1 => y_reg(22),
      O => \y[20]_i_3__0_n_0\
    );
\y[20]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(20),
      I1 => y_reg(21),
      O => \y[20]_i_4__0_n_0\
    );
\y[20]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(19),
      I1 => y_reg(20),
      O => \y[20]_i_5__0_n_0\
    );
\y[24]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(26),
      I1 => y_reg(27),
      O => \y[24]_i_2__0_n_0\
    );
\y[24]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(25),
      I1 => y_reg(26),
      O => \y[24]_i_3__0_n_0\
    );
\y[24]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(24),
      I1 => y_reg(25),
      O => \y[24]_i_4__0_n_0\
    );
\y[24]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(23),
      I1 => y_reg(24),
      O => \y[24]_i_5__0_n_0\
    );
\y[28]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_reg(31),
      I1 => base0(30),
      O => \y[28]_i_2__0_n_0\
    );
\y[28]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(29),
      I1 => y_reg(30),
      O => \y[28]_i_3__0_n_0\
    );
\y[28]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(28),
      I1 => y_reg(29),
      O => \y[28]_i_4__0_n_0\
    );
\y[28]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(27),
      I1 => y_reg(28),
      O => \y[28]_i_5__0_n_0\
    );
\y[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(6),
      I1 => y_reg(7),
      O => \y[4]_i_2__0_n_0\
    );
\y[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(5),
      I1 => y_reg(6),
      O => \y[4]_i_3__0_n_0\
    );
\y[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(4),
      I1 => y_reg(5),
      O => \y[4]_i_4__0_n_0\
    );
\y[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(3),
      I1 => y_reg(4),
      O => \y[4]_i_5__0_n_0\
    );
\y[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(10),
      I1 => y_reg(11),
      O => \y[8]_i_2__0_n_0\
    );
\y[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(9),
      I1 => y_reg(10),
      O => \y[8]_i_3__0_n_0\
    );
\y[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(8),
      I1 => y_reg(9),
      O => \y[8]_i_4__0_n_0\
    );
\y[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => base0(7),
      I1 => y_reg(8),
      O => \y[8]_i_5__0_n_0\
    );
\y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[0]_i_2__0_n_7\,
      Q => y_reg(0),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_reg[0]_i_2__0_n_0\,
      CO(2) => \y_reg[0]_i_2__0_n_1\,
      CO(1) => \y_reg[0]_i_2__0_n_2\,
      CO(0) => \y_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => base0(2 downto 0),
      DI(0) => \base_reg_n_0_[0]\,
      O(3) => \y_reg[0]_i_2__0_n_4\,
      O(2) => \y_reg[0]_i_2__0_n_5\,
      O(1) => \y_reg[0]_i_2__0_n_6\,
      O(0) => \y_reg[0]_i_2__0_n_7\,
      S(3) => \y[0]_i_3__0_n_0\,
      S(2) => \y[0]_i_4__0_n_0\,
      S(1) => \y[0]_i_5__0_n_0\,
      S(0) => \y[0]_i_6__0_n_0\
    );
\y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[8]_i_1__0_n_5\,
      Q => y_reg(10),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[8]_i_1__0_n_4\,
      Q => y_reg(11),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[12]_i_1__0_n_7\,
      Q => y_reg(12),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[8]_i_1__0_n_0\,
      CO(3) => \y_reg[12]_i_1__0_n_0\,
      CO(2) => \y_reg[12]_i_1__0_n_1\,
      CO(1) => \y_reg[12]_i_1__0_n_2\,
      CO(0) => \y_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => base0(14 downto 11),
      O(3) => \y_reg[12]_i_1__0_n_4\,
      O(2) => \y_reg[12]_i_1__0_n_5\,
      O(1) => \y_reg[12]_i_1__0_n_6\,
      O(0) => \y_reg[12]_i_1__0_n_7\,
      S(3) => \y[12]_i_2__0_n_0\,
      S(2) => \y[12]_i_3__0_n_0\,
      S(1) => \y[12]_i_4__0_n_0\,
      S(0) => \y[12]_i_5__0_n_0\
    );
\y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[12]_i_1__0_n_6\,
      Q => y_reg(13),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[12]_i_1__0_n_5\,
      Q => y_reg(14),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[12]_i_1__0_n_4\,
      Q => y_reg(15),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[16]_i_1__0_n_7\,
      Q => y_reg(16),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[12]_i_1__0_n_0\,
      CO(3) => \y_reg[16]_i_1__0_n_0\,
      CO(2) => \y_reg[16]_i_1__0_n_1\,
      CO(1) => \y_reg[16]_i_1__0_n_2\,
      CO(0) => \y_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => base0(18 downto 15),
      O(3) => \y_reg[16]_i_1__0_n_4\,
      O(2) => \y_reg[16]_i_1__0_n_5\,
      O(1) => \y_reg[16]_i_1__0_n_6\,
      O(0) => \y_reg[16]_i_1__0_n_7\,
      S(3) => \y[16]_i_2__0_n_0\,
      S(2) => \y[16]_i_3__0_n_0\,
      S(1) => \y[16]_i_4__0_n_0\,
      S(0) => \y[16]_i_5__0_n_0\
    );
\y_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[16]_i_1__0_n_6\,
      Q => y_reg(17),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[16]_i_1__0_n_5\,
      Q => y_reg(18),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[16]_i_1__0_n_4\,
      Q => y_reg(19),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[0]_i_2__0_n_6\,
      Q => y_reg(1),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[20]_i_1__0_n_7\,
      Q => y_reg(20),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[16]_i_1__0_n_0\,
      CO(3) => \y_reg[20]_i_1__0_n_0\,
      CO(2) => \y_reg[20]_i_1__0_n_1\,
      CO(1) => \y_reg[20]_i_1__0_n_2\,
      CO(0) => \y_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => base0(22 downto 19),
      O(3) => \y_reg[20]_i_1__0_n_4\,
      O(2) => \y_reg[20]_i_1__0_n_5\,
      O(1) => \y_reg[20]_i_1__0_n_6\,
      O(0) => \y_reg[20]_i_1__0_n_7\,
      S(3) => \y[20]_i_2__0_n_0\,
      S(2) => \y[20]_i_3__0_n_0\,
      S(1) => \y[20]_i_4__0_n_0\,
      S(0) => \y[20]_i_5__0_n_0\
    );
\y_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[20]_i_1__0_n_6\,
      Q => y_reg(21),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[20]_i_1__0_n_5\,
      Q => y_reg(22),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[20]_i_1__0_n_4\,
      Q => y_reg(23),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[24]_i_1__0_n_7\,
      Q => y_reg(24),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[20]_i_1__0_n_0\,
      CO(3) => \y_reg[24]_i_1__0_n_0\,
      CO(2) => \y_reg[24]_i_1__0_n_1\,
      CO(1) => \y_reg[24]_i_1__0_n_2\,
      CO(0) => \y_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => base0(26 downto 23),
      O(3) => \y_reg[24]_i_1__0_n_4\,
      O(2) => \y_reg[24]_i_1__0_n_5\,
      O(1) => \y_reg[24]_i_1__0_n_6\,
      O(0) => \y_reg[24]_i_1__0_n_7\,
      S(3) => \y[24]_i_2__0_n_0\,
      S(2) => \y[24]_i_3__0_n_0\,
      S(1) => \y[24]_i_4__0_n_0\,
      S(0) => \y[24]_i_5__0_n_0\
    );
\y_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[24]_i_1__0_n_6\,
      Q => y_reg(25),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[24]_i_1__0_n_5\,
      Q => y_reg(26),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[24]_i_1__0_n_4\,
      Q => y_reg(27),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[28]_i_1__0_n_7\,
      Q => y_reg(28),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_y_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \y_reg[28]_i_1__0_n_1\,
      CO(1) => \y_reg[28]_i_1__0_n_2\,
      CO(0) => \y_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => base0(29 downto 27),
      O(3) => \y_reg[28]_i_1__0_n_4\,
      O(2) => \y_reg[28]_i_1__0_n_5\,
      O(1) => \y_reg[28]_i_1__0_n_6\,
      O(0) => \y_reg[28]_i_1__0_n_7\,
      S(3) => \y[28]_i_2__0_n_0\,
      S(2) => \y[28]_i_3__0_n_0\,
      S(1) => \y[28]_i_4__0_n_0\,
      S(0) => \y[28]_i_5__0_n_0\
    );
\y_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[28]_i_1__0_n_6\,
      Q => y_reg(29),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[0]_i_2__0_n_5\,
      Q => y_reg(2),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[28]_i_1__0_n_5\,
      Q => y_reg(30),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[28]_i_1__0_n_4\,
      Q => y_reg(31),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[0]_i_2__0_n_4\,
      Q => y_reg(3),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[4]_i_1__0_n_7\,
      Q => y_reg(4),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[0]_i_2__0_n_0\,
      CO(3) => \y_reg[4]_i_1__0_n_0\,
      CO(2) => \y_reg[4]_i_1__0_n_1\,
      CO(1) => \y_reg[4]_i_1__0_n_2\,
      CO(0) => \y_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => base0(6 downto 3),
      O(3) => \y_reg[4]_i_1__0_n_4\,
      O(2) => \y_reg[4]_i_1__0_n_5\,
      O(1) => \y_reg[4]_i_1__0_n_6\,
      O(0) => \y_reg[4]_i_1__0_n_7\,
      S(3) => \y[4]_i_2__0_n_0\,
      S(2) => \y[4]_i_3__0_n_0\,
      S(1) => \y[4]_i_4__0_n_0\,
      S(0) => \y[4]_i_5__0_n_0\
    );
\y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[4]_i_1__0_n_6\,
      Q => y_reg(5),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[4]_i_1__0_n_5\,
      Q => y_reg(6),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[4]_i_1__0_n_4\,
      Q => y_reg(7),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[8]_i_1__0_n_7\,
      Q => y_reg(8),
      R => \base[30]_i_1__0_n_0\
    );
\y_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[4]_i_1__0_n_0\,
      CO(3) => \y_reg[8]_i_1__0_n_0\,
      CO(2) => \y_reg[8]_i_1__0_n_1\,
      CO(1) => \y_reg[8]_i_1__0_n_2\,
      CO(0) => \y_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => base0(10 downto 7),
      O(3) => \y_reg[8]_i_1__0_n_4\,
      O(2) => \y_reg[8]_i_1__0_n_5\,
      O(1) => \y_reg[8]_i_1__0_n_6\,
      O(0) => \y_reg[8]_i_1__0_n_7\,
      S(3) => \y[8]_i_2__0_n_0\,
      S(2) => \y[8]_i_3__0_n_0\,
      S(1) => \y[8]_i_4__0_n_0\,
      S(0) => \y[8]_i_5__0_n_0\
    );
\y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => y,
      D => \y_reg[8]_i_1__0_n_6\,
      Q => y_reg(9),
      R => \base[30]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0_sensor_fusion_axi_v1_0_S00_AXI is
  port (
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    start : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    \DATA_reg[7]\ : out STD_LOGIC;
    \axis_data_reg[31]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DATA_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sel0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \STATE_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axi_araddr_reg[4]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bluetooth_demo_sensor_fusion_axi_0_0_sensor_fusion_axi_v1_0_S00_AXI : entity is "sensor_fusion_axi_v1_0_S00_AXI";
end bluetooth_demo_sensor_fusion_axi_0_0_sensor_fusion_axi_v1_0_S00_AXI;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0_sensor_fusion_axi_v1_0_S00_AXI is
  signal \^data_reg[7]\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[4]\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \axi_awready_i_1__0_n_0\ : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^s00_axi_arready\ : STD_LOGIC;
  signal \^s00_axi_awready\ : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal \^s00_axi_wready\ : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \slv_reg0[0]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[0]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg0[0]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal \^start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ADDRESS[5]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ADDRESS[5]_i_1__1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \DATA[7]_i_2__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \DATA[7]_i_2__1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of axi_awready_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair1";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \slv_reg0_reg[0]\ : label is "slv_reg0_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[0]_rep\ : label is "slv_reg0_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[0]_rep__0\ : label is "slv_reg0_reg[0]";
begin
  \DATA_reg[7]\ <= \^data_reg[7]\;
  s00_axi_arready <= \^s00_axi_arready\;
  s00_axi_awready <= \^s00_axi_awready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
  s00_axi_wready <= \^s00_axi_wready\;
  sel0(2 downto 0) <= \^sel0\(2 downto 0);
  start <= \^start\;
\ADDRESS[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^data_reg[7]\,
      I1 => Q(0),
      O => D(0)
    );
\ADDRESS[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^start\,
      I1 => \STATE_reg[1]\(0),
      O => \DATA_reg[7]_0\(0)
    );
\DATA[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reg[7]\,
      I1 => Q(1),
      O => D(1)
    );
\DATA[7]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^start\,
      I1 => \STATE_reg[1]\(1),
      O => \DATA_reg[7]_0\(1)
    );
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F808F8F8F8"
    )
        port map (
      I0 => s00_axi_bready,
      I1 => \^s00_axi_bvalid\,
      I2 => aw_en_reg_n_0,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_awvalid,
      I5 => \^s00_axi_awready\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => \axi_awready_i_1__0_n_0\
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => \^sel0\(0),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => \^sel0\(1),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(2),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => \^sel0\(2),
      O => \axi_araddr[4]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => \^sel0\(0),
      R => \axi_awready_i_1__0_n_0\
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => \^sel0\(1),
      R => \axi_awready_i_1__0_n_0\
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[4]_i_1_n_0\,
      Q => \^sel0\(2),
      R => \axi_awready_i_1__0_n_0\
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s00_axi_arready\,
      R => \axi_awready_i_1__0_n_0\
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => aw_en_reg_n_0,
      I2 => s00_axi_wvalid,
      I3 => s00_axi_awvalid,
      I4 => \^s00_axi_awready\,
      I5 => \axi_awaddr_reg_n_0_[2]\,
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => aw_en_reg_n_0,
      I2 => s00_axi_wvalid,
      I3 => s00_axi_awvalid,
      I4 => \^s00_axi_awready\,
      I5 => \axi_awaddr_reg_n_0_[3]\,
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s00_axi_awaddr(2),
      I1 => aw_en_reg_n_0,
      I2 => s00_axi_wvalid,
      I3 => s00_axi_awvalid,
      I4 => \^s00_axi_awready\,
      I5 => \axi_awaddr_reg_n_0_[4]\,
      O => \axi_awaddr[4]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => \axi_awaddr_reg_n_0_[2]\,
      R => \axi_awready_i_1__0_n_0\
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => \axi_awaddr_reg_n_0_[3]\,
      R => \axi_awready_i_1__0_n_0\
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[4]_i_1_n_0\,
      Q => \axi_awaddr_reg_n_0_[4]\,
      R => \axi_awready_i_1__0_n_0\
    );
\axi_awready_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \axi_awready_i_1__0_n_0\
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => aw_en_reg_n_0,
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^s00_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s00_axi_awready\,
      R => \axi_awready_i_1__0_n_0\
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444444444444444"
    )
        port map (
      I0 => s00_axi_bready,
      I1 => \^s00_axi_bvalid\,
      I2 => \^s00_axi_wready\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_awvalid,
      I5 => \^s00_axi_awready\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => \axi_awready_i_1__0_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_araddr_reg[4]_0\(0),
      Q => s00_axi_rdata(0),
      R => \axi_awready_i_1__0_n_0\
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_araddr_reg[4]_0\(10),
      Q => s00_axi_rdata(10),
      R => \axi_awready_i_1__0_n_0\
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_araddr_reg[4]_0\(11),
      Q => s00_axi_rdata(11),
      R => \axi_awready_i_1__0_n_0\
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_araddr_reg[4]_0\(12),
      Q => s00_axi_rdata(12),
      R => \axi_awready_i_1__0_n_0\
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_araddr_reg[4]_0\(13),
      Q => s00_axi_rdata(13),
      R => \axi_awready_i_1__0_n_0\
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_araddr_reg[4]_0\(14),
      Q => s00_axi_rdata(14),
      R => \axi_awready_i_1__0_n_0\
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_araddr_reg[4]_0\(1),
      Q => s00_axi_rdata(1),
      R => \axi_awready_i_1__0_n_0\
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_araddr_reg[4]_0\(2),
      Q => s00_axi_rdata(2),
      R => \axi_awready_i_1__0_n_0\
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_araddr_reg[4]_0\(15),
      Q => s00_axi_rdata(15),
      R => \axi_awready_i_1__0_n_0\
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_araddr_reg[4]_0\(3),
      Q => s00_axi_rdata(3),
      R => \axi_awready_i_1__0_n_0\
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_araddr_reg[4]_0\(4),
      Q => s00_axi_rdata(4),
      R => \axi_awready_i_1__0_n_0\
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_araddr_reg[4]_0\(5),
      Q => s00_axi_rdata(5),
      R => \axi_awready_i_1__0_n_0\
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_araddr_reg[4]_0\(6),
      Q => s00_axi_rdata(6),
      R => \axi_awready_i_1__0_n_0\
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_araddr_reg[4]_0\(7),
      Q => s00_axi_rdata(7),
      R => \axi_awready_i_1__0_n_0\
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_araddr_reg[4]_0\(8),
      Q => s00_axi_rdata(8),
      R => \axi_awready_i_1__0_n_0\
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_araddr_reg[4]_0\(9),
      Q => s00_axi_rdata(9),
      R => \axi_awready_i_1__0_n_0\
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s00_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => \axi_awready_i_1__0_n_0\
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => aw_en_reg_n_0,
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^s00_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s00_axi_wready\,
      R => \axi_awready_i_1__0_n_0\
    );
\slv_reg0[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s00_axi_wdata(0),
      I1 => \^s00_axi_wready\,
      I2 => \slv_reg0[0]_i_2_n_0\,
      I3 => \^s00_axi_awready\,
      I4 => \^start\,
      O => \slv_reg0[0]_i_1_n_0\
    );
\slv_reg0[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \axi_awaddr_reg_n_0_[3]\,
      I2 => s00_axi_wstrb(0),
      I3 => \axi_awaddr_reg_n_0_[4]\,
      I4 => \axi_awaddr_reg_n_0_[2]\,
      I5 => s00_axi_awvalid,
      O => \slv_reg0[0]_i_2_n_0\
    );
\slv_reg0[0]_rep__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s00_axi_wdata(0),
      I1 => \^s00_axi_wready\,
      I2 => \slv_reg0[0]_i_2_n_0\,
      I3 => \^s00_axi_awready\,
      I4 => \^start\,
      O => \slv_reg0[0]_rep__0_i_1_n_0\
    );
\slv_reg0[0]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s00_axi_wdata(0),
      I1 => \^s00_axi_wready\,
      I2 => \slv_reg0[0]_i_2_n_0\,
      I3 => \^s00_axi_awready\,
      I4 => \^start\,
      O => \slv_reg0[0]_rep_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \slv_reg0[0]_i_1_n_0\,
      Q => \^start\,
      R => \axi_awready_i_1__0_n_0\
    );
\slv_reg0_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \slv_reg0[0]_rep_i_1_n_0\,
      Q => \^data_reg[7]\,
      R => \axi_awready_i_1__0_n_0\
    );
\slv_reg0_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \slv_reg0[0]_rep__0_i_1_n_0\,
      Q => \axis_data_reg[31]\,
      R => \axi_awready_i_1__0_n_0\
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_rvalid\,
      I2 => \^s00_axi_arready\,
      O => \slv_reg_rden__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0_sensor_fusion_axi_v1_0_S_AXI_INTR is
  port (
    s_axi_intr_wready : out STD_LOGIC;
    s_axi_intr_awready : out STD_LOGIC;
    s_axi_intr_arready : out STD_LOGIC;
    s_axi_intr_bvalid : out STD_LOGIC;
    s_axi_intr_rvalid : out STD_LOGIC;
    s_axi_intr_rdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    irq : out STD_LOGIC;
    s_axi_intr_aclk : in STD_LOGIC;
    sensor_fusion_done : in STD_LOGIC;
    s_axi_intr_aresetn : in STD_LOGIC;
    s_axi_intr_awvalid : in STD_LOGIC;
    s_axi_intr_wvalid : in STD_LOGIC;
    s_axi_intr_bready : in STD_LOGIC;
    s_axi_intr_arvalid : in STD_LOGIC;
    s_axi_intr_rready : in STD_LOGIC;
    s_axi_intr_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_intr_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_intr_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bluetooth_demo_sensor_fusion_axi_0_0_sensor_fusion_axi_v1_0_S_AXI_INTR : entity is "sensor_fusion_axi_v1_0_S_AXI_INTR";
end bluetooth_demo_sensor_fusion_axi_0_0_sensor_fusion_axi_v1_0_S_AXI_INTR;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0_sensor_fusion_axi_v1_0_S_AXI_INTR is
  signal \aw_en_i_1__0_n_0\ : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[4]\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal axi_awaddr : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \axi_bvalid_i_1__0_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rvalid_i_1__0_n_0\ : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal det_intr : STD_LOGIC;
  signal \gen_intr_detection[0].gen_intr_level_detect.gen_intr_active_high_detect.det_intr[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_intr_detection[0].s_irq_lvl_i_1_n_0\ : STD_LOGIC;
  signal \gen_intr_reg[0].reg_global_intr_en[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_intr_reg[0].reg_intr_ack[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_intr_reg[0].reg_intr_en[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_intr_reg[0].reg_intr_sts[0]_i_1_n_0\ : STD_LOGIC;
  signal intr : STD_LOGIC;
  signal intr_ack_all : STD_LOGIC;
  signal intr_ack_all_ff : STD_LOGIC;
  signal intr_ack_all_i_1_n_0 : STD_LOGIC;
  signal intr_all : STD_LOGIC;
  signal intr_all_i_1_n_0 : STD_LOGIC;
  signal \intr_reg_wren__2\ : STD_LOGIC;
  signal \^irq\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal reg_data_out : STD_LOGIC;
  signal reg_data_out0 : STD_LOGIC;
  signal reg_global_intr_en : STD_LOGIC;
  signal reg_intr_ack : STD_LOGIC;
  signal reg_intr_en : STD_LOGIC;
  signal reg_intr_pending : STD_LOGIC;
  signal reg_intr_sts : STD_LOGIC;
  signal \^s_axi_intr_arready\ : STD_LOGIC;
  signal \^s_axi_intr_awready\ : STD_LOGIC;
  signal \^s_axi_intr_bvalid\ : STD_LOGIC;
  signal \^s_axi_intr_rdata\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_intr_rvalid\ : STD_LOGIC;
  signal \^s_axi_intr_wready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_araddr[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \axi_arready_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \axi_awready_i_2__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \axi_wready_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of intr_ack_all_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of intr_all_i_1 : label is "soft_lutpair6";
begin
  irq <= \^irq\;
  s_axi_intr_arready <= \^s_axi_intr_arready\;
  s_axi_intr_awready <= \^s_axi_intr_awready\;
  s_axi_intr_bvalid <= \^s_axi_intr_bvalid\;
  s_axi_intr_rdata(0) <= \^s_axi_intr_rdata\(0);
  s_axi_intr_rvalid <= \^s_axi_intr_rvalid\;
  s_axi_intr_wready <= \^s_axi_intr_wready\;
\aw_en_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF8CCC8CCC8CCC"
    )
        port map (
      I0 => \^s_axi_intr_awready\,
      I1 => aw_en_reg_n_0,
      I2 => s_axi_intr_wvalid,
      I3 => s_axi_intr_awvalid,
      I4 => s_axi_intr_bready,
      I5 => \^s_axi_intr_bvalid\,
      O => \aw_en_i_1__0_n_0\
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => \aw_en_i_1__0_n_0\,
      Q => aw_en_reg_n_0,
      S => reg_data_out0
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_intr_araddr(0),
      I1 => s_axi_intr_arvalid,
      I2 => \^s_axi_intr_arready\,
      I3 => \axi_araddr_reg_n_0_[2]\,
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_intr_araddr(1),
      I1 => s_axi_intr_arvalid,
      I2 => \^s_axi_intr_arready\,
      I3 => \axi_araddr_reg_n_0_[3]\,
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_intr_araddr(2),
      I1 => s_axi_intr_arvalid,
      I2 => \^s_axi_intr_arready\,
      I3 => \axi_araddr_reg_n_0_[4]\,
      O => \axi_araddr[4]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => \axi_araddr_reg_n_0_[2]\,
      R => reg_data_out0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => \axi_araddr_reg_n_0_[3]\,
      R => reg_data_out0
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => \axi_araddr[4]_i_1_n_0\,
      Q => \axi_araddr_reg_n_0_[4]\,
      R => reg_data_out0
    );
\axi_arready_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_intr_arvalid,
      I1 => \^s_axi_intr_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_intr_arready\,
      R => reg_data_out0
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s_axi_intr_awaddr(0),
      I1 => s_axi_intr_awvalid,
      I2 => s_axi_intr_wvalid,
      I3 => aw_en_reg_n_0,
      I4 => \^s_axi_intr_awready\,
      I5 => axi_awaddr(2),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s_axi_intr_awaddr(1),
      I1 => s_axi_intr_awvalid,
      I2 => s_axi_intr_wvalid,
      I3 => aw_en_reg_n_0,
      I4 => \^s_axi_intr_awready\,
      I5 => axi_awaddr(3),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s_axi_intr_awaddr(2),
      I1 => s_axi_intr_awvalid,
      I2 => s_axi_intr_wvalid,
      I3 => aw_en_reg_n_0,
      I4 => \^s_axi_intr_awready\,
      I5 => axi_awaddr(4),
      O => \axi_awaddr[4]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => axi_awaddr(2),
      R => reg_data_out0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => axi_awaddr(3),
      R => reg_data_out0
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => \axi_awaddr[4]_i_1_n_0\,
      Q => axi_awaddr(4),
      R => reg_data_out0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_intr_aresetn,
      O => reg_data_out0
    );
\axi_awready_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s_axi_intr_awvalid,
      I1 => s_axi_intr_wvalid,
      I2 => aw_en_reg_n_0,
      I3 => \^s_axi_intr_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_intr_awready\,
      R => reg_data_out0
    );
\axi_bvalid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s_axi_intr_awvalid,
      I1 => \^s_axi_intr_wready\,
      I2 => \^s_axi_intr_awready\,
      I3 => s_axi_intr_wvalid,
      I4 => s_axi_intr_bready,
      I5 => \^s_axi_intr_bvalid\,
      O => \axi_bvalid_i_1__0_n_0\
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => \axi_bvalid_i_1__0_n_0\,
      Q => \^s_axi_intr_bvalid\,
      R => reg_data_out0
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0A0A0A0A0A0"
    )
        port map (
      I0 => \^s_axi_intr_rdata\(0),
      I1 => reg_data_out,
      I2 => s_axi_intr_aresetn,
      I3 => \^s_axi_intr_arready\,
      I4 => \^s_axi_intr_rvalid\,
      I5 => s_axi_intr_arvalid,
      O => \axi_rdata[0]_i_1_n_0\
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A3A0A"
    )
        port map (
      I0 => \axi_rdata[0]_i_3_n_0\,
      I1 => \axi_araddr_reg_n_0_[3]\,
      I2 => \axi_araddr_reg_n_0_[4]\,
      I3 => reg_intr_pending,
      I4 => \axi_araddr_reg_n_0_[2]\,
      O => reg_data_out
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_intr_ack,
      I1 => reg_intr_sts,
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => reg_intr_en,
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => reg_global_intr_en,
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => \axi_rdata[0]_i_1_n_0\,
      Q => \^s_axi_intr_rdata\(0),
      R => '0'
    );
\axi_rvalid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s_axi_intr_arready\,
      I1 => s_axi_intr_arvalid,
      I2 => \^s_axi_intr_rvalid\,
      I3 => s_axi_intr_rready,
      O => \axi_rvalid_i_1__0_n_0\
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => \axi_rvalid_i_1__0_n_0\,
      Q => \^s_axi_intr_rvalid\,
      R => reg_data_out0
    );
\axi_wready_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s_axi_intr_awvalid,
      I1 => s_axi_intr_wvalid,
      I2 => aw_en_reg_n_0,
      I3 => \^s_axi_intr_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_intr_wready\,
      R => reg_data_out0
    );
\gen_intr_detection[0].gen_intr_level_detect.gen_intr_active_high_detect.det_intr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => intr,
      I1 => det_intr,
      O => \gen_intr_detection[0].gen_intr_level_detect.gen_intr_active_high_detect.det_intr[0]_i_1_n_0\
    );
\gen_intr_detection[0].gen_intr_level_detect.gen_intr_active_high_detect.det_intr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => \gen_intr_detection[0].gen_intr_level_detect.gen_intr_active_high_detect.det_intr[0]_i_1_n_0\,
      Q => det_intr,
      R => \gen_intr_reg[0].reg_intr_sts[0]_i_1_n_0\
    );
\gen_intr_detection[0].s_irq_lvl_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
        port map (
      I0 => \^irq\,
      I1 => reg_global_intr_en,
      I2 => intr_all,
      I3 => s_axi_intr_aresetn,
      I4 => intr_ack_all,
      O => \gen_intr_detection[0].s_irq_lvl_i_1_n_0\
    );
\gen_intr_detection[0].s_irq_lvl_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => \gen_intr_detection[0].s_irq_lvl_i_1_n_0\,
      Q => \^irq\,
      R => '0'
    );
\gen_intr_reg[0].reg_global_intr_en[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => s_axi_intr_wdata(0),
      I1 => axi_awaddr(4),
      I2 => axi_awaddr(2),
      I3 => axi_awaddr(3),
      I4 => \intr_reg_wren__2\,
      I5 => reg_global_intr_en,
      O => \gen_intr_reg[0].reg_global_intr_en[0]_i_1_n_0\
    );
\gen_intr_reg[0].reg_global_intr_en[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_intr_awvalid,
      I1 => \^s_axi_intr_wready\,
      I2 => \^s_axi_intr_awready\,
      I3 => s_axi_intr_wvalid,
      O => \intr_reg_wren__2\
    );
\gen_intr_reg[0].reg_global_intr_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => \gen_intr_reg[0].reg_global_intr_en[0]_i_1_n_0\,
      Q => reg_global_intr_en,
      R => reg_data_out0
    );
\gen_intr_reg[0].reg_intr_ack[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => s_axi_intr_wdata(0),
      I1 => axi_awaddr(3),
      I2 => axi_awaddr(2),
      I3 => axi_awaddr(4),
      I4 => \intr_reg_wren__2\,
      O => \gen_intr_reg[0].reg_intr_ack[0]_i_1_n_0\
    );
\gen_intr_reg[0].reg_intr_ack_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => \gen_intr_reg[0].reg_intr_ack[0]_i_1_n_0\,
      Q => reg_intr_ack,
      R => \gen_intr_reg[0].reg_intr_sts[0]_i_1_n_0\
    );
\gen_intr_reg[0].reg_intr_en[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => s_axi_intr_wdata(0),
      I1 => axi_awaddr(3),
      I2 => axi_awaddr(4),
      I3 => axi_awaddr(2),
      I4 => \intr_reg_wren__2\,
      I5 => reg_intr_en,
      O => \gen_intr_reg[0].reg_intr_en[0]_i_1_n_0\
    );
\gen_intr_reg[0].reg_intr_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => \gen_intr_reg[0].reg_intr_en[0]_i_1_n_0\,
      Q => reg_intr_en,
      R => reg_data_out0
    );
\gen_intr_reg[0].reg_intr_pending[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => reg_intr_en,
      I1 => reg_intr_sts,
      O => p_3_out
    );
\gen_intr_reg[0].reg_intr_pending_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => p_3_out,
      Q => reg_intr_pending,
      R => \gen_intr_reg[0].reg_intr_sts[0]_i_1_n_0\
    );
\gen_intr_reg[0].reg_intr_sts[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reg_intr_ack,
      I1 => s_axi_intr_aresetn,
      O => \gen_intr_reg[0].reg_intr_sts[0]_i_1_n_0\
    );
\gen_intr_reg[0].reg_intr_sts_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => det_intr,
      Q => reg_intr_sts,
      R => \gen_intr_reg[0].reg_intr_sts[0]_i_1_n_0\
    );
intr_ack_all_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => intr_ack_all,
      Q => intr_ack_all_ff,
      R => reg_data_out0
    );
intr_ack_all_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => reg_intr_ack,
      I1 => s_axi_intr_aresetn,
      I2 => intr_ack_all_ff,
      O => intr_ack_all_i_1_n_0
    );
intr_ack_all_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => intr_ack_all_i_1_n_0,
      Q => intr_ack_all,
      R => '0'
    );
intr_all_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => reg_intr_pending,
      I1 => s_axi_intr_aresetn,
      I2 => intr_ack_all_ff,
      O => intr_all_i_1_n_0
    );
intr_all_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => intr_all_i_1_n_0,
      Q => intr_all,
      R => '0'
    );
\intr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_intr_aclk,
      CE => '1',
      D => sensor_fusion_done,
      Q => intr,
      R => reg_data_out0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0_spi_interface is
  port (
    end_transmission : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \JC[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    JC : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    begin_transmission : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    start : in STD_LOGIC;
    \send_data_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \JC[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bluetooth_demo_sensor_fusion_axi_0_0_spi_interface : entity is "spi_interface";
end bluetooth_demo_sensor_fusion_axi_0_0_spi_interface;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0_spi_interface is
  signal \FSM_sequential_RxTxSTATE[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RxTxSTATE[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RxTxSTATE[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RxTxSTATE[2]_i_2__1_n_0\ : STD_LOGIC;
  signal RxTxSTATE : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of RxTxSTATE : signal is "yes";
  signal \chip_select_i_1__0_n_0\ : STD_LOGIC;
  signal \chip_select_i_2__1_n_0\ : STD_LOGIC;
  signal \chip_select_i_3__0_n_0\ : STD_LOGIC;
  signal \^end_transmission\ : STD_LOGIC;
  signal \end_transmission_i_1__0_n_0\ : STD_LOGIC;
  signal \mosi_i_1__0_n_0\ : STD_LOGIC;
  signal \mosi_i_2__1_n_0\ : STD_LOGIC;
  signal \recieved_data[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \recieved_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \recieved_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \recieved_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \recieved_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \recieved_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \recieved_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \recieved_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \recieved_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rx_count[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \rx_count[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \rx_count[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \rx_count[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \rx_count[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \rx_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \sclk_buffer_i_1__1_n_0\ : STD_LOGIC;
  signal sclk_buffer_reg_n_0 : STD_LOGIC;
  signal \sclk_disable_i_1__0_n_0\ : STD_LOGIC;
  signal sclk_disable_reg_n_0 : STD_LOGIC;
  signal sclk_previous : STD_LOGIC;
  signal sclk_previous0 : STD_LOGIC;
  signal \sclk_previous_i_1__0_n_0\ : STD_LOGIC;
  signal sclk_previous_reg_n_0 : STD_LOGIC;
  signal sclk_rst : STD_LOGIC;
  signal \sclk_rst_i_1__0_n_0\ : STD_LOGIC;
  signal \sclk_rst_i_2__1_n_0\ : STD_LOGIC;
  signal \shift_register[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \shift_register[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \shift_register[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \shift_register[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \shift_register[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \shift_register[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \shift_register[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \shift_register[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \shift_register[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \shift_register[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[2]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[3]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[4]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[5]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[6]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[7]\ : STD_LOGIC;
  signal spi_clk_count : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \spi_clk_count0_carry__0_n_0\ : STD_LOGIC;
  signal \spi_clk_count0_carry__0_n_1\ : STD_LOGIC;
  signal \spi_clk_count0_carry__0_n_2\ : STD_LOGIC;
  signal \spi_clk_count0_carry__0_n_3\ : STD_LOGIC;
  signal \spi_clk_count0_carry__0_n_4\ : STD_LOGIC;
  signal \spi_clk_count0_carry__0_n_5\ : STD_LOGIC;
  signal \spi_clk_count0_carry__0_n_6\ : STD_LOGIC;
  signal \spi_clk_count0_carry__0_n_7\ : STD_LOGIC;
  signal \spi_clk_count0_carry__1_n_2\ : STD_LOGIC;
  signal \spi_clk_count0_carry__1_n_3\ : STD_LOGIC;
  signal \spi_clk_count0_carry__1_n_5\ : STD_LOGIC;
  signal \spi_clk_count0_carry__1_n_6\ : STD_LOGIC;
  signal \spi_clk_count0_carry__1_n_7\ : STD_LOGIC;
  signal spi_clk_count0_carry_n_0 : STD_LOGIC;
  signal spi_clk_count0_carry_n_1 : STD_LOGIC;
  signal spi_clk_count0_carry_n_2 : STD_LOGIC;
  signal spi_clk_count0_carry_n_3 : STD_LOGIC;
  signal spi_clk_count0_carry_n_4 : STD_LOGIC;
  signal spi_clk_count0_carry_n_5 : STD_LOGIC;
  signal spi_clk_count0_carry_n_6 : STD_LOGIC;
  signal spi_clk_count0_carry_n_7 : STD_LOGIC;
  signal \spi_clk_count[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \spi_clk_count[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \spi_clk_count[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \spi_clk_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \spi_clk_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \spi_clk_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \spi_clk_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \spi_clk_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \spi_clk_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \spi_clk_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \spi_clk_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \spi_clk_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \spi_clk_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \spi_clk_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \spi_clk_count_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_spi_clk_count0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_spi_clk_count0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_RxTxSTATE_reg[0]\ : label is "RxTxTYPE_idle:000,RxTxTYPE_buffer:010,RxTxTYPE_hold:011,RxTxTYPE_end:100,RxTxTYPE_rx_tx:001";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_RxTxSTATE_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_RxTxSTATE_reg[1]\ : label is "RxTxTYPE_idle:000,RxTxTYPE_buffer:010,RxTxTYPE_hold:011,RxTxTYPE_end:100,RxTxTYPE_rx_tx:001";
  attribute KEEP of \FSM_sequential_RxTxSTATE_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_RxTxSTATE_reg[2]\ : label is "RxTxTYPE_idle:000,RxTxTYPE_buffer:010,RxTxTYPE_hold:011,RxTxTYPE_end:100,RxTxTYPE_rx_tx:001";
  attribute KEEP of \FSM_sequential_RxTxSTATE_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axis_data[0]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \axis_data[10]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \axis_data[11]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \axis_data[12]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \axis_data[13]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \axis_data[14]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \axis_data[15]_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \axis_data[1]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \axis_data[2]_i_1__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \axis_data[3]_i_1__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \axis_data[4]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \axis_data[5]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \axis_data[6]_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \axis_data[7]_i_2__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \axis_data[8]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \axis_data[9]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sclk_buffer_i_1__1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sclk_previous_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \spi_clk_count[0]_i_1__1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \spi_clk_count[10]_i_1__1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \spi_clk_count[11]_i_2__1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \spi_clk_count[11]_i_4__1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \spi_clk_count[2]_i_1__1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \spi_clk_count[3]_i_1__1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \spi_clk_count[4]_i_1__1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \spi_clk_count[5]_i_1__1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \spi_clk_count[6]_i_1__1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \spi_clk_count[7]_i_1__1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \spi_clk_count[8]_i_1__1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \spi_clk_count[9]_i_1__1\ : label is "soft_lutpair243";
begin
  end_transmission <= \^end_transmission\;
\FSM_sequential_RxTxSTATE[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D5FFFF00D50000"
    )
        port map (
      I0 => RxTxSTATE(0),
      I1 => RxTxSTATE(1),
      I2 => begin_transmission,
      I3 => RxTxSTATE(2),
      I4 => \FSM_sequential_RxTxSTATE[2]_i_2__1_n_0\,
      I5 => RxTxSTATE(0),
      O => \FSM_sequential_RxTxSTATE[0]_i_1__0_n_0\
    );
\FSM_sequential_RxTxSTATE[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06FF0600"
    )
        port map (
      I0 => RxTxSTATE(0),
      I1 => RxTxSTATE(1),
      I2 => RxTxSTATE(2),
      I3 => \FSM_sequential_RxTxSTATE[2]_i_2__1_n_0\,
      I4 => RxTxSTATE(1),
      O => \FSM_sequential_RxTxSTATE[1]_i_1__0_n_0\
    );
\FSM_sequential_RxTxSTATE[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080000"
    )
        port map (
      I0 => RxTxSTATE(1),
      I1 => RxTxSTATE(0),
      I2 => begin_transmission,
      I3 => RxTxSTATE(2),
      I4 => \FSM_sequential_RxTxSTATE[2]_i_2__1_n_0\,
      I5 => RxTxSTATE(2),
      O => \FSM_sequential_RxTxSTATE[2]_i_1__0_n_0\
    );
\FSM_sequential_RxTxSTATE[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB888B8"
    )
        port map (
      I0 => \sclk_rst_i_2__1_n_0\,
      I1 => RxTxSTATE(2),
      I2 => begin_transmission,
      I3 => RxTxSTATE(0),
      I4 => \rx_count_reg_n_0_[3]\,
      I5 => RxTxSTATE(1),
      O => \FSM_sequential_RxTxSTATE[2]_i_2__1_n_0\
    );
\FSM_sequential_RxTxSTATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_RxTxSTATE[0]_i_1__0_n_0\,
      Q => RxTxSTATE(0),
      R => rst
    );
\FSM_sequential_RxTxSTATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_RxTxSTATE[1]_i_1__0_n_0\,
      Q => RxTxSTATE(1),
      R => rst
    );
\FSM_sequential_RxTxSTATE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_RxTxSTATE[2]_i_1__0_n_0\,
      Q => RxTxSTATE(2),
      R => rst
    );
\JC[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sclk_disable_reg_n_0,
      I1 => sclk_previous_reg_n_0,
      O => \JC[4]\(0)
    );
\axis_data[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \recieved_data_reg_n_0_[0]\,
      I1 => Q(1),
      I2 => start,
      O => D(0)
    );
\axis_data[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \recieved_data_reg_n_0_[2]\,
      I1 => Q(0),
      I2 => start,
      O => D(10)
    );
\axis_data[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \recieved_data_reg_n_0_[3]\,
      I1 => Q(0),
      I2 => start,
      O => D(11)
    );
\axis_data[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \recieved_data_reg_n_0_[4]\,
      I1 => Q(0),
      I2 => start,
      O => D(12)
    );
\axis_data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \recieved_data_reg_n_0_[5]\,
      I1 => Q(0),
      I2 => start,
      O => D(13)
    );
\axis_data[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \recieved_data_reg_n_0_[6]\,
      I1 => Q(0),
      I2 => start,
      O => D(14)
    );
\axis_data[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \recieved_data_reg_n_0_[7]\,
      I1 => Q(0),
      I2 => start,
      O => D(15)
    );
\axis_data[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \recieved_data_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => start,
      O => D(1)
    );
\axis_data[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \recieved_data_reg_n_0_[2]\,
      I1 => Q(1),
      I2 => start,
      O => D(2)
    );
\axis_data[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \recieved_data_reg_n_0_[3]\,
      I1 => Q(1),
      I2 => start,
      O => D(3)
    );
\axis_data[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \recieved_data_reg_n_0_[4]\,
      I1 => Q(1),
      I2 => start,
      O => D(4)
    );
\axis_data[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \recieved_data_reg_n_0_[5]\,
      I1 => Q(1),
      I2 => start,
      O => D(5)
    );
\axis_data[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \recieved_data_reg_n_0_[6]\,
      I1 => Q(1),
      I2 => start,
      O => D(6)
    );
\axis_data[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \recieved_data_reg_n_0_[7]\,
      I1 => Q(1),
      I2 => start,
      O => D(7)
    );
\axis_data[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \recieved_data_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => start,
      O => D(8)
    );
\axis_data[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \recieved_data_reg_n_0_[1]\,
      I1 => Q(0),
      I2 => start,
      O => D(9)
    );
\chip_select_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \chip_select_i_2__1_n_0\,
      I1 => JC(0),
      I2 => \chip_select_i_3__0_n_0\,
      O => \chip_select_i_1__0_n_0\
    );
\chip_select_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000002F0020"
    )
        port map (
      I0 => sclk_buffer_reg_n_0,
      I1 => sclk_previous_reg_n_0,
      I2 => RxTxSTATE(2),
      I3 => RxTxSTATE(0),
      I4 => begin_transmission,
      I5 => RxTxSTATE(1),
      O => \chip_select_i_2__1_n_0\
    );
\chip_select_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => RxTxSTATE(1),
      I1 => sclk_previous_reg_n_0,
      I2 => sclk_buffer_reg_n_0,
      I3 => RxTxSTATE(0),
      I4 => RxTxSTATE(2),
      O => \chip_select_i_3__0_n_0\
    );
chip_select_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \chip_select_i_1__0_n_0\,
      Q => JC(0),
      S => rst
    );
\end_transmission_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF500040"
    )
        port map (
      I0 => RxTxSTATE(1),
      I1 => \rx_count_reg_n_0_[3]\,
      I2 => RxTxSTATE(0),
      I3 => RxTxSTATE(2),
      I4 => \^end_transmission\,
      O => \end_transmission_i_1__0_n_0\
    );
end_transmission_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_transmission_i_1__0_n_0\,
      Q => \^end_transmission\,
      R => rst
    );
\mosi_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \mosi_i_2__1_n_0\,
      I1 => JC(1),
      I2 => \shift_register_reg_n_0_[7]\,
      O => \mosi_i_1__0_n_0\
    );
\mosi_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => RxTxSTATE(1),
      I1 => sclk_previous_reg_n_0,
      I2 => \rx_count_reg_n_0_[3]\,
      I3 => sclk_buffer_reg_n_0,
      I4 => RxTxSTATE(0),
      I5 => RxTxSTATE(2),
      O => \mosi_i_2__1_n_0\
    );
mosi_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \mosi_i_1__0_n_0\,
      Q => JC(1),
      S => rst
    );
\recieved_data[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => RxTxSTATE(1),
      I1 => \rx_count_reg_n_0_[3]\,
      I2 => RxTxSTATE(0),
      I3 => RxTxSTATE(2),
      O => \recieved_data[7]_i_1__1_n_0\
    );
\recieved_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1__1_n_0\,
      D => \shift_register_reg_n_0_[0]\,
      Q => \recieved_data_reg_n_0_[0]\,
      R => rst
    );
\recieved_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1__1_n_0\,
      D => \shift_register_reg_n_0_[1]\,
      Q => \recieved_data_reg_n_0_[1]\,
      R => rst
    );
\recieved_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1__1_n_0\,
      D => \shift_register_reg_n_0_[2]\,
      Q => \recieved_data_reg_n_0_[2]\,
      R => rst
    );
\recieved_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1__1_n_0\,
      D => \shift_register_reg_n_0_[3]\,
      Q => \recieved_data_reg_n_0_[3]\,
      R => rst
    );
\recieved_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1__1_n_0\,
      D => \shift_register_reg_n_0_[4]\,
      Q => \recieved_data_reg_n_0_[4]\,
      R => rst
    );
\recieved_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1__1_n_0\,
      D => \shift_register_reg_n_0_[5]\,
      Q => \recieved_data_reg_n_0_[5]\,
      R => rst
    );
\recieved_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1__1_n_0\,
      D => \shift_register_reg_n_0_[6]\,
      Q => \recieved_data_reg_n_0_[6]\,
      R => rst
    );
\recieved_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1__1_n_0\,
      D => \shift_register_reg_n_0_[7]\,
      Q => \recieved_data_reg_n_0_[7]\,
      R => rst
    );
\rx_count[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rx_count_reg_n_0_[0]\,
      I1 => RxTxSTATE(0),
      I2 => RxTxSTATE(1),
      O => \rx_count[0]_i_1__1_n_0\
    );
\rx_count[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => RxTxSTATE(0),
      I1 => \rx_count_reg_n_0_[1]\,
      I2 => \rx_count_reg_n_0_[0]\,
      I3 => RxTxSTATE(1),
      O => \rx_count[1]_i_1__1_n_0\
    );
\rx_count[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002888"
    )
        port map (
      I0 => RxTxSTATE(0),
      I1 => \rx_count_reg_n_0_[2]\,
      I2 => \rx_count_reg_n_0_[1]\,
      I3 => \rx_count_reg_n_0_[0]\,
      I4 => RxTxSTATE(1),
      O => \rx_count[2]_i_1__1_n_0\
    );
\rx_count[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \shift_register[7]_i_3__1_n_0\,
      I1 => RxTxSTATE(2),
      I2 => rst,
      O => \rx_count[3]_i_1__1_n_0\
    );
\rx_count[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028888888"
    )
        port map (
      I0 => RxTxSTATE(0),
      I1 => \rx_count_reg_n_0_[3]\,
      I2 => \rx_count_reg_n_0_[1]\,
      I3 => \rx_count_reg_n_0_[0]\,
      I4 => \rx_count_reg_n_0_[2]\,
      I5 => RxTxSTATE(1),
      O => \rx_count[3]_i_2__1_n_0\
    );
\rx_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rx_count[3]_i_1__1_n_0\,
      D => \rx_count[0]_i_1__1_n_0\,
      Q => \rx_count_reg_n_0_[0]\,
      R => '0'
    );
\rx_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rx_count[3]_i_1__1_n_0\,
      D => \rx_count[1]_i_1__1_n_0\,
      Q => \rx_count_reg_n_0_[1]\,
      R => '0'
    );
\rx_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rx_count[3]_i_1__1_n_0\,
      D => \rx_count[2]_i_1__1_n_0\,
      Q => \rx_count_reg_n_0_[2]\,
      R => '0'
    );
\rx_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rx_count[3]_i_1__1_n_0\,
      D => \rx_count[3]_i_2__1_n_0\,
      Q => \rx_count_reg_n_0_[3]\,
      R => '0'
    );
\sclk_buffer_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sclk_previous,
      I1 => sclk_buffer_reg_n_0,
      O => \sclk_buffer_i_1__1_n_0\
    );
sclk_buffer_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \sclk_buffer_i_1__1_n_0\,
      Q => sclk_buffer_reg_n_0,
      S => sclk_previous0
    );
\sclk_disable_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0020"
    )
        port map (
      I0 => RxTxSTATE(0),
      I1 => begin_transmission,
      I2 => RxTxSTATE(1),
      I3 => RxTxSTATE(2),
      I4 => sclk_disable_reg_n_0,
      O => \sclk_disable_i_1__0_n_0\
    );
sclk_disable_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \sclk_disable_i_1__0_n_0\,
      Q => sclk_disable_reg_n_0,
      S => rst
    );
\sclk_previous_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sclk_buffer_reg_n_0,
      I1 => sclk_previous,
      I2 => sclk_previous_reg_n_0,
      O => \sclk_previous_i_1__0_n_0\
    );
sclk_previous_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \sclk_previous_i_1__0_n_0\,
      Q => sclk_previous_reg_n_0,
      S => sclk_previous0
    );
\sclk_rst_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F0080"
    )
        port map (
      I0 => \sclk_rst_i_2__1_n_0\,
      I1 => RxTxSTATE(2),
      I2 => \chip_select_i_2__1_n_0\,
      I3 => rst,
      I4 => sclk_rst,
      O => \sclk_rst_i_1__0_n_0\
    );
\sclk_rst_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => RxTxSTATE(0),
      I1 => sclk_buffer_reg_n_0,
      I2 => sclk_previous_reg_n_0,
      I3 => RxTxSTATE(1),
      O => \sclk_rst_i_2__1_n_0\
    );
sclk_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \sclk_rst_i_1__0_n_0\,
      Q => sclk_rst,
      R => '0'
    );
\shift_register[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => \send_data_reg[7]\(0),
      I1 => RxTxSTATE(0),
      I2 => \JC[3]\(0),
      I3 => RxTxSTATE(1),
      O => \shift_register[0]_i_1__1_n_0\
    );
\shift_register[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => \send_data_reg[7]\(1),
      I1 => RxTxSTATE(0),
      I2 => \shift_register_reg_n_0_[0]\,
      I3 => RxTxSTATE(1),
      O => \shift_register[1]_i_1__1_n_0\
    );
\shift_register[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => \send_data_reg[7]\(2),
      I1 => RxTxSTATE(0),
      I2 => \shift_register_reg_n_0_[1]\,
      I3 => RxTxSTATE(1),
      O => \shift_register[2]_i_1__1_n_0\
    );
\shift_register[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => \send_data_reg[7]\(3),
      I1 => RxTxSTATE(0),
      I2 => \shift_register_reg_n_0_[2]\,
      I3 => RxTxSTATE(1),
      O => \shift_register[3]_i_1__1_n_0\
    );
\shift_register[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => \send_data_reg[7]\(4),
      I1 => RxTxSTATE(0),
      I2 => \shift_register_reg_n_0_[3]\,
      I3 => RxTxSTATE(1),
      O => \shift_register[4]_i_1__1_n_0\
    );
\shift_register[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => \send_data_reg[7]\(5),
      I1 => RxTxSTATE(0),
      I2 => \shift_register_reg_n_0_[4]\,
      I3 => RxTxSTATE(1),
      O => \shift_register[5]_i_1__1_n_0\
    );
\shift_register[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => \send_data_reg[7]\(6),
      I1 => RxTxSTATE(0),
      I2 => \shift_register_reg_n_0_[5]\,
      I3 => RxTxSTATE(1),
      O => \shift_register[6]_i_1__1_n_0\
    );
\shift_register[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \shift_register[7]_i_3__1_n_0\,
      I1 => RxTxSTATE(2),
      O => \shift_register[7]_i_1__1_n_0\
    );
\shift_register[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => \send_data_reg[7]\(7),
      I1 => RxTxSTATE(0),
      I2 => \shift_register_reg_n_0_[6]\,
      I3 => RxTxSTATE(1),
      O => \shift_register[7]_i_2__1_n_0\
    );
\shift_register[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABA555500100000"
    )
        port map (
      I0 => RxTxSTATE(1),
      I1 => \rx_count_reg_n_0_[3]\,
      I2 => sclk_buffer_reg_n_0,
      I3 => sclk_previous_reg_n_0,
      I4 => RxTxSTATE(0),
      I5 => begin_transmission,
      O => \shift_register[7]_i_3__1_n_0\
    );
\shift_register_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1__1_n_0\,
      D => \shift_register[0]_i_1__1_n_0\,
      Q => \shift_register_reg_n_0_[0]\,
      R => rst
    );
\shift_register_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1__1_n_0\,
      D => \shift_register[1]_i_1__1_n_0\,
      Q => \shift_register_reg_n_0_[1]\,
      R => rst
    );
\shift_register_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1__1_n_0\,
      D => \shift_register[2]_i_1__1_n_0\,
      Q => \shift_register_reg_n_0_[2]\,
      R => rst
    );
\shift_register_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1__1_n_0\,
      D => \shift_register[3]_i_1__1_n_0\,
      Q => \shift_register_reg_n_0_[3]\,
      R => rst
    );
\shift_register_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1__1_n_0\,
      D => \shift_register[4]_i_1__1_n_0\,
      Q => \shift_register_reg_n_0_[4]\,
      R => rst
    );
\shift_register_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1__1_n_0\,
      D => \shift_register[5]_i_1__1_n_0\,
      Q => \shift_register_reg_n_0_[5]\,
      R => rst
    );
\shift_register_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1__1_n_0\,
      D => \shift_register[6]_i_1__1_n_0\,
      Q => \shift_register_reg_n_0_[6]\,
      R => rst
    );
\shift_register_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1__1_n_0\,
      D => \shift_register[7]_i_2__1_n_0\,
      Q => \shift_register_reg_n_0_[7]\,
      R => rst
    );
spi_clk_count0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => spi_clk_count0_carry_n_0,
      CO(2) => spi_clk_count0_carry_n_1,
      CO(1) => spi_clk_count0_carry_n_2,
      CO(0) => spi_clk_count0_carry_n_3,
      CYINIT => \spi_clk_count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => spi_clk_count0_carry_n_4,
      O(2) => spi_clk_count0_carry_n_5,
      O(1) => spi_clk_count0_carry_n_6,
      O(0) => spi_clk_count0_carry_n_7,
      S(3) => \spi_clk_count_reg_n_0_[4]\,
      S(2) => \spi_clk_count_reg_n_0_[3]\,
      S(1) => \spi_clk_count_reg_n_0_[2]\,
      S(0) => \spi_clk_count_reg_n_0_[1]\
    );
\spi_clk_count0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => spi_clk_count0_carry_n_0,
      CO(3) => \spi_clk_count0_carry__0_n_0\,
      CO(2) => \spi_clk_count0_carry__0_n_1\,
      CO(1) => \spi_clk_count0_carry__0_n_2\,
      CO(0) => \spi_clk_count0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \spi_clk_count0_carry__0_n_4\,
      O(2) => \spi_clk_count0_carry__0_n_5\,
      O(1) => \spi_clk_count0_carry__0_n_6\,
      O(0) => \spi_clk_count0_carry__0_n_7\,
      S(3) => \spi_clk_count_reg_n_0_[8]\,
      S(2) => \spi_clk_count_reg_n_0_[7]\,
      S(1) => \spi_clk_count_reg_n_0_[6]\,
      S(0) => \spi_clk_count_reg_n_0_[5]\
    );
\spi_clk_count0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \spi_clk_count0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_spi_clk_count0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \spi_clk_count0_carry__1_n_2\,
      CO(0) => \spi_clk_count0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_spi_clk_count0_carry__1_O_UNCONNECTED\(3),
      O(2) => \spi_clk_count0_carry__1_n_5\,
      O(1) => \spi_clk_count0_carry__1_n_6\,
      O(0) => \spi_clk_count0_carry__1_n_7\,
      S(3) => '0',
      S(2) => \spi_clk_count_reg_n_0_[11]\,
      S(1) => \spi_clk_count_reg_n_0_[10]\,
      S(0) => \spi_clk_count_reg_n_0_[9]\
    );
\spi_clk_count[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sclk_previous,
      I1 => \spi_clk_count_reg_n_0_[0]\,
      O => \spi_clk_count[0]_i_1__1_n_0\
    );
\spi_clk_count[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spi_clk_count0_carry__1_n_6\,
      I1 => sclk_previous,
      O => spi_clk_count(10)
    );
\spi_clk_count[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sclk_rst,
      I1 => rst,
      O => sclk_previous0
    );
\spi_clk_count[11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spi_clk_count0_carry__1_n_5\,
      I1 => sclk_previous,
      O => spi_clk_count(11)
    );
\spi_clk_count[11]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \spi_clk_count_reg_n_0_[9]\,
      I1 => \spi_clk_count_reg_n_0_[8]\,
      I2 => \spi_clk_count_reg_n_0_[10]\,
      I3 => \spi_clk_count_reg_n_0_[11]\,
      I4 => \spi_clk_count[11]_i_4__1_n_0\,
      I5 => \spi_clk_count[11]_i_5__1_n_0\,
      O => sclk_previous
    );
\spi_clk_count[11]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \spi_clk_count_reg_n_0_[2]\,
      I1 => \spi_clk_count_reg_n_0_[3]\,
      I2 => \spi_clk_count_reg_n_0_[0]\,
      I3 => \spi_clk_count_reg_n_0_[1]\,
      O => \spi_clk_count[11]_i_4__1_n_0\
    );
\spi_clk_count[11]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \spi_clk_count_reg_n_0_[6]\,
      I1 => \spi_clk_count_reg_n_0_[7]\,
      I2 => \spi_clk_count_reg_n_0_[4]\,
      I3 => \spi_clk_count_reg_n_0_[5]\,
      O => \spi_clk_count[11]_i_5__1_n_0\
    );
\spi_clk_count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => spi_clk_count0_carry_n_7,
      I1 => sclk_previous,
      O => spi_clk_count(1)
    );
\spi_clk_count[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => spi_clk_count0_carry_n_6,
      I1 => sclk_previous,
      O => spi_clk_count(2)
    );
\spi_clk_count[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => spi_clk_count0_carry_n_5,
      I1 => sclk_previous,
      O => spi_clk_count(3)
    );
\spi_clk_count[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => spi_clk_count0_carry_n_4,
      I1 => sclk_previous,
      O => spi_clk_count(4)
    );
\spi_clk_count[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spi_clk_count0_carry__0_n_7\,
      I1 => sclk_previous,
      O => spi_clk_count(5)
    );
\spi_clk_count[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spi_clk_count0_carry__0_n_6\,
      I1 => sclk_previous,
      O => spi_clk_count(6)
    );
\spi_clk_count[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spi_clk_count0_carry__0_n_5\,
      I1 => sclk_previous,
      O => spi_clk_count(7)
    );
\spi_clk_count[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spi_clk_count0_carry__0_n_4\,
      I1 => sclk_previous,
      O => spi_clk_count(8)
    );
\spi_clk_count[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spi_clk_count0_carry__1_n_7\,
      I1 => sclk_previous,
      O => spi_clk_count(9)
    );
\spi_clk_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \spi_clk_count[0]_i_1__1_n_0\,
      Q => \spi_clk_count_reg_n_0_[0]\,
      R => sclk_previous0
    );
\spi_clk_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count(10),
      Q => \spi_clk_count_reg_n_0_[10]\,
      R => sclk_previous0
    );
\spi_clk_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count(11),
      Q => \spi_clk_count_reg_n_0_[11]\,
      R => sclk_previous0
    );
\spi_clk_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count(1),
      Q => \spi_clk_count_reg_n_0_[1]\,
      R => sclk_previous0
    );
\spi_clk_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count(2),
      Q => \spi_clk_count_reg_n_0_[2]\,
      R => sclk_previous0
    );
\spi_clk_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count(3),
      Q => \spi_clk_count_reg_n_0_[3]\,
      R => sclk_previous0
    );
\spi_clk_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count(4),
      Q => \spi_clk_count_reg_n_0_[4]\,
      R => sclk_previous0
    );
\spi_clk_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count(5),
      Q => \spi_clk_count_reg_n_0_[5]\,
      R => sclk_previous0
    );
\spi_clk_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count(6),
      Q => \spi_clk_count_reg_n_0_[6]\,
      R => sclk_previous0
    );
\spi_clk_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count(7),
      Q => \spi_clk_count_reg_n_0_[7]\,
      R => sclk_previous0
    );
\spi_clk_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count(8),
      Q => \spi_clk_count_reg_n_0_[8]\,
      R => sclk_previous0
    );
\spi_clk_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count(9),
      Q => \spi_clk_count_reg_n_0_[9]\,
      R => sclk_previous0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0_spi_interface_2 is
  port (
    end_transmission : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \JB[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    JB : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    begin_transmission : in STD_LOGIC;
    \STATE_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reg0_reg[0]_rep\ : in STD_LOGIC;
    \send_data_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \JB[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bluetooth_demo_sensor_fusion_axi_0_0_spi_interface_2 : entity is "spi_interface";
end bluetooth_demo_sensor_fusion_axi_0_0_spi_interface_2;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0_spi_interface_2 is
  signal \FSM_sequential_RxTxSTATE[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RxTxSTATE[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RxTxSTATE[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RxTxSTATE[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RxTxSTATE : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of RxTxSTATE : signal is "yes";
  signal chip_select_i_1_n_0 : STD_LOGIC;
  signal \chip_select_i_2__0_n_0\ : STD_LOGIC;
  signal chip_select_i_3_n_0 : STD_LOGIC;
  signal \^end_transmission\ : STD_LOGIC;
  signal end_transmission_i_1_n_0 : STD_LOGIC;
  signal mosi_i_1_n_0 : STD_LOGIC;
  signal \mosi_i_2__0_n_0\ : STD_LOGIC;
  signal \recieved_data[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_count[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_count[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_count[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_count[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \sclk_buffer_i_1__0_n_0\ : STD_LOGIC;
  signal sclk_buffer_reg_n_0 : STD_LOGIC;
  signal sclk_disable_i_1_n_0 : STD_LOGIC;
  signal sclk_disable_reg_n_0 : STD_LOGIC;
  signal sclk_previous : STD_LOGIC;
  signal sclk_previous0 : STD_LOGIC;
  signal sclk_previous_i_1_n_0 : STD_LOGIC;
  signal sclk_previous_reg_n_0 : STD_LOGIC;
  signal sclk_rst : STD_LOGIC;
  signal sclk_rst_i_1_n_0 : STD_LOGIC;
  signal \sclk_rst_i_2__0_n_0\ : STD_LOGIC;
  signal shift_register : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \shift_register[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \shift_register[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[2]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[3]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[4]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[5]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[6]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[7]\ : STD_LOGIC;
  signal spi_clk_count : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \spi_clk_count0_carry__0_n_0\ : STD_LOGIC;
  signal \spi_clk_count0_carry__0_n_1\ : STD_LOGIC;
  signal \spi_clk_count0_carry__0_n_2\ : STD_LOGIC;
  signal \spi_clk_count0_carry__0_n_3\ : STD_LOGIC;
  signal \spi_clk_count0_carry__0_n_4\ : STD_LOGIC;
  signal \spi_clk_count0_carry__0_n_5\ : STD_LOGIC;
  signal \spi_clk_count0_carry__0_n_6\ : STD_LOGIC;
  signal \spi_clk_count0_carry__0_n_7\ : STD_LOGIC;
  signal \spi_clk_count0_carry__1_n_2\ : STD_LOGIC;
  signal \spi_clk_count0_carry__1_n_3\ : STD_LOGIC;
  signal \spi_clk_count0_carry__1_n_5\ : STD_LOGIC;
  signal \spi_clk_count0_carry__1_n_6\ : STD_LOGIC;
  signal \spi_clk_count0_carry__1_n_7\ : STD_LOGIC;
  signal spi_clk_count0_carry_n_0 : STD_LOGIC;
  signal spi_clk_count0_carry_n_1 : STD_LOGIC;
  signal spi_clk_count0_carry_n_2 : STD_LOGIC;
  signal spi_clk_count0_carry_n_3 : STD_LOGIC;
  signal spi_clk_count0_carry_n_4 : STD_LOGIC;
  signal spi_clk_count0_carry_n_5 : STD_LOGIC;
  signal spi_clk_count0_carry_n_6 : STD_LOGIC;
  signal spi_clk_count0_carry_n_7 : STD_LOGIC;
  signal \spi_clk_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \spi_clk_count[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \spi_clk_count[11]_i_5__0_n_0\ : STD_LOGIC;
  signal spi_clk_count_0 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \NLW_spi_clk_count0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_spi_clk_count0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_RxTxSTATE_reg[0]\ : label is "RxTxTYPE_idle:000,RxTxTYPE_buffer:010,RxTxTYPE_hold:011,RxTxTYPE_end:100,RxTxTYPE_rx_tx:001";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_RxTxSTATE_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_RxTxSTATE_reg[1]\ : label is "RxTxTYPE_idle:000,RxTxTYPE_buffer:010,RxTxTYPE_hold:011,RxTxTYPE_end:100,RxTxTYPE_rx_tx:001";
  attribute KEEP of \FSM_sequential_RxTxSTATE_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_RxTxSTATE_reg[2]\ : label is "RxTxTYPE_idle:000,RxTxTYPE_buffer:010,RxTxTYPE_hold:011,RxTxTYPE_end:100,RxTxTYPE_rx_tx:001";
  attribute KEEP of \FSM_sequential_RxTxSTATE_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axis_data[0]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \axis_data[1]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \axis_data[2]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \axis_data[32]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \axis_data[33]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \axis_data[34]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \axis_data[35]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \axis_data[36]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \axis_data[37]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \axis_data[38]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \axis_data[39]_i_2__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \axis_data[3]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \axis_data[40]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \axis_data[41]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \axis_data[42]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \axis_data[43]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \axis_data[44]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \axis_data[45]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \axis_data[46]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \axis_data[47]_i_2__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \axis_data[4]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \axis_data[5]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \axis_data[6]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \axis_data[7]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sclk_buffer_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of sclk_previous_i_1 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \spi_clk_count[0]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \spi_clk_count[10]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \spi_clk_count[11]_i_2__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \spi_clk_count[11]_i_4__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \spi_clk_count[2]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \spi_clk_count[3]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \spi_clk_count[4]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \spi_clk_count[5]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \spi_clk_count[6]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \spi_clk_count[7]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \spi_clk_count[8]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \spi_clk_count[9]_i_1__0\ : label is "soft_lutpair190";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  end_transmission <= \^end_transmission\;
\FSM_sequential_RxTxSTATE[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D5FFFF00D50000"
    )
        port map (
      I0 => RxTxSTATE(0),
      I1 => RxTxSTATE(1),
      I2 => begin_transmission,
      I3 => RxTxSTATE(2),
      I4 => \FSM_sequential_RxTxSTATE[2]_i_2__0_n_0\,
      I5 => RxTxSTATE(0),
      O => \FSM_sequential_RxTxSTATE[0]_i_1_n_0\
    );
\FSM_sequential_RxTxSTATE[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06FF0600"
    )
        port map (
      I0 => RxTxSTATE(0),
      I1 => RxTxSTATE(1),
      I2 => RxTxSTATE(2),
      I3 => \FSM_sequential_RxTxSTATE[2]_i_2__0_n_0\,
      I4 => RxTxSTATE(1),
      O => \FSM_sequential_RxTxSTATE[1]_i_1_n_0\
    );
\FSM_sequential_RxTxSTATE[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080000"
    )
        port map (
      I0 => RxTxSTATE(1),
      I1 => RxTxSTATE(0),
      I2 => begin_transmission,
      I3 => RxTxSTATE(2),
      I4 => \FSM_sequential_RxTxSTATE[2]_i_2__0_n_0\,
      I5 => RxTxSTATE(2),
      O => \FSM_sequential_RxTxSTATE[2]_i_1_n_0\
    );
\FSM_sequential_RxTxSTATE[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB888B8"
    )
        port map (
      I0 => \sclk_rst_i_2__0_n_0\,
      I1 => RxTxSTATE(2),
      I2 => begin_transmission,
      I3 => RxTxSTATE(0),
      I4 => \rx_count_reg_n_0_[3]\,
      I5 => RxTxSTATE(1),
      O => \FSM_sequential_RxTxSTATE[2]_i_2__0_n_0\
    );
\FSM_sequential_RxTxSTATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_RxTxSTATE[0]_i_1_n_0\,
      Q => RxTxSTATE(0),
      R => rst
    );
\FSM_sequential_RxTxSTATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_RxTxSTATE[1]_i_1_n_0\,
      Q => RxTxSTATE(1),
      R => rst
    );
\FSM_sequential_RxTxSTATE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_RxTxSTATE[2]_i_1_n_0\,
      Q => RxTxSTATE(2),
      R => rst
    );
\JB[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sclk_disable_reg_n_0,
      I1 => sclk_previous_reg_n_0,
      O => \JB[4]\(0)
    );
\axis_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \STATE_reg[3]\(1),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(0)
    );
\axis_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \STATE_reg[3]\(1),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(1)
    );
\axis_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \STATE_reg[3]\(1),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(2)
    );
\axis_data[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \STATE_reg[3]\(2),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(8)
    );
\axis_data[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \STATE_reg[3]\(2),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(9)
    );
\axis_data[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \STATE_reg[3]\(2),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(10)
    );
\axis_data[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \STATE_reg[3]\(2),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(11)
    );
\axis_data[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \STATE_reg[3]\(2),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(12)
    );
\axis_data[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \STATE_reg[3]\(2),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(13)
    );
\axis_data[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \STATE_reg[3]\(2),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(14)
    );
\axis_data[39]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \STATE_reg[3]\(2),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(15)
    );
\axis_data[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \STATE_reg[3]\(1),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(3)
    );
\axis_data[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \STATE_reg[3]\(0),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(16)
    );
\axis_data[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \STATE_reg[3]\(0),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(17)
    );
\axis_data[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \STATE_reg[3]\(0),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(18)
    );
\axis_data[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \STATE_reg[3]\(0),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(19)
    );
\axis_data[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \STATE_reg[3]\(0),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(20)
    );
\axis_data[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \STATE_reg[3]\(0),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(21)
    );
\axis_data[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \STATE_reg[3]\(0),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(22)
    );
\axis_data[47]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \STATE_reg[3]\(0),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(23)
    );
\axis_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \STATE_reg[3]\(1),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(4)
    );
\axis_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \STATE_reg[3]\(1),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(5)
    );
\axis_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \STATE_reg[3]\(1),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(6)
    );
\axis_data[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \STATE_reg[3]\(1),
      I2 => \slv_reg0_reg[0]_rep\,
      O => D(7)
    );
chip_select_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \chip_select_i_2__0_n_0\,
      I1 => JB(0),
      I2 => chip_select_i_3_n_0,
      O => chip_select_i_1_n_0
    );
\chip_select_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000002F0020"
    )
        port map (
      I0 => sclk_buffer_reg_n_0,
      I1 => sclk_previous_reg_n_0,
      I2 => RxTxSTATE(2),
      I3 => RxTxSTATE(0),
      I4 => begin_transmission,
      I5 => RxTxSTATE(1),
      O => \chip_select_i_2__0_n_0\
    );
chip_select_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => RxTxSTATE(1),
      I1 => sclk_previous_reg_n_0,
      I2 => sclk_buffer_reg_n_0,
      I3 => RxTxSTATE(0),
      I4 => RxTxSTATE(2),
      O => chip_select_i_3_n_0
    );
chip_select_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => chip_select_i_1_n_0,
      Q => JB(0),
      S => rst
    );
end_transmission_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF500040"
    )
        port map (
      I0 => RxTxSTATE(1),
      I1 => \rx_count_reg_n_0_[3]\,
      I2 => RxTxSTATE(0),
      I3 => RxTxSTATE(2),
      I4 => \^end_transmission\,
      O => end_transmission_i_1_n_0
    );
end_transmission_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => end_transmission_i_1_n_0,
      Q => \^end_transmission\,
      R => rst
    );
mosi_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \mosi_i_2__0_n_0\,
      I1 => JB(1),
      I2 => \shift_register_reg_n_0_[7]\,
      O => mosi_i_1_n_0
    );
\mosi_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => RxTxSTATE(1),
      I1 => sclk_previous_reg_n_0,
      I2 => \rx_count_reg_n_0_[3]\,
      I3 => sclk_buffer_reg_n_0,
      I4 => RxTxSTATE(0),
      I5 => RxTxSTATE(2),
      O => \mosi_i_2__0_n_0\
    );
mosi_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => mosi_i_1_n_0,
      Q => JB(1),
      S => rst
    );
\recieved_data[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => RxTxSTATE(1),
      I1 => \rx_count_reg_n_0_[3]\,
      I2 => RxTxSTATE(0),
      I3 => RxTxSTATE(2),
      O => \recieved_data[7]_i_1__0_n_0\
    );
\recieved_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1__0_n_0\,
      D => \shift_register_reg_n_0_[0]\,
      Q => \^q\(0),
      R => rst
    );
\recieved_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1__0_n_0\,
      D => \shift_register_reg_n_0_[1]\,
      Q => \^q\(1),
      R => rst
    );
\recieved_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1__0_n_0\,
      D => \shift_register_reg_n_0_[2]\,
      Q => \^q\(2),
      R => rst
    );
\recieved_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1__0_n_0\,
      D => \shift_register_reg_n_0_[3]\,
      Q => \^q\(3),
      R => rst
    );
\recieved_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1__0_n_0\,
      D => \shift_register_reg_n_0_[4]\,
      Q => \^q\(4),
      R => rst
    );
\recieved_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1__0_n_0\,
      D => \shift_register_reg_n_0_[5]\,
      Q => \^q\(5),
      R => rst
    );
\recieved_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1__0_n_0\,
      D => \shift_register_reg_n_0_[6]\,
      Q => \^q\(6),
      R => rst
    );
\recieved_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1__0_n_0\,
      D => \shift_register_reg_n_0_[7]\,
      Q => \^q\(7),
      R => rst
    );
\rx_count[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rx_count_reg_n_0_[0]\,
      I1 => RxTxSTATE(0),
      I2 => RxTxSTATE(1),
      O => \rx_count[0]_i_1__0_n_0\
    );
\rx_count[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => RxTxSTATE(0),
      I1 => \rx_count_reg_n_0_[1]\,
      I2 => \rx_count_reg_n_0_[0]\,
      I3 => RxTxSTATE(1),
      O => \rx_count[1]_i_1__0_n_0\
    );
\rx_count[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002888"
    )
        port map (
      I0 => RxTxSTATE(0),
      I1 => \rx_count_reg_n_0_[2]\,
      I2 => \rx_count_reg_n_0_[1]\,
      I3 => \rx_count_reg_n_0_[0]\,
      I4 => RxTxSTATE(1),
      O => \rx_count[2]_i_1__0_n_0\
    );
\rx_count[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \shift_register[7]_i_3__0_n_0\,
      I1 => RxTxSTATE(2),
      I2 => rst,
      O => \rx_count[3]_i_1__0_n_0\
    );
\rx_count[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028888888"
    )
        port map (
      I0 => RxTxSTATE(0),
      I1 => \rx_count_reg_n_0_[3]\,
      I2 => \rx_count_reg_n_0_[1]\,
      I3 => \rx_count_reg_n_0_[0]\,
      I4 => \rx_count_reg_n_0_[2]\,
      I5 => RxTxSTATE(1),
      O => \rx_count[3]_i_2__0_n_0\
    );
\rx_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rx_count[3]_i_1__0_n_0\,
      D => \rx_count[0]_i_1__0_n_0\,
      Q => \rx_count_reg_n_0_[0]\,
      R => '0'
    );
\rx_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rx_count[3]_i_1__0_n_0\,
      D => \rx_count[1]_i_1__0_n_0\,
      Q => \rx_count_reg_n_0_[1]\,
      R => '0'
    );
\rx_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rx_count[3]_i_1__0_n_0\,
      D => \rx_count[2]_i_1__0_n_0\,
      Q => \rx_count_reg_n_0_[2]\,
      R => '0'
    );
\rx_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rx_count[3]_i_1__0_n_0\,
      D => \rx_count[3]_i_2__0_n_0\,
      Q => \rx_count_reg_n_0_[3]\,
      R => '0'
    );
\sclk_buffer_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sclk_previous,
      I1 => sclk_buffer_reg_n_0,
      O => \sclk_buffer_i_1__0_n_0\
    );
sclk_buffer_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \sclk_buffer_i_1__0_n_0\,
      Q => sclk_buffer_reg_n_0,
      S => sclk_previous0
    );
sclk_disable_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0020"
    )
        port map (
      I0 => RxTxSTATE(0),
      I1 => begin_transmission,
      I2 => RxTxSTATE(1),
      I3 => RxTxSTATE(2),
      I4 => sclk_disable_reg_n_0,
      O => sclk_disable_i_1_n_0
    );
sclk_disable_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => sclk_disable_i_1_n_0,
      Q => sclk_disable_reg_n_0,
      S => rst
    );
sclk_previous_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sclk_buffer_reg_n_0,
      I1 => sclk_previous,
      I2 => sclk_previous_reg_n_0,
      O => sclk_previous_i_1_n_0
    );
sclk_previous_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => sclk_previous_i_1_n_0,
      Q => sclk_previous_reg_n_0,
      S => sclk_previous0
    );
sclk_rst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F0080"
    )
        port map (
      I0 => \sclk_rst_i_2__0_n_0\,
      I1 => RxTxSTATE(2),
      I2 => \chip_select_i_2__0_n_0\,
      I3 => rst,
      I4 => sclk_rst,
      O => sclk_rst_i_1_n_0
    );
\sclk_rst_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => RxTxSTATE(0),
      I1 => sclk_buffer_reg_n_0,
      I2 => sclk_previous_reg_n_0,
      I3 => RxTxSTATE(1),
      O => \sclk_rst_i_2__0_n_0\
    );
sclk_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sclk_rst_i_1_n_0,
      Q => sclk_rst,
      R => '0'
    );
\shift_register[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => \send_data_reg[7]\(0),
      I1 => RxTxSTATE(0),
      I2 => \JB[3]\(0),
      I3 => RxTxSTATE(1),
      O => shift_register(0)
    );
\shift_register[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => \send_data_reg[7]\(1),
      I1 => RxTxSTATE(0),
      I2 => \shift_register_reg_n_0_[0]\,
      I3 => RxTxSTATE(1),
      O => shift_register(1)
    );
\shift_register[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => \send_data_reg[7]\(2),
      I1 => RxTxSTATE(0),
      I2 => \shift_register_reg_n_0_[1]\,
      I3 => RxTxSTATE(1),
      O => shift_register(2)
    );
\shift_register[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => \send_data_reg[7]\(3),
      I1 => RxTxSTATE(0),
      I2 => \shift_register_reg_n_0_[2]\,
      I3 => RxTxSTATE(1),
      O => shift_register(3)
    );
\shift_register[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => \send_data_reg[7]\(4),
      I1 => RxTxSTATE(0),
      I2 => \shift_register_reg_n_0_[3]\,
      I3 => RxTxSTATE(1),
      O => shift_register(4)
    );
\shift_register[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => \send_data_reg[7]\(5),
      I1 => RxTxSTATE(0),
      I2 => \shift_register_reg_n_0_[4]\,
      I3 => RxTxSTATE(1),
      O => shift_register(5)
    );
\shift_register[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => \send_data_reg[7]\(6),
      I1 => RxTxSTATE(0),
      I2 => \shift_register_reg_n_0_[5]\,
      I3 => RxTxSTATE(1),
      O => shift_register(6)
    );
\shift_register[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \shift_register[7]_i_3__0_n_0\,
      I1 => RxTxSTATE(2),
      O => \shift_register[7]_i_1__0_n_0\
    );
\shift_register[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE2"
    )
        port map (
      I0 => \send_data_reg[7]\(7),
      I1 => RxTxSTATE(0),
      I2 => \shift_register_reg_n_0_[6]\,
      I3 => RxTxSTATE(1),
      O => shift_register(7)
    );
\shift_register[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABA555500100000"
    )
        port map (
      I0 => RxTxSTATE(1),
      I1 => \rx_count_reg_n_0_[3]\,
      I2 => sclk_buffer_reg_n_0,
      I3 => sclk_previous_reg_n_0,
      I4 => RxTxSTATE(0),
      I5 => begin_transmission,
      O => \shift_register[7]_i_3__0_n_0\
    );
\shift_register_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1__0_n_0\,
      D => shift_register(0),
      Q => \shift_register_reg_n_0_[0]\,
      R => rst
    );
\shift_register_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1__0_n_0\,
      D => shift_register(1),
      Q => \shift_register_reg_n_0_[1]\,
      R => rst
    );
\shift_register_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1__0_n_0\,
      D => shift_register(2),
      Q => \shift_register_reg_n_0_[2]\,
      R => rst
    );
\shift_register_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1__0_n_0\,
      D => shift_register(3),
      Q => \shift_register_reg_n_0_[3]\,
      R => rst
    );
\shift_register_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1__0_n_0\,
      D => shift_register(4),
      Q => \shift_register_reg_n_0_[4]\,
      R => rst
    );
\shift_register_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1__0_n_0\,
      D => shift_register(5),
      Q => \shift_register_reg_n_0_[5]\,
      R => rst
    );
\shift_register_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1__0_n_0\,
      D => shift_register(6),
      Q => \shift_register_reg_n_0_[6]\,
      R => rst
    );
\shift_register_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1__0_n_0\,
      D => shift_register(7),
      Q => \shift_register_reg_n_0_[7]\,
      R => rst
    );
spi_clk_count0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => spi_clk_count0_carry_n_0,
      CO(2) => spi_clk_count0_carry_n_1,
      CO(1) => spi_clk_count0_carry_n_2,
      CO(0) => spi_clk_count0_carry_n_3,
      CYINIT => spi_clk_count(0),
      DI(3 downto 0) => B"0000",
      O(3) => spi_clk_count0_carry_n_4,
      O(2) => spi_clk_count0_carry_n_5,
      O(1) => spi_clk_count0_carry_n_6,
      O(0) => spi_clk_count0_carry_n_7,
      S(3 downto 0) => spi_clk_count(4 downto 1)
    );
\spi_clk_count0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => spi_clk_count0_carry_n_0,
      CO(3) => \spi_clk_count0_carry__0_n_0\,
      CO(2) => \spi_clk_count0_carry__0_n_1\,
      CO(1) => \spi_clk_count0_carry__0_n_2\,
      CO(0) => \spi_clk_count0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \spi_clk_count0_carry__0_n_4\,
      O(2) => \spi_clk_count0_carry__0_n_5\,
      O(1) => \spi_clk_count0_carry__0_n_6\,
      O(0) => \spi_clk_count0_carry__0_n_7\,
      S(3 downto 0) => spi_clk_count(8 downto 5)
    );
\spi_clk_count0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \spi_clk_count0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_spi_clk_count0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \spi_clk_count0_carry__1_n_2\,
      CO(0) => \spi_clk_count0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_spi_clk_count0_carry__1_O_UNCONNECTED\(3),
      O(2) => \spi_clk_count0_carry__1_n_5\,
      O(1) => \spi_clk_count0_carry__1_n_6\,
      O(0) => \spi_clk_count0_carry__1_n_7\,
      S(3) => '0',
      S(2 downto 0) => spi_clk_count(11 downto 9)
    );
\spi_clk_count[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sclk_previous,
      I1 => spi_clk_count(0),
      O => \spi_clk_count[0]_i_1__0_n_0\
    );
\spi_clk_count[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spi_clk_count0_carry__1_n_6\,
      I1 => sclk_previous,
      O => spi_clk_count_0(10)
    );
\spi_clk_count[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sclk_rst,
      I1 => rst,
      O => sclk_previous0
    );
\spi_clk_count[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spi_clk_count0_carry__1_n_5\,
      I1 => sclk_previous,
      O => spi_clk_count_0(11)
    );
\spi_clk_count[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => spi_clk_count(9),
      I1 => spi_clk_count(8),
      I2 => spi_clk_count(10),
      I3 => spi_clk_count(11),
      I4 => \spi_clk_count[11]_i_4__0_n_0\,
      I5 => \spi_clk_count[11]_i_5__0_n_0\,
      O => sclk_previous
    );
\spi_clk_count[11]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => spi_clk_count(2),
      I1 => spi_clk_count(3),
      I2 => spi_clk_count(0),
      I3 => spi_clk_count(1),
      O => \spi_clk_count[11]_i_4__0_n_0\
    );
\spi_clk_count[11]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => spi_clk_count(6),
      I1 => spi_clk_count(7),
      I2 => spi_clk_count(4),
      I3 => spi_clk_count(5),
      O => \spi_clk_count[11]_i_5__0_n_0\
    );
\spi_clk_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => spi_clk_count0_carry_n_7,
      I1 => sclk_previous,
      O => spi_clk_count_0(1)
    );
\spi_clk_count[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => spi_clk_count0_carry_n_6,
      I1 => sclk_previous,
      O => spi_clk_count_0(2)
    );
\spi_clk_count[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => spi_clk_count0_carry_n_5,
      I1 => sclk_previous,
      O => spi_clk_count_0(3)
    );
\spi_clk_count[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => spi_clk_count0_carry_n_4,
      I1 => sclk_previous,
      O => spi_clk_count_0(4)
    );
\spi_clk_count[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spi_clk_count0_carry__0_n_7\,
      I1 => sclk_previous,
      O => spi_clk_count_0(5)
    );
\spi_clk_count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spi_clk_count0_carry__0_n_6\,
      I1 => sclk_previous,
      O => spi_clk_count_0(6)
    );
\spi_clk_count[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spi_clk_count0_carry__0_n_5\,
      I1 => sclk_previous,
      O => spi_clk_count_0(7)
    );
\spi_clk_count[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spi_clk_count0_carry__0_n_4\,
      I1 => sclk_previous,
      O => spi_clk_count_0(8)
    );
\spi_clk_count[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spi_clk_count0_carry__1_n_7\,
      I1 => sclk_previous,
      O => spi_clk_count_0(9)
    );
\spi_clk_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \spi_clk_count[0]_i_1__0_n_0\,
      Q => spi_clk_count(0),
      R => sclk_previous0
    );
\spi_clk_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count_0(10),
      Q => spi_clk_count(10),
      R => sclk_previous0
    );
\spi_clk_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count_0(11),
      Q => spi_clk_count(11),
      R => sclk_previous0
    );
\spi_clk_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count_0(1),
      Q => spi_clk_count(1),
      R => sclk_previous0
    );
\spi_clk_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count_0(2),
      Q => spi_clk_count(2),
      R => sclk_previous0
    );
\spi_clk_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count_0(3),
      Q => spi_clk_count(3),
      R => sclk_previous0
    );
\spi_clk_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count_0(4),
      Q => spi_clk_count(4),
      R => sclk_previous0
    );
\spi_clk_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count_0(5),
      Q => spi_clk_count(5),
      R => sclk_previous0
    );
\spi_clk_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count_0(6),
      Q => spi_clk_count(6),
      R => sclk_previous0
    );
\spi_clk_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count_0(7),
      Q => spi_clk_count(7),
      R => sclk_previous0
    );
\spi_clk_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count_0(8),
      Q => spi_clk_count(8),
      R => sclk_previous0
    );
\spi_clk_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count_0(9),
      Q => spi_clk_count(9),
      R => sclk_previous0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0_spi_interface_acl is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \axis_data_reg[0]\ : out STD_LOGIC;
    sclk_rst : out STD_LOGIC;
    sclk_buffer_reg_0 : out STD_LOGIC;
    sclk_previous_reg_0 : out STD_LOGIC;
    \JA[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    chip_select_reg_0 : out STD_LOGIC;
    sclk_buffer_reg_1 : out STD_LOGIC;
    chip_select_reg_1 : out STD_LOGIC;
    \shift_register_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sclk_rst_reg_0 : out STD_LOGIC;
    mosi_reg_0 : out STD_LOGIC;
    mosi_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \axis_data_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \JA[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    JA : inout STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    \FSM_sequential_RxTxSTATE_reg[1]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    sclk_buffer_reg_2 : in STD_LOGIC;
    \FSM_sequential_RxTxSTATE_reg[2]_0\ : in STD_LOGIC;
    sclk_buffer_reg_3 : in STD_LOGIC;
    \rx_count_reg[3]_0\ : in STD_LOGIC;
    begin_transmission_reg : in STD_LOGIC;
    \send_data_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \STATE_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg0_reg[0]_rep__0\ : in STD_LOGIC;
    \JA[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bluetooth_demo_sensor_fusion_axi_0_0_spi_interface_acl : entity is "spi_interface_acl";
end bluetooth_demo_sensor_fusion_axi_0_0_spi_interface_acl;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0_spi_interface_acl is
  signal \FSM_sequential_RxTxSTATE[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RxTxSTATE[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RxTxSTATE[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_RxTxSTATE[2]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^axis_data_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mosi_i_4_n_0 : STD_LOGIC;
  signal mosi_i_5_n_0 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \^out\ : signal is "yes";
  signal p_1_in : STD_LOGIC;
  signal \recieved_data[7]_i_1_n_0\ : STD_LOGIC;
  signal rx_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \rx_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \rx_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_count_reg_n_0_[2]\ : STD_LOGIC;
  signal sclk_buffer_i_1_n_0 : STD_LOGIC;
  signal \^sclk_buffer_reg_0\ : STD_LOGIC;
  signal \^sclk_buffer_reg_1\ : STD_LOGIC;
  signal \^sclk_previous_reg_0\ : STD_LOGIC;
  signal \^sclk_rst\ : STD_LOGIC;
  signal shift_register : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \shift_register[7]_i_1_n_0\ : STD_LOGIC;
  signal \^shift_register_reg[0]_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[2]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[3]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[4]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[5]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[6]\ : STD_LOGIC;
  signal spi_clk_count : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \spi_clk_count0_carry__0_n_0\ : STD_LOGIC;
  signal \spi_clk_count0_carry__0_n_1\ : STD_LOGIC;
  signal \spi_clk_count0_carry__0_n_2\ : STD_LOGIC;
  signal \spi_clk_count0_carry__0_n_3\ : STD_LOGIC;
  signal \spi_clk_count0_carry__0_n_4\ : STD_LOGIC;
  signal \spi_clk_count0_carry__0_n_5\ : STD_LOGIC;
  signal \spi_clk_count0_carry__0_n_6\ : STD_LOGIC;
  signal \spi_clk_count0_carry__0_n_7\ : STD_LOGIC;
  signal \spi_clk_count0_carry__1_n_2\ : STD_LOGIC;
  signal \spi_clk_count0_carry__1_n_3\ : STD_LOGIC;
  signal \spi_clk_count0_carry__1_n_5\ : STD_LOGIC;
  signal \spi_clk_count0_carry__1_n_6\ : STD_LOGIC;
  signal \spi_clk_count0_carry__1_n_7\ : STD_LOGIC;
  signal spi_clk_count0_carry_n_0 : STD_LOGIC;
  signal spi_clk_count0_carry_n_1 : STD_LOGIC;
  signal spi_clk_count0_carry_n_2 : STD_LOGIC;
  signal spi_clk_count0_carry_n_3 : STD_LOGIC;
  signal spi_clk_count0_carry_n_4 : STD_LOGIC;
  signal spi_clk_count0_carry_n_5 : STD_LOGIC;
  signal spi_clk_count0_carry_n_6 : STD_LOGIC;
  signal spi_clk_count0_carry_n_7 : STD_LOGIC;
  signal \spi_clk_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \spi_clk_count[11]_i_1_n_0\ : STD_LOGIC;
  signal \spi_clk_count[11]_i_4_n_0\ : STD_LOGIC;
  signal \spi_clk_count[11]_i_5_n_0\ : STD_LOGIC;
  signal spi_clk_count_0 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \NLW_spi_clk_count0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_spi_clk_count0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_RxTxSTATE_reg[0]\ : label is "RxTxTYPE_idle:000,RxTxTYPE_buffer:010,RxTxTYPE_hold:011,RxTxTYPE_end:100,RxTxTYPE_rx_tx:001";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_RxTxSTATE_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_RxTxSTATE_reg[1]\ : label is "RxTxTYPE_idle:000,RxTxTYPE_buffer:010,RxTxTYPE_hold:011,RxTxTYPE_end:100,RxTxTYPE_rx_tx:001";
  attribute KEEP of \FSM_sequential_RxTxSTATE_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_RxTxSTATE_reg[2]\ : label is "RxTxTYPE_idle:000,RxTxTYPE_buffer:010,RxTxTYPE_hold:011,RxTxTYPE_end:100,RxTxTYPE_rx_tx:001";
  attribute KEEP of \FSM_sequential_RxTxSTATE_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axis_data[24]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \axis_data[25]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \axis_data[26]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \axis_data[27]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \axis_data[28]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \axis_data[29]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \axis_data[30]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \axis_data[31]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \axis_data[32]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \axis_data[33]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \axis_data[34]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \axis_data[35]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \axis_data[36]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \axis_data[37]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \axis_data[38]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \axis_data[39]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of sclk_buffer_i_1 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \spi_clk_count[0]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \spi_clk_count[10]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \spi_clk_count[11]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \spi_clk_count[11]_i_4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \spi_clk_count[1]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \spi_clk_count[2]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \spi_clk_count[3]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \spi_clk_count[4]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \spi_clk_count[5]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \spi_clk_count[6]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \spi_clk_count[7]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \spi_clk_count[8]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \spi_clk_count[9]_i_1\ : label is "soft_lutpair145";
begin
  Q(0) <= \^q\(0);
  \axis_data_reg[7]\(7 downto 0) <= \^axis_data_reg[7]\(7 downto 0);
  \out\(2 downto 0) <= \^out\(2 downto 0);
  sclk_buffer_reg_0 <= \^sclk_buffer_reg_0\;
  sclk_buffer_reg_1 <= \^sclk_buffer_reg_1\;
  sclk_previous_reg_0 <= \^sclk_previous_reg_0\;
  sclk_rst <= \^sclk_rst\;
  \shift_register_reg[0]_0\ <= \^shift_register_reg[0]_0\;
\FSM_sequential_RxTxSTATE[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055FFFF40550000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => begin_transmission_reg,
      I3 => \^out\(0),
      I4 => \FSM_sequential_RxTxSTATE[2]_i_2_n_0\,
      I5 => \^out\(0),
      O => \FSM_sequential_RxTxSTATE[0]_i_1__1_n_0\
    );
\FSM_sequential_RxTxSTATE[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06FF0600"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \FSM_sequential_RxTxSTATE[2]_i_2_n_0\,
      I4 => \^out\(1),
      O => \FSM_sequential_RxTxSTATE[1]_i_1__1_n_0\
    );
\FSM_sequential_RxTxSTATE[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => begin_transmission_reg,
      I2 => \^out\(1),
      I3 => \^out\(0),
      I4 => \FSM_sequential_RxTxSTATE[2]_i_2_n_0\,
      I5 => \^out\(2),
      O => \FSM_sequential_RxTxSTATE[2]_i_1__1_n_0\
    );
\FSM_sequential_RxTxSTATE[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333B3830303B38"
    )
        port map (
      I0 => \^shift_register_reg[0]_0\,
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => begin_transmission_reg,
      I4 => \^out\(0),
      I5 => \^q\(0),
      O => \FSM_sequential_RxTxSTATE[2]_i_2_n_0\
    );
\FSM_sequential_RxTxSTATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_RxTxSTATE[0]_i_1__1_n_0\,
      Q => \^out\(0),
      R => rst
    );
\FSM_sequential_RxTxSTATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_RxTxSTATE[1]_i_1__1_n_0\,
      Q => \^out\(1),
      R => rst
    );
\FSM_sequential_RxTxSTATE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_RxTxSTATE[2]_i_1__1_n_0\,
      Q => \^out\(2),
      R => rst
    );
\JA[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sclk_previous_reg_0\,
      I1 => JA(0),
      O => \JA[4]\(0)
    );
\axis_data[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axis_data_reg[7]\(0),
      I1 => \STATE_reg[3]\(1),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => D(0)
    );
\axis_data[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axis_data_reg[7]\(1),
      I1 => \STATE_reg[3]\(1),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => D(1)
    );
\axis_data[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axis_data_reg[7]\(2),
      I1 => \STATE_reg[3]\(1),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => D(2)
    );
\axis_data[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axis_data_reg[7]\(3),
      I1 => \STATE_reg[3]\(1),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => D(3)
    );
\axis_data[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axis_data_reg[7]\(4),
      I1 => \STATE_reg[3]\(1),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => D(4)
    );
\axis_data[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axis_data_reg[7]\(5),
      I1 => \STATE_reg[3]\(1),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => D(5)
    );
\axis_data[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axis_data_reg[7]\(6),
      I1 => \STATE_reg[3]\(1),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => D(6)
    );
\axis_data[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axis_data_reg[7]\(7),
      I1 => \STATE_reg[3]\(1),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => D(7)
    );
\axis_data[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axis_data_reg[7]\(0),
      I1 => \STATE_reg[3]\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => D(8)
    );
\axis_data[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axis_data_reg[7]\(1),
      I1 => \STATE_reg[3]\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => D(9)
    );
\axis_data[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axis_data_reg[7]\(2),
      I1 => \STATE_reg[3]\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => D(10)
    );
\axis_data[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axis_data_reg[7]\(3),
      I1 => \STATE_reg[3]\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => D(11)
    );
\axis_data[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axis_data_reg[7]\(4),
      I1 => \STATE_reg[3]\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => D(12)
    );
\axis_data[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axis_data_reg[7]\(5),
      I1 => \STATE_reg[3]\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => D(13)
    );
\axis_data[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axis_data_reg[7]\(6),
      I1 => \STATE_reg[3]\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => D(14)
    );
\axis_data[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axis_data_reg[7]\(7),
      I1 => \STATE_reg[3]\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => D(15)
    );
chip_select_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDD0F"
    )
        port map (
      I0 => \^sclk_buffer_reg_0\,
      I1 => \^sclk_previous_reg_0\,
      I2 => begin_transmission_reg,
      I3 => \^out\(2),
      I4 => \^out\(0),
      I5 => \^out\(1),
      O => chip_select_reg_1
    );
\chip_select_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \^sclk_buffer_reg_0\,
      I3 => \^sclk_previous_reg_0\,
      I4 => \^out\(2),
      O => chip_select_reg_0
    );
chip_select_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => sclk_buffer_reg_2,
      Q => JA(0),
      S => rst
    );
end_transmission_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_RxTxSTATE_reg[1]_0\,
      Q => \axis_data_reg[0]\,
      R => rst
    );
mosi_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAABAAAA"
    )
        port map (
      I0 => mosi_i_4_n_0,
      I1 => \^q\(0),
      I2 => mosi_i_5_n_0,
      I3 => \^out\(2),
      I4 => \^sclk_previous_reg_0\,
      I5 => \^sclk_buffer_reg_0\,
      O => mosi_reg_0
    );
mosi_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB08"
    )
        port map (
      I0 => p_1_in,
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => \send_data_reg[7]\(7),
      I4 => \^out\(2),
      O => mosi_reg_1
    );
mosi_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => \^out\(2),
      I1 => begin_transmission_reg,
      I2 => \^out\(1),
      I3 => \^out\(0),
      O => mosi_i_4_n_0
    );
mosi_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      O => mosi_i_5_n_0
    );
mosi_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \rx_count_reg[3]_0\,
      Q => \JA[2]\(0),
      R => rst
    );
\recieved_data[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \^q\(0),
      I3 => \^out\(2),
      O => \recieved_data[7]_i_1_n_0\
    );
\recieved_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1_n_0\,
      D => \shift_register_reg_n_0_[0]\,
      Q => \^axis_data_reg[7]\(0),
      R => rst
    );
\recieved_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1_n_0\,
      D => \shift_register_reg_n_0_[1]\,
      Q => \^axis_data_reg[7]\(1),
      R => rst
    );
\recieved_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1_n_0\,
      D => \shift_register_reg_n_0_[2]\,
      Q => \^axis_data_reg[7]\(2),
      R => rst
    );
\recieved_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1_n_0\,
      D => \shift_register_reg_n_0_[3]\,
      Q => \^axis_data_reg[7]\(3),
      R => rst
    );
\recieved_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1_n_0\,
      D => \shift_register_reg_n_0_[4]\,
      Q => \^axis_data_reg[7]\(4),
      R => rst
    );
\recieved_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1_n_0\,
      D => \shift_register_reg_n_0_[5]\,
      Q => \^axis_data_reg[7]\(5),
      R => rst
    );
\recieved_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1_n_0\,
      D => \shift_register_reg_n_0_[6]\,
      Q => \^axis_data_reg[7]\(6),
      R => rst
    );
\recieved_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \recieved_data[7]_i_1_n_0\,
      D => p_1_in,
      Q => \^axis_data_reg[7]\(7),
      R => rst
    );
\rx_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \rx_count_reg_n_0_[0]\,
      O => rx_count(0)
    );
\rx_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \rx_count_reg_n_0_[1]\,
      I4 => \rx_count_reg_n_0_[0]\,
      O => rx_count(1)
    );
\rx_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010100010001000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => \rx_count_reg_n_0_[2]\,
      I4 => \rx_count_reg_n_0_[1]\,
      I5 => \rx_count_reg_n_0_[0]\,
      O => rx_count(2)
    );
\rx_count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \shift_register[7]_i_1_n_0\,
      I1 => rst,
      O => \rx_count[3]_i_1_n_0\
    );
\rx_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001101000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^q\(0),
      I3 => \rx_count[3]_i_3_n_0\,
      I4 => \rx_count_reg_n_0_[2]\,
      I5 => \^out\(0),
      O => rx_count(3)
    );
\rx_count[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \rx_count_reg_n_0_[0]\,
      I1 => \rx_count_reg_n_0_[1]\,
      O => \rx_count[3]_i_3_n_0\
    );
\rx_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rx_count[3]_i_1_n_0\,
      D => rx_count(0),
      Q => \rx_count_reg_n_0_[0]\,
      R => '0'
    );
\rx_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rx_count[3]_i_1_n_0\,
      D => rx_count(1),
      Q => \rx_count_reg_n_0_[1]\,
      R => '0'
    );
\rx_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rx_count[3]_i_1_n_0\,
      D => rx_count(2),
      Q => \rx_count_reg_n_0_[2]\,
      R => '0'
    );
\rx_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \rx_count[3]_i_1_n_0\,
      D => rx_count(3),
      Q => \^q\(0),
      R => '0'
    );
sclk_buffer_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sclk_buffer_reg_1\,
      I1 => \^sclk_buffer_reg_0\,
      O => sclk_buffer_i_1_n_0
    );
sclk_buffer_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sclk_buffer_i_1_n_0,
      Q => \^sclk_buffer_reg_0\,
      R => \spi_clk_count[11]_i_1_n_0\
    );
sclk_previous_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sclk_buffer_reg_3,
      Q => \^sclk_previous_reg_0\,
      R => \spi_clk_count[11]_i_1_n_0\
    );
sclk_rst_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      O => sclk_rst_reg_0
    );
sclk_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_RxTxSTATE_reg[2]_0\,
      Q => \^sclk_rst\,
      R => '0'
    );
\shift_register[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \JA[3]\(0),
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => \send_data_reg[7]\(0),
      O => shift_register(0)
    );
\shift_register[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \shift_register_reg_n_0_[0]\,
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => \send_data_reg[7]\(1),
      O => shift_register(1)
    );
\shift_register[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \shift_register_reg_n_0_[1]\,
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => \send_data_reg[7]\(2),
      O => shift_register(2)
    );
\shift_register[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \shift_register_reg_n_0_[2]\,
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => \send_data_reg[7]\(3),
      O => shift_register(3)
    );
\shift_register[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \shift_register_reg_n_0_[3]\,
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => \send_data_reg[7]\(4),
      O => shift_register(4)
    );
\shift_register[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \shift_register_reg_n_0_[4]\,
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => \send_data_reg[7]\(5),
      O => shift_register(5)
    );
\shift_register[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \shift_register_reg_n_0_[5]\,
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => \send_data_reg[7]\(6),
      O => shift_register(6)
    );
\shift_register[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A30A0000A00A"
    )
        port map (
      I0 => begin_transmission_reg,
      I1 => \^q\(0),
      I2 => \^out\(1),
      I3 => \^out\(0),
      I4 => \^out\(2),
      I5 => \^shift_register_reg[0]_0\,
      O => \shift_register[7]_i_1_n_0\
    );
\shift_register[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \shift_register_reg_n_0_[6]\,
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => \send_data_reg[7]\(7),
      O => shift_register(7)
    );
\shift_register[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sclk_buffer_reg_0\,
      I1 => \^sclk_previous_reg_0\,
      O => \^shift_register_reg[0]_0\
    );
\shift_register_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1_n_0\,
      D => shift_register(0),
      Q => \shift_register_reg_n_0_[0]\,
      R => rst
    );
\shift_register_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1_n_0\,
      D => shift_register(1),
      Q => \shift_register_reg_n_0_[1]\,
      R => rst
    );
\shift_register_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1_n_0\,
      D => shift_register(2),
      Q => \shift_register_reg_n_0_[2]\,
      R => rst
    );
\shift_register_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1_n_0\,
      D => shift_register(3),
      Q => \shift_register_reg_n_0_[3]\,
      R => rst
    );
\shift_register_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1_n_0\,
      D => shift_register(4),
      Q => \shift_register_reg_n_0_[4]\,
      R => rst
    );
\shift_register_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1_n_0\,
      D => shift_register(5),
      Q => \shift_register_reg_n_0_[5]\,
      R => rst
    );
\shift_register_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1_n_0\,
      D => shift_register(6),
      Q => \shift_register_reg_n_0_[6]\,
      R => rst
    );
\shift_register_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \shift_register[7]_i_1_n_0\,
      D => shift_register(7),
      Q => p_1_in,
      R => rst
    );
spi_clk_count0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => spi_clk_count0_carry_n_0,
      CO(2) => spi_clk_count0_carry_n_1,
      CO(1) => spi_clk_count0_carry_n_2,
      CO(0) => spi_clk_count0_carry_n_3,
      CYINIT => spi_clk_count(0),
      DI(3 downto 0) => B"0000",
      O(3) => spi_clk_count0_carry_n_4,
      O(2) => spi_clk_count0_carry_n_5,
      O(1) => spi_clk_count0_carry_n_6,
      O(0) => spi_clk_count0_carry_n_7,
      S(3 downto 0) => spi_clk_count(4 downto 1)
    );
\spi_clk_count0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => spi_clk_count0_carry_n_0,
      CO(3) => \spi_clk_count0_carry__0_n_0\,
      CO(2) => \spi_clk_count0_carry__0_n_1\,
      CO(1) => \spi_clk_count0_carry__0_n_2\,
      CO(0) => \spi_clk_count0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \spi_clk_count0_carry__0_n_4\,
      O(2) => \spi_clk_count0_carry__0_n_5\,
      O(1) => \spi_clk_count0_carry__0_n_6\,
      O(0) => \spi_clk_count0_carry__0_n_7\,
      S(3 downto 0) => spi_clk_count(8 downto 5)
    );
\spi_clk_count0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \spi_clk_count0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_spi_clk_count0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \spi_clk_count0_carry__1_n_2\,
      CO(0) => \spi_clk_count0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_spi_clk_count0_carry__1_O_UNCONNECTED\(3),
      O(2) => \spi_clk_count0_carry__1_n_5\,
      O(1) => \spi_clk_count0_carry__1_n_6\,
      O(0) => \spi_clk_count0_carry__1_n_7\,
      S(3) => '0',
      S(2 downto 0) => spi_clk_count(11 downto 9)
    );
\spi_clk_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sclk_buffer_reg_1\,
      I1 => spi_clk_count(0),
      O => \spi_clk_count[0]_i_1_n_0\
    );
\spi_clk_count[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spi_clk_count0_carry__1_n_6\,
      I1 => \^sclk_buffer_reg_1\,
      O => spi_clk_count_0(10)
    );
\spi_clk_count[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst,
      I1 => \^sclk_rst\,
      O => \spi_clk_count[11]_i_1_n_0\
    );
\spi_clk_count[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spi_clk_count0_carry__1_n_5\,
      I1 => \^sclk_buffer_reg_1\,
      O => spi_clk_count_0(11)
    );
\spi_clk_count[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => spi_clk_count(9),
      I1 => spi_clk_count(8),
      I2 => spi_clk_count(10),
      I3 => spi_clk_count(11),
      I4 => \spi_clk_count[11]_i_4_n_0\,
      I5 => \spi_clk_count[11]_i_5_n_0\,
      O => \^sclk_buffer_reg_1\
    );
\spi_clk_count[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => spi_clk_count(2),
      I1 => spi_clk_count(3),
      I2 => spi_clk_count(0),
      I3 => spi_clk_count(1),
      O => \spi_clk_count[11]_i_4_n_0\
    );
\spi_clk_count[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => spi_clk_count(6),
      I1 => spi_clk_count(7),
      I2 => spi_clk_count(4),
      I3 => spi_clk_count(5),
      O => \spi_clk_count[11]_i_5_n_0\
    );
\spi_clk_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => spi_clk_count0_carry_n_7,
      I1 => \^sclk_buffer_reg_1\,
      O => spi_clk_count_0(1)
    );
\spi_clk_count[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => spi_clk_count0_carry_n_6,
      I1 => \^sclk_buffer_reg_1\,
      O => spi_clk_count_0(2)
    );
\spi_clk_count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => spi_clk_count0_carry_n_5,
      I1 => \^sclk_buffer_reg_1\,
      O => spi_clk_count_0(3)
    );
\spi_clk_count[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => spi_clk_count0_carry_n_4,
      I1 => \^sclk_buffer_reg_1\,
      O => spi_clk_count_0(4)
    );
\spi_clk_count[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spi_clk_count0_carry__0_n_7\,
      I1 => \^sclk_buffer_reg_1\,
      O => spi_clk_count_0(5)
    );
\spi_clk_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spi_clk_count0_carry__0_n_6\,
      I1 => \^sclk_buffer_reg_1\,
      O => spi_clk_count_0(6)
    );
\spi_clk_count[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spi_clk_count0_carry__0_n_5\,
      I1 => \^sclk_buffer_reg_1\,
      O => spi_clk_count_0(7)
    );
\spi_clk_count[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spi_clk_count0_carry__0_n_4\,
      I1 => \^sclk_buffer_reg_1\,
      O => spi_clk_count_0(8)
    );
\spi_clk_count[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spi_clk_count0_carry__1_n_7\,
      I1 => \^sclk_buffer_reg_1\,
      O => spi_clk_count_0(9)
    );
\spi_clk_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \spi_clk_count[0]_i_1_n_0\,
      Q => spi_clk_count(0),
      R => \spi_clk_count[11]_i_1_n_0\
    );
\spi_clk_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count_0(10),
      Q => spi_clk_count(10),
      R => \spi_clk_count[11]_i_1_n_0\
    );
\spi_clk_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count_0(11),
      Q => spi_clk_count(11),
      R => \spi_clk_count[11]_i_1_n_0\
    );
\spi_clk_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count_0(1),
      Q => spi_clk_count(1),
      R => \spi_clk_count[11]_i_1_n_0\
    );
\spi_clk_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count_0(2),
      Q => spi_clk_count(2),
      R => \spi_clk_count[11]_i_1_n_0\
    );
\spi_clk_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count_0(3),
      Q => spi_clk_count(3),
      R => \spi_clk_count[11]_i_1_n_0\
    );
\spi_clk_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count_0(4),
      Q => spi_clk_count(4),
      R => \spi_clk_count[11]_i_1_n_0\
    );
\spi_clk_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count_0(5),
      Q => spi_clk_count(5),
      R => \spi_clk_count[11]_i_1_n_0\
    );
\spi_clk_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count_0(6),
      Q => spi_clk_count(6),
      R => \spi_clk_count[11]_i_1_n_0\
    );
\spi_clk_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count_0(7),
      Q => spi_clk_count(7),
      R => \spi_clk_count[11]_i_1_n_0\
    );
\spi_clk_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count_0(8),
      Q => spi_clk_count(8),
      R => \spi_clk_count[11]_i_1_n_0\
    );
\spi_clk_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => spi_clk_count_0(9),
      Q => spi_clk_count(9),
      R => \spi_clk_count[11]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0_spi_master is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    begin_transmission : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    done_init_gyro1_latch_reg : out STD_LOGIC;
    \shift_register_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    acc_reg : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    JC : in STD_LOGIC_VECTOR ( 0 to 0 );
    end_transmission : in STD_LOGIC;
    \JC[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    start : in STD_LOGIC;
    done_init_gyro1_latch : in STD_LOGIC;
    done_init_acl_latch : in STD_LOGIC;
    done_init_gyro0_latch : in STD_LOGIC;
    \slv_reg0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \recieved_data_reg[7]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bluetooth_demo_sensor_fusion_axi_0_0_spi_master : entity is "spi_master";
end bluetooth_demo_sensor_fusion_axi_0_0_spi_master;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0_spi_master is
  signal \ADDRESS[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \ADDRESS[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \ADDRESS[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \ADDRESS[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \ADDRESS[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \ADDRESS_reg_n_0_[0]\ : STD_LOGIC;
  signal \ADDRESS_reg_n_0_[1]\ : STD_LOGIC;
  signal \ADDRESS_reg_n_0_[2]\ : STD_LOGIC;
  signal \ADDRESS_reg_n_0_[5]\ : STD_LOGIC;
  signal \ADDRESS_reg_n_0_[7]\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \DATA[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \DATA[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \DATA[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \DATA[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \DATA[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \DATA_reg_n_0_[1]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[2]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[3]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[5]\ : STD_LOGIC;
  signal \DATA_reg_n_0_[7]\ : STD_LOGIC;
  signal \PREV_STATE[0]_i_1_n_0\ : STD_LOGIC;
  signal \PREV_STATE[1]_i_1_n_0\ : STD_LOGIC;
  signal \PREV_STATE[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \PREV_STATE_reg_n_0_[0]\ : STD_LOGIC;
  signal \PREV_STATE_reg_n_0_[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal STATE : STD_LOGIC;
  signal \STATE[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \STATE_reg_n_0_[3]\ : STD_LOGIC;
  signal axis_data : STD_LOGIC_VECTOR ( 15 downto 7 );
  signal \axis_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \^begin_transmission\ : STD_LOGIC;
  signal \begin_transmission_i_1__0_n_0\ : STD_LOGIC;
  signal done_init_i_1_n_0 : STD_LOGIC;
  signal done_init_reg_n_0 : STD_LOGIC;
  signal done_read_i_1_n_0 : STD_LOGIC;
  signal \send_data[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \send_data[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \send_data[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \send_data[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \send_data[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \send_data[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \send_data[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \send_data[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \send_data[7]_i_2__1_n_0\ : STD_LOGIC;
  signal transfer_count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \transfer_count[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \transfer_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \transfer_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \transfer_count[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \x_axis[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \x_axis[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \x_axis[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \x_axis[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \x_axis[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \x_axis[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \x_axis[14]_i_2_n_0\ : STD_LOGIC;
  signal \x_axis[15]_inv_i_1_n_0\ : STD_LOGIC;
  signal \x_axis[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \x_axis[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \x_axis[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \x_axis[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \x_axis[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \x_axis[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \x_axis[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \x_axis[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \x_axis[9]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ADDRESS[0]_i_1__1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \ADDRESS[2]_i_1__1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \ADDRESS[7]_i_2__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \DATA[1]_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \DATA[2]_i_1__1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \DATA[3]_i_1__1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \DATA[5]_i_1__1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \PREV_STATE[0]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \PREV_STATE[1]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \STATE[1]_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \STATE[2]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \STATE[3]_i_2__1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \STATE[3]_i_4__1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \send_data[4]_i_1__1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \send_data[5]_i_1__1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \send_data[6]_i_1__1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \send_data[7]_i_2__1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \transfer_count[1]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \transfer_count[2]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \transfer_count[2]_i_2__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \x_axis[0]_i_1__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \x_axis[10]_i_1__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \x_axis[11]_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \x_axis[12]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \x_axis[13]_i_1__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \x_axis[14]_i_2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \x_axis[2]_i_1__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \x_axis[3]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \x_axis[4]_i_1__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \x_axis[5]_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \x_axis[6]_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \x_axis[7]_i_1__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \x_axis[8]_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \x_axis[9]_i_1__0\ : label is "soft_lutpair262";
begin
  D(0) <= \^d\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  begin_transmission <= \^begin_transmission\;
\ADDRESS[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(1),
      I1 => transfer_count(0),
      I2 => transfer_count(1),
      O => \ADDRESS[0]_i_1__1_n_0\
    );
\ADDRESS[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => transfer_count(0),
      I1 => transfer_count(1),
      I2 => \^q\(0),
      O => \ADDRESS[1]_i_1__1_n_0\
    );
\ADDRESS[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(1),
      I1 => transfer_count(0),
      I2 => transfer_count(1),
      O => \ADDRESS[2]_i_1__1_n_0\
    );
\ADDRESS[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222222E"
    )
        port map (
      I0 => \ADDRESS[7]_i_2__0_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => transfer_count(2),
      I4 => \^q\(1),
      I5 => \STATE_reg_n_0_[3]\,
      O => \ADDRESS[7]_i_1__0_n_0\
    );
\ADDRESS[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => \^q\(1),
      I1 => \JC[5]\(0),
      I2 => start,
      I3 => \^q\(2),
      O => \ADDRESS[7]_i_2__0_n_0\
    );
\ADDRESS_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ADDRESS[7]_i_1__0_n_0\,
      D => \ADDRESS[0]_i_1__1_n_0\,
      Q => \ADDRESS_reg_n_0_[0]\,
      R => rst
    );
\ADDRESS_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ADDRESS[7]_i_1__0_n_0\,
      D => \ADDRESS[1]_i_1__1_n_0\,
      Q => \ADDRESS_reg_n_0_[1]\,
      R => rst
    );
\ADDRESS_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ADDRESS[7]_i_1__0_n_0\,
      D => \ADDRESS[2]_i_1__1_n_0\,
      Q => \ADDRESS_reg_n_0_[2]\,
      R => rst
    );
\ADDRESS_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ADDRESS[7]_i_1__0_n_0\,
      D => \slv_reg0_reg[0]\(0),
      Q => \ADDRESS_reg_n_0_[5]\,
      R => rst
    );
\ADDRESS_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ADDRESS[7]_i_1__0_n_0\,
      D => \slv_reg0_reg[0]\(1),
      Q => \ADDRESS_reg_n_0_[7]\,
      R => rst
    );
\DATA[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => transfer_count(1),
      I1 => transfer_count(0),
      I2 => \^q\(0),
      I3 => start,
      O => \DATA[1]_i_1__0_n_0\
    );
\DATA[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => transfer_count(0),
      I1 => transfer_count(1),
      I2 => \^q\(0),
      I3 => start,
      O => \DATA[2]_i_1__1_n_0\
    );
\DATA[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => transfer_count(1),
      I1 => \^q\(0),
      I2 => start,
      O => \DATA[3]_i_1__1_n_0\
    );
\DATA[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => transfer_count(1),
      I1 => transfer_count(0),
      I2 => \^q\(0),
      I3 => start,
      O => \DATA[5]_i_1__1_n_0\
    );
\DATA[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000041104"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => start,
      I3 => \^q\(0),
      I4 => transfer_count(2),
      I5 => \STATE_reg_n_0_[3]\,
      O => \DATA[7]_i_1__1_n_0\
    );
\DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \DATA[7]_i_1__1_n_0\,
      D => \DATA[1]_i_1__0_n_0\,
      Q => \DATA_reg_n_0_[1]\,
      R => rst
    );
\DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \DATA[7]_i_1__1_n_0\,
      D => \DATA[2]_i_1__1_n_0\,
      Q => \DATA_reg_n_0_[2]\,
      R => rst
    );
\DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \DATA[7]_i_1__1_n_0\,
      D => \DATA[3]_i_1__1_n_0\,
      Q => \DATA_reg_n_0_[3]\,
      R => rst
    );
\DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \DATA[7]_i_1__1_n_0\,
      D => \DATA[5]_i_1__1_n_0\,
      Q => \DATA_reg_n_0_[5]\,
      R => rst
    );
\DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \DATA[7]_i_1__1_n_0\,
      D => \slv_reg0_reg[0]\(1),
      Q => \DATA_reg_n_0_[7]\,
      R => rst
    );
\PREV_STATE[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^q\(1),
      I1 => \PREV_STATE[1]_i_2__1_n_0\,
      I2 => \PREV_STATE_reg_n_0_[0]\,
      O => \PREV_STATE[0]_i_1_n_0\
    );
\PREV_STATE[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => start,
      I1 => \^q\(1),
      I2 => \PREV_STATE[1]_i_2__1_n_0\,
      I3 => \PREV_STATE_reg_n_0_[1]\,
      O => \PREV_STATE[1]_i_1_n_0\
    );
\PREV_STATE[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001550100"
    )
        port map (
      I0 => \STATE_reg_n_0_[3]\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \ADDRESS[7]_i_2__0_n_0\,
      I5 => rst,
      O => \PREV_STATE[1]_i_2__1_n_0\
    );
\PREV_STATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \PREV_STATE[0]_i_1_n_0\,
      Q => \PREV_STATE_reg_n_0_[0]\,
      R => '0'
    );
\PREV_STATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \PREV_STATE[1]_i_1_n_0\,
      Q => \PREV_STATE_reg_n_0_[1]\,
      R => '0'
    );
\STATE[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \STATE_reg_n_0_[3]\,
      I3 => \STATE[0]_i_2__1_n_0\,
      O => \STATE[0]_i_1__1_n_0\
    );
\STATE[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FAF0FAF0F3F003F"
    )
        port map (
      I0 => \PREV_STATE_reg_n_0_[0]\,
      I1 => transfer_count(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => start,
      I5 => \^q\(2),
      O => \STATE[0]_i_2__1_n_0\
    );
\STATE[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06FF0600"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \STATE_reg_n_0_[3]\,
      I4 => \STATE[1]_i_2__0_n_0\,
      O => \STATE[1]_i_1__0_n_0\
    );
\STATE[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FDF0FD0C0F0C0F0"
    )
        port map (
      I0 => \PREV_STATE_reg_n_0_[0]\,
      I1 => \PREV_STATE_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => start,
      I5 => \^q\(1),
      O => \STATE[1]_i_2__0_n_0\
    );
\STATE[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFC0"
    )
        port map (
      I0 => \STATE_reg_n_0_[3]\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \STATE[2]_i_1__0_n_0\
    );
\STATE[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F10FFFF1F100000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => end_transmission,
      I4 => \STATE_reg_n_0_[3]\,
      I5 => \STATE[3]_i_3__1_n_0\,
      O => STATE
    );
\STATE[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => \STATE_reg_n_0_[3]\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \STATE[3]_i_2__1_n_0\
    );
\STATE[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4F5FFFFE4F50000"
    )
        port map (
      I0 => \^q\(1),
      I1 => JC(0),
      I2 => end_transmission,
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \STATE[3]_i_4__1_n_0\,
      O => \STATE[3]_i_3__1_n_0\
    );
\STATE[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBBB88"
    )
        port map (
      I0 => end_transmission,
      I1 => \^q\(2),
      I2 => \JC[5]\(0),
      I3 => \^q\(1),
      I4 => start,
      O => \STATE[3]_i_4__1_n_0\
    );
\STATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => STATE,
      D => \STATE[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => rst
    );
\STATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => STATE,
      D => \STATE[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => rst
    );
\STATE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => STATE,
      D => \STATE[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => rst
    );
\STATE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => STATE,
      D => \STATE[3]_i_2__1_n_0\,
      Q => \STATE_reg_n_0_[3]\,
      R => rst
    );
\axis_data[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088040004"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => start,
      I3 => \^q\(0),
      I4 => end_transmission,
      I5 => \STATE_reg_n_0_[3]\,
      O => axis_data(15)
    );
\axis_data[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040004500"
    )
        port map (
      I0 => \^q\(0),
      I1 => end_transmission,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => start,
      I5 => \STATE_reg_n_0_[3]\,
      O => axis_data(7)
    );
\axis_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => \recieved_data_reg[7]\(0),
      Q => \axis_data_reg_n_0_[0]\,
      R => rst
    );
\axis_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => \recieved_data_reg[7]\(10),
      Q => \axis_data_reg_n_0_[10]\,
      R => rst
    );
\axis_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => \recieved_data_reg[7]\(11),
      Q => \axis_data_reg_n_0_[11]\,
      R => rst
    );
\axis_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => \recieved_data_reg[7]\(12),
      Q => \axis_data_reg_n_0_[12]\,
      R => rst
    );
\axis_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => \recieved_data_reg[7]\(13),
      Q => \axis_data_reg_n_0_[13]\,
      R => rst
    );
\axis_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => \recieved_data_reg[7]\(14),
      Q => \axis_data_reg_n_0_[14]\,
      R => rst
    );
\axis_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => \recieved_data_reg[7]\(15),
      Q => \axis_data_reg_n_0_[15]\,
      R => rst
    );
\axis_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => \recieved_data_reg[7]\(1),
      Q => \axis_data_reg_n_0_[1]\,
      R => rst
    );
\axis_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => \recieved_data_reg[7]\(2),
      Q => \axis_data_reg_n_0_[2]\,
      R => rst
    );
\axis_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => \recieved_data_reg[7]\(3),
      Q => \axis_data_reg_n_0_[3]\,
      R => rst
    );
\axis_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => \recieved_data_reg[7]\(4),
      Q => \axis_data_reg_n_0_[4]\,
      R => rst
    );
\axis_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => \recieved_data_reg[7]\(5),
      Q => \axis_data_reg_n_0_[5]\,
      R => rst
    );
\axis_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => \recieved_data_reg[7]\(6),
      Q => \axis_data_reg_n_0_[6]\,
      R => rst
    );
\axis_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => \recieved_data_reg[7]\(7),
      Q => \axis_data_reg_n_0_[7]\,
      R => rst
    );
\axis_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => \recieved_data_reg[7]\(8),
      Q => \axis_data_reg_n_0_[8]\,
      R => rst
    );
\axis_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => \recieved_data_reg[7]\(9),
      Q => \axis_data_reg_n_0_[9]\,
      R => rst
    );
\begin_transmission_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBAE00002200"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => end_transmission,
      I3 => \^q\(0),
      I4 => \STATE_reg_n_0_[3]\,
      I5 => \^begin_transmission\,
      O => \begin_transmission_i_1__0_n_0\
    );
begin_transmission_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \begin_transmission_i_1__0_n_0\,
      Q => \^begin_transmission\,
      R => rst
    );
done_init_gyro1_latch_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02323232"
    )
        port map (
      I0 => done_init_reg_n_0,
      I1 => rst,
      I2 => done_init_gyro1_latch,
      I3 => done_init_acl_latch,
      I4 => done_init_gyro0_latch,
      O => done_init_gyro1_latch_reg
    );
done_init_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFE00001000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => transfer_count(2),
      I4 => \STATE_reg_n_0_[3]\,
      I5 => done_init_reg_n_0,
      O => done_init_i_1_n_0
    );
done_init_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => done_init_i_1_n_0,
      Q => done_init_reg_n_0,
      R => rst
    );
done_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFF20000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => end_transmission,
      I4 => \STATE_reg_n_0_[3]\,
      I5 => \^d\(0),
      O => done_read_i_1_n_0
    );
done_read_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => done_read_i_1_n_0,
      Q => \^d\(0),
      R => rst
    );
\send_data[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB08C808"
    )
        port map (
      I0 => \ADDRESS_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => end_transmission,
      I3 => \DATA_reg_n_0_[2]\,
      I4 => \^q\(2),
      O => \send_data[0]_i_1__1_n_0\
    );
\send_data[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB08C808"
    )
        port map (
      I0 => \ADDRESS_reg_n_0_[1]\,
      I1 => \^q\(0),
      I2 => end_transmission,
      I3 => \DATA_reg_n_0_[1]\,
      I4 => \^q\(2),
      O => \send_data[1]_i_1__1_n_0\
    );
\send_data[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB08C808"
    )
        port map (
      I0 => \ADDRESS_reg_n_0_[2]\,
      I1 => \^q\(0),
      I2 => end_transmission,
      I3 => \DATA_reg_n_0_[2]\,
      I4 => \^q\(2),
      O => \send_data[2]_i_1__1_n_0\
    );
\send_data[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB08C808"
    )
        port map (
      I0 => \ADDRESS_reg_n_0_[7]\,
      I1 => \^q\(0),
      I2 => end_transmission,
      I3 => \DATA_reg_n_0_[3]\,
      I4 => \^q\(2),
      O => \send_data[3]_i_1__1_n_0\
    );
\send_data[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9080"
    )
        port map (
      I0 => \^q\(0),
      I1 => end_transmission,
      I2 => \DATA_reg_n_0_[5]\,
      I3 => \^q\(2),
      O => \send_data[4]_i_1__1_n_0\
    );
\send_data[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB08FB3B"
    )
        port map (
      I0 => \ADDRESS_reg_n_0_[5]\,
      I1 => \^q\(0),
      I2 => end_transmission,
      I3 => \DATA_reg_n_0_[5]\,
      I4 => \^q\(2),
      O => \send_data[5]_i_1__1_n_0\
    );
\send_data[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB08C808"
    )
        port map (
      I0 => \ADDRESS_reg_n_0_[7]\,
      I1 => \^q\(0),
      I2 => end_transmission,
      I3 => \DATA_reg_n_0_[7]\,
      I4 => \^q\(2),
      O => \send_data[6]_i_1__1_n_0\
    );
\send_data[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0019"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \STATE_reg_n_0_[3]\,
      O => \send_data[7]_i_1__0_n_0\
    );
\send_data[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB08FB3B"
    )
        port map (
      I0 => \ADDRESS_reg_n_0_[7]\,
      I1 => \^q\(0),
      I2 => end_transmission,
      I3 => \DATA_reg_n_0_[7]\,
      I4 => \^q\(2),
      O => \send_data[7]_i_2__1_n_0\
    );
\send_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1__0_n_0\,
      D => \send_data[0]_i_1__1_n_0\,
      Q => \shift_register_reg[7]\(0),
      R => rst
    );
\send_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1__0_n_0\,
      D => \send_data[1]_i_1__1_n_0\,
      Q => \shift_register_reg[7]\(1),
      R => rst
    );
\send_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1__0_n_0\,
      D => \send_data[2]_i_1__1_n_0\,
      Q => \shift_register_reg[7]\(2),
      R => rst
    );
\send_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1__0_n_0\,
      D => \send_data[3]_i_1__1_n_0\,
      Q => \shift_register_reg[7]\(3),
      R => rst
    );
\send_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1__0_n_0\,
      D => \send_data[4]_i_1__1_n_0\,
      Q => \shift_register_reg[7]\(4),
      R => rst
    );
\send_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1__0_n_0\,
      D => \send_data[5]_i_1__1_n_0\,
      Q => \shift_register_reg[7]\(5),
      R => rst
    );
\send_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1__0_n_0\,
      D => \send_data[6]_i_1__1_n_0\,
      Q => \shift_register_reg[7]\(6),
      R => rst
    );
\send_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1__0_n_0\,
      D => \send_data[7]_i_2__1_n_0\,
      Q => \shift_register_reg[7]\(7),
      R => rst
    );
\transfer_count[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFC00002000"
    )
        port map (
      I0 => JC(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \STATE_reg_n_0_[3]\,
      I5 => transfer_count(0),
      O => \transfer_count[0]_i_1__1_n_0\
    );
\transfer_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F80"
    )
        port map (
      I0 => transfer_count(0),
      I1 => \^q\(2),
      I2 => \transfer_count[2]_i_2__0_n_0\,
      I3 => transfer_count(1),
      O => \transfer_count[1]_i_1_n_0\
    );
\transfer_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF8000"
    )
        port map (
      I0 => transfer_count(0),
      I1 => transfer_count(1),
      I2 => \^q\(2),
      I3 => \transfer_count[2]_i_2__0_n_0\,
      I4 => transfer_count(2),
      O => \transfer_count[2]_i_1_n_0\
    );
\transfer_count[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002003"
    )
        port map (
      I0 => JC(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \STATE_reg_n_0_[3]\,
      O => \transfer_count[2]_i_2__0_n_0\
    );
\transfer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \transfer_count[0]_i_1__1_n_0\,
      Q => transfer_count(0),
      R => rst
    );
\transfer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \transfer_count[1]_i_1_n_0\,
      Q => transfer_count(1),
      R => rst
    );
\transfer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \transfer_count[2]_i_1_n_0\,
      Q => transfer_count(2),
      R => rst
    );
\x_axis[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axis_data_reg_n_0_[0]\,
      I1 => start,
      I2 => \^q\(1),
      O => \x_axis[0]_i_1__0_n_0\
    );
\x_axis[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axis_data_reg_n_0_[10]\,
      I1 => start,
      I2 => \^q\(1),
      O => \x_axis[10]_i_1__0_n_0\
    );
\x_axis[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axis_data_reg_n_0_[11]\,
      I1 => start,
      I2 => \^q\(1),
      O => \x_axis[11]_i_1__0_n_0\
    );
\x_axis[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axis_data_reg_n_0_[12]\,
      I1 => start,
      I2 => \^q\(1),
      O => \x_axis[12]_i_1__0_n_0\
    );
\x_axis[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axis_data_reg_n_0_[13]\,
      I1 => start,
      I2 => \^q\(1),
      O => \x_axis[13]_i_1__0_n_0\
    );
\x_axis[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000818"
    )
        port map (
      I0 => \STATE_reg_n_0_[3]\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => start,
      I4 => \^q\(0),
      O => \x_axis[14]_i_1__1_n_0\
    );
\x_axis[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axis_data_reg_n_0_[14]\,
      I1 => start,
      I2 => \^q\(1),
      O => \x_axis[14]_i_2_n_0\
    );
\x_axis[15]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \axis_data_reg_n_0_[15]\,
      I1 => start,
      I2 => \^q\(1),
      O => \x_axis[15]_inv_i_1_n_0\
    );
\x_axis[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axis_data_reg_n_0_[1]\,
      I1 => start,
      I2 => \^q\(1),
      O => \x_axis[1]_i_1__0_n_0\
    );
\x_axis[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axis_data_reg_n_0_[2]\,
      I1 => start,
      I2 => \^q\(1),
      O => \x_axis[2]_i_1__0_n_0\
    );
\x_axis[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axis_data_reg_n_0_[3]\,
      I1 => start,
      I2 => \^q\(1),
      O => \x_axis[3]_i_1__0_n_0\
    );
\x_axis[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axis_data_reg_n_0_[4]\,
      I1 => start,
      I2 => \^q\(1),
      O => \x_axis[4]_i_1__0_n_0\
    );
\x_axis[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axis_data_reg_n_0_[5]\,
      I1 => start,
      I2 => \^q\(1),
      O => \x_axis[5]_i_1__0_n_0\
    );
\x_axis[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axis_data_reg_n_0_[6]\,
      I1 => start,
      I2 => \^q\(1),
      O => \x_axis[6]_i_1__0_n_0\
    );
\x_axis[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axis_data_reg_n_0_[7]\,
      I1 => start,
      I2 => \^q\(1),
      O => \x_axis[7]_i_1__0_n_0\
    );
\x_axis[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axis_data_reg_n_0_[8]\,
      I1 => start,
      I2 => \^q\(1),
      O => \x_axis[8]_i_1__0_n_0\
    );
\x_axis[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axis_data_reg_n_0_[9]\,
      I1 => start,
      I2 => \^q\(1),
      O => \x_axis[9]_i_1__0_n_0\
    );
\x_axis_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__1_n_0\,
      D => \x_axis[0]_i_1__0_n_0\,
      Q => acc_reg(0),
      R => rst
    );
\x_axis_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__1_n_0\,
      D => \x_axis[10]_i_1__0_n_0\,
      Q => acc_reg(10),
      R => rst
    );
\x_axis_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__1_n_0\,
      D => \x_axis[11]_i_1__0_n_0\,
      Q => acc_reg(11),
      R => rst
    );
\x_axis_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__1_n_0\,
      D => \x_axis[12]_i_1__0_n_0\,
      Q => acc_reg(12),
      R => rst
    );
\x_axis_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__1_n_0\,
      D => \x_axis[13]_i_1__0_n_0\,
      Q => acc_reg(13),
      R => rst
    );
\x_axis_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__1_n_0\,
      D => \x_axis[14]_i_2_n_0\,
      Q => acc_reg(14),
      R => rst
    );
\x_axis_reg[15]_inv\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__1_n_0\,
      D => \x_axis[15]_inv_i_1_n_0\,
      Q => S(0),
      S => rst
    );
\x_axis_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__1_n_0\,
      D => \x_axis[1]_i_1__0_n_0\,
      Q => acc_reg(1),
      R => rst
    );
\x_axis_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__1_n_0\,
      D => \x_axis[2]_i_1__0_n_0\,
      Q => acc_reg(2),
      R => rst
    );
\x_axis_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__1_n_0\,
      D => \x_axis[3]_i_1__0_n_0\,
      Q => acc_reg(3),
      R => rst
    );
\x_axis_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__1_n_0\,
      D => \x_axis[4]_i_1__0_n_0\,
      Q => acc_reg(4),
      R => rst
    );
\x_axis_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__1_n_0\,
      D => \x_axis[5]_i_1__0_n_0\,
      Q => acc_reg(5),
      R => rst
    );
\x_axis_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__1_n_0\,
      D => \x_axis[6]_i_1__0_n_0\,
      Q => acc_reg(6),
      R => rst
    );
\x_axis_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__1_n_0\,
      D => \x_axis[7]_i_1__0_n_0\,
      Q => acc_reg(7),
      R => rst
    );
\x_axis_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__1_n_0\,
      D => \x_axis[8]_i_1__0_n_0\,
      Q => acc_reg(8),
      R => rst
    );
\x_axis_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__1_n_0\,
      D => \x_axis[9]_i_1__0_n_0\,
      Q => acc_reg(9),
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0_spi_master_3 is
  port (
    begin_transmission : out STD_LOGIC;
    x_motion : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    y_motion : out STD_LOGIC_VECTOR ( 0 to 0 );
    sum0_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    z_motion : out STD_LOGIC_VECTOR ( 0 to 0 );
    acc_reg : out STD_LOGIC_VECTOR ( 14 downto 0 );
    begin_transmission_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done_gyro_latch_reg : out STD_LOGIC;
    done_init_gyro0_latch_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sum0_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sum0_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sum0_reg_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_raw_gyro[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    x_motion_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sum0_reg_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \y_raw_gyro[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    y_motion_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    acc_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    acc_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    acc_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    acc_reg_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \z_raw_gyro[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    z_motion_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \shift_register_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_axis_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \z_axis_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    JB : in STD_LOGIC_VECTOR ( 0 to 0 );
    end_transmission : in STD_LOGIC;
    \JB[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg0_reg[0]_rep\ : in STD_LOGIC;
    \recieved_data_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    done_gyro_latch : in STD_LOGIC;
    done_acl_latch : in STD_LOGIC;
    done_init_gyro1_latch : in STD_LOGIC;
    done_init_acl_latch : in STD_LOGIC;
    done_init_gyro0_latch : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \recieved_data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bluetooth_demo_sensor_fusion_axi_0_0_spi_master_3 : entity is "spi_master";
end bluetooth_demo_sensor_fusion_axi_0_0_spi_master_3;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0_spi_master_3 is
  signal ADDRESS : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ADDRESS[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \ADDRESS[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \ADDRESS[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \ADDRESS[7]_i_1_n_0\ : STD_LOGIC;
  signal \ADDRESS[7]_i_2_n_0\ : STD_LOGIC;
  signal DATA : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \DATA[1]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \DATA[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \DATA[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \DATA[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \PREV_STATE[0]_i_1_n_0\ : STD_LOGIC;
  signal \PREV_STATE[1]_i_1_n_0\ : STD_LOGIC;
  signal \PREV_STATE[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \PREV_STATE_reg_n_0_[0]\ : STD_LOGIC;
  signal \PREV_STATE_reg_n_0_[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal STATE : STD_LOGIC;
  signal \STATE[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \^acc_reg\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal axis_data : STD_LOGIC_VECTOR ( 47 downto 7 );
  signal \axis_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[24]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[25]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[26]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[27]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[28]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[29]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[30]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[31]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[32]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[34]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[35]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[36]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[37]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[38]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[39]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[40]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[41]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[42]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[43]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[44]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[45]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[46]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[47]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \^begin_transmission\ : STD_LOGIC;
  signal begin_transmission_i_1_n_0 : STD_LOGIC;
  signal \^begin_transmission_reg_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal done_init : STD_LOGIC;
  signal \done_init_i_1__0_n_0\ : STD_LOGIC;
  signal done_read : STD_LOGIC;
  signal \done_read_i_1__0_n_0\ : STD_LOGIC;
  signal \send_data[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \send_data[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \send_data[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \send_data[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \send_data[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \send_data[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \send_data[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \send_data[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \send_data[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \^sum0_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal transfer_count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \transfer_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \transfer_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \transfer_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \transfer_count[2]_i_2_n_0\ : STD_LOGIC;
  signal \x_axis[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \x_axis[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \x_axis[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \x_axis[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \x_axis[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \x_axis[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \x_axis[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \x_axis[15]_inv_i_1__0_n_0\ : STD_LOGIC;
  signal \x_axis[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \x_axis[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \x_axis[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \x_axis[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \x_axis[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \x_axis[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \x_axis[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \x_axis[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \x_axis[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \y_axis[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_axis[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_axis[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_axis[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_axis[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_axis[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_axis[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_axis[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_axis[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_axis[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_axis[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_axis[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_axis[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_axis[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_axis[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_axis[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \z_axis[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \z_axis[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \z_axis[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \z_axis[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \z_axis[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \z_axis[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \z_axis[15]_inv_i_1__0_n_0\ : STD_LOGIC;
  signal \z_axis[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \z_axis[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \z_axis[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \z_axis[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \z_axis[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \z_axis[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \z_axis[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \z_axis[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \z_axis[9]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ADDRESS[0]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \ADDRESS[2]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \ADDRESS[7]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \DATA[1]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \DATA[2]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \DATA[3]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \DATA[5]_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \PREV_STATE[0]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \PREV_STATE[1]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \STATE[1]_i_1__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \STATE[2]_i_1__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \STATE[3]_i_2__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \STATE[3]_i_4__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \axis_data[16]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \axis_data[17]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \axis_data[18]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \axis_data[19]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \axis_data[20]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \axis_data[21]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \axis_data[22]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \axis_data[23]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \send_data[4]_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \send_data[5]_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \send_data[6]_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \send_data[7]_i_2__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \transfer_count[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \transfer_count[2]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \transfer_count[2]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \x_axis[0]_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \x_axis[10]_i_1__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \x_axis[11]_i_1__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \x_axis[12]_i_1__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \x_axis[13]_i_1__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \x_axis[14]_i_2__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \x_axis[15]_inv_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \x_axis[1]_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \x_axis[2]_i_1__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \x_axis[3]_i_1__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \x_axis[4]_i_1__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \x_axis[5]_i_1__1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \x_axis[6]_i_1__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \x_axis[7]_i_1__1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \x_axis[8]_i_1__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \x_axis[9]_i_1__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \y_axis[0]_i_1__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \y_axis[10]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \y_axis[11]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \y_axis[12]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \y_axis[13]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \y_axis[14]_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \y_axis[15]_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \y_axis[1]_i_1__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \y_axis[2]_i_1__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \y_axis[3]_i_1__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \y_axis[4]_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \y_axis[5]_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \y_axis[6]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \y_axis[7]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \y_axis[8]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \y_axis[9]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \z_axis[0]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \z_axis[10]_i_1__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \z_axis[11]_i_1__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \z_axis[12]_i_1__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \z_axis[13]_i_1__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \z_axis[14]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \z_axis[15]_inv_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \z_axis[1]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \z_axis[2]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \z_axis[3]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \z_axis[4]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \z_axis[5]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \z_axis[6]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \z_axis[7]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \z_axis[8]_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \z_axis[9]_i_1__0\ : label is "soft_lutpair226";
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
  acc_reg(14 downto 0) <= \^acc_reg\(14 downto 0);
  begin_transmission <= \^begin_transmission\;
  begin_transmission_reg_0(3 downto 0) <= \^begin_transmission_reg_0\(3 downto 0);
  sum0_reg(15 downto 0) <= \^sum0_reg\(15 downto 0);
\ADDRESS[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^begin_transmission_reg_0\(1),
      I1 => transfer_count(0),
      I2 => transfer_count(1),
      O => \ADDRESS[0]_i_1__0_n_0\
    );
\ADDRESS[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => transfer_count(0),
      I1 => transfer_count(1),
      I2 => \^begin_transmission_reg_0\(0),
      O => \ADDRESS[1]_i_1__0_n_0\
    );
\ADDRESS[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^begin_transmission_reg_0\(1),
      I1 => transfer_count(0),
      I2 => transfer_count(1),
      O => \ADDRESS[2]_i_1__0_n_0\
    );
\ADDRESS[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222222E"
    )
        port map (
      I0 => \ADDRESS[7]_i_2_n_0\,
      I1 => \^begin_transmission_reg_0\(0),
      I2 => transfer_count(2),
      I3 => \^begin_transmission_reg_0\(2),
      I4 => \^begin_transmission_reg_0\(1),
      I5 => \^begin_transmission_reg_0\(3),
      O => \ADDRESS[7]_i_1_n_0\
    );
\ADDRESS[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => \^begin_transmission_reg_0\(2),
      I1 => \JB[5]\(0),
      I2 => \slv_reg0_reg[0]_rep\,
      I3 => \^begin_transmission_reg_0\(1),
      O => \ADDRESS[7]_i_2_n_0\
    );
\ADDRESS_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ADDRESS[7]_i_1_n_0\,
      D => \ADDRESS[0]_i_1__0_n_0\,
      Q => ADDRESS(0),
      R => rst
    );
\ADDRESS_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ADDRESS[7]_i_1_n_0\,
      D => \ADDRESS[1]_i_1__0_n_0\,
      Q => ADDRESS(1),
      R => rst
    );
\ADDRESS_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ADDRESS[7]_i_1_n_0\,
      D => \ADDRESS[2]_i_1__0_n_0\,
      Q => ADDRESS(2),
      R => rst
    );
\ADDRESS_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ADDRESS[7]_i_1_n_0\,
      D => D(0),
      Q => ADDRESS(5),
      R => rst
    );
\ADDRESS_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ADDRESS[7]_i_1_n_0\,
      D => D(1),
      Q => ADDRESS(7),
      R => rst
    );
\DATA[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => transfer_count(1),
      I1 => transfer_count(0),
      I2 => \^begin_transmission_reg_0\(0),
      I3 => \slv_reg0_reg[0]_rep\,
      O => \DATA[1]_i_1_n_0\
    );
\DATA[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => transfer_count(0),
      I1 => transfer_count(1),
      I2 => \^begin_transmission_reg_0\(0),
      I3 => \slv_reg0_reg[0]_rep\,
      O => \DATA[2]_i_1__0_n_0\
    );
\DATA[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => transfer_count(1),
      I1 => \^begin_transmission_reg_0\(0),
      I2 => \slv_reg0_reg[0]_rep\,
      O => \DATA[3]_i_1__0_n_0\
    );
\DATA[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => transfer_count(1),
      I1 => transfer_count(0),
      I2 => \^begin_transmission_reg_0\(0),
      I3 => \slv_reg0_reg[0]_rep\,
      O => \DATA[5]_i_1__0_n_0\
    );
\DATA[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020502"
    )
        port map (
      I0 => \^begin_transmission_reg_0\(1),
      I1 => \slv_reg0_reg[0]_rep\,
      I2 => \^begin_transmission_reg_0\(2),
      I3 => \^begin_transmission_reg_0\(0),
      I4 => transfer_count(2),
      I5 => \^begin_transmission_reg_0\(3),
      O => \DATA[7]_i_1__0_n_0\
    );
\DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \DATA[7]_i_1__0_n_0\,
      D => \DATA[1]_i_1_n_0\,
      Q => DATA(1),
      R => rst
    );
\DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \DATA[7]_i_1__0_n_0\,
      D => \DATA[2]_i_1__0_n_0\,
      Q => DATA(2),
      R => rst
    );
\DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \DATA[7]_i_1__0_n_0\,
      D => \DATA[3]_i_1__0_n_0\,
      Q => DATA(3),
      R => rst
    );
\DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \DATA[7]_i_1__0_n_0\,
      D => \DATA[5]_i_1__0_n_0\,
      Q => DATA(5),
      R => rst
    );
\DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \DATA[7]_i_1__0_n_0\,
      D => D(1),
      Q => DATA(7),
      R => rst
    );
\PREV_STATE[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^begin_transmission_reg_0\(1),
      I1 => \PREV_STATE[1]_i_2__0_n_0\,
      I2 => \PREV_STATE_reg_n_0_[0]\,
      O => \PREV_STATE[0]_i_1_n_0\
    );
\PREV_STATE[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \PREV_STATE[1]_i_2__0_n_0\,
      I3 => \PREV_STATE_reg_n_0_[1]\,
      O => \PREV_STATE[1]_i_1_n_0\
    );
\PREV_STATE[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001550100"
    )
        port map (
      I0 => \^begin_transmission_reg_0\(3),
      I1 => \^begin_transmission_reg_0\(2),
      I2 => \^begin_transmission_reg_0\(1),
      I3 => \^begin_transmission_reg_0\(0),
      I4 => \ADDRESS[7]_i_2_n_0\,
      I5 => rst,
      O => \PREV_STATE[1]_i_2__0_n_0\
    );
\PREV_STATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \PREV_STATE[0]_i_1_n_0\,
      Q => \PREV_STATE_reg_n_0_[0]\,
      R => '0'
    );
\PREV_STATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \PREV_STATE[1]_i_1_n_0\,
      Q => \PREV_STATE_reg_n_0_[1]\,
      R => '0'
    );
\STATE[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \^begin_transmission_reg_0\(2),
      I1 => \^begin_transmission_reg_0\(0),
      I2 => \^begin_transmission_reg_0\(3),
      I3 => \STATE[0]_i_2__0_n_0\,
      O => \STATE[0]_i_1__0_n_0\
    );
\STATE[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F00CFCF5F5F"
    )
        port map (
      I0 => transfer_count(2),
      I1 => \PREV_STATE_reg_n_0_[0]\,
      I2 => \^begin_transmission_reg_0\(0),
      I3 => \slv_reg0_reg[0]_rep\,
      I4 => \^begin_transmission_reg_0\(2),
      I5 => \^begin_transmission_reg_0\(1),
      O => \STATE[0]_i_2__0_n_0\
    );
\STATE[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06FF0600"
    )
        port map (
      I0 => \^begin_transmission_reg_0\(0),
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \^begin_transmission_reg_0\(2),
      I3 => \^begin_transmission_reg_0\(3),
      I4 => \STATE[1]_i_2__1_n_0\,
      O => \STATE[1]_i_1__1_n_0\
    );
\STATE[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0FDFD0C0C0F0F0"
    )
        port map (
      I0 => \PREV_STATE_reg_n_0_[0]\,
      I1 => \PREV_STATE_reg_n_0_[1]\,
      I2 => \^begin_transmission_reg_0\(0),
      I3 => \slv_reg0_reg[0]_rep\,
      I4 => \^begin_transmission_reg_0\(2),
      I5 => \^begin_transmission_reg_0\(1),
      O => \STATE[1]_i_2__1_n_0\
    );
\STATE[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFC0"
    )
        port map (
      I0 => \^begin_transmission_reg_0\(3),
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \^begin_transmission_reg_0\(0),
      I3 => \^begin_transmission_reg_0\(2),
      O => \STATE[2]_i_1__1_n_0\
    );
\STATE[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11F0FFFF11F00000"
    )
        port map (
      I0 => \^begin_transmission_reg_0\(0),
      I1 => \^begin_transmission_reg_0\(1),
      I2 => end_transmission,
      I3 => \^begin_transmission_reg_0\(2),
      I4 => \^begin_transmission_reg_0\(3),
      I5 => \STATE[3]_i_3__0_n_0\,
      O => STATE
    );
\STATE[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4A0A"
    )
        port map (
      I0 => \^begin_transmission_reg_0\(3),
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \^begin_transmission_reg_0\(2),
      I3 => \^begin_transmission_reg_0\(0),
      O => \STATE[3]_i_2__0_n_0\
    );
\STATE[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0BBFFFFF0BB0000"
    )
        port map (
      I0 => JB(0),
      I1 => \^begin_transmission_reg_0\(2),
      I2 => end_transmission,
      I3 => \^begin_transmission_reg_0\(1),
      I4 => \^begin_transmission_reg_0\(0),
      I5 => \STATE[3]_i_4__0_n_0\,
      O => \STATE[3]_i_3__0_n_0\
    );
\STATE[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF0CC"
    )
        port map (
      I0 => \JB[5]\(0),
      I1 => \^begin_transmission_reg_0\(1),
      I2 => end_transmission,
      I3 => \^begin_transmission_reg_0\(2),
      I4 => \slv_reg0_reg[0]_rep\,
      O => \STATE[3]_i_4__0_n_0\
    );
\STATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => STATE,
      D => \STATE[0]_i_1__0_n_0\,
      Q => \^begin_transmission_reg_0\(0),
      R => rst
    );
\STATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => STATE,
      D => \STATE[1]_i_1__1_n_0\,
      Q => \^begin_transmission_reg_0\(1),
      R => rst
    );
\STATE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => STATE,
      D => \STATE[2]_i_1__1_n_0\,
      Q => \^begin_transmission_reg_0\(2),
      R => rst
    );
\STATE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => STATE,
      D => \STATE[3]_i_2__0_n_0\,
      Q => \^begin_transmission_reg_0\(3),
      R => rst
    );
\axis_data[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0020002"
    )
        port map (
      I0 => \^begin_transmission_reg_0\(1),
      I1 => \slv_reg0_reg[0]_rep\,
      I2 => \^begin_transmission_reg_0\(2),
      I3 => \^begin_transmission_reg_0\(0),
      I4 => end_transmission,
      I5 => \^begin_transmission_reg_0\(3),
      O => axis_data(15)
    );
\axis_data[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \recieved_data_reg[7]\(0),
      O => \axis_data[16]_i_1_n_0\
    );
\axis_data[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \recieved_data_reg[7]\(1),
      O => \axis_data[17]_i_1_n_0\
    );
\axis_data[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \recieved_data_reg[7]\(2),
      O => \axis_data[18]_i_1_n_0\
    );
\axis_data[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \recieved_data_reg[7]\(3),
      O => \axis_data[19]_i_1_n_0\
    );
\axis_data[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \recieved_data_reg[7]\(4),
      O => \axis_data[20]_i_1_n_0\
    );
\axis_data[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \recieved_data_reg[7]\(5),
      O => \axis_data[21]_i_1_n_0\
    );
\axis_data[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \recieved_data_reg[7]\(6),
      O => \axis_data[22]_i_1_n_0\
    );
\axis_data[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000838"
    )
        port map (
      I0 => end_transmission,
      I1 => \^begin_transmission_reg_0\(3),
      I2 => \^begin_transmission_reg_0\(1),
      I3 => \slv_reg0_reg[0]_rep\,
      I4 => \^begin_transmission_reg_0\(2),
      I5 => \^begin_transmission_reg_0\(0),
      O => axis_data(23)
    );
\axis_data[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \recieved_data_reg[7]\(7),
      O => \axis_data[23]_i_2_n_0\
    );
\axis_data[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080800000030"
    )
        port map (
      I0 => end_transmission,
      I1 => \^begin_transmission_reg_0\(3),
      I2 => \^begin_transmission_reg_0\(1),
      I3 => \slv_reg0_reg[0]_rep\,
      I4 => \^begin_transmission_reg_0\(2),
      I5 => \^begin_transmission_reg_0\(0),
      O => axis_data(31)
    );
\axis_data[39]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000080B0"
    )
        port map (
      I0 => end_transmission,
      I1 => \^begin_transmission_reg_0\(3),
      I2 => \^begin_transmission_reg_0\(1),
      I3 => \slv_reg0_reg[0]_rep\,
      I4 => \^begin_transmission_reg_0\(2),
      I5 => \^begin_transmission_reg_0\(0),
      O => axis_data(39)
    );
\axis_data[47]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000808000000030"
    )
        port map (
      I0 => end_transmission,
      I1 => \^begin_transmission_reg_0\(3),
      I2 => \^begin_transmission_reg_0\(1),
      I3 => \slv_reg0_reg[0]_rep\,
      I4 => \^begin_transmission_reg_0\(2),
      I5 => \^begin_transmission_reg_0\(0),
      O => axis_data(47)
    );
\axis_data[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051010000"
    )
        port map (
      I0 => \^begin_transmission_reg_0\(0),
      I1 => \slv_reg0_reg[0]_rep\,
      I2 => \^begin_transmission_reg_0\(2),
      I3 => end_transmission,
      I4 => \^begin_transmission_reg_0\(1),
      I5 => \^begin_transmission_reg_0\(3),
      O => axis_data(7)
    );
\axis_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => \recieved_data_reg[7]_0\(0),
      Q => \axis_data_reg_n_0_[0]\,
      R => rst
    );
\axis_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => \recieved_data_reg[7]_0\(18),
      Q => \axis_data_reg_n_0_[10]\,
      R => rst
    );
\axis_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => \recieved_data_reg[7]_0\(19),
      Q => \axis_data_reg_n_0_[11]\,
      R => rst
    );
\axis_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => \recieved_data_reg[7]_0\(20),
      Q => \axis_data_reg_n_0_[12]\,
      R => rst
    );
\axis_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => \recieved_data_reg[7]_0\(21),
      Q => \axis_data_reg_n_0_[13]\,
      R => rst
    );
\axis_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => \recieved_data_reg[7]_0\(22),
      Q => \axis_data_reg_n_0_[14]\,
      R => rst
    );
\axis_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => \recieved_data_reg[7]_0\(23),
      Q => \axis_data_reg_n_0_[15]\,
      R => rst
    );
\axis_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(23),
      D => \axis_data[16]_i_1_n_0\,
      Q => \axis_data_reg_n_0_[16]\,
      R => rst
    );
\axis_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(23),
      D => \axis_data[17]_i_1_n_0\,
      Q => \axis_data_reg_n_0_[17]\,
      R => rst
    );
\axis_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(23),
      D => \axis_data[18]_i_1_n_0\,
      Q => \axis_data_reg_n_0_[18]\,
      R => rst
    );
\axis_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(23),
      D => \axis_data[19]_i_1_n_0\,
      Q => \axis_data_reg_n_0_[19]\,
      R => rst
    );
\axis_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => \recieved_data_reg[7]_0\(1),
      Q => \axis_data_reg_n_0_[1]\,
      R => rst
    );
\axis_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(23),
      D => \axis_data[20]_i_1_n_0\,
      Q => \axis_data_reg_n_0_[20]\,
      R => rst
    );
\axis_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(23),
      D => \axis_data[21]_i_1_n_0\,
      Q => \axis_data_reg_n_0_[21]\,
      R => rst
    );
\axis_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(23),
      D => \axis_data[22]_i_1_n_0\,
      Q => \axis_data_reg_n_0_[22]\,
      R => rst
    );
\axis_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(23),
      D => \axis_data[23]_i_2_n_0\,
      Q => \axis_data_reg_n_0_[23]\,
      R => rst
    );
\axis_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(31),
      D => \recieved_data_reg[7]_0\(16),
      Q => \axis_data_reg_n_0_[24]\,
      R => rst
    );
\axis_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(31),
      D => \recieved_data_reg[7]_0\(17),
      Q => \axis_data_reg_n_0_[25]\,
      R => rst
    );
\axis_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(31),
      D => \recieved_data_reg[7]_0\(18),
      Q => \axis_data_reg_n_0_[26]\,
      R => rst
    );
\axis_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(31),
      D => \recieved_data_reg[7]_0\(19),
      Q => \axis_data_reg_n_0_[27]\,
      R => rst
    );
\axis_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(31),
      D => \recieved_data_reg[7]_0\(20),
      Q => \axis_data_reg_n_0_[28]\,
      R => rst
    );
\axis_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(31),
      D => \recieved_data_reg[7]_0\(21),
      Q => \axis_data_reg_n_0_[29]\,
      R => rst
    );
\axis_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => \recieved_data_reg[7]_0\(2),
      Q => \axis_data_reg_n_0_[2]\,
      R => rst
    );
\axis_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(31),
      D => \recieved_data_reg[7]_0\(22),
      Q => \axis_data_reg_n_0_[30]\,
      R => rst
    );
\axis_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(31),
      D => \recieved_data_reg[7]_0\(23),
      Q => \axis_data_reg_n_0_[31]\,
      R => rst
    );
\axis_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(39),
      D => \recieved_data_reg[7]_0\(8),
      Q => \axis_data_reg_n_0_[32]\,
      R => rst
    );
\axis_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(39),
      D => \recieved_data_reg[7]_0\(9),
      Q => \axis_data_reg_n_0_[33]\,
      R => rst
    );
\axis_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(39),
      D => \recieved_data_reg[7]_0\(10),
      Q => \axis_data_reg_n_0_[34]\,
      R => rst
    );
\axis_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(39),
      D => \recieved_data_reg[7]_0\(11),
      Q => \axis_data_reg_n_0_[35]\,
      R => rst
    );
\axis_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(39),
      D => \recieved_data_reg[7]_0\(12),
      Q => \axis_data_reg_n_0_[36]\,
      R => rst
    );
\axis_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(39),
      D => \recieved_data_reg[7]_0\(13),
      Q => \axis_data_reg_n_0_[37]\,
      R => rst
    );
\axis_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(39),
      D => \recieved_data_reg[7]_0\(14),
      Q => \axis_data_reg_n_0_[38]\,
      R => rst
    );
\axis_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(39),
      D => \recieved_data_reg[7]_0\(15),
      Q => \axis_data_reg_n_0_[39]\,
      R => rst
    );
\axis_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => \recieved_data_reg[7]_0\(3),
      Q => \axis_data_reg_n_0_[3]\,
      R => rst
    );
\axis_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(47),
      D => \recieved_data_reg[7]_0\(16),
      Q => \axis_data_reg_n_0_[40]\,
      R => rst
    );
\axis_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(47),
      D => \recieved_data_reg[7]_0\(17),
      Q => \axis_data_reg_n_0_[41]\,
      R => rst
    );
\axis_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(47),
      D => \recieved_data_reg[7]_0\(18),
      Q => \axis_data_reg_n_0_[42]\,
      R => rst
    );
\axis_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(47),
      D => \recieved_data_reg[7]_0\(19),
      Q => \axis_data_reg_n_0_[43]\,
      R => rst
    );
\axis_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(47),
      D => \recieved_data_reg[7]_0\(20),
      Q => \axis_data_reg_n_0_[44]\,
      R => rst
    );
\axis_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(47),
      D => \recieved_data_reg[7]_0\(21),
      Q => \axis_data_reg_n_0_[45]\,
      R => rst
    );
\axis_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(47),
      D => \recieved_data_reg[7]_0\(22),
      Q => \axis_data_reg_n_0_[46]\,
      R => rst
    );
\axis_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(47),
      D => \recieved_data_reg[7]_0\(23),
      Q => \axis_data_reg_n_0_[47]\,
      R => rst
    );
\axis_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => \recieved_data_reg[7]_0\(4),
      Q => \axis_data_reg_n_0_[4]\,
      R => rst
    );
\axis_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => \recieved_data_reg[7]_0\(5),
      Q => \axis_data_reg_n_0_[5]\,
      R => rst
    );
\axis_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => \recieved_data_reg[7]_0\(6),
      Q => \axis_data_reg_n_0_[6]\,
      R => rst
    );
\axis_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => \recieved_data_reg[7]_0\(7),
      Q => \axis_data_reg_n_0_[7]\,
      R => rst
    );
\axis_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => \recieved_data_reg[7]_0\(16),
      Q => \axis_data_reg_n_0_[8]\,
      R => rst
    );
\axis_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => \recieved_data_reg[7]_0\(17),
      Q => \axis_data_reg_n_0_[9]\,
      R => rst
    );
axis_pos0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(0),
      I1 => A(0),
      O => x_motion_0(0)
    );
\axis_pos0_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^sum0_reg\(0),
      I1 => \y_axis_reg[0]_0\(0),
      O => y_motion_0(0)
    );
\axis_pos0_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^acc_reg\(0),
      I1 => \z_axis_reg[0]_0\(0),
      O => z_motion_0(0)
    );
axis_pos0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => A(0),
      O => x_motion(0)
    );
\axis_pos0_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sum0_reg\(0),
      I1 => \y_axis_reg[0]_0\(0),
      O => y_motion(0)
    );
\axis_pos0_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^acc_reg\(0),
      I1 => \z_axis_reg[0]_0\(0),
      O => z_motion(0)
    );
begin_transmission_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFBA00000A00"
    )
        port map (
      I0 => \^begin_transmission_reg_0\(1),
      I1 => end_transmission,
      I2 => \^begin_transmission_reg_0\(2),
      I3 => \^begin_transmission_reg_0\(0),
      I4 => \^begin_transmission_reg_0\(3),
      I5 => \^begin_transmission\,
      O => begin_transmission_i_1_n_0
    );
begin_transmission_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => begin_transmission_i_1_n_0,
      Q => \^begin_transmission\,
      R => rst
    );
done_gyro_latch_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0232"
    )
        port map (
      I0 => done_read,
      I1 => rst,
      I2 => done_gyro_latch,
      I3 => done_acl_latch,
      O => done_gyro_latch_reg
    );
done_init_gyro0_latch_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03332222"
    )
        port map (
      I0 => done_init,
      I1 => rst,
      I2 => done_init_gyro1_latch,
      I3 => done_init_acl_latch,
      I4 => done_init_gyro0_latch,
      O => done_init_gyro0_latch_reg
    );
\done_init_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFE00001000"
    )
        port map (
      I0 => \^begin_transmission_reg_0\(1),
      I1 => \^begin_transmission_reg_0\(2),
      I2 => \^begin_transmission_reg_0\(0),
      I3 => transfer_count(2),
      I4 => \^begin_transmission_reg_0\(3),
      I5 => done_init,
      O => \done_init_i_1__0_n_0\
    );
done_init_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \done_init_i_1__0_n_0\,
      Q => done_init,
      R => rst
    );
\done_read_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFF20000000"
    )
        port map (
      I0 => \^begin_transmission_reg_0\(1),
      I1 => \^begin_transmission_reg_0\(2),
      I2 => \^begin_transmission_reg_0\(0),
      I3 => end_transmission,
      I4 => \^begin_transmission_reg_0\(3),
      I5 => done_read,
      O => \done_read_i_1__0_n_0\
    );
done_read_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \done_read_i_1__0_n_0\,
      Q => done_read,
      R => rst
    );
\send_data[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB08C808"
    )
        port map (
      I0 => ADDRESS(0),
      I1 => \^begin_transmission_reg_0\(0),
      I2 => end_transmission,
      I3 => DATA(2),
      I4 => \^begin_transmission_reg_0\(2),
      O => \send_data[0]_i_1__0_n_0\
    );
\send_data[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB08C808"
    )
        port map (
      I0 => ADDRESS(1),
      I1 => \^begin_transmission_reg_0\(0),
      I2 => end_transmission,
      I3 => DATA(1),
      I4 => \^begin_transmission_reg_0\(2),
      O => \send_data[1]_i_1__0_n_0\
    );
\send_data[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB08C808"
    )
        port map (
      I0 => ADDRESS(2),
      I1 => \^begin_transmission_reg_0\(0),
      I2 => end_transmission,
      I3 => DATA(2),
      I4 => \^begin_transmission_reg_0\(2),
      O => \send_data[2]_i_1__0_n_0\
    );
\send_data[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB08C808"
    )
        port map (
      I0 => ADDRESS(7),
      I1 => \^begin_transmission_reg_0\(0),
      I2 => end_transmission,
      I3 => DATA(3),
      I4 => \^begin_transmission_reg_0\(2),
      O => \send_data[3]_i_1__0_n_0\
    );
\send_data[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9080"
    )
        port map (
      I0 => \^begin_transmission_reg_0\(0),
      I1 => end_transmission,
      I2 => DATA(5),
      I3 => \^begin_transmission_reg_0\(2),
      O => \send_data[4]_i_1__0_n_0\
    );
\send_data[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB08FB3B"
    )
        port map (
      I0 => ADDRESS(5),
      I1 => \^begin_transmission_reg_0\(0),
      I2 => end_transmission,
      I3 => DATA(5),
      I4 => \^begin_transmission_reg_0\(2),
      O => \send_data[5]_i_1__0_n_0\
    );
\send_data[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB08C808"
    )
        port map (
      I0 => ADDRESS(7),
      I1 => \^begin_transmission_reg_0\(0),
      I2 => end_transmission,
      I3 => DATA(7),
      I4 => \^begin_transmission_reg_0\(2),
      O => \send_data[6]_i_1__0_n_0\
    );
\send_data[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0019"
    )
        port map (
      I0 => \^begin_transmission_reg_0\(1),
      I1 => \^begin_transmission_reg_0\(0),
      I2 => \^begin_transmission_reg_0\(2),
      I3 => \^begin_transmission_reg_0\(3),
      O => \send_data[7]_i_1__1_n_0\
    );
\send_data[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CB08FB3B"
    )
        port map (
      I0 => ADDRESS(7),
      I1 => \^begin_transmission_reg_0\(0),
      I2 => end_transmission,
      I3 => DATA(7),
      I4 => \^begin_transmission_reg_0\(2),
      O => \send_data[7]_i_2__0_n_0\
    );
\send_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1__1_n_0\,
      D => \send_data[0]_i_1__0_n_0\,
      Q => \shift_register_reg[7]\(0),
      R => rst
    );
\send_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1__1_n_0\,
      D => \send_data[1]_i_1__0_n_0\,
      Q => \shift_register_reg[7]\(1),
      R => rst
    );
\send_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1__1_n_0\,
      D => \send_data[2]_i_1__0_n_0\,
      Q => \shift_register_reg[7]\(2),
      R => rst
    );
\send_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1__1_n_0\,
      D => \send_data[3]_i_1__0_n_0\,
      Q => \shift_register_reg[7]\(3),
      R => rst
    );
\send_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1__1_n_0\,
      D => \send_data[4]_i_1__0_n_0\,
      Q => \shift_register_reg[7]\(4),
      R => rst
    );
\send_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1__1_n_0\,
      D => \send_data[5]_i_1__0_n_0\,
      Q => \shift_register_reg[7]\(5),
      R => rst
    );
\send_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1__1_n_0\,
      D => \send_data[6]_i_1__0_n_0\,
      Q => \shift_register_reg[7]\(6),
      R => rst
    );
\send_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1__1_n_0\,
      D => \send_data[7]_i_2__0_n_0\,
      Q => \shift_register_reg[7]\(7),
      R => rst
    );
\transfer_count[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FC00000800"
    )
        port map (
      I0 => JB(0),
      I1 => \^begin_transmission_reg_0\(2),
      I2 => \^begin_transmission_reg_0\(1),
      I3 => \^begin_transmission_reg_0\(0),
      I4 => \^begin_transmission_reg_0\(3),
      I5 => transfer_count(0),
      O => \transfer_count[0]_i_1__0_n_0\
    );
\transfer_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F80"
    )
        port map (
      I0 => transfer_count(0),
      I1 => \^begin_transmission_reg_0\(2),
      I2 => \transfer_count[2]_i_2_n_0\,
      I3 => transfer_count(1),
      O => \transfer_count[1]_i_1_n_0\
    );
\transfer_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF8000"
    )
        port map (
      I0 => \^begin_transmission_reg_0\(2),
      I1 => transfer_count(0),
      I2 => transfer_count(1),
      I3 => \transfer_count[2]_i_2_n_0\,
      I4 => transfer_count(2),
      O => \transfer_count[2]_i_1_n_0\
    );
\transfer_count[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000803"
    )
        port map (
      I0 => JB(0),
      I1 => \^begin_transmission_reg_0\(2),
      I2 => \^begin_transmission_reg_0\(1),
      I3 => \^begin_transmission_reg_0\(0),
      I4 => \^begin_transmission_reg_0\(3),
      O => \transfer_count[2]_i_2_n_0\
    );
\transfer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \transfer_count[0]_i_1__0_n_0\,
      Q => transfer_count(0),
      R => rst
    );
\transfer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \transfer_count[1]_i_1_n_0\,
      Q => transfer_count(1),
      R => rst
    );
\transfer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \transfer_count[2]_i_1_n_0\,
      Q => transfer_count(2),
      R => rst
    );
\x_axis[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[0]\,
      O => \x_axis[0]_i_1__1_n_0\
    );
\x_axis[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[10]\,
      O => \x_axis[10]_i_1__1_n_0\
    );
\x_axis[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[11]\,
      O => \x_axis[11]_i_1__1_n_0\
    );
\x_axis[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[12]\,
      O => \x_axis[12]_i_1__1_n_0\
    );
\x_axis[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[13]\,
      O => \x_axis[13]_i_1__1_n_0\
    );
\x_axis[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002204"
    )
        port map (
      I0 => \^begin_transmission_reg_0\(3),
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \slv_reg0_reg[0]_rep\,
      I3 => \^begin_transmission_reg_0\(2),
      I4 => \^begin_transmission_reg_0\(0),
      O => \x_axis[14]_i_1__0_n_0\
    );
\x_axis[14]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[14]\,
      O => \x_axis[14]_i_2__0_n_0\
    );
\x_axis[15]_inv_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[15]\,
      O => \x_axis[15]_inv_i_1__0_n_0\
    );
\x_axis[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[1]\,
      O => \x_axis[1]_i_1__1_n_0\
    );
\x_axis[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[2]\,
      O => \x_axis[2]_i_1__1_n_0\
    );
\x_axis[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[3]\,
      O => \x_axis[3]_i_1__1_n_0\
    );
\x_axis[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[4]\,
      O => \x_axis[4]_i_1__1_n_0\
    );
\x_axis[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[5]\,
      O => \x_axis[5]_i_1__1_n_0\
    );
\x_axis[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[6]\,
      O => \x_axis[6]_i_1__1_n_0\
    );
\x_axis[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[7]\,
      O => \x_axis[7]_i_1__1_n_0\
    );
\x_axis[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[8]\,
      O => \x_axis[8]_i_1__1_n_0\
    );
\x_axis[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[9]\,
      O => \x_axis[9]_i_1__1_n_0\
    );
\x_axis_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \x_axis[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => rst
    );
\x_axis_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \x_axis[10]_i_1__1_n_0\,
      Q => \^q\(10),
      R => rst
    );
\x_axis_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \x_axis[11]_i_1__1_n_0\,
      Q => \^q\(11),
      R => rst
    );
\x_axis_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \x_axis[12]_i_1__1_n_0\,
      Q => \^q\(12),
      R => rst
    );
\x_axis_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \x_axis[13]_i_1__1_n_0\,
      Q => \^q\(13),
      R => rst
    );
\x_axis_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \x_axis[14]_i_2__0_n_0\,
      Q => \^q\(14),
      R => rst
    );
\x_axis_reg[15]_inv\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \x_axis[15]_inv_i_1__0_n_0\,
      Q => S(2),
      S => rst
    );
\x_axis_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \x_axis[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => rst
    );
\x_axis_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \x_axis[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => rst
    );
\x_axis_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \x_axis[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => rst
    );
\x_axis_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \x_axis[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => rst
    );
\x_axis_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \x_axis[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => rst
    );
\x_axis_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \x_axis[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => rst
    );
\x_axis_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \x_axis[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => rst
    );
\x_axis_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \x_axis[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => rst
    );
\x_axis_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \x_axis[9]_i_1__1_n_0\,
      Q => \^q\(9),
      R => rst
    );
\x_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => sum0_reg_1(3)
    );
\x_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => sum0_reg_1(2)
    );
\x_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => sum0_reg_1(1)
    );
\x_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => sum0_reg_1(0)
    );
\x_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => sum0_reg_0(3)
    );
\x_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => sum0_reg_0(2)
    );
\x_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => sum0_reg_0(1)
    );
\x_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => sum0_reg_0(0)
    );
\x_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => S(1)
    );
\x_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => S(0)
    );
x_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => sum0_reg_2(1)
    );
x_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => sum0_reg_2(0)
    );
\x_raw_gyro[0]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \x_raw_gyro[0]\(0)
    );
\y_axis[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[16]\,
      O => \y_axis[0]_i_1__0_n_0\
    );
\y_axis[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[26]\,
      O => \y_axis[10]_i_1__0_n_0\
    );
\y_axis[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[27]\,
      O => \y_axis[11]_i_1__0_n_0\
    );
\y_axis[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[28]\,
      O => \y_axis[12]_i_1__0_n_0\
    );
\y_axis[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[29]\,
      O => \y_axis[13]_i_1__0_n_0\
    );
\y_axis[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[30]\,
      O => \y_axis[14]_i_1__0_n_0\
    );
\y_axis[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[31]\,
      O => \y_axis[15]_i_1__0_n_0\
    );
\y_axis[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[17]\,
      O => \y_axis[1]_i_1__0_n_0\
    );
\y_axis[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[18]\,
      O => \y_axis[2]_i_1__0_n_0\
    );
\y_axis[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[19]\,
      O => \y_axis[3]_i_1__0_n_0\
    );
\y_axis[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[20]\,
      O => \y_axis[4]_i_1__0_n_0\
    );
\y_axis[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[21]\,
      O => \y_axis[5]_i_1__0_n_0\
    );
\y_axis[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[22]\,
      O => \y_axis[6]_i_1__0_n_0\
    );
\y_axis[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[23]\,
      O => \y_axis[7]_i_1__0_n_0\
    );
\y_axis[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[24]\,
      O => \y_axis[8]_i_1__0_n_0\
    );
\y_axis[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[25]\,
      O => \y_axis[9]_i_1__0_n_0\
    );
\y_axis_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \y_axis[0]_i_1__0_n_0\,
      Q => \^sum0_reg\(0),
      R => rst
    );
\y_axis_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \y_axis[10]_i_1__0_n_0\,
      Q => \^sum0_reg\(10),
      R => rst
    );
\y_axis_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \y_axis[11]_i_1__0_n_0\,
      Q => \^sum0_reg\(11),
      R => rst
    );
\y_axis_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \y_axis[12]_i_1__0_n_0\,
      Q => \^sum0_reg\(12),
      R => rst
    );
\y_axis_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \y_axis[13]_i_1__0_n_0\,
      Q => \^sum0_reg\(13),
      R => rst
    );
\y_axis_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \y_axis[14]_i_1__0_n_0\,
      Q => \^sum0_reg\(14),
      R => rst
    );
\y_axis_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \y_axis[15]_i_1__0_n_0\,
      Q => \^sum0_reg\(15),
      R => rst
    );
\y_axis_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \y_axis[1]_i_1__0_n_0\,
      Q => \^sum0_reg\(1),
      R => rst
    );
\y_axis_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \y_axis[2]_i_1__0_n_0\,
      Q => \^sum0_reg\(2),
      R => rst
    );
\y_axis_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \y_axis[3]_i_1__0_n_0\,
      Q => \^sum0_reg\(3),
      R => rst
    );
\y_axis_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \y_axis[4]_i_1__0_n_0\,
      Q => \^sum0_reg\(4),
      R => rst
    );
\y_axis_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \y_axis[5]_i_1__0_n_0\,
      Q => \^sum0_reg\(5),
      R => rst
    );
\y_axis_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \y_axis[6]_i_1__0_n_0\,
      Q => \^sum0_reg\(6),
      R => rst
    );
\y_axis_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \y_axis[7]_i_1__0_n_0\,
      Q => \^sum0_reg\(7),
      R => rst
    );
\y_axis_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \y_axis[8]_i_1__0_n_0\,
      Q => \^sum0_reg\(8),
      R => rst
    );
\y_axis_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \y_axis[9]_i_1__0_n_0\,
      Q => \^sum0_reg\(9),
      R => rst
    );
y_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sum0_reg\(2),
      O => sum0_reg_3(1)
    );
y_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sum0_reg\(1),
      O => sum0_reg_3(0)
    );
\y_raw_gyro[0]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sum0_reg\(0),
      O => \y_raw_gyro[0]\(0)
    );
\z_axis[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[32]\,
      O => \z_axis[0]_i_1__0_n_0\
    );
\z_axis[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[42]\,
      O => \z_axis[10]_i_1__0_n_0\
    );
\z_axis[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[43]\,
      O => \z_axis[11]_i_1__0_n_0\
    );
\z_axis[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[44]\,
      O => \z_axis[12]_i_1__0_n_0\
    );
\z_axis[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[45]\,
      O => \z_axis[13]_i_1__0_n_0\
    );
\z_axis[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \axis_data_reg_n_0_[46]\,
      I1 => \slv_reg0_reg[0]_rep\,
      I2 => \^begin_transmission_reg_0\(1),
      O => \z_axis[14]_i_1__0_n_0\
    );
\z_axis[15]_inv_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \axis_data_reg_n_0_[47]\,
      I1 => \slv_reg0_reg[0]_rep\,
      I2 => \^begin_transmission_reg_0\(1),
      O => \z_axis[15]_inv_i_1__0_n_0\
    );
\z_axis[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[33]\,
      O => \z_axis[1]_i_1__0_n_0\
    );
\z_axis[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[34]\,
      O => \z_axis[2]_i_1__0_n_0\
    );
\z_axis[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[35]\,
      O => \z_axis[3]_i_1__0_n_0\
    );
\z_axis[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[36]\,
      O => \z_axis[4]_i_1__0_n_0\
    );
\z_axis[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[37]\,
      O => \z_axis[5]_i_1__0_n_0\
    );
\z_axis[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[38]\,
      O => \z_axis[6]_i_1__0_n_0\
    );
\z_axis[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[39]\,
      O => \z_axis[7]_i_1__0_n_0\
    );
\z_axis[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[40]\,
      O => \z_axis[8]_i_1__0_n_0\
    );
\z_axis[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep\,
      I1 => \^begin_transmission_reg_0\(1),
      I2 => \axis_data_reg_n_0_[41]\,
      O => \z_axis[9]_i_1__0_n_0\
    );
\z_axis_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \z_axis[0]_i_1__0_n_0\,
      Q => \^acc_reg\(0),
      R => rst
    );
\z_axis_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \z_axis[10]_i_1__0_n_0\,
      Q => \^acc_reg\(10),
      R => rst
    );
\z_axis_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \z_axis[11]_i_1__0_n_0\,
      Q => \^acc_reg\(11),
      R => rst
    );
\z_axis_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \z_axis[12]_i_1__0_n_0\,
      Q => \^acc_reg\(12),
      R => rst
    );
\z_axis_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \z_axis[13]_i_1__0_n_0\,
      Q => \^acc_reg\(13),
      R => rst
    );
\z_axis_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \z_axis[14]_i_1__0_n_0\,
      Q => \^acc_reg\(14),
      R => rst
    );
\z_axis_reg[15]_inv\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \z_axis[15]_inv_i_1__0_n_0\,
      Q => acc_reg_0(2),
      S => rst
    );
\z_axis_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \z_axis[1]_i_1__0_n_0\,
      Q => \^acc_reg\(1),
      R => rst
    );
\z_axis_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \z_axis[2]_i_1__0_n_0\,
      Q => \^acc_reg\(2),
      R => rst
    );
\z_axis_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \z_axis[3]_i_1__0_n_0\,
      Q => \^acc_reg\(3),
      R => rst
    );
\z_axis_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \z_axis[4]_i_1__0_n_0\,
      Q => \^acc_reg\(4),
      R => rst
    );
\z_axis_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \z_axis[5]_i_1__0_n_0\,
      Q => \^acc_reg\(5),
      R => rst
    );
\z_axis_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \z_axis[6]_i_1__0_n_0\,
      Q => \^acc_reg\(6),
      R => rst
    );
\z_axis_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \z_axis[7]_i_1__0_n_0\,
      Q => \^acc_reg\(7),
      R => rst
    );
\z_axis_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \z_axis[8]_i_1__0_n_0\,
      Q => \^acc_reg\(8),
      R => rst
    );
\z_axis_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \x_axis[14]_i_1__0_n_0\,
      D => \z_axis[9]_i_1__0_n_0\,
      Q => \^acc_reg\(9),
      R => rst
    );
\z_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^acc_reg\(8),
      O => acc_reg_2(3)
    );
\z_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^acc_reg\(7),
      O => acc_reg_2(2)
    );
\z_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^acc_reg\(6),
      O => acc_reg_2(1)
    );
\z_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^acc_reg\(5),
      O => acc_reg_2(0)
    );
\z_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^acc_reg\(12),
      O => acc_reg_1(3)
    );
\z_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^acc_reg\(11),
      O => acc_reg_1(2)
    );
\z_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^acc_reg\(10),
      O => acc_reg_1(1)
    );
\z_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^acc_reg\(9),
      O => acc_reg_1(0)
    );
\z_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^acc_reg\(14),
      O => acc_reg_0(1)
    );
\z_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^acc_reg\(13),
      O => acc_reg_0(0)
    );
z_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^acc_reg\(4),
      O => acc_reg_3(1)
    );
z_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^acc_reg\(1),
      O => acc_reg_3(0)
    );
\z_raw_gyro[0]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^acc_reg\(0),
      O => \z_raw_gyro[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0_spi_master_acl is
  port (
    \FSM_sequential_RxTxSTATE_reg[2]\ : out STD_LOGIC;
    done_init_acl : out STD_LOGIC;
    done_read : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done_init_acl_latch_reg : out STD_LOGIC;
    \DATA_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[31]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \y_reg[31]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    y : out STD_LOGIC_VECTOR ( 15 downto 0 );
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \shift_register_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rst : in STD_LOGIC;
    \STATE_reg[0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \STATE_reg[2]_0\ : in STD_LOGIC;
    \STATE_reg[1]_0\ : in STD_LOGIC;
    JA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg0_reg[0]_rep__0\ : in STD_LOGIC;
    \JA[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    done_init_gyro1_latch : in STD_LOGIC;
    done_init_acl_latch : in STD_LOGIC;
    done_init_gyro0_latch : in STD_LOGIC;
    end_transmission_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \recieved_data_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bluetooth_demo_sensor_fusion_axi_0_0_spi_master_acl : entity is "spi_master_acl";
end bluetooth_demo_sensor_fusion_axi_0_0_spi_master_acl;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0_spi_master_acl is
  signal ADDRESS : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ADDRESS[5]_i_1_n_0\ : STD_LOGIC;
  signal \ADDRESS[5]_i_2_n_0\ : STD_LOGIC;
  signal \ADDRESS[5]_i_3_n_0\ : STD_LOGIC;
  signal DATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \DATA[0]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[2]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[3]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[4]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[5]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[6]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[7]_i_1_n_0\ : STD_LOGIC;
  signal \DATA[7]_i_2_n_0\ : STD_LOGIC;
  signal \^data_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \PREV_STATE[0]_i_1_n_0\ : STD_LOGIC;
  signal \PREV_STATE[1]_i_1_n_0\ : STD_LOGIC;
  signal \PREV_STATE[1]_i_2_n_0\ : STD_LOGIC;
  signal \PREV_STATE_reg_n_0_[0]\ : STD_LOGIC;
  signal \PREV_STATE_reg_n_0_[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal STATE : STD_LOGIC;
  signal \STATE[0]_i_1_n_0\ : STD_LOGIC;
  signal \STATE[0]_i_2_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_1_n_0\ : STD_LOGIC;
  signal \STATE[1]_i_2_n_0\ : STD_LOGIC;
  signal \STATE[2]_i_1_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_2_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_3_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_4_n_0\ : STD_LOGIC;
  signal \STATE[3]_i_5_n_0\ : STD_LOGIC;
  signal axis_data : STD_LOGIC_VECTOR ( 47 downto 7 );
  signal \axis_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[24]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[25]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[26]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[27]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[28]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[29]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[30]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[31]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[32]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[34]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[35]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[36]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[37]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[38]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[39]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[40]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[41]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[42]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[43]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[44]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[45]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[46]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[47]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \axis_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \^done_init_acl\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal send_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \send_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \send_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \transfer_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \transfer_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \transfer_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \transfer_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \transfer_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \transfer_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \transfer_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \transfer_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \transfer_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \x_axis[0]_i_1_n_0\ : STD_LOGIC;
  signal \x_axis[10]_i_1_n_0\ : STD_LOGIC;
  signal \x_axis[11]_i_1_n_0\ : STD_LOGIC;
  signal \x_axis[12]_i_1_n_0\ : STD_LOGIC;
  signal \x_axis[13]_i_1_n_0\ : STD_LOGIC;
  signal \x_axis[14]_i_1_n_0\ : STD_LOGIC;
  signal \x_axis[15]_i_1_n_0\ : STD_LOGIC;
  signal \x_axis[1]_i_1_n_0\ : STD_LOGIC;
  signal \x_axis[2]_i_1_n_0\ : STD_LOGIC;
  signal \x_axis[3]_i_1_n_0\ : STD_LOGIC;
  signal \x_axis[4]_i_1_n_0\ : STD_LOGIC;
  signal \x_axis[5]_i_1_n_0\ : STD_LOGIC;
  signal \x_axis[6]_i_1_n_0\ : STD_LOGIC;
  signal \x_axis[7]_i_1_n_0\ : STD_LOGIC;
  signal \x_axis[8]_i_1_n_0\ : STD_LOGIC;
  signal \x_axis[9]_i_1_n_0\ : STD_LOGIC;
  signal \x_raw_acl[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \x_raw_acl[13]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \x_raw_acl[13]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \x_raw_acl[13]_INST_0_n_2\ : STD_LOGIC;
  signal \x_raw_acl[13]_INST_0_n_3\ : STD_LOGIC;
  signal \x_raw_acl[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \x_raw_acl[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \x_raw_acl[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \x_raw_acl[1]_INST_0_n_0\ : STD_LOGIC;
  signal \x_raw_acl[1]_INST_0_n_1\ : STD_LOGIC;
  signal \x_raw_acl[1]_INST_0_n_2\ : STD_LOGIC;
  signal \x_raw_acl[1]_INST_0_n_3\ : STD_LOGIC;
  signal \x_raw_acl[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \x_raw_acl[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \x_raw_acl[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \x_raw_acl[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \x_raw_acl[5]_INST_0_n_0\ : STD_LOGIC;
  signal \x_raw_acl[5]_INST_0_n_1\ : STD_LOGIC;
  signal \x_raw_acl[5]_INST_0_n_2\ : STD_LOGIC;
  signal \x_raw_acl[5]_INST_0_n_3\ : STD_LOGIC;
  signal \x_raw_acl[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \x_raw_acl[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \x_raw_acl[9]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \x_raw_acl[9]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \x_raw_acl[9]_INST_0_n_0\ : STD_LOGIC;
  signal \x_raw_acl[9]_INST_0_n_1\ : STD_LOGIC;
  signal \x_raw_acl[9]_INST_0_n_2\ : STD_LOGIC;
  signal \x_raw_acl[9]_INST_0_n_3\ : STD_LOGIC;
  signal \y_axis[0]_i_1_n_0\ : STD_LOGIC;
  signal \y_axis[10]_i_1_n_0\ : STD_LOGIC;
  signal \y_axis[11]_i_1_n_0\ : STD_LOGIC;
  signal \y_axis[12]_i_1_n_0\ : STD_LOGIC;
  signal \y_axis[13]_i_1_n_0\ : STD_LOGIC;
  signal \y_axis[14]_i_1_n_0\ : STD_LOGIC;
  signal \y_axis[15]_i_1_n_0\ : STD_LOGIC;
  signal \y_axis[1]_i_1_n_0\ : STD_LOGIC;
  signal \y_axis[2]_i_1_n_0\ : STD_LOGIC;
  signal \y_axis[3]_i_1_n_0\ : STD_LOGIC;
  signal \y_axis[4]_i_1_n_0\ : STD_LOGIC;
  signal \y_axis[5]_i_1_n_0\ : STD_LOGIC;
  signal \y_axis[6]_i_1_n_0\ : STD_LOGIC;
  signal \y_axis[7]_i_1_n_0\ : STD_LOGIC;
  signal \y_axis[8]_i_1_n_0\ : STD_LOGIC;
  signal \y_axis[9]_i_1_n_0\ : STD_LOGIC;
  signal \y_raw_acl[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \y_raw_acl[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \y_raw_acl[0]_INST_0_n_0\ : STD_LOGIC;
  signal \y_raw_acl[0]_INST_0_n_1\ : STD_LOGIC;
  signal \y_raw_acl[0]_INST_0_n_2\ : STD_LOGIC;
  signal \y_raw_acl[0]_INST_0_n_3\ : STD_LOGIC;
  signal \y_raw_acl[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \y_raw_acl[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \y_raw_acl[12]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \y_raw_acl[12]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \y_raw_acl[12]_INST_0_n_1\ : STD_LOGIC;
  signal \y_raw_acl[12]_INST_0_n_2\ : STD_LOGIC;
  signal \y_raw_acl[12]_INST_0_n_3\ : STD_LOGIC;
  signal \y_raw_acl[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \y_raw_acl[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \y_raw_acl[4]_INST_0_n_0\ : STD_LOGIC;
  signal \y_raw_acl[4]_INST_0_n_1\ : STD_LOGIC;
  signal \y_raw_acl[4]_INST_0_n_2\ : STD_LOGIC;
  signal \y_raw_acl[4]_INST_0_n_3\ : STD_LOGIC;
  signal \y_raw_acl[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \y_raw_acl[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \y_raw_acl[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \y_raw_acl[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \y_raw_acl[8]_INST_0_n_0\ : STD_LOGIC;
  signal \y_raw_acl[8]_INST_0_n_1\ : STD_LOGIC;
  signal \y_raw_acl[8]_INST_0_n_2\ : STD_LOGIC;
  signal \y_raw_acl[8]_INST_0_n_3\ : STD_LOGIC;
  signal \^y_reg[31]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^y_reg[31]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \z_axis[0]_i_1_n_0\ : STD_LOGIC;
  signal \z_axis[0]_i_2_n_0\ : STD_LOGIC;
  signal \z_axis[10]_i_1_n_0\ : STD_LOGIC;
  signal \z_axis[11]_i_1_n_0\ : STD_LOGIC;
  signal \z_axis[12]_i_1_n_0\ : STD_LOGIC;
  signal \z_axis[13]_i_1_n_0\ : STD_LOGIC;
  signal \z_axis[14]_i_1_n_0\ : STD_LOGIC;
  signal \z_axis[15]_inv_i_1_n_0\ : STD_LOGIC;
  signal \z_axis[1]_i_1_n_0\ : STD_LOGIC;
  signal \z_axis[2]_i_1_n_0\ : STD_LOGIC;
  signal \z_axis[3]_i_1_n_0\ : STD_LOGIC;
  signal \z_axis[4]_i_1_n_0\ : STD_LOGIC;
  signal \z_axis[5]_i_1_n_0\ : STD_LOGIC;
  signal \z_axis[6]_i_1_n_0\ : STD_LOGIC;
  signal \z_axis[7]_i_1_n_0\ : STD_LOGIC;
  signal \z_axis[8]_i_1_n_0\ : STD_LOGIC;
  signal \z_axis[9]_i_1_n_0\ : STD_LOGIC;
  signal \z_axis_reg[15]_inv_n_0\ : STD_LOGIC;
  signal z_raw : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \z_raw_acl[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \z_raw_acl[13]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \z_raw_acl[13]_INST_0_n_2\ : STD_LOGIC;
  signal \z_raw_acl[13]_INST_0_n_3\ : STD_LOGIC;
  signal \z_raw_acl[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \z_raw_acl[1]_INST_0_n_0\ : STD_LOGIC;
  signal \z_raw_acl[1]_INST_0_n_1\ : STD_LOGIC;
  signal \z_raw_acl[1]_INST_0_n_2\ : STD_LOGIC;
  signal \z_raw_acl[1]_INST_0_n_3\ : STD_LOGIC;
  signal \z_raw_acl[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \z_raw_acl[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \z_raw_acl[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \z_raw_acl[5]_INST_0_n_0\ : STD_LOGIC;
  signal \z_raw_acl[5]_INST_0_n_1\ : STD_LOGIC;
  signal \z_raw_acl[5]_INST_0_n_2\ : STD_LOGIC;
  signal \z_raw_acl[5]_INST_0_n_3\ : STD_LOGIC;
  signal \z_raw_acl[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \z_raw_acl[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \z_raw_acl[9]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \z_raw_acl[9]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \z_raw_acl[9]_INST_0_n_0\ : STD_LOGIC;
  signal \z_raw_acl[9]_INST_0_n_1\ : STD_LOGIC;
  signal \z_raw_acl[9]_INST_0_n_2\ : STD_LOGIC;
  signal \z_raw_acl[9]_INST_0_n_3\ : STD_LOGIC;
  signal \NLW_x_raw_acl[13]_INST_0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_raw_acl[13]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_raw_acl[12]_INST_0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z_raw_acl[13]_INST_0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z_raw_acl[13]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ADDRESS[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ADDRESS[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ADDRESS[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \DATA[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \DATA[2]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \DATA[3]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \DATA[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \DATA[5]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \DATA[6]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \DATA[7]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \PREV_STATE[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \PREV_STATE[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \STATE[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \STATE[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \STATE[3]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \STATE[3]_i_5\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \axis_data[40]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \axis_data[41]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \axis_data[42]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \axis_data[43]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \axis_data[44]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \axis_data[45]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \axis_data[46]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \axis_data[47]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \send_data[0]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \send_data[4]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \send_data[6]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \send_data[7]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \transfer_count[0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \transfer_count[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \transfer_count[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \transfer_count[3]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \transfer_count[3]_i_3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \x_axis[0]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \x_axis[10]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \x_axis[11]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \x_axis[12]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \x_axis[13]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \x_axis[14]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \x_axis[15]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \x_axis[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \x_axis[2]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \x_axis[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \x_axis[4]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \x_axis[5]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \x_axis[6]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \x_axis[7]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \x_axis[8]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \x_axis[9]_i_1\ : label is "soft_lutpair114";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \x_raw_acl[13]_INST_0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_raw_acl[1]_INST_0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_raw_acl[5]_INST_0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \x_raw_acl[9]_INST_0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \y_axis[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \y_axis[10]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \y_axis[11]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \y_axis[12]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \y_axis[13]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \y_axis[14]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \y_axis[15]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \y_axis[1]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \y_axis[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \y_axis[3]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \y_axis[4]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \y_axis[5]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \y_axis[6]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \y_axis[7]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \y_axis[8]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \y_axis[9]_i_1\ : label is "soft_lutpair113";
  attribute METHODOLOGY_DRC_VIOS of \y_raw_acl[0]_INST_0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y_raw_acl[12]_INST_0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y_raw_acl[4]_INST_0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \y_raw_acl[8]_INST_0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \z_axis[0]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \z_axis[10]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \z_axis[11]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \z_axis[12]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \z_axis[13]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \z_axis[14]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \z_axis[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \z_axis[2]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \z_axis[3]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \z_axis[4]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \z_axis[5]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \z_axis[6]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \z_axis[7]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \z_axis[8]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \z_axis[9]_i_1\ : label is "soft_lutpair129";
  attribute METHODOLOGY_DRC_VIOS of \z_raw_acl[13]_INST_0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z_raw_acl[1]_INST_0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z_raw_acl[5]_INST_0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \z_raw_acl[9]_INST_0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \DATA_reg[0]_0\(0) <= \^data_reg[0]_0\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  done_init_acl <= \^done_init_acl\;
  \y_reg[31]\(15 downto 0) <= \^y_reg[31]\(15 downto 0);
  \y_reg[31]_0\(15 downto 0) <= \^y_reg[31]_0\(15 downto 0);
\ADDRESS[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA28"
    )
        port map (
      I0 => \^q\(0),
      I1 => \transfer_count_reg_n_0_[1]\,
      I2 => \transfer_count_reg_n_0_[2]\,
      I3 => \transfer_count_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\ADDRESS[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30AA3CAA"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep__0\,
      I1 => \transfer_count_reg_n_0_[1]\,
      I2 => \transfer_count_reg_n_0_[2]\,
      I3 => \^q\(0),
      I4 => \transfer_count_reg_n_0_[0]\,
      O => p_1_in(1)
    );
\ADDRESS[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAA0CAA"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep__0\,
      I1 => \transfer_count_reg_n_0_[2]\,
      I2 => \transfer_count_reg_n_0_[0]\,
      I3 => \^q\(0),
      I4 => \transfer_count_reg_n_0_[1]\,
      O => p_1_in(2)
    );
\ADDRESS[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAA00AA"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep__0\,
      I1 => \transfer_count_reg_n_0_[1]\,
      I2 => \transfer_count_reg_n_0_[0]\,
      I3 => \^q\(0),
      I4 => \transfer_count_reg_n_0_[2]\,
      O => p_1_in(3)
    );
\ADDRESS[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0828002008280828"
    )
        port map (
      I0 => \ADDRESS[5]_i_3_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^data_reg[0]_0\(0),
      I4 => \JA[5]\(0),
      I5 => \slv_reg0_reg[0]_rep__0\,
      O => \ADDRESS[5]_i_1_n_0\
    );
\ADDRESS[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \ADDRESS[5]_i_2_n_0\
    );
\ADDRESS[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \ADDRESS[5]_i_3_n_0\
    );
\ADDRESS_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ADDRESS[5]_i_1_n_0\,
      D => p_1_in(0),
      Q => ADDRESS(0),
      R => rst
    );
\ADDRESS_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ADDRESS[5]_i_1_n_0\,
      D => p_1_in(1),
      Q => ADDRESS(1),
      R => rst
    );
\ADDRESS_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ADDRESS[5]_i_1_n_0\,
      D => p_1_in(2),
      Q => ADDRESS(2),
      R => rst
    );
\ADDRESS_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ADDRESS[5]_i_1_n_0\,
      D => p_1_in(3),
      Q => ADDRESS(3),
      R => rst
    );
\ADDRESS_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ADDRESS[5]_i_1_n_0\,
      D => \ADDRESS[5]_i_2_n_0\,
      Q => ADDRESS(5),
      R => rst
    );
\DATA[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5CFC5C0C"
    )
        port map (
      I0 => \transfer_count_reg_n_0_[1]\,
      I1 => \slv_reg0_reg[0]_rep__0\,
      I2 => \^q\(0),
      I3 => \transfer_count_reg_n_0_[0]\,
      I4 => \transfer_count_reg_n_0_[2]\,
      O => \DATA[0]_i_1_n_0\
    );
\DATA[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5C0C0CFC"
    )
        port map (
      I0 => \transfer_count_reg_n_0_[2]\,
      I1 => \slv_reg0_reg[0]_rep__0\,
      I2 => \^q\(0),
      I3 => \transfer_count_reg_n_0_[1]\,
      I4 => \transfer_count_reg_n_0_[0]\,
      O => \DATA[2]_i_1_n_0\
    );
\DATA[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30AA3FAA"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep__0\,
      I1 => \transfer_count_reg_n_0_[2]\,
      I2 => \transfer_count_reg_n_0_[1]\,
      I3 => \^q\(0),
      I4 => \transfer_count_reg_n_0_[0]\,
      O => \DATA[3]_i_1_n_0\
    );
\DATA[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4AFF4A00"
    )
        port map (
      I0 => \transfer_count_reg_n_0_[2]\,
      I1 => \transfer_count_reg_n_0_[1]\,
      I2 => \transfer_count_reg_n_0_[0]\,
      I3 => \^q\(0),
      I4 => \slv_reg0_reg[0]_rep__0\,
      O => \DATA[4]_i_1_n_0\
    );
\DATA[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \transfer_count_reg_n_0_[0]\,
      I1 => \transfer_count_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => \slv_reg0_reg[0]_rep__0\,
      O => \DATA[5]_i_1_n_0\
    );
\DATA[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22E2"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep__0\,
      I1 => \^q\(0),
      I2 => \transfer_count_reg_n_0_[1]\,
      I3 => \transfer_count_reg_n_0_[0]\,
      O => \DATA[6]_i_1_n_0\
    );
\DATA[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000500030000"
    )
        port map (
      I0 => \^data_reg[0]_0\(0),
      I1 => \slv_reg0_reg[0]_rep__0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \DATA[7]_i_1_n_0\
    );
\DATA[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F044F0"
    )
        port map (
      I0 => \transfer_count_reg_n_0_[0]\,
      I1 => \transfer_count_reg_n_0_[1]\,
      I2 => \slv_reg0_reg[0]_rep__0\,
      I3 => \^q\(0),
      I4 => \transfer_count_reg_n_0_[2]\,
      O => \DATA[7]_i_2_n_0\
    );
\DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \DATA[7]_i_1_n_0\,
      D => \DATA[0]_i_1_n_0\,
      Q => DATA(0),
      R => rst
    );
\DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \DATA[7]_i_1_n_0\,
      D => p_1_in(2),
      Q => DATA(1),
      R => rst
    );
\DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \DATA[7]_i_1_n_0\,
      D => \DATA[2]_i_1_n_0\,
      Q => DATA(2),
      R => rst
    );
\DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \DATA[7]_i_1_n_0\,
      D => \DATA[3]_i_1_n_0\,
      Q => DATA(3),
      R => rst
    );
\DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \DATA[7]_i_1_n_0\,
      D => \DATA[4]_i_1_n_0\,
      Q => DATA(4),
      R => rst
    );
\DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \DATA[7]_i_1_n_0\,
      D => \DATA[5]_i_1_n_0\,
      Q => DATA(5),
      R => rst
    );
\DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \DATA[7]_i_1_n_0\,
      D => \DATA[6]_i_1_n_0\,
      Q => DATA(6),
      R => rst
    );
\DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \DATA[7]_i_1_n_0\,
      D => \DATA[7]_i_2_n_0\,
      Q => DATA(7),
      R => rst
    );
\PREV_STATE[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^q\(1),
      I1 => \PREV_STATE[1]_i_2_n_0\,
      I2 => \PREV_STATE_reg_n_0_[0]\,
      O => \PREV_STATE[0]_i_1_n_0\
    );
\PREV_STATE[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep__0\,
      I1 => \^q\(1),
      I2 => \PREV_STATE[1]_i_2_n_0\,
      I3 => \PREV_STATE_reg_n_0_[1]\,
      O => \PREV_STATE[1]_i_1_n_0\
    );
\PREV_STATE[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000064660000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \JA[5]\(0),
      I3 => \slv_reg0_reg[0]_rep__0\,
      I4 => \ADDRESS[5]_i_3_n_0\,
      I5 => rst,
      O => \PREV_STATE[1]_i_2_n_0\
    );
\PREV_STATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \PREV_STATE[0]_i_1_n_0\,
      Q => \PREV_STATE_reg_n_0_[0]\,
      R => '0'
    );
\PREV_STATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \PREV_STATE[1]_i_1_n_0\,
      Q => \PREV_STATE_reg_n_0_[1]\,
      R => '0'
    );
\STATE[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000080F"
    )
        port map (
      I0 => \PREV_STATE_reg_n_0_[0]\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \STATE[0]_i_2_n_0\,
      O => \STATE[0]_i_1_n_0\
    );
\STATE[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F00000F0F1F11"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[0]_0\(0),
      I2 => \^q\(0),
      I3 => \slv_reg0_reg[0]_rep__0\,
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \STATE[0]_i_2_n_0\
    );
\STATE[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \STATE[1]_i_2_n_0\,
      O => \STATE[1]_i_1_n_0\
    );
\STATE[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33F833F833083338"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep__0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \PREV_STATE_reg_n_0_[0]\,
      I5 => \PREV_STATE_reg_n_0_[1]\,
      O => \STATE[1]_i_2_n_0\
    );
\STATE[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F388"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \STATE[2]_i_1_n_0\
    );
\STATE[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFF3BFB00000808"
    )
        port map (
      I0 => \STATE[3]_i_3_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \STATE[3]_i_4_n_0\,
      O => STATE
    );
\STATE[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \STATE[3]_i_2_n_0\
    );
\STATE[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB8B"
    )
        port map (
      I0 => JA(0),
      I1 => \STATE[3]_i_5_n_0\,
      I2 => \slv_reg0_reg[0]_rep__0\,
      I3 => \JA[5]\(0),
      O => \STATE[3]_i_3_n_0\
    );
\STATE[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFEF2C0020E"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep__0\,
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => end_transmission_reg,
      O => \STATE[3]_i_4_n_0\
    );
\STATE[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC10"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \STATE[3]_i_5_n_0\
    );
\STATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => STATE,
      D => \STATE[0]_i_1_n_0\,
      Q => \^q\(0),
      R => rst
    );
\STATE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => STATE,
      D => \STATE[1]_i_1_n_0\,
      Q => \^q\(1),
      R => rst
    );
\STATE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => STATE,
      D => \STATE[2]_i_1_n_0\,
      Q => \^q\(2),
      R => rst
    );
\STATE_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => STATE,
      D => \STATE[3]_i_2_n_0\,
      Q => \^q\(3),
      R => rst
    );
\axis_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010105000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \slv_reg0_reg[0]_rep__0\,
      I2 => \^q\(2),
      I3 => end_transmission_reg,
      I4 => \^q\(3),
      I5 => \^q\(1),
      O => axis_data(15)
    );
\axis_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044000000000500"
    )
        port map (
      I0 => \^q\(2),
      I1 => end_transmission_reg,
      I2 => \slv_reg0_reg[0]_rep__0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => axis_data(23)
    );
\axis_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040450000"
    )
        port map (
      I0 => \^q\(2),
      I1 => end_transmission_reg,
      I2 => \^q\(3),
      I3 => \slv_reg0_reg[0]_rep__0\,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => axis_data(31)
    );
\axis_data[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0000000000030"
    )
        port map (
      I0 => end_transmission_reg,
      I1 => \slv_reg0_reg[0]_rep__0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^q\(0),
      O => axis_data(39)
    );
\axis_data[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep__0\,
      I1 => \^q\(1),
      I2 => \recieved_data_reg[7]\(0),
      O => p_0_in(8)
    );
\axis_data[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep__0\,
      I1 => \^q\(1),
      I2 => \recieved_data_reg[7]\(1),
      O => p_0_in(9)
    );
\axis_data[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep__0\,
      I1 => \^q\(1),
      I2 => \recieved_data_reg[7]\(2),
      O => p_0_in(10)
    );
\axis_data[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep__0\,
      I1 => \^q\(1),
      I2 => \recieved_data_reg[7]\(3),
      O => p_0_in(11)
    );
\axis_data[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep__0\,
      I1 => \^q\(1),
      I2 => \recieved_data_reg[7]\(4),
      O => p_0_in(12)
    );
\axis_data[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep__0\,
      I1 => \^q\(1),
      I2 => \recieved_data_reg[7]\(5),
      O => p_0_in(13)
    );
\axis_data[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep__0\,
      I1 => \^q\(1),
      I2 => \recieved_data_reg[7]\(6),
      O => p_0_in(14)
    );
\axis_data[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010150000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \slv_reg0_reg[0]_rep__0\,
      I2 => \^q\(3),
      I3 => end_transmission_reg,
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => axis_data(47)
    );
\axis_data[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[0]_rep__0\,
      I1 => \^q\(1),
      I2 => \recieved_data_reg[7]\(7),
      O => p_0_in(15)
    );
\axis_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080200000002"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \slv_reg0_reg[0]_rep__0\,
      I5 => end_transmission_reg,
      O => axis_data(7)
    );
\axis_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => D(8),
      Q => \axis_data_reg_n_0_[0]\,
      R => rst
    );
\axis_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => p_0_in(10),
      Q => \axis_data_reg_n_0_[10]\,
      R => rst
    );
\axis_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => p_0_in(11),
      Q => \axis_data_reg_n_0_[11]\,
      R => rst
    );
\axis_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => p_0_in(12),
      Q => \axis_data_reg_n_0_[12]\,
      R => rst
    );
\axis_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => p_0_in(13),
      Q => \axis_data_reg_n_0_[13]\,
      R => rst
    );
\axis_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => p_0_in(14),
      Q => \axis_data_reg_n_0_[14]\,
      R => rst
    );
\axis_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => p_0_in(15),
      Q => \axis_data_reg_n_0_[15]\,
      R => rst
    );
\axis_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(23),
      D => D(8),
      Q => \axis_data_reg_n_0_[16]\,
      R => rst
    );
\axis_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(23),
      D => D(9),
      Q => \axis_data_reg_n_0_[17]\,
      R => rst
    );
\axis_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(23),
      D => D(10),
      Q => \axis_data_reg_n_0_[18]\,
      R => rst
    );
\axis_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(23),
      D => D(11),
      Q => \axis_data_reg_n_0_[19]\,
      R => rst
    );
\axis_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => D(9),
      Q => \axis_data_reg_n_0_[1]\,
      R => rst
    );
\axis_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(23),
      D => D(12),
      Q => \axis_data_reg_n_0_[20]\,
      R => rst
    );
\axis_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(23),
      D => D(13),
      Q => \axis_data_reg_n_0_[21]\,
      R => rst
    );
\axis_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(23),
      D => D(14),
      Q => \axis_data_reg_n_0_[22]\,
      R => rst
    );
\axis_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(23),
      D => D(15),
      Q => \axis_data_reg_n_0_[23]\,
      R => rst
    );
\axis_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(31),
      D => D(0),
      Q => \axis_data_reg_n_0_[24]\,
      R => rst
    );
\axis_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(31),
      D => D(1),
      Q => \axis_data_reg_n_0_[25]\,
      R => rst
    );
\axis_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(31),
      D => D(2),
      Q => \axis_data_reg_n_0_[26]\,
      R => rst
    );
\axis_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(31),
      D => D(3),
      Q => \axis_data_reg_n_0_[27]\,
      R => rst
    );
\axis_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(31),
      D => D(4),
      Q => \axis_data_reg_n_0_[28]\,
      R => rst
    );
\axis_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(31),
      D => D(5),
      Q => \axis_data_reg_n_0_[29]\,
      R => rst
    );
\axis_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => D(10),
      Q => \axis_data_reg_n_0_[2]\,
      R => rst
    );
\axis_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(31),
      D => D(6),
      Q => \axis_data_reg_n_0_[30]\,
      R => rst
    );
\axis_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(31),
      D => D(7),
      Q => \axis_data_reg_n_0_[31]\,
      R => rst
    );
\axis_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(39),
      D => D(8),
      Q => \axis_data_reg_n_0_[32]\,
      R => rst
    );
\axis_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(39),
      D => D(9),
      Q => \axis_data_reg_n_0_[33]\,
      R => rst
    );
\axis_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(39),
      D => D(10),
      Q => \axis_data_reg_n_0_[34]\,
      R => rst
    );
\axis_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(39),
      D => D(11),
      Q => \axis_data_reg_n_0_[35]\,
      R => rst
    );
\axis_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(39),
      D => D(12),
      Q => \axis_data_reg_n_0_[36]\,
      R => rst
    );
\axis_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(39),
      D => D(13),
      Q => \axis_data_reg_n_0_[37]\,
      R => rst
    );
\axis_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(39),
      D => D(14),
      Q => \axis_data_reg_n_0_[38]\,
      R => rst
    );
\axis_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(39),
      D => D(15),
      Q => \axis_data_reg_n_0_[39]\,
      R => rst
    );
\axis_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => D(11),
      Q => \axis_data_reg_n_0_[3]\,
      R => rst
    );
\axis_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(47),
      D => p_0_in(8),
      Q => \axis_data_reg_n_0_[40]\,
      R => rst
    );
\axis_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(47),
      D => p_0_in(9),
      Q => \axis_data_reg_n_0_[41]\,
      R => rst
    );
\axis_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(47),
      D => p_0_in(10),
      Q => \axis_data_reg_n_0_[42]\,
      R => rst
    );
\axis_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(47),
      D => p_0_in(11),
      Q => \axis_data_reg_n_0_[43]\,
      R => rst
    );
\axis_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(47),
      D => p_0_in(12),
      Q => \axis_data_reg_n_0_[44]\,
      R => rst
    );
\axis_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(47),
      D => p_0_in(13),
      Q => \axis_data_reg_n_0_[45]\,
      R => rst
    );
\axis_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(47),
      D => p_0_in(14),
      Q => \axis_data_reg_n_0_[46]\,
      R => rst
    );
\axis_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(47),
      D => p_0_in(15),
      Q => \axis_data_reg_n_0_[47]\,
      R => rst
    );
\axis_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => D(12),
      Q => \axis_data_reg_n_0_[4]\,
      R => rst
    );
\axis_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => D(13),
      Q => \axis_data_reg_n_0_[5]\,
      R => rst
    );
\axis_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => D(14),
      Q => \axis_data_reg_n_0_[6]\,
      R => rst
    );
\axis_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(7),
      D => D(15),
      Q => \axis_data_reg_n_0_[7]\,
      R => rst
    );
\axis_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => p_0_in(8),
      Q => \axis_data_reg_n_0_[8]\,
      R => rst
    );
\axis_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axis_data(15),
      D => p_0_in(9),
      Q => \axis_data_reg_n_0_[9]\,
      R => rst
    );
begin_transmission_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \STATE_reg[0]_0\,
      Q => \FSM_sequential_RxTxSTATE_reg[2]\,
      R => rst
    );
done_init_acl_latch_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03223322"
    )
        port map (
      I0 => \^done_init_acl\,
      I1 => rst,
      I2 => done_init_gyro1_latch,
      I3 => done_init_acl_latch,
      I4 => done_init_gyro0_latch,
      O => done_init_acl_latch_reg
    );
done_init_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \STATE_reg[2]_0\,
      Q => \^done_init_acl\,
      R => rst
    );
done_read_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \STATE_reg[1]_0\,
      Q => done_read,
      R => rst
    );
\send_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33B800B888CC8800"
    )
        port map (
      I0 => DATA(0),
      I1 => \^q\(2),
      I2 => \transfer_count[3]_i_3_n_0\,
      I3 => end_transmission_reg,
      I4 => ADDRESS(0),
      I5 => \send_data[0]_i_2_n_0\,
      O => send_data(0)
    );
\send_data[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \send_data[0]_i_2_n_0\
    );
\send_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B080808BF8CB380"
    )
        port map (
      I0 => DATA(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => ADDRESS(1),
      I5 => end_transmission_reg,
      O => send_data(1)
    );
\send_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EC80CC822080008"
    )
        port map (
      I0 => ADDRESS(2),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => end_transmission_reg,
      I4 => \^q\(1),
      I5 => DATA(2),
      O => send_data(2)
    );
\send_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B080808BF8CB380"
    )
        port map (
      I0 => DATA(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => ADDRESS(3),
      I5 => end_transmission_reg,
      O => send_data(3)
    );
\send_data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => DATA(4),
      I1 => \^q\(2),
      I2 => end_transmission_reg,
      I3 => \^q\(0),
      O => send_data(4)
    );
\send_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7766AF0F1100AF0F"
    )
        port map (
      I0 => end_transmission_reg,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => ADDRESS(5),
      I4 => \^q\(2),
      I5 => DATA(5),
      O => send_data(5)
    );
\send_data[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => DATA(6),
      I1 => \^q\(2),
      I2 => end_transmission_reg,
      I3 => \^q\(0),
      O => send_data(6)
    );
\send_data[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"004B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \send_data[7]_i_1_n_0\
    );
\send_data[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"280028FF"
    )
        port map (
      I0 => DATA(7),
      I1 => \^q\(0),
      I2 => end_transmission_reg,
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => send_data(7)
    );
\send_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1_n_0\,
      D => send_data(0),
      Q => \shift_register_reg[7]\(0),
      R => rst
    );
\send_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1_n_0\,
      D => send_data(1),
      Q => \shift_register_reg[7]\(1),
      R => rst
    );
\send_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1_n_0\,
      D => send_data(2),
      Q => \shift_register_reg[7]\(2),
      R => rst
    );
\send_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1_n_0\,
      D => send_data(3),
      Q => \shift_register_reg[7]\(3),
      R => rst
    );
\send_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1_n_0\,
      D => send_data(4),
      Q => \shift_register_reg[7]\(4),
      R => rst
    );
\send_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1_n_0\,
      D => send_data(5),
      Q => \shift_register_reg[7]\(5),
      R => rst
    );
\send_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1_n_0\,
      D => send_data(6),
      Q => \shift_register_reg[7]\(6),
      R => rst
    );
\send_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \send_data[7]_i_1_n_0\,
      D => send_data(7),
      Q => \shift_register_reg[7]\(7),
      R => rst
    );
\transfer_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \transfer_count_reg_n_0_[0]\,
      O => \transfer_count[0]_i_1_n_0\
    );
\transfer_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \transfer_count_reg_n_0_[0]\,
      I1 => \transfer_count_reg_n_0_[1]\,
      I2 => \^q\(2),
      O => \transfer_count[1]_i_1_n_0\
    );
\transfer_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => \transfer_count_reg_n_0_[1]\,
      I1 => \transfer_count_reg_n_0_[0]\,
      I2 => \transfer_count_reg_n_0_[2]\,
      I3 => \^q\(2),
      O => \transfer_count[2]_i_1_n_0\
    );
\transfer_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000200000000F"
    )
        port map (
      I0 => JA(0),
      I1 => \transfer_count[3]_i_3_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \transfer_count[3]_i_1_n_0\
    );
\transfer_count[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \transfer_count_reg_n_0_[2]\,
      I2 => \transfer_count_reg_n_0_[0]\,
      I3 => \transfer_count_reg_n_0_[1]\,
      I4 => \^data_reg[0]_0\(0),
      O => \transfer_count[3]_i_2_n_0\
    );
\transfer_count[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \PREV_STATE_reg_n_0_[1]\,
      I1 => \PREV_STATE_reg_n_0_[0]\,
      O => \transfer_count[3]_i_3_n_0\
    );
\transfer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \transfer_count[3]_i_1_n_0\,
      D => \transfer_count[0]_i_1_n_0\,
      Q => \transfer_count_reg_n_0_[0]\,
      R => rst
    );
\transfer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \transfer_count[3]_i_1_n_0\,
      D => \transfer_count[1]_i_1_n_0\,
      Q => \transfer_count_reg_n_0_[1]\,
      R => rst
    );
\transfer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \transfer_count[3]_i_1_n_0\,
      D => \transfer_count[2]_i_1_n_0\,
      Q => \transfer_count_reg_n_0_[2]\,
      R => rst
    );
\transfer_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \transfer_count[3]_i_1_n_0\,
      D => \transfer_count[3]_i_2_n_0\,
      Q => \^data_reg[0]_0\(0),
      R => rst
    );
\x_axis[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \x_axis[0]_i_1_n_0\
    );
\x_axis[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[10]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \x_axis[10]_i_1_n_0\
    );
\x_axis[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[11]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \x_axis[11]_i_1_n_0\
    );
\x_axis[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[12]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \x_axis[12]_i_1_n_0\
    );
\x_axis[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[13]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \x_axis[13]_i_1_n_0\
    );
\x_axis[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[14]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \x_axis[14]_i_1_n_0\
    );
\x_axis[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[15]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \x_axis[15]_i_1_n_0\
    );
\x_axis[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[1]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \x_axis[1]_i_1_n_0\
    );
\x_axis[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[2]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \x_axis[2]_i_1_n_0\
    );
\x_axis[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[3]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \x_axis[3]_i_1_n_0\
    );
\x_axis[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \x_axis[4]_i_1_n_0\
    );
\x_axis[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[5]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \x_axis[5]_i_1_n_0\
    );
\x_axis[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[6]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \x_axis[6]_i_1_n_0\
    );
\x_axis[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[7]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \x_axis[7]_i_1_n_0\
    );
\x_axis[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[8]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \x_axis[8]_i_1_n_0\
    );
\x_axis[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[9]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \x_axis[9]_i_1_n_0\
    );
\x_axis_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \x_axis[0]_i_1_n_0\,
      Q => \^y_reg[31]\(0),
      R => rst
    );
\x_axis_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \x_axis[10]_i_1_n_0\,
      Q => \^y_reg[31]\(10),
      R => rst
    );
\x_axis_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \x_axis[11]_i_1_n_0\,
      Q => \^y_reg[31]\(11),
      R => rst
    );
\x_axis_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \x_axis[12]_i_1_n_0\,
      Q => \^y_reg[31]\(12),
      R => rst
    );
\x_axis_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \x_axis[13]_i_1_n_0\,
      Q => \^y_reg[31]\(13),
      R => rst
    );
\x_axis_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \x_axis[14]_i_1_n_0\,
      Q => \^y_reg[31]\(14),
      R => rst
    );
\x_axis_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \x_axis[15]_i_1_n_0\,
      Q => \^y_reg[31]\(15),
      R => rst
    );
\x_axis_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \x_axis[1]_i_1_n_0\,
      Q => \^y_reg[31]\(1),
      R => rst
    );
\x_axis_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \x_axis[2]_i_1_n_0\,
      Q => \^y_reg[31]\(2),
      R => rst
    );
\x_axis_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \x_axis[3]_i_1_n_0\,
      Q => \^y_reg[31]\(3),
      R => rst
    );
\x_axis_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \x_axis[4]_i_1_n_0\,
      Q => \^y_reg[31]\(4),
      R => rst
    );
\x_axis_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \x_axis[5]_i_1_n_0\,
      Q => \^y_reg[31]\(5),
      R => rst
    );
\x_axis_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \x_axis[6]_i_1_n_0\,
      Q => \^y_reg[31]\(6),
      R => rst
    );
\x_axis_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \x_axis[7]_i_1_n_0\,
      Q => \^y_reg[31]\(7),
      R => rst
    );
\x_axis_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \x_axis[8]_i_1_n_0\,
      Q => \^y_reg[31]\(8),
      R => rst
    );
\x_axis_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \x_axis[9]_i_1_n_0\,
      Q => \^y_reg[31]\(9),
      R => rst
    );
\x_raw_acl[0]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]\(0),
      O => A(0)
    );
\x_raw_acl[13]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_raw_acl[9]_INST_0_n_0\,
      CO(3 downto 2) => \NLW_x_raw_acl[13]_INST_0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_raw_acl[13]_INST_0_n_2\,
      CO(0) => \x_raw_acl[13]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^y_reg[31]\(14 downto 13),
      O(3) => \NLW_x_raw_acl[13]_INST_0_O_UNCONNECTED\(3),
      O(2 downto 0) => A(15 downto 13),
      S(3) => '0',
      S(2) => \x_raw_acl[13]_INST_0_i_1_n_0\,
      S(1) => \x_raw_acl[13]_INST_0_i_2_n_0\,
      S(0) => \x_raw_acl[13]_INST_0_i_3_n_0\
    );
\x_raw_acl[13]_INST_0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]\(15),
      O => \x_raw_acl[13]_INST_0_i_1_n_0\
    );
\x_raw_acl[13]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]\(14),
      O => \x_raw_acl[13]_INST_0_i_2_n_0\
    );
\x_raw_acl[13]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]\(13),
      O => \x_raw_acl[13]_INST_0_i_3_n_0\
    );
\x_raw_acl[1]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_raw_acl[1]_INST_0_n_0\,
      CO(2) => \x_raw_acl[1]_INST_0_n_1\,
      CO(1) => \x_raw_acl[1]_INST_0_n_2\,
      CO(0) => \x_raw_acl[1]_INST_0_n_3\,
      CYINIT => \^y_reg[31]\(0),
      DI(3 downto 2) => \^y_reg[31]\(4 downto 3),
      DI(1) => '0',
      DI(0) => \^y_reg[31]\(1),
      O(3 downto 0) => A(4 downto 1),
      S(3) => \x_raw_acl[1]_INST_0_i_1_n_0\,
      S(2) => \x_raw_acl[1]_INST_0_i_2_n_0\,
      S(1) => \^y_reg[31]\(2),
      S(0) => \x_raw_acl[1]_INST_0_i_3_n_0\
    );
\x_raw_acl[1]_INST_0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]\(4),
      O => \x_raw_acl[1]_INST_0_i_1_n_0\
    );
\x_raw_acl[1]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]\(3),
      O => \x_raw_acl[1]_INST_0_i_2_n_0\
    );
\x_raw_acl[1]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]\(1),
      O => \x_raw_acl[1]_INST_0_i_3_n_0\
    );
\x_raw_acl[5]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_raw_acl[1]_INST_0_n_0\,
      CO(3) => \x_raw_acl[5]_INST_0_n_0\,
      CO(2) => \x_raw_acl[5]_INST_0_n_1\,
      CO(1) => \x_raw_acl[5]_INST_0_n_2\,
      CO(0) => \x_raw_acl[5]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^y_reg[31]\(8 downto 5),
      O(3 downto 0) => A(8 downto 5),
      S(3) => \x_raw_acl[5]_INST_0_i_1_n_0\,
      S(2) => \x_raw_acl[5]_INST_0_i_2_n_0\,
      S(1) => \x_raw_acl[5]_INST_0_i_3_n_0\,
      S(0) => \x_raw_acl[5]_INST_0_i_4_n_0\
    );
\x_raw_acl[5]_INST_0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]\(8),
      O => \x_raw_acl[5]_INST_0_i_1_n_0\
    );
\x_raw_acl[5]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]\(7),
      O => \x_raw_acl[5]_INST_0_i_2_n_0\
    );
\x_raw_acl[5]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]\(6),
      O => \x_raw_acl[5]_INST_0_i_3_n_0\
    );
\x_raw_acl[5]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]\(5),
      O => \x_raw_acl[5]_INST_0_i_4_n_0\
    );
\x_raw_acl[9]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_raw_acl[5]_INST_0_n_0\,
      CO(3) => \x_raw_acl[9]_INST_0_n_0\,
      CO(2) => \x_raw_acl[9]_INST_0_n_1\,
      CO(1) => \x_raw_acl[9]_INST_0_n_2\,
      CO(0) => \x_raw_acl[9]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^y_reg[31]\(12 downto 9),
      O(3 downto 0) => A(12 downto 9),
      S(3) => \x_raw_acl[9]_INST_0_i_1_n_0\,
      S(2) => \x_raw_acl[9]_INST_0_i_2_n_0\,
      S(1) => \x_raw_acl[9]_INST_0_i_3_n_0\,
      S(0) => \x_raw_acl[9]_INST_0_i_4_n_0\
    );
\x_raw_acl[9]_INST_0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]\(12),
      O => \x_raw_acl[9]_INST_0_i_1_n_0\
    );
\x_raw_acl[9]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]\(11),
      O => \x_raw_acl[9]_INST_0_i_2_n_0\
    );
\x_raw_acl[9]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]\(10),
      O => \x_raw_acl[9]_INST_0_i_3_n_0\
    );
\x_raw_acl[9]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]\(9),
      O => \x_raw_acl[9]_INST_0_i_4_n_0\
    );
\y_axis[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[16]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \y_axis[0]_i_1_n_0\
    );
\y_axis[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[26]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \y_axis[10]_i_1_n_0\
    );
\y_axis[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[27]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \y_axis[11]_i_1_n_0\
    );
\y_axis[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[28]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \y_axis[12]_i_1_n_0\
    );
\y_axis[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[29]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \y_axis[13]_i_1_n_0\
    );
\y_axis[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[30]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \y_axis[14]_i_1_n_0\
    );
\y_axis[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[31]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \y_axis[15]_i_1_n_0\
    );
\y_axis[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[17]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \y_axis[1]_i_1_n_0\
    );
\y_axis[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[18]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \y_axis[2]_i_1_n_0\
    );
\y_axis[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[19]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \y_axis[3]_i_1_n_0\
    );
\y_axis[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[20]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \y_axis[4]_i_1_n_0\
    );
\y_axis[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[21]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \y_axis[5]_i_1_n_0\
    );
\y_axis[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[22]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \y_axis[6]_i_1_n_0\
    );
\y_axis[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[23]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \y_axis[7]_i_1_n_0\
    );
\y_axis[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[24]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \y_axis[8]_i_1_n_0\
    );
\y_axis[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[25]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \y_axis[9]_i_1_n_0\
    );
\y_axis_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \y_axis[0]_i_1_n_0\,
      Q => \^y_reg[31]_0\(0),
      R => rst
    );
\y_axis_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \y_axis[10]_i_1_n_0\,
      Q => \^y_reg[31]_0\(10),
      R => rst
    );
\y_axis_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \y_axis[11]_i_1_n_0\,
      Q => \^y_reg[31]_0\(11),
      R => rst
    );
\y_axis_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \y_axis[12]_i_1_n_0\,
      Q => \^y_reg[31]_0\(12),
      R => rst
    );
\y_axis_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \y_axis[13]_i_1_n_0\,
      Q => \^y_reg[31]_0\(13),
      R => rst
    );
\y_axis_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \y_axis[14]_i_1_n_0\,
      Q => \^y_reg[31]_0\(14),
      R => rst
    );
\y_axis_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \y_axis[15]_i_1_n_0\,
      Q => \^y_reg[31]_0\(15),
      R => rst
    );
\y_axis_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \y_axis[1]_i_1_n_0\,
      Q => \^y_reg[31]_0\(1),
      R => rst
    );
\y_axis_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \y_axis[2]_i_1_n_0\,
      Q => \^y_reg[31]_0\(2),
      R => rst
    );
\y_axis_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \y_axis[3]_i_1_n_0\,
      Q => \^y_reg[31]_0\(3),
      R => rst
    );
\y_axis_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \y_axis[4]_i_1_n_0\,
      Q => \^y_reg[31]_0\(4),
      R => rst
    );
\y_axis_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \y_axis[5]_i_1_n_0\,
      Q => \^y_reg[31]_0\(5),
      R => rst
    );
\y_axis_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \y_axis[6]_i_1_n_0\,
      Q => \^y_reg[31]_0\(6),
      R => rst
    );
\y_axis_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \y_axis[7]_i_1_n_0\,
      Q => \^y_reg[31]_0\(7),
      R => rst
    );
\y_axis_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \y_axis[8]_i_1_n_0\,
      Q => \^y_reg[31]_0\(8),
      R => rst
    );
\y_axis_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \y_axis[9]_i_1_n_0\,
      Q => \^y_reg[31]_0\(9),
      R => rst
    );
\y_raw_acl[0]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_raw_acl[0]_INST_0_n_0\,
      CO(2) => \y_raw_acl[0]_INST_0_n_1\,
      CO(1) => \y_raw_acl[0]_INST_0_n_2\,
      CO(0) => \y_raw_acl[0]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \^y_reg[31]_0\(2 downto 1),
      DI(0) => '0',
      O(3 downto 0) => y(3 downto 0),
      S(3) => \^y_reg[31]_0\(3),
      S(2) => \y_raw_acl[0]_INST_0_i_1_n_0\,
      S(1) => \y_raw_acl[0]_INST_0_i_2_n_0\,
      S(0) => \^y_reg[31]_0\(0)
    );
\y_raw_acl[0]_INST_0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]_0\(2),
      O => \y_raw_acl[0]_INST_0_i_1_n_0\
    );
\y_raw_acl[0]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]_0\(1),
      O => \y_raw_acl[0]_INST_0_i_2_n_0\
    );
\y_raw_acl[12]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_raw_acl[8]_INST_0_n_0\,
      CO(3) => \NLW_y_raw_acl[12]_INST_0_CO_UNCONNECTED\(3),
      CO(2) => \y_raw_acl[12]_INST_0_n_1\,
      CO(1) => \y_raw_acl[12]_INST_0_n_2\,
      CO(0) => \y_raw_acl[12]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^y_reg[31]_0\(14 downto 12),
      O(3 downto 0) => y(15 downto 12),
      S(3) => \y_raw_acl[12]_INST_0_i_1_n_0\,
      S(2) => \y_raw_acl[12]_INST_0_i_2_n_0\,
      S(1) => \y_raw_acl[12]_INST_0_i_3_n_0\,
      S(0) => \y_raw_acl[12]_INST_0_i_4_n_0\
    );
\y_raw_acl[12]_INST_0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]_0\(15),
      O => \y_raw_acl[12]_INST_0_i_1_n_0\
    );
\y_raw_acl[12]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]_0\(14),
      O => \y_raw_acl[12]_INST_0_i_2_n_0\
    );
\y_raw_acl[12]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]_0\(13),
      O => \y_raw_acl[12]_INST_0_i_3_n_0\
    );
\y_raw_acl[12]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]_0\(12),
      O => \y_raw_acl[12]_INST_0_i_4_n_0\
    );
\y_raw_acl[4]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_raw_acl[0]_INST_0_n_0\,
      CO(3) => \y_raw_acl[4]_INST_0_n_0\,
      CO(2) => \y_raw_acl[4]_INST_0_n_1\,
      CO(1) => \y_raw_acl[4]_INST_0_n_2\,
      CO(0) => \y_raw_acl[4]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^y_reg[31]_0\(7 downto 6),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => y(7 downto 4),
      S(3) => \y_raw_acl[4]_INST_0_i_1_n_0\,
      S(2) => \y_raw_acl[4]_INST_0_i_2_n_0\,
      S(1 downto 0) => \^y_reg[31]_0\(5 downto 4)
    );
\y_raw_acl[4]_INST_0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]_0\(7),
      O => \y_raw_acl[4]_INST_0_i_1_n_0\
    );
\y_raw_acl[4]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]_0\(6),
      O => \y_raw_acl[4]_INST_0_i_2_n_0\
    );
\y_raw_acl[8]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_raw_acl[4]_INST_0_n_0\,
      CO(3) => \y_raw_acl[8]_INST_0_n_0\,
      CO(2) => \y_raw_acl[8]_INST_0_n_1\,
      CO(1) => \y_raw_acl[8]_INST_0_n_2\,
      CO(0) => \y_raw_acl[8]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^y_reg[31]_0\(11 downto 8),
      O(3 downto 0) => y(11 downto 8),
      S(3) => \y_raw_acl[8]_INST_0_i_1_n_0\,
      S(2) => \y_raw_acl[8]_INST_0_i_2_n_0\,
      S(1) => \y_raw_acl[8]_INST_0_i_3_n_0\,
      S(0) => \y_raw_acl[8]_INST_0_i_4_n_0\
    );
\y_raw_acl[8]_INST_0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]_0\(11),
      O => \y_raw_acl[8]_INST_0_i_1_n_0\
    );
\y_raw_acl[8]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]_0\(10),
      O => \y_raw_acl[8]_INST_0_i_2_n_0\
    );
\y_raw_acl[8]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]_0\(9),
      O => \y_raw_acl[8]_INST_0_i_3_n_0\
    );
\y_raw_acl[8]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg[31]_0\(8),
      O => \y_raw_acl[8]_INST_0_i_4_n_0\
    );
\z_axis[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001A000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \slv_reg0_reg[0]_rep__0\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \z_axis[0]_i_1_n_0\
    );
\z_axis[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[32]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \z_axis[0]_i_2_n_0\
    );
\z_axis[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[42]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \z_axis[10]_i_1_n_0\
    );
\z_axis[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[43]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \z_axis[11]_i_1_n_0\
    );
\z_axis[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[44]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \z_axis[12]_i_1_n_0\
    );
\z_axis[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[45]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \z_axis[13]_i_1_n_0\
    );
\z_axis[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[46]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \z_axis[14]_i_1_n_0\
    );
\z_axis[15]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \axis_data_reg_n_0_[47]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \z_axis[15]_inv_i_1_n_0\
    );
\z_axis[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[33]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \z_axis[1]_i_1_n_0\
    );
\z_axis[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[34]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \z_axis[2]_i_1_n_0\
    );
\z_axis[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[35]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \z_axis[3]_i_1_n_0\
    );
\z_axis[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[36]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \z_axis[4]_i_1_n_0\
    );
\z_axis[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[37]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \z_axis[5]_i_1_n_0\
    );
\z_axis[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[38]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \z_axis[6]_i_1_n_0\
    );
\z_axis[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[39]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \z_axis[7]_i_1_n_0\
    );
\z_axis[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[40]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \z_axis[8]_i_1_n_0\
    );
\z_axis[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axis_data_reg_n_0_[41]\,
      I1 => \^q\(0),
      I2 => \slv_reg0_reg[0]_rep__0\,
      O => \z_axis[9]_i_1_n_0\
    );
\z_axis_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \z_axis[0]_i_2_n_0\,
      Q => B(0),
      R => rst
    );
\z_axis_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \z_axis[10]_i_1_n_0\,
      Q => z_raw(10),
      R => rst
    );
\z_axis_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \z_axis[11]_i_1_n_0\,
      Q => z_raw(11),
      R => rst
    );
\z_axis_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \z_axis[12]_i_1_n_0\,
      Q => z_raw(12),
      R => rst
    );
\z_axis_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \z_axis[13]_i_1_n_0\,
      Q => z_raw(13),
      R => rst
    );
\z_axis_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \z_axis[14]_i_1_n_0\,
      Q => z_raw(14),
      R => rst
    );
\z_axis_reg[15]_inv\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \z_axis[15]_inv_i_1_n_0\,
      Q => \z_axis_reg[15]_inv_n_0\,
      S => rst
    );
\z_axis_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \z_axis[1]_i_1_n_0\,
      Q => z_raw(1),
      R => rst
    );
\z_axis_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \z_axis[2]_i_1_n_0\,
      Q => z_raw(2),
      R => rst
    );
\z_axis_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \z_axis[3]_i_1_n_0\,
      Q => z_raw(3),
      R => rst
    );
\z_axis_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \z_axis[4]_i_1_n_0\,
      Q => z_raw(4),
      R => rst
    );
\z_axis_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \z_axis[5]_i_1_n_0\,
      Q => z_raw(5),
      R => rst
    );
\z_axis_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \z_axis[6]_i_1_n_0\,
      Q => z_raw(6),
      R => rst
    );
\z_axis_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \z_axis[7]_i_1_n_0\,
      Q => z_raw(7),
      R => rst
    );
\z_axis_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \z_axis[8]_i_1_n_0\,
      Q => z_raw(8),
      R => rst
    );
\z_axis_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \z_axis[0]_i_1_n_0\,
      D => \z_axis[9]_i_1_n_0\,
      Q => z_raw(9),
      R => rst
    );
\z_raw_acl[13]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z_raw_acl[9]_INST_0_n_0\,
      CO(3 downto 2) => \NLW_z_raw_acl[13]_INST_0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \z_raw_acl[13]_INST_0_n_2\,
      CO(0) => \z_raw_acl[13]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => z_raw(14 downto 13),
      O(3) => \NLW_z_raw_acl[13]_INST_0_O_UNCONNECTED\(3),
      O(2 downto 0) => B(15 downto 13),
      S(3) => '0',
      S(2) => \z_axis_reg[15]_inv_n_0\,
      S(1) => \z_raw_acl[13]_INST_0_i_1_n_0\,
      S(0) => \z_raw_acl[13]_INST_0_i_2_n_0\
    );
\z_raw_acl[13]_INST_0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z_raw(14),
      O => \z_raw_acl[13]_INST_0_i_1_n_0\
    );
\z_raw_acl[13]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z_raw(13),
      O => \z_raw_acl[13]_INST_0_i_2_n_0\
    );
\z_raw_acl[1]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \z_raw_acl[1]_INST_0_n_0\,
      CO(2) => \z_raw_acl[1]_INST_0_n_1\,
      CO(1) => \z_raw_acl[1]_INST_0_n_2\,
      CO(0) => \z_raw_acl[1]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => z_raw(2),
      DI(0) => '0',
      O(3 downto 0) => B(4 downto 1),
      S(3 downto 2) => z_raw(4 downto 3),
      S(1) => \z_raw_acl[1]_INST_0_i_1_n_0\,
      S(0) => z_raw(1)
    );
\z_raw_acl[1]_INST_0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z_raw(2),
      O => \z_raw_acl[1]_INST_0_i_1_n_0\
    );
\z_raw_acl[5]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z_raw_acl[1]_INST_0_n_0\,
      CO(3) => \z_raw_acl[5]_INST_0_n_0\,
      CO(2) => \z_raw_acl[5]_INST_0_n_1\,
      CO(1) => \z_raw_acl[5]_INST_0_n_2\,
      CO(0) => \z_raw_acl[5]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => z_raw(8),
      DI(2) => '0',
      DI(1 downto 0) => z_raw(6 downto 5),
      O(3 downto 0) => B(8 downto 5),
      S(3) => \z_raw_acl[5]_INST_0_i_1_n_0\,
      S(2) => z_raw(7),
      S(1) => \z_raw_acl[5]_INST_0_i_2_n_0\,
      S(0) => \z_raw_acl[5]_INST_0_i_3_n_0\
    );
\z_raw_acl[5]_INST_0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z_raw(8),
      O => \z_raw_acl[5]_INST_0_i_1_n_0\
    );
\z_raw_acl[5]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z_raw(6),
      O => \z_raw_acl[5]_INST_0_i_2_n_0\
    );
\z_raw_acl[5]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z_raw(5),
      O => \z_raw_acl[5]_INST_0_i_3_n_0\
    );
\z_raw_acl[9]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \z_raw_acl[5]_INST_0_n_0\,
      CO(3) => \z_raw_acl[9]_INST_0_n_0\,
      CO(2) => \z_raw_acl[9]_INST_0_n_1\,
      CO(1) => \z_raw_acl[9]_INST_0_n_2\,
      CO(0) => \z_raw_acl[9]_INST_0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z_raw(12 downto 9),
      O(3 downto 0) => B(12 downto 9),
      S(3) => \z_raw_acl[9]_INST_0_i_1_n_0\,
      S(2) => \z_raw_acl[9]_INST_0_i_2_n_0\,
      S(1) => \z_raw_acl[9]_INST_0_i_3_n_0\,
      S(0) => \z_raw_acl[9]_INST_0_i_4_n_0\
    );
\z_raw_acl[9]_INST_0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z_raw(12),
      O => \z_raw_acl[9]_INST_0_i_1_n_0\
    );
\z_raw_acl[9]_INST_0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z_raw(11),
      O => \z_raw_acl[9]_INST_0_i_2_n_0\
    );
\z_raw_acl[9]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z_raw(10),
      O => \z_raw_acl[9]_INST_0_i_3_n_0\
    );
\z_raw_acl[9]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => z_raw(9),
      O => \z_raw_acl[9]_INST_0_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0_yaw_filter is
  port (
    \axi_rdata_reg[31]\ : out STD_LOGIC;
    \axi_rdata_reg[14]\ : out STD_LOGIC;
    \axi_rdata_reg[13]\ : out STD_LOGIC;
    \axi_rdata_reg[12]\ : out STD_LOGIC;
    \axi_rdata_reg[11]\ : out STD_LOGIC;
    \axi_rdata_reg[10]\ : out STD_LOGIC;
    \axi_rdata_reg[9]\ : out STD_LOGIC;
    \axi_rdata_reg[8]\ : out STD_LOGIC;
    \axi_rdata_reg[7]\ : out STD_LOGIC;
    \axi_rdata_reg[6]\ : out STD_LOGIC;
    \axi_rdata_reg[5]\ : out STD_LOGIC;
    \axi_rdata_reg[4]\ : out STD_LOGIC;
    \axi_rdata_reg[3]\ : out STD_LOGIC;
    \axi_rdata_reg[2]\ : out STD_LOGIC;
    \axi_rdata_reg[1]\ : out STD_LOGIC;
    \axi_rdata_reg[0]\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    yaw : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sel0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bluetooth_demo_sensor_fusion_axi_0_0_yaw_filter : entity is "yaw_filter";
end bluetooth_demo_sensor_fusion_axi_0_0_yaw_filter;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0_yaw_filter is
  signal CEM : STD_LOGIC;
  signal CEP : STD_LOGIC;
  signal acc_reg_n_100 : STD_LOGIC;
  signal acc_reg_n_101 : STD_LOGIC;
  signal acc_reg_n_102 : STD_LOGIC;
  signal acc_reg_n_103 : STD_LOGIC;
  signal acc_reg_n_104 : STD_LOGIC;
  signal acc_reg_n_105 : STD_LOGIC;
  signal acc_reg_n_59 : STD_LOGIC;
  signal acc_reg_n_60 : STD_LOGIC;
  signal acc_reg_n_61 : STD_LOGIC;
  signal acc_reg_n_62 : STD_LOGIC;
  signal acc_reg_n_63 : STD_LOGIC;
  signal acc_reg_n_64 : STD_LOGIC;
  signal acc_reg_n_65 : STD_LOGIC;
  signal acc_reg_n_66 : STD_LOGIC;
  signal acc_reg_n_67 : STD_LOGIC;
  signal acc_reg_n_68 : STD_LOGIC;
  signal acc_reg_n_69 : STD_LOGIC;
  signal acc_reg_n_70 : STD_LOGIC;
  signal acc_reg_n_71 : STD_LOGIC;
  signal acc_reg_n_72 : STD_LOGIC;
  signal acc_reg_n_73 : STD_LOGIC;
  signal acc_reg_n_74 : STD_LOGIC;
  signal acc_reg_n_75 : STD_LOGIC;
  signal acc_reg_n_76 : STD_LOGIC;
  signal acc_reg_n_77 : STD_LOGIC;
  signal acc_reg_n_78 : STD_LOGIC;
  signal acc_reg_n_79 : STD_LOGIC;
  signal acc_reg_n_80 : STD_LOGIC;
  signal acc_reg_n_81 : STD_LOGIC;
  signal acc_reg_n_82 : STD_LOGIC;
  signal acc_reg_n_83 : STD_LOGIC;
  signal acc_reg_n_84 : STD_LOGIC;
  signal acc_reg_n_85 : STD_LOGIC;
  signal acc_reg_n_86 : STD_LOGIC;
  signal acc_reg_n_87 : STD_LOGIC;
  signal acc_reg_n_88 : STD_LOGIC;
  signal acc_reg_n_89 : STD_LOGIC;
  signal acc_reg_n_90 : STD_LOGIC;
  signal acc_reg_n_91 : STD_LOGIC;
  signal acc_reg_n_92 : STD_LOGIC;
  signal acc_reg_n_93 : STD_LOGIC;
  signal acc_reg_n_94 : STD_LOGIC;
  signal acc_reg_n_95 : STD_LOGIC;
  signal acc_reg_n_96 : STD_LOGIC;
  signal acc_reg_n_97 : STD_LOGIC;
  signal acc_reg_n_98 : STD_LOGIC;
  signal acc_reg_n_99 : STD_LOGIC;
  signal \axi_rdata[0]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_25_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_26_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_27_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_28_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_29_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_30_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_16_n_1\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_16_n_2\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_16_n_3\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_21_n_1\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_21_n_2\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_5_n_5\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_6_n_1\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_4_n_1\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_4_n_2\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_4_n_3\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_4_n_4\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_4_n_5\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_4_n_6\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_4_n_7\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_9_n_1\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_9_n_2\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_9_n_3\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_9_n_4\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_9_n_5\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_9_n_6\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_9_n_7\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_4_n_5\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_4_n_6\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_4_n_7\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_8_n_3\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_8_n_6\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_8_n_7\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_9_n_1\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_9_n_2\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_9_n_4\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_9_n_5\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_9_n_6\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_9_n_7\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_4_n_1\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_4_n_2\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_4_n_3\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_4_n_4\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_4_n_5\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_4_n_6\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_4_n_7\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_4_n_1\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_4_n_2\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_4_n_3\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_4_n_4\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_4_n_5\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_4_n_6\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_4_n_7\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_9_n_1\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_9_n_2\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_9_n_3\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_9_n_4\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_9_n_5\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_9_n_6\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_9_n_7\ : STD_LOGIC;
  signal negative : STD_LOGIC;
  signal NLW_acc_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_acc_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_acc_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_acc_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_axi_rdata_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_rdata_reg[0]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_rdata_reg[0]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_rdata_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_axi_rdata_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_rdata_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_axi_rdata_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_axi_rdata_reg[31]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_axi_rdata_reg[31]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
acc_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_acc_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000101101111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_acc_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_acc_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_acc_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => D(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CEM,
      CEP => CEP,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_acc_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0100101",
      OVERFLOW => NLW_acc_reg_OVERFLOW_UNCONNECTED,
      P(47) => negative,
      P(46) => acc_reg_n_59,
      P(45) => acc_reg_n_60,
      P(44) => acc_reg_n_61,
      P(43) => acc_reg_n_62,
      P(42) => acc_reg_n_63,
      P(41) => acc_reg_n_64,
      P(40) => acc_reg_n_65,
      P(39) => acc_reg_n_66,
      P(38) => acc_reg_n_67,
      P(37) => acc_reg_n_68,
      P(36) => acc_reg_n_69,
      P(35) => acc_reg_n_70,
      P(34) => acc_reg_n_71,
      P(33) => acc_reg_n_72,
      P(32) => acc_reg_n_73,
      P(31) => acc_reg_n_74,
      P(30) => acc_reg_n_75,
      P(29) => acc_reg_n_76,
      P(28) => acc_reg_n_77,
      P(27) => acc_reg_n_78,
      P(26) => acc_reg_n_79,
      P(25) => acc_reg_n_80,
      P(24) => acc_reg_n_81,
      P(23) => acc_reg_n_82,
      P(22) => acc_reg_n_83,
      P(21) => acc_reg_n_84,
      P(20) => acc_reg_n_85,
      P(19) => acc_reg_n_86,
      P(18) => acc_reg_n_87,
      P(17) => acc_reg_n_88,
      P(16) => acc_reg_n_89,
      P(15) => acc_reg_n_90,
      P(14) => acc_reg_n_91,
      P(13) => acc_reg_n_92,
      P(12) => acc_reg_n_93,
      P(11) => acc_reg_n_94,
      P(10) => acc_reg_n_95,
      P(9) => acc_reg_n_96,
      P(8) => acc_reg_n_97,
      P(7) => acc_reg_n_98,
      P(6) => acc_reg_n_99,
      P(5) => acc_reg_n_100,
      P(4) => acc_reg_n_101,
      P(3) => acc_reg_n_102,
      P(2) => acc_reg_n_103,
      P(1) => acc_reg_n_104,
      P(0) => acc_reg_n_105,
      PATTERNBDETECT => NLW_acc_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_acc_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_acc_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => rst,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => rst,
      RSTP => rst,
      UNDERFLOW => NLW_acc_reg_UNDERFLOW_UNCONNECTED
    );
\axi_rdata[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_88,
      O => \axi_rdata[0]_i_10_n_0\
    );
\axi_rdata[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_89,
      O => \axi_rdata[0]_i_12_n_0\
    );
\axi_rdata[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_90,
      O => \axi_rdata[0]_i_13_n_0\
    );
\axi_rdata[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_91,
      O => \axi_rdata[0]_i_14_n_0\
    );
\axi_rdata[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_92,
      O => \axi_rdata[0]_i_15_n_0\
    );
\axi_rdata[0]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_93,
      O => \axi_rdata[0]_i_17_n_0\
    );
\axi_rdata[0]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_94,
      O => \axi_rdata[0]_i_18_n_0\
    );
\axi_rdata[0]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_95,
      O => \axi_rdata[0]_i_19_n_0\
    );
\axi_rdata[0]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_96,
      O => \axi_rdata[0]_i_20_n_0\
    );
\axi_rdata[0]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_97,
      O => \axi_rdata[0]_i_22_n_0\
    );
\axi_rdata[0]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_98,
      O => \axi_rdata[0]_i_23_n_0\
    );
\axi_rdata[0]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_99,
      O => \axi_rdata[0]_i_24_n_0\
    );
\axi_rdata[0]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_100,
      O => \axi_rdata[0]_i_25_n_0\
    );
\axi_rdata[0]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_105,
      O => \axi_rdata[0]_i_26_n_0\
    );
\axi_rdata[0]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_101,
      O => \axi_rdata[0]_i_27_n_0\
    );
\axi_rdata[0]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_102,
      O => \axi_rdata[0]_i_28_n_0\
    );
\axi_rdata[0]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_103,
      O => \axi_rdata[0]_i_29_n_0\
    );
\axi_rdata[0]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_104,
      O => \axi_rdata[0]_i_30_n_0\
    );
\axi_rdata[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => yaw(0),
      I1 => sel0(0),
      I2 => acc_reg_n_86,
      I3 => negative,
      I4 => \axi_rdata_reg[0]_i_5_n_5\,
      I5 => sel0(1),
      O => \axi_rdata_reg[0]\
    );
\axi_rdata[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_85,
      O => \axi_rdata[0]_i_7_n_0\
    );
\axi_rdata[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_86,
      O => \axi_rdata[0]_i_8_n_0\
    );
\axi_rdata[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_87,
      O => \axi_rdata[0]_i_9_n_0\
    );
\axi_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => yaw(10),
      I1 => sel0(0),
      I2 => acc_reg_n_76,
      I3 => negative,
      I4 => \axi_rdata_reg[12]_i_4_n_6\,
      I5 => sel0(1),
      O => \axi_rdata_reg[10]\
    );
\axi_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => yaw(11),
      I1 => sel0(0),
      I2 => acc_reg_n_75,
      I3 => negative,
      I4 => \axi_rdata_reg[12]_i_4_n_5\,
      I5 => sel0(1),
      O => \axi_rdata_reg[11]\
    );
\axi_rdata[12]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_77,
      O => \axi_rdata[12]_i_10_n_0\
    );
\axi_rdata[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_78,
      O => \axi_rdata[12]_i_11_n_0\
    );
\axi_rdata[12]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_79,
      O => \axi_rdata[12]_i_12_n_0\
    );
\axi_rdata[12]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_80,
      O => \axi_rdata[12]_i_13_n_0\
    );
\axi_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => yaw(12),
      I1 => sel0(0),
      I2 => acc_reg_n_74,
      I3 => negative,
      I4 => \axi_rdata_reg[12]_i_4_n_4\,
      I5 => sel0(1),
      O => \axi_rdata_reg[12]\
    );
\axi_rdata[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \axi_rdata_reg[31]_i_9_n_5\,
      I1 => negative,
      I2 => acc_reg_n_74,
      O => \axi_rdata[12]_i_5_n_0\
    );
\axi_rdata[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \axi_rdata_reg[31]_i_9_n_6\,
      I1 => negative,
      I2 => acc_reg_n_75,
      O => \axi_rdata[12]_i_6_n_0\
    );
\axi_rdata[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \axi_rdata_reg[31]_i_9_n_7\,
      I1 => negative,
      I2 => acc_reg_n_76,
      O => \axi_rdata[12]_i_7_n_0\
    );
\axi_rdata[12]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \axi_rdata_reg[12]_i_9_n_4\,
      I1 => negative,
      I2 => acc_reg_n_77,
      O => \axi_rdata[12]_i_8_n_0\
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => yaw(13),
      I1 => sel0(0),
      I2 => acc_reg_n_73,
      I3 => negative,
      I4 => \axi_rdata_reg[31]_i_4_n_7\,
      I5 => sel0(1),
      O => \axi_rdata_reg[13]\
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => yaw(14),
      I1 => sel0(0),
      I2 => acc_reg_n_72,
      I3 => negative,
      I4 => \axi_rdata_reg[31]_i_4_n_6\,
      I5 => sel0(1),
      O => \axi_rdata_reg[14]\
    );
\axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => yaw(1),
      I1 => sel0(0),
      I2 => acc_reg_n_85,
      I3 => negative,
      I4 => \axi_rdata_reg[4]_i_4_n_7\,
      I5 => sel0(1),
      O => \axi_rdata_reg[1]\
    );
\axi_rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => yaw(2),
      I1 => sel0(0),
      I2 => acc_reg_n_84,
      I3 => negative,
      I4 => \axi_rdata_reg[4]_i_4_n_6\,
      I5 => sel0(1),
      O => \axi_rdata_reg[2]\
    );
\axi_rdata[31]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_71,
      O => \axi_rdata[31]_i_10_n_0\
    );
\axi_rdata[31]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_72,
      O => \axi_rdata[31]_i_11_n_0\
    );
\axi_rdata[31]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_73,
      O => \axi_rdata[31]_i_12_n_0\
    );
\axi_rdata[31]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_74,
      O => \axi_rdata[31]_i_13_n_0\
    );
\axi_rdata[31]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_75,
      O => \axi_rdata[31]_i_14_n_0\
    );
\axi_rdata[31]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_76,
      O => \axi_rdata[31]_i_15_n_0\
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => yaw(15),
      I1 => sel0(0),
      I2 => acc_reg_n_71,
      I3 => negative,
      I4 => \axi_rdata_reg[31]_i_4_n_5\,
      I5 => sel0(1),
      O => \axi_rdata_reg[31]\
    );
\axi_rdata[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \axi_rdata_reg[31]_i_8_n_6\,
      I1 => negative,
      I2 => acc_reg_n_71,
      O => \axi_rdata[31]_i_5_n_0\
    );
\axi_rdata[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \axi_rdata_reg[31]_i_8_n_7\,
      I1 => negative,
      I2 => acc_reg_n_72,
      O => \axi_rdata[31]_i_6_n_0\
    );
\axi_rdata[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \axi_rdata_reg[31]_i_9_n_4\,
      I1 => negative,
      I2 => acc_reg_n_73,
      O => \axi_rdata[31]_i_7_n_0\
    );
\axi_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => yaw(3),
      I1 => sel0(0),
      I2 => acc_reg_n_83,
      I3 => negative,
      I4 => \axi_rdata_reg[4]_i_4_n_5\,
      I5 => sel0(1),
      O => \axi_rdata_reg[3]\
    );
\axi_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => yaw(4),
      I1 => sel0(0),
      I2 => acc_reg_n_82,
      I3 => negative,
      I4 => \axi_rdata_reg[4]_i_4_n_4\,
      I5 => sel0(1),
      O => \axi_rdata_reg[4]\
    );
\axi_rdata[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \axi_rdata_reg[0]_i_5_n_5\,
      I1 => negative,
      I2 => acc_reg_n_86,
      O => \axi_rdata[4]_i_5_n_0\
    );
\axi_rdata[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \axi_rdata_reg[8]_i_9_n_5\,
      I1 => negative,
      I2 => acc_reg_n_82,
      O => \axi_rdata[4]_i_6_n_0\
    );
\axi_rdata[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \axi_rdata_reg[8]_i_9_n_6\,
      I1 => negative,
      I2 => acc_reg_n_83,
      O => \axi_rdata[4]_i_7_n_0\
    );
\axi_rdata[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \axi_rdata_reg[8]_i_9_n_7\,
      I1 => negative,
      I2 => acc_reg_n_84,
      O => \axi_rdata[4]_i_8_n_0\
    );
\axi_rdata[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \axi_rdata_reg[0]_i_5_n_4\,
      I1 => negative,
      I2 => acc_reg_n_85,
      O => \axi_rdata[4]_i_9_n_0\
    );
\axi_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => yaw(5),
      I1 => sel0(0),
      I2 => acc_reg_n_81,
      I3 => negative,
      I4 => \axi_rdata_reg[8]_i_4_n_7\,
      I5 => sel0(1),
      O => \axi_rdata_reg[5]\
    );
\axi_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => yaw(6),
      I1 => sel0(0),
      I2 => acc_reg_n_80,
      I3 => negative,
      I4 => \axi_rdata_reg[8]_i_4_n_6\,
      I5 => sel0(1),
      O => \axi_rdata_reg[6]\
    );
\axi_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => yaw(7),
      I1 => sel0(0),
      I2 => acc_reg_n_79,
      I3 => negative,
      I4 => \axi_rdata_reg[8]_i_4_n_5\,
      I5 => sel0(1),
      O => \axi_rdata_reg[7]\
    );
\axi_rdata[8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_81,
      O => \axi_rdata[8]_i_10_n_0\
    );
\axi_rdata[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_82,
      O => \axi_rdata[8]_i_11_n_0\
    );
\axi_rdata[8]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_83,
      O => \axi_rdata[8]_i_12_n_0\
    );
\axi_rdata[8]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_84,
      O => \axi_rdata[8]_i_13_n_0\
    );
\axi_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => yaw(8),
      I1 => sel0(0),
      I2 => acc_reg_n_78,
      I3 => negative,
      I4 => \axi_rdata_reg[8]_i_4_n_4\,
      I5 => sel0(1),
      O => \axi_rdata_reg[8]\
    );
\axi_rdata[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \axi_rdata_reg[12]_i_9_n_5\,
      I1 => negative,
      I2 => acc_reg_n_78,
      O => \axi_rdata[8]_i_5_n_0\
    );
\axi_rdata[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \axi_rdata_reg[12]_i_9_n_6\,
      I1 => negative,
      I2 => acc_reg_n_79,
      O => \axi_rdata[8]_i_6_n_0\
    );
\axi_rdata[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \axi_rdata_reg[12]_i_9_n_7\,
      I1 => negative,
      I2 => acc_reg_n_80,
      O => \axi_rdata[8]_i_7_n_0\
    );
\axi_rdata[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \axi_rdata_reg[8]_i_9_n_4\,
      I1 => negative,
      I2 => acc_reg_n_81,
      O => \axi_rdata[8]_i_8_n_0\
    );
\axi_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => yaw(9),
      I1 => sel0(0),
      I2 => acc_reg_n_77,
      I3 => negative,
      I4 => \axi_rdata_reg[12]_i_4_n_7\,
      I5 => sel0(1),
      O => \axi_rdata_reg[9]\
    );
\axi_rdata_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_rdata_reg[0]_i_16_n_0\,
      CO(3) => \axi_rdata_reg[0]_i_11_n_0\,
      CO(2) => \axi_rdata_reg[0]_i_11_n_1\,
      CO(1) => \axi_rdata_reg[0]_i_11_n_2\,
      CO(0) => \axi_rdata_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_rdata_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_rdata[0]_i_17_n_0\,
      S(2) => \axi_rdata[0]_i_18_n_0\,
      S(1) => \axi_rdata[0]_i_19_n_0\,
      S(0) => \axi_rdata[0]_i_20_n_0\
    );
\axi_rdata_reg[0]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_rdata_reg[0]_i_21_n_0\,
      CO(3) => \axi_rdata_reg[0]_i_16_n_0\,
      CO(2) => \axi_rdata_reg[0]_i_16_n_1\,
      CO(1) => \axi_rdata_reg[0]_i_16_n_2\,
      CO(0) => \axi_rdata_reg[0]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_rdata_reg[0]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_rdata[0]_i_22_n_0\,
      S(2) => \axi_rdata[0]_i_23_n_0\,
      S(1) => \axi_rdata[0]_i_24_n_0\,
      S(0) => \axi_rdata[0]_i_25_n_0\
    );
\axi_rdata_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \axi_rdata_reg[0]_i_21_n_0\,
      CO(2) => \axi_rdata_reg[0]_i_21_n_1\,
      CO(1) => \axi_rdata_reg[0]_i_21_n_2\,
      CO(0) => \axi_rdata_reg[0]_i_21_n_3\,
      CYINIT => \axi_rdata[0]_i_26_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_rdata_reg[0]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_rdata[0]_i_27_n_0\,
      S(2) => \axi_rdata[0]_i_28_n_0\,
      S(1) => \axi_rdata[0]_i_29_n_0\,
      S(0) => \axi_rdata[0]_i_30_n_0\
    );
\axi_rdata_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_rdata_reg[0]_i_6_n_0\,
      CO(3) => \axi_rdata_reg[0]_i_5_n_0\,
      CO(2) => \axi_rdata_reg[0]_i_5_n_1\,
      CO(1) => \axi_rdata_reg[0]_i_5_n_2\,
      CO(0) => \axi_rdata_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \axi_rdata_reg[0]_i_5_n_4\,
      O(2) => \axi_rdata_reg[0]_i_5_n_5\,
      O(1 downto 0) => \NLW_axi_rdata_reg[0]_i_5_O_UNCONNECTED\(1 downto 0),
      S(3) => \axi_rdata[0]_i_7_n_0\,
      S(2) => \axi_rdata[0]_i_8_n_0\,
      S(1) => \axi_rdata[0]_i_9_n_0\,
      S(0) => \axi_rdata[0]_i_10_n_0\
    );
\axi_rdata_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_rdata_reg[0]_i_11_n_0\,
      CO(3) => \axi_rdata_reg[0]_i_6_n_0\,
      CO(2) => \axi_rdata_reg[0]_i_6_n_1\,
      CO(1) => \axi_rdata_reg[0]_i_6_n_2\,
      CO(0) => \axi_rdata_reg[0]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_rdata_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_rdata[0]_i_12_n_0\,
      S(2) => \axi_rdata[0]_i_13_n_0\,
      S(1) => \axi_rdata[0]_i_14_n_0\,
      S(0) => \axi_rdata[0]_i_15_n_0\
    );
\axi_rdata_reg[12]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_rdata_reg[8]_i_4_n_0\,
      CO(3) => \axi_rdata_reg[12]_i_4_n_0\,
      CO(2) => \axi_rdata_reg[12]_i_4_n_1\,
      CO(1) => \axi_rdata_reg[12]_i_4_n_2\,
      CO(0) => \axi_rdata_reg[12]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \axi_rdata_reg[12]_i_4_n_4\,
      O(2) => \axi_rdata_reg[12]_i_4_n_5\,
      O(1) => \axi_rdata_reg[12]_i_4_n_6\,
      O(0) => \axi_rdata_reg[12]_i_4_n_7\,
      S(3) => \axi_rdata[12]_i_5_n_0\,
      S(2) => \axi_rdata[12]_i_6_n_0\,
      S(1) => \axi_rdata[12]_i_7_n_0\,
      S(0) => \axi_rdata[12]_i_8_n_0\
    );
\axi_rdata_reg[12]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_rdata_reg[8]_i_9_n_0\,
      CO(3) => \axi_rdata_reg[12]_i_9_n_0\,
      CO(2) => \axi_rdata_reg[12]_i_9_n_1\,
      CO(1) => \axi_rdata_reg[12]_i_9_n_2\,
      CO(0) => \axi_rdata_reg[12]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \axi_rdata_reg[12]_i_9_n_4\,
      O(2) => \axi_rdata_reg[12]_i_9_n_5\,
      O(1) => \axi_rdata_reg[12]_i_9_n_6\,
      O(0) => \axi_rdata_reg[12]_i_9_n_7\,
      S(3) => \axi_rdata[12]_i_10_n_0\,
      S(2) => \axi_rdata[12]_i_11_n_0\,
      S(1) => \axi_rdata[12]_i_12_n_0\,
      S(0) => \axi_rdata[12]_i_13_n_0\
    );
\axi_rdata_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_rdata_reg[12]_i_4_n_0\,
      CO(3 downto 2) => \NLW_axi_rdata_reg[31]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \axi_rdata_reg[31]_i_4_n_2\,
      CO(0) => \axi_rdata_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_axi_rdata_reg[31]_i_4_O_UNCONNECTED\(3),
      O(2) => \axi_rdata_reg[31]_i_4_n_5\,
      O(1) => \axi_rdata_reg[31]_i_4_n_6\,
      O(0) => \axi_rdata_reg[31]_i_4_n_7\,
      S(3) => '0',
      S(2) => \axi_rdata[31]_i_5_n_0\,
      S(1) => \axi_rdata[31]_i_6_n_0\,
      S(0) => \axi_rdata[31]_i_7_n_0\
    );
\axi_rdata_reg[31]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_rdata_reg[31]_i_9_n_0\,
      CO(3 downto 1) => \NLW_axi_rdata_reg[31]_i_8_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \axi_rdata_reg[31]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_axi_rdata_reg[31]_i_8_O_UNCONNECTED\(3 downto 2),
      O(1) => \axi_rdata_reg[31]_i_8_n_6\,
      O(0) => \axi_rdata_reg[31]_i_8_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \axi_rdata[31]_i_10_n_0\,
      S(0) => \axi_rdata[31]_i_11_n_0\
    );
\axi_rdata_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_rdata_reg[12]_i_9_n_0\,
      CO(3) => \axi_rdata_reg[31]_i_9_n_0\,
      CO(2) => \axi_rdata_reg[31]_i_9_n_1\,
      CO(1) => \axi_rdata_reg[31]_i_9_n_2\,
      CO(0) => \axi_rdata_reg[31]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \axi_rdata_reg[31]_i_9_n_4\,
      O(2) => \axi_rdata_reg[31]_i_9_n_5\,
      O(1) => \axi_rdata_reg[31]_i_9_n_6\,
      O(0) => \axi_rdata_reg[31]_i_9_n_7\,
      S(3) => \axi_rdata[31]_i_12_n_0\,
      S(2) => \axi_rdata[31]_i_13_n_0\,
      S(1) => \axi_rdata[31]_i_14_n_0\,
      S(0) => \axi_rdata[31]_i_15_n_0\
    );
\axi_rdata_reg[4]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \axi_rdata_reg[4]_i_4_n_0\,
      CO(2) => \axi_rdata_reg[4]_i_4_n_1\,
      CO(1) => \axi_rdata_reg[4]_i_4_n_2\,
      CO(0) => \axi_rdata_reg[4]_i_4_n_3\,
      CYINIT => \axi_rdata[4]_i_5_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \axi_rdata_reg[4]_i_4_n_4\,
      O(2) => \axi_rdata_reg[4]_i_4_n_5\,
      O(1) => \axi_rdata_reg[4]_i_4_n_6\,
      O(0) => \axi_rdata_reg[4]_i_4_n_7\,
      S(3) => \axi_rdata[4]_i_6_n_0\,
      S(2) => \axi_rdata[4]_i_7_n_0\,
      S(1) => \axi_rdata[4]_i_8_n_0\,
      S(0) => \axi_rdata[4]_i_9_n_0\
    );
\axi_rdata_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_rdata_reg[4]_i_4_n_0\,
      CO(3) => \axi_rdata_reg[8]_i_4_n_0\,
      CO(2) => \axi_rdata_reg[8]_i_4_n_1\,
      CO(1) => \axi_rdata_reg[8]_i_4_n_2\,
      CO(0) => \axi_rdata_reg[8]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \axi_rdata_reg[8]_i_4_n_4\,
      O(2) => \axi_rdata_reg[8]_i_4_n_5\,
      O(1) => \axi_rdata_reg[8]_i_4_n_6\,
      O(0) => \axi_rdata_reg[8]_i_4_n_7\,
      S(3) => \axi_rdata[8]_i_5_n_0\,
      S(2) => \axi_rdata[8]_i_6_n_0\,
      S(1) => \axi_rdata[8]_i_7_n_0\,
      S(0) => \axi_rdata[8]_i_8_n_0\
    );
\axi_rdata_reg[8]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_rdata_reg[0]_i_5_n_0\,
      CO(3) => \axi_rdata_reg[8]_i_9_n_0\,
      CO(2) => \axi_rdata_reg[8]_i_9_n_1\,
      CO(1) => \axi_rdata_reg[8]_i_9_n_2\,
      CO(0) => \axi_rdata_reg[8]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \axi_rdata_reg[8]_i_9_n_4\,
      O(2) => \axi_rdata_reg[8]_i_9_n_5\,
      O(1) => \axi_rdata_reg[8]_i_9_n_6\,
      O(0) => \axi_rdata_reg[8]_i_9_n_7\,
      S(3) => \axi_rdata[8]_i_10_n_0\,
      S(2) => \axi_rdata[8]_i_11_n_0\,
      S(1) => \axi_rdata[8]_i_12_n_0\,
      S(0) => \axi_rdata[8]_i_13_n_0\
    );
\en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => CEM,
      R => rst
    );
\en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => CEM,
      Q => CEP,
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bluetooth_demo_sensor_fusion_axi_0_0_yaw_filter__parameterized0\ is
  port (
    start_filter : out STD_LOGIC;
    acc_reg_0 : out STD_LOGIC;
    done_z : out STD_LOGIC;
    z_motion : out STD_LOGIC;
    \product0_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \product1_1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \product1_0_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    yaw : out STD_LOGIC_VECTOR ( 15 downto 0 );
    done_latch_z_reg : out STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \z_axis_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \z_axis_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \z_axis_reg[14]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \z_axis_reg[14]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \z_axis_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \z_axis_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \z_axis_reg[14]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \z_axis_reg[14]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    done_gyro_latch : in STD_LOGIC;
    done_acl_latch : in STD_LOGIC;
    done_latch_z : in STD_LOGIC;
    done_latch_y : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bluetooth_demo_sensor_fusion_axi_0_0_yaw_filter__parameterized0\ : entity is "yaw_filter";
end \bluetooth_demo_sensor_fusion_axi_0_0_yaw_filter__parameterized0\;

architecture STRUCTURE of \bluetooth_demo_sensor_fusion_axi_0_0_yaw_filter__parameterized0\ is
  signal acc_cmp0 : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \^acc_reg_0\ : STD_LOGIC;
  signal acc_reg_n_100 : STD_LOGIC;
  signal acc_reg_n_101 : STD_LOGIC;
  signal acc_reg_n_102 : STD_LOGIC;
  signal acc_reg_n_103 : STD_LOGIC;
  signal acc_reg_n_104 : STD_LOGIC;
  signal acc_reg_n_105 : STD_LOGIC;
  signal acc_reg_n_58 : STD_LOGIC;
  signal acc_reg_n_59 : STD_LOGIC;
  signal acc_reg_n_60 : STD_LOGIC;
  signal acc_reg_n_61 : STD_LOGIC;
  signal acc_reg_n_62 : STD_LOGIC;
  signal acc_reg_n_63 : STD_LOGIC;
  signal acc_reg_n_64 : STD_LOGIC;
  signal acc_reg_n_65 : STD_LOGIC;
  signal acc_reg_n_66 : STD_LOGIC;
  signal acc_reg_n_67 : STD_LOGIC;
  signal acc_reg_n_68 : STD_LOGIC;
  signal acc_reg_n_69 : STD_LOGIC;
  signal acc_reg_n_70 : STD_LOGIC;
  signal acc_reg_n_71 : STD_LOGIC;
  signal acc_reg_n_72 : STD_LOGIC;
  signal acc_reg_n_73 : STD_LOGIC;
  signal acc_reg_n_74 : STD_LOGIC;
  signal acc_reg_n_75 : STD_LOGIC;
  signal acc_reg_n_76 : STD_LOGIC;
  signal acc_reg_n_77 : STD_LOGIC;
  signal acc_reg_n_78 : STD_LOGIC;
  signal acc_reg_n_79 : STD_LOGIC;
  signal acc_reg_n_80 : STD_LOGIC;
  signal acc_reg_n_81 : STD_LOGIC;
  signal acc_reg_n_82 : STD_LOGIC;
  signal acc_reg_n_83 : STD_LOGIC;
  signal acc_reg_n_84 : STD_LOGIC;
  signal acc_reg_n_85 : STD_LOGIC;
  signal acc_reg_n_86 : STD_LOGIC;
  signal acc_reg_n_87 : STD_LOGIC;
  signal acc_reg_n_88 : STD_LOGIC;
  signal acc_reg_n_89 : STD_LOGIC;
  signal acc_reg_n_90 : STD_LOGIC;
  signal acc_reg_n_91 : STD_LOGIC;
  signal acc_reg_n_92 : STD_LOGIC;
  signal acc_reg_n_93 : STD_LOGIC;
  signal acc_reg_n_94 : STD_LOGIC;
  signal acc_reg_n_95 : STD_LOGIC;
  signal acc_reg_n_96 : STD_LOGIC;
  signal acc_reg_n_97 : STD_LOGIC;
  signal acc_reg_n_98 : STD_LOGIC;
  signal acc_reg_n_99 : STD_LOGIC;
  signal axis_neg0 : STD_LOGIC;
  signal \axis_neg0_carry__0_n_2\ : STD_LOGIC;
  signal \axis_neg0_carry__0_n_3\ : STD_LOGIC;
  signal axis_neg0_carry_n_0 : STD_LOGIC;
  signal axis_neg0_carry_n_1 : STD_LOGIC;
  signal axis_neg0_carry_n_2 : STD_LOGIC;
  signal axis_neg0_carry_n_3 : STD_LOGIC;
  signal axis_pos0 : STD_LOGIC;
  signal \axis_pos0_carry__0_n_1\ : STD_LOGIC;
  signal \axis_pos0_carry__0_n_2\ : STD_LOGIC;
  signal \axis_pos0_carry__0_n_3\ : STD_LOGIC;
  signal axis_pos0_carry_n_0 : STD_LOGIC;
  signal axis_pos0_carry_n_1 : STD_LOGIC;
  signal axis_pos0_carry_n_2 : STD_LOGIC;
  signal axis_pos0_carry_n_3 : STD_LOGIC;
  signal \^done_z\ : STD_LOGIC;
  signal \en_reg_n_0_[1]\ : STD_LOGIC;
  signal \^start_filter\ : STD_LOGIC;
  signal \yaw[0]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \yaw[0]_INST_0_i_12_n_1\ : STD_LOGIC;
  signal \yaw[0]_INST_0_i_12_n_2\ : STD_LOGIC;
  signal \yaw[0]_INST_0_i_12_n_3\ : STD_LOGIC;
  signal \yaw[0]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \yaw[0]_INST_0_i_17_n_1\ : STD_LOGIC;
  signal \yaw[0]_INST_0_i_17_n_2\ : STD_LOGIC;
  signal \yaw[0]_INST_0_i_17_n_3\ : STD_LOGIC;
  signal \yaw[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \yaw[0]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \yaw[0]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \yaw[0]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \yaw[0]_INST_0_i_1_n_4\ : STD_LOGIC;
  signal \yaw[0]_INST_0_i_1_n_5\ : STD_LOGIC;
  signal \yaw[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \yaw[0]_INST_0_i_2_n_1\ : STD_LOGIC;
  signal \yaw[0]_INST_0_i_2_n_2\ : STD_LOGIC;
  signal \yaw[0]_INST_0_i_2_n_3\ : STD_LOGIC;
  signal \yaw[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \yaw[0]_INST_0_i_7_n_1\ : STD_LOGIC;
  signal \yaw[0]_INST_0_i_7_n_2\ : STD_LOGIC;
  signal \yaw[0]_INST_0_i_7_n_3\ : STD_LOGIC;
  signal \yaw[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \yaw[12]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \yaw[12]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \yaw[12]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \yaw[12]_INST_0_i_1_n_4\ : STD_LOGIC;
  signal \yaw[12]_INST_0_i_1_n_5\ : STD_LOGIC;
  signal \yaw[12]_INST_0_i_1_n_6\ : STD_LOGIC;
  signal \yaw[12]_INST_0_i_1_n_7\ : STD_LOGIC;
  signal \yaw[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \yaw[12]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \yaw[12]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \yaw[12]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \yaw[12]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \yaw[12]_INST_0_i_6_n_1\ : STD_LOGIC;
  signal \yaw[12]_INST_0_i_6_n_2\ : STD_LOGIC;
  signal \yaw[12]_INST_0_i_6_n_3\ : STD_LOGIC;
  signal \yaw[12]_INST_0_i_6_n_4\ : STD_LOGIC;
  signal \yaw[12]_INST_0_i_6_n_5\ : STD_LOGIC;
  signal \yaw[12]_INST_0_i_6_n_6\ : STD_LOGIC;
  signal \yaw[12]_INST_0_i_6_n_7\ : STD_LOGIC;
  signal \yaw[15]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \yaw[15]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \yaw[15]_INST_0_i_1_n_5\ : STD_LOGIC;
  signal \yaw[15]_INST_0_i_1_n_6\ : STD_LOGIC;
  signal \yaw[15]_INST_0_i_1_n_7\ : STD_LOGIC;
  signal \yaw[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \yaw[15]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \yaw[15]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \yaw[15]_INST_0_i_5_n_3\ : STD_LOGIC;
  signal \yaw[15]_INST_0_i_5_n_6\ : STD_LOGIC;
  signal \yaw[15]_INST_0_i_5_n_7\ : STD_LOGIC;
  signal \yaw[15]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \yaw[15]_INST_0_i_6_n_1\ : STD_LOGIC;
  signal \yaw[15]_INST_0_i_6_n_2\ : STD_LOGIC;
  signal \yaw[15]_INST_0_i_6_n_3\ : STD_LOGIC;
  signal \yaw[15]_INST_0_i_6_n_4\ : STD_LOGIC;
  signal \yaw[15]_INST_0_i_6_n_5\ : STD_LOGIC;
  signal \yaw[15]_INST_0_i_6_n_6\ : STD_LOGIC;
  signal \yaw[15]_INST_0_i_6_n_7\ : STD_LOGIC;
  signal \yaw[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \yaw[4]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \yaw[4]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \yaw[4]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \yaw[4]_INST_0_i_1_n_4\ : STD_LOGIC;
  signal \yaw[4]_INST_0_i_1_n_5\ : STD_LOGIC;
  signal \yaw[4]_INST_0_i_1_n_6\ : STD_LOGIC;
  signal \yaw[4]_INST_0_i_1_n_7\ : STD_LOGIC;
  signal \yaw[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \yaw[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \yaw[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \yaw[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \yaw[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \yaw[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \yaw[8]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \yaw[8]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \yaw[8]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \yaw[8]_INST_0_i_1_n_4\ : STD_LOGIC;
  signal \yaw[8]_INST_0_i_1_n_5\ : STD_LOGIC;
  signal \yaw[8]_INST_0_i_1_n_6\ : STD_LOGIC;
  signal \yaw[8]_INST_0_i_1_n_7\ : STD_LOGIC;
  signal \yaw[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \yaw[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \yaw[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \yaw[8]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \yaw[8]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \yaw[8]_INST_0_i_6_n_1\ : STD_LOGIC;
  signal \yaw[8]_INST_0_i_6_n_2\ : STD_LOGIC;
  signal \yaw[8]_INST_0_i_6_n_3\ : STD_LOGIC;
  signal \yaw[8]_INST_0_i_6_n_4\ : STD_LOGIC;
  signal \yaw[8]_INST_0_i_6_n_5\ : STD_LOGIC;
  signal \yaw[8]_INST_0_i_6_n_6\ : STD_LOGIC;
  signal \yaw[8]_INST_0_i_6_n_7\ : STD_LOGIC;
  signal NLW_acc_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_acc_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_acc_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_acc_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_acc_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_axis_neg0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axis_neg0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_axis_neg0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_axis_pos0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axis_pos0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_yaw[0]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_yaw[0]_INST_0_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_yaw[0]_INST_0_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_yaw[0]_INST_0_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_yaw[0]_INST_0_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_yaw[15]_INST_0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_yaw[15]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_yaw[15]_INST_0_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_yaw[15]_INST_0_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of done_latch_z_i_1 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \product1_2[15]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \yaw[0]_INST_0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \yaw[10]_INST_0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \yaw[11]_INST_0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \yaw[12]_INST_0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \yaw[13]_INST_0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \yaw[14]_INST_0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \yaw[15]_INST_0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \yaw[1]_INST_0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \yaw[2]_INST_0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \yaw[3]_INST_0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \yaw[4]_INST_0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \yaw[5]_INST_0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \yaw[6]_INST_0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \yaw[7]_INST_0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \yaw[8]_INST_0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \yaw[9]_INST_0\ : label is "soft_lutpair170";
begin
  acc_reg_0 <= \^acc_reg_0\;
  done_z <= \^done_z\;
  start_filter <= \^start_filter\;
acc_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_acc_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000101101111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_acc_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_acc_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_acc_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^start_filter\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^acc_reg_0\,
      CEP => \en_reg_n_0_[1]\,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_acc_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0100101",
      OVERFLOW => NLW_acc_reg_OVERFLOW_UNCONNECTED,
      P(47) => acc_reg_n_58,
      P(46) => acc_reg_n_59,
      P(45) => acc_reg_n_60,
      P(44) => acc_reg_n_61,
      P(43) => acc_reg_n_62,
      P(42) => acc_reg_n_63,
      P(41) => acc_reg_n_64,
      P(40) => acc_reg_n_65,
      P(39) => acc_reg_n_66,
      P(38) => acc_reg_n_67,
      P(37) => acc_reg_n_68,
      P(36) => acc_reg_n_69,
      P(35) => acc_reg_n_70,
      P(34) => acc_reg_n_71,
      P(33) => acc_reg_n_72,
      P(32) => acc_reg_n_73,
      P(31) => acc_reg_n_74,
      P(30) => acc_reg_n_75,
      P(29) => acc_reg_n_76,
      P(28) => acc_reg_n_77,
      P(27) => acc_reg_n_78,
      P(26) => acc_reg_n_79,
      P(25) => acc_reg_n_80,
      P(24) => acc_reg_n_81,
      P(23) => acc_reg_n_82,
      P(22) => acc_reg_n_83,
      P(21) => acc_reg_n_84,
      P(20) => acc_reg_n_85,
      P(19) => acc_reg_n_86,
      P(18) => acc_reg_n_87,
      P(17) => acc_reg_n_88,
      P(16) => acc_reg_n_89,
      P(15) => acc_reg_n_90,
      P(14) => acc_reg_n_91,
      P(13) => acc_reg_n_92,
      P(12) => acc_reg_n_93,
      P(11) => acc_reg_n_94,
      P(10) => acc_reg_n_95,
      P(9) => acc_reg_n_96,
      P(8) => acc_reg_n_97,
      P(7) => acc_reg_n_98,
      P(6) => acc_reg_n_99,
      P(5) => acc_reg_n_100,
      P(4) => acc_reg_n_101,
      P(3) => acc_reg_n_102,
      P(2) => acc_reg_n_103,
      P(1) => acc_reg_n_104,
      P(0) => acc_reg_n_105,
      PATTERNBDETECT => NLW_acc_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_acc_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_acc_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => rst,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => rst,
      RSTP => rst,
      UNDERFLOW => NLW_acc_reg_UNDERFLOW_UNCONNECTED
    );
axis_motion: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => axis_pos0,
      I1 => axis_neg0,
      I2 => A(15),
      O => z_motion
    );
axis_neg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axis_neg0_carry_n_0,
      CO(2) => axis_neg0_carry_n_1,
      CO(1) => axis_neg0_carry_n_2,
      CO(0) => axis_neg0_carry_n_3,
      CYINIT => '0',
      DI(3) => \z_axis_reg[12]\(1),
      DI(2 downto 1) => B"00",
      DI(0) => \z_axis_reg[12]\(0),
      O(3 downto 0) => NLW_axis_neg0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \z_axis_reg[12]_0\(3 downto 0)
    );
\axis_neg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => axis_neg0_carry_n_0,
      CO(3) => \NLW_axis_neg0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => axis_neg0,
      CO(1) => \axis_neg0_carry__0_n_2\,
      CO(0) => \axis_neg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \z_axis_reg[14]\(2 downto 0),
      O(3 downto 0) => \NLW_axis_neg0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \z_axis_reg[14]_0\(2 downto 0)
    );
axis_pos0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axis_pos0_carry_n_0,
      CO(2) => axis_pos0_carry_n_1,
      CO(1) => axis_pos0_carry_n_2,
      CO(0) => axis_pos0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => A(3),
      DI(0) => \z_axis_reg[0]\(0),
      O(3 downto 0) => NLW_axis_pos0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \z_axis_reg[8]\(3 downto 0)
    );
\axis_pos0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => axis_pos0_carry_n_0,
      CO(3) => axis_pos0,
      CO(2) => \axis_pos0_carry__0_n_1\,
      CO(1) => \axis_pos0_carry__0_n_2\,
      CO(0) => \axis_pos0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \z_axis_reg[14]_1\(2 downto 0),
      DI(0) => A(9),
      O(3 downto 0) => \NLW_axis_pos0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \z_axis_reg[14]_2\(3 downto 0)
    );
done_latch_z_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0232"
    )
        port map (
      I0 => \^done_z\,
      I1 => rst,
      I2 => done_latch_z,
      I3 => done_latch_y,
      O => done_latch_z_reg
    );
\en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^start_filter\,
      Q => \^acc_reg_0\,
      R => rst
    );
\en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^acc_reg_0\,
      Q => \en_reg_n_0_[1]\,
      R => rst
    );
\en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \en_reg_n_0_[1]\,
      Q => \^done_z\,
      R => rst
    );
\product1_0[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^acc_reg_0\,
      I1 => rst,
      O => \product1_0_reg[0]\(0)
    );
\product1_1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \en_reg_n_0_[1]\,
      I1 => rst,
      O => \product1_1_reg[0]\(0)
    );
\product1_2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^done_z\,
      I1 => rst,
      O => \product0_reg[4]\(0)
    );
sum0_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => done_gyro_latch,
      I1 => done_acl_latch,
      O => \^start_filter\
    );
\yaw[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \yaw[0]_INST_0_i_1_n_5\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_86,
      O => yaw(0)
    );
\yaw[0]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \yaw[0]_INST_0_i_2_n_0\,
      CO(3) => \yaw[0]_INST_0_i_1_n_0\,
      CO(2) => \yaw[0]_INST_0_i_1_n_1\,
      CO(1) => \yaw[0]_INST_0_i_1_n_2\,
      CO(0) => \yaw[0]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \yaw[0]_INST_0_i_1_n_4\,
      O(2) => \yaw[0]_INST_0_i_1_n_5\,
      O(1 downto 0) => \NLW_yaw[0]_INST_0_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 0) => acc_cmp0(20 downto 17)
    );
\yaw[0]_INST_0_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_91,
      O => acc_cmp0(14)
    );
\yaw[0]_INST_0_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_92,
      O => acc_cmp0(13)
    );
\yaw[0]_INST_0_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \yaw[0]_INST_0_i_17_n_0\,
      CO(3) => \yaw[0]_INST_0_i_12_n_0\,
      CO(2) => \yaw[0]_INST_0_i_12_n_1\,
      CO(1) => \yaw[0]_INST_0_i_12_n_2\,
      CO(0) => \yaw[0]_INST_0_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_yaw[0]_INST_0_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => acc_cmp0(8 downto 5)
    );
\yaw[0]_INST_0_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_93,
      O => acc_cmp0(12)
    );
\yaw[0]_INST_0_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_94,
      O => acc_cmp0(11)
    );
\yaw[0]_INST_0_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_95,
      O => acc_cmp0(10)
    );
\yaw[0]_INST_0_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_96,
      O => acc_cmp0(9)
    );
\yaw[0]_INST_0_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \yaw[0]_INST_0_i_17_n_0\,
      CO(2) => \yaw[0]_INST_0_i_17_n_1\,
      CO(1) => \yaw[0]_INST_0_i_17_n_2\,
      CO(0) => \yaw[0]_INST_0_i_17_n_3\,
      CYINIT => acc_cmp0(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_yaw[0]_INST_0_i_17_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => acc_cmp0(4 downto 1)
    );
\yaw[0]_INST_0_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_97,
      O => acc_cmp0(8)
    );
\yaw[0]_INST_0_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_98,
      O => acc_cmp0(7)
    );
\yaw[0]_INST_0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \yaw[0]_INST_0_i_7_n_0\,
      CO(3) => \yaw[0]_INST_0_i_2_n_0\,
      CO(2) => \yaw[0]_INST_0_i_2_n_1\,
      CO(1) => \yaw[0]_INST_0_i_2_n_2\,
      CO(0) => \yaw[0]_INST_0_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_yaw[0]_INST_0_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => acc_cmp0(16 downto 13)
    );
\yaw[0]_INST_0_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_99,
      O => acc_cmp0(6)
    );
\yaw[0]_INST_0_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_100,
      O => acc_cmp0(5)
    );
\yaw[0]_INST_0_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_105,
      O => acc_cmp0(0)
    );
\yaw[0]_INST_0_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_101,
      O => acc_cmp0(4)
    );
\yaw[0]_INST_0_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_102,
      O => acc_cmp0(3)
    );
\yaw[0]_INST_0_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_103,
      O => acc_cmp0(2)
    );
\yaw[0]_INST_0_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_104,
      O => acc_cmp0(1)
    );
\yaw[0]_INST_0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_85,
      O => acc_cmp0(20)
    );
\yaw[0]_INST_0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_86,
      O => acc_cmp0(19)
    );
\yaw[0]_INST_0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_87,
      O => acc_cmp0(18)
    );
\yaw[0]_INST_0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_88,
      O => acc_cmp0(17)
    );
\yaw[0]_INST_0_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \yaw[0]_INST_0_i_12_n_0\,
      CO(3) => \yaw[0]_INST_0_i_7_n_0\,
      CO(2) => \yaw[0]_INST_0_i_7_n_1\,
      CO(1) => \yaw[0]_INST_0_i_7_n_2\,
      CO(0) => \yaw[0]_INST_0_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_yaw[0]_INST_0_i_7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => acc_cmp0(12 downto 9)
    );
\yaw[0]_INST_0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_89,
      O => acc_cmp0(16)
    );
\yaw[0]_INST_0_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_90,
      O => acc_cmp0(15)
    );
\yaw[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \yaw[12]_INST_0_i_1_n_6\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_76,
      O => yaw(10)
    );
\yaw[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \yaw[12]_INST_0_i_1_n_5\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_75,
      O => yaw(11)
    );
\yaw[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \yaw[12]_INST_0_i_1_n_4\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_74,
      O => yaw(12)
    );
\yaw[12]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \yaw[8]_INST_0_i_1_n_0\,
      CO(3) => \yaw[12]_INST_0_i_1_n_0\,
      CO(2) => \yaw[12]_INST_0_i_1_n_1\,
      CO(1) => \yaw[12]_INST_0_i_1_n_2\,
      CO(0) => \yaw[12]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \yaw[12]_INST_0_i_1_n_4\,
      O(2) => \yaw[12]_INST_0_i_1_n_5\,
      O(1) => \yaw[12]_INST_0_i_1_n_6\,
      O(0) => \yaw[12]_INST_0_i_1_n_7\,
      S(3) => \yaw[12]_INST_0_i_2_n_0\,
      S(2) => \yaw[12]_INST_0_i_3_n_0\,
      S(1) => \yaw[12]_INST_0_i_4_n_0\,
      S(0) => \yaw[12]_INST_0_i_5_n_0\
    );
\yaw[12]_INST_0_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_80,
      O => acc_cmp0(25)
    );
\yaw[12]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \yaw[15]_INST_0_i_6_n_5\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_74,
      O => \yaw[12]_INST_0_i_2_n_0\
    );
\yaw[12]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \yaw[15]_INST_0_i_6_n_6\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_75,
      O => \yaw[12]_INST_0_i_3_n_0\
    );
\yaw[12]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \yaw[15]_INST_0_i_6_n_7\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_76,
      O => \yaw[12]_INST_0_i_4_n_0\
    );
\yaw[12]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \yaw[12]_INST_0_i_6_n_4\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_77,
      O => \yaw[12]_INST_0_i_5_n_0\
    );
\yaw[12]_INST_0_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \yaw[8]_INST_0_i_6_n_0\,
      CO(3) => \yaw[12]_INST_0_i_6_n_0\,
      CO(2) => \yaw[12]_INST_0_i_6_n_1\,
      CO(1) => \yaw[12]_INST_0_i_6_n_2\,
      CO(0) => \yaw[12]_INST_0_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \yaw[12]_INST_0_i_6_n_4\,
      O(2) => \yaw[12]_INST_0_i_6_n_5\,
      O(1) => \yaw[12]_INST_0_i_6_n_6\,
      O(0) => \yaw[12]_INST_0_i_6_n_7\,
      S(3 downto 0) => acc_cmp0(28 downto 25)
    );
\yaw[12]_INST_0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_77,
      O => acc_cmp0(28)
    );
\yaw[12]_INST_0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_78,
      O => acc_cmp0(27)
    );
\yaw[12]_INST_0_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_79,
      O => acc_cmp0(26)
    );
\yaw[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \yaw[15]_INST_0_i_1_n_7\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_73,
      O => yaw(13)
    );
\yaw[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \yaw[15]_INST_0_i_1_n_6\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_72,
      O => yaw(14)
    );
\yaw[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \yaw[15]_INST_0_i_1_n_5\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_71,
      O => yaw(15)
    );
\yaw[15]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \yaw[12]_INST_0_i_1_n_0\,
      CO(3 downto 2) => \NLW_yaw[15]_INST_0_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \yaw[15]_INST_0_i_1_n_2\,
      CO(0) => \yaw[15]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_yaw[15]_INST_0_i_1_O_UNCONNECTED\(3),
      O(2) => \yaw[15]_INST_0_i_1_n_5\,
      O(1) => \yaw[15]_INST_0_i_1_n_6\,
      O(0) => \yaw[15]_INST_0_i_1_n_7\,
      S(3) => '0',
      S(2) => \yaw[15]_INST_0_i_2_n_0\,
      S(1) => \yaw[15]_INST_0_i_3_n_0\,
      S(0) => \yaw[15]_INST_0_i_4_n_0\
    );
\yaw[15]_INST_0_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_74,
      O => acc_cmp0(31)
    );
\yaw[15]_INST_0_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_75,
      O => acc_cmp0(30)
    );
\yaw[15]_INST_0_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_76,
      O => acc_cmp0(29)
    );
\yaw[15]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \yaw[15]_INST_0_i_5_n_6\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_71,
      O => \yaw[15]_INST_0_i_2_n_0\
    );
\yaw[15]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \yaw[15]_INST_0_i_5_n_7\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_72,
      O => \yaw[15]_INST_0_i_3_n_0\
    );
\yaw[15]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \yaw[15]_INST_0_i_6_n_4\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_73,
      O => \yaw[15]_INST_0_i_4_n_0\
    );
\yaw[15]_INST_0_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \yaw[15]_INST_0_i_6_n_0\,
      CO(3 downto 1) => \NLW_yaw[15]_INST_0_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \yaw[15]_INST_0_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_yaw[15]_INST_0_i_5_O_UNCONNECTED\(3 downto 2),
      O(1) => \yaw[15]_INST_0_i_5_n_6\,
      O(0) => \yaw[15]_INST_0_i_5_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => acc_cmp0(34 downto 33)
    );
\yaw[15]_INST_0_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \yaw[12]_INST_0_i_6_n_0\,
      CO(3) => \yaw[15]_INST_0_i_6_n_0\,
      CO(2) => \yaw[15]_INST_0_i_6_n_1\,
      CO(1) => \yaw[15]_INST_0_i_6_n_2\,
      CO(0) => \yaw[15]_INST_0_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \yaw[15]_INST_0_i_6_n_4\,
      O(2) => \yaw[15]_INST_0_i_6_n_5\,
      O(1) => \yaw[15]_INST_0_i_6_n_6\,
      O(0) => \yaw[15]_INST_0_i_6_n_7\,
      S(3 downto 0) => acc_cmp0(32 downto 29)
    );
\yaw[15]_INST_0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_71,
      O => acc_cmp0(34)
    );
\yaw[15]_INST_0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_72,
      O => acc_cmp0(33)
    );
\yaw[15]_INST_0_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_73,
      O => acc_cmp0(32)
    );
\yaw[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \yaw[4]_INST_0_i_1_n_7\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_85,
      O => yaw(1)
    );
\yaw[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \yaw[4]_INST_0_i_1_n_6\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_84,
      O => yaw(2)
    );
\yaw[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \yaw[4]_INST_0_i_1_n_5\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_83,
      O => yaw(3)
    );
\yaw[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \yaw[4]_INST_0_i_1_n_4\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_82,
      O => yaw(4)
    );
\yaw[4]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \yaw[4]_INST_0_i_1_n_0\,
      CO(2) => \yaw[4]_INST_0_i_1_n_1\,
      CO(1) => \yaw[4]_INST_0_i_1_n_2\,
      CO(0) => \yaw[4]_INST_0_i_1_n_3\,
      CYINIT => \yaw[4]_INST_0_i_2_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \yaw[4]_INST_0_i_1_n_4\,
      O(2) => \yaw[4]_INST_0_i_1_n_5\,
      O(1) => \yaw[4]_INST_0_i_1_n_6\,
      O(0) => \yaw[4]_INST_0_i_1_n_7\,
      S(3) => \yaw[4]_INST_0_i_3_n_0\,
      S(2) => \yaw[4]_INST_0_i_4_n_0\,
      S(1) => \yaw[4]_INST_0_i_5_n_0\,
      S(0) => \yaw[4]_INST_0_i_6_n_0\
    );
\yaw[4]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \yaw[0]_INST_0_i_1_n_5\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_86,
      O => \yaw[4]_INST_0_i_2_n_0\
    );
\yaw[4]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \yaw[8]_INST_0_i_6_n_5\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_82,
      O => \yaw[4]_INST_0_i_3_n_0\
    );
\yaw[4]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \yaw[8]_INST_0_i_6_n_6\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_83,
      O => \yaw[4]_INST_0_i_4_n_0\
    );
\yaw[4]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \yaw[8]_INST_0_i_6_n_7\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_84,
      O => \yaw[4]_INST_0_i_5_n_0\
    );
\yaw[4]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \yaw[0]_INST_0_i_1_n_4\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_85,
      O => \yaw[4]_INST_0_i_6_n_0\
    );
\yaw[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \yaw[8]_INST_0_i_1_n_7\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_81,
      O => yaw(5)
    );
\yaw[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \yaw[8]_INST_0_i_1_n_6\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_80,
      O => yaw(6)
    );
\yaw[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \yaw[8]_INST_0_i_1_n_5\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_79,
      O => yaw(7)
    );
\yaw[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \yaw[8]_INST_0_i_1_n_4\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_78,
      O => yaw(8)
    );
\yaw[8]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \yaw[4]_INST_0_i_1_n_0\,
      CO(3) => \yaw[8]_INST_0_i_1_n_0\,
      CO(2) => \yaw[8]_INST_0_i_1_n_1\,
      CO(1) => \yaw[8]_INST_0_i_1_n_2\,
      CO(0) => \yaw[8]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \yaw[8]_INST_0_i_1_n_4\,
      O(2) => \yaw[8]_INST_0_i_1_n_5\,
      O(1) => \yaw[8]_INST_0_i_1_n_6\,
      O(0) => \yaw[8]_INST_0_i_1_n_7\,
      S(3) => \yaw[8]_INST_0_i_2_n_0\,
      S(2) => \yaw[8]_INST_0_i_3_n_0\,
      S(1) => \yaw[8]_INST_0_i_4_n_0\,
      S(0) => \yaw[8]_INST_0_i_5_n_0\
    );
\yaw[8]_INST_0_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_84,
      O => acc_cmp0(21)
    );
\yaw[8]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \yaw[12]_INST_0_i_6_n_5\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_78,
      O => \yaw[8]_INST_0_i_2_n_0\
    );
\yaw[8]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \yaw[12]_INST_0_i_6_n_6\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_79,
      O => \yaw[8]_INST_0_i_3_n_0\
    );
\yaw[8]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \yaw[12]_INST_0_i_6_n_7\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_80,
      O => \yaw[8]_INST_0_i_4_n_0\
    );
\yaw[8]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \yaw[8]_INST_0_i_6_n_4\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_81,
      O => \yaw[8]_INST_0_i_5_n_0\
    );
\yaw[8]_INST_0_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \yaw[0]_INST_0_i_1_n_0\,
      CO(3) => \yaw[8]_INST_0_i_6_n_0\,
      CO(2) => \yaw[8]_INST_0_i_6_n_1\,
      CO(1) => \yaw[8]_INST_0_i_6_n_2\,
      CO(0) => \yaw[8]_INST_0_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \yaw[8]_INST_0_i_6_n_4\,
      O(2) => \yaw[8]_INST_0_i_6_n_5\,
      O(1) => \yaw[8]_INST_0_i_6_n_6\,
      O(0) => \yaw[8]_INST_0_i_6_n_7\,
      S(3 downto 0) => acc_cmp0(24 downto 21)
    );
\yaw[8]_INST_0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_81,
      O => acc_cmp0(24)
    );
\yaw[8]_INST_0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_82,
      O => acc_cmp0(23)
    );
\yaw[8]_INST_0_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => acc_reg_n_83,
      O => acc_cmp0(22)
    );
\yaw[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \yaw[12]_INST_0_i_1_n_7\,
      I1 => acc_reg_n_58,
      I2 => acc_reg_n_77,
      O => yaw(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0_acl_interface is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \axis_data_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_RxTxSTATE_reg[2]\ : out STD_LOGIC;
    done_init_acl : out STD_LOGIC;
    done_read : out STD_LOGIC;
    sclk_rst : out STD_LOGIC;
    sclk_buffer_reg : out STD_LOGIC;
    sclk_previous_reg : out STD_LOGIC;
    \JA[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    chip_select_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sclk_buffer_reg_0 : out STD_LOGIC;
    done_init_acl_latch_reg : out STD_LOGIC;
    \DATA_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    chip_select_reg_0 : out STD_LOGIC;
    \shift_register_reg[0]\ : out STD_LOGIC;
    \shift_register_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sclk_rst_reg : out STD_LOGIC;
    mosi_reg : out STD_LOGIC;
    mosi_reg_0 : out STD_LOGIC;
    \y_reg[31]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \y_reg[31]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \JA[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    y : out STD_LOGIC_VECTOR ( 15 downto 0 );
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    JA : inout STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    \FSM_sequential_RxTxSTATE_reg[1]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    sclk_buffer_reg_1 : in STD_LOGIC;
    \STATE_reg[0]\ : in STD_LOGIC;
    \STATE_reg[2]\ : in STD_LOGIC;
    \STATE_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_RxTxSTATE_reg[2]_0\ : in STD_LOGIC;
    sclk_buffer_reg_2 : in STD_LOGIC;
    \rx_count_reg[3]\ : in STD_LOGIC;
    \slv_reg0_reg[0]_rep__0\ : in STD_LOGIC;
    \JA[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    done_init_gyro1_latch : in STD_LOGIC;
    done_init_acl_latch : in STD_LOGIC;
    done_init_gyro0_latch : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bluetooth_demo_sensor_fusion_axi_0_0_acl_interface : entity is "acl_interface";
end bluetooth_demo_sensor_fusion_axi_0_0_acl_interface;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0_acl_interface is
  signal \^fsm_sequential_rxtxstate_reg[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^axis_data_reg[0]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal recieved_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal send_data : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \send_data__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
  \FSM_sequential_RxTxSTATE_reg[2]\ <= \^fsm_sequential_rxtxstate_reg[2]\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  \axis_data_reg[0]\ <= \^axis_data_reg[0]\;
C0: entity work.bluetooth_demo_sensor_fusion_axi_0_0_spi_master_acl
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(15 downto 0) => B(15 downto 0),
      D(15 downto 8) => p_0_in(7 downto 0),
      D(7 downto 0) => p_0_in(31 downto 24),
      \DATA_reg[0]_0\(0) => \DATA_reg[0]\(0),
      \FSM_sequential_RxTxSTATE_reg[2]\ => \^fsm_sequential_rxtxstate_reg[2]\,
      JA(0) => JA(0),
      \JA[5]\(0) => \JA[5]\(1),
      Q(3 downto 0) => \^q\(3 downto 0),
      \STATE_reg[0]_0\ => \STATE_reg[0]\,
      \STATE_reg[1]_0\ => \STATE_reg[1]\,
      \STATE_reg[2]_0\ => \STATE_reg[2]\,
      clk => clk,
      done_init_acl => done_init_acl,
      done_init_acl_latch => done_init_acl_latch,
      done_init_acl_latch_reg => done_init_acl_latch_reg,
      done_init_gyro0_latch => done_init_gyro0_latch,
      done_init_gyro1_latch => done_init_gyro1_latch,
      done_read => done_read,
      end_transmission_reg => \^axis_data_reg[0]\,
      \recieved_data_reg[7]\(7 downto 0) => recieved_data(7 downto 0),
      rst => rst,
      \shift_register_reg[7]\(7) => send_data(7),
      \shift_register_reg[7]\(6 downto 0) => \send_data__0\(6 downto 0),
      \slv_reg0_reg[0]_rep__0\ => \slv_reg0_reg[0]_rep__0\,
      y(15 downto 0) => y(15 downto 0),
      \y_reg[31]\(15 downto 0) => \y_reg[31]\(15 downto 0),
      \y_reg[31]_0\(15 downto 0) => \y_reg[31]_0\(15 downto 0)
    );
C1: entity work.bluetooth_demo_sensor_fusion_axi_0_0_spi_interface_acl
     port map (
      D(15 downto 8) => p_0_in(7 downto 0),
      D(7 downto 0) => p_0_in(31 downto 24),
      \FSM_sequential_RxTxSTATE_reg[1]_0\ => \FSM_sequential_RxTxSTATE_reg[1]\,
      \FSM_sequential_RxTxSTATE_reg[2]_0\ => \FSM_sequential_RxTxSTATE_reg[2]_0\,
      JA(0) => JA(0),
      \JA[2]\(0) => \JA[2]\(0),
      \JA[3]\(0) => \JA[5]\(0),
      \JA[4]\(0) => \JA[4]\(0),
      Q(0) => \shift_register_reg[0]_0\(0),
      \STATE_reg[3]\(1) => \^q\(3),
      \STATE_reg[3]\(0) => \^q\(0),
      \axis_data_reg[0]\ => \^axis_data_reg[0]\,
      \axis_data_reg[7]\(7 downto 0) => recieved_data(7 downto 0),
      begin_transmission_reg => \^fsm_sequential_rxtxstate_reg[2]\,
      chip_select_reg_0 => chip_select_reg,
      chip_select_reg_1 => chip_select_reg_0,
      clk => clk,
      mosi_reg_0 => mosi_reg,
      mosi_reg_1 => mosi_reg_0,
      \out\(2 downto 0) => \out\(2 downto 0),
      rst => rst,
      \rx_count_reg[3]_0\ => \rx_count_reg[3]\,
      sclk_buffer_reg_0 => sclk_buffer_reg,
      sclk_buffer_reg_1 => sclk_buffer_reg_0,
      sclk_buffer_reg_2 => sclk_buffer_reg_1,
      sclk_buffer_reg_3 => sclk_buffer_reg_2,
      sclk_previous_reg_0 => sclk_previous_reg,
      sclk_rst => sclk_rst,
      sclk_rst_reg_0 => sclk_rst_reg,
      \send_data_reg[7]\(7) => send_data(7),
      \send_data_reg[7]\(6 downto 0) => \send_data__0\(6 downto 0),
      \shift_register_reg[0]_0\ => \shift_register_reg[0]\,
      \slv_reg0_reg[0]_rep__0\ => \slv_reg0_reg[0]_rep__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0_complementary_filter is
  port (
    x_motion : out STD_LOGIC;
    y_motion : out STD_LOGIC;
    z_motion : out STD_LOGIC;
    sensor_fusion_done : out STD_LOGIC;
    \axi_rdata_reg[31]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    roll : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pitch : out STD_LOGIC_VECTOR ( 15 downto 0 );
    yaw : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_axis_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    A : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \y_axis_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \y_axis_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_axis_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \z_axis_reg[14]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \z_axis_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \z_axis_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_axis_reg[14]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_axis_reg[14]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_axis_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \x_axis_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_axis_reg[14]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_axis_reg[14]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_axis_reg[12]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \y_axis_reg[12]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_axis_reg[15]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \y_axis_reg[15]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \y_axis_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_axis_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_axis_reg[15]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \y_axis_reg[15]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \z_axis_reg[12]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \z_axis_reg[12]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \z_axis_reg[14]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \z_axis_reg[14]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \z_axis_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \z_axis_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \z_axis_reg[14]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \z_axis_reg[14]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    done_acl_latch : in STD_LOGIC;
    done_gyro_latch : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axi_araddr_reg[2]\ : in STD_LOGIC;
    done_init_gyro1_latch_reg : in STD_LOGIC;
    \axi_araddr_reg[2]_0\ : in STD_LOGIC;
    \axi_araddr_reg[2]_1\ : in STD_LOGIC;
    \axi_araddr_reg[2]_2\ : in STD_LOGIC;
    \axi_araddr_reg[2]_3\ : in STD_LOGIC;
    \axi_araddr_reg[2]_4\ : in STD_LOGIC;
    \axi_araddr_reg[2]_5\ : in STD_LOGIC;
    \axi_araddr_reg[2]_6\ : in STD_LOGIC;
    \axi_araddr_reg[2]_7\ : in STD_LOGIC;
    \axi_araddr_reg[2]_8\ : in STD_LOGIC;
    \axi_araddr_reg[2]_9\ : in STD_LOGIC;
    \axi_araddr_reg[2]_10\ : in STD_LOGIC;
    \axi_araddr_reg[2]_11\ : in STD_LOGIC;
    \axi_araddr_reg[2]_12\ : in STD_LOGIC;
    \axi_araddr_reg[2]_13\ : in STD_LOGIC;
    \axi_araddr_reg[2]_14\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \angle_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bluetooth_demo_sensor_fusion_axi_0_0_complementary_filter : entity is "complementary_filter";
end bluetooth_demo_sensor_fusion_axi_0_0_complementary_filter;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0_complementary_filter is
  signal acc : STD_LOGIC_VECTOR ( 34 to 34 );
  signal acl_axis_norm : STD_LOGIC;
  signal done_latch_y : STD_LOGIC;
  signal done_latch_z : STD_LOGIC;
  signal done_z : STD_LOGIC;
  signal out0 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^pitch\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pitch_filter_n_0 : STD_LOGIC;
  signal product0 : STD_LOGIC;
  signal product1_0 : STD_LOGIC;
  signal roll_filter_n_34 : STD_LOGIC;
  signal start_filter : STD_LOGIC;
  signal sum0 : STD_LOGIC;
  signal uyaw_filter_n_1 : STD_LOGIC;
  signal uyaw_filter_n_23 : STD_LOGIC;
begin
  pitch(15 downto 0) <= \^pitch\(15 downto 0);
done_latch_y_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => roll_filter_n_34,
      Q => done_latch_y,
      R => '0'
    );
done_latch_z_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => uyaw_filter_n_23,
      Q => done_latch_z,
      R => '0'
    );
\intr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => done_latch_z,
      I1 => done_latch_y,
      O => sensor_fusion_done
    );
pitch_filter: entity work.bluetooth_demo_sensor_fusion_axi_0_0_axis_data_filter
     port map (
      A(15 downto 13) => O(2 downto 0),
      A(12 downto 9) => \x_axis_reg[12]\(3 downto 0),
      A(8 downto 0) => A(8 downto 0),
      D(15 downto 0) => D(15 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => pitch_filter_n_0,
      O(0) => out0(15),
      Q(0) => acc(34),
      S(3 downto 0) => S(3 downto 0),
      clk => clk,
      done_acl_latch_reg(0) => acl_axis_norm,
      done_z => done_z,
      \en_reg[0]\ => uyaw_filter_n_1,
      \en_reg[0]_0\(0) => product1_0,
      \en_reg[1]\(0) => sum0,
      \en_reg[2]\(0) => product0,
      pitch(15 downto 0) => \^pitch\(15 downto 0),
      rst => rst,
      start_filter => start_filter,
      \x_axis_reg[0]\(0) => \x_axis_reg[0]\(0),
      \x_axis_reg[14]\(2 downto 0) => \x_axis_reg[14]\(2 downto 0),
      \x_axis_reg[14]_0\(2 downto 0) => \x_axis_reg[14]_0\(2 downto 0),
      \x_axis_reg[14]_1\(2 downto 0) => \x_axis_reg[14]_1\(2 downto 0),
      \x_axis_reg[14]_2\(3 downto 0) => \x_axis_reg[14]_2\(3 downto 0),
      \x_axis_reg[8]\(3 downto 0) => \x_axis_reg[8]\(3 downto 0),
      x_motion => x_motion
    );
roll_filter: entity work.\bluetooth_demo_sensor_fusion_axi_0_0_axis_data_filter__parameterized0\
     port map (
      A(15 downto 13) => \y_axis_reg[15]\(2 downto 0),
      A(12 downto 9) => \y_axis_reg[12]\(3 downto 0),
      A(8 downto 0) => \y_axis_reg[8]\(8 downto 0),
      E(0) => pitch_filter_n_0,
      O(0) => out0(15),
      Q(0) => acc(34),
      \acl_axis_norm_reg[0]_0\(0) => acl_axis_norm,
      \angle_reg[15]\(15 downto 0) => \angle_reg[15]\(15 downto 0),
      \axi_araddr_reg[2]\ => \axi_araddr_reg[2]\,
      \axi_araddr_reg[2]_0\ => \axi_araddr_reg[2]_0\,
      \axi_araddr_reg[2]_1\ => \axi_araddr_reg[2]_1\,
      \axi_araddr_reg[2]_10\ => \axi_araddr_reg[2]_10\,
      \axi_araddr_reg[2]_11\ => \axi_araddr_reg[2]_11\,
      \axi_araddr_reg[2]_12\ => \axi_araddr_reg[2]_12\,
      \axi_araddr_reg[2]_13\ => \axi_araddr_reg[2]_13\,
      \axi_araddr_reg[2]_14\ => \axi_araddr_reg[2]_14\,
      \axi_araddr_reg[2]_2\ => \axi_araddr_reg[2]_2\,
      \axi_araddr_reg[2]_3\ => \axi_araddr_reg[2]_3\,
      \axi_araddr_reg[2]_4\ => \axi_araddr_reg[2]_4\,
      \axi_araddr_reg[2]_5\ => \axi_araddr_reg[2]_5\,
      \axi_araddr_reg[2]_6\ => \axi_araddr_reg[2]_6\,
      \axi_araddr_reg[2]_7\ => \axi_araddr_reg[2]_7\,
      \axi_araddr_reg[2]_8\ => \axi_araddr_reg[2]_8\,
      \axi_araddr_reg[2]_9\ => \axi_araddr_reg[2]_9\,
      \axi_rdata_reg[31]\(15 downto 0) => \axi_rdata_reg[31]\(15 downto 0),
      clk => clk,
      done_acl_latch => done_acl_latch,
      done_gyro_latch => done_gyro_latch,
      done_init_gyro1_latch_reg => done_init_gyro1_latch_reg,
      done_latch_y => done_latch_y,
      done_latch_y_reg => roll_filter_n_34,
      done_latch_z => done_latch_z,
      \en_reg[0]\ => uyaw_filter_n_1,
      \en_reg[0]_0\(0) => product1_0,
      \en_reg[1]\(0) => sum0,
      \en_reg[2]\(0) => product0,
      pitch(14 downto 0) => \^pitch\(14 downto 0),
      roll(15 downto 0) => roll(15 downto 0),
      rst => rst,
      sel0(2 downto 0) => sel0(2 downto 0),
      start_filter => start_filter,
      \y_axis_reg[0]\(0) => \y_axis_reg[0]\(0),
      \y_axis_reg[12]\(1 downto 0) => \y_axis_reg[12]_0\(1 downto 0),
      \y_axis_reg[12]_0\(3 downto 0) => \y_axis_reg[12]_1\(3 downto 0),
      \y_axis_reg[15]\(2 downto 0) => \y_axis_reg[15]_0\(2 downto 0),
      \y_axis_reg[15]_0\(2 downto 0) => \y_axis_reg[15]_1\(2 downto 0),
      \y_axis_reg[15]_1\(2 downto 0) => \y_axis_reg[15]_2\(2 downto 0),
      \y_axis_reg[15]_2\(3 downto 0) => \y_axis_reg[15]_3\(3 downto 0),
      \y_axis_reg[8]\(3 downto 0) => \y_axis_reg[8]_0\(3 downto 0),
      y_motion => y_motion
    );
uyaw_filter: entity work.\bluetooth_demo_sensor_fusion_axi_0_0_yaw_filter__parameterized0\
     port map (
      A(15 downto 13) => \z_axis_reg[14]\(2 downto 0),
      A(12 downto 9) => \z_axis_reg[12]\(3 downto 0),
      A(8 downto 0) => \z_axis_reg[8]\(8 downto 0),
      acc_reg_0 => uyaw_filter_n_1,
      clk => clk,
      done_acl_latch => done_acl_latch,
      done_gyro_latch => done_gyro_latch,
      done_latch_y => done_latch_y,
      done_latch_z => done_latch_z,
      done_latch_z_reg => uyaw_filter_n_23,
      done_z => done_z,
      \product0_reg[4]\(0) => product0,
      \product1_0_reg[0]\(0) => product1_0,
      \product1_1_reg[0]\(0) => sum0,
      rst => rst,
      start_filter => start_filter,
      yaw(15 downto 0) => yaw(15 downto 0),
      \z_axis_reg[0]\(0) => \z_axis_reg[0]\(0),
      \z_axis_reg[12]\(1 downto 0) => \z_axis_reg[12]_0\(1 downto 0),
      \z_axis_reg[12]_0\(3 downto 0) => \z_axis_reg[12]_1\(3 downto 0),
      \z_axis_reg[14]\(2 downto 0) => \z_axis_reg[14]_0\(2 downto 0),
      \z_axis_reg[14]_0\(2 downto 0) => \z_axis_reg[14]_1\(2 downto 0),
      \z_axis_reg[14]_1\(2 downto 0) => \z_axis_reg[14]_2\(2 downto 0),
      \z_axis_reg[14]_2\(3 downto 0) => \z_axis_reg[14]_3\(3 downto 0),
      \z_axis_reg[8]\(3 downto 0) => \z_axis_reg[8]_0\(3 downto 0),
      z_motion => z_motion
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0_gyro_interface is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \JC[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    done_init_gyro1_latch_reg : out STD_LOGIC;
    acc_reg : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    JC : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    \JC[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    start : in STD_LOGIC;
    done_init_gyro1_latch : in STD_LOGIC;
    done_init_acl_latch : in STD_LOGIC;
    done_init_gyro0_latch : in STD_LOGIC;
    \slv_reg0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bluetooth_demo_sensor_fusion_axi_0_0_gyro_interface : entity is "gyro_interface";
end bluetooth_demo_sensor_fusion_axi_0_0_gyro_interface;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0_gyro_interface is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal begin_transmission : STD_LOGIC;
  signal end_transmission : STD_LOGIC;
  signal gyro_spi_interface_n_1 : STD_LOGIC;
  signal gyro_spi_interface_n_10 : STD_LOGIC;
  signal gyro_spi_interface_n_11 : STD_LOGIC;
  signal gyro_spi_interface_n_12 : STD_LOGIC;
  signal gyro_spi_interface_n_13 : STD_LOGIC;
  signal gyro_spi_interface_n_14 : STD_LOGIC;
  signal gyro_spi_interface_n_15 : STD_LOGIC;
  signal gyro_spi_interface_n_16 : STD_LOGIC;
  signal gyro_spi_interface_n_2 : STD_LOGIC;
  signal gyro_spi_interface_n_3 : STD_LOGIC;
  signal gyro_spi_interface_n_4 : STD_LOGIC;
  signal gyro_spi_interface_n_5 : STD_LOGIC;
  signal gyro_spi_interface_n_6 : STD_LOGIC;
  signal gyro_spi_interface_n_7 : STD_LOGIC;
  signal gyro_spi_interface_n_8 : STD_LOGIC;
  signal gyro_spi_interface_n_9 : STD_LOGIC;
  signal gyro_spi_master_n_10 : STD_LOGIC;
  signal gyro_spi_master_n_11 : STD_LOGIC;
  signal gyro_spi_master_n_12 : STD_LOGIC;
  signal gyro_spi_master_n_13 : STD_LOGIC;
  signal gyro_spi_master_n_2 : STD_LOGIC;
  signal gyro_spi_master_n_6 : STD_LOGIC;
  signal gyro_spi_master_n_7 : STD_LOGIC;
  signal gyro_spi_master_n_8 : STD_LOGIC;
  signal gyro_spi_master_n_9 : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
gyro_spi_interface: entity work.bluetooth_demo_sensor_fusion_axi_0_0_spi_interface
     port map (
      D(15) => gyro_spi_interface_n_1,
      D(14) => gyro_spi_interface_n_2,
      D(13) => gyro_spi_interface_n_3,
      D(12) => gyro_spi_interface_n_4,
      D(11) => gyro_spi_interface_n_5,
      D(10) => gyro_spi_interface_n_6,
      D(9) => gyro_spi_interface_n_7,
      D(8) => gyro_spi_interface_n_8,
      D(7) => gyro_spi_interface_n_9,
      D(6) => gyro_spi_interface_n_10,
      D(5) => gyro_spi_interface_n_11,
      D(4) => gyro_spi_interface_n_12,
      D(3) => gyro_spi_interface_n_13,
      D(2) => gyro_spi_interface_n_14,
      D(1) => gyro_spi_interface_n_15,
      D(0) => gyro_spi_interface_n_16,
      JC(1 downto 0) => JC(1 downto 0),
      \JC[3]\(0) => \JC[5]\(0),
      \JC[4]\(0) => \JC[4]\(0),
      Q(1) => gyro_spi_master_n_2,
      Q(0) => \^q\(0),
      begin_transmission => begin_transmission,
      clk => clk,
      end_transmission => end_transmission,
      rst => rst,
      \send_data_reg[7]\(7) => gyro_spi_master_n_6,
      \send_data_reg[7]\(6) => gyro_spi_master_n_7,
      \send_data_reg[7]\(5) => gyro_spi_master_n_8,
      \send_data_reg[7]\(4) => gyro_spi_master_n_9,
      \send_data_reg[7]\(3) => gyro_spi_master_n_10,
      \send_data_reg[7]\(2) => gyro_spi_master_n_11,
      \send_data_reg[7]\(1) => gyro_spi_master_n_12,
      \send_data_reg[7]\(0) => gyro_spi_master_n_13,
      start => start
    );
gyro_spi_master: entity work.bluetooth_demo_sensor_fusion_axi_0_0_spi_master
     port map (
      D(0) => D(0),
      JC(0) => JC(0),
      \JC[5]\(0) => \JC[5]\(1),
      Q(2) => gyro_spi_master_n_2,
      Q(1 downto 0) => \^q\(1 downto 0),
      S(0) => S(0),
      acc_reg(14 downto 0) => acc_reg(14 downto 0),
      begin_transmission => begin_transmission,
      clk => clk,
      done_init_acl_latch => done_init_acl_latch,
      done_init_gyro0_latch => done_init_gyro0_latch,
      done_init_gyro1_latch => done_init_gyro1_latch,
      done_init_gyro1_latch_reg => done_init_gyro1_latch_reg,
      end_transmission => end_transmission,
      \recieved_data_reg[7]\(15) => gyro_spi_interface_n_1,
      \recieved_data_reg[7]\(14) => gyro_spi_interface_n_2,
      \recieved_data_reg[7]\(13) => gyro_spi_interface_n_3,
      \recieved_data_reg[7]\(12) => gyro_spi_interface_n_4,
      \recieved_data_reg[7]\(11) => gyro_spi_interface_n_5,
      \recieved_data_reg[7]\(10) => gyro_spi_interface_n_6,
      \recieved_data_reg[7]\(9) => gyro_spi_interface_n_7,
      \recieved_data_reg[7]\(8) => gyro_spi_interface_n_8,
      \recieved_data_reg[7]\(7) => gyro_spi_interface_n_9,
      \recieved_data_reg[7]\(6) => gyro_spi_interface_n_10,
      \recieved_data_reg[7]\(5) => gyro_spi_interface_n_11,
      \recieved_data_reg[7]\(4) => gyro_spi_interface_n_12,
      \recieved_data_reg[7]\(3) => gyro_spi_interface_n_13,
      \recieved_data_reg[7]\(2) => gyro_spi_interface_n_14,
      \recieved_data_reg[7]\(1) => gyro_spi_interface_n_15,
      \recieved_data_reg[7]\(0) => gyro_spi_interface_n_16,
      rst => rst,
      \shift_register_reg[7]\(7) => gyro_spi_master_n_6,
      \shift_register_reg[7]\(6) => gyro_spi_master_n_7,
      \shift_register_reg[7]\(5) => gyro_spi_master_n_8,
      \shift_register_reg[7]\(4) => gyro_spi_master_n_9,
      \shift_register_reg[7]\(3) => gyro_spi_master_n_10,
      \shift_register_reg[7]\(2) => gyro_spi_master_n_11,
      \shift_register_reg[7]\(1) => gyro_spi_master_n_12,
      \shift_register_reg[7]\(0) => gyro_spi_master_n_13,
      \slv_reg0_reg[0]\(1 downto 0) => \slv_reg0_reg[0]\(1 downto 0),
      start => start
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0_gyro_interface_1 is
  port (
    x_motion : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    y_motion : out STD_LOGIC_VECTOR ( 0 to 0 );
    sum0_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    z_motion : out STD_LOGIC_VECTOR ( 0 to 0 );
    acc_reg : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \transfer_count_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \JB[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    done_gyro_latch_reg : out STD_LOGIC;
    done_init_gyro0_latch_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sum0_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sum0_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sum0_reg_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_raw_gyro[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    x_motion_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sum0_reg_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \y_raw_gyro[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    y_motion_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    acc_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    acc_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    acc_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    acc_reg_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \z_raw_gyro[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    z_motion_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    JB : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_axis_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \z_axis_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \JB[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg0_reg[0]_rep\ : in STD_LOGIC;
    done_gyro_latch : in STD_LOGIC;
    done_acl_latch : in STD_LOGIC;
    done_init_gyro1_latch : in STD_LOGIC;
    done_init_acl_latch : in STD_LOGIC;
    done_init_gyro0_latch : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bluetooth_demo_sensor_fusion_axi_0_0_gyro_interface_1 : entity is "gyro_interface";
end bluetooth_demo_sensor_fusion_axi_0_0_gyro_interface_1;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0_gyro_interface_1 is
  signal begin_transmission : STD_LOGIC;
  signal end_transmission : STD_LOGIC;
  signal gyro_spi_interface_n_1 : STD_LOGIC;
  signal gyro_spi_interface_n_10 : STD_LOGIC;
  signal gyro_spi_interface_n_11 : STD_LOGIC;
  signal gyro_spi_interface_n_12 : STD_LOGIC;
  signal gyro_spi_interface_n_13 : STD_LOGIC;
  signal gyro_spi_interface_n_14 : STD_LOGIC;
  signal gyro_spi_interface_n_15 : STD_LOGIC;
  signal gyro_spi_interface_n_16 : STD_LOGIC;
  signal gyro_spi_interface_n_17 : STD_LOGIC;
  signal gyro_spi_interface_n_18 : STD_LOGIC;
  signal gyro_spi_interface_n_19 : STD_LOGIC;
  signal gyro_spi_interface_n_2 : STD_LOGIC;
  signal gyro_spi_interface_n_20 : STD_LOGIC;
  signal gyro_spi_interface_n_21 : STD_LOGIC;
  signal gyro_spi_interface_n_22 : STD_LOGIC;
  signal gyro_spi_interface_n_23 : STD_LOGIC;
  signal gyro_spi_interface_n_24 : STD_LOGIC;
  signal gyro_spi_interface_n_3 : STD_LOGIC;
  signal gyro_spi_interface_n_4 : STD_LOGIC;
  signal gyro_spi_interface_n_5 : STD_LOGIC;
  signal gyro_spi_interface_n_6 : STD_LOGIC;
  signal gyro_spi_interface_n_7 : STD_LOGIC;
  signal gyro_spi_interface_n_8 : STD_LOGIC;
  signal gyro_spi_interface_n_9 : STD_LOGIC;
  signal gyro_spi_master_n_50 : STD_LOGIC;
  signal gyro_spi_master_n_51 : STD_LOGIC;
  signal recieved_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal send_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^transfer_count_reg[0]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \transfer_count_reg[0]\(1 downto 0) <= \^transfer_count_reg[0]\(1 downto 0);
gyro_spi_interface: entity work.bluetooth_demo_sensor_fusion_axi_0_0_spi_interface_2
     port map (
      D(23) => gyro_spi_interface_n_1,
      D(22) => gyro_spi_interface_n_2,
      D(21) => gyro_spi_interface_n_3,
      D(20) => gyro_spi_interface_n_4,
      D(19) => gyro_spi_interface_n_5,
      D(18) => gyro_spi_interface_n_6,
      D(17) => gyro_spi_interface_n_7,
      D(16) => gyro_spi_interface_n_8,
      D(15) => gyro_spi_interface_n_9,
      D(14) => gyro_spi_interface_n_10,
      D(13) => gyro_spi_interface_n_11,
      D(12) => gyro_spi_interface_n_12,
      D(11) => gyro_spi_interface_n_13,
      D(10) => gyro_spi_interface_n_14,
      D(9) => gyro_spi_interface_n_15,
      D(8) => gyro_spi_interface_n_16,
      D(7) => gyro_spi_interface_n_17,
      D(6) => gyro_spi_interface_n_18,
      D(5) => gyro_spi_interface_n_19,
      D(4) => gyro_spi_interface_n_20,
      D(3) => gyro_spi_interface_n_21,
      D(2) => gyro_spi_interface_n_22,
      D(1) => gyro_spi_interface_n_23,
      D(0) => gyro_spi_interface_n_24,
      JB(1 downto 0) => JB(1 downto 0),
      \JB[3]\(0) => \JB[5]\(0),
      \JB[4]\(0) => \JB[4]\(0),
      Q(7 downto 0) => recieved_data(7 downto 0),
      \STATE_reg[3]\(2) => gyro_spi_master_n_50,
      \STATE_reg[3]\(1) => gyro_spi_master_n_51,
      \STATE_reg[3]\(0) => \^transfer_count_reg[0]\(0),
      begin_transmission => begin_transmission,
      clk => clk,
      end_transmission => end_transmission,
      rst => rst,
      \send_data_reg[7]\(7 downto 0) => send_data(7 downto 0),
      \slv_reg0_reg[0]_rep\ => \slv_reg0_reg[0]_rep\
    );
gyro_spi_master: entity work.bluetooth_demo_sensor_fusion_axi_0_0_spi_master_3
     port map (
      A(0) => A(0),
      D(1 downto 0) => D(1 downto 0),
      JB(0) => JB(0),
      \JB[5]\(0) => \JB[5]\(1),
      Q(14 downto 0) => Q(14 downto 0),
      S(2 downto 0) => S(2 downto 0),
      acc_reg(14 downto 0) => acc_reg(14 downto 0),
      acc_reg_0(2 downto 0) => acc_reg_0(2 downto 0),
      acc_reg_1(3 downto 0) => acc_reg_1(3 downto 0),
      acc_reg_2(3 downto 0) => acc_reg_2(3 downto 0),
      acc_reg_3(1 downto 0) => acc_reg_3(1 downto 0),
      begin_transmission => begin_transmission,
      begin_transmission_reg_0(3) => gyro_spi_master_n_50,
      begin_transmission_reg_0(2) => gyro_spi_master_n_51,
      begin_transmission_reg_0(1 downto 0) => \^transfer_count_reg[0]\(1 downto 0),
      clk => clk,
      done_acl_latch => done_acl_latch,
      done_gyro_latch => done_gyro_latch,
      done_gyro_latch_reg => done_gyro_latch_reg,
      done_init_acl_latch => done_init_acl_latch,
      done_init_gyro0_latch => done_init_gyro0_latch,
      done_init_gyro0_latch_reg => done_init_gyro0_latch_reg,
      done_init_gyro1_latch => done_init_gyro1_latch,
      end_transmission => end_transmission,
      \recieved_data_reg[7]\(7 downto 0) => recieved_data(7 downto 0),
      \recieved_data_reg[7]_0\(23) => gyro_spi_interface_n_1,
      \recieved_data_reg[7]_0\(22) => gyro_spi_interface_n_2,
      \recieved_data_reg[7]_0\(21) => gyro_spi_interface_n_3,
      \recieved_data_reg[7]_0\(20) => gyro_spi_interface_n_4,
      \recieved_data_reg[7]_0\(19) => gyro_spi_interface_n_5,
      \recieved_data_reg[7]_0\(18) => gyro_spi_interface_n_6,
      \recieved_data_reg[7]_0\(17) => gyro_spi_interface_n_7,
      \recieved_data_reg[7]_0\(16) => gyro_spi_interface_n_8,
      \recieved_data_reg[7]_0\(15) => gyro_spi_interface_n_9,
      \recieved_data_reg[7]_0\(14) => gyro_spi_interface_n_10,
      \recieved_data_reg[7]_0\(13) => gyro_spi_interface_n_11,
      \recieved_data_reg[7]_0\(12) => gyro_spi_interface_n_12,
      \recieved_data_reg[7]_0\(11) => gyro_spi_interface_n_13,
      \recieved_data_reg[7]_0\(10) => gyro_spi_interface_n_14,
      \recieved_data_reg[7]_0\(9) => gyro_spi_interface_n_15,
      \recieved_data_reg[7]_0\(8) => gyro_spi_interface_n_16,
      \recieved_data_reg[7]_0\(7) => gyro_spi_interface_n_17,
      \recieved_data_reg[7]_0\(6) => gyro_spi_interface_n_18,
      \recieved_data_reg[7]_0\(5) => gyro_spi_interface_n_19,
      \recieved_data_reg[7]_0\(4) => gyro_spi_interface_n_20,
      \recieved_data_reg[7]_0\(3) => gyro_spi_interface_n_21,
      \recieved_data_reg[7]_0\(2) => gyro_spi_interface_n_22,
      \recieved_data_reg[7]_0\(1) => gyro_spi_interface_n_23,
      \recieved_data_reg[7]_0\(0) => gyro_spi_interface_n_24,
      rst => rst,
      \shift_register_reg[7]\(7 downto 0) => send_data(7 downto 0),
      \slv_reg0_reg[0]_rep\ => \slv_reg0_reg[0]_rep\,
      sum0_reg(15 downto 0) => sum0_reg(15 downto 0),
      sum0_reg_0(3 downto 0) => sum0_reg_0(3 downto 0),
      sum0_reg_1(3 downto 0) => sum0_reg_1(3 downto 0),
      sum0_reg_2(1 downto 0) => sum0_reg_2(1 downto 0),
      sum0_reg_3(1 downto 0) => sum0_reg_3(1 downto 0),
      x_motion(0) => x_motion(0),
      x_motion_0(0) => x_motion_0(0),
      \x_raw_gyro[0]\(0) => \x_raw_gyro[0]\(0),
      \y_axis_reg[0]_0\(0) => \y_axis_reg[0]\(0),
      y_motion(0) => y_motion(0),
      y_motion_0(0) => y_motion_0(0),
      \y_raw_gyro[0]\(0) => \y_raw_gyro[0]\(0),
      \z_axis_reg[0]_0\(0) => \z_axis_reg[0]\(0),
      z_motion(0) => z_motion(0),
      z_motion_0(0) => z_motion_0(0),
      \z_raw_gyro[0]\(0) => \z_raw_gyro[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0_acl_wrapper is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_STATE_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \angle_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \angle_reg[15]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    z : out STD_LOGIC_VECTOR ( 14 downto 0 );
    z_raw_acl : out STD_LOGIC_VECTOR ( 0 to 0 );
    xz_0 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    yz_0 : out STD_LOGIC;
    y : out STD_LOGIC_VECTOR ( 15 downto 0 );
    end_transmission : out STD_LOGIC;
    begin_transmission : out STD_LOGIC;
    done_init_acl : out STD_LOGIC;
    done_read : out STD_LOGIC;
    sclk_rst : out STD_LOGIC;
    sclk_buffer_reg : out STD_LOGIC;
    sclk_previous_reg : out STD_LOGIC;
    \JA[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \base_reg[0]\ : out STD_LOGIC;
    done_sqrt0 : out STD_LOGIC;
    \base_reg[0]_0\ : out STD_LOGIC;
    done_sqrt1 : out STD_LOGIC;
    \x_reg[0]\ : out STD_LOGIC;
    \x_reg[0]_0\ : out STD_LOGIC;
    done_atan0 : out STD_LOGIC;
    \x_reg[0]_1\ : out STD_LOGIC;
    \x_reg[0]_2\ : out STD_LOGIC;
    done_atan1 : out STD_LOGIC;
    chip_select_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sclk_previous : out STD_LOGIC;
    done_acl_latch_reg : out STD_LOGIC;
    done_init_acl_latch_reg : out STD_LOGIC;
    \DATA_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \shift_register_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_STATE_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \acl_axis_norm_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_onehot_STATE_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \acl_axis_norm_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    start_atan1 : out STD_LOGIC;
    start_atan0 : out STD_LOGIC;
    \count_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    chip_select_reg_0 : out STD_LOGIC;
    \shift_register_reg[0]_0\ : out STD_LOGIC;
    sclk_rst_reg : out STD_LOGIC;
    mosi_reg : out STD_LOGIC;
    mosi_reg_0 : out STD_LOGIC;
    en_reg : out STD_LOGIC;
    en_reg_0 : out STD_LOGIC;
    \JA[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    JA : inout STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    \FSM_sequential_RxTxSTATE_reg[1]\ : in STD_LOGIC;
    sclk_buffer_reg_0 : in STD_LOGIC;
    \STATE_reg[0]\ : in STD_LOGIC;
    \STATE_reg[2]\ : in STD_LOGIC;
    \STATE_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_RxTxSTATE_reg[2]\ : in STD_LOGIC;
    sclk_buffer_reg_1 : in STD_LOGIC;
    \rx_count_reg[3]\ : in STD_LOGIC;
    \FSM_onehot_STATE_reg[0]\ : in STD_LOGIC;
    done_read_reg : in STD_LOGIC;
    \FSM_onehot_STATE_reg[0]_0\ : in STD_LOGIC;
    \FSM_onehot_STATE_reg[0]_1\ : in STD_LOGIC;
    done_read_reg_0 : in STD_LOGIC;
    \FSM_onehot_STATE_reg[0]_2\ : in STD_LOGIC;
    \FSM_onehot_STATE_reg[0]_3\ : in STD_LOGIC;
    start_atan0_reg_0 : in STD_LOGIC;
    \FSM_onehot_STATE_reg[0]_4\ : in STD_LOGIC;
    \FSM_onehot_STATE_reg[0]_5\ : in STD_LOGIC;
    start_atan0_reg_1 : in STD_LOGIC;
    \FSM_onehot_STATE_reg[0]_6\ : in STD_LOGIC;
    \slv_reg0_reg[0]_rep__0\ : in STD_LOGIC;
    \JA[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    done_gyro_latch : in STD_LOGIC;
    done_acl_latch : in STD_LOGIC;
    done_init_gyro1_latch : in STD_LOGIC;
    done_init_acl_latch : in STD_LOGIC;
    done_init_gyro0_latch : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bluetooth_demo_sensor_fusion_axi_0_0_acl_wrapper : entity is "acl_wrapper";
end bluetooth_demo_sensor_fusion_axi_0_0_acl_wrapper;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0_acl_wrapper is
  signal \^a\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal atan0_n_10 : STD_LOGIC;
  signal atan0_n_11 : STD_LOGIC;
  signal atan0_n_12 : STD_LOGIC;
  signal atan0_n_13 : STD_LOGIC;
  signal atan0_n_14 : STD_LOGIC;
  signal atan0_n_15 : STD_LOGIC;
  signal atan0_n_16 : STD_LOGIC;
  signal atan0_n_17 : STD_LOGIC;
  signal atan0_n_18 : STD_LOGIC;
  signal atan0_n_19 : STD_LOGIC;
  signal atan0_n_20 : STD_LOGIC;
  signal atan0_n_21 : STD_LOGIC;
  signal atan0_n_22 : STD_LOGIC;
  signal atan0_n_23 : STD_LOGIC;
  signal atan0_n_24 : STD_LOGIC;
  signal atan0_n_25 : STD_LOGIC;
  signal atan0_n_26 : STD_LOGIC;
  signal atan0_n_27 : STD_LOGIC;
  signal atan0_n_28 : STD_LOGIC;
  signal atan0_n_29 : STD_LOGIC;
  signal atan0_n_30 : STD_LOGIC;
  signal atan0_n_31 : STD_LOGIC;
  signal atan0_n_32 : STD_LOGIC;
  signal atan0_n_33 : STD_LOGIC;
  signal atan0_n_34 : STD_LOGIC;
  signal atan0_n_35 : STD_LOGIC;
  signal atan0_n_36 : STD_LOGIC;
  signal atan0_n_37 : STD_LOGIC;
  signal atan0_n_38 : STD_LOGIC;
  signal atan0_n_39 : STD_LOGIC;
  signal atan0_n_6 : STD_LOGIC;
  signal atan0_n_8 : STD_LOGIC;
  signal atan0_n_9 : STD_LOGIC;
  signal atan1_n_10 : STD_LOGIC;
  signal atan1_n_11 : STD_LOGIC;
  signal atan1_n_12 : STD_LOGIC;
  signal atan1_n_13 : STD_LOGIC;
  signal atan1_n_14 : STD_LOGIC;
  signal atan1_n_15 : STD_LOGIC;
  signal atan1_n_16 : STD_LOGIC;
  signal atan1_n_17 : STD_LOGIC;
  signal atan1_n_18 : STD_LOGIC;
  signal atan1_n_19 : STD_LOGIC;
  signal atan1_n_20 : STD_LOGIC;
  signal atan1_n_21 : STD_LOGIC;
  signal atan1_n_22 : STD_LOGIC;
  signal atan1_n_23 : STD_LOGIC;
  signal atan1_n_24 : STD_LOGIC;
  signal atan1_n_25 : STD_LOGIC;
  signal atan1_n_26 : STD_LOGIC;
  signal atan1_n_27 : STD_LOGIC;
  signal atan1_n_28 : STD_LOGIC;
  signal atan1_n_29 : STD_LOGIC;
  signal atan1_n_30 : STD_LOGIC;
  signal atan1_n_31 : STD_LOGIC;
  signal atan1_n_32 : STD_LOGIC;
  signal atan1_n_33 : STD_LOGIC;
  signal atan1_n_34 : STD_LOGIC;
  signal atan1_n_35 : STD_LOGIC;
  signal atan1_n_36 : STD_LOGIC;
  signal atan1_n_37 : STD_LOGIC;
  signal atan1_n_38 : STD_LOGIC;
  signal atan1_n_39 : STD_LOGIC;
  signal atan1_n_6 : STD_LOGIC;
  signal atan1_n_8 : STD_LOGIC;
  signal atan1_n_9 : STD_LOGIC;
  signal done_atan0_latch : STD_LOGIC;
  signal done_atan1_latch : STD_LOGIC;
  signal \^done_read\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \p_0_in__0_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sqrt0_n_7 : STD_LOGIC;
  signal sqrt1_n_7 : STD_LOGIC;
  signal \^start_atan0\ : STD_LOGIC;
  signal \^start_atan1\ : STD_LOGIC;
  signal x : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal x_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal x_raw : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^x_reg[0]_0\ : STD_LOGIC;
  signal \^x_reg[0]_2\ : STD_LOGIC;
  signal \^xz_0\ : STD_LOGIC;
  signal \^y\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal y_raw : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^yz_0\ : STD_LOGIC;
  signal \^z\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^z_raw_acl\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal z_sq_n_100 : STD_LOGIC;
  signal z_sq_n_101 : STD_LOGIC;
  signal z_sq_n_102 : STD_LOGIC;
  signal z_sq_n_103 : STD_LOGIC;
  signal z_sq_n_104 : STD_LOGIC;
  signal z_sq_n_105 : STD_LOGIC;
  signal z_sq_n_106 : STD_LOGIC;
  signal z_sq_n_107 : STD_LOGIC;
  signal z_sq_n_108 : STD_LOGIC;
  signal z_sq_n_109 : STD_LOGIC;
  signal z_sq_n_110 : STD_LOGIC;
  signal z_sq_n_111 : STD_LOGIC;
  signal z_sq_n_112 : STD_LOGIC;
  signal z_sq_n_113 : STD_LOGIC;
  signal z_sq_n_114 : STD_LOGIC;
  signal z_sq_n_115 : STD_LOGIC;
  signal z_sq_n_116 : STD_LOGIC;
  signal z_sq_n_117 : STD_LOGIC;
  signal z_sq_n_118 : STD_LOGIC;
  signal z_sq_n_119 : STD_LOGIC;
  signal z_sq_n_120 : STD_LOGIC;
  signal z_sq_n_121 : STD_LOGIC;
  signal z_sq_n_122 : STD_LOGIC;
  signal z_sq_n_123 : STD_LOGIC;
  signal z_sq_n_124 : STD_LOGIC;
  signal z_sq_n_125 : STD_LOGIC;
  signal z_sq_n_126 : STD_LOGIC;
  signal z_sq_n_127 : STD_LOGIC;
  signal z_sq_n_128 : STD_LOGIC;
  signal z_sq_n_129 : STD_LOGIC;
  signal z_sq_n_130 : STD_LOGIC;
  signal z_sq_n_131 : STD_LOGIC;
  signal z_sq_n_132 : STD_LOGIC;
  signal z_sq_n_133 : STD_LOGIC;
  signal z_sq_n_134 : STD_LOGIC;
  signal z_sq_n_135 : STD_LOGIC;
  signal z_sq_n_136 : STD_LOGIC;
  signal z_sq_n_137 : STD_LOGIC;
  signal z_sq_n_138 : STD_LOGIC;
  signal z_sq_n_139 : STD_LOGIC;
  signal z_sq_n_140 : STD_LOGIC;
  signal z_sq_n_141 : STD_LOGIC;
  signal z_sq_n_142 : STD_LOGIC;
  signal z_sq_n_143 : STD_LOGIC;
  signal z_sq_n_144 : STD_LOGIC;
  signal z_sq_n_145 : STD_LOGIC;
  signal z_sq_n_146 : STD_LOGIC;
  signal z_sq_n_147 : STD_LOGIC;
  signal z_sq_n_148 : STD_LOGIC;
  signal z_sq_n_149 : STD_LOGIC;
  signal z_sq_n_150 : STD_LOGIC;
  signal z_sq_n_151 : STD_LOGIC;
  signal z_sq_n_152 : STD_LOGIC;
  signal z_sq_n_153 : STD_LOGIC;
  signal z_sq_n_74 : STD_LOGIC;
  signal z_sq_n_75 : STD_LOGIC;
  signal z_sq_n_76 : STD_LOGIC;
  signal z_sq_n_77 : STD_LOGIC;
  signal z_sq_n_78 : STD_LOGIC;
  signal z_sq_n_79 : STD_LOGIC;
  signal z_sq_n_80 : STD_LOGIC;
  signal z_sq_n_81 : STD_LOGIC;
  signal z_sq_n_82 : STD_LOGIC;
  signal z_sq_n_83 : STD_LOGIC;
  signal z_sq_n_84 : STD_LOGIC;
  signal z_sq_n_85 : STD_LOGIC;
  signal z_sq_n_86 : STD_LOGIC;
  signal z_sq_n_87 : STD_LOGIC;
  signal z_sq_n_88 : STD_LOGIC;
  signal z_sq_n_89 : STD_LOGIC;
  signal z_sq_n_90 : STD_LOGIC;
  signal z_sq_n_91 : STD_LOGIC;
  signal z_sq_n_92 : STD_LOGIC;
  signal z_sq_n_93 : STD_LOGIC;
  signal z_sq_n_94 : STD_LOGIC;
  signal z_sq_n_95 : STD_LOGIC;
  signal z_sq_n_96 : STD_LOGIC;
  signal z_sq_n_97 : STD_LOGIC;
  signal z_sq_n_98 : STD_LOGIC;
  signal z_sq_n_99 : STD_LOGIC;
  signal NLW_xz_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_xz_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_xz_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_xz_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_xz_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_xz_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_xz_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_xz_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_xz_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xz_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_xz_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_yz_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_yz_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_yz_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_yz_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_yz_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_yz_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_yz_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_yz_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_yz_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_yz_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_yz_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_z_sq_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_z_sq_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_z_sq_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_z_sq_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_z_sq_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_z_sq_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_z_sq_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_z_sq_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_z_sq_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_z_sq_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of xz : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of yz : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of z_sq : label is "{SYNTH-13 {cell *THIS*}}";
begin
  A(15 downto 0) <= \^a\(15 downto 0);
  done_read <= \^done_read\;
  start_atan0 <= \^start_atan0\;
  start_atan1 <= \^start_atan1\;
  \x_reg[0]_0\ <= \^x_reg[0]_0\;
  \x_reg[0]_2\ <= \^x_reg[0]_2\;
  xz_0 <= \^xz_0\;
  y(15 downto 0) <= \^y\(15 downto 0);
  yz_0 <= \^yz_0\;
  z(14 downto 0) <= \^z\(14 downto 0);
  z_raw_acl(0) <= \^z_raw_acl\(0);
atan0: entity work.bluetooth_demo_sensor_fusion_axi_0_0_cordic_atan
     port map (
      D(31 downto 0) => \p_0_in__0\(31 downto 0),
      \FSM_onehot_STATE_reg[0]_0\ => \FSM_onehot_STATE_reg[0]_3\,
      \FSM_onehot_STATE_reg[0]_1\ => \FSM_onehot_STATE_reg[0]_4\,
      \FSM_onehot_STATE_reg[3]_0\(0) => \FSM_onehot_STATE_reg[3]_0\(0),
      O(2) => atan0_n_8,
      O(1) => atan0_n_9,
      O(0) => atan0_n_10,
      Q(15 downto 0) => x_raw(15 downto 0),
      \acl_axis_norm_reg[15]\(15 downto 0) => \acl_axis_norm_reg[15]\(15 downto 0),
      clk => clk,
      done_atan0 => done_atan0,
      done_atan0_latch => done_atan0_latch,
      done_atan0_latch_reg => atan0_n_6,
      done_atan1_latch => done_atan1_latch,
      \out\(2 downto 0) => \angle_reg[15]\(2 downto 0),
      rst => rst,
      start_atan0_reg => start_atan0_reg_0,
      start_atan0_reg_0 => \^start_atan0\,
      start_atan1_reg => \^start_atan1\,
      \x_reg[0]_0\ => \x_reg[0]\,
      \x_reg[0]_1\ => \^x_reg[0]_0\,
      \x_reg[10]_0\(3) => atan0_n_15,
      \x_reg[10]_0\(2) => atan0_n_16,
      \x_reg[10]_0\(1) => atan0_n_17,
      \x_reg[10]_0\(0) => atan0_n_18,
      \x_reg[14]_0\(3) => atan0_n_19,
      \x_reg[14]_0\(2) => atan0_n_20,
      \x_reg[14]_0\(1) => atan0_n_21,
      \x_reg[14]_0\(0) => atan0_n_22,
      \x_reg[18]_0\(3) => atan0_n_23,
      \x_reg[18]_0\(2) => atan0_n_24,
      \x_reg[18]_0\(1) => atan0_n_25,
      \x_reg[18]_0\(0) => atan0_n_26,
      \x_reg[22]_0\(3) => atan0_n_27,
      \x_reg[22]_0\(2) => atan0_n_28,
      \x_reg[22]_0\(1) => atan0_n_29,
      \x_reg[22]_0\(0) => atan0_n_30,
      \x_reg[26]_0\(3) => atan0_n_31,
      \x_reg[26]_0\(2) => atan0_n_32,
      \x_reg[26]_0\(1) => atan0_n_33,
      \x_reg[26]_0\(0) => atan0_n_34,
      \x_reg[30]_0\(3) => atan0_n_35,
      \x_reg[30]_0\(2) => atan0_n_36,
      \x_reg[30]_0\(1) => atan0_n_37,
      \x_reg[30]_0\(0) => atan0_n_38,
      \x_reg[31]_0\(0) => atan0_n_39,
      \x_reg[6]_0\(3) => atan0_n_11,
      \x_reg[6]_0\(2) => atan0_n_12,
      \x_reg[6]_0\(1) => atan0_n_13,
      \x_reg[6]_0\(0) => atan0_n_14
    );
atan1: entity work.bluetooth_demo_sensor_fusion_axi_0_0_cordic_atan_4
     port map (
      D(31 downto 0) => \p_0_in__0_1\(31 downto 0),
      \FSM_onehot_STATE_reg[0]_0\ => \FSM_onehot_STATE_reg[0]_5\,
      \FSM_onehot_STATE_reg[0]_1\ => \FSM_onehot_STATE_reg[0]_6\,
      \FSM_onehot_STATE_reg[3]_0\(0) => \FSM_onehot_STATE_reg[3]_1\(0),
      O(2) => atan1_n_8,
      O(1) => atan1_n_9,
      O(0) => atan1_n_10,
      Q(15 downto 0) => y_raw(15 downto 0),
      \acl_axis_norm_reg[15]\(15 downto 0) => \acl_axis_norm_reg[15]_0\(15 downto 0),
      clk => clk,
      done_atan0_latch => done_atan0_latch,
      done_atan1 => done_atan1,
      done_atan1_latch => done_atan1_latch,
      done_atan1_latch_reg => atan1_n_6,
      \out\(2 downto 0) => \angle_reg[15]_0\(2 downto 0),
      rst => rst,
      start_atan0_reg => start_atan0_reg_1,
      start_atan0_reg_0 => \^start_atan0\,
      start_atan1_reg => \^start_atan1\,
      \x_reg[0]_0\ => \x_reg[0]_1\,
      \x_reg[0]_1\ => \^x_reg[0]_2\,
      \x_reg[10]_0\(3) => atan1_n_15,
      \x_reg[10]_0\(2) => atan1_n_16,
      \x_reg[10]_0\(1) => atan1_n_17,
      \x_reg[10]_0\(0) => atan1_n_18,
      \x_reg[14]_0\(3) => atan1_n_19,
      \x_reg[14]_0\(2) => atan1_n_20,
      \x_reg[14]_0\(1) => atan1_n_21,
      \x_reg[14]_0\(0) => atan1_n_22,
      \x_reg[18]_0\(3) => atan1_n_23,
      \x_reg[18]_0\(2) => atan1_n_24,
      \x_reg[18]_0\(1) => atan1_n_25,
      \x_reg[18]_0\(0) => atan1_n_26,
      \x_reg[22]_0\(3) => atan1_n_27,
      \x_reg[22]_0\(2) => atan1_n_28,
      \x_reg[22]_0\(1) => atan1_n_29,
      \x_reg[22]_0\(0) => atan1_n_30,
      \x_reg[26]_0\(3) => atan1_n_31,
      \x_reg[26]_0\(2) => atan1_n_32,
      \x_reg[26]_0\(1) => atan1_n_33,
      \x_reg[26]_0\(0) => atan1_n_34,
      \x_reg[30]_0\(3) => atan1_n_35,
      \x_reg[30]_0\(2) => atan1_n_36,
      \x_reg[30]_0\(1) => atan1_n_37,
      \x_reg[30]_0\(0) => atan1_n_38,
      \x_reg[31]_0\(0) => atan1_n_39,
      \x_reg[6]_0\(3) => atan1_n_11,
      \x_reg[6]_0\(2) => atan1_n_12,
      \x_reg[6]_0\(1) => atan1_n_13,
      \x_reg[6]_0\(0) => atan1_n_14
    );
done_acl_latch_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F0808"
    )
        port map (
      I0 => done_atan1_latch,
      I1 => done_atan0_latch,
      I2 => rst,
      I3 => done_gyro_latch,
      I4 => done_acl_latch,
      O => done_acl_latch_reg
    );
done_atan0_latch_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => atan0_n_6,
      Q => done_atan0_latch,
      R => '0'
    );
done_atan1_latch_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => atan1_n_6,
      Q => done_atan1_latch,
      R => '0'
    );
sqrt0: entity work.bluetooth_demo_sensor_fusion_axi_0_0_cordic_sqrt
     port map (
      D(31 downto 0) => \p_0_in__0\(31 downto 0),
      E(0) => \base_reg[0]\,
      \FSM_onehot_STATE_reg[0]_0\ => \FSM_onehot_STATE_reg[0]\,
      \FSM_onehot_STATE_reg[0]_1\ => \FSM_onehot_STATE_reg[0]_0\,
      O(0) => \^z\(14),
      P(31 downto 0) => x_0(31 downto 0),
      clk => clk,
      \count_reg[5]_0\(0) => \count_reg[5]\(0),
      done_read => \^done_read\,
      done_read_reg => done_read_reg,
      done_sqrt0 => done_sqrt0,
      en_reg_0 => en_reg,
      load_reg_0 => \^x_reg[0]_0\,
      \out\(3) => D(0),
      \out\(2 downto 0) => D(3 downto 1),
      rst => rst,
      start_atan0_reg => sqrt0_n_7,
      start_atan0_reg_0 => \^start_atan0\,
      start_atan1_reg => \^start_atan1\,
      \x_reg[10]\(3) => atan0_n_15,
      \x_reg[10]\(2) => atan0_n_16,
      \x_reg[10]\(1) => atan0_n_17,
      \x_reg[10]\(0) => atan0_n_18,
      \x_reg[14]\(3) => atan0_n_19,
      \x_reg[14]\(2) => atan0_n_20,
      \x_reg[14]\(1) => atan0_n_21,
      \x_reg[14]\(0) => atan0_n_22,
      \x_reg[18]\(3) => atan0_n_23,
      \x_reg[18]\(2) => atan0_n_24,
      \x_reg[18]\(1) => atan0_n_25,
      \x_reg[18]\(0) => atan0_n_26,
      \x_reg[22]\(3) => atan0_n_27,
      \x_reg[22]\(2) => atan0_n_28,
      \x_reg[22]\(1) => atan0_n_29,
      \x_reg[22]\(0) => atan0_n_30,
      \x_reg[26]\(3) => atan0_n_31,
      \x_reg[26]\(2) => atan0_n_32,
      \x_reg[26]\(1) => atan0_n_33,
      \x_reg[26]\(0) => atan0_n_34,
      \x_reg[30]\(0) => atan0_n_39,
      \x_reg[30]_0\(3) => atan0_n_35,
      \x_reg[30]_0\(2) => atan0_n_36,
      \x_reg[30]_0\(1) => atan0_n_37,
      \x_reg[30]_0\(0) => atan0_n_38,
      \x_reg[6]\(3) => atan0_n_11,
      \x_reg[6]\(2) => atan0_n_12,
      \x_reg[6]\(1) => atan0_n_13,
      \x_reg[6]\(0) => atan0_n_14,
      \y_reg[31]_0\(2) => atan0_n_8,
      \y_reg[31]_0\(1) => atan0_n_9,
      \y_reg[31]_0\(0) => atan0_n_10,
      yz => \^yz_0\
    );
sqrt1: entity work.bluetooth_demo_sensor_fusion_axi_0_0_cordic_sqrt_5
     port map (
      D(31 downto 0) => \p_0_in__0_1\(31 downto 0),
      E(0) => \base_reg[0]_0\,
      \FSM_onehot_STATE_reg[0]_0\ => \FSM_onehot_STATE_reg[0]_1\,
      \FSM_onehot_STATE_reg[0]_1\ => \FSM_onehot_STATE_reg[0]_2\,
      O(0) => \^z\(14),
      P(31 downto 0) => x(31 downto 0),
      clk => clk,
      \count_reg[5]_0\(0) => \count_reg[5]_0\(0),
      done_read => \^done_read\,
      done_read_reg => done_read_reg_0,
      done_sqrt1 => done_sqrt1,
      en_reg_0 => en_reg_0,
      load_reg_0 => \^x_reg[0]_2\,
      \out\(3) => \FSM_onehot_STATE_reg[3]\(0),
      \out\(2 downto 0) => \FSM_onehot_STATE_reg[3]\(3 downto 1),
      rst => rst,
      start_atan0_reg => \^start_atan0\,
      start_atan1_reg => sqrt1_n_7,
      start_atan1_reg_0 => \^start_atan1\,
      \x_reg[10]\(3) => atan1_n_15,
      \x_reg[10]\(2) => atan1_n_16,
      \x_reg[10]\(1) => atan1_n_17,
      \x_reg[10]\(0) => atan1_n_18,
      \x_reg[14]\(3) => atan1_n_19,
      \x_reg[14]\(2) => atan1_n_20,
      \x_reg[14]\(1) => atan1_n_21,
      \x_reg[14]\(0) => atan1_n_22,
      \x_reg[18]\(3) => atan1_n_23,
      \x_reg[18]\(2) => atan1_n_24,
      \x_reg[18]\(1) => atan1_n_25,
      \x_reg[18]\(0) => atan1_n_26,
      \x_reg[22]\(3) => atan1_n_27,
      \x_reg[22]\(2) => atan1_n_28,
      \x_reg[22]\(1) => atan1_n_29,
      \x_reg[22]\(0) => atan1_n_30,
      \x_reg[26]\(3) => atan1_n_31,
      \x_reg[26]\(2) => atan1_n_32,
      \x_reg[26]\(1) => atan1_n_33,
      \x_reg[26]\(0) => atan1_n_34,
      \x_reg[30]\(0) => atan1_n_39,
      \x_reg[30]_0\(3) => atan1_n_35,
      \x_reg[30]_0\(2) => atan1_n_36,
      \x_reg[30]_0\(1) => atan1_n_37,
      \x_reg[30]_0\(0) => atan1_n_38,
      \x_reg[6]\(3) => atan1_n_11,
      \x_reg[6]\(2) => atan1_n_12,
      \x_reg[6]\(1) => atan1_n_13,
      \x_reg[6]\(0) => atan1_n_14,
      xz => \^xz_0\,
      \y_reg[31]_0\(2) => atan1_n_8,
      \y_reg[31]_0\(1) => atan1_n_9,
      \y_reg[31]_0\(0) => atan1_n_10
    );
start_atan0_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sqrt0_n_7,
      Q => \^start_atan0\,
      R => '0'
    );
start_atan1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sqrt1_n_7,
      Q => \^start_atan1\,
      R => '0'
    );
uacl_interface: entity work.bluetooth_demo_sensor_fusion_axi_0_0_acl_interface
     port map (
      A(15 downto 0) => \^a\(15 downto 0),
      B(15 downto 1) => \^z\(14 downto 0),
      B(0) => \^z_raw_acl\(0),
      \DATA_reg[0]\(0) => \DATA_reg[0]\(0),
      \FSM_sequential_RxTxSTATE_reg[1]\ => \FSM_sequential_RxTxSTATE_reg[1]\,
      \FSM_sequential_RxTxSTATE_reg[2]\ => begin_transmission,
      \FSM_sequential_RxTxSTATE_reg[2]_0\ => \FSM_sequential_RxTxSTATE_reg[2]\,
      JA(0) => JA(0),
      \JA[2]\(0) => \JA[2]\(0),
      \JA[4]\(0) => \JA[4]\(0),
      \JA[5]\(1 downto 0) => \JA[5]\(1 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      \STATE_reg[0]\ => \STATE_reg[0]\,
      \STATE_reg[1]\ => \STATE_reg[1]\,
      \STATE_reg[2]\ => \STATE_reg[2]\,
      \axis_data_reg[0]\ => end_transmission,
      chip_select_reg => chip_select_reg,
      chip_select_reg_0 => chip_select_reg_0,
      clk => clk,
      done_init_acl => done_init_acl,
      done_init_acl_latch => done_init_acl_latch,
      done_init_acl_latch_reg => done_init_acl_latch_reg,
      done_init_gyro0_latch => done_init_gyro0_latch,
      done_init_gyro1_latch => done_init_gyro1_latch,
      done_read => \^done_read\,
      mosi_reg => mosi_reg,
      mosi_reg_0 => mosi_reg_0,
      \out\(2 downto 0) => \out\(2 downto 0),
      rst => rst,
      \rx_count_reg[3]\ => \rx_count_reg[3]\,
      sclk_buffer_reg => sclk_buffer_reg,
      sclk_buffer_reg_0 => sclk_previous,
      sclk_buffer_reg_1 => sclk_buffer_reg_0,
      sclk_buffer_reg_2 => sclk_buffer_reg_1,
      sclk_previous_reg => sclk_previous_reg,
      sclk_rst => sclk_rst,
      sclk_rst_reg => sclk_rst_reg,
      \shift_register_reg[0]\ => \shift_register_reg[0]_0\,
      \shift_register_reg[0]_0\(0) => \shift_register_reg[0]\(0),
      \slv_reg0_reg[0]_rep__0\ => \slv_reg0_reg[0]_rep__0\,
      y(15 downto 0) => \^y\(15 downto 0),
      \y_reg[31]\(15 downto 0) => x_raw(15 downto 0),
      \y_reg[31]_0\(15 downto 0) => y_raw(15 downto 0)
    );
xz: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \^a\(15),
      A(28) => \^a\(15),
      A(27) => \^a\(15),
      A(26) => \^a\(15),
      A(25) => \^a\(15),
      A(24) => \^a\(15),
      A(23) => \^a\(15),
      A(22) => \^a\(15),
      A(21) => \^a\(15),
      A(20) => \^a\(15),
      A(19) => \^a\(15),
      A(18) => \^a\(15),
      A(17) => \^a\(15),
      A(16) => \^a\(15),
      A(15 downto 0) => \^a\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_xz_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^a\(15),
      B(16) => \^a\(15),
      B(15 downto 0) => \^a\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_xz_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_xz_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_xz_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^xz_0\,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_xz_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_xz_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_xz_P_UNCONNECTED(47 downto 32),
      P(31 downto 0) => x(31 downto 0),
      PATTERNBDETECT => NLW_xz_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_xz_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => z_sq_n_106,
      PCIN(46) => z_sq_n_107,
      PCIN(45) => z_sq_n_108,
      PCIN(44) => z_sq_n_109,
      PCIN(43) => z_sq_n_110,
      PCIN(42) => z_sq_n_111,
      PCIN(41) => z_sq_n_112,
      PCIN(40) => z_sq_n_113,
      PCIN(39) => z_sq_n_114,
      PCIN(38) => z_sq_n_115,
      PCIN(37) => z_sq_n_116,
      PCIN(36) => z_sq_n_117,
      PCIN(35) => z_sq_n_118,
      PCIN(34) => z_sq_n_119,
      PCIN(33) => z_sq_n_120,
      PCIN(32) => z_sq_n_121,
      PCIN(31) => z_sq_n_122,
      PCIN(30) => z_sq_n_123,
      PCIN(29) => z_sq_n_124,
      PCIN(28) => z_sq_n_125,
      PCIN(27) => z_sq_n_126,
      PCIN(26) => z_sq_n_127,
      PCIN(25) => z_sq_n_128,
      PCIN(24) => z_sq_n_129,
      PCIN(23) => z_sq_n_130,
      PCIN(22) => z_sq_n_131,
      PCIN(21) => z_sq_n_132,
      PCIN(20) => z_sq_n_133,
      PCIN(19) => z_sq_n_134,
      PCIN(18) => z_sq_n_135,
      PCIN(17) => z_sq_n_136,
      PCIN(16) => z_sq_n_137,
      PCIN(15) => z_sq_n_138,
      PCIN(14) => z_sq_n_139,
      PCIN(13) => z_sq_n_140,
      PCIN(12) => z_sq_n_141,
      PCIN(11) => z_sq_n_142,
      PCIN(10) => z_sq_n_143,
      PCIN(9) => z_sq_n_144,
      PCIN(8) => z_sq_n_145,
      PCIN(7) => z_sq_n_146,
      PCIN(6) => z_sq_n_147,
      PCIN(5) => z_sq_n_148,
      PCIN(4) => z_sq_n_149,
      PCIN(3) => z_sq_n_150,
      PCIN(2) => z_sq_n_151,
      PCIN(1) => z_sq_n_152,
      PCIN(0) => z_sq_n_153,
      PCOUT(47 downto 0) => NLW_xz_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => rst,
      UNDERFLOW => NLW_xz_UNDERFLOW_UNCONNECTED
    );
yz: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \^y\(15),
      A(28) => \^y\(15),
      A(27) => \^y\(15),
      A(26) => \^y\(15),
      A(25) => \^y\(15),
      A(24) => \^y\(15),
      A(23) => \^y\(15),
      A(22) => \^y\(15),
      A(21) => \^y\(15),
      A(20) => \^y\(15),
      A(19) => \^y\(15),
      A(18) => \^y\(15),
      A(17) => \^y\(15),
      A(16) => \^y\(15),
      A(15 downto 0) => \^y\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_yz_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^y\(15),
      B(16) => \^y\(15),
      B(15 downto 0) => \^y\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_yz_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => z_sq_n_74,
      C(46) => z_sq_n_74,
      C(45) => z_sq_n_74,
      C(44) => z_sq_n_74,
      C(43) => z_sq_n_74,
      C(42) => z_sq_n_74,
      C(41) => z_sq_n_74,
      C(40) => z_sq_n_74,
      C(39) => z_sq_n_74,
      C(38) => z_sq_n_74,
      C(37) => z_sq_n_74,
      C(36) => z_sq_n_74,
      C(35) => z_sq_n_74,
      C(34) => z_sq_n_74,
      C(33) => z_sq_n_74,
      C(32) => z_sq_n_74,
      C(31) => z_sq_n_74,
      C(30) => z_sq_n_75,
      C(29) => z_sq_n_76,
      C(28) => z_sq_n_77,
      C(27) => z_sq_n_78,
      C(26) => z_sq_n_79,
      C(25) => z_sq_n_80,
      C(24) => z_sq_n_81,
      C(23) => z_sq_n_82,
      C(22) => z_sq_n_83,
      C(21) => z_sq_n_84,
      C(20) => z_sq_n_85,
      C(19) => z_sq_n_86,
      C(18) => z_sq_n_87,
      C(17) => z_sq_n_88,
      C(16) => z_sq_n_89,
      C(15) => z_sq_n_90,
      C(14) => z_sq_n_91,
      C(13) => z_sq_n_92,
      C(12) => z_sq_n_93,
      C(11) => z_sq_n_94,
      C(10) => z_sq_n_95,
      C(9) => z_sq_n_96,
      C(8) => z_sq_n_97,
      C(7) => z_sq_n_98,
      C(6) => z_sq_n_99,
      C(5) => z_sq_n_100,
      C(4) => z_sq_n_101,
      C(3) => z_sq_n_102,
      C(2) => z_sq_n_103,
      C(1) => z_sq_n_104,
      C(0) => z_sq_n_105,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_yz_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_yz_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^yz_0\,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_yz_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_yz_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_yz_P_UNCONNECTED(47 downto 32),
      P(31 downto 0) => x_0(31 downto 0),
      PATTERNBDETECT => NLW_yz_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_yz_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_yz_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => rst,
      UNDERFLOW => NLW_yz_UNDERFLOW_UNCONNECTED
    );
z_sq: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \^z\(14),
      A(28) => \^z\(14),
      A(27) => \^z\(14),
      A(26) => \^z\(14),
      A(25) => \^z\(14),
      A(24) => \^z\(14),
      A(23) => \^z\(14),
      A(22) => \^z\(14),
      A(21) => \^z\(14),
      A(20) => \^z\(14),
      A(19) => \^z\(14),
      A(18) => \^z\(14),
      A(17) => \^z\(14),
      A(16) => \^z\(14),
      A(15 downto 1) => \^z\(14 downto 0),
      A(0) => \^z_raw_acl\(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_z_sq_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^z\(14),
      B(16) => \^z\(14),
      B(15 downto 1) => \^z\(14 downto 0),
      B(0) => \^z_raw_acl\(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_z_sq_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_z_sq_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_z_sq_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_z_sq_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_z_sq_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_z_sq_P_UNCONNECTED(47 downto 32),
      P(31) => z_sq_n_74,
      P(30) => z_sq_n_75,
      P(29) => z_sq_n_76,
      P(28) => z_sq_n_77,
      P(27) => z_sq_n_78,
      P(26) => z_sq_n_79,
      P(25) => z_sq_n_80,
      P(24) => z_sq_n_81,
      P(23) => z_sq_n_82,
      P(22) => z_sq_n_83,
      P(21) => z_sq_n_84,
      P(20) => z_sq_n_85,
      P(19) => z_sq_n_86,
      P(18) => z_sq_n_87,
      P(17) => z_sq_n_88,
      P(16) => z_sq_n_89,
      P(15) => z_sq_n_90,
      P(14) => z_sq_n_91,
      P(13) => z_sq_n_92,
      P(12) => z_sq_n_93,
      P(11) => z_sq_n_94,
      P(10) => z_sq_n_95,
      P(9) => z_sq_n_96,
      P(8) => z_sq_n_97,
      P(7) => z_sq_n_98,
      P(6) => z_sq_n_99,
      P(5) => z_sq_n_100,
      P(4) => z_sq_n_101,
      P(3) => z_sq_n_102,
      P(2) => z_sq_n_103,
      P(1) => z_sq_n_104,
      P(0) => z_sq_n_105,
      PATTERNBDETECT => NLW_z_sq_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_z_sq_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => z_sq_n_106,
      PCOUT(46) => z_sq_n_107,
      PCOUT(45) => z_sq_n_108,
      PCOUT(44) => z_sq_n_109,
      PCOUT(43) => z_sq_n_110,
      PCOUT(42) => z_sq_n_111,
      PCOUT(41) => z_sq_n_112,
      PCOUT(40) => z_sq_n_113,
      PCOUT(39) => z_sq_n_114,
      PCOUT(38) => z_sq_n_115,
      PCOUT(37) => z_sq_n_116,
      PCOUT(36) => z_sq_n_117,
      PCOUT(35) => z_sq_n_118,
      PCOUT(34) => z_sq_n_119,
      PCOUT(33) => z_sq_n_120,
      PCOUT(32) => z_sq_n_121,
      PCOUT(31) => z_sq_n_122,
      PCOUT(30) => z_sq_n_123,
      PCOUT(29) => z_sq_n_124,
      PCOUT(28) => z_sq_n_125,
      PCOUT(27) => z_sq_n_126,
      PCOUT(26) => z_sq_n_127,
      PCOUT(25) => z_sq_n_128,
      PCOUT(24) => z_sq_n_129,
      PCOUT(23) => z_sq_n_130,
      PCOUT(22) => z_sq_n_131,
      PCOUT(21) => z_sq_n_132,
      PCOUT(20) => z_sq_n_133,
      PCOUT(19) => z_sq_n_134,
      PCOUT(18) => z_sq_n_135,
      PCOUT(17) => z_sq_n_136,
      PCOUT(16) => z_sq_n_137,
      PCOUT(15) => z_sq_n_138,
      PCOUT(14) => z_sq_n_139,
      PCOUT(13) => z_sq_n_140,
      PCOUT(12) => z_sq_n_141,
      PCOUT(11) => z_sq_n_142,
      PCOUT(10) => z_sq_n_143,
      PCOUT(9) => z_sq_n_144,
      PCOUT(8) => z_sq_n_145,
      PCOUT(7) => z_sq_n_146,
      PCOUT(6) => z_sq_n_147,
      PCOUT(5) => z_sq_n_148,
      PCOUT(4) => z_sq_n_149,
      PCOUT(3) => z_sq_n_150,
      PCOUT(2) => z_sq_n_151,
      PCOUT(1) => z_sq_n_152,
      PCOUT(0) => z_sq_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_z_sq_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0_gyro_wrapper is
  port (
    A : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \x_raw_gyro[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y_raw_gyro[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \y_raw_gyro[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_raw_gyro[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \z_raw_gyro[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \z_raw_gyro[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \z_raw_gyro[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    x_motion : out STD_LOGIC_VECTOR ( 2 downto 0 );
    x_motion_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    x_motion_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    x_motion_2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    y_motion : out STD_LOGIC_VECTOR ( 1 downto 0 );
    y_motion_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    y_motion_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    y_motion_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    y_motion_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    y_motion_4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    z_motion : out STD_LOGIC_VECTOR ( 1 downto 0 );
    z_motion_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    z_motion_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    z_motion_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    z_motion_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    z_motion_4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \JB[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    done_gyro_latch_reg : out STD_LOGIC;
    done_init_gyro0_latch_reg : out STD_LOGIC;
    x_motion_3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    x_motion_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    y_motion_5 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    y_motion_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    z_motion_5 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    z_motion_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    JB : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    \JB[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg0_reg[0]_rep\ : in STD_LOGIC;
    done_gyro_latch : in STD_LOGIC;
    done_acl_latch : in STD_LOGIC;
    done_init_gyro1_latch : in STD_LOGIC;
    done_init_acl_latch : in STD_LOGIC;
    done_init_gyro0_latch : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bluetooth_demo_sensor_fusion_axi_0_0_gyro_wrapper : entity is "gyro_wrapper";
end bluetooth_demo_sensor_fusion_axi_0_0_gyro_wrapper;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0_gyro_wrapper is
  signal \^a\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ugyro_interface_n_54 : STD_LOGIC;
  signal ugyro_interface_n_55 : STD_LOGIC;
  signal ugyro_interface_n_56 : STD_LOGIC;
  signal ugyro_interface_n_57 : STD_LOGIC;
  signal ugyro_interface_n_58 : STD_LOGIC;
  signal ugyro_interface_n_59 : STD_LOGIC;
  signal ugyro_interface_n_60 : STD_LOGIC;
  signal ugyro_interface_n_61 : STD_LOGIC;
  signal ugyro_interface_n_62 : STD_LOGIC;
  signal ugyro_interface_n_63 : STD_LOGIC;
  signal ugyro_interface_n_64 : STD_LOGIC;
  signal ugyro_interface_n_65 : STD_LOGIC;
  signal ugyro_interface_n_66 : STD_LOGIC;
  signal ugyro_interface_n_69 : STD_LOGIC;
  signal ugyro_interface_n_70 : STD_LOGIC;
  signal ugyro_interface_n_73 : STD_LOGIC;
  signal ugyro_interface_n_74 : STD_LOGIC;
  signal ugyro_interface_n_75 : STD_LOGIC;
  signal ugyro_interface_n_76 : STD_LOGIC;
  signal ugyro_interface_n_77 : STD_LOGIC;
  signal ugyro_interface_n_78 : STD_LOGIC;
  signal ugyro_interface_n_79 : STD_LOGIC;
  signal ugyro_interface_n_80 : STD_LOGIC;
  signal ugyro_interface_n_81 : STD_LOGIC;
  signal ugyro_interface_n_82 : STD_LOGIC;
  signal ugyro_interface_n_83 : STD_LOGIC;
  signal ugyro_interface_n_84 : STD_LOGIC;
  signal ugyro_interface_n_85 : STD_LOGIC;
  signal x_axis : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \x_carry__0_n_0\ : STD_LOGIC;
  signal \x_carry__0_n_1\ : STD_LOGIC;
  signal \x_carry__0_n_2\ : STD_LOGIC;
  signal \x_carry__0_n_3\ : STD_LOGIC;
  signal \x_carry__1_n_0\ : STD_LOGIC;
  signal \x_carry__1_n_1\ : STD_LOGIC;
  signal \x_carry__1_n_2\ : STD_LOGIC;
  signal \x_carry__1_n_3\ : STD_LOGIC;
  signal \x_carry__2_n_2\ : STD_LOGIC;
  signal \x_carry__2_n_3\ : STD_LOGIC;
  signal x_carry_n_0 : STD_LOGIC;
  signal x_carry_n_1 : STD_LOGIC;
  signal x_carry_n_2 : STD_LOGIC;
  signal x_carry_n_3 : STD_LOGIC;
  signal \^x_raw_gyro[12]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal y_axis : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \y_carry__0_n_0\ : STD_LOGIC;
  signal \y_carry__0_n_1\ : STD_LOGIC;
  signal \y_carry__0_n_2\ : STD_LOGIC;
  signal \y_carry__0_n_3\ : STD_LOGIC;
  signal \y_carry__1_n_0\ : STD_LOGIC;
  signal \y_carry__1_n_1\ : STD_LOGIC;
  signal \y_carry__1_n_2\ : STD_LOGIC;
  signal \y_carry__1_n_3\ : STD_LOGIC;
  signal \y_carry__2_n_2\ : STD_LOGIC;
  signal \y_carry__2_n_3\ : STD_LOGIC;
  signal y_carry_n_0 : STD_LOGIC;
  signal y_carry_n_1 : STD_LOGIC;
  signal y_carry_n_2 : STD_LOGIC;
  signal y_carry_n_3 : STD_LOGIC;
  signal \^y_raw_gyro[12]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^y_raw_gyro[15]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^y_raw_gyro[8]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal z_axis : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \z_carry__0_n_0\ : STD_LOGIC;
  signal \z_carry__0_n_1\ : STD_LOGIC;
  signal \z_carry__0_n_2\ : STD_LOGIC;
  signal \z_carry__0_n_3\ : STD_LOGIC;
  signal \z_carry__1_n_0\ : STD_LOGIC;
  signal \z_carry__1_n_1\ : STD_LOGIC;
  signal \z_carry__1_n_2\ : STD_LOGIC;
  signal \z_carry__1_n_3\ : STD_LOGIC;
  signal \z_carry__2_n_2\ : STD_LOGIC;
  signal \z_carry__2_n_3\ : STD_LOGIC;
  signal z_carry_n_0 : STD_LOGIC;
  signal z_carry_n_1 : STD_LOGIC;
  signal z_carry_n_2 : STD_LOGIC;
  signal z_carry_n_3 : STD_LOGIC;
  signal \^z_raw_gyro[12]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^z_raw_gyro[15]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^z_raw_gyro[8]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_x_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_z_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_z_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  A(8 downto 0) <= \^a\(8 downto 0);
  O(2 downto 0) <= \^o\(2 downto 0);
  \x_raw_gyro[12]\(3 downto 0) <= \^x_raw_gyro[12]\(3 downto 0);
  \y_raw_gyro[12]\(3 downto 0) <= \^y_raw_gyro[12]\(3 downto 0);
  \y_raw_gyro[15]\(2 downto 0) <= \^y_raw_gyro[15]\(2 downto 0);
  \y_raw_gyro[8]\(8 downto 0) <= \^y_raw_gyro[8]\(8 downto 0);
  \z_raw_gyro[12]\(3 downto 0) <= \^z_raw_gyro[12]\(3 downto 0);
  \z_raw_gyro[15]\(2 downto 0) <= \^z_raw_gyro[15]\(2 downto 0);
  \z_raw_gyro[8]\(8 downto 0) <= \^z_raw_gyro[8]\(8 downto 0);
\axis_neg0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o\(2),
      I1 => \^o\(1),
      O => x_motion_2(2)
    );
\axis_neg0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^y_raw_gyro[15]\(2),
      I1 => \^y_raw_gyro[15]\(1),
      O => y_motion_4(2)
    );
\axis_neg0_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^z_raw_gyro[15]\(2),
      I1 => \^z_raw_gyro[15]\(1),
      O => z_motion_4(2)
    );
\axis_neg0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_raw_gyro[12]\(3),
      I1 => \^o\(0),
      O => x_motion_2(1)
    );
\axis_neg0_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_raw_gyro[12]\(3),
      I1 => \^y_raw_gyro[15]\(0),
      O => y_motion_4(1)
    );
\axis_neg0_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^z_raw_gyro[12]\(3),
      I1 => \^z_raw_gyro[15]\(0),
      O => z_motion_4(1)
    );
\axis_neg0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^x_raw_gyro[12]\(1),
      I1 => \^x_raw_gyro[12]\(2),
      O => x_motion_2(0)
    );
\axis_neg0_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_raw_gyro[12]\(1),
      I1 => \^y_raw_gyro[12]\(2),
      O => y_motion_4(0)
    );
\axis_neg0_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^z_raw_gyro[12]\(1),
      I1 => \^z_raw_gyro[12]\(2),
      O => z_motion_4(0)
    );
\axis_neg0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o\(1),
      I1 => \^o\(2),
      O => x_motion_3(2)
    );
\axis_neg0_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^y_raw_gyro[15]\(1),
      I1 => \^y_raw_gyro[15]\(2),
      O => y_motion_5(2)
    );
\axis_neg0_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^z_raw_gyro[15]\(1),
      I1 => \^z_raw_gyro[15]\(2),
      O => z_motion_5(2)
    );
\axis_neg0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^x_raw_gyro[12]\(3),
      I1 => \^o\(0),
      O => x_motion_3(1)
    );
\axis_neg0_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^y_raw_gyro[12]\(3),
      I1 => \^y_raw_gyro[15]\(0),
      O => y_motion_5(1)
    );
\axis_neg0_carry__0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^z_raw_gyro[12]\(3),
      I1 => \^z_raw_gyro[15]\(0),
      O => z_motion_5(1)
    );
\axis_neg0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^x_raw_gyro[12]\(1),
      I1 => \^x_raw_gyro[12]\(2),
      O => x_motion_3(0)
    );
\axis_neg0_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^y_raw_gyro[12]\(1),
      I1 => \^y_raw_gyro[12]\(2),
      O => y_motion_5(0)
    );
\axis_neg0_carry__0_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^z_raw_gyro[12]\(1),
      I1 => \^z_raw_gyro[12]\(2),
      O => z_motion_5(0)
    );
axis_neg0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^x_raw_gyro[12]\(0),
      O => DI(1)
    );
\axis_neg0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_raw_gyro[12]\(0),
      O => y_motion(1)
    );
\axis_neg0_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^z_raw_gyro[12]\(0),
      O => z_motion(1)
    );
axis_neg0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^a\(2),
      I1 => \^a\(3),
      O => DI(0)
    );
\axis_neg0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_raw_gyro[8]\(2),
      I1 => \^y_raw_gyro[8]\(3),
      O => y_motion(0)
    );
\axis_neg0_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^z_raw_gyro[8]\(2),
      I1 => \^z_raw_gyro[8]\(3),
      O => z_motion(0)
    );
axis_neg0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^x_raw_gyro[12]\(0),
      I1 => \^a\(8),
      O => S(3)
    );
\axis_neg0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^y_raw_gyro[12]\(0),
      I1 => \^y_raw_gyro[8]\(8),
      O => y_motion_0(3)
    );
\axis_neg0_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^z_raw_gyro[12]\(0),
      I1 => \^z_raw_gyro[8]\(8),
      O => z_motion_0(3)
    );
axis_neg0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^a\(6),
      I1 => \^a\(7),
      O => S(2)
    );
\axis_neg0_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_raw_gyro[8]\(6),
      I1 => \^y_raw_gyro[8]\(7),
      O => y_motion_0(2)
    );
\axis_neg0_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^z_raw_gyro[8]\(6),
      I1 => \^z_raw_gyro[8]\(7),
      O => z_motion_0(2)
    );
axis_neg0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^a\(4),
      I1 => \^a\(5),
      O => S(1)
    );
\axis_neg0_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_raw_gyro[8]\(4),
      I1 => \^y_raw_gyro[8]\(5),
      O => y_motion_0(1)
    );
\axis_neg0_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^z_raw_gyro[8]\(4),
      I1 => \^z_raw_gyro[8]\(5),
      O => z_motion_0(1)
    );
axis_neg0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^a\(2),
      I1 => \^a\(3),
      O => S(0)
    );
\axis_neg0_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^y_raw_gyro[8]\(2),
      I1 => \^y_raw_gyro[8]\(3),
      O => y_motion_0(0)
    );
\axis_neg0_carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^z_raw_gyro[8]\(2),
      I1 => \^z_raw_gyro[8]\(3),
      O => z_motion_0(0)
    );
\axis_pos0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o\(1),
      I1 => \^o\(2),
      O => x_motion(2)
    );
\axis_pos0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^y_raw_gyro[15]\(1),
      I1 => \^y_raw_gyro[15]\(2),
      O => y_motion_1(2)
    );
\axis_pos0_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^z_raw_gyro[15]\(1),
      I1 => \^z_raw_gyro[15]\(2),
      O => z_motion_1(2)
    );
\axis_pos0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^x_raw_gyro[12]\(3),
      I1 => \^o\(0),
      O => x_motion(1)
    );
\axis_pos0_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^y_raw_gyro[12]\(3),
      I1 => \^y_raw_gyro[15]\(0),
      O => y_motion_1(1)
    );
\axis_pos0_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^z_raw_gyro[12]\(3),
      I1 => \^z_raw_gyro[15]\(0),
      O => z_motion_1(1)
    );
\axis_pos0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^x_raw_gyro[12]\(1),
      I1 => \^x_raw_gyro[12]\(2),
      O => x_motion(0)
    );
\axis_pos0_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^y_raw_gyro[12]\(1),
      I1 => \^y_raw_gyro[12]\(2),
      O => y_motion_1(0)
    );
\axis_pos0_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^z_raw_gyro[12]\(1),
      I1 => \^z_raw_gyro[12]\(2),
      O => z_motion_1(0)
    );
\axis_pos0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o\(1),
      I1 => \^o\(2),
      O => x_motion_1(3)
    );
\axis_pos0_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_raw_gyro[15]\(1),
      I1 => \^y_raw_gyro[15]\(2),
      O => y_motion_3(3)
    );
\axis_pos0_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^z_raw_gyro[15]\(1),
      I1 => \^z_raw_gyro[15]\(2),
      O => z_motion_3(3)
    );
\axis_pos0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^x_raw_gyro[12]\(3),
      I1 => \^o\(0),
      O => x_motion_1(2)
    );
\axis_pos0_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_raw_gyro[12]\(3),
      I1 => \^y_raw_gyro[15]\(0),
      O => y_motion_3(2)
    );
\axis_pos0_carry__0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^z_raw_gyro[12]\(3),
      I1 => \^z_raw_gyro[15]\(0),
      O => z_motion_3(2)
    );
\axis_pos0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^x_raw_gyro[12]\(1),
      I1 => \^x_raw_gyro[12]\(2),
      O => x_motion_1(1)
    );
\axis_pos0_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_raw_gyro[12]\(1),
      I1 => \^y_raw_gyro[12]\(2),
      O => y_motion_3(1)
    );
\axis_pos0_carry__0_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^z_raw_gyro[12]\(1),
      I1 => \^z_raw_gyro[12]\(2),
      O => z_motion_3(1)
    );
\axis_pos0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^a\(8),
      I1 => \^x_raw_gyro[12]\(0),
      O => x_motion_1(0)
    );
\axis_pos0_carry__0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^y_raw_gyro[8]\(8),
      I1 => \^y_raw_gyro[12]\(0),
      O => y_motion_3(0)
    );
\axis_pos0_carry__0_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^z_raw_gyro[8]\(8),
      I1 => \^z_raw_gyro[12]\(0),
      O => z_motion_3(0)
    );
axis_pos0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^a\(6),
      I1 => \^a\(7),
      O => x_motion_0(3)
    );
\axis_pos0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^y_raw_gyro[8]\(6),
      I1 => \^y_raw_gyro[8]\(7),
      O => y_motion_2(3)
    );
\axis_pos0_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^z_raw_gyro[8]\(6),
      I1 => \^z_raw_gyro[8]\(7),
      O => z_motion_2(3)
    );
axis_pos0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^a\(4),
      I1 => \^a\(5),
      O => x_motion_0(2)
    );
\axis_pos0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^y_raw_gyro[8]\(4),
      I1 => \^y_raw_gyro[8]\(5),
      O => y_motion_2(2)
    );
\axis_pos0_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^z_raw_gyro[8]\(4),
      I1 => \^z_raw_gyro[8]\(5),
      O => z_motion_2(2)
    );
axis_pos0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^a\(2),
      I1 => \^a\(3),
      O => x_motion_0(1)
    );
\axis_pos0_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^y_raw_gyro[8]\(2),
      I1 => \^y_raw_gyro[8]\(3),
      O => y_motion_2(1)
    );
\axis_pos0_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^z_raw_gyro[8]\(2),
      I1 => \^z_raw_gyro[8]\(3),
      O => z_motion_2(1)
    );
ugyro_interface: entity work.bluetooth_demo_sensor_fusion_axi_0_0_gyro_interface_1
     port map (
      A(0) => \^a\(1),
      D(1 downto 0) => D(1 downto 0),
      JB(1 downto 0) => JB(1 downto 0),
      \JB[4]\(0) => \JB[4]\(0),
      \JB[5]\(1 downto 0) => \JB[5]\(1 downto 0),
      Q(14 downto 0) => x_axis(14 downto 0),
      S(2) => ugyro_interface_n_54,
      S(1) => ugyro_interface_n_55,
      S(0) => ugyro_interface_n_56,
      acc_reg(14 downto 0) => z_axis(14 downto 0),
      acc_reg_0(2) => ugyro_interface_n_73,
      acc_reg_0(1) => ugyro_interface_n_74,
      acc_reg_0(0) => ugyro_interface_n_75,
      acc_reg_1(3) => ugyro_interface_n_76,
      acc_reg_1(2) => ugyro_interface_n_77,
      acc_reg_1(1) => ugyro_interface_n_78,
      acc_reg_1(0) => ugyro_interface_n_79,
      acc_reg_2(3) => ugyro_interface_n_80,
      acc_reg_2(2) => ugyro_interface_n_81,
      acc_reg_2(1) => ugyro_interface_n_82,
      acc_reg_2(0) => ugyro_interface_n_83,
      acc_reg_3(1) => ugyro_interface_n_84,
      acc_reg_3(0) => ugyro_interface_n_85,
      clk => clk,
      done_acl_latch => done_acl_latch,
      done_gyro_latch => done_gyro_latch,
      done_gyro_latch_reg => done_gyro_latch_reg,
      done_init_acl_latch => done_init_acl_latch,
      done_init_gyro0_latch => done_init_gyro0_latch,
      done_init_gyro0_latch_reg => done_init_gyro0_latch_reg,
      done_init_gyro1_latch => done_init_gyro1_latch,
      rst => rst,
      \slv_reg0_reg[0]_rep\ => \slv_reg0_reg[0]_rep\,
      sum0_reg(15 downto 0) => y_axis(15 downto 0),
      sum0_reg_0(3) => ugyro_interface_n_57,
      sum0_reg_0(2) => ugyro_interface_n_58,
      sum0_reg_0(1) => ugyro_interface_n_59,
      sum0_reg_0(0) => ugyro_interface_n_60,
      sum0_reg_1(3) => ugyro_interface_n_61,
      sum0_reg_1(2) => ugyro_interface_n_62,
      sum0_reg_1(1) => ugyro_interface_n_63,
      sum0_reg_1(0) => ugyro_interface_n_64,
      sum0_reg_2(1) => ugyro_interface_n_65,
      sum0_reg_2(0) => ugyro_interface_n_66,
      sum0_reg_3(1) => ugyro_interface_n_69,
      sum0_reg_3(0) => ugyro_interface_n_70,
      \transfer_count_reg[0]\(1 downto 0) => Q(1 downto 0),
      x_motion(0) => x_motion_0(0),
      x_motion_0(0) => x_motion_4(0),
      \x_raw_gyro[0]\(0) => \^a\(0),
      \y_axis_reg[0]\(0) => \^y_raw_gyro[8]\(1),
      y_motion(0) => y_motion_2(0),
      y_motion_0(0) => y_motion_6(0),
      \y_raw_gyro[0]\(0) => \^y_raw_gyro[8]\(0),
      \z_axis_reg[0]\(0) => \^z_raw_gyro[8]\(1),
      z_motion(0) => z_motion_2(0),
      z_motion_0(0) => z_motion_6(0),
      \z_raw_gyro[0]\(0) => \^z_raw_gyro[8]\(0)
    );
x_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => x_carry_n_0,
      CO(2) => x_carry_n_1,
      CO(1) => x_carry_n_2,
      CO(0) => x_carry_n_3,
      CYINIT => x_axis(0),
      DI(3 downto 2) => x_axis(4 downto 3),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \^a\(4 downto 1),
      S(3) => ugyro_interface_n_65,
      S(2) => ugyro_interface_n_66,
      S(1 downto 0) => x_axis(2 downto 1)
    );
\x_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => x_carry_n_0,
      CO(3) => \x_carry__0_n_0\,
      CO(2) => \x_carry__0_n_1\,
      CO(1) => \x_carry__0_n_2\,
      CO(0) => \x_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x_axis(8 downto 5),
      O(3 downto 0) => \^a\(8 downto 5),
      S(3) => ugyro_interface_n_61,
      S(2) => ugyro_interface_n_62,
      S(1) => ugyro_interface_n_63,
      S(0) => ugyro_interface_n_64
    );
\x_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_carry__0_n_0\,
      CO(3) => \x_carry__1_n_0\,
      CO(2) => \x_carry__1_n_1\,
      CO(1) => \x_carry__1_n_2\,
      CO(0) => \x_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x_axis(12 downto 9),
      O(3 downto 0) => \^x_raw_gyro[12]\(3 downto 0),
      S(3) => ugyro_interface_n_57,
      S(2) => ugyro_interface_n_58,
      S(1) => ugyro_interface_n_59,
      S(0) => ugyro_interface_n_60
    );
\x_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_carry__1_n_0\,
      CO(3 downto 2) => \NLW_x_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_carry__2_n_2\,
      CO(0) => \x_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => x_axis(14 downto 13),
      O(3) => \NLW_x_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \^o\(2 downto 0),
      S(3) => '0',
      S(2) => ugyro_interface_n_54,
      S(1) => ugyro_interface_n_55,
      S(0) => ugyro_interface_n_56
    );
y_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => y_carry_n_0,
      CO(2) => y_carry_n_1,
      CO(1) => y_carry_n_2,
      CO(0) => y_carry_n_3,
      CYINIT => y_axis(0),
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => y_axis(2 downto 1),
      O(3 downto 0) => \^y_raw_gyro[8]\(4 downto 1),
      S(3 downto 2) => y_axis(4 downto 3),
      S(1) => ugyro_interface_n_69,
      S(0) => ugyro_interface_n_70
    );
\y_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => y_carry_n_0,
      CO(3) => \y_carry__0_n_0\,
      CO(2) => \y_carry__0_n_1\,
      CO(1) => \y_carry__0_n_2\,
      CO(0) => \y_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^y_raw_gyro[8]\(8 downto 5),
      S(3 downto 0) => y_axis(8 downto 5)
    );
\y_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_carry__0_n_0\,
      CO(3) => \y_carry__1_n_0\,
      CO(2) => \y_carry__1_n_1\,
      CO(1) => \y_carry__1_n_2\,
      CO(0) => \y_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^y_raw_gyro[12]\(3 downto 0),
      S(3 downto 0) => y_axis(12 downto 9)
    );
\y_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_carry__1_n_0\,
      CO(3 downto 2) => \NLW_y_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y_carry__2_n_2\,
      CO(0) => \y_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_y_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \^y_raw_gyro[15]\(2 downto 0),
      S(3) => '0',
      S(2 downto 0) => y_axis(15 downto 13)
    );
z_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => z_carry_n_0,
      CO(2) => z_carry_n_1,
      CO(1) => z_carry_n_2,
      CO(0) => z_carry_n_3,
      CYINIT => z_axis(0),
      DI(3) => z_axis(4),
      DI(2 downto 1) => B"00",
      DI(0) => z_axis(1),
      O(3 downto 0) => \^z_raw_gyro[8]\(4 downto 1),
      S(3) => ugyro_interface_n_84,
      S(2 downto 1) => z_axis(3 downto 2),
      S(0) => ugyro_interface_n_85
    );
\z_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => z_carry_n_0,
      CO(3) => \z_carry__0_n_0\,
      CO(2) => \z_carry__0_n_1\,
      CO(1) => \z_carry__0_n_2\,
      CO(0) => \z_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z_axis(8 downto 5),
      O(3 downto 0) => \^z_raw_gyro[8]\(8 downto 5),
      S(3) => ugyro_interface_n_80,
      S(2) => ugyro_interface_n_81,
      S(1) => ugyro_interface_n_82,
      S(0) => ugyro_interface_n_83
    );
\z_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \z_carry__0_n_0\,
      CO(3) => \z_carry__1_n_0\,
      CO(2) => \z_carry__1_n_1\,
      CO(1) => \z_carry__1_n_2\,
      CO(0) => \z_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => z_axis(12 downto 9),
      O(3 downto 0) => \^z_raw_gyro[12]\(3 downto 0),
      S(3) => ugyro_interface_n_76,
      S(2) => ugyro_interface_n_77,
      S(1) => ugyro_interface_n_78,
      S(0) => ugyro_interface_n_79
    );
\z_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \z_carry__1_n_0\,
      CO(3 downto 2) => \NLW_z_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \z_carry__2_n_2\,
      CO(0) => \z_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => z_axis(14 downto 13),
      O(3) => \NLW_z_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \^z_raw_gyro[15]\(2 downto 0),
      S(3) => '0',
      S(2) => ugyro_interface_n_73,
      S(1) => ugyro_interface_n_74,
      S(0) => ugyro_interface_n_75
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0_gyro_wrapper_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \JC[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    done_init_gyro1_latch_reg : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    JC : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    \JC[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    start : in STD_LOGIC;
    done_init_gyro1_latch : in STD_LOGIC;
    done_init_acl_latch : in STD_LOGIC;
    done_init_gyro0_latch : in STD_LOGIC;
    \slv_reg0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bluetooth_demo_sensor_fusion_axi_0_0_gyro_wrapper_0 : entity is "gyro_wrapper";
end bluetooth_demo_sensor_fusion_axi_0_0_gyro_wrapper_0;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0_gyro_wrapper_0 is
  signal acc_reg_i_10_n_0 : STD_LOGIC;
  signal acc_reg_i_11_n_0 : STD_LOGIC;
  signal acc_reg_i_12_n_0 : STD_LOGIC;
  signal acc_reg_i_13_n_0 : STD_LOGIC;
  signal acc_reg_i_14_n_0 : STD_LOGIC;
  signal acc_reg_i_15_n_0 : STD_LOGIC;
  signal acc_reg_i_16_n_0 : STD_LOGIC;
  signal acc_reg_i_17_n_0 : STD_LOGIC;
  signal acc_reg_i_1_n_2 : STD_LOGIC;
  signal acc_reg_i_1_n_3 : STD_LOGIC;
  signal acc_reg_i_2_n_0 : STD_LOGIC;
  signal acc_reg_i_2_n_1 : STD_LOGIC;
  signal acc_reg_i_2_n_2 : STD_LOGIC;
  signal acc_reg_i_2_n_3 : STD_LOGIC;
  signal acc_reg_i_3_n_0 : STD_LOGIC;
  signal acc_reg_i_3_n_1 : STD_LOGIC;
  signal acc_reg_i_3_n_2 : STD_LOGIC;
  signal acc_reg_i_3_n_3 : STD_LOGIC;
  signal acc_reg_i_4_n_0 : STD_LOGIC;
  signal acc_reg_i_4_n_1 : STD_LOGIC;
  signal acc_reg_i_4_n_2 : STD_LOGIC;
  signal acc_reg_i_4_n_3 : STD_LOGIC;
  signal acc_reg_i_6_n_0 : STD_LOGIC;
  signal acc_reg_i_7_n_0 : STD_LOGIC;
  signal acc_reg_i_8_n_0 : STD_LOGIC;
  signal acc_reg_i_9_n_0 : STD_LOGIC;
  signal ugyro_interface_n_10 : STD_LOGIC;
  signal ugyro_interface_n_11 : STD_LOGIC;
  signal ugyro_interface_n_12 : STD_LOGIC;
  signal ugyro_interface_n_13 : STD_LOGIC;
  signal ugyro_interface_n_14 : STD_LOGIC;
  signal ugyro_interface_n_15 : STD_LOGIC;
  signal ugyro_interface_n_16 : STD_LOGIC;
  signal ugyro_interface_n_17 : STD_LOGIC;
  signal ugyro_interface_n_18 : STD_LOGIC;
  signal ugyro_interface_n_19 : STD_LOGIC;
  signal ugyro_interface_n_20 : STD_LOGIC;
  signal ugyro_interface_n_5 : STD_LOGIC;
  signal ugyro_interface_n_6 : STD_LOGIC;
  signal ugyro_interface_n_7 : STD_LOGIC;
  signal ugyro_interface_n_8 : STD_LOGIC;
  signal ugyro_interface_n_9 : STD_LOGIC;
  signal NLW_acc_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_acc_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
begin
acc_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => acc_reg_i_2_n_0,
      CO(3 downto 2) => NLW_acc_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => acc_reg_i_1_n_2,
      CO(0) => acc_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => ugyro_interface_n_5,
      DI(0) => ugyro_interface_n_6,
      O(3) => NLW_acc_reg_i_1_O_UNCONNECTED(3),
      O(2 downto 0) => A(15 downto 13),
      S(3) => '0',
      S(2) => ugyro_interface_n_20,
      S(1) => acc_reg_i_6_n_0,
      S(0) => acc_reg_i_7_n_0
    );
acc_reg_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ugyro_interface_n_9,
      O => acc_reg_i_10_n_0
    );
acc_reg_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ugyro_interface_n_10,
      O => acc_reg_i_11_n_0
    );
acc_reg_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ugyro_interface_n_11,
      O => acc_reg_i_12_n_0
    );
acc_reg_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ugyro_interface_n_12,
      O => acc_reg_i_13_n_0
    );
acc_reg_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ugyro_interface_n_13,
      O => acc_reg_i_14_n_0
    );
acc_reg_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ugyro_interface_n_14,
      O => acc_reg_i_15_n_0
    );
acc_reg_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ugyro_interface_n_15,
      O => acc_reg_i_16_n_0
    );
acc_reg_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ugyro_interface_n_16,
      O => acc_reg_i_17_n_0
    );
acc_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => acc_reg_i_3_n_0,
      CO(3) => acc_reg_i_2_n_0,
      CO(2) => acc_reg_i_2_n_1,
      CO(1) => acc_reg_i_2_n_2,
      CO(0) => acc_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => ugyro_interface_n_7,
      DI(2) => ugyro_interface_n_8,
      DI(1) => ugyro_interface_n_9,
      DI(0) => ugyro_interface_n_10,
      O(3 downto 0) => A(12 downto 9),
      S(3) => acc_reg_i_8_n_0,
      S(2) => acc_reg_i_9_n_0,
      S(1) => acc_reg_i_10_n_0,
      S(0) => acc_reg_i_11_n_0
    );
acc_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => acc_reg_i_4_n_0,
      CO(3) => acc_reg_i_3_n_0,
      CO(2) => acc_reg_i_3_n_1,
      CO(1) => acc_reg_i_3_n_2,
      CO(0) => acc_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => ugyro_interface_n_11,
      DI(2) => ugyro_interface_n_12,
      DI(1) => ugyro_interface_n_13,
      DI(0) => ugyro_interface_n_14,
      O(3 downto 0) => A(8 downto 5),
      S(3) => acc_reg_i_12_n_0,
      S(2) => acc_reg_i_13_n_0,
      S(1) => acc_reg_i_14_n_0,
      S(0) => acc_reg_i_15_n_0
    );
acc_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => acc_reg_i_4_n_0,
      CO(2) => acc_reg_i_4_n_1,
      CO(1) => acc_reg_i_4_n_2,
      CO(0) => acc_reg_i_4_n_3,
      CYINIT => ugyro_interface_n_19,
      DI(3) => ugyro_interface_n_15,
      DI(2) => ugyro_interface_n_16,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => A(4 downto 1),
      S(3) => acc_reg_i_16_n_0,
      S(2) => acc_reg_i_17_n_0,
      S(1) => ugyro_interface_n_17,
      S(0) => ugyro_interface_n_18
    );
acc_reg_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ugyro_interface_n_19,
      O => A(0)
    );
acc_reg_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ugyro_interface_n_5,
      O => acc_reg_i_6_n_0
    );
acc_reg_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ugyro_interface_n_6,
      O => acc_reg_i_7_n_0
    );
acc_reg_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ugyro_interface_n_7,
      O => acc_reg_i_8_n_0
    );
acc_reg_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ugyro_interface_n_8,
      O => acc_reg_i_9_n_0
    );
ugyro_interface: entity work.bluetooth_demo_sensor_fusion_axi_0_0_gyro_interface
     port map (
      D(0) => D(0),
      JC(1 downto 0) => JC(1 downto 0),
      \JC[4]\(0) => \JC[4]\(0),
      \JC[5]\(1 downto 0) => \JC[5]\(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => ugyro_interface_n_20,
      acc_reg(14) => ugyro_interface_n_5,
      acc_reg(13) => ugyro_interface_n_6,
      acc_reg(12) => ugyro_interface_n_7,
      acc_reg(11) => ugyro_interface_n_8,
      acc_reg(10) => ugyro_interface_n_9,
      acc_reg(9) => ugyro_interface_n_10,
      acc_reg(8) => ugyro_interface_n_11,
      acc_reg(7) => ugyro_interface_n_12,
      acc_reg(6) => ugyro_interface_n_13,
      acc_reg(5) => ugyro_interface_n_14,
      acc_reg(4) => ugyro_interface_n_15,
      acc_reg(3) => ugyro_interface_n_16,
      acc_reg(2) => ugyro_interface_n_17,
      acc_reg(1) => ugyro_interface_n_18,
      acc_reg(0) => ugyro_interface_n_19,
      clk => clk,
      done_init_acl_latch => done_init_acl_latch,
      done_init_gyro0_latch => done_init_gyro0_latch,
      done_init_gyro1_latch => done_init_gyro1_latch,
      done_init_gyro1_latch_reg => done_init_gyro1_latch_reg,
      rst => rst,
      \slv_reg0_reg[0]\(1 downto 0) => \slv_reg0_reg[0]\(1 downto 0),
      start => start
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0_sensor_fusion is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \y_raw_gyro[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \z_raw_gyro[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \transfer_count_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sensor_fusion_done : out STD_LOGIC;
    \axi_rdata_reg[31]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    roll : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pitch : out STD_LOGIC_VECTOR ( 15 downto 0 );
    yaw : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \JB[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \JC[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    x_motion : out STD_LOGIC;
    y_motion : out STD_LOGIC;
    z_motion : out STD_LOGIC;
    z_raw_acl : out STD_LOGIC_VECTOR ( 15 downto 0 );
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    y : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \JA[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    JB : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    JC : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    JA : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \slv_reg0_reg[0]_rep__0\ : in STD_LOGIC;
    \JA[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \JB[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg0_reg[0]_rep\ : in STD_LOGIC;
    \JC[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    start : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bluetooth_demo_sensor_fusion_axi_0_0_sensor_fusion : entity is "sensor_fusion";
end bluetooth_demo_sensor_fusion_axi_0_0_sensor_fusion;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0_sensor_fusion is
  signal \^a\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal acl_x : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal acl_y : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal axis_data : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \begin_transmission_i_1__1_n_0\ : STD_LOGIC;
  signal \chip_select_i_1__1_n_0\ : STD_LOGIC;
  signal done_acl_latch : STD_LOGIC;
  signal done_atan0 : STD_LOGIC;
  signal done_atan1 : STD_LOGIC;
  signal done_gyro_latch : STD_LOGIC;
  signal \done_i_1__0_n_0\ : STD_LOGIC;
  signal \done_i_1__1_n_0\ : STD_LOGIC;
  signal \done_i_1__2_n_0\ : STD_LOGIC;
  signal done_i_1_n_0 : STD_LOGIC;
  signal done_init_acl : STD_LOGIC;
  signal done_init_acl_latch : STD_LOGIC;
  signal done_init_gyro0_latch : STD_LOGIC;
  signal done_init_gyro1_latch : STD_LOGIC;
  signal \done_init_i_1__1_n_0\ : STD_LOGIC;
  signal done_read : STD_LOGIC;
  signal \done_read_i_1__1_n_0\ : STD_LOGIC;
  signal done_sqrt0 : STD_LOGIC;
  signal done_sqrt1 : STD_LOGIC;
  signal \en_i_1__0_n_0\ : STD_LOGIC;
  signal \en_i_1__1_n_0\ : STD_LOGIC;
  signal \en_i_1__2_n_0\ : STD_LOGIC;
  signal en_i_1_n_0 : STD_LOGIC;
  signal \end_transmission_i_1__1_n_0\ : STD_LOGIC;
  signal finger_angle_integrator_n_0 : STD_LOGIC;
  signal finger_angle_integrator_n_1 : STD_LOGIC;
  signal finger_angle_integrator_n_10 : STD_LOGIC;
  signal finger_angle_integrator_n_11 : STD_LOGIC;
  signal finger_angle_integrator_n_12 : STD_LOGIC;
  signal finger_angle_integrator_n_13 : STD_LOGIC;
  signal finger_angle_integrator_n_14 : STD_LOGIC;
  signal finger_angle_integrator_n_15 : STD_LOGIC;
  signal finger_angle_integrator_n_2 : STD_LOGIC;
  signal finger_angle_integrator_n_3 : STD_LOGIC;
  signal finger_angle_integrator_n_4 : STD_LOGIC;
  signal finger_angle_integrator_n_5 : STD_LOGIC;
  signal finger_angle_integrator_n_6 : STD_LOGIC;
  signal finger_angle_integrator_n_7 : STD_LOGIC;
  signal finger_angle_integrator_n_8 : STD_LOGIC;
  signal finger_angle_integrator_n_9 : STD_LOGIC;
  signal finger_angle_raw : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \load_i_1__0_n_0\ : STD_LOGIC;
  signal \load_i_1__1_n_0\ : STD_LOGIC;
  signal \load_i_1__2_n_0\ : STD_LOGIC;
  signal load_i_1_n_0 : STD_LOGIC;
  signal \mosi_i_1__1_n_0\ : STD_LOGIC;
  signal \sclk_previous_i_1__1_n_0\ : STD_LOGIC;
  signal \sclk_rst_i_1__1_n_0\ : STD_LOGIC;
  signal \sqrt0/count_reg\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \sqrt1/count_reg\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal start_atan0 : STD_LOGIC;
  signal start_atan1 : STD_LOGIC;
  signal \uacl_interface/C1/sclk_previous\ : STD_LOGIC;
  signal \uacl_interface/C1/sclk_rst\ : STD_LOGIC;
  signal \uacl_interface/begin_transmission\ : STD_LOGIC;
  signal \uacl_interface/end_transmission\ : STD_LOGIC;
  signal uacl_wrapper_n_0 : STD_LOGIC;
  signal uacl_wrapper_n_1 : STD_LOGIC;
  signal uacl_wrapper_n_10 : STD_LOGIC;
  signal uacl_wrapper_n_11 : STD_LOGIC;
  signal uacl_wrapper_n_112 : STD_LOGIC;
  signal uacl_wrapper_n_12 : STD_LOGIC;
  signal uacl_wrapper_n_13 : STD_LOGIC;
  signal uacl_wrapper_n_133 : STD_LOGIC;
  signal uacl_wrapper_n_134 : STD_LOGIC;
  signal uacl_wrapper_n_135 : STD_LOGIC;
  signal uacl_wrapper_n_136 : STD_LOGIC;
  signal uacl_wrapper_n_137 : STD_LOGIC;
  signal uacl_wrapper_n_138 : STD_LOGIC;
  signal uacl_wrapper_n_139 : STD_LOGIC;
  signal uacl_wrapper_n_14 : STD_LOGIC;
  signal uacl_wrapper_n_15 : STD_LOGIC;
  signal uacl_wrapper_n_16 : STD_LOGIC;
  signal uacl_wrapper_n_2 : STD_LOGIC;
  signal uacl_wrapper_n_3 : STD_LOGIC;
  signal uacl_wrapper_n_33 : STD_LOGIC;
  signal uacl_wrapper_n_4 : STD_LOGIC;
  signal uacl_wrapper_n_5 : STD_LOGIC;
  signal uacl_wrapper_n_50 : STD_LOGIC;
  signal uacl_wrapper_n_6 : STD_LOGIC;
  signal uacl_wrapper_n_7 : STD_LOGIC;
  signal uacl_wrapper_n_72 : STD_LOGIC;
  signal uacl_wrapper_n_73 : STD_LOGIC;
  signal uacl_wrapper_n_75 : STD_LOGIC;
  signal uacl_wrapper_n_77 : STD_LOGIC;
  signal uacl_wrapper_n_79 : STD_LOGIC;
  signal uacl_wrapper_n_8 : STD_LOGIC;
  signal uacl_wrapper_n_80 : STD_LOGIC;
  signal uacl_wrapper_n_82 : STD_LOGIC;
  signal uacl_wrapper_n_83 : STD_LOGIC;
  signal uacl_wrapper_n_85 : STD_LOGIC;
  signal uacl_wrapper_n_86 : STD_LOGIC;
  signal uacl_wrapper_n_87 : STD_LOGIC;
  signal uacl_wrapper_n_88 : STD_LOGIC;
  signal uacl_wrapper_n_89 : STD_LOGIC;
  signal uacl_wrapper_n_9 : STD_LOGIC;
  signal uacl_wrapper_n_91 : STD_LOGIC;
  signal uacl_wrapper_n_92 : STD_LOGIC;
  signal uacl_wrapper_n_93 : STD_LOGIC;
  signal uacl_wrapper_n_94 : STD_LOGIC;
  signal uacl_wrapper_n_95 : STD_LOGIC;
  signal ugyro_wrapper0_n_100 : STD_LOGIC;
  signal ugyro_wrapper0_n_101 : STD_LOGIC;
  signal ugyro_wrapper0_n_102 : STD_LOGIC;
  signal ugyro_wrapper0_n_103 : STD_LOGIC;
  signal ugyro_wrapper0_n_104 : STD_LOGIC;
  signal ugyro_wrapper0_n_105 : STD_LOGIC;
  signal ugyro_wrapper0_n_106 : STD_LOGIC;
  signal ugyro_wrapper0_n_107 : STD_LOGIC;
  signal ugyro_wrapper0_n_111 : STD_LOGIC;
  signal ugyro_wrapper0_n_112 : STD_LOGIC;
  signal ugyro_wrapper0_n_113 : STD_LOGIC;
  signal ugyro_wrapper0_n_114 : STD_LOGIC;
  signal ugyro_wrapper0_n_115 : STD_LOGIC;
  signal ugyro_wrapper0_n_116 : STD_LOGIC;
  signal ugyro_wrapper0_n_117 : STD_LOGIC;
  signal ugyro_wrapper0_n_118 : STD_LOGIC;
  signal ugyro_wrapper0_n_119 : STD_LOGIC;
  signal ugyro_wrapper0_n_120 : STD_LOGIC;
  signal ugyro_wrapper0_n_121 : STD_LOGIC;
  signal ugyro_wrapper0_n_122 : STD_LOGIC;
  signal ugyro_wrapper0_n_123 : STD_LOGIC;
  signal ugyro_wrapper0_n_124 : STD_LOGIC;
  signal ugyro_wrapper0_n_48 : STD_LOGIC;
  signal ugyro_wrapper0_n_49 : STD_LOGIC;
  signal ugyro_wrapper0_n_50 : STD_LOGIC;
  signal ugyro_wrapper0_n_51 : STD_LOGIC;
  signal ugyro_wrapper0_n_52 : STD_LOGIC;
  signal ugyro_wrapper0_n_53 : STD_LOGIC;
  signal ugyro_wrapper0_n_54 : STD_LOGIC;
  signal ugyro_wrapper0_n_55 : STD_LOGIC;
  signal ugyro_wrapper0_n_56 : STD_LOGIC;
  signal ugyro_wrapper0_n_57 : STD_LOGIC;
  signal ugyro_wrapper0_n_58 : STD_LOGIC;
  signal ugyro_wrapper0_n_59 : STD_LOGIC;
  signal ugyro_wrapper0_n_60 : STD_LOGIC;
  signal ugyro_wrapper0_n_61 : STD_LOGIC;
  signal ugyro_wrapper0_n_62 : STD_LOGIC;
  signal ugyro_wrapper0_n_63 : STD_LOGIC;
  signal ugyro_wrapper0_n_64 : STD_LOGIC;
  signal ugyro_wrapper0_n_65 : STD_LOGIC;
  signal ugyro_wrapper0_n_66 : STD_LOGIC;
  signal ugyro_wrapper0_n_67 : STD_LOGIC;
  signal ugyro_wrapper0_n_68 : STD_LOGIC;
  signal ugyro_wrapper0_n_69 : STD_LOGIC;
  signal ugyro_wrapper0_n_70 : STD_LOGIC;
  signal ugyro_wrapper0_n_71 : STD_LOGIC;
  signal ugyro_wrapper0_n_72 : STD_LOGIC;
  signal ugyro_wrapper0_n_73 : STD_LOGIC;
  signal ugyro_wrapper0_n_74 : STD_LOGIC;
  signal ugyro_wrapper0_n_75 : STD_LOGIC;
  signal ugyro_wrapper0_n_76 : STD_LOGIC;
  signal ugyro_wrapper0_n_77 : STD_LOGIC;
  signal ugyro_wrapper0_n_78 : STD_LOGIC;
  signal ugyro_wrapper0_n_79 : STD_LOGIC;
  signal ugyro_wrapper0_n_80 : STD_LOGIC;
  signal ugyro_wrapper0_n_81 : STD_LOGIC;
  signal ugyro_wrapper0_n_82 : STD_LOGIC;
  signal ugyro_wrapper0_n_83 : STD_LOGIC;
  signal ugyro_wrapper0_n_84 : STD_LOGIC;
  signal ugyro_wrapper0_n_85 : STD_LOGIC;
  signal ugyro_wrapper0_n_86 : STD_LOGIC;
  signal ugyro_wrapper0_n_87 : STD_LOGIC;
  signal ugyro_wrapper0_n_88 : STD_LOGIC;
  signal ugyro_wrapper0_n_89 : STD_LOGIC;
  signal ugyro_wrapper0_n_90 : STD_LOGIC;
  signal ugyro_wrapper0_n_91 : STD_LOGIC;
  signal ugyro_wrapper0_n_92 : STD_LOGIC;
  signal ugyro_wrapper0_n_93 : STD_LOGIC;
  signal ugyro_wrapper0_n_94 : STD_LOGIC;
  signal ugyro_wrapper0_n_95 : STD_LOGIC;
  signal ugyro_wrapper0_n_96 : STD_LOGIC;
  signal ugyro_wrapper0_n_97 : STD_LOGIC;
  signal ugyro_wrapper0_n_98 : STD_LOGIC;
  signal ugyro_wrapper0_n_99 : STD_LOGIC;
  signal ugyro_wrapper1_n_0 : STD_LOGIC;
  signal ugyro_wrapper1_n_4 : STD_LOGIC;
  signal \^y_raw_gyro[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^yaw\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^z_raw_gyro[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  A(15 downto 0) <= \^a\(15 downto 0);
  \y_raw_gyro[15]\(15 downto 0) <= \^y_raw_gyro[15]\(15 downto 0);
  yaw(15 downto 0) <= \^yaw\(15 downto 0);
  \z_raw_gyro[15]\(15 downto 0) <= \^z_raw_gyro[15]\(15 downto 0);
\axi_rdata[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => done_init_gyro1_latch,
      I1 => done_init_acl_latch,
      I2 => done_init_gyro0_latch,
      O => \axi_rdata[0]_i_4_n_0\
    );
\begin_transmission_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFF57EE00220000"
    )
        port map (
      I0 => uacl_wrapper_n_89,
      I1 => uacl_wrapper_n_86,
      I2 => \uacl_interface/end_transmission\,
      I3 => uacl_wrapper_n_87,
      I4 => uacl_wrapper_n_88,
      I5 => \uacl_interface/begin_transmission\,
      O => \begin_transmission_i_1__1_n_0\
    );
\chip_select_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => uacl_wrapper_n_133,
      I1 => uacl_wrapper_n_85,
      I2 => JA(0),
      O => \chip_select_i_1__1_n_0\
    );
done_acl_latch_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => uacl_wrapper_n_91,
      Q => done_acl_latch,
      R => '0'
    );
done_gyro_latch_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ugyro_wrapper0_n_111,
      Q => done_gyro_latch,
      R => '0'
    );
done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => uacl_wrapper_n_5,
      I1 => uacl_wrapper_n_6,
      I2 => done_sqrt0,
      O => done_i_1_n_0
    );
\done_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => uacl_wrapper_n_9,
      I1 => uacl_wrapper_n_10,
      I2 => done_sqrt1,
      O => \done_i_1__0_n_0\
    );
\done_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => uacl_wrapper_n_13,
      I1 => uacl_wrapper_n_11,
      I2 => done_atan0,
      O => \done_i_1__1_n_0\
    );
\done_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => uacl_wrapper_n_16,
      I1 => uacl_wrapper_n_14,
      I2 => done_atan1,
      O => \done_i_1__2_n_0\
    );
done_init_acl_latch_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => uacl_wrapper_n_92,
      Q => done_init_acl_latch,
      R => '0'
    );
done_init_gyro0_latch_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ugyro_wrapper0_n_112,
      Q => done_init_gyro0_latch,
      R => '0'
    );
done_init_gyro1_latch_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ugyro_wrapper1_n_4,
      Q => done_init_gyro1_latch,
      R => '0'
    );
\done_init_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEE00001000"
    )
        port map (
      I0 => uacl_wrapper_n_87,
      I1 => uacl_wrapper_n_86,
      I2 => uacl_wrapper_n_93,
      I3 => uacl_wrapper_n_89,
      I4 => uacl_wrapper_n_88,
      I5 => done_init_acl,
      O => \done_init_i_1__1_n_0\
    );
\done_read_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFF00400000"
    )
        port map (
      I0 => uacl_wrapper_n_88,
      I1 => uacl_wrapper_n_86,
      I2 => uacl_wrapper_n_87,
      I3 => uacl_wrapper_n_89,
      I4 => \uacl_interface/end_transmission\,
      I5 => done_read,
      O => \done_read_i_1__1_n_0\
    );
en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDDDDDDCCCCCCCC"
    )
        port map (
      I0 => uacl_wrapper_n_5,
      I1 => uacl_wrapper_n_4,
      I2 => \sqrt0/count_reg\(5),
      I3 => uacl_wrapper_n_138,
      I4 => uacl_wrapper_n_3,
      I5 => uacl_wrapper_n_75,
      O => en_i_1_n_0
    );
\en_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDDDDDDCCCCCCCC"
    )
        port map (
      I0 => uacl_wrapper_n_9,
      I1 => uacl_wrapper_n_8,
      I2 => \sqrt1/count_reg\(5),
      I3 => uacl_wrapper_n_139,
      I4 => uacl_wrapper_n_7,
      I5 => uacl_wrapper_n_77,
      O => \en_i_1__0_n_0\
    );
\en_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDCC"
    )
        port map (
      I0 => uacl_wrapper_n_13,
      I1 => uacl_wrapper_n_12,
      I2 => uacl_wrapper_n_95,
      I3 => uacl_wrapper_n_79,
      O => \en_i_1__1_n_0\
    );
\en_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDCC"
    )
        port map (
      I0 => uacl_wrapper_n_16,
      I1 => uacl_wrapper_n_15,
      I2 => uacl_wrapper_n_112,
      I3 => uacl_wrapper_n_82,
      O => \en_i_1__2_n_0\
    );
\end_transmission_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF440040"
    )
        port map (
      I0 => uacl_wrapper_n_1,
      I1 => uacl_wrapper_n_2,
      I2 => uacl_wrapper_n_94,
      I3 => uacl_wrapper_n_0,
      I4 => \uacl_interface/end_transmission\,
      O => \end_transmission_i_1__1_n_0\
    );
finger_angle_integrator: entity work.bluetooth_demo_sensor_fusion_axi_0_0_yaw_filter
     port map (
      A(15) => finger_angle_raw(15),
      A(14 downto 0) => axis_data(14 downto 0),
      D(0) => ugyro_wrapper1_n_0,
      \axi_rdata_reg[0]\ => finger_angle_integrator_n_15,
      \axi_rdata_reg[10]\ => finger_angle_integrator_n_5,
      \axi_rdata_reg[11]\ => finger_angle_integrator_n_4,
      \axi_rdata_reg[12]\ => finger_angle_integrator_n_3,
      \axi_rdata_reg[13]\ => finger_angle_integrator_n_2,
      \axi_rdata_reg[14]\ => finger_angle_integrator_n_1,
      \axi_rdata_reg[1]\ => finger_angle_integrator_n_14,
      \axi_rdata_reg[2]\ => finger_angle_integrator_n_13,
      \axi_rdata_reg[31]\ => finger_angle_integrator_n_0,
      \axi_rdata_reg[3]\ => finger_angle_integrator_n_12,
      \axi_rdata_reg[4]\ => finger_angle_integrator_n_11,
      \axi_rdata_reg[5]\ => finger_angle_integrator_n_10,
      \axi_rdata_reg[6]\ => finger_angle_integrator_n_9,
      \axi_rdata_reg[7]\ => finger_angle_integrator_n_8,
      \axi_rdata_reg[8]\ => finger_angle_integrator_n_7,
      \axi_rdata_reg[9]\ => finger_angle_integrator_n_6,
      clk => clk,
      rst => rst,
      sel0(1 downto 0) => sel0(1 downto 0),
      yaw(15 downto 0) => \^yaw\(15 downto 0)
    );
load_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3A0"
    )
        port map (
      I0 => done_read,
      I1 => uacl_wrapper_n_4,
      I2 => uacl_wrapper_n_5,
      I3 => uacl_wrapper_n_50,
      O => load_i_1_n_0
    );
\load_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3A0"
    )
        port map (
      I0 => done_read,
      I1 => uacl_wrapper_n_8,
      I2 => uacl_wrapper_n_9,
      I3 => uacl_wrapper_n_33,
      O => \load_i_1__0_n_0\
    );
\load_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880F8800"
    )
        port map (
      I0 => start_atan0,
      I1 => start_atan1,
      I2 => uacl_wrapper_n_12,
      I3 => uacl_wrapper_n_13,
      I4 => uacl_wrapper_n_80,
      O => \load_i_1__1_n_0\
    );
\load_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880F8800"
    )
        port map (
      I0 => start_atan0,
      I1 => start_atan1,
      I2 => uacl_wrapper_n_15,
      I3 => uacl_wrapper_n_16,
      I4 => uacl_wrapper_n_83,
      O => \load_i_1__2_n_0\
    );
\mosi_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => uacl_wrapper_n_136,
      I1 => JA(1),
      I2 => uacl_wrapper_n_137,
      O => \mosi_i_1__1_n_0\
    );
\sclk_previous_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => uacl_wrapper_n_72,
      I1 => \uacl_interface/C1/sclk_previous\,
      I2 => uacl_wrapper_n_73,
      O => \sclk_previous_i_1__1_n_0\
    );
\sclk_rst_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFF10100000"
    )
        port map (
      I0 => rst,
      I1 => uacl_wrapper_n_135,
      I2 => uacl_wrapper_n_0,
      I3 => \uacl_interface/begin_transmission\,
      I4 => uacl_wrapper_n_134,
      I5 => \uacl_interface/C1/sclk_rst\,
      O => \sclk_rst_i_1__1_n_0\
    );
uacl_wrapper: entity work.bluetooth_demo_sensor_fusion_axi_0_0_acl_wrapper
     port map (
      A(15 downto 0) => B(15 downto 0),
      D(3) => uacl_wrapper_n_3,
      D(2) => uacl_wrapper_n_4,
      D(1) => uacl_wrapper_n_5,
      D(0) => uacl_wrapper_n_6,
      \DATA_reg[0]\(0) => uacl_wrapper_n_93,
      \FSM_onehot_STATE_reg[0]\ => en_i_1_n_0,
      \FSM_onehot_STATE_reg[0]_0\ => done_i_1_n_0,
      \FSM_onehot_STATE_reg[0]_1\ => \en_i_1__0_n_0\,
      \FSM_onehot_STATE_reg[0]_2\ => \done_i_1__0_n_0\,
      \FSM_onehot_STATE_reg[0]_3\ => \en_i_1__1_n_0\,
      \FSM_onehot_STATE_reg[0]_4\ => \done_i_1__1_n_0\,
      \FSM_onehot_STATE_reg[0]_5\ => \en_i_1__2_n_0\,
      \FSM_onehot_STATE_reg[0]_6\ => \done_i_1__2_n_0\,
      \FSM_onehot_STATE_reg[3]\(3) => uacl_wrapper_n_7,
      \FSM_onehot_STATE_reg[3]\(2) => uacl_wrapper_n_8,
      \FSM_onehot_STATE_reg[3]\(1) => uacl_wrapper_n_9,
      \FSM_onehot_STATE_reg[3]\(0) => uacl_wrapper_n_10,
      \FSM_onehot_STATE_reg[3]_0\(0) => uacl_wrapper_n_95,
      \FSM_onehot_STATE_reg[3]_1\(0) => uacl_wrapper_n_112,
      \FSM_sequential_RxTxSTATE_reg[1]\ => \end_transmission_i_1__1_n_0\,
      \FSM_sequential_RxTxSTATE_reg[2]\ => \sclk_rst_i_1__1_n_0\,
      JA(0) => JA(0),
      \JA[2]\(0) => JA(1),
      \JA[4]\(0) => \JA[4]\(0),
      \JA[5]\(1 downto 0) => \JA[5]\(1 downto 0),
      Q(3) => uacl_wrapper_n_86,
      Q(2) => uacl_wrapper_n_87,
      Q(1) => uacl_wrapper_n_88,
      Q(0) => uacl_wrapper_n_89,
      \STATE_reg[0]\ => \begin_transmission_i_1__1_n_0\,
      \STATE_reg[1]\ => \done_read_i_1__1_n_0\,
      \STATE_reg[2]\ => \done_init_i_1__1_n_0\,
      \acl_axis_norm_reg[15]\(15 downto 0) => acl_x(15 downto 0),
      \acl_axis_norm_reg[15]_0\(15 downto 0) => acl_y(15 downto 0),
      \angle_reg[15]\(2) => uacl_wrapper_n_11,
      \angle_reg[15]\(1) => uacl_wrapper_n_12,
      \angle_reg[15]\(0) => uacl_wrapper_n_13,
      \angle_reg[15]_0\(2) => uacl_wrapper_n_14,
      \angle_reg[15]_0\(1) => uacl_wrapper_n_15,
      \angle_reg[15]_0\(0) => uacl_wrapper_n_16,
      \base_reg[0]\ => uacl_wrapper_n_75,
      \base_reg[0]_0\ => uacl_wrapper_n_77,
      begin_transmission => \uacl_interface/begin_transmission\,
      chip_select_reg => uacl_wrapper_n_85,
      chip_select_reg_0 => uacl_wrapper_n_133,
      clk => clk,
      \count_reg[5]\(0) => \sqrt0/count_reg\(5),
      \count_reg[5]_0\(0) => \sqrt1/count_reg\(5),
      done_acl_latch => done_acl_latch,
      done_acl_latch_reg => uacl_wrapper_n_91,
      done_atan0 => done_atan0,
      done_atan1 => done_atan1,
      done_gyro_latch => done_gyro_latch,
      done_init_acl => done_init_acl,
      done_init_acl_latch => done_init_acl_latch,
      done_init_acl_latch_reg => uacl_wrapper_n_92,
      done_init_gyro0_latch => done_init_gyro0_latch,
      done_init_gyro1_latch => done_init_gyro1_latch,
      done_read => done_read,
      done_read_reg => load_i_1_n_0,
      done_read_reg_0 => \load_i_1__0_n_0\,
      done_sqrt0 => done_sqrt0,
      done_sqrt1 => done_sqrt1,
      en_reg => uacl_wrapper_n_138,
      en_reg_0 => uacl_wrapper_n_139,
      end_transmission => \uacl_interface/end_transmission\,
      mosi_reg => uacl_wrapper_n_136,
      mosi_reg_0 => uacl_wrapper_n_137,
      \out\(2) => uacl_wrapper_n_0,
      \out\(1) => uacl_wrapper_n_1,
      \out\(0) => uacl_wrapper_n_2,
      rst => rst,
      \rx_count_reg[3]\ => \mosi_i_1__1_n_0\,
      sclk_buffer_reg => uacl_wrapper_n_72,
      sclk_buffer_reg_0 => \chip_select_i_1__1_n_0\,
      sclk_buffer_reg_1 => \sclk_previous_i_1__1_n_0\,
      sclk_previous => \uacl_interface/C1/sclk_previous\,
      sclk_previous_reg => uacl_wrapper_n_73,
      sclk_rst => \uacl_interface/C1/sclk_rst\,
      sclk_rst_reg => uacl_wrapper_n_135,
      \shift_register_reg[0]\(0) => uacl_wrapper_n_94,
      \shift_register_reg[0]_0\ => uacl_wrapper_n_134,
      \slv_reg0_reg[0]_rep__0\ => \slv_reg0_reg[0]_rep__0\,
      start_atan0 => start_atan0,
      start_atan0_reg_0 => \load_i_1__1_n_0\,
      start_atan0_reg_1 => \load_i_1__2_n_0\,
      start_atan1 => start_atan1,
      \x_reg[0]\ => uacl_wrapper_n_79,
      \x_reg[0]_0\ => uacl_wrapper_n_80,
      \x_reg[0]_1\ => uacl_wrapper_n_82,
      \x_reg[0]_2\ => uacl_wrapper_n_83,
      xz_0 => uacl_wrapper_n_33,
      y(15 downto 0) => y(15 downto 0),
      yz_0 => uacl_wrapper_n_50,
      z(14 downto 0) => z_raw_acl(15 downto 1),
      z_raw_acl(0) => z_raw_acl(0)
    );
ucomplementary_filter: entity work.bluetooth_demo_sensor_fusion_axi_0_0_complementary_filter
     port map (
      A(8 downto 0) => \^a\(8 downto 0),
      D(15 downto 0) => acl_x(15 downto 0),
      DI(1) => ugyro_wrapper0_n_48,
      DI(0) => ugyro_wrapper0_n_49,
      O(2 downto 0) => \^a\(15 downto 13),
      S(3) => ugyro_wrapper0_n_50,
      S(2) => ugyro_wrapper0_n_51,
      S(1) => ugyro_wrapper0_n_52,
      S(0) => ugyro_wrapper0_n_53,
      \angle_reg[15]\(15 downto 0) => acl_y(15 downto 0),
      \axi_araddr_reg[2]\ => finger_angle_integrator_n_15,
      \axi_araddr_reg[2]_0\ => finger_angle_integrator_n_0,
      \axi_araddr_reg[2]_1\ => finger_angle_integrator_n_1,
      \axi_araddr_reg[2]_10\ => finger_angle_integrator_n_10,
      \axi_araddr_reg[2]_11\ => finger_angle_integrator_n_11,
      \axi_araddr_reg[2]_12\ => finger_angle_integrator_n_12,
      \axi_araddr_reg[2]_13\ => finger_angle_integrator_n_13,
      \axi_araddr_reg[2]_14\ => finger_angle_integrator_n_14,
      \axi_araddr_reg[2]_2\ => finger_angle_integrator_n_2,
      \axi_araddr_reg[2]_3\ => finger_angle_integrator_n_3,
      \axi_araddr_reg[2]_4\ => finger_angle_integrator_n_4,
      \axi_araddr_reg[2]_5\ => finger_angle_integrator_n_5,
      \axi_araddr_reg[2]_6\ => finger_angle_integrator_n_6,
      \axi_araddr_reg[2]_7\ => finger_angle_integrator_n_7,
      \axi_araddr_reg[2]_8\ => finger_angle_integrator_n_8,
      \axi_araddr_reg[2]_9\ => finger_angle_integrator_n_9,
      \axi_rdata_reg[31]\(15 downto 0) => \axi_rdata_reg[31]\(15 downto 0),
      clk => clk,
      done_acl_latch => done_acl_latch,
      done_gyro_latch => done_gyro_latch,
      done_init_gyro1_latch_reg => \axi_rdata[0]_i_4_n_0\,
      pitch(15 downto 0) => pitch(15 downto 0),
      roll(15 downto 0) => roll(15 downto 0),
      rst => rst,
      sel0(2 downto 0) => sel0(2 downto 0),
      sensor_fusion_done => sensor_fusion_done,
      \x_axis_reg[0]\(0) => ugyro_wrapper0_n_116,
      \x_axis_reg[12]\(3 downto 0) => \^a\(12 downto 9),
      \x_axis_reg[14]\(2) => ugyro_wrapper0_n_65,
      \x_axis_reg[14]\(1) => ugyro_wrapper0_n_66,
      \x_axis_reg[14]\(0) => ugyro_wrapper0_n_67,
      \x_axis_reg[14]_0\(2) => ugyro_wrapper0_n_113,
      \x_axis_reg[14]_0\(1) => ugyro_wrapper0_n_114,
      \x_axis_reg[14]_0\(0) => ugyro_wrapper0_n_115,
      \x_axis_reg[14]_1\(2) => ugyro_wrapper0_n_54,
      \x_axis_reg[14]_1\(1) => ugyro_wrapper0_n_55,
      \x_axis_reg[14]_1\(0) => ugyro_wrapper0_n_56,
      \x_axis_reg[14]_2\(3) => ugyro_wrapper0_n_61,
      \x_axis_reg[14]_2\(2) => ugyro_wrapper0_n_62,
      \x_axis_reg[14]_2\(1) => ugyro_wrapper0_n_63,
      \x_axis_reg[14]_2\(0) => ugyro_wrapper0_n_64,
      \x_axis_reg[8]\(3) => ugyro_wrapper0_n_57,
      \x_axis_reg[8]\(2) => ugyro_wrapper0_n_58,
      \x_axis_reg[8]\(1) => ugyro_wrapper0_n_59,
      \x_axis_reg[8]\(0) => ugyro_wrapper0_n_60,
      x_motion => x_motion,
      \y_axis_reg[0]\(0) => ugyro_wrapper0_n_120,
      \y_axis_reg[12]\(3 downto 0) => \^y_raw_gyro[15]\(12 downto 9),
      \y_axis_reg[12]_0\(1) => ugyro_wrapper0_n_68,
      \y_axis_reg[12]_0\(0) => ugyro_wrapper0_n_69,
      \y_axis_reg[12]_1\(3) => ugyro_wrapper0_n_70,
      \y_axis_reg[12]_1\(2) => ugyro_wrapper0_n_71,
      \y_axis_reg[12]_1\(1) => ugyro_wrapper0_n_72,
      \y_axis_reg[12]_1\(0) => ugyro_wrapper0_n_73,
      \y_axis_reg[15]\(2 downto 0) => \^y_raw_gyro[15]\(15 downto 13),
      \y_axis_reg[15]_0\(2) => ugyro_wrapper0_n_85,
      \y_axis_reg[15]_0\(1) => ugyro_wrapper0_n_86,
      \y_axis_reg[15]_0\(0) => ugyro_wrapper0_n_87,
      \y_axis_reg[15]_1\(2) => ugyro_wrapper0_n_117,
      \y_axis_reg[15]_1\(1) => ugyro_wrapper0_n_118,
      \y_axis_reg[15]_1\(0) => ugyro_wrapper0_n_119,
      \y_axis_reg[15]_2\(2) => ugyro_wrapper0_n_74,
      \y_axis_reg[15]_2\(1) => ugyro_wrapper0_n_75,
      \y_axis_reg[15]_2\(0) => ugyro_wrapper0_n_76,
      \y_axis_reg[15]_3\(3) => ugyro_wrapper0_n_81,
      \y_axis_reg[15]_3\(2) => ugyro_wrapper0_n_82,
      \y_axis_reg[15]_3\(1) => ugyro_wrapper0_n_83,
      \y_axis_reg[15]_3\(0) => ugyro_wrapper0_n_84,
      \y_axis_reg[8]\(8 downto 0) => \^y_raw_gyro[15]\(8 downto 0),
      \y_axis_reg[8]_0\(3) => ugyro_wrapper0_n_77,
      \y_axis_reg[8]_0\(2) => ugyro_wrapper0_n_78,
      \y_axis_reg[8]_0\(1) => ugyro_wrapper0_n_79,
      \y_axis_reg[8]_0\(0) => ugyro_wrapper0_n_80,
      y_motion => y_motion,
      yaw(15 downto 0) => \^yaw\(15 downto 0),
      \z_axis_reg[0]\(0) => ugyro_wrapper0_n_124,
      \z_axis_reg[12]\(3 downto 0) => \^z_raw_gyro[15]\(12 downto 9),
      \z_axis_reg[12]_0\(1) => ugyro_wrapper0_n_88,
      \z_axis_reg[12]_0\(0) => ugyro_wrapper0_n_89,
      \z_axis_reg[12]_1\(3) => ugyro_wrapper0_n_90,
      \z_axis_reg[12]_1\(2) => ugyro_wrapper0_n_91,
      \z_axis_reg[12]_1\(1) => ugyro_wrapper0_n_92,
      \z_axis_reg[12]_1\(0) => ugyro_wrapper0_n_93,
      \z_axis_reg[14]\(2 downto 0) => \^z_raw_gyro[15]\(15 downto 13),
      \z_axis_reg[14]_0\(2) => ugyro_wrapper0_n_105,
      \z_axis_reg[14]_0\(1) => ugyro_wrapper0_n_106,
      \z_axis_reg[14]_0\(0) => ugyro_wrapper0_n_107,
      \z_axis_reg[14]_1\(2) => ugyro_wrapper0_n_121,
      \z_axis_reg[14]_1\(1) => ugyro_wrapper0_n_122,
      \z_axis_reg[14]_1\(0) => ugyro_wrapper0_n_123,
      \z_axis_reg[14]_2\(2) => ugyro_wrapper0_n_94,
      \z_axis_reg[14]_2\(1) => ugyro_wrapper0_n_95,
      \z_axis_reg[14]_2\(0) => ugyro_wrapper0_n_96,
      \z_axis_reg[14]_3\(3) => ugyro_wrapper0_n_101,
      \z_axis_reg[14]_3\(2) => ugyro_wrapper0_n_102,
      \z_axis_reg[14]_3\(1) => ugyro_wrapper0_n_103,
      \z_axis_reg[14]_3\(0) => ugyro_wrapper0_n_104,
      \z_axis_reg[8]\(8 downto 0) => \^z_raw_gyro[15]\(8 downto 0),
      \z_axis_reg[8]_0\(3) => ugyro_wrapper0_n_97,
      \z_axis_reg[8]_0\(2) => ugyro_wrapper0_n_98,
      \z_axis_reg[8]_0\(1) => ugyro_wrapper0_n_99,
      \z_axis_reg[8]_0\(0) => ugyro_wrapper0_n_100,
      z_motion => z_motion
    );
ugyro_wrapper0: entity work.bluetooth_demo_sensor_fusion_axi_0_0_gyro_wrapper
     port map (
      A(8 downto 0) => \^a\(8 downto 0),
      D(1 downto 0) => D(1 downto 0),
      DI(1) => ugyro_wrapper0_n_48,
      DI(0) => ugyro_wrapper0_n_49,
      JB(1 downto 0) => JB(1 downto 0),
      \JB[4]\(0) => \JB[4]\(0),
      \JB[5]\(1 downto 0) => \JB[5]\(1 downto 0),
      O(2 downto 0) => \^a\(15 downto 13),
      Q(1 downto 0) => Q(1 downto 0),
      S(3) => ugyro_wrapper0_n_50,
      S(2) => ugyro_wrapper0_n_51,
      S(1) => ugyro_wrapper0_n_52,
      S(0) => ugyro_wrapper0_n_53,
      clk => clk,
      done_acl_latch => done_acl_latch,
      done_gyro_latch => done_gyro_latch,
      done_gyro_latch_reg => ugyro_wrapper0_n_111,
      done_init_acl_latch => done_init_acl_latch,
      done_init_gyro0_latch => done_init_gyro0_latch,
      done_init_gyro0_latch_reg => ugyro_wrapper0_n_112,
      done_init_gyro1_latch => done_init_gyro1_latch,
      rst => rst,
      \slv_reg0_reg[0]_rep\ => \slv_reg0_reg[0]_rep\,
      x_motion(2) => ugyro_wrapper0_n_54,
      x_motion(1) => ugyro_wrapper0_n_55,
      x_motion(0) => ugyro_wrapper0_n_56,
      x_motion_0(3) => ugyro_wrapper0_n_57,
      x_motion_0(2) => ugyro_wrapper0_n_58,
      x_motion_0(1) => ugyro_wrapper0_n_59,
      x_motion_0(0) => ugyro_wrapper0_n_60,
      x_motion_1(3) => ugyro_wrapper0_n_61,
      x_motion_1(2) => ugyro_wrapper0_n_62,
      x_motion_1(1) => ugyro_wrapper0_n_63,
      x_motion_1(0) => ugyro_wrapper0_n_64,
      x_motion_2(2) => ugyro_wrapper0_n_65,
      x_motion_2(1) => ugyro_wrapper0_n_66,
      x_motion_2(0) => ugyro_wrapper0_n_67,
      x_motion_3(2) => ugyro_wrapper0_n_113,
      x_motion_3(1) => ugyro_wrapper0_n_114,
      x_motion_3(0) => ugyro_wrapper0_n_115,
      x_motion_4(0) => ugyro_wrapper0_n_116,
      \x_raw_gyro[12]\(3 downto 0) => \^a\(12 downto 9),
      y_motion(1) => ugyro_wrapper0_n_68,
      y_motion(0) => ugyro_wrapper0_n_69,
      y_motion_0(3) => ugyro_wrapper0_n_70,
      y_motion_0(2) => ugyro_wrapper0_n_71,
      y_motion_0(1) => ugyro_wrapper0_n_72,
      y_motion_0(0) => ugyro_wrapper0_n_73,
      y_motion_1(2) => ugyro_wrapper0_n_74,
      y_motion_1(1) => ugyro_wrapper0_n_75,
      y_motion_1(0) => ugyro_wrapper0_n_76,
      y_motion_2(3) => ugyro_wrapper0_n_77,
      y_motion_2(2) => ugyro_wrapper0_n_78,
      y_motion_2(1) => ugyro_wrapper0_n_79,
      y_motion_2(0) => ugyro_wrapper0_n_80,
      y_motion_3(3) => ugyro_wrapper0_n_81,
      y_motion_3(2) => ugyro_wrapper0_n_82,
      y_motion_3(1) => ugyro_wrapper0_n_83,
      y_motion_3(0) => ugyro_wrapper0_n_84,
      y_motion_4(2) => ugyro_wrapper0_n_85,
      y_motion_4(1) => ugyro_wrapper0_n_86,
      y_motion_4(0) => ugyro_wrapper0_n_87,
      y_motion_5(2) => ugyro_wrapper0_n_117,
      y_motion_5(1) => ugyro_wrapper0_n_118,
      y_motion_5(0) => ugyro_wrapper0_n_119,
      y_motion_6(0) => ugyro_wrapper0_n_120,
      \y_raw_gyro[12]\(3 downto 0) => \^y_raw_gyro[15]\(12 downto 9),
      \y_raw_gyro[15]\(2 downto 0) => \^y_raw_gyro[15]\(15 downto 13),
      \y_raw_gyro[8]\(8 downto 0) => \^y_raw_gyro[15]\(8 downto 0),
      z_motion(1) => ugyro_wrapper0_n_88,
      z_motion(0) => ugyro_wrapper0_n_89,
      z_motion_0(3) => ugyro_wrapper0_n_90,
      z_motion_0(2) => ugyro_wrapper0_n_91,
      z_motion_0(1) => ugyro_wrapper0_n_92,
      z_motion_0(0) => ugyro_wrapper0_n_93,
      z_motion_1(2) => ugyro_wrapper0_n_94,
      z_motion_1(1) => ugyro_wrapper0_n_95,
      z_motion_1(0) => ugyro_wrapper0_n_96,
      z_motion_2(3) => ugyro_wrapper0_n_97,
      z_motion_2(2) => ugyro_wrapper0_n_98,
      z_motion_2(1) => ugyro_wrapper0_n_99,
      z_motion_2(0) => ugyro_wrapper0_n_100,
      z_motion_3(3) => ugyro_wrapper0_n_101,
      z_motion_3(2) => ugyro_wrapper0_n_102,
      z_motion_3(1) => ugyro_wrapper0_n_103,
      z_motion_3(0) => ugyro_wrapper0_n_104,
      z_motion_4(2) => ugyro_wrapper0_n_105,
      z_motion_4(1) => ugyro_wrapper0_n_106,
      z_motion_4(0) => ugyro_wrapper0_n_107,
      z_motion_5(2) => ugyro_wrapper0_n_121,
      z_motion_5(1) => ugyro_wrapper0_n_122,
      z_motion_5(0) => ugyro_wrapper0_n_123,
      z_motion_6(0) => ugyro_wrapper0_n_124,
      \z_raw_gyro[12]\(3 downto 0) => \^z_raw_gyro[15]\(12 downto 9),
      \z_raw_gyro[15]\(2 downto 0) => \^z_raw_gyro[15]\(15 downto 13),
      \z_raw_gyro[8]\(8 downto 0) => \^z_raw_gyro[15]\(8 downto 0)
    );
ugyro_wrapper1: entity work.bluetooth_demo_sensor_fusion_axi_0_0_gyro_wrapper_0
     port map (
      A(15) => finger_angle_raw(15),
      A(14 downto 0) => axis_data(14 downto 0),
      D(0) => ugyro_wrapper1_n_0,
      JC(1 downto 0) => JC(1 downto 0),
      \JC[4]\(0) => \JC[4]\(0),
      \JC[5]\(1 downto 0) => \JC[5]\(1 downto 0),
      Q(1 downto 0) => \transfer_count_reg[0]\(1 downto 0),
      clk => clk,
      done_init_acl_latch => done_init_acl_latch,
      done_init_gyro0_latch => done_init_gyro0_latch,
      done_init_gyro1_latch => done_init_gyro1_latch,
      done_init_gyro1_latch_reg => ugyro_wrapper1_n_4,
      rst => rst,
      \slv_reg0_reg[0]\(1 downto 0) => \slv_reg0_reg[0]\(1 downto 0),
      start => start
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0_sensor_fusion_axi_v1_0 is
  port (
    x_raw_gyro : out STD_LOGIC_VECTOR ( 14 downto 0 );
    y_raw_gyro : out STD_LOGIC_VECTOR ( 14 downto 0 );
    z_raw_gyro : out STD_LOGIC_VECTOR ( 14 downto 0 );
    z_raw_acl : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    y : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \JA[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    \x_raw_gyro[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_raw_gyro[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \z_raw_gyro[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_intr_wready : out STD_LOGIC;
    s_axi_intr_awready : out STD_LOGIC;
    s_axi_intr_arready : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s_axi_intr_rdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_intr_rvalid : out STD_LOGIC;
    irq : out STD_LOGIC;
    roll : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pitch : out STD_LOGIC_VECTOR ( 15 downto 0 );
    yaw : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \JB[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \JC[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    x_motion : out STD_LOGIC;
    y_motion : out STD_LOGIC;
    z_motion : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s_axi_intr_bvalid : out STD_LOGIC;
    JA : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    JB : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    JC : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_intr_aresetn : in STD_LOGIC;
    \JA[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s_axi_intr_aclk : in STD_LOGIC;
    s_axi_intr_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_intr_awvalid : in STD_LOGIC;
    s_axi_intr_wvalid : in STD_LOGIC;
    s_axi_intr_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_intr_arvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    \JB[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \JC[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_rready : in STD_LOGIC;
    s_axi_intr_bready : in STD_LOGIC;
    s_axi_intr_rready : in STD_LOGIC;
    s_axi_intr_wdata : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bluetooth_demo_sensor_fusion_axi_0_0_sensor_fusion_axi_v1_0 : entity is "sensor_fusion_axi_v1_0";
end bluetooth_demo_sensor_fusion_axi_0_0_sensor_fusion_axi_v1_0;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0_sensor_fusion_axi_v1_0 is
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sensor_fusion_axi_v1_0_S00_AXI_inst_n_10 : STD_LOGIC;
  signal sensor_fusion_axi_v1_0_S00_AXI_inst_n_11 : STD_LOGIC;
  signal sensor_fusion_axi_v1_0_S00_AXI_inst_n_6 : STD_LOGIC;
  signal sensor_fusion_axi_v1_0_S00_AXI_inst_n_7 : STD_LOGIC;
  signal sensor_fusion_axi_v1_0_S00_AXI_inst_n_8 : STD_LOGIC;
  signal sensor_fusion_axi_v1_0_S00_AXI_inst_n_9 : STD_LOGIC;
  signal sensor_fusion_done : STD_LOGIC;
  signal sensor_fusion_inst_n_48 : STD_LOGIC;
  signal sensor_fusion_inst_n_49 : STD_LOGIC;
  signal sensor_fusion_inst_n_50 : STD_LOGIC;
  signal sensor_fusion_inst_n_51 : STD_LOGIC;
  signal start : STD_LOGIC;
begin
sensor_fusion_axi_v1_0_S00_AXI_inst: entity work.bluetooth_demo_sensor_fusion_axi_0_0_sensor_fusion_axi_v1_0_S00_AXI
     port map (
      D(1) => sensor_fusion_axi_v1_0_S00_AXI_inst_n_8,
      D(0) => sensor_fusion_axi_v1_0_S00_AXI_inst_n_9,
      \DATA_reg[7]\ => sensor_fusion_axi_v1_0_S00_AXI_inst_n_6,
      \DATA_reg[7]_0\(1) => sensor_fusion_axi_v1_0_S00_AXI_inst_n_10,
      \DATA_reg[7]_0\(0) => sensor_fusion_axi_v1_0_S00_AXI_inst_n_11,
      Q(1) => sensor_fusion_inst_n_48,
      Q(0) => sensor_fusion_inst_n_49,
      \STATE_reg[1]\(1) => sensor_fusion_inst_n_50,
      \STATE_reg[1]\(0) => sensor_fusion_inst_n_51,
      \axi_araddr_reg[4]_0\(15) => reg_data_out(31),
      \axi_araddr_reg[4]_0\(14 downto 0) => reg_data_out(14 downto 0),
      \axis_data_reg[31]\ => sensor_fusion_axi_v1_0_S00_AXI_inst_n_7,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(2 downto 0) => s00_axi_araddr(2 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(2 downto 0) => s00_axi_awaddr(2 downto 0),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(15 downto 0) => s00_axi_rdata(15 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(0) => s00_axi_wdata(0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(0) => s00_axi_wstrb(0),
      s00_axi_wvalid => s00_axi_wvalid,
      sel0(2 downto 0) => sel0(2 downto 0),
      start => start
    );
sensor_fusion_axi_v1_0_S_AXI_INTR_inst: entity work.bluetooth_demo_sensor_fusion_axi_0_0_sensor_fusion_axi_v1_0_S_AXI_INTR
     port map (
      irq => irq,
      s_axi_intr_aclk => s_axi_intr_aclk,
      s_axi_intr_araddr(2 downto 0) => s_axi_intr_araddr(2 downto 0),
      s_axi_intr_aresetn => s_axi_intr_aresetn,
      s_axi_intr_arready => s_axi_intr_arready,
      s_axi_intr_arvalid => s_axi_intr_arvalid,
      s_axi_intr_awaddr(2 downto 0) => s_axi_intr_awaddr(2 downto 0),
      s_axi_intr_awready => s_axi_intr_awready,
      s_axi_intr_awvalid => s_axi_intr_awvalid,
      s_axi_intr_bready => s_axi_intr_bready,
      s_axi_intr_bvalid => s_axi_intr_bvalid,
      s_axi_intr_rdata(0) => s_axi_intr_rdata(0),
      s_axi_intr_rready => s_axi_intr_rready,
      s_axi_intr_rvalid => s_axi_intr_rvalid,
      s_axi_intr_wdata(0) => s_axi_intr_wdata(0),
      s_axi_intr_wready => s_axi_intr_wready,
      s_axi_intr_wvalid => s_axi_intr_wvalid,
      sensor_fusion_done => sensor_fusion_done
    );
sensor_fusion_inst: entity work.bluetooth_demo_sensor_fusion_axi_0_0_sensor_fusion
     port map (
      A(15 downto 1) => x_raw_gyro(14 downto 0),
      A(0) => \x_raw_gyro[0]\(0),
      B(15 downto 0) => A(15 downto 0),
      D(1) => sensor_fusion_axi_v1_0_S00_AXI_inst_n_8,
      D(0) => sensor_fusion_axi_v1_0_S00_AXI_inst_n_9,
      JA(1 downto 0) => JA(1 downto 0),
      \JA[4]\(0) => \JA[4]\(0),
      \JA[5]\(1 downto 0) => \JA[5]\(1 downto 0),
      JB(1 downto 0) => JB(1 downto 0),
      \JB[4]\(0) => \JB[4]\(0),
      \JB[5]\(1 downto 0) => \JB[5]\(1 downto 0),
      JC(1 downto 0) => JC(1 downto 0),
      \JC[4]\(0) => \JC[4]\(0),
      \JC[5]\(1 downto 0) => \JC[5]\(1 downto 0),
      Q(1) => sensor_fusion_inst_n_48,
      Q(0) => sensor_fusion_inst_n_49,
      \axi_rdata_reg[31]\(15) => reg_data_out(31),
      \axi_rdata_reg[31]\(14 downto 0) => reg_data_out(14 downto 0),
      clk => clk,
      pitch(15 downto 0) => pitch(15 downto 0),
      roll(15 downto 0) => roll(15 downto 0),
      rst => rst,
      sel0(2 downto 0) => sel0(2 downto 0),
      sensor_fusion_done => sensor_fusion_done,
      \slv_reg0_reg[0]\(1) => sensor_fusion_axi_v1_0_S00_AXI_inst_n_10,
      \slv_reg0_reg[0]\(0) => sensor_fusion_axi_v1_0_S00_AXI_inst_n_11,
      \slv_reg0_reg[0]_rep\ => sensor_fusion_axi_v1_0_S00_AXI_inst_n_6,
      \slv_reg0_reg[0]_rep__0\ => sensor_fusion_axi_v1_0_S00_AXI_inst_n_7,
      start => start,
      \transfer_count_reg[0]\(1) => sensor_fusion_inst_n_50,
      \transfer_count_reg[0]\(0) => sensor_fusion_inst_n_51,
      x_motion => x_motion,
      y(15 downto 0) => y(15 downto 0),
      y_motion => y_motion,
      \y_raw_gyro[15]\(15 downto 1) => y_raw_gyro(14 downto 0),
      \y_raw_gyro[15]\(0) => \y_raw_gyro[0]\(0),
      yaw(15 downto 0) => yaw(15 downto 0),
      z_motion => z_motion,
      z_raw_acl(15 downto 0) => z_raw_acl(15 downto 0),
      \z_raw_gyro[15]\(15 downto 1) => z_raw_gyro(14 downto 0),
      \z_raw_gyro[15]\(0) => \z_raw_gyro[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bluetooth_demo_sensor_fusion_axi_0_0 is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    JA : inout STD_LOGIC_VECTOR ( 5 downto 1 );
    JB : inout STD_LOGIC_VECTOR ( 5 downto 1 );
    JC : inout STD_LOGIC_VECTOR ( 5 downto 1 );
    pitch : out STD_LOGIC_VECTOR ( 15 downto 0 );
    roll : out STD_LOGIC_VECTOR ( 15 downto 0 );
    yaw : out STD_LOGIC_VECTOR ( 15 downto 0 );
    x_raw_gyro : out STD_LOGIC_VECTOR ( 15 downto 0 );
    y_raw_gyro : out STD_LOGIC_VECTOR ( 15 downto 0 );
    z_raw_gyro : out STD_LOGIC_VECTOR ( 15 downto 0 );
    x_raw_acl : out STD_LOGIC_VECTOR ( 15 downto 0 );
    y_raw_acl : out STD_LOGIC_VECTOR ( 15 downto 0 );
    z_raw_acl : out STD_LOGIC_VECTOR ( 15 downto 0 );
    x_motion : out STD_LOGIC;
    y_motion : out STD_LOGIC;
    z_motion : out STD_LOGIC;
    s_axi_intr_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_intr_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_intr_awvalid : in STD_LOGIC;
    s_axi_intr_awready : out STD_LOGIC;
    s_axi_intr_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_intr_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_intr_wvalid : in STD_LOGIC;
    s_axi_intr_wready : out STD_LOGIC;
    s_axi_intr_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_intr_bvalid : out STD_LOGIC;
    s_axi_intr_bready : in STD_LOGIC;
    s_axi_intr_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_intr_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_intr_arvalid : in STD_LOGIC;
    s_axi_intr_arready : out STD_LOGIC;
    s_axi_intr_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_intr_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_intr_rvalid : out STD_LOGIC;
    s_axi_intr_rready : in STD_LOGIC;
    s_axi_intr_aclk : in STD_LOGIC;
    s_axi_intr_aresetn : in STD_LOGIC;
    irq : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bluetooth_demo_sensor_fusion_axi_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bluetooth_demo_sensor_fusion_axi_0_0 : entity is "bluetooth_demo_sensor_fusion_axi_0_0,sensor_fusion_axi_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bluetooth_demo_sensor_fusion_axi_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bluetooth_demo_sensor_fusion_axi_0_0 : entity is "sensor_fusion_axi_v1_0,Vivado 2018.1";
end bluetooth_demo_sensor_fusion_axi_0_0;

architecture STRUCTURE of bluetooth_demo_sensor_fusion_axi_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^s00_axi_rdata\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^s_axi_intr_rdata\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1";
  attribute X_INTERFACE_INFO of irq : signal is "xilinx.com:signal:interrupt:1.0 IRQ INTERRUPT";
  attribute X_INTERFACE_PARAMETER of irq : signal is "XIL_INTERFACENAME IRQ, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute X_INTERFACE_PARAMETER of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 7, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_intr_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_INTR_CLK CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_intr_aclk : signal is "XIL_INTERFACENAME S_AXI_INTR_CLK, ASSOCIATED_BUSIF S_AXI_INTR, ASSOCIATED_RESET s_axi_intr_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1";
  attribute X_INTERFACE_INFO of s_axi_intr_aresetn : signal is "xilinx.com:signal:reset:1.0 S_AXI_INTR_RST RST";
  attribute X_INTERFACE_PARAMETER of s_axi_intr_aresetn : signal is "XIL_INTERFACENAME S_AXI_INTR_RST, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s_axi_intr_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_INTR ARREADY";
  attribute X_INTERFACE_INFO of s_axi_intr_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_INTR ARVALID";
  attribute X_INTERFACE_INFO of s_axi_intr_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_INTR AWREADY";
  attribute X_INTERFACE_INFO of s_axi_intr_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_INTR AWVALID";
  attribute X_INTERFACE_INFO of s_axi_intr_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_INTR BREADY";
  attribute X_INTERFACE_INFO of s_axi_intr_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_INTR BVALID";
  attribute X_INTERFACE_INFO of s_axi_intr_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_INTR RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_intr_rready : signal is "XIL_INTERFACENAME S_AXI_INTR, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 5, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s_axi_intr_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_INTR RVALID";
  attribute X_INTERFACE_INFO of s_axi_intr_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_INTR WREADY";
  attribute X_INTERFACE_INFO of s_axi_intr_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_INTR WVALID";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_axi_intr_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_INTR ARADDR";
  attribute X_INTERFACE_INFO of s_axi_intr_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI_INTR ARPROT";
  attribute X_INTERFACE_INFO of s_axi_intr_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_INTR AWADDR";
  attribute X_INTERFACE_INFO of s_axi_intr_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI_INTR AWPROT";
  attribute X_INTERFACE_INFO of s_axi_intr_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_INTR BRESP";
  attribute X_INTERFACE_INFO of s_axi_intr_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_INTR RDATA";
  attribute X_INTERFACE_INFO of s_axi_intr_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_INTR RRESP";
  attribute X_INTERFACE_INFO of s_axi_intr_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_INTR WDATA";
  attribute X_INTERFACE_INFO of s_axi_intr_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI_INTR WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rdata(31) <= \^s00_axi_rdata\(30);
  s00_axi_rdata(30) <= \^s00_axi_rdata\(30);
  s00_axi_rdata(29) <= \^s00_axi_rdata\(30);
  s00_axi_rdata(28) <= \^s00_axi_rdata\(30);
  s00_axi_rdata(27) <= \^s00_axi_rdata\(30);
  s00_axi_rdata(26) <= \^s00_axi_rdata\(30);
  s00_axi_rdata(25) <= \^s00_axi_rdata\(30);
  s00_axi_rdata(24) <= \^s00_axi_rdata\(30);
  s00_axi_rdata(23) <= \^s00_axi_rdata\(30);
  s00_axi_rdata(22) <= \^s00_axi_rdata\(30);
  s00_axi_rdata(21) <= \^s00_axi_rdata\(30);
  s00_axi_rdata(20) <= \^s00_axi_rdata\(30);
  s00_axi_rdata(19) <= \^s00_axi_rdata\(30);
  s00_axi_rdata(18) <= \^s00_axi_rdata\(30);
  s00_axi_rdata(17) <= \^s00_axi_rdata\(30);
  s00_axi_rdata(16) <= \^s00_axi_rdata\(30);
  s00_axi_rdata(15) <= \^s00_axi_rdata\(30);
  s00_axi_rdata(14 downto 0) <= \^s00_axi_rdata\(14 downto 0);
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
  s_axi_intr_bresp(1) <= \<const0>\;
  s_axi_intr_bresp(0) <= \<const0>\;
  s_axi_intr_rdata(31) <= \<const0>\;
  s_axi_intr_rdata(30) <= \<const0>\;
  s_axi_intr_rdata(29) <= \<const0>\;
  s_axi_intr_rdata(28) <= \<const0>\;
  s_axi_intr_rdata(27) <= \<const0>\;
  s_axi_intr_rdata(26) <= \<const0>\;
  s_axi_intr_rdata(25) <= \<const0>\;
  s_axi_intr_rdata(24) <= \<const0>\;
  s_axi_intr_rdata(23) <= \<const0>\;
  s_axi_intr_rdata(22) <= \<const0>\;
  s_axi_intr_rdata(21) <= \<const0>\;
  s_axi_intr_rdata(20) <= \<const0>\;
  s_axi_intr_rdata(19) <= \<const0>\;
  s_axi_intr_rdata(18) <= \<const0>\;
  s_axi_intr_rdata(17) <= \<const0>\;
  s_axi_intr_rdata(16) <= \<const0>\;
  s_axi_intr_rdata(15) <= \<const0>\;
  s_axi_intr_rdata(14) <= \<const0>\;
  s_axi_intr_rdata(13) <= \<const0>\;
  s_axi_intr_rdata(12) <= \<const0>\;
  s_axi_intr_rdata(11) <= \<const0>\;
  s_axi_intr_rdata(10) <= \<const0>\;
  s_axi_intr_rdata(9) <= \<const0>\;
  s_axi_intr_rdata(8) <= \<const0>\;
  s_axi_intr_rdata(7) <= \<const0>\;
  s_axi_intr_rdata(6) <= \<const0>\;
  s_axi_intr_rdata(5) <= \<const0>\;
  s_axi_intr_rdata(4) <= \<const0>\;
  s_axi_intr_rdata(3) <= \<const0>\;
  s_axi_intr_rdata(2) <= \<const0>\;
  s_axi_intr_rdata(1) <= \<const0>\;
  s_axi_intr_rdata(0) <= \^s_axi_intr_rdata\(0);
  s_axi_intr_rresp(1) <= \<const0>\;
  s_axi_intr_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.bluetooth_demo_sensor_fusion_axi_0_0_sensor_fusion_axi_v1_0
     port map (
      A(15 downto 0) => x_raw_acl(15 downto 0),
      JA(1 downto 0) => JA(2 downto 1),
      \JA[4]\(0) => JA(4),
      \JA[5]\(1) => JA(5),
      \JA[5]\(0) => JA(3),
      JB(1 downto 0) => JB(2 downto 1),
      \JB[4]\(0) => JB(4),
      \JB[5]\(1) => JB(5),
      \JB[5]\(0) => JB(3),
      JC(1 downto 0) => JC(2 downto 1),
      \JC[4]\(0) => JC(4),
      \JC[5]\(1) => JC(5),
      \JC[5]\(0) => JC(3),
      clk => clk,
      irq => irq,
      pitch(15 downto 0) => pitch(15 downto 0),
      roll(15 downto 0) => roll(15 downto 0),
      rst => rst,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(2 downto 0) => s00_axi_araddr(4 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(2 downto 0) => s00_axi_awaddr(4 downto 2),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(15) => \^s00_axi_rdata\(30),
      s00_axi_rdata(14 downto 0) => \^s00_axi_rdata\(14 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(0) => s00_axi_wdata(0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(0) => s00_axi_wstrb(0),
      s00_axi_wvalid => s00_axi_wvalid,
      s_axi_intr_aclk => s_axi_intr_aclk,
      s_axi_intr_araddr(2 downto 0) => s_axi_intr_araddr(4 downto 2),
      s_axi_intr_aresetn => s_axi_intr_aresetn,
      s_axi_intr_arready => s_axi_intr_arready,
      s_axi_intr_arvalid => s_axi_intr_arvalid,
      s_axi_intr_awaddr(2 downto 0) => s_axi_intr_awaddr(4 downto 2),
      s_axi_intr_awready => s_axi_intr_awready,
      s_axi_intr_awvalid => s_axi_intr_awvalid,
      s_axi_intr_bready => s_axi_intr_bready,
      s_axi_intr_bvalid => s_axi_intr_bvalid,
      s_axi_intr_rdata(0) => \^s_axi_intr_rdata\(0),
      s_axi_intr_rready => s_axi_intr_rready,
      s_axi_intr_rvalid => s_axi_intr_rvalid,
      s_axi_intr_wdata(0) => s_axi_intr_wdata(0),
      s_axi_intr_wready => s_axi_intr_wready,
      s_axi_intr_wvalid => s_axi_intr_wvalid,
      x_motion => x_motion,
      x_raw_gyro(14 downto 0) => x_raw_gyro(15 downto 1),
      \x_raw_gyro[0]\(0) => x_raw_gyro(0),
      y(15 downto 0) => y_raw_acl(15 downto 0),
      y_motion => y_motion,
      y_raw_gyro(14 downto 0) => y_raw_gyro(15 downto 1),
      \y_raw_gyro[0]\(0) => y_raw_gyro(0),
      yaw(15 downto 0) => yaw(15 downto 0),
      z_motion => z_motion,
      z_raw_acl(15 downto 0) => z_raw_acl(15 downto 0),
      z_raw_gyro(14 downto 0) => z_raw_gyro(15 downto 1),
      \z_raw_gyro[0]\(0) => z_raw_gyro(0)
    );
end STRUCTURE;
