#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Apr  3 12:57:21 2024
# Process ID: 181508
# Current directory: C:/Users/C27Brandon.Sweitzer/code/ece281-ice5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent182652 C:\Users\C27Brandon.Sweitzer\code\ece281-ice5\elevatorController.xpr
# Log file: C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/vivado.log
# Journal file: C:/Users/C27Brandon.Sweitzer/code/ece281-ice5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.xpr
INFO: [Project 1-313] Project file moved from './ece281-ice5' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.ip_user_files', nor could it be found using path 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/ece281-ice5/elevatorController.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 742.383 ; gain = 64.402
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: elevator_controller_fsm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 857.266 ; gain = 70.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:110]
ERROR: [Synth 8-27] else clause after check for clock not supported [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:126]
WARNING: [Synth 8-614] signal 'i_reset' is read in the process but is not in the sensitivity list [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:120]
ERROR: [Synth 8-285] failed synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 913.332 ; gain = 126.555
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: elevator_controller_fsm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 913.332 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:110]
ERROR: [Synth 8-27] else clause after check for clock not supported [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:126]
WARNING: [Synth 8-614] signal 'i_reset' is read in the process but is not in the sensitivity list [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:120]
ERROR: [Synth 8-285] failed synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 951.520 ; gain = 38.188
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: elevator_controller_fsm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 951.520 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:110]
ERROR: [Synth 8-27] else clause after check for clock not supported [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:126]
WARNING: [Synth 8-614] signal 'i_reset' is read in the process but is not in the sensitivity list [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:120]
ERROR: [Synth 8-285] failed synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 958.719 ; gain = 7.199
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: elevator_controller_fsm
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 958.719 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'elevator_controller_fsm' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 964.398 ; gain = 5.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 964.398 ; gain = 5.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 964.398 ; gain = 5.680
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1294.391 ; gain = 335.672
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1294.391 ; gain = 335.672
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'elevator_controller_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj elevator_controller_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity elevator_controller_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity elevator_controller_fsm_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4995fe7b4acb4ebb9658858171a9e64a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot elevator_controller_fsm_tb_behav xil_defaultlib.elevator_controller_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.elevator_controller_fsm [elevator_controller_fsm_default]
Compiling architecture test_bench of entity xil_defaultlib.elevator_controller_fsm_tb
Built simulation snapshot elevator_controller_fsm_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim/xsim.dir/elevator_controller_fsm_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr  5 20:47:32 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1325.738 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "elevator_controller_fsm_tb_behav -key {Behavioral:sim_1:Functional:elevator_controller_fsm_tb} -tclbatch {elevator_controller_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source elevator_controller_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Failure: bad up from floor2
Time: 100 ns  Iteration: 0  Process: /elevator_controller_fsm_tb/test_process  File: C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm_tb.vhd
$finish called at time : 100 ns : File "C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm_tb.vhd" Line 113
INFO: [USF-XSim-96] XSim completed. Design snapshot 'elevator_controller_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1341.820 ; gain = 16.082
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/elevator_controller_fsm_tb/uut_inst/f_Q}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/elevator_controller_fsm_tb/uut_inst/f_Q_next}} 
run 150 ns
Failure: didn't top out at 4
Time: 140 ns  Iteration: 0  Process: /elevator_controller_fsm_tb/test_process  File: C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm_tb.vhd
$finish called at time : 140 ns : File "C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm_tb.vhd" Line 118
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'elevator_controller_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj elevator_controller_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity elevator_controller_fsm_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4995fe7b4acb4ebb9658858171a9e64a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot elevator_controller_fsm_tb_behav xil_defaultlib.elevator_controller_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.elevator_controller_fsm [elevator_controller_fsm_default]
Compiling architecture test_bench of entity xil_defaultlib.elevator_controller_fsm_tb
Built simulation snapshot elevator_controller_fsm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "elevator_controller_fsm_tb_behav -key {Behavioral:sim_1:Functional:elevator_controller_fsm_tb} -tclbatch {elevator_controller_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source elevator_controller_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Failure: bad up from floor2
Time: 100 ns  Iteration: 0  Process: /elevator_controller_fsm_tb/test_process  File: C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm_tb.vhd
$finish called at time : 100 ns : File "C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm_tb.vhd" Line 113
INFO: [USF-XSim-96] XSim completed. Design snapshot 'elevator_controller_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1384.750 ; gain = 0.836
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/elevator_controller_fsm_tb/uut_inst/f_Q}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/elevator_controller_fsm_tb/uut_inst/f_Q_next}} 
run 150 ns
Failure: should stay up top
Time: 180 ns  Iteration: 0  Process: /elevator_controller_fsm_tb/test_process  File: C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm_tb.vhd
$finish called at time : 180 ns : File "C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm_tb.vhd" Line 120
The simulator has terminated in an unexpected manner with exit code -1073741510.  Please review the simulation log (xsim.log) for details.
