PPA Report for IVMU_MaskedPriority_Pipelined.v (Module: IVMU_MaskedPriority_Pipelined)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 5
IO Count: 13
Cell Count: 43

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 794.28 MHz
Reg-to-Reg Critical Path Delay: 1.037 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
