Read Me
=============
* run_tplus.py
export cases and generate command lines

* get_port_clocks.pt
launch current cases and get port clocks

* design_ports.py
set 1MHz for constraint file and try to get real period

