Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Aug 14 18:35:24 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.392        0.000                      0                 2949        0.045        0.000                      0                 2949        3.225        0.000                       0                  1041  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.392        0.000                      0                 2949        0.045        0.000                      0                 2949        3.225        0.000                       0                  1041  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.392ns  (required time - arrival time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST/A[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.635ns (19.313%)  route 2.653ns (80.687%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.036     0.036    cond_stored2/clk
    SLICE_X22Y98         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y98         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  cond_stored2/out_reg[0]/Q
                         net (fo=4, routed)           0.192     0.327    fsm3/cond_stored2_out
    SLICE_X22Y96         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     0.506 r  fsm3/C_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=18, routed)          0.442     0.948    fsm3/out_reg[0]_0
    SLICE_X24Y100        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.098 f  fsm3/C_int0_0_addr0[3]_INST_0_i_6/O
                         net (fo=64, routed)          0.636     1.734    fsm1/out_reg[3]_3
    SLICE_X22Y95         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     1.772 f  fsm1/out_tmp_reg_i_34__2/O
                         net (fo=67, routed)          0.430     2.202    mult_pipe6/done_buf_reg[0]_0
    SLICE_X19Y93         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.169     2.371 r  mult_pipe6/out_tmp_reg_i_30__2/O
                         net (fo=2, routed)           0.953     3.324    mult_pipe6/out_tmp_reg/A[3]
    DSP48E2_X0Y38        DSP_A_B_DATA                                 r  mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1152, unset)         0.044     7.044    mult_pipe6/out_tmp_reg/CLK
    DSP48E2_X0Y38        DSP_A_B_DATA                                 r  mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y38        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[3])
                                                     -0.293     6.716    mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.716    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  3.392    

Slack (MET) :             3.478ns  (required time - arrival time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.671ns (20.995%)  route 2.525ns (79.005%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.036     0.036    cond_stored2/clk
    SLICE_X22Y98         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y98         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  cond_stored2/out_reg[0]/Q
                         net (fo=4, routed)           0.192     0.327    fsm3/cond_stored2_out
    SLICE_X22Y96         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     0.506 r  fsm3/C_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=18, routed)          0.442     0.948    fsm3/out_reg[0]_0
    SLICE_X24Y100        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.098 f  fsm3/C_int0_0_addr0[3]_INST_0_i_6/O
                         net (fo=64, routed)          0.636     1.734    fsm1/out_reg[3]_3
    SLICE_X22Y95         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     1.772 f  fsm1/out_tmp_reg_i_34__2/O
                         net (fo=67, routed)          0.635     2.407    mult_pipe6/done_buf_reg[0]_0
    SLICE_X19Y97         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.205     2.612 r  mult_pipe6/out_tmp_reg_i_22__2/O
                         net (fo=2, routed)           0.620     3.232    mult_pipe6/out_tmp_reg/A[11]
    DSP48E2_X0Y38        DSP_A_B_DATA                                 r  mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1152, unset)         0.044     7.044    mult_pipe6/out_tmp_reg/CLK
    DSP48E2_X0Y38        DSP_A_B_DATA                                 r  mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y38        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.299     6.710    mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -3.232    
  -------------------------------------------------------------------
                         slack                                  3.478    

Slack (MET) :             3.496ns  (required time - arrival time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe6/out_tmp_reg/DSP_OUTPUT_INST/RSTP
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.532ns (16.264%)  route 2.739ns (83.736%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.036     0.036    cond_stored2/clk
    SLICE_X22Y98         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y98         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  cond_stored2/out_reg[0]/Q
                         net (fo=4, routed)           0.192     0.327    fsm3/cond_stored2_out
    SLICE_X22Y96         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     0.506 f  fsm3/C_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=18, routed)          0.442     0.948    fsm3/out_reg[0]_0
    SLICE_X24Y100        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.098 r  fsm3/C_int0_0_addr0[3]_INST_0_i_6/O
                         net (fo=64, routed)          0.636     1.734    fsm1/out_reg[3]_3
    SLICE_X22Y95         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     1.772 r  fsm1/out_tmp_reg_i_34__2/O
                         net (fo=67, routed)          0.483     2.255    fsm1/out_reg[1]_0
    SLICE_X19Y92         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     2.321 r  fsm1/out_tmp_reg_i_1/O
                         net (fo=53, routed)          0.986     3.307    mult_pipe6/out_tmp_reg/RSTP
    DSP48E2_X0Y38        DSP_OUTPUT                                   r  mult_pipe6/out_tmp_reg/DSP_OUTPUT_INST/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1152, unset)         0.044     7.044    mult_pipe6/out_tmp_reg/CLK
    DSP48E2_X0Y38        DSP_OUTPUT                                   r  mult_pipe6/out_tmp_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y38        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_RSTP)
                                                     -0.206     6.803    mult_pipe6/out_tmp_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.803    
                         arrival time                          -3.307    
  -------------------------------------------------------------------
                         slack                                  3.496    

Slack (MET) :             3.507ns  (required time - arrival time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST/A[16]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.608ns (19.156%)  route 2.566ns (80.844%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.036     0.036    cond_stored2/clk
    SLICE_X22Y98         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y98         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  cond_stored2/out_reg[0]/Q
                         net (fo=4, routed)           0.192     0.327    fsm3/cond_stored2_out
    SLICE_X22Y96         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     0.506 r  fsm3/C_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=18, routed)          0.442     0.948    fsm3/out_reg[0]_0
    SLICE_X24Y100        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.098 f  fsm3/C_int0_0_addr0[3]_INST_0_i_6/O
                         net (fo=64, routed)          0.636     1.734    fsm1/out_reg[3]_3
    SLICE_X22Y95         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     1.772 f  fsm1/out_tmp_reg_i_34__2/O
                         net (fo=67, routed)          0.441     2.213    mult_pipe6/done_buf_reg[0]_0
    SLICE_X18Y96         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.142     2.355 r  mult_pipe6/out_tmp_reg_i_17__2/O
                         net (fo=2, routed)           0.855     3.210    mult_pipe6/out_tmp_reg/A[16]
    DSP48E2_X0Y38        DSP_A_B_DATA                                 r  mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1152, unset)         0.044     7.044    mult_pipe6/out_tmp_reg/CLK
    DSP48E2_X0Y38        DSP_A_B_DATA                                 r  mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y38        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[16])
                                                     -0.292     6.717    mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.717    
                         arrival time                          -3.210    
  -------------------------------------------------------------------
                         slack                                  3.507    

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST/B[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.644ns (20.575%)  route 2.486ns (79.425%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.036     0.036    cond_stored2/clk
    SLICE_X22Y98         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y98         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  cond_stored2/out_reg[0]/Q
                         net (fo=4, routed)           0.192     0.327    fsm3/cond_stored2_out
    SLICE_X22Y96         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     0.506 r  fsm3/C_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=18, routed)          0.442     0.948    fsm3/out_reg[0]_0
    SLICE_X24Y100        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.098 f  fsm3/C_int0_0_addr0[3]_INST_0_i_6/O
                         net (fo=64, routed)          0.636     1.734    fsm1/out_reg[3]_3
    SLICE_X22Y95         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     1.772 f  fsm1/out_tmp_reg_i_34__2/O
                         net (fo=67, routed)          0.635     2.407    mult_pipe6/done_buf_reg[0]_0
    SLICE_X19Y97         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     2.585 r  mult_pipe6/out_tmp_reg_i_13__2/O
                         net (fo=1, routed)           0.581     3.166    mult_pipe6/out_tmp_reg/B[3]
    DSP48E2_X0Y38        DSP_A_B_DATA                                 r  mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1152, unset)         0.044     7.044    mult_pipe6/out_tmp_reg/CLK
    DSP48E2_X0Y38        DSP_A_B_DATA                                 r  mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y38        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[3])
                                                     -0.314     6.695    mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.695    
                         arrival time                          -3.166    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST/A[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.566ns (18.095%)  route 2.562ns (81.905%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.036     0.036    cond_stored2/clk
    SLICE_X22Y98         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y98         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  cond_stored2/out_reg[0]/Q
                         net (fo=4, routed)           0.192     0.327    fsm3/cond_stored2_out
    SLICE_X22Y96         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     0.506 r  fsm3/C_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=18, routed)          0.442     0.948    fsm3/out_reg[0]_0
    SLICE_X24Y100        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.098 f  fsm3/C_int0_0_addr0[3]_INST_0_i_6/O
                         net (fo=64, routed)          0.636     1.734    fsm1/out_reg[3]_3
    SLICE_X22Y95         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     1.772 f  fsm1/out_tmp_reg_i_34__2/O
                         net (fo=67, routed)          0.480     2.252    mult_pipe6/done_buf_reg[0]_0
    SLICE_X19Y92         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.352 r  mult_pipe6/out_tmp_reg_i_20__2/O
                         net (fo=2, routed)           0.812     3.164    mult_pipe6/out_tmp_reg/A[13]
    DSP48E2_X0Y38        DSP_A_B_DATA                                 r  mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1152, unset)         0.044     7.044    mult_pipe6/out_tmp_reg/CLK
    DSP48E2_X0Y38        DSP_A_B_DATA                                 r  mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y38        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[13])
                                                     -0.310     6.699    mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -3.164    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.559ns  (required time - arrival time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST/A[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.630ns (20.270%)  route 2.478ns (79.730%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.036     0.036    cond_stored2/clk
    SLICE_X22Y98         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y98         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  cond_stored2/out_reg[0]/Q
                         net (fo=4, routed)           0.192     0.327    fsm3/cond_stored2_out
    SLICE_X22Y96         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     0.506 r  fsm3/C_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=18, routed)          0.442     0.948    fsm3/out_reg[0]_0
    SLICE_X24Y100        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.098 f  fsm3/C_int0_0_addr0[3]_INST_0_i_6/O
                         net (fo=64, routed)          0.636     1.734    fsm1/out_reg[3]_3
    SLICE_X22Y95         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     1.772 f  fsm1/out_tmp_reg_i_34__2/O
                         net (fo=67, routed)          0.607     2.379    mult_pipe6/done_buf_reg[0]_0
    SLICE_X18Y94         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     2.543 r  mult_pipe6/out_tmp_reg_i_29__2/O
                         net (fo=2, routed)           0.601     3.144    mult_pipe6/out_tmp_reg/A[4]
    DSP48E2_X0Y38        DSP_A_B_DATA                                 r  mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1152, unset)         0.044     7.044    mult_pipe6/out_tmp_reg/CLK
    DSP48E2_X0Y38        DSP_A_B_DATA                                 r  mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y38        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[4])
                                                     -0.306     6.703    mult_pipe6/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                  3.559    

Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/B[1]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.715ns (23.050%)  route 2.387ns (76.950%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.036     0.036    cond_stored2/clk
    SLICE_X22Y98         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y98         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  cond_stored2/out_reg[0]/Q
                         net (fo=4, routed)           0.192     0.327    fsm3/cond_stored2_out
    SLICE_X22Y96         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     0.506 r  fsm3/C_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=18, routed)          0.442     0.948    fsm3/out_reg[0]_0
    SLICE_X24Y100        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.098 f  fsm3/C_int0_0_addr0[3]_INST_0_i_6/O
                         net (fo=64, routed)          0.269     1.367    fsm0/out_reg[3]_1
    SLICE_X24Y101        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     1.480 f  fsm0/out_tmp_reg_i_34/O
                         net (fo=67, routed)          0.974     2.454    mult_pipe1/done_buf_reg[0]_0
    SLICE_X36Y101        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     2.628 r  mult_pipe1/out_tmp_reg_i_15/O
                         net (fo=1, routed)           0.510     3.138    mult_pipe1/out_tmp_reg/B[1]
    DSP48E2_X3Y40        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1152, unset)         0.044     7.044    mult_pipe1/out_tmp_reg/CLK
    DSP48E2_X3Y40        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[1])
                                                     -0.304     6.705    mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -3.138    
  -------------------------------------------------------------------
                         slack                                  3.567    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/A[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.772ns (25.032%)  route 2.312ns (74.968%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.036     0.036    cond_stored2/clk
    SLICE_X22Y98         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y98         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  cond_stored2/out_reg[0]/Q
                         net (fo=4, routed)           0.192     0.327    fsm3/cond_stored2_out
    SLICE_X22Y96         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     0.506 r  fsm3/C_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=18, routed)          0.442     0.948    fsm3/out_reg[0]_0
    SLICE_X24Y100        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.098 f  fsm3/C_int0_0_addr0[3]_INST_0_i_6/O
                         net (fo=64, routed)          0.351     1.449    fsm1/out_reg[3]_3
    SLICE_X24Y93         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     1.600 f  fsm1/out_tmp_reg_i_34__5/O
                         net (fo=67, routed)          0.880     2.480    mult_pipe3/done_buf_reg[0]_0
    SLICE_X27Y87         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.673 r  mult_pipe3/out_tmp0_i_7__5/O
                         net (fo=1, routed)           0.447     3.120    mult_pipe3/out_tmp0/A[10]
    DSP48E2_X2Y35        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1152, unset)         0.044     7.044    mult_pipe3/out_tmp0/CLK
    DSP48E2_X2Y35        DSP_A_B_DATA                                 r  mult_pipe3/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y35        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[10])
                                                     -0.310     6.699    mult_pipe3/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                  3.579    

Slack (MET) :             3.582ns  (required time - arrival time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/B[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.734ns (23.777%)  route 2.353ns (76.223%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.036     0.036    cond_stored2/clk
    SLICE_X22Y98         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y98         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  cond_stored2/out_reg[0]/Q
                         net (fo=4, routed)           0.192     0.327    fsm3/cond_stored2_out
    SLICE_X22Y96         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     0.506 r  fsm3/C_int0_0_write_data[31]_INST_0_i_6/O
                         net (fo=18, routed)          0.442     0.948    fsm3/out_reg[0]_0
    SLICE_X24Y100        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.098 f  fsm3/C_int0_0_addr0[3]_INST_0_i_6/O
                         net (fo=64, routed)          0.269     1.367    fsm0/out_reg[3]_1
    SLICE_X24Y101        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     1.480 f  fsm0/out_tmp_reg_i_34/O
                         net (fo=67, routed)          0.974     2.454    mult_pipe1/done_buf_reg[0]_0
    SLICE_X36Y101        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.647 r  mult_pipe1/out_tmp_reg_i_8/O
                         net (fo=1, routed)           0.476     3.123    mult_pipe1/out_tmp_reg/B[8]
    DSP48E2_X3Y40        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1152, unset)         0.044     7.044    mult_pipe1/out_tmp_reg/CLK
    DSP48E2_X3Y40        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[8])
                                                     -0.304     6.705    mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -3.123    
  -------------------------------------------------------------------
                         slack                                  3.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 k_0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.059ns (60.204%)  route 0.039ns (39.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.013     0.013    k_0/clk
    SLICE_X23Y97         FDRE                                         r  k_0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y97         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  k_0/out_reg[2]/Q
                         net (fo=7, routed)           0.033     0.085    k_0/Q[2]
    SLICE_X23Y97         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.105 r  k_0/out[3]_i_2__0/O
                         net (fo=1, routed)           0.006     0.111    k_0/k_0_in[3]
    SLICE_X23Y97         FDRE                                         r  k_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.019     0.019    k_0/clk
    SLICE_X23Y97         FDRE                                         r  k_0/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y97         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    k_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.012     0.012    mult_pipe1/clk
    SLICE_X26Y101        FDRE                                         r  mult_pipe1/out_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe1/out_tmp_reg[11]/Q
                         net (fo=1, routed)           0.060     0.111    mult_pipe1/p_1_in[11]
    SLICE_X26Y100        FDRE                                         r  mult_pipe1/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X26Y100        FDRE                                         r  mult_pipe1/out_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y100        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe1/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X28Y106        FDRE                                         r  mult_pipe0/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe0/out_reg[25]/Q
                         net (fo=1, routed)           0.061     0.112    bin_read0_0/out[25]
    SLICE_X28Y104        FDRE                                         r  bin_read0_0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X28Y104        FDRE                                         r  bin_read0_0/out_reg[25]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y104        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe4/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X19Y86         FDRE                                         r  mult_pipe4/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y86         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe4/out_reg[31]/Q
                         net (fo=1, routed)           0.060     0.112    bin_read4_0/Q[31]
    SLICE_X18Y86         FDRE                                         r  bin_read4_0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.019     0.019    bin_read4_0/clk
    SLICE_X18Y86         FDRE                                         r  bin_read4_0/out_reg[31]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y86         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read4_0/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.012     0.012    cond_computed0/clk
    SLICE_X22Y100        FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed0/out_reg[0]/Q
                         net (fo=14, routed)          0.029     0.080    fsm3/cond_computed0_out
    SLICE_X22Y100        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.094 r  fsm3/out[0]_i_1__8/O
                         net (fo=1, routed)           0.016     0.110    cond_computed0/out_reg[0]_1
    SLICE_X22Y100        FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.018     0.018    cond_computed0/clk
    SLICE_X22Y100        FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y100        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.037ns (37.000%)  route 0.063ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X24Y87         FDRE                                         r  mult_pipe3/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y87         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe3/out_reg[6]/Q
                         net (fo=1, routed)           0.063     0.113    bin_read3_0/Q[6]
    SLICE_X24Y88         FDRE                                         r  bin_read3_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.019     0.019    bin_read3_0/clk
    SLICE_X24Y88         FDRE                                         r  bin_read3_0/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y88         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read3_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe4/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.037ns (37.000%)  route 0.063ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X19Y86         FDRE                                         r  mult_pipe4/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y86         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe4/out_reg[29]/Q
                         net (fo=1, routed)           0.063     0.113    bin_read4_0/Q[29]
    SLICE_X18Y86         FDRE                                         r  bin_read4_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.019     0.019    bin_read4_0/clk
    SLICE_X18Y86         FDRE                                         r  bin_read4_0/out_reg[29]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y86         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read4_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe4/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X19Y85         FDRE                                         r  mult_pipe4/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y85         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe4/out_reg[23]/Q
                         net (fo=1, routed)           0.062     0.114    bin_read4_0/Q[23]
    SLICE_X18Y85         FDRE                                         r  bin_read4_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.019     0.019    bin_read4_0/clk
    SLICE_X18Y85         FDRE                                         r  bin_read4_0/out_reg[23]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y85         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read4_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read5_0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.013     0.013    mult_pipe5/clk
    SLICE_X22Y90         FDRE                                         r  mult_pipe5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y90         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe5/out_reg[2]/Q
                         net (fo=1, routed)           0.061     0.113    bin_read5_0/Q[2]
    SLICE_X23Y90         FDRE                                         r  bin_read5_0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.019     0.019    bin_read5_0/clk
    SLICE_X23Y90         FDRE                                         r  bin_read5_0/out_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y90         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    bin_read5_0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mult_pipe4/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.255%)  route 0.064ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X19Y85         FDRE                                         r  mult_pipe4/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y85         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe4/out_reg[16]/Q
                         net (fo=1, routed)           0.064     0.115    bin_read4_0/Q[16]
    SLICE_X19Y84         FDRE                                         r  bin_read4_0/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1152, unset)         0.019     0.019    bin_read4_0/clk
    SLICE_X19Y84         FDRE                                         r  bin_read4_0/out_reg[16]/C
                         clock pessimism              0.000     0.019    
    SLICE_X19Y84         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read4_0/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y44  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y41  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y42  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y36  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y34  mult_pipe4/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y37  mult_pipe5/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y39  mult_pipe6/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y40  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y40  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y34  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y101  A_int_read0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y100  A_int_read0_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y99   A_int_read0_0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y102  A_int_read0_0/out_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y102  A_int_read0_0/out_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y100  A_int_read0_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y99   A_int_read0_0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y102  A_int_read0_0/out_reg[14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y102  A_int_read0_0/out_reg[14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y99   A_int_read0_0/out_reg[15]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y101  A_int_read0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y101  A_int_read0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y100  A_int_read0_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y100  A_int_read0_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y99   A_int_read0_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y99   A_int_read0_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y102  A_int_read0_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y102  A_int_read0_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y100  A_int_read0_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y100  A_int_read0_0/out_reg[12]/C



