# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do super_hash_processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Michael/Documents/ECE_111/Assignment6 {C:/Users/Michael/Documents/ECE_111/Assignment6/super_hash_processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:48 on Jun 01,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Michael/Documents/ECE_111/Assignment6" C:/Users/Michael/Documents/ECE_111/Assignment6/super_hash_processor.sv 
# -- Compiling module super_hash_processor
# 
# Top level modules:
# 	super_hash_processor
# End time: 11:10:48 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
