( ( nil
  version "2.1"
  mapType "incremental"
  blockName "test_shift_reg"
  repList "spectre cmos_sch cmos.sch schematic veriloga"
  stopList "spectre"
  globalList "gnd!"
  hierDelim "."
  netlistDir "/home/ckb4640/CE_392/simulation/test_shift_reg/spectre/schematic/netlist"
 )
( net
( "gnd!" "0" )
 )
( model
( "sobel_operator/NAND2/schematic" "NAND2" )
( "sobel_operator/8bit_reg/schematic" "sobel_operator_8bit_reg_schematic" )
( "sobel_operator/inverter/schematic" "inverter" )
( "sobel_operator/clock/schematic" "clock" )
( "sobel_operator/sample_data_input/schematic" "sample_data_input" )
( "sobel_operator/DFF_sync/schematic" "DFF_sync" )
( "sobel_operator/test_shift_reg/schematic" "test_shift_reg" )
( "sobel_operator/shift_reg/schematic" "shift_reg" )
 )
( "sobel_operator_8bit_reg_schematic" "ihnl/cds3/map" )
( "clock" "ihnl/cds6/map" )
( "inverter" "ihnl/cds1/map" )
( "sample_data_input" "ihnl/cds5/map" )
( "NAND2" "ihnl/cds0/map" )
( "shift_reg" "ihnl/cds4/map" )
( "DFF_sync" "ihnl/cds2/map" )
( "test_shift_reg" "ihnl/cds7/map" )
 )
