# RISCV-MYTH
## Course Contents

| Day    | Topic                                    | Subtopic                                           | link                                     |
|--------|------------------------------            |----------------------------------------------------|------------------------------------------|
| DAY 1     | RISC-V ISA & GNU compiler toolchain      | RISC-V Basic Keywords                 |[RISC-V Basic Keywords](https://github.com/Ananya-KM/RISCV-MYTH/blob/main/basic_keywords.md)               |
|           |              | RISC-V software toolchain        | [RISC-V software](https://github.com/Ananya-KM/RISCV-MYTH/blob/main/riscv_software.md)         |
|       |                   |  Integer number Representation              | [Integer representation](https://github.com/Ananya-KM/RISCV-MYTH/blob/main/integer_representation.md)      |
| Day 2     |ABI and Basic Verification Flow              |        ABI Basics                  |[ABI Basics](https://github.com/Ananya-KM/RISCV-MYTH/blob/main/ABI_basics.md)         |
|      |          | ABI Labs             |[ABI Labs]( https://github.com/Ananya-KM/RISCV-MYTH/blob/main/ABI_labs.md)       |
| Day 3     | Digital Logic with TL-Verilog in MakerChip IDE                   | Logic gates               | [logic Gates]( https://github.com/Ananya-KM/RISCV-MYTH/blob/main/logic_gates.md)      |
|       |                | Makerchip Platform | [MakerChip Platform](https://github.com/Ananya-KM/RISCV-MYTH/blob/main/makerchip_platform.md)          |
|      |             | Cominational Logic                                 | [Combinational Circuits](https://github.com/Ananya-KM/RISCV-MYTH/blob/main/combinational_circuits.md)                     |
|      |           | Sequential Logic                              | [Sequential Circuits](https://github.com/Ananya-KM/RISCV-MYTH/blob/main/sequentil_circuits.md)       |
|      |        | Pipelined Logic                 | [Pipelined Logic](https://github.com/Ananya-KM/RISCV-MYTH/blob/main/pipelining.md)         |
|     |         |Validity       | [Validity](https://github.com/Ananya-KM/RISCV-MYTH/blob/main/validity.md)               |
| Day 4    | Coding a RISC-V CPU subset                    | Simple RISC-V Microarchitecture                              | [RISC-V Microarchitecture](https://github.com/Ananya-KM/RISCV-MYTH/blob/main/riscv_micro.md)       |
|     |                | Fetch and Decode                                  |[Fetch and Decode](https://github.com/Ananya-KM/RISCV-MYTH/blob/main/fetch_and_decode.md)              |
|     |      | RISC-V Control Logic                               |[Control Logic](https://github.com/Ananya-KM/RISCV-MYTH/blob/main/control_logic.md)           |
| Day 5     | Pipelining and completing your CPU               |Understanding CPU Pipelining                 | [CPU Pipeline](https://github.com/Ananya-KM/RISCV-MYTH/blob/main/cpu_pipeline.md)    |
|      |                   | Solutions to Pipeline Hazards                   |[Pipeline Hazards](https://github.com/Ananya-KM/RISCV-MYTH/blob/main/pipeline_hazards.md)    |
  |      |                  | Completing RISC-V Design                         | [Final Outcome](https://github.com/Ananya-KM/RISCV-MYTH/blob/main/riscv_final.md)           |
