 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 50
Design : SyncSequentialMultiplier
Version: U-2022.12-SP7
Date   : Sun Dec 24 12:11:27 2023
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: registerIn1/out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_31_/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg_31_/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_2)                   0.00       0.08 r
  seqM/a[31] (SequentialMultiplier)                       0.00       0.08 r
  seqM/U1697/Z (XOR2_X1)                                  0.03       0.11 f
  seqM/result[63] (SequentialMultiplier)                  0.00       0.11 f
  registerOut/in[63] (Register64bit)                      0.00       0.11 f
  registerOut/U74/ZN (AND2_X1)                            0.03       0.14 f
  registerOut/out_reg_63_/D (DFF_X1)                      0.01       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_63_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 f
  registerIn2/out[0] (Register32bit_3)                    0.00       0.08 f
  seqM/b[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1505/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1371/Z (BUF_X1)                                   0.06       0.16 r
  seqM/U1313/ZN (NOR2_X1)                                 0.03       0.19 f
  seqM/add_29_root_add_0_root_add_15_I31/A[0] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.19 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[0] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.19 f
  seqM/add_6_root_add_0_root_add_15_I31/A[0] (SequentialMultiplier_DW01_add_10)
                                                          0.00       0.19 f
  seqM/add_6_root_add_0_root_add_15_I31/SUM[0] (SequentialMultiplier_DW01_add_10)
                                                          0.00       0.19 f
  seqM/add_1_root_add_0_root_add_15_I31/B[0] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.19 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[0] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.19 f
  seqM/add_0_root_add_0_root_add_15_I31/B[0] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.19 f
  seqM/add_0_root_add_0_root_add_15_I31/SUM[0] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.19 f
  seqM/result[0] (SequentialMultiplier)                   0.00       0.19 f
  registerOut/in[0] (Register64bit)                       0.00       0.19 f
  registerOut/U67/ZN (AND2_X1)                            0.03       0.22 f
  registerOut/out_reg_0_/D (DFF_X1)                       0.01       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_0_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: registerIn2/out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_1_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_1_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[1] (Register32bit_3)                    0.00       0.08 r
  seqM/b[1] (SequentialMultiplier)                        0.00       0.08 r
  seqM/U1506/ZN (INV_X1)                                  0.02       0.10 f
  seqM/U1317/Z (BUF_X1)                                   0.05       0.15 f
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.20 r
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.20 r
  seqM/add_29_root_add_0_root_add_15_I31/U4/Z (XOR2_X1)
                                                          0.04       0.24 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.24 f
  seqM/add_6_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_10)
                                                          0.00       0.24 f
  seqM/add_6_root_add_0_root_add_15_I31/SUM[1] (SequentialMultiplier_DW01_add_10)
                                                          0.00       0.24 f
  seqM/add_1_root_add_0_root_add_15_I31/B[1] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.24 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[1] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.24 f
  seqM/add_0_root_add_0_root_add_15_I31/B[1] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.24 f
  seqM/add_0_root_add_0_root_add_15_I31/SUM[1] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.24 f
  seqM/result[1] (SequentialMultiplier)                   0.00       0.24 f
  registerOut/in[1] (Register64bit)                       0.00       0.24 f
  registerOut/U66/ZN (AND2_X1)                            0.03       0.27 f
  registerOut/out_reg_1_/D (DFF_X1)                       0.01       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_1_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_3)                    0.00       0.08 r
  seqM/b[0] (SequentialMultiplier)                        0.00       0.08 r
  seqM/U1505/ZN (INV_X1)                                  0.02       0.10 f
  seqM/U1328/Z (BUF_X1)                                   0.06       0.16 f
  seqM/U669/ZN (NOR2_X1)                                  0.06       0.22 r
  seqM/add_27_root_add_0_root_add_15_I31/A[4] (SequentialMultiplier_DW01_add_6)
                                                          0.00       0.22 r
  seqM/add_27_root_add_0_root_add_15_I31/SUM[4] (SequentialMultiplier_DW01_add_6)
                                                          0.00       0.22 r
  seqM/add_5_root_add_0_root_add_15_I31/B[4] (SequentialMultiplier_DW01_add_4)
                                                          0.00       0.22 r
  seqM/add_5_root_add_0_root_add_15_I31/SUM[4] (SequentialMultiplier_DW01_add_4)
                                                          0.00       0.22 r
  seqM/add_2_root_add_0_root_add_15_I31/A[4] (SequentialMultiplier_DW01_add_2)
                                                          0.00       0.22 r
  seqM/add_2_root_add_0_root_add_15_I31/SUM[4] (SequentialMultiplier_DW01_add_2)
                                                          0.00       0.22 r
  seqM/add_0_root_add_0_root_add_15_I31/A[4] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.22 r
  seqM/add_0_root_add_0_root_add_15_I31/U2/Z (XOR2_X1)
                                                          0.04       0.25 f
  seqM/add_0_root_add_0_root_add_15_I31/SUM[4] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.25 f
  seqM/result[4] (SequentialMultiplier)                   0.00       0.25 f
  registerOut/in[4] (Register64bit)                       0.00       0.25 f
  registerOut/U63/ZN (AND2_X1)                            0.03       0.29 f
  registerOut/out_reg_4_/D (DFF_X1)                       0.01       0.30 f
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_4_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_3)                    0.00       0.08 r
  seqM/b[0] (SequentialMultiplier)                        0.00       0.08 r
  seqM/U1505/ZN (INV_X1)                                  0.02       0.10 f
  seqM/U1328/Z (BUF_X1)                                   0.06       0.16 f
  seqM/U194/ZN (NOR2_X1)                                  0.06       0.22 r
  seqM/add_28_root_add_0_root_add_15_I31/A[2] (SequentialMultiplier_DW01_add_28)
                                                          0.00       0.22 r
  seqM/add_28_root_add_0_root_add_15_I31/SUM[2] (SequentialMultiplier_DW01_add_28)
                                                          0.00       0.22 r
  seqM/add_9_root_add_0_root_add_15_I31/A[2] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[2] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 r
  seqM/add_1_root_add_0_root_add_15_I31/A[2] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.22 r
  seqM/add_1_root_add_0_root_add_15_I31/U4/Z (XOR2_X1)
                                                          0.04       0.25 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[2] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.25 f
  seqM/add_0_root_add_0_root_add_15_I31/B[2] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.25 f
  seqM/add_0_root_add_0_root_add_15_I31/SUM[2] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.25 f
  seqM/result[2] (SequentialMultiplier)                   0.00       0.25 f
  registerOut/in[2] (Register64bit)                       0.00       0.25 f
  registerOut/U65/ZN (AND2_X1)                            0.03       0.29 f
  registerOut/out_reg_2_/D (DFF_X1)                       0.01       0.30 f
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_2_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_3)                    0.00       0.08 r
  seqM/b[0] (SequentialMultiplier)                        0.00       0.08 r
  seqM/U1505/ZN (INV_X1)                                  0.02       0.10 f
  seqM/U1328/Z (BUF_X1)                                   0.06       0.16 f
  seqM/U194/ZN (NOR2_X1)                                  0.06       0.22 r
  seqM/add_28_root_add_0_root_add_15_I31/A[2] (SequentialMultiplier_DW01_add_28)
                                                          0.00       0.22 r
  seqM/add_28_root_add_0_root_add_15_I31/SUM[2] (SequentialMultiplier_DW01_add_28)
                                                          0.00       0.22 r
  seqM/add_9_root_add_0_root_add_15_I31/A[2] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[2] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 r
  seqM/add_1_root_add_0_root_add_15_I31/A[2] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.22 r
  seqM/add_1_root_add_0_root_add_15_I31/U2/ZN (AND2_X1)
                                                          0.05       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_3/S (FA_X1)
                                                          0.05       0.32 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[3] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.32 r
  seqM/add_0_root_add_0_root_add_15_I31/B[3] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.32 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[3] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.32 r
  seqM/result[3] (SequentialMultiplier)                   0.00       0.32 r
  registerOut/in[3] (Register64bit)                       0.00       0.32 r
  registerOut/U64/ZN (AND2_X1)                            0.04       0.36 r
  registerOut/out_reg_3_/D (DFF_X1)                       0.01       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_3_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_3)                    0.00       0.08 r
  seqM/b[0] (SequentialMultiplier)                        0.00       0.08 r
  seqM/U1505/ZN (INV_X1)                                  0.02       0.10 f
  seqM/U1328/Z (BUF_X1)                                   0.06       0.16 f
  seqM/U669/ZN (NOR2_X1)                                  0.06       0.22 r
  seqM/add_27_root_add_0_root_add_15_I31/A[4] (SequentialMultiplier_DW01_add_6)
                                                          0.00       0.22 r
  seqM/add_27_root_add_0_root_add_15_I31/SUM[4] (SequentialMultiplier_DW01_add_6)
                                                          0.00       0.22 r
  seqM/add_5_root_add_0_root_add_15_I31/B[4] (SequentialMultiplier_DW01_add_4)
                                                          0.00       0.22 r
  seqM/add_5_root_add_0_root_add_15_I31/SUM[4] (SequentialMultiplier_DW01_add_4)
                                                          0.00       0.22 r
  seqM/add_2_root_add_0_root_add_15_I31/A[4] (SequentialMultiplier_DW01_add_2)
                                                          0.00       0.22 r
  seqM/add_2_root_add_0_root_add_15_I31/SUM[4] (SequentialMultiplier_DW01_add_2)
                                                          0.00       0.22 r
  seqM/add_0_root_add_0_root_add_15_I31/A[4] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.22 r
  seqM/add_0_root_add_0_root_add_15_I31/U1/ZN (AND2_X1)
                                                          0.05       0.27 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_5/S (FA_X1)
                                                          0.05       0.32 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[5] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.32 r
  seqM/result[5] (SequentialMultiplier)                   0.00       0.32 r
  registerOut/in[5] (Register64bit)                       0.00       0.32 r
  registerOut/U62/ZN (AND2_X1)                            0.04       0.36 r
  registerOut/out_reg_5_/D (DFF_X1)                       0.01       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_5_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_3)                    0.00       0.08 r
  seqM/b[0] (SequentialMultiplier)                        0.00       0.08 r
  seqM/U1505/ZN (INV_X1)                                  0.02       0.10 f
  seqM/U1328/Z (BUF_X1)                                   0.06       0.16 f
  seqM/U982/ZN (NOR2_X1)                                  0.06       0.22 r
  seqM/add_25_root_add_0_root_add_15_I31/A[8] (SequentialMultiplier_DW01_add_26)
                                                          0.00       0.22 r
  seqM/add_25_root_add_0_root_add_15_I31/SUM[8] (SequentialMultiplier_DW01_add_26)
                                                          0.00       0.22 r
  seqM/add_15_root_add_0_root_add_15_I31/B[8] (SequentialMultiplier_DW01_add_8)
                                                          0.00       0.22 r
  seqM/add_15_root_add_0_root_add_15_I31/SUM[8] (SequentialMultiplier_DW01_add_8)
                                                          0.00       0.22 r
  seqM/add_4_root_add_0_root_add_15_I31/B[8] (SequentialMultiplier_DW01_add_7)
                                                          0.00       0.22 r
  seqM/add_4_root_add_0_root_add_15_I31/SUM[8] (SequentialMultiplier_DW01_add_7)
                                                          0.00       0.22 r
  seqM/add_3_root_add_0_root_add_15_I31/A[8] (SequentialMultiplier_DW01_add_3)
                                                          0.00       0.22 r
  seqM/add_3_root_add_0_root_add_15_I31/SUM[8] (SequentialMultiplier_DW01_add_3)
                                                          0.00       0.22 r
  seqM/add_2_root_add_0_root_add_15_I31/B[8] (SequentialMultiplier_DW01_add_2)
                                                          0.00       0.22 r
  seqM/add_2_root_add_0_root_add_15_I31/U3/Z (XOR2_X1)
                                                          0.04       0.26 f
  seqM/add_2_root_add_0_root_add_15_I31/SUM[8] (SequentialMultiplier_DW01_add_2)
                                                          0.00       0.26 f
  seqM/add_0_root_add_0_root_add_15_I31/A[8] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.26 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_8/S (FA_X1)
                                                          0.08       0.34 f
  seqM/add_0_root_add_0_root_add_15_I31/SUM[8] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.34 f
  seqM/result[8] (SequentialMultiplier)                   0.00       0.34 f
  registerOut/in[8] (Register64bit)                       0.00       0.34 f
  registerOut/U59/ZN (AND2_X1)                            0.03       0.37 f
  registerOut/out_reg_8_/D (DFF_X1)                       0.01       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_8_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: registerIn1/out_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_4_/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg_4_/Q (DFF_X1)                       0.08       0.08 r
  registerIn1/out[4] (Register32bit_2)                    0.00       0.08 r
  seqM/a[4] (SequentialMultiplier)                        0.00       0.08 r
  seqM/U1513/ZN (INV_X1)                                  0.02       0.10 f
  seqM/U1351/Z (BUF_X1)                                   0.05       0.15 f
  seqM/U142/ZN (NOR2_X1)                                  0.06       0.21 r
  seqM/add_27_root_add_0_root_add_15_I31/A[7] (SequentialMultiplier_DW01_add_6)
                                                          0.00       0.21 r
  seqM/add_27_root_add_0_root_add_15_I31/U1_7/S (FA_X1)
                                                          0.08       0.29 r
  seqM/add_27_root_add_0_root_add_15_I31/SUM[7] (SequentialMultiplier_DW01_add_6)
                                                          0.00       0.29 r
  seqM/add_5_root_add_0_root_add_15_I31/B[7] (SequentialMultiplier_DW01_add_4)
                                                          0.00       0.29 r
  seqM/add_5_root_add_0_root_add_15_I31/SUM[7] (SequentialMultiplier_DW01_add_4)
                                                          0.00       0.29 r
  seqM/add_2_root_add_0_root_add_15_I31/A[7] (SequentialMultiplier_DW01_add_2)
                                                          0.00       0.29 r
  seqM/add_2_root_add_0_root_add_15_I31/SUM[7] (SequentialMultiplier_DW01_add_2)
                                                          0.00       0.29 r
  seqM/add_0_root_add_0_root_add_15_I31/A[7] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.29 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_7/S (FA_X1)
                                                          0.06       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[7] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/result[7] (SequentialMultiplier)                   0.00       0.35 r
  registerOut/in[7] (Register64bit)                       0.00       0.35 r
  registerOut/U60/ZN (AND2_X1)                            0.04       0.39 r
  registerOut/out_reg_7_/D (DFF_X1)                       0.01       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_7_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: registerIn2/out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_1_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_1_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[1] (Register32bit_3)                    0.00       0.08 r
  seqM/b[1] (SequentialMultiplier)                        0.00       0.08 r
  seqM/U1506/ZN (INV_X1)                                  0.02       0.10 f
  seqM/U1327/Z (BUF_X1)                                   0.06       0.16 f
  seqM/U192/ZN (NOR2_X1)                                  0.06       0.22 r
  seqM/add_27_root_add_0_root_add_15_I31/B[6] (SequentialMultiplier_DW01_add_6)
                                                          0.00       0.22 r
  seqM/add_27_root_add_0_root_add_15_I31/U1_6/S (FA_X1)
                                                          0.07       0.29 r
  seqM/add_27_root_add_0_root_add_15_I31/SUM[6] (SequentialMultiplier_DW01_add_6)
                                                          0.00       0.29 r
  seqM/add_5_root_add_0_root_add_15_I31/B[6] (SequentialMultiplier_DW01_add_4)
                                                          0.00       0.29 r
  seqM/add_5_root_add_0_root_add_15_I31/SUM[6] (SequentialMultiplier_DW01_add_4)
                                                          0.00       0.29 r
  seqM/add_2_root_add_0_root_add_15_I31/A[6] (SequentialMultiplier_DW01_add_2)
                                                          0.00       0.29 r
  seqM/add_2_root_add_0_root_add_15_I31/SUM[6] (SequentialMultiplier_DW01_add_2)
                                                          0.00       0.29 r
  seqM/add_0_root_add_0_root_add_15_I31/A[6] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.29 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_6/S (FA_X1)
                                                          0.06       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[6] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/result[6] (SequentialMultiplier)                   0.00       0.35 r
  registerOut/in[6] (Register64bit)                       0.00       0.35 r
  registerOut/U61/ZN (AND2_X1)                            0.04       0.39 r
  registerOut/out_reg_6_/D (DFF_X1)                       0.01       0.40 r
  data arrival time                                                  0.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_6_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: registerIn1/out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_29_/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg_29_/Q (DFF_X1)                      0.08       0.08 f
  registerIn1/out[29] (Register32bit_2)                   0.00       0.08 f
  seqM/a[29] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1565/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1502/Z (BUF_X1)                                   0.06       0.16 r
  seqM/U1311/ZN (NOR2_X1)                                 0.04       0.21 f
  seqM/add_9_root_add_0_root_add_15_I31/B[60] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.21 f
  seqM/add_9_root_add_0_root_add_15_I31/U51/ZN (AND2_X1)
                                                          0.04       0.25 f
  seqM/add_9_root_add_0_root_add_15_I31/SUM[61] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.25 f
  seqM/add_1_root_add_0_root_add_15_I31/A[61] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.25 f
  seqM/add_1_root_add_0_root_add_15_I31/U1/ZN (AND2_X1)
                                                          0.04       0.28 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[62] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.28 f
  seqM/add_0_root_add_0_root_add_15_I31/B[62] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_62/S (FA_X1)
                                                          0.08       0.36 f
  seqM/add_0_root_add_0_root_add_15_I31/SUM[62] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.36 f
  seqM/result[62] (SequentialMultiplier)                  0.00       0.36 f
  registerOut/in[62] (Register64bit)                      0.00       0.36 f
  registerOut/U5/ZN (AND2_X1)                             0.03       0.39 f
  registerOut/out_reg_62_/D (DFF_X1)                      0.01       0.40 f
  data arrival time                                                  0.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_62_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: registerIn1/out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_29_/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg_29_/Q (DFF_X1)                      0.08       0.08 f
  registerIn1/out[29] (Register32bit_2)                   0.00       0.08 f
  seqM/a[29] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1565/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1502/Z (BUF_X1)                                   0.06       0.16 r
  seqM/U1311/ZN (NOR2_X1)                                 0.04       0.21 f
  seqM/add_9_root_add_0_root_add_15_I31/B[60] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.21 f
  seqM/add_9_root_add_0_root_add_15_I31/U51/ZN (AND2_X1)
                                                          0.04       0.25 f
  seqM/add_9_root_add_0_root_add_15_I31/SUM[61] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.25 f
  seqM/add_1_root_add_0_root_add_15_I31/A[61] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.25 f
  seqM/add_1_root_add_0_root_add_15_I31/U3/Z (XOR2_X1)
                                                          0.05       0.29 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[61] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.29 r
  seqM/add_0_root_add_0_root_add_15_I31/B[61] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.29 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_61/S (FA_X1)
                                                          0.07       0.36 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[61] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.36 r
  seqM/result[61] (SequentialMultiplier)                  0.00       0.36 r
  registerOut/in[61] (Register64bit)                      0.00       0.36 r
  registerOut/U6/ZN (AND2_X1)                             0.04       0.39 r
  registerOut/out_reg_61_/D (DFF_X1)                      0.01       0.40 r
  data arrival time                                                  0.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_61_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 f
  registerIn2/out[0] (Register32bit_3)                    0.00       0.08 f
  seqM/b[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1505/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1371/Z (BUF_X1)                                   0.06       0.16 r
  seqM/U1112/ZN (NOR2_X1)                                 0.04       0.20 f
  seqM/add_22_root_add_0_root_add_15_I31/A[14] (SequentialMultiplier_DW01_add_25)
                                                          0.00       0.20 f
  seqM/add_22_root_add_0_root_add_15_I31/SUM[14] (SequentialMultiplier_DW01_add_25)
                                                          0.00       0.20 f
  seqM/add_17_root_add_0_root_add_15_I31/A[14] (SequentialMultiplier_DW01_add_20)
                                                          0.00       0.20 f
  seqM/add_17_root_add_0_root_add_15_I31/SUM[14] (SequentialMultiplier_DW01_add_20)
                                                          0.00       0.20 f
  seqM/add_13_root_add_0_root_add_15_I31/B[14] (SequentialMultiplier_DW01_add_19)
                                                          0.00       0.20 f
  seqM/add_13_root_add_0_root_add_15_I31/SUM[14] (SequentialMultiplier_DW01_add_19)
                                                          0.00       0.20 f
  seqM/add_8_root_add_0_root_add_15_I31/B[14] (SequentialMultiplier_DW01_add_13)
                                                          0.00       0.20 f
  seqM/add_8_root_add_0_root_add_15_I31/SUM[14] (SequentialMultiplier_DW01_add_13)
                                                          0.00       0.20 f
  seqM/add_7_root_add_0_root_add_15_I31/B[14] (SequentialMultiplier_DW01_add_12)
                                                          0.00       0.20 f
  seqM/add_7_root_add_0_root_add_15_I31/SUM[14] (SequentialMultiplier_DW01_add_12)
                                                          0.00       0.20 f
  seqM/add_3_root_add_0_root_add_15_I31/B[14] (SequentialMultiplier_DW01_add_3)
                                                          0.00       0.20 f
  seqM/add_3_root_add_0_root_add_15_I31/U9/Z (XOR2_X1)
                                                          0.05       0.24 r
  seqM/add_3_root_add_0_root_add_15_I31/SUM[14] (SequentialMultiplier_DW01_add_3)
                                                          0.00       0.24 r
  seqM/add_2_root_add_0_root_add_15_I31/B[14] (SequentialMultiplier_DW01_add_2)
                                                          0.00       0.24 r
  seqM/add_2_root_add_0_root_add_15_I31/U1_14/S (FA_X1)
                                                          0.07       0.32 r
  seqM/add_2_root_add_0_root_add_15_I31/SUM[14] (SequentialMultiplier_DW01_add_2)
                                                          0.00       0.32 r
  seqM/add_0_root_add_0_root_add_15_I31/A[14] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.32 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_14/S (FA_X1)
                                                          0.06       0.38 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[14] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.38 r
  seqM/result[14] (SequentialMultiplier)                  0.00       0.38 r
  registerOut/in[14] (Register64bit)                      0.00       0.38 r
  registerOut/U53/ZN (AND2_X1)                            0.04       0.42 r
  registerOut/out_reg_14_/D (DFF_X1)                      0.01       0.43 r
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_14_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 f
  registerIn2/out[0] (Register32bit_3)                    0.00       0.08 f
  seqM/b[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1505/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1371/Z (BUF_X1)                                   0.06       0.16 r
  seqM/U1046/ZN (NOR2_X1)                                 0.04       0.20 f
  seqM/add_23_root_add_0_root_add_15_I31/A[12] (SequentialMultiplier_DW01_add_9)
                                                          0.00       0.20 f
  seqM/add_23_root_add_0_root_add_15_I31/SUM[12] (SequentialMultiplier_DW01_add_9)
                                                          0.00       0.20 f
  seqM/add_4_root_add_0_root_add_15_I31/A[12] (SequentialMultiplier_DW01_add_7)
                                                          0.00       0.20 f
  seqM/add_4_root_add_0_root_add_15_I31/U12/Z (XOR2_X1)
                                                          0.05       0.25 r
  seqM/add_4_root_add_0_root_add_15_I31/SUM[12] (SequentialMultiplier_DW01_add_7)
                                                          0.00       0.25 r
  seqM/add_3_root_add_0_root_add_15_I31/A[12] (SequentialMultiplier_DW01_add_3)
                                                          0.00       0.25 r
  seqM/add_3_root_add_0_root_add_15_I31/SUM[12] (SequentialMultiplier_DW01_add_3)
                                                          0.00       0.25 r
  seqM/add_2_root_add_0_root_add_15_I31/B[12] (SequentialMultiplier_DW01_add_2)
                                                          0.00       0.25 r
  seqM/add_2_root_add_0_root_add_15_I31/U1_12/S (FA_X1)
                                                          0.07       0.32 r
  seqM/add_2_root_add_0_root_add_15_I31/SUM[12] (SequentialMultiplier_DW01_add_2)
                                                          0.00       0.32 r
  seqM/add_0_root_add_0_root_add_15_I31/A[12] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.32 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_12/S (FA_X1)
                                                          0.06       0.39 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[12] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.39 r
  seqM/result[12] (SequentialMultiplier)                  0.00       0.39 r
  registerOut/in[12] (Register64bit)                      0.00       0.39 r
  registerOut/U55/ZN (AND2_X1)                            0.04       0.42 r
  registerOut/out_reg_12_/D (DFF_X1)                      0.01       0.43 r
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_12_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[0] (Register32bit_3)                    0.00       0.08 r
  seqM/b[0] (SequentialMultiplier)                        0.00       0.08 r
  seqM/U1505/ZN (INV_X1)                                  0.02       0.10 f
  seqM/U1328/Z (BUF_X1)                                   0.06       0.16 f
  seqM/U982/ZN (NOR2_X1)                                  0.06       0.22 r
  seqM/add_25_root_add_0_root_add_15_I31/A[8] (SequentialMultiplier_DW01_add_26)
                                                          0.00       0.22 r
  seqM/add_25_root_add_0_root_add_15_I31/SUM[8] (SequentialMultiplier_DW01_add_26)
                                                          0.00       0.22 r
  seqM/add_15_root_add_0_root_add_15_I31/B[8] (SequentialMultiplier_DW01_add_8)
                                                          0.00       0.22 r
  seqM/add_15_root_add_0_root_add_15_I31/SUM[8] (SequentialMultiplier_DW01_add_8)
                                                          0.00       0.22 r
  seqM/add_4_root_add_0_root_add_15_I31/B[8] (SequentialMultiplier_DW01_add_7)
                                                          0.00       0.22 r
  seqM/add_4_root_add_0_root_add_15_I31/SUM[8] (SequentialMultiplier_DW01_add_7)
                                                          0.00       0.22 r
  seqM/add_3_root_add_0_root_add_15_I31/A[8] (SequentialMultiplier_DW01_add_3)
                                                          0.00       0.22 r
  seqM/add_3_root_add_0_root_add_15_I31/SUM[8] (SequentialMultiplier_DW01_add_3)
                                                          0.00       0.22 r
  seqM/add_2_root_add_0_root_add_15_I31/B[8] (SequentialMultiplier_DW01_add_2)
                                                          0.00       0.22 r
  seqM/add_2_root_add_0_root_add_15_I31/U2/ZN (AND2_X1)
                                                          0.05       0.26 r
  seqM/add_2_root_add_0_root_add_15_I31/U1_9/S (FA_X1)
                                                          0.06       0.32 r
  seqM/add_2_root_add_0_root_add_15_I31/SUM[9] (SequentialMultiplier_DW01_add_2)
                                                          0.00       0.32 r
  seqM/add_0_root_add_0_root_add_15_I31/A[9] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.32 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_9/S (FA_X1)
                                                          0.06       0.39 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[9] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.39 r
  seqM/result[9] (SequentialMultiplier)                   0.00       0.39 r
  registerOut/in[9] (Register64bit)                       0.00       0.39 r
  registerOut/U58/ZN (AND2_X1)                            0.04       0.42 r
  registerOut/out_reg_9_/D (DFF_X1)                       0.01       0.43 r
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_9_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: registerIn1/out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_29_/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg_29_/Q (DFF_X1)                      0.08       0.08 f
  registerIn1/out[29] (Register32bit_2)                   0.00       0.08 f
  seqM/a[29] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1565/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1502/Z (BUF_X1)                                   0.06       0.16 r
  seqM/U1311/ZN (NOR2_X1)                                 0.04       0.21 f
  seqM/add_9_root_add_0_root_add_15_I31/B[60] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.21 f
  seqM/add_9_root_add_0_root_add_15_I31/U2/Z (XOR2_X1)
                                                          0.05       0.25 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[60] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.25 r
  seqM/add_1_root_add_0_root_add_15_I31/A[60] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.25 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_60/S (FA_X1)
                                                          0.08       0.33 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[60] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.33 r
  seqM/add_0_root_add_0_root_add_15_I31/B[60] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.33 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_60/S (FA_X1)
                                                          0.06       0.39 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[60] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.39 r
  seqM/result[60] (SequentialMultiplier)                  0.00       0.39 r
  registerOut/in[60] (Register64bit)                      0.00       0.39 r
  registerOut/U7/ZN (AND2_X1)                             0.04       0.43 r
  registerOut/out_reg_60_/D (DFF_X1)                      0.01       0.43 r
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_60_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: registerIn1/out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_29_/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg_29_/Q (DFF_X1)                      0.08       0.08 f
  registerIn1/out[29] (Register32bit_2)                   0.00       0.08 f
  seqM/a[29] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1565/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1502/Z (BUF_X1)                                   0.06       0.16 r
  seqM/U1220/ZN (NOR2_X1)                                 0.04       0.21 f
  seqM/add_9_root_add_0_root_add_15_I31/B[38] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.21 f
  seqM/add_9_root_add_0_root_add_15_I31/U6/Z (XOR2_X1)
                                                          0.05       0.25 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[38] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.25 r
  seqM/add_1_root_add_0_root_add_15_I31/A[38] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.25 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_38/S (FA_X1)
                                                          0.08       0.33 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[38] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.33 r
  seqM/add_0_root_add_0_root_add_15_I31/B[38] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.33 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/S (FA_X1)
                                                          0.06       0.39 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[38] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.39 r
  seqM/result[38] (SequentialMultiplier)                  0.00       0.39 r
  registerOut/in[38] (Register64bit)                      0.00       0.39 r
  registerOut/U29/ZN (AND2_X1)                            0.04       0.43 r
  registerOut/out_reg_38_/D (DFF_X1)                      0.01       0.43 r
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_38_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: registerIn1/out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_29_/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg_29_/Q (DFF_X1)                      0.08       0.08 f
  registerIn1/out[29] (Register32bit_2)                   0.00       0.08 f
  seqM/a[29] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1565/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1502/Z (BUF_X1)                                   0.06       0.16 r
  seqM/U1219/ZN (NOR2_X1)                                 0.04       0.21 f
  seqM/add_9_root_add_0_root_add_15_I31/B[37] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.21 f
  seqM/add_9_root_add_0_root_add_15_I31/U5/Z (XOR2_X1)
                                                          0.05       0.25 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[37] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.25 r
  seqM/add_1_root_add_0_root_add_15_I31/A[37] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.25 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_37/S (FA_X1)
                                                          0.08       0.33 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[37] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.33 r
  seqM/add_0_root_add_0_root_add_15_I31/B[37] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.33 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/S (FA_X1)
                                                          0.06       0.39 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[37] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.39 r
  seqM/result[37] (SequentialMultiplier)                  0.00       0.39 r
  registerOut/in[37] (Register64bit)                      0.00       0.39 r
  registerOut/U30/ZN (AND2_X1)                            0.04       0.43 r
  registerOut/out_reg_37_/D (DFF_X1)                      0.01       0.43 r
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_37_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: registerIn1/out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_29_/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg_29_/Q (DFF_X1)                      0.08       0.08 f
  registerIn1/out[29] (Register32bit_2)                   0.00       0.08 f
  seqM/a[29] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1565/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1502/Z (BUF_X1)                                   0.06       0.16 r
  seqM/U1218/ZN (NOR2_X1)                                 0.04       0.21 f
  seqM/add_9_root_add_0_root_add_15_I31/B[36] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.21 f
  seqM/add_9_root_add_0_root_add_15_I31/U4/Z (XOR2_X1)
                                                          0.05       0.25 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[36] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.25 r
  seqM/add_1_root_add_0_root_add_15_I31/A[36] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.25 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_36/S (FA_X1)
                                                          0.08       0.33 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[36] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.33 r
  seqM/add_0_root_add_0_root_add_15_I31/B[36] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.33 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/S (FA_X1)
                                                          0.06       0.39 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[36] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.39 r
  seqM/result[36] (SequentialMultiplier)                  0.00       0.39 r
  registerOut/in[36] (Register64bit)                      0.00       0.39 r
  registerOut/U31/ZN (AND2_X1)                            0.04       0.43 r
  registerOut/out_reg_36_/D (DFF_X1)                      0.01       0.43 r
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_36_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 f
  registerIn2/out[0] (Register32bit_3)                    0.00       0.08 f
  seqM/b[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1505/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1371/Z (BUF_X1)                                   0.06       0.16 r
  seqM/U983/ZN (NOR2_X1)                                  0.04       0.20 f
  seqM/add_24_root_add_0_root_add_15_I31/A[10] (SequentialMultiplier_DW01_add_18)
                                                          0.00       0.20 f
  seqM/add_24_root_add_0_root_add_15_I31/SUM[10] (SequentialMultiplier_DW01_add_18)
                                                          0.00       0.20 f
  seqM/add_11_root_add_0_root_add_15_I31/A[10] (SequentialMultiplier_DW01_add_17)
                                                          0.00       0.20 f
  seqM/add_11_root_add_0_root_add_15_I31/SUM[10] (SequentialMultiplier_DW01_add_17)
                                                          0.00       0.20 f
  seqM/add_5_root_add_0_root_add_15_I31/A[10] (SequentialMultiplier_DW01_add_4)
                                                          0.00       0.20 f
  seqM/add_5_root_add_0_root_add_15_I31/U42/Z (XOR2_X1)
                                                          0.05       0.25 r
  seqM/add_5_root_add_0_root_add_15_I31/SUM[10] (SequentialMultiplier_DW01_add_4)
                                                          0.00       0.25 r
  seqM/add_2_root_add_0_root_add_15_I31/A[10] (SequentialMultiplier_DW01_add_2)
                                                          0.00       0.25 r
  seqM/add_2_root_add_0_root_add_15_I31/U1_10/S (FA_X1)
                                                          0.08       0.33 r
  seqM/add_2_root_add_0_root_add_15_I31/SUM[10] (SequentialMultiplier_DW01_add_2)
                                                          0.00       0.33 r
  seqM/add_0_root_add_0_root_add_15_I31/A[10] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.33 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_10/S (FA_X1)
                                                          0.06       0.39 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[10] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.39 r
  seqM/result[10] (SequentialMultiplier)                  0.00       0.39 r
  registerOut/in[10] (Register64bit)                      0.00       0.39 r
  registerOut/U57/ZN (AND2_X1)                            0.04       0.43 r
  registerOut/out_reg_10_/D (DFF_X1)                      0.01       0.44 r
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_10_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: registerIn1/out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_9_/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg_9_/Q (DFF_X1)                       0.08       0.08 r
  registerIn1/out[9] (Register32bit_2)                    0.00       0.08 r
  seqM/a[9] (SequentialMultiplier)                        0.00       0.08 r
  seqM/U1519/ZN (INV_X1)                                  0.02       0.10 f
  seqM/U1363/Z (BUF_X1)                                   0.05       0.15 f
  seqM/U279/ZN (NOR2_X1)                                  0.05       0.20 r
  seqM/add_25_root_add_0_root_add_15_I31/B[11] (SequentialMultiplier_DW01_add_26)
                                                          0.00       0.20 r
  seqM/add_25_root_add_0_root_add_15_I31/U1_11/S (FA_X1)
                                                          0.07       0.27 r
  seqM/add_25_root_add_0_root_add_15_I31/SUM[11] (SequentialMultiplier_DW01_add_26)
                                                          0.00       0.27 r
  seqM/add_15_root_add_0_root_add_15_I31/B[11] (SequentialMultiplier_DW01_add_8)
                                                          0.00       0.27 r
  seqM/add_15_root_add_0_root_add_15_I31/SUM[11] (SequentialMultiplier_DW01_add_8)
                                                          0.00       0.27 r
  seqM/add_4_root_add_0_root_add_15_I31/B[11] (SequentialMultiplier_DW01_add_7)
                                                          0.00       0.27 r
  seqM/add_4_root_add_0_root_add_15_I31/SUM[11] (SequentialMultiplier_DW01_add_7)
                                                          0.00       0.27 r
  seqM/add_3_root_add_0_root_add_15_I31/A[11] (SequentialMultiplier_DW01_add_3)
                                                          0.00       0.27 r
  seqM/add_3_root_add_0_root_add_15_I31/SUM[11] (SequentialMultiplier_DW01_add_3)
                                                          0.00       0.27 r
  seqM/add_2_root_add_0_root_add_15_I31/B[11] (SequentialMultiplier_DW01_add_2)
                                                          0.00       0.27 r
  seqM/add_2_root_add_0_root_add_15_I31/U1_11/S (FA_X1)
                                                          0.07       0.34 r
  seqM/add_2_root_add_0_root_add_15_I31/SUM[11] (SequentialMultiplier_DW01_add_2)
                                                          0.00       0.34 r
  seqM/add_0_root_add_0_root_add_15_I31/A[11] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.34 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_11/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[11] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[11] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[11] (Register64bit)                      0.00       0.41 r
  registerOut/U56/ZN (AND2_X1)                            0.04       0.44 r
  registerOut/out_reg_11_/D (DFF_X1)                      0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_11_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: registerIn2/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_0_/Q (DFF_X1)                       0.08       0.08 f
  registerIn2/out[0] (Register32bit_3)                    0.00       0.08 f
  seqM/b[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1505/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1328/Z (BUF_X1)                                   0.08       0.18 r
  seqM/U1212/ZN (NOR2_X1)                                 0.04       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/B[29] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/U3/Z (XOR2_X1)
                                                          0.05       0.27 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[29] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/A[29] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_29/S (FA_X1)
                                                          0.08       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[29] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[29] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_29/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[29] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[29] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[29] (Register64bit)                      0.00       0.41 r
  registerOut/U38/ZN (AND2_X1)                            0.04       0.44 r
  registerOut/out_reg_29_/D (DFF_X1)                      0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_29_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_30_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_30_/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[30] (Register32bit_3)                   0.00       0.08 f
  seqM/b[30] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1562/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1497/Z (BUF_X1)                                   0.08       0.18 r
  seqM/U1309/ZN (NOR2_X1)                                 0.04       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/B[59] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/U27/Z (XOR2_X1)
                                                          0.05       0.27 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[59] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/A[59] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_59/S (FA_X1)
                                                          0.08       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[59] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[59] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_59/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[59] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[59] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[59] (Register64bit)                      0.00       0.41 r
  registerOut/U8/ZN (AND2_X1)                             0.04       0.44 r
  registerOut/out_reg_59_/D (DFF_X1)                      0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_59_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_29_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_29_/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[29] (Register32bit_3)                   0.00       0.08 f
  seqM/b[29] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1561/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1493/Z (BUF_X1)                                   0.08       0.18 r
  seqM/U1307/ZN (NOR2_X1)                                 0.04       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/B[58] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/U26/Z (XOR2_X1)
                                                          0.05       0.27 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[58] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/A[58] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_58/S (FA_X1)
                                                          0.08       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[58] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[58] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_58/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[58] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[58] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[58] (Register64bit)                      0.00       0.41 r
  registerOut/U9/ZN (AND2_X1)                             0.04       0.44 r
  registerOut/out_reg_58_/D (DFF_X1)                      0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_58_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_28_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_28_/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[28] (Register32bit_3)                   0.00       0.08 f
  seqM/b[28] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1559/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1487/Z (BUF_X1)                                   0.08       0.18 r
  seqM/U1304/ZN (NOR2_X1)                                 0.04       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/B[57] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/U25/Z (XOR2_X1)
                                                          0.05       0.27 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[57] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/A[57] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_57/S (FA_X1)
                                                          0.08       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[57] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[57] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_57/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[57] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[57] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[57] (Register64bit)                      0.00       0.41 r
  registerOut/U10/ZN (AND2_X1)                            0.04       0.44 r
  registerOut/out_reg_57_/D (DFF_X1)                      0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_57_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_27_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_27_/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[27] (Register32bit_3)                   0.00       0.08 f
  seqM/b[27] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1557/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1482/Z (BUF_X1)                                   0.08       0.18 r
  seqM/U1301/ZN (NOR2_X1)                                 0.04       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/B[56] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/U24/Z (XOR2_X1)
                                                          0.05       0.27 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[56] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/A[56] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_56/S (FA_X1)
                                                          0.08       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[56] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[56] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_56/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[56] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[56] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[56] (Register64bit)                      0.00       0.41 r
  registerOut/U11/ZN (AND2_X1)                            0.04       0.44 r
  registerOut/out_reg_56_/D (DFF_X1)                      0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_56_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_26_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_26_/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[26] (Register32bit_3)                   0.00       0.08 f
  seqM/b[26] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1556/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1477/Z (BUF_X1)                                   0.08       0.18 r
  seqM/U1298/ZN (NOR2_X1)                                 0.04       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/B[55] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/U23/Z (XOR2_X1)
                                                          0.05       0.27 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[55] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/A[55] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_55/S (FA_X1)
                                                          0.08       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[55] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[55] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_55/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[55] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[55] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[55] (Register64bit)                      0.00       0.41 r
  registerOut/U12/ZN (AND2_X1)                            0.04       0.44 r
  registerOut/out_reg_55_/D (DFF_X1)                      0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_55_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_25_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_25_/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[25] (Register32bit_3)                   0.00       0.08 f
  seqM/b[25] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1555/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1473/Z (BUF_X1)                                   0.08       0.18 r
  seqM/U1295/ZN (NOR2_X1)                                 0.04       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/B[54] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/U22/Z (XOR2_X1)
                                                          0.05       0.27 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[54] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/A[54] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_54/S (FA_X1)
                                                          0.08       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[54] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[54] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_54/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[54] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[54] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[54] (Register64bit)                      0.00       0.41 r
  registerOut/U13/ZN (AND2_X1)                            0.04       0.44 r
  registerOut/out_reg_54_/D (DFF_X1)                      0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_54_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_24_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_24_/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[24] (Register32bit_3)                   0.00       0.08 f
  seqM/b[24] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1554/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1470/Z (BUF_X1)                                   0.08       0.18 r
  seqM/U1292/ZN (NOR2_X1)                                 0.04       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/B[53] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/U21/Z (XOR2_X1)
                                                          0.05       0.27 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[53] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/A[53] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_53/S (FA_X1)
                                                          0.08       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[53] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[53] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_53/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[53] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[53] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[53] (Register64bit)                      0.00       0.41 r
  registerOut/U14/ZN (AND2_X1)                            0.04       0.44 r
  registerOut/out_reg_53_/D (DFF_X1)                      0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_53_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_23_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_23_/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[23] (Register32bit_3)                   0.00       0.08 f
  seqM/b[23] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1552/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1465/Z (BUF_X1)                                   0.08       0.18 r
  seqM/U1287/ZN (NOR2_X1)                                 0.04       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/B[52] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/U20/Z (XOR2_X1)
                                                          0.05       0.27 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[52] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/A[52] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_52/S (FA_X1)
                                                          0.08       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[52] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[52] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_52/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[52] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[52] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[52] (Register64bit)                      0.00       0.41 r
  registerOut/U15/ZN (AND2_X1)                            0.04       0.44 r
  registerOut/out_reg_52_/D (DFF_X1)                      0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_52_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_22_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_22_/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[22] (Register32bit_3)                   0.00       0.08 f
  seqM/b[22] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1550/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1460/Z (BUF_X1)                                   0.08       0.18 r
  seqM/U1282/ZN (NOR2_X1)                                 0.04       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/B[51] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/U19/Z (XOR2_X1)
                                                          0.05       0.27 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[51] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/A[51] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_51/S (FA_X1)
                                                          0.08       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[51] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[51] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_51/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[51] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[51] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[51] (Register64bit)                      0.00       0.41 r
  registerOut/U16/ZN (AND2_X1)                            0.04       0.44 r
  registerOut/out_reg_51_/D (DFF_X1)                      0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_51_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_21_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_21_/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[21] (Register32bit_3)                   0.00       0.08 f
  seqM/b[21] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1548/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1455/Z (BUF_X1)                                   0.08       0.18 r
  seqM/U1277/ZN (NOR2_X1)                                 0.04       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/B[50] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/U18/Z (XOR2_X1)
                                                          0.05       0.27 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[50] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/A[50] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_50/S (FA_X1)
                                                          0.08       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[50] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[50] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_50/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[50] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[50] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[50] (Register64bit)                      0.00       0.41 r
  registerOut/U17/ZN (AND2_X1)                            0.04       0.44 r
  registerOut/out_reg_50_/D (DFF_X1)                      0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_50_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_20_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_20_/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[20] (Register32bit_3)                   0.00       0.08 f
  seqM/b[20] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1547/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1450/Z (BUF_X1)                                   0.08       0.18 r
  seqM/U1272/ZN (NOR2_X1)                                 0.04       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/B[49] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/U17/Z (XOR2_X1)
                                                          0.05       0.27 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[49] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/A[49] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_49/S (FA_X1)
                                                          0.08       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[49] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[49] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_49/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[49] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[49] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[49] (Register64bit)                      0.00       0.41 r
  registerOut/U18/ZN (AND2_X1)                            0.04       0.44 r
  registerOut/out_reg_49_/D (DFF_X1)                      0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_49_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_19_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_19_/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[19] (Register32bit_3)                   0.00       0.08 f
  seqM/b[19] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1546/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1445/Z (BUF_X1)                                   0.08       0.18 r
  seqM/U1268/ZN (NOR2_X1)                                 0.04       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/B[48] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/U16/Z (XOR2_X1)
                                                          0.05       0.27 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[48] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/A[48] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_48/S (FA_X1)
                                                          0.08       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[48] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[48] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_48/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[48] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[48] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[48] (Register64bit)                      0.00       0.41 r
  registerOut/U19/ZN (AND2_X1)                            0.04       0.44 r
  registerOut/out_reg_48_/D (DFF_X1)                      0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_48_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_18_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_18_/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[18] (Register32bit_3)                   0.00       0.08 f
  seqM/b[18] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1544/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1441/Z (BUF_X1)                                   0.08       0.18 r
  seqM/U1262/ZN (NOR2_X1)                                 0.04       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/B[47] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/U15/Z (XOR2_X1)
                                                          0.05       0.27 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[47] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/A[47] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_47/S (FA_X1)
                                                          0.08       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[47] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[47] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_47/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[47] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[47] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[47] (Register64bit)                      0.00       0.41 r
  registerOut/U20/ZN (AND2_X1)                            0.04       0.44 r
  registerOut/out_reg_47_/D (DFF_X1)                      0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_47_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_17_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_17_/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[17] (Register32bit_3)                   0.00       0.08 f
  seqM/b[17] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1543/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1438/Z (BUF_X1)                                   0.08       0.18 r
  seqM/U1257/ZN (NOR2_X1)                                 0.04       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/B[46] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/U14/Z (XOR2_X1)
                                                          0.05       0.27 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[46] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/A[46] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_46/S (FA_X1)
                                                          0.08       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[46] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[46] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_46/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[46] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[46] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[46] (Register64bit)                      0.00       0.41 r
  registerOut/U21/ZN (AND2_X1)                            0.04       0.44 r
  registerOut/out_reg_46_/D (DFF_X1)                      0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_46_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_16_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_16_/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[16] (Register32bit_3)                   0.00       0.08 f
  seqM/b[16] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1540/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1433/Z (BUF_X1)                                   0.08       0.18 r
  seqM/U1251/ZN (NOR2_X1)                                 0.04       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/B[45] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/U13/Z (XOR2_X1)
                                                          0.05       0.27 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[45] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/A[45] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_45/S (FA_X1)
                                                          0.08       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[45] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[45] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_45/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[45] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[45] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[45] (Register64bit)                      0.00       0.41 r
  registerOut/U22/ZN (AND2_X1)                            0.04       0.44 r
  registerOut/out_reg_45_/D (DFF_X1)                      0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_45_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_15_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_15_/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[15] (Register32bit_3)                   0.00       0.08 f
  seqM/b[15] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1539/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1428/Z (BUF_X1)                                   0.08       0.18 r
  seqM/U1246/ZN (NOR2_X1)                                 0.04       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/B[44] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/U12/Z (XOR2_X1)
                                                          0.05       0.27 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[44] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/A[44] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_44/S (FA_X1)
                                                          0.08       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[44] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[44] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_44/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[44] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[44] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[44] (Register64bit)                      0.00       0.41 r
  registerOut/U23/ZN (AND2_X1)                            0.04       0.44 r
  registerOut/out_reg_44_/D (DFF_X1)                      0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_44_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_14_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_14_/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[14] (Register32bit_3)                   0.00       0.08 f
  seqM/b[14] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1537/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1421/Z (BUF_X1)                                   0.08       0.18 r
  seqM/U1240/ZN (NOR2_X1)                                 0.04       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/B[43] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/U11/Z (XOR2_X1)
                                                          0.05       0.27 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[43] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/A[43] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_43/S (FA_X1)
                                                          0.08       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[43] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[43] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_43/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[43] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[43] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[43] (Register64bit)                      0.00       0.41 r
  registerOut/U24/ZN (AND2_X1)                            0.04       0.44 r
  registerOut/out_reg_43_/D (DFF_X1)                      0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_43_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_13_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_13_/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[13] (Register32bit_3)                   0.00       0.08 f
  seqM/b[13] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1534/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1415/Z (BUF_X1)                                   0.08       0.18 r
  seqM/U1234/ZN (NOR2_X1)                                 0.04       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/B[42] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/U10/Z (XOR2_X1)
                                                          0.05       0.27 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[42] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/A[42] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_42/S (FA_X1)
                                                          0.08       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[42] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[42] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_42/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[42] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[42] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[42] (Register64bit)                      0.00       0.41 r
  registerOut/U25/ZN (AND2_X1)                            0.04       0.44 r
  registerOut/out_reg_42_/D (DFF_X1)                      0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_42_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_12_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_12_/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[12] (Register32bit_3)                   0.00       0.08 f
  seqM/b[12] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1531/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1408/Z (BUF_X1)                                   0.08       0.18 r
  seqM/U1231/ZN (NOR2_X1)                                 0.04       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/B[41] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/U9/Z (XOR2_X1)
                                                          0.05       0.27 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[41] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/A[41] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_41/S (FA_X1)
                                                          0.08       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[41] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[41] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_41/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[41] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[41] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[41] (Register64bit)                      0.00       0.41 r
  registerOut/U26/ZN (AND2_X1)                            0.04       0.44 r
  registerOut/out_reg_41_/D (DFF_X1)                      0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_41_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_11_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_11_/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[11] (Register32bit_3)                   0.00       0.08 f
  seqM/b[11] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1530/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1400/Z (BUF_X1)                                   0.08       0.18 r
  seqM/U1227/ZN (NOR2_X1)                                 0.04       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/B[40] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/U8/Z (XOR2_X1)
                                                          0.05       0.27 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[40] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/A[40] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_40/S (FA_X1)
                                                          0.08       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[40] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[40] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[40] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[40] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[40] (Register64bit)                      0.00       0.41 r
  registerOut/U27/ZN (AND2_X1)                            0.04       0.44 r
  registerOut/out_reg_40_/D (DFF_X1)                      0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_40_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_10_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_10_/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[10] (Register32bit_3)                   0.00       0.08 f
  seqM/b[10] (SequentialMultiplier)                       0.00       0.08 f
  seqM/U1526/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1392/Z (BUF_X1)                                   0.08       0.18 r
  seqM/U1222/ZN (NOR2_X1)                                 0.04       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/B[39] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.22 f
  seqM/add_9_root_add_0_root_add_15_I31/U7/Z (XOR2_X1)
                                                          0.05       0.27 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[39] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/A[39] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_39/S (FA_X1)
                                                          0.08       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[39] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[39] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[39] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[39] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[39] (Register64bit)                      0.00       0.41 r
  registerOut/U28/ZN (AND2_X1)                            0.04       0.44 r
  registerOut/out_reg_39_/D (DFF_X1)                      0.01       0.45 r
  data arrival time                                                  0.45

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_39_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn1/out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_29_/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg_29_/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[29] (Register32bit_2)                   0.00       0.08 r
  seqM/a[29] (SequentialMultiplier)                       0.00       0.08 r
  seqM/U1565/ZN (INV_X1)                                  0.02       0.10 f
  seqM/U1502/Z (BUF_X1)                                   0.05       0.15 f
  seqM/U73/ZN (NOR2_X1)                                   0.06       0.21 r
  seqM/add_9_root_add_0_root_add_15_I31/B[33] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.21 r
  seqM/add_9_root_add_0_root_add_15_I31/U1_33/S (FA_X1)
                                                          0.07       0.28 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[33] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.28 r
  seqM/add_1_root_add_0_root_add_15_I31/A[33] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.28 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_33/S (FA_X1)
                                                          0.07       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[33] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[33] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[33] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[33] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[33] (Register64bit)                      0.00       0.41 r
  registerOut/U34/ZN (AND2_X1)                            0.04       0.45 r
  registerOut/out_reg_33_/D (DFF_X1)                      0.01       0.46 r
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_33_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn1/out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_29_/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg_29_/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[29] (Register32bit_2)                   0.00       0.08 r
  seqM/a[29] (SequentialMultiplier)                       0.00       0.08 r
  seqM/U1565/ZN (INV_X1)                                  0.02       0.10 f
  seqM/U1502/Z (BUF_X1)                                   0.05       0.15 f
  seqM/U70/ZN (NOR2_X1)                                   0.06       0.21 r
  seqM/add_9_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.21 r
  seqM/add_9_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.07       0.28 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.28 r
  seqM/add_1_root_add_0_root_add_15_I31/A[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.28 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.07       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[32] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[32] (Register64bit)                      0.00       0.41 r
  registerOut/U35/ZN (AND2_X1)                            0.04       0.45 r
  registerOut/out_reg_32_/D (DFF_X1)                      0.01       0.46 r
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_32_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn1/out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_29_/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg_29_/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[29] (Register32bit_2)                   0.00       0.08 r
  seqM/a[29] (SequentialMultiplier)                       0.00       0.08 r
  seqM/U1565/ZN (INV_X1)                                  0.02       0.10 f
  seqM/U1502/Z (BUF_X1)                                   0.05       0.15 f
  seqM/U130/ZN (NOR2_X1)                                  0.06       0.21 r
  seqM/add_9_root_add_0_root_add_15_I31/B[35] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.21 r
  seqM/add_9_root_add_0_root_add_15_I31/U1_35/S (FA_X1)
                                                          0.07       0.28 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[35] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.28 r
  seqM/add_1_root_add_0_root_add_15_I31/A[35] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.28 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_35/S (FA_X1)
                                                          0.07       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[35] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[35] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[35] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[35] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[35] (Register64bit)                      0.00       0.41 r
  registerOut/U32/ZN (AND2_X1)                            0.04       0.45 r
  registerOut/out_reg_35_/D (DFF_X1)                      0.01       0.46 r
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_35_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn1/out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_29_/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg_29_/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[29] (Register32bit_2)                   0.00       0.08 r
  seqM/a[29] (SequentialMultiplier)                       0.00       0.08 r
  seqM/U1565/ZN (INV_X1)                                  0.02       0.10 f
  seqM/U1502/Z (BUF_X1)                                   0.05       0.15 f
  seqM/U131/ZN (NOR2_X1)                                  0.06       0.21 r
  seqM/add_9_root_add_0_root_add_15_I31/B[34] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.21 r
  seqM/add_9_root_add_0_root_add_15_I31/U1_34/S (FA_X1)
                                                          0.07       0.28 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[34] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.28 r
  seqM/add_1_root_add_0_root_add_15_I31/A[34] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.28 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_34/S (FA_X1)
                                                          0.07       0.35 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[34] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/B[34] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.35 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/S (FA_X1)
                                                          0.06       0.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[34] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.41 r
  seqM/result[34] (SequentialMultiplier)                  0.00       0.41 r
  registerOut/in[34] (Register64bit)                      0.00       0.41 r
  registerOut/U33/ZN (AND2_X1)                            0.04       0.45 r
  registerOut/out_reg_34_/D (DFF_X1)                      0.01       0.46 r
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_34_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: registerIn2/out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_13_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_13_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[13] (Register32bit_3)                   0.00       0.08 r
  seqM/b[13] (SequentialMultiplier)                       0.00       0.08 r
  seqM/U1534/ZN (INV_X1)                                  0.02       0.10 f
  seqM/U1415/Z (BUF_X1)                                   0.06       0.16 f
  seqM/U98/ZN (NOR2_X1)                                   0.06       0.22 r
  seqM/add_28_root_add_0_root_add_15_I31/B[16] (SequentialMultiplier_DW01_add_28)
                                                          0.00       0.22 r
  seqM/add_28_root_add_0_root_add_15_I31/U1_16/S (FA_X1)
                                                          0.07       0.29 r
  seqM/add_28_root_add_0_root_add_15_I31/SUM[16] (SequentialMultiplier_DW01_add_28)
                                                          0.00       0.29 r
  seqM/add_9_root_add_0_root_add_15_I31/A[16] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.29 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[16] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.29 r
  seqM/add_1_root_add_0_root_add_15_I31/A[16] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.29 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_16/S (FA_X1)
                                                          0.07       0.36 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[16] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.36 r
  seqM/add_0_root_add_0_root_add_15_I31/B[16] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.36 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_16/S (FA_X1)
                                                          0.06       0.42 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[16] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.42 r
  seqM/result[16] (SequentialMultiplier)                  0.00       0.42 r
  registerOut/in[16] (Register64bit)                      0.00       0.42 r
  registerOut/U51/ZN (AND2_X1)                            0.04       0.45 r
  registerOut/out_reg_16_/D (DFF_X1)                      0.01       0.46 r
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_16_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: registerIn2/out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_12_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_12_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[12] (Register32bit_3)                   0.00       0.08 r
  seqM/b[12] (SequentialMultiplier)                       0.00       0.08 r
  seqM/U1531/ZN (INV_X1)                                  0.02       0.10 f
  seqM/U1408/Z (BUF_X1)                                   0.06       0.16 f
  seqM/U96/ZN (NOR2_X1)                                   0.06       0.22 r
  seqM/add_28_root_add_0_root_add_15_I31/B[15] (SequentialMultiplier_DW01_add_28)
                                                          0.00       0.22 r
  seqM/add_28_root_add_0_root_add_15_I31/U1_15/S (FA_X1)
                                                          0.07       0.29 r
  seqM/add_28_root_add_0_root_add_15_I31/SUM[15] (SequentialMultiplier_DW01_add_28)
                                                          0.00       0.29 r
  seqM/add_9_root_add_0_root_add_15_I31/A[15] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.29 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[15] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.29 r
  seqM/add_1_root_add_0_root_add_15_I31/A[15] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.29 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_15/S (FA_X1)
                                                          0.07       0.36 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[15] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.36 r
  seqM/add_0_root_add_0_root_add_15_I31/B[15] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.36 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_15/S (FA_X1)
                                                          0.06       0.42 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[15] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.42 r
  seqM/result[15] (SequentialMultiplier)                  0.00       0.42 r
  registerOut/in[15] (Register64bit)                      0.00       0.42 r
  registerOut/U52/ZN (AND2_X1)                            0.04       0.45 r
  registerOut/out_reg_15_/D (DFF_X1)                      0.01       0.46 r
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_15_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: registerIn2/out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_10_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_10_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[10] (Register32bit_3)                   0.00       0.08 r
  seqM/b[10] (SequentialMultiplier)                       0.00       0.08 r
  seqM/U1526/ZN (INV_X1)                                  0.02       0.10 f
  seqM/U1392/Z (BUF_X1)                                   0.06       0.16 f
  seqM/U92/ZN (NOR2_X1)                                   0.06       0.22 r
  seqM/add_28_root_add_0_root_add_15_I31/B[13] (SequentialMultiplier_DW01_add_28)
                                                          0.00       0.22 r
  seqM/add_28_root_add_0_root_add_15_I31/U1_13/S (FA_X1)
                                                          0.07       0.29 r
  seqM/add_28_root_add_0_root_add_15_I31/SUM[13] (SequentialMultiplier_DW01_add_28)
                                                          0.00       0.29 r
  seqM/add_9_root_add_0_root_add_15_I31/A[13] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.29 r
  seqM/add_9_root_add_0_root_add_15_I31/SUM[13] (SequentialMultiplier_DW01_add_5)
                                                          0.00       0.29 r
  seqM/add_1_root_add_0_root_add_15_I31/A[13] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.29 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_13/S (FA_X1)
                                                          0.07       0.36 r
  seqM/add_1_root_add_0_root_add_15_I31/SUM[13] (SequentialMultiplier_DW01_add_1)
                                                          0.00       0.36 r
  seqM/add_0_root_add_0_root_add_15_I31/B[13] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.36 r
  seqM/add_0_root_add_0_root_add_15_I31/U1_13/S (FA_X1)
                                                          0.06       0.42 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[13] (SequentialMultiplier_DW01_add_0)
                                                          0.00       0.42 r
  seqM/result[13] (SequentialMultiplier)                  0.00       0.42 r
  registerOut/in[13] (Register64bit)                      0.00       0.42 r
  registerOut/U54/ZN (AND2_X1)                            0.04       0.45 r
  registerOut/out_reg_13_/D (DFF_X1)                      0.01       0.46 r
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_13_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


1
