#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1114e70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1115000 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x11062d0 .functor NOT 1, L_0x1170f30, C4<0>, C4<0>, C4<0>;
L_0x1170d10 .functor XOR 2, L_0x1170bb0, L_0x1170c70, C4<00>, C4<00>;
L_0x1170e20 .functor XOR 2, L_0x1170d10, L_0x1170d80, C4<00>, C4<00>;
v0x1168c20_0 .net *"_ivl_10", 1 0, L_0x1170d80;  1 drivers
v0x1168d20_0 .net *"_ivl_12", 1 0, L_0x1170e20;  1 drivers
v0x1168e00_0 .net *"_ivl_2", 1 0, L_0x116bfe0;  1 drivers
v0x1168ec0_0 .net *"_ivl_4", 1 0, L_0x1170bb0;  1 drivers
v0x1168fa0_0 .net *"_ivl_6", 1 0, L_0x1170c70;  1 drivers
v0x11690d0_0 .net *"_ivl_8", 1 0, L_0x1170d10;  1 drivers
v0x11691b0_0 .net "a", 0 0, v0x1163aa0_0;  1 drivers
v0x1169250_0 .net "b", 0 0, v0x1163b40_0;  1 drivers
v0x11692f0_0 .net "c", 0 0, v0x1163be0_0;  1 drivers
v0x1169390_0 .var "clk", 0 0;
v0x1169430_0 .net "d", 0 0, v0x1163d20_0;  1 drivers
v0x11694d0_0 .net "out_pos_dut", 0 0, L_0x1170830;  1 drivers
v0x1169570_0 .net "out_pos_ref", 0 0, L_0x116aaa0;  1 drivers
v0x1169610_0 .net "out_sop_dut", 0 0, L_0x116ba00;  1 drivers
v0x11696b0_0 .net "out_sop_ref", 0 0, L_0x113e250;  1 drivers
v0x1169750_0 .var/2u "stats1", 223 0;
v0x11697f0_0 .var/2u "strobe", 0 0;
v0x1169890_0 .net "tb_match", 0 0, L_0x1170f30;  1 drivers
v0x1169960_0 .net "tb_mismatch", 0 0, L_0x11062d0;  1 drivers
v0x1169a00_0 .net "wavedrom_enable", 0 0, v0x1163ff0_0;  1 drivers
v0x1169ad0_0 .net "wavedrom_title", 511 0, v0x1164090_0;  1 drivers
L_0x116bfe0 .concat [ 1 1 0 0], L_0x116aaa0, L_0x113e250;
L_0x1170bb0 .concat [ 1 1 0 0], L_0x116aaa0, L_0x113e250;
L_0x1170c70 .concat [ 1 1 0 0], L_0x1170830, L_0x116ba00;
L_0x1170d80 .concat [ 1 1 0 0], L_0x116aaa0, L_0x113e250;
L_0x1170f30 .cmp/eeq 2, L_0x116bfe0, L_0x1170e20;
S_0x1115190 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1115000;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x11066b0 .functor AND 1, v0x1163be0_0, v0x1163d20_0, C4<1>, C4<1>;
L_0x1106a90 .functor NOT 1, v0x1163aa0_0, C4<0>, C4<0>, C4<0>;
L_0x1106e70 .functor NOT 1, v0x1163b40_0, C4<0>, C4<0>, C4<0>;
L_0x11070f0 .functor AND 1, L_0x1106a90, L_0x1106e70, C4<1>, C4<1>;
L_0x111fa00 .functor AND 1, L_0x11070f0, v0x1163be0_0, C4<1>, C4<1>;
L_0x113e250 .functor OR 1, L_0x11066b0, L_0x111fa00, C4<0>, C4<0>;
L_0x1169f20 .functor NOT 1, v0x1163b40_0, C4<0>, C4<0>, C4<0>;
L_0x1169f90 .functor OR 1, L_0x1169f20, v0x1163d20_0, C4<0>, C4<0>;
L_0x116a0a0 .functor AND 1, v0x1163be0_0, L_0x1169f90, C4<1>, C4<1>;
L_0x116a160 .functor NOT 1, v0x1163aa0_0, C4<0>, C4<0>, C4<0>;
L_0x116a230 .functor OR 1, L_0x116a160, v0x1163b40_0, C4<0>, C4<0>;
L_0x116a2a0 .functor AND 1, L_0x116a0a0, L_0x116a230, C4<1>, C4<1>;
L_0x116a420 .functor NOT 1, v0x1163b40_0, C4<0>, C4<0>, C4<0>;
L_0x116a490 .functor OR 1, L_0x116a420, v0x1163d20_0, C4<0>, C4<0>;
L_0x116a3b0 .functor AND 1, v0x1163be0_0, L_0x116a490, C4<1>, C4<1>;
L_0x116a620 .functor NOT 1, v0x1163aa0_0, C4<0>, C4<0>, C4<0>;
L_0x116a720 .functor OR 1, L_0x116a620, v0x1163d20_0, C4<0>, C4<0>;
L_0x116a7e0 .functor AND 1, L_0x116a3b0, L_0x116a720, C4<1>, C4<1>;
L_0x116a990 .functor XNOR 1, L_0x116a2a0, L_0x116a7e0, C4<0>, C4<0>;
v0x1105c00_0 .net *"_ivl_0", 0 0, L_0x11066b0;  1 drivers
v0x1106000_0 .net *"_ivl_12", 0 0, L_0x1169f20;  1 drivers
v0x11063e0_0 .net *"_ivl_14", 0 0, L_0x1169f90;  1 drivers
v0x11067c0_0 .net *"_ivl_16", 0 0, L_0x116a0a0;  1 drivers
v0x1106ba0_0 .net *"_ivl_18", 0 0, L_0x116a160;  1 drivers
v0x1106f80_0 .net *"_ivl_2", 0 0, L_0x1106a90;  1 drivers
v0x1107200_0 .net *"_ivl_20", 0 0, L_0x116a230;  1 drivers
v0x1162010_0 .net *"_ivl_24", 0 0, L_0x116a420;  1 drivers
v0x11620f0_0 .net *"_ivl_26", 0 0, L_0x116a490;  1 drivers
v0x11621d0_0 .net *"_ivl_28", 0 0, L_0x116a3b0;  1 drivers
v0x11622b0_0 .net *"_ivl_30", 0 0, L_0x116a620;  1 drivers
v0x1162390_0 .net *"_ivl_32", 0 0, L_0x116a720;  1 drivers
v0x1162470_0 .net *"_ivl_36", 0 0, L_0x116a990;  1 drivers
L_0x7fb00cf6e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1162530_0 .net *"_ivl_38", 0 0, L_0x7fb00cf6e018;  1 drivers
v0x1162610_0 .net *"_ivl_4", 0 0, L_0x1106e70;  1 drivers
v0x11626f0_0 .net *"_ivl_6", 0 0, L_0x11070f0;  1 drivers
v0x11627d0_0 .net *"_ivl_8", 0 0, L_0x111fa00;  1 drivers
v0x11628b0_0 .net "a", 0 0, v0x1163aa0_0;  alias, 1 drivers
v0x1162970_0 .net "b", 0 0, v0x1163b40_0;  alias, 1 drivers
v0x1162a30_0 .net "c", 0 0, v0x1163be0_0;  alias, 1 drivers
v0x1162af0_0 .net "d", 0 0, v0x1163d20_0;  alias, 1 drivers
v0x1162bb0_0 .net "out_pos", 0 0, L_0x116aaa0;  alias, 1 drivers
v0x1162c70_0 .net "out_sop", 0 0, L_0x113e250;  alias, 1 drivers
v0x1162d30_0 .net "pos0", 0 0, L_0x116a2a0;  1 drivers
v0x1162df0_0 .net "pos1", 0 0, L_0x116a7e0;  1 drivers
L_0x116aaa0 .functor MUXZ 1, L_0x7fb00cf6e018, L_0x116a2a0, L_0x116a990, C4<>;
S_0x1162f70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1115000;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1163aa0_0 .var "a", 0 0;
v0x1163b40_0 .var "b", 0 0;
v0x1163be0_0 .var "c", 0 0;
v0x1163c80_0 .net "clk", 0 0, v0x1169390_0;  1 drivers
v0x1163d20_0 .var "d", 0 0;
v0x1163e10_0 .var/2u "fail", 0 0;
v0x1163eb0_0 .var/2u "fail1", 0 0;
v0x1163f50_0 .net "tb_match", 0 0, L_0x1170f30;  alias, 1 drivers
v0x1163ff0_0 .var "wavedrom_enable", 0 0;
v0x1164090_0 .var "wavedrom_title", 511 0;
E_0x11137e0/0 .event negedge, v0x1163c80_0;
E_0x11137e0/1 .event posedge, v0x1163c80_0;
E_0x11137e0 .event/or E_0x11137e0/0, E_0x11137e0/1;
S_0x11632a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1162f70;
 .timescale -12 -12;
v0x11634e0_0 .var/2s "i", 31 0;
E_0x1113680 .event posedge, v0x1163c80_0;
S_0x11635e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1162f70;
 .timescale -12 -12;
v0x11637e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x11638c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1162f70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1164270 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1115000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x116ac50 .functor NOT 1, v0x1163aa0_0, C4<0>, C4<0>, C4<0>;
L_0x116ace0 .functor NOT 1, v0x1163b40_0, C4<0>, C4<0>, C4<0>;
L_0x116ae80 .functor AND 1, L_0x116ac50, L_0x116ace0, C4<1>, C4<1>;
L_0x116af90 .functor AND 1, L_0x116ae80, v0x1163be0_0, C4<1>, C4<1>;
L_0x116b190 .functor NOT 1, v0x1163d20_0, C4<0>, C4<0>, C4<0>;
L_0x116b310 .functor AND 1, L_0x116af90, L_0x116b190, C4<1>, C4<1>;
L_0x116b460 .functor NOT 1, v0x1163aa0_0, C4<0>, C4<0>, C4<0>;
L_0x116b5e0 .functor AND 1, L_0x116b460, v0x1163b40_0, C4<1>, C4<1>;
L_0x116b6f0 .functor AND 1, L_0x116b5e0, v0x1163be0_0, C4<1>, C4<1>;
L_0x116b7b0 .functor AND 1, L_0x116b6f0, v0x1163d20_0, C4<1>, C4<1>;
L_0x116b8d0 .functor OR 1, L_0x116b310, L_0x116b7b0, C4<0>, C4<0>;
L_0x116b990 .functor AND 1, v0x1163aa0_0, v0x1163b40_0, C4<1>, C4<1>;
L_0x116ba70 .functor AND 1, L_0x116b990, v0x1163be0_0, C4<1>, C4<1>;
L_0x116bb30 .functor AND 1, L_0x116ba70, v0x1163d20_0, C4<1>, C4<1>;
L_0x116ba00 .functor OR 1, L_0x116b8d0, L_0x116bb30, C4<0>, C4<0>;
L_0x116bd60 .functor NOT 1, v0x1163aa0_0, C4<0>, C4<0>, C4<0>;
L_0x116be60 .functor NOT 1, v0x1163b40_0, C4<0>, C4<0>, C4<0>;
L_0x116bed0 .functor OR 1, L_0x116bd60, L_0x116be60, C4<0>, C4<0>;
L_0x116c080 .functor NOT 1, v0x1163be0_0, C4<0>, C4<0>, C4<0>;
L_0x116c0f0 .functor OR 1, L_0x116bed0, L_0x116c080, C4<0>, C4<0>;
L_0x116c2b0 .functor NOT 1, v0x1163aa0_0, C4<0>, C4<0>, C4<0>;
L_0x116c320 .functor NOT 1, v0x1163b40_0, C4<0>, C4<0>, C4<0>;
L_0x116c450 .functor OR 1, L_0x116c2b0, L_0x116c320, C4<0>, C4<0>;
L_0x116c560 .functor OR 1, L_0x116c450, v0x1163d20_0, C4<0>, C4<0>;
L_0x116c6f0 .functor AND 1, L_0x116c0f0, L_0x116c560, C4<1>, C4<1>;
L_0x116c800 .functor NOT 1, v0x1163aa0_0, C4<0>, C4<0>, C4<0>;
L_0x116c950 .functor OR 1, L_0x116c800, v0x1163be0_0, C4<0>, C4<0>;
L_0x116ca10 .functor NOT 1, v0x1163d20_0, C4<0>, C4<0>, C4<0>;
L_0x116cb70 .functor OR 1, L_0x116c950, L_0x116ca10, C4<0>, C4<0>;
L_0x116cc80 .functor AND 1, L_0x116c6f0, L_0x116cb70, C4<1>, C4<1>;
L_0x116ce90 .functor NOT 1, v0x1163aa0_0, C4<0>, C4<0>, C4<0>;
L_0x116cf00 .functor OR 1, L_0x116ce90, v0x1163be0_0, C4<0>, C4<0>;
L_0x116d0d0 .functor OR 1, L_0x116cf00, v0x1163d20_0, C4<0>, C4<0>;
L_0x116d190 .functor AND 1, L_0x116cc80, L_0x116d0d0, C4<1>, C4<1>;
L_0x116d3c0 .functor NOT 1, v0x1163aa0_0, C4<0>, C4<0>, C4<0>;
L_0x116d430 .functor OR 1, L_0x116d3c0, v0x1163b40_0, C4<0>, C4<0>;
L_0x116d620 .functor NOT 1, v0x1163d20_0, C4<0>, C4<0>, C4<0>;
L_0x116d690 .functor OR 1, L_0x116d430, L_0x116d620, C4<0>, C4<0>;
L_0x116d4f0 .functor AND 1, L_0x116d190, L_0x116d690, C4<1>, C4<1>;
L_0x116d8e0 .functor NOT 1, v0x1163aa0_0, C4<0>, C4<0>, C4<0>;
L_0x116daa0 .functor OR 1, L_0x116d8e0, v0x1163b40_0, C4<0>, C4<0>;
L_0x116db60 .functor OR 1, L_0x116daa0, v0x1163be0_0, C4<0>, C4<0>;
L_0x116dd80 .functor AND 1, L_0x116d4f0, L_0x116db60, C4<1>, C4<1>;
L_0x116de90 .functor NOT 1, v0x1163b40_0, C4<0>, C4<0>, C4<0>;
L_0x116e070 .functor OR 1, v0x1163aa0_0, L_0x116de90, C4<0>, C4<0>;
L_0x116e130 .functor NOT 1, v0x1163be0_0, C4<0>, C4<0>, C4<0>;
L_0x116e320 .functor OR 1, L_0x116e070, L_0x116e130, C4<0>, C4<0>;
L_0x116e430 .functor NOT 1, v0x1163d20_0, C4<0>, C4<0>, C4<0>;
L_0x116e630 .functor OR 1, L_0x116e320, L_0x116e430, C4<0>, C4<0>;
L_0x116e740 .functor AND 1, L_0x116dd80, L_0x116e630, C4<1>, C4<1>;
L_0x116e9f0 .functor NOT 1, v0x1163b40_0, C4<0>, C4<0>, C4<0>;
L_0x116ec70 .functor OR 1, v0x1163aa0_0, L_0x116e9f0, C4<0>, C4<0>;
L_0x116eee0 .functor OR 1, L_0x116ec70, v0x1163be0_0, C4<0>, C4<0>;
L_0x116f1b0 .functor NOT 1, v0x1163d20_0, C4<0>, C4<0>, C4<0>;
L_0x116f5f0 .functor OR 1, L_0x116eee0, L_0x116f1b0, C4<0>, C4<0>;
L_0x116f700 .functor AND 1, L_0x116e740, L_0x116f5f0, C4<1>, C4<1>;
L_0x116f9e0 .functor OR 1, v0x1163aa0_0, v0x1163b40_0, C4<0>, C4<0>;
L_0x116fa50 .functor NOT 1, v0x1163be0_0, C4<0>, C4<0>, C4<0>;
L_0x116fca0 .functor OR 1, L_0x116f9e0, L_0x116fa50, C4<0>, C4<0>;
L_0x116fdb0 .functor OR 1, L_0x116fca0, v0x1163d20_0, C4<0>, C4<0>;
L_0x1170060 .functor AND 1, L_0x116f700, L_0x116fdb0, C4<1>, C4<1>;
L_0x1170170 .functor OR 1, v0x1163aa0_0, v0x1163b40_0, C4<0>, C4<0>;
L_0x11703e0 .functor OR 1, L_0x1170170, v0x1163be0_0, C4<0>, C4<0>;
L_0x11704a0 .functor NOT 1, v0x1163d20_0, C4<0>, C4<0>, C4<0>;
L_0x1170720 .functor OR 1, L_0x11703e0, L_0x11704a0, C4<0>, C4<0>;
L_0x1170830 .functor AND 1, L_0x1170060, L_0x1170720, C4<1>, C4<1>;
v0x1164430_0 .net *"_ivl_0", 0 0, L_0x116ac50;  1 drivers
v0x1164510_0 .net *"_ivl_10", 0 0, L_0x116b310;  1 drivers
v0x11645f0_0 .net *"_ivl_100", 0 0, L_0x116e9f0;  1 drivers
v0x11646e0_0 .net *"_ivl_102", 0 0, L_0x116ec70;  1 drivers
v0x11647c0_0 .net *"_ivl_104", 0 0, L_0x116eee0;  1 drivers
v0x11648f0_0 .net *"_ivl_106", 0 0, L_0x116f1b0;  1 drivers
v0x11649d0_0 .net *"_ivl_108", 0 0, L_0x116f5f0;  1 drivers
v0x1164ab0_0 .net *"_ivl_110", 0 0, L_0x116f700;  1 drivers
v0x1164b90_0 .net *"_ivl_112", 0 0, L_0x116f9e0;  1 drivers
v0x1164d00_0 .net *"_ivl_114", 0 0, L_0x116fa50;  1 drivers
v0x1164de0_0 .net *"_ivl_116", 0 0, L_0x116fca0;  1 drivers
v0x1164ec0_0 .net *"_ivl_118", 0 0, L_0x116fdb0;  1 drivers
v0x1164fa0_0 .net *"_ivl_12", 0 0, L_0x116b460;  1 drivers
v0x1165080_0 .net *"_ivl_120", 0 0, L_0x1170060;  1 drivers
v0x1165160_0 .net *"_ivl_122", 0 0, L_0x1170170;  1 drivers
v0x1165240_0 .net *"_ivl_124", 0 0, L_0x11703e0;  1 drivers
v0x1165320_0 .net *"_ivl_126", 0 0, L_0x11704a0;  1 drivers
v0x1165510_0 .net *"_ivl_128", 0 0, L_0x1170720;  1 drivers
v0x11655f0_0 .net *"_ivl_14", 0 0, L_0x116b5e0;  1 drivers
v0x11656d0_0 .net *"_ivl_16", 0 0, L_0x116b6f0;  1 drivers
v0x11657b0_0 .net *"_ivl_18", 0 0, L_0x116b7b0;  1 drivers
v0x1165890_0 .net *"_ivl_2", 0 0, L_0x116ace0;  1 drivers
v0x1165970_0 .net *"_ivl_20", 0 0, L_0x116b8d0;  1 drivers
v0x1165a50_0 .net *"_ivl_22", 0 0, L_0x116b990;  1 drivers
v0x1165b30_0 .net *"_ivl_24", 0 0, L_0x116ba70;  1 drivers
v0x1165c10_0 .net *"_ivl_26", 0 0, L_0x116bb30;  1 drivers
v0x1165cf0_0 .net *"_ivl_30", 0 0, L_0x116bd60;  1 drivers
v0x1165dd0_0 .net *"_ivl_32", 0 0, L_0x116be60;  1 drivers
v0x1165eb0_0 .net *"_ivl_34", 0 0, L_0x116bed0;  1 drivers
v0x1165f90_0 .net *"_ivl_36", 0 0, L_0x116c080;  1 drivers
v0x1166070_0 .net *"_ivl_38", 0 0, L_0x116c0f0;  1 drivers
v0x1166150_0 .net *"_ivl_4", 0 0, L_0x116ae80;  1 drivers
v0x1166230_0 .net *"_ivl_40", 0 0, L_0x116c2b0;  1 drivers
v0x1166520_0 .net *"_ivl_42", 0 0, L_0x116c320;  1 drivers
v0x1166600_0 .net *"_ivl_44", 0 0, L_0x116c450;  1 drivers
v0x11666e0_0 .net *"_ivl_46", 0 0, L_0x116c560;  1 drivers
v0x11667c0_0 .net *"_ivl_48", 0 0, L_0x116c6f0;  1 drivers
v0x11668a0_0 .net *"_ivl_50", 0 0, L_0x116c800;  1 drivers
v0x1166980_0 .net *"_ivl_52", 0 0, L_0x116c950;  1 drivers
v0x1166a60_0 .net *"_ivl_54", 0 0, L_0x116ca10;  1 drivers
v0x1166b40_0 .net *"_ivl_56", 0 0, L_0x116cb70;  1 drivers
v0x1166c20_0 .net *"_ivl_58", 0 0, L_0x116cc80;  1 drivers
v0x1166d00_0 .net *"_ivl_6", 0 0, L_0x116af90;  1 drivers
v0x1166de0_0 .net *"_ivl_60", 0 0, L_0x116ce90;  1 drivers
v0x1166ec0_0 .net *"_ivl_62", 0 0, L_0x116cf00;  1 drivers
v0x1166fa0_0 .net *"_ivl_64", 0 0, L_0x116d0d0;  1 drivers
v0x1167080_0 .net *"_ivl_66", 0 0, L_0x116d190;  1 drivers
v0x1167160_0 .net *"_ivl_68", 0 0, L_0x116d3c0;  1 drivers
v0x1167240_0 .net *"_ivl_70", 0 0, L_0x116d430;  1 drivers
v0x1167320_0 .net *"_ivl_72", 0 0, L_0x116d620;  1 drivers
v0x1167400_0 .net *"_ivl_74", 0 0, L_0x116d690;  1 drivers
v0x11674e0_0 .net *"_ivl_76", 0 0, L_0x116d4f0;  1 drivers
v0x11675c0_0 .net *"_ivl_78", 0 0, L_0x116d8e0;  1 drivers
v0x11676a0_0 .net *"_ivl_8", 0 0, L_0x116b190;  1 drivers
v0x1167780_0 .net *"_ivl_80", 0 0, L_0x116daa0;  1 drivers
v0x1167860_0 .net *"_ivl_82", 0 0, L_0x116db60;  1 drivers
v0x1167940_0 .net *"_ivl_84", 0 0, L_0x116dd80;  1 drivers
v0x1167a20_0 .net *"_ivl_86", 0 0, L_0x116de90;  1 drivers
v0x1167b00_0 .net *"_ivl_88", 0 0, L_0x116e070;  1 drivers
v0x1167be0_0 .net *"_ivl_90", 0 0, L_0x116e130;  1 drivers
v0x1167cc0_0 .net *"_ivl_92", 0 0, L_0x116e320;  1 drivers
v0x1167da0_0 .net *"_ivl_94", 0 0, L_0x116e430;  1 drivers
v0x1167e80_0 .net *"_ivl_96", 0 0, L_0x116e630;  1 drivers
v0x1167f60_0 .net *"_ivl_98", 0 0, L_0x116e740;  1 drivers
v0x1168040_0 .net "a", 0 0, v0x1163aa0_0;  alias, 1 drivers
v0x11684f0_0 .net "b", 0 0, v0x1163b40_0;  alias, 1 drivers
v0x11685e0_0 .net "c", 0 0, v0x1163be0_0;  alias, 1 drivers
v0x11686d0_0 .net "d", 0 0, v0x1163d20_0;  alias, 1 drivers
v0x11687c0_0 .net "out_pos", 0 0, L_0x1170830;  alias, 1 drivers
v0x1168880_0 .net "out_sop", 0 0, L_0x116ba00;  alias, 1 drivers
S_0x1168a00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1115000;
 .timescale -12 -12;
E_0x10fb9f0 .event anyedge, v0x11697f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x11697f0_0;
    %nor/r;
    %assign/vec4 v0x11697f0_0, 0;
    %wait E_0x10fb9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1162f70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1163e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1163eb0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1162f70;
T_4 ;
    %wait E_0x11137e0;
    %load/vec4 v0x1163f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1163e10_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1162f70;
T_5 ;
    %wait E_0x1113680;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1163d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163b40_0, 0;
    %assign/vec4 v0x1163aa0_0, 0;
    %wait E_0x1113680;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1163d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163b40_0, 0;
    %assign/vec4 v0x1163aa0_0, 0;
    %wait E_0x1113680;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1163d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163b40_0, 0;
    %assign/vec4 v0x1163aa0_0, 0;
    %wait E_0x1113680;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1163d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163b40_0, 0;
    %assign/vec4 v0x1163aa0_0, 0;
    %wait E_0x1113680;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1163d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163b40_0, 0;
    %assign/vec4 v0x1163aa0_0, 0;
    %wait E_0x1113680;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1163d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163b40_0, 0;
    %assign/vec4 v0x1163aa0_0, 0;
    %wait E_0x1113680;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1163d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163b40_0, 0;
    %assign/vec4 v0x1163aa0_0, 0;
    %wait E_0x1113680;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1163d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163b40_0, 0;
    %assign/vec4 v0x1163aa0_0, 0;
    %wait E_0x1113680;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1163d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163b40_0, 0;
    %assign/vec4 v0x1163aa0_0, 0;
    %wait E_0x1113680;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1163d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163b40_0, 0;
    %assign/vec4 v0x1163aa0_0, 0;
    %wait E_0x1113680;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1163d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163b40_0, 0;
    %assign/vec4 v0x1163aa0_0, 0;
    %wait E_0x1113680;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1163d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163b40_0, 0;
    %assign/vec4 v0x1163aa0_0, 0;
    %wait E_0x1113680;
    %load/vec4 v0x1163e10_0;
    %store/vec4 v0x1163eb0_0, 0, 1;
    %fork t_1, S_0x11632a0;
    %jmp t_0;
    .scope S_0x11632a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11634e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x11634e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1113680;
    %load/vec4 v0x11634e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1163d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163b40_0, 0;
    %assign/vec4 v0x1163aa0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11634e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x11634e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1162f70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11137e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1163d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1163b40_0, 0;
    %assign/vec4 v0x1163aa0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1163e10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1163eb0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1115000;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1169390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11697f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1115000;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1169390_0;
    %inv;
    %store/vec4 v0x1169390_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1115000;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1163c80_0, v0x1169960_0, v0x11691b0_0, v0x1169250_0, v0x11692f0_0, v0x1169430_0, v0x11696b0_0, v0x1169610_0, v0x1169570_0, v0x11694d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1115000;
T_9 ;
    %load/vec4 v0x1169750_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1169750_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1169750_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1169750_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1169750_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1169750_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1169750_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1169750_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1169750_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1169750_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1115000;
T_10 ;
    %wait E_0x11137e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1169750_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1169750_0, 4, 32;
    %load/vec4 v0x1169890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1169750_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1169750_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1169750_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1169750_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x11696b0_0;
    %load/vec4 v0x11696b0_0;
    %load/vec4 v0x1169610_0;
    %xor;
    %load/vec4 v0x11696b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1169750_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1169750_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1169750_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1169750_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1169570_0;
    %load/vec4 v0x1169570_0;
    %load/vec4 v0x11694d0_0;
    %xor;
    %load/vec4 v0x1169570_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1169750_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1169750_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1169750_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1169750_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth10/human/ece241_2013_q2/iter8/response0/top_module.sv";
