Return-Path: <linux-kernel+bounces-302702-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [IPv6:2604:1380:45e3:2400::1])
	by mail.lfdr.de (Postfix) with ESMTPS id B7AF396021A
	for <lists+linux-kernel@lfdr.de>; Tue, 27 Aug 2024 08:43:22 +0200 (CEST)
Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id 7ECD128279A
	for <lists+linux-kernel@lfdr.de>; Tue, 27 Aug 2024 06:43:21 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 6D2A6145B3F;
	Tue, 27 Aug 2024 06:43:16 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="r7f9RL42"
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id AA0B713D53F;
	Tue, 27 Aug 2024 06:43:15 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1724740995; cv=none; b=dnMMWyYME1rYsTo2cUJkF8eVYxdAH4iojh95wMWZR6Ym1eWWF8HYiZiE0DsFo4TVWZ3yxMDJffKnhIpy9/9o8ZLQ9Ty/C/UCRN9XiF91YMtDfXCFGddW2D+nrGu2KvIamSpwf0GVmq88WnscjseOzWbJ1+ObHhjftHtCSY0FdKQ=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1724740995; c=relaxed/simple;
	bh=UN8jJKWp9FZ86DyKvPyHNI3fF4Bv/Fr2Y0IH+XN6Gnk=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=tADQVKvDmHCsVOmd+vPZE9cIjOPnp4Ab0gbf+4FUlZx57GL0Lhwvynsu5mjJpG1ZlqFzPwr+BSpB1VBX6CucUEGPgpcrLFRdAQQ3Mz63OYVXpWsr59mFW9c7TAsNt+83dMPz37WWzymEp93dtbXTYvtRhmtHF/T3dsiRTGN/3hA=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=r7f9RL42; arc=none smtp.client-ip=10.30.226.201
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 3CFD3C8B7A8;
	Tue, 27 Aug 2024 06:43:14 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1724740995;
	bh=UN8jJKWp9FZ86DyKvPyHNI3fF4Bv/Fr2Y0IH+XN6Gnk=;
	h=Date:From:To:Cc:Subject:References:In-Reply-To:From;
	b=r7f9RL42dCe/JH7mFcxfIC9Ni0ew1mM5oQ8BnvNEKihWUttFPsybIKY1uB6olNLCz
	 AdoAhwyu5CM27ipFGx5u3+rv3m1UduKzk/d5TWAq0dWzavrhCTMs1DHcePUb34lmoK
	 8I7fk8idgtKPmP3HGoiG13DIIIpkA90RPhVAZZFuA5tp9b72ZTstsafp6+WX8c88c+
	 IhJQLU52Nig+MVSJOhPBlC3RNk+egYx+pm8sdhIV5P2xwLSarG86rAMBXJJnX0vmZg
	 msL1gTYOzO28fPYCBBJCsSlWCzklYWMXahE8b4SqqQfzIzJzjWxOGjL2WbFPmdof3W
	 /eVlva70RMXXg==
Date: Tue, 27 Aug 2024 08:43:11 +0200
From: Krzysztof Kozlowski <krzk@kernel.org>
To: Claudiu Beznea <claudiu.beznea@tuxon.dev>
Cc: nicolas.ferre@microchip.com, alexandre.belloni@bootlin.com, 
	robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, mturquette@baylibre.com, 
	sboyd@kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, 
	linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org
Subject: Re: [PATCH 1/3] dt-bindings: clk: at91: Add clock IDs for the slow
 clock controller
Message-ID: <nolm3yacbmvtwstho6c2stuaknjxpzl75z6dpechrnmr6rkpds@nzejoyryj74d>
References: <20240826173116.3628337-1-claudiu.beznea@tuxon.dev>
 <20240826173116.3628337-2-claudiu.beznea@tuxon.dev>
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
In-Reply-To: <20240826173116.3628337-2-claudiu.beznea@tuxon.dev>

On Mon, Aug 26, 2024 at 08:31:14PM +0300, Claudiu Beznea wrote:
> Add clock IDs for the slow clock controller. Previously, raw numbers
> were used (0 or 1) for clocks generated by the slow clock controller. This
> leads to confusion and wrong IDs were used on few device trees. To avoid
> this add macros.
> 
> Signed-off-by: Claudiu Beznea <claudiu.beznea@tuxon.dev>
> ---
>  include/dt-bindings/clock/at91.h | 4 ++++

Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>

Best regards,
Krzysztof


