{
    "code": "module TopModule(\n    input logic clk,       // Clock signal\n    input logic reset,     // Active-high, synchronous reset\n    output logic [3:0] q   // 4-bit counter output\n);\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            q <= 4'b0000;  // Reset counter to 0\n        end else if (q == 4'b1001) begin\n            q <= 4'b0000;  // Wrap around from 9 to 0\n        end else begin\n            q <= q + 1;    // Increment counter\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}