// Seed: 4164935047
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  inout id_1;
  logic id_2;
  assign id_2 = 1;
  always @(posedge 1) begin
    id_1 <= id_2 == id_2;
  end
endmodule
