Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 23:31:56 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_45/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.742      -21.969                     40                 1411       -0.033       -0.231                     13                 1411        1.725        0.000                       0                  1391  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.742      -21.969                     40                 1411       -0.033       -0.231                     13                 1411        1.725        0.000                       0                  1391  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           40  Failing Endpoints,  Worst Slack       -0.742ns,  Total Violation      -21.969ns
Hold  :           13  Failing Endpoints,  Worst Slack       -0.033ns,  Total Violation       -0.231ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 genblk1[77].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 1.913ns (42.407%)  route 2.598ns (57.593%))
  Logic Levels:           20  (CARRY8=10 LUT2=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 5.347 - 4.000 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.845ns (routing 0.000ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.000ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1390, estimated)     0.845     1.791    genblk1[77].reg_in/clk_IBUF_BUFG
    SLICE_X131Y490       FDRE                                         r  genblk1[77].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y490       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.867 f  genblk1[77].reg_in/reg_out_reg[1]/Q
                         net (fo=4, estimated)        0.103     1.970    genblk1[77].reg_in/Q[1]
    SLICE_X132Y490       LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.059 r  genblk1[77].reg_in/z_carry_i_3__0/O
                         net (fo=2, estimated)        0.146     2.205    genblk1[77].reg_in/reg_out_reg[5]_0[1]
    SLICE_X131Y490       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.328 r  genblk1[77].reg_in/z_carry_i_7__0/O
                         net (fo=1, routed)           0.022     2.350    conv/mul47/S[5]
    SLICE_X131Y490       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.509 r  conv/mul47/z_carry/CO[7]
                         net (fo=1, estimated)        0.026     2.535    conv/mul47/z_carry_n_0
    SLICE_X131Y491       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.591 r  conv/mul47/z_carry__0/O[0]
                         net (fo=1, estimated)        0.289     2.880    conv/add000083/tmp00[47]_14[8]
    SLICE_X132Y486       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     2.916 r  conv/add000083/reg_out[21]_i_364/O
                         net (fo=1, routed)           0.009     2.925    conv/add000083/reg_out[21]_i_364_n_0
    SLICE_X132Y486       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[5])
                                                      0.195     3.120 r  conv/add000083/reg_out_reg[21]_i_314/CO[5]
                         net (fo=3, estimated)        0.275     3.395    conv/add000083/reg_out_reg[21]_i_314_n_2
    SLICE_X129Y486       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     3.446 r  conv/add000083/reg_out[21]_i_317/O
                         net (fo=1, routed)           0.022     3.468    conv/add000083/reg_out[21]_i_317_n_0
    SLICE_X129Y486       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.138     3.606 r  conv/add000083/reg_out_reg[21]_i_259/O[7]
                         net (fo=1, estimated)        0.240     3.846    conv/add000083/reg_out_reg[21]_i_259_n_8
    SLICE_X127Y487       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.885 r  conv/add000083/reg_out[21]_i_172/O
                         net (fo=1, routed)           0.015     3.900    conv/add000083/reg_out[21]_i_172_n_0
    SLICE_X127Y487       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.017 r  conv/add000083/reg_out_reg[21]_i_107/CO[7]
                         net (fo=1, estimated)        0.026     4.043    conv/add000083/reg_out_reg[21]_i_107_n_0
    SLICE_X127Y488       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.099 r  conv/add000083/reg_out_reg[21]_i_106/O[0]
                         net (fo=1, estimated)        0.217     4.316    conv/add000083/reg_out_reg[21]_i_106_n_15
    SLICE_X128Y488       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     4.352 r  conv/add000083/reg_out[21]_i_67/O
                         net (fo=1, routed)           0.009     4.361    conv/add000083/reg_out[21]_i_67_n_0
    SLICE_X128Y488       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     4.541 r  conv/add000083/reg_out_reg[21]_i_36/CO[3]
                         net (fo=2, estimated)        0.245     4.786    conv/add000083/reg_out_reg[21]_i_36_n_4
    SLICE_X128Y494       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.836 r  conv/add000083/reg_out[21]_i_37/O
                         net (fo=1, routed)           0.009     4.845    conv/add000083/reg_out[21]_i_37_n_0
    SLICE_X128Y494       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.154     4.999 r  conv/add000083/reg_out_reg[21]_i_21/CO[4]
                         net (fo=1, estimated)        0.224     5.223    conv/add000083/reg_out_reg[21]_i_21_n_3
    SLICE_X125Y492       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     5.260 r  conv/add000083/reg_out[21]_i_10/O
                         net (fo=1, routed)           0.014     5.274    conv/add000083/reg_out[21]_i_10_n_0
    SLICE_X125Y492       CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.063     5.337 r  conv/add000083/reg_out_reg[21]_i_3/O[4]
                         net (fo=1, estimated)        0.284     5.621    conv/add000083/reg_out_reg[21]_i_3_n_11
    SLICE_X125Y501       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     5.658 r  conv/add000083/reg_out[21]_i_5/O
                         net (fo=1, routed)           0.025     5.683    conv/add000083/reg_out[21]_i_5_n_0
    SLICE_X125Y501       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     5.867 r  conv/add000083/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, estimated)        0.132     5.999    reg_out/a[21]
    SLICE_X125Y502       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     6.036 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, estimated)       0.266     6.302    reg_out/reg_out[21]_i_1_n_0
    SLICE_X126Y500       FDRE                                         r  reg_out/reg_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1390, estimated)     0.691     5.347    reg_out/clk_IBUF_BUFG
    SLICE_X126Y500       FDRE                                         r  reg_out/reg_out_reg[13]/C
                         clock pessimism              0.323     5.670    
                         clock uncertainty           -0.035     5.634    
    SLICE_X126Y500       FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     5.560    reg_out/reg_out_reg[13]
  -------------------------------------------------------------------
                         required time                          5.560    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                 -0.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.033ns  (arrival time - required time)
  Source:                 demux/genblk1[9].z_reg[9][7]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[9].reg_in/reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.058ns (41.429%)  route 0.082ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      0.686ns (routing 0.000ns, distribution 0.686ns)
  Clock Net Delay (Destination): 0.830ns (routing 0.000ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1390, estimated)     0.686     1.342    demux/clk_IBUF_BUFG
    SLICE_X122Y500       FDRE                                         r  demux/genblk1[9].z_reg[9][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y500       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.400 r  demux/genblk1[9].z_reg[9][7]/Q
                         net (fo=1, estimated)        0.082     1.482    genblk1[9].reg_in/D[7]
    SLICE_X123Y500       FDRE                                         r  genblk1[9].reg_in/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1390, estimated)     0.830     1.776    genblk1[9].reg_in/clk_IBUF_BUFG
    SLICE_X123Y500       FDRE                                         r  genblk1[9].reg_in/reg_out_reg[7]/C
                         clock pessimism             -0.323     1.453    
    SLICE_X123Y500       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     1.515    genblk1[9].reg_in/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                 -0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X118Y521  demux/genblk1[111].z_reg[111][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X123Y516  demux/genblk1[109].z_reg[109][7]/C



