WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Control_Unit/Control/DO_cmp_eq0000 is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
DRC detected 0 errors and 1 warnings.
