axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,D:/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/ec67/hdl"incdir="../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/b28c/hdl"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,D:/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/ec67/hdl"incdir="../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/b28c/hdl"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,D:/Vivado/2024.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/ec67/hdl"incdir="../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/b28c/hdl"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,D:/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/ec67/hdl"incdir="../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/b28c/hdl"
axi_vip_pkg.sv,systemverilog,xilinx_vip,D:/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/ec67/hdl"incdir="../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/b28c/hdl"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,D:/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/ec67/hdl"incdir="../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/b28c/hdl"
axi_vip_if.sv,systemverilog,xilinx_vip,D:/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/ec67/hdl"incdir="../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/b28c/hdl"
clk_vip_if.sv,systemverilog,xilinx_vip,D:/Vivado/2024.1/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/ec67/hdl"incdir="../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/b28c/hdl"
rst_vip_if.sv,systemverilog,xilinx_vip,D:/Vivado/2024.1/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/ec67/hdl"incdir="../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/b28c/hdl"
top.v,verilog,xil_defaultlib,D:/KMUTT/FIBO/year 3/1/MBED/FPGA/LED_Test/LED_Test.srcs/sources_1/new/top.v,incdir="../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/ec67/hdl"incdir="../../../LED_Test.gen/sources_1/bd/miniZED/ipshared/b28c/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
