; ModuleID = '/home/alex/Documents/RFNoCFrameSynchHWAccel/correlatorDev/correlator/solution1/.autopilot/db/a.o.2.bc'
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@phaseClassValid_V_9 = internal global i1 false
@phaseClassValid_V_8 = internal global i1 false
@phaseClassValid_V_7 = internal global i1 false
@phaseClassValid_V_6 = internal global i1 false
@phaseClassValid_V_5 = internal global i1 false
@phaseClassValid_V_4 = internal global i1 false
@phaseClassValid_V_3 = internal global i1 false
@phaseClassValid_V_2 = internal global i1 false
@phaseClassValid_V_15 = internal global i1 false
@phaseClassValid_V_14 = internal global i1 false
@phaseClassValid_V_13 = internal global i1 false
@phaseClassValid_V_12 = internal global i1 false
@phaseClassValid_V_11 = internal global i1 false
@phaseClassValid_V_10 = internal global i1 false
@phaseClassValid_V_1 = internal global i1 false
@phaseClassValid_V_0 = internal global i1 false
@phaseClass9_V_9 = internal unnamed_addr global i16 0
@phaseClass9_V_8 = internal unnamed_addr global i16 0
@phaseClass9_V_7 = internal unnamed_addr global i16 0
@phaseClass9_V_6 = internal unnamed_addr global i16 0
@phaseClass9_V_5 = internal unnamed_addr global i16 0
@phaseClass9_V_4 = internal unnamed_addr global i16 0
@phaseClass9_V_3 = internal unnamed_addr global i16 0
@phaseClass9_V_2 = internal unnamed_addr global i16 0
@phaseClass9_V_15 = internal unnamed_addr global i16 0
@phaseClass9_V_14 = internal unnamed_addr global i16 0
@phaseClass9_V_13 = internal unnamed_addr global i16 0
@phaseClass9_V_12 = internal unnamed_addr global i16 0
@phaseClass9_V_11 = internal unnamed_addr global i16 0
@phaseClass9_V_10 = internal unnamed_addr global i16 0
@phaseClass9_V_1 = internal unnamed_addr global i16 0
@phaseClass9_V_0 = internal unnamed_addr global i16 0
@phaseClass8_V_9 = internal unnamed_addr global i16 0
@phaseClass8_V_8 = internal unnamed_addr global i16 0
@phaseClass8_V_7 = internal unnamed_addr global i16 0
@phaseClass8_V_6 = internal unnamed_addr global i16 0
@phaseClass8_V_5 = internal unnamed_addr global i16 0
@phaseClass8_V_4 = internal unnamed_addr global i16 0
@phaseClass8_V_3 = internal unnamed_addr global i16 0
@phaseClass8_V_2 = internal unnamed_addr global i16 0
@phaseClass8_V_15 = internal unnamed_addr global i16 0
@phaseClass8_V_14 = internal unnamed_addr global i16 0
@phaseClass8_V_13 = internal unnamed_addr global i16 0
@phaseClass8_V_12 = internal unnamed_addr global i16 0
@phaseClass8_V_11 = internal unnamed_addr global i16 0
@phaseClass8_V_10 = internal unnamed_addr global i16 0
@phaseClass8_V_1 = internal unnamed_addr global i16 0
@phaseClass8_V_0 = internal unnamed_addr global i16 0
@phaseClass7_V_9 = internal unnamed_addr global i16 0
@phaseClass7_V_8 = internal unnamed_addr global i16 0
@phaseClass7_V_7 = internal unnamed_addr global i16 0
@phaseClass7_V_6 = internal unnamed_addr global i16 0
@phaseClass7_V_5 = internal unnamed_addr global i16 0
@phaseClass7_V_4 = internal unnamed_addr global i16 0
@phaseClass7_V_3 = internal unnamed_addr global i16 0
@phaseClass7_V_2 = internal unnamed_addr global i16 0
@phaseClass7_V_15 = internal unnamed_addr global i16 0
@phaseClass7_V_14 = internal unnamed_addr global i16 0
@phaseClass7_V_13 = internal unnamed_addr global i16 0
@phaseClass7_V_12 = internal unnamed_addr global i16 0
@phaseClass7_V_11 = internal unnamed_addr global i16 0
@phaseClass7_V_10 = internal unnamed_addr global i16 0
@phaseClass7_V_1 = internal unnamed_addr global i16 0
@phaseClass7_V_0 = internal unnamed_addr global i16 0
@phaseClass6_V_9 = internal unnamed_addr global i16 0
@phaseClass6_V_8 = internal unnamed_addr global i16 0
@phaseClass6_V_7 = internal unnamed_addr global i16 0
@phaseClass6_V_6 = internal unnamed_addr global i16 0
@phaseClass6_V_5 = internal unnamed_addr global i16 0
@phaseClass6_V_4 = internal unnamed_addr global i16 0
@phaseClass6_V_3 = internal unnamed_addr global i16 0
@phaseClass6_V_2 = internal unnamed_addr global i16 0
@phaseClass6_V_15 = internal unnamed_addr global i16 0
@phaseClass6_V_14 = internal unnamed_addr global i16 0
@phaseClass6_V_13 = internal unnamed_addr global i16 0
@phaseClass6_V_12 = internal unnamed_addr global i16 0
@phaseClass6_V_11 = internal unnamed_addr global i16 0
@phaseClass6_V_10 = internal unnamed_addr global i16 0
@phaseClass6_V_1 = internal unnamed_addr global i16 0
@phaseClass6_V_0 = internal unnamed_addr global i16 0
@phaseClass5_V_9 = internal unnamed_addr global i16 0
@phaseClass5_V_8 = internal unnamed_addr global i16 0
@phaseClass5_V_7 = internal unnamed_addr global i16 0
@phaseClass5_V_6 = internal unnamed_addr global i16 0
@phaseClass5_V_5 = internal unnamed_addr global i16 0
@phaseClass5_V_4 = internal unnamed_addr global i16 0
@phaseClass5_V_3 = internal unnamed_addr global i16 0
@phaseClass5_V_2 = internal unnamed_addr global i16 0
@phaseClass5_V_15 = internal unnamed_addr global i16 0
@phaseClass5_V_14 = internal unnamed_addr global i16 0
@phaseClass5_V_13 = internal unnamed_addr global i16 0
@phaseClass5_V_12 = internal unnamed_addr global i16 0
@phaseClass5_V_11 = internal unnamed_addr global i16 0
@phaseClass5_V_10 = internal unnamed_addr global i16 0
@phaseClass5_V_1 = internal unnamed_addr global i16 0
@phaseClass5_V_0 = internal unnamed_addr global i16 0
@phaseClass4_V_9 = internal unnamed_addr global i16 0
@phaseClass4_V_8 = internal unnamed_addr global i16 0
@phaseClass4_V_7 = internal unnamed_addr global i16 0
@phaseClass4_V_6 = internal unnamed_addr global i16 0
@phaseClass4_V_5 = internal unnamed_addr global i16 0
@phaseClass4_V_4 = internal unnamed_addr global i16 0
@phaseClass4_V_3 = internal unnamed_addr global i16 0
@phaseClass4_V_2 = internal unnamed_addr global i16 0
@phaseClass4_V_15 = internal unnamed_addr global i16 0
@phaseClass4_V_14 = internal unnamed_addr global i16 0
@phaseClass4_V_13 = internal unnamed_addr global i16 0
@phaseClass4_V_12 = internal unnamed_addr global i16 0
@phaseClass4_V_11 = internal unnamed_addr global i16 0
@phaseClass4_V_10 = internal unnamed_addr global i16 0
@phaseClass4_V_1 = internal unnamed_addr global i16 0
@phaseClass4_V_0 = internal unnamed_addr global i16 0
@phaseClass3_V_9 = internal unnamed_addr global i16 0
@phaseClass3_V_8 = internal unnamed_addr global i16 0
@phaseClass3_V_7 = internal unnamed_addr global i16 0
@phaseClass3_V_6 = internal unnamed_addr global i16 0
@phaseClass3_V_5 = internal unnamed_addr global i16 0
@phaseClass3_V_4 = internal unnamed_addr global i16 0
@phaseClass3_V_3 = internal unnamed_addr global i16 0
@phaseClass3_V_2 = internal unnamed_addr global i16 0
@phaseClass3_V_15 = internal unnamed_addr global i16 0
@phaseClass3_V_14 = internal unnamed_addr global i16 0
@phaseClass3_V_13 = internal unnamed_addr global i16 0
@phaseClass3_V_12 = internal unnamed_addr global i16 0
@phaseClass3_V_11 = internal unnamed_addr global i16 0
@phaseClass3_V_10 = internal unnamed_addr global i16 0
@phaseClass3_V_1 = internal unnamed_addr global i16 0
@phaseClass3_V_0 = internal unnamed_addr global i16 0
@phaseClass2_V_9 = internal unnamed_addr global i16 0
@phaseClass2_V_8 = internal unnamed_addr global i16 0
@phaseClass2_V_7 = internal unnamed_addr global i16 0
@phaseClass2_V_6 = internal unnamed_addr global i16 0
@phaseClass2_V_5 = internal unnamed_addr global i16 0
@phaseClass2_V_4 = internal unnamed_addr global i16 0
@phaseClass2_V_3 = internal unnamed_addr global i16 0
@phaseClass2_V_2 = internal unnamed_addr global i16 0
@phaseClass2_V_15 = internal unnamed_addr global i16 0
@phaseClass2_V_14 = internal unnamed_addr global i16 0
@phaseClass2_V_13 = internal unnamed_addr global i16 0
@phaseClass2_V_12 = internal unnamed_addr global i16 0
@phaseClass2_V_11 = internal unnamed_addr global i16 0
@phaseClass2_V_10 = internal unnamed_addr global i16 0
@phaseClass2_V_1 = internal unnamed_addr global i16 0
@phaseClass2_V_0 = internal unnamed_addr global i16 0
@phaseClass15_V_9 = internal unnamed_addr global i16 0
@phaseClass15_V_8 = internal unnamed_addr global i16 0
@phaseClass15_V_7 = internal unnamed_addr global i16 0
@phaseClass15_V_6 = internal unnamed_addr global i16 0
@phaseClass15_V_5 = internal unnamed_addr global i16 0
@phaseClass15_V_4 = internal unnamed_addr global i16 0
@phaseClass15_V_3 = internal unnamed_addr global i16 0
@phaseClass15_V_2 = internal unnamed_addr global i16 0
@phaseClass15_V_15 = internal unnamed_addr global i16 0
@phaseClass15_V_14 = internal unnamed_addr global i16 0
@phaseClass15_V_13 = internal unnamed_addr global i16 0
@phaseClass15_V_12 = internal unnamed_addr global i16 0
@phaseClass15_V_11 = internal unnamed_addr global i16 0
@phaseClass15_V_10 = internal unnamed_addr global i16 0
@phaseClass15_V_1 = internal unnamed_addr global i16 0
@phaseClass15_V_0 = internal unnamed_addr global i16 0
@phaseClass14_V_9 = internal unnamed_addr global i16 0
@phaseClass14_V_8 = internal unnamed_addr global i16 0
@phaseClass14_V_7 = internal unnamed_addr global i16 0
@phaseClass14_V_6 = internal unnamed_addr global i16 0
@phaseClass14_V_5 = internal unnamed_addr global i16 0
@phaseClass14_V_4 = internal unnamed_addr global i16 0
@phaseClass14_V_3 = internal unnamed_addr global i16 0
@phaseClass14_V_2 = internal unnamed_addr global i16 0
@phaseClass14_V_15 = internal unnamed_addr global i16 0
@phaseClass14_V_14 = internal unnamed_addr global i16 0
@phaseClass14_V_13 = internal unnamed_addr global i16 0
@phaseClass14_V_12 = internal unnamed_addr global i16 0
@phaseClass14_V_11 = internal unnamed_addr global i16 0
@phaseClass14_V_10 = internal unnamed_addr global i16 0
@phaseClass14_V_1 = internal unnamed_addr global i16 0
@phaseClass14_V_0 = internal unnamed_addr global i16 0
@phaseClass13_V_9 = internal unnamed_addr global i16 0
@phaseClass13_V_8 = internal unnamed_addr global i16 0
@phaseClass13_V_7 = internal unnamed_addr global i16 0
@phaseClass13_V_6 = internal unnamed_addr global i16 0
@phaseClass13_V_5 = internal unnamed_addr global i16 0
@phaseClass13_V_4 = internal unnamed_addr global i16 0
@phaseClass13_V_3 = internal unnamed_addr global i16 0
@phaseClass13_V_2 = internal unnamed_addr global i16 0
@phaseClass13_V_15 = internal unnamed_addr global i16 0
@phaseClass13_V_14 = internal unnamed_addr global i16 0
@phaseClass13_V_13 = internal unnamed_addr global i16 0
@phaseClass13_V_12 = internal unnamed_addr global i16 0
@phaseClass13_V_11 = internal unnamed_addr global i16 0
@phaseClass13_V_10 = internal unnamed_addr global i16 0
@phaseClass13_V_1 = internal unnamed_addr global i16 0
@phaseClass13_V_0 = internal unnamed_addr global i16 0
@phaseClass12_V_9 = internal unnamed_addr global i16 0
@phaseClass12_V_8 = internal unnamed_addr global i16 0
@phaseClass12_V_7 = internal unnamed_addr global i16 0
@phaseClass12_V_6 = internal unnamed_addr global i16 0
@phaseClass12_V_5 = internal unnamed_addr global i16 0
@phaseClass12_V_4 = internal unnamed_addr global i16 0
@phaseClass12_V_3 = internal unnamed_addr global i16 0
@phaseClass12_V_2 = internal unnamed_addr global i16 0
@phaseClass12_V_15 = internal unnamed_addr global i16 0
@phaseClass12_V_14 = internal unnamed_addr global i16 0
@phaseClass12_V_13 = internal unnamed_addr global i16 0
@phaseClass12_V_12 = internal unnamed_addr global i16 0
@phaseClass12_V_11 = internal unnamed_addr global i16 0
@phaseClass12_V_10 = internal unnamed_addr global i16 0
@phaseClass12_V_1 = internal unnamed_addr global i16 0
@phaseClass12_V_0 = internal unnamed_addr global i16 0
@phaseClass11_V_9 = internal unnamed_addr global i16 0
@phaseClass11_V_8 = internal unnamed_addr global i16 0
@phaseClass11_V_7 = internal unnamed_addr global i16 0
@phaseClass11_V_6 = internal unnamed_addr global i16 0
@phaseClass11_V_5 = internal unnamed_addr global i16 0
@phaseClass11_V_4 = internal unnamed_addr global i16 0
@phaseClass11_V_3 = internal unnamed_addr global i16 0
@phaseClass11_V_2 = internal unnamed_addr global i16 0
@phaseClass11_V_15 = internal unnamed_addr global i16 0
@phaseClass11_V_14 = internal unnamed_addr global i16 0
@phaseClass11_V_13 = internal unnamed_addr global i16 0
@phaseClass11_V_12 = internal unnamed_addr global i16 0
@phaseClass11_V_11 = internal unnamed_addr global i16 0
@phaseClass11_V_10 = internal unnamed_addr global i16 0
@phaseClass11_V_1 = internal unnamed_addr global i16 0
@phaseClass11_V_0 = internal unnamed_addr global i16 0
@phaseClass10_V_9 = internal unnamed_addr global i16 0
@phaseClass10_V_8 = internal unnamed_addr global i16 0
@phaseClass10_V_7 = internal unnamed_addr global i16 0
@phaseClass10_V_6 = internal unnamed_addr global i16 0
@phaseClass10_V_5 = internal unnamed_addr global i16 0
@phaseClass10_V_4 = internal unnamed_addr global i16 0
@phaseClass10_V_3 = internal unnamed_addr global i16 0
@phaseClass10_V_2 = internal unnamed_addr global i16 0
@phaseClass10_V_15 = internal unnamed_addr global i16 0
@phaseClass10_V_14 = internal unnamed_addr global i16 0
@phaseClass10_V_13 = internal unnamed_addr global i16 0
@phaseClass10_V_12 = internal unnamed_addr global i16 0
@phaseClass10_V_11 = internal unnamed_addr global i16 0
@phaseClass10_V_10 = internal unnamed_addr global i16 0
@phaseClass10_V_1 = internal unnamed_addr global i16 0
@phaseClass10_V_0 = internal unnamed_addr global i16 0
@phaseClass1_V_9 = internal unnamed_addr global i16 0
@phaseClass1_V_8 = internal unnamed_addr global i16 0
@phaseClass1_V_7 = internal unnamed_addr global i16 0
@phaseClass1_V_6 = internal unnamed_addr global i16 0
@phaseClass1_V_5 = internal unnamed_addr global i16 0
@phaseClass1_V_4 = internal unnamed_addr global i16 0
@phaseClass1_V_3 = internal unnamed_addr global i16 0
@phaseClass1_V_2 = internal unnamed_addr global i16 0
@phaseClass1_V_15 = internal unnamed_addr global i16 0
@phaseClass1_V_14 = internal unnamed_addr global i16 0
@phaseClass1_V_13 = internal unnamed_addr global i16 0
@phaseClass1_V_12 = internal unnamed_addr global i16 0
@phaseClass1_V_11 = internal unnamed_addr global i16 0
@phaseClass1_V_10 = internal unnamed_addr global i16 0
@phaseClass1_V_1 = internal unnamed_addr global i16 0
@phaseClass1_V_0 = internal unnamed_addr global i16 0
@phaseClass0_V_9 = internal unnamed_addr global i16 0
@phaseClass0_V_8 = internal unnamed_addr global i16 0
@phaseClass0_V_7 = internal unnamed_addr global i16 0
@phaseClass0_V_6 = internal unnamed_addr global i16 0
@phaseClass0_V_5 = internal unnamed_addr global i16 0
@phaseClass0_V_4 = internal unnamed_addr global i16 0
@phaseClass0_V_3 = internal unnamed_addr global i16 0
@phaseClass0_V_2 = internal unnamed_addr global i16 0
@phaseClass0_V_15 = internal unnamed_addr global i16 0
@phaseClass0_V_14 = internal unnamed_addr global i16 0
@phaseClass0_V_13 = internal unnamed_addr global i16 0
@phaseClass0_V_12 = internal unnamed_addr global i16 0
@phaseClass0_V_11 = internal unnamed_addr global i16 0
@phaseClass0_V_10 = internal unnamed_addr global i16 0
@phaseClass0_V_1 = internal unnamed_addr global i16 0
@phaseClass0_V_0 = internal unnamed_addr global i16 0
@newVal_V = internal global i16 0
@loadCount_V = internal global i32 0
@llvm_global_ctors_1 = appending global [0 x void ()*] zeroinitializer
@llvm_global_ctors_0 = appending global [0 x i32] zeroinitializer
@currentState = internal unnamed_addr global i1 false, align 1
@correlator_str = internal unnamed_addr constant [11 x i8] c"correlator\00"
@corState = internal unnamed_addr global i1 false, align 1
@corHelperI_V = internal global i32 0
@Phase9_V_8 = internal unnamed_addr global i32 0
@Phase9_V_7 = internal unnamed_addr global i32 0
@Phase9_V_6 = internal unnamed_addr global i32 0
@Phase9_V_5 = internal unnamed_addr global i32 0
@Phase9_V_4 = internal unnamed_addr global i32 0
@Phase9_V_3 = internal unnamed_addr global i32 0
@Phase9_V_2 = internal unnamed_addr global i32 0
@Phase9_V_1 = internal unnamed_addr global i32 0
@Phase9_V_0 = internal unnamed_addr global i32 0
@Phase8_V_8 = internal unnamed_addr global i32 0
@Phase8_V_7 = internal unnamed_addr global i32 0
@Phase8_V_6 = internal unnamed_addr global i32 0
@Phase8_V_5 = internal unnamed_addr global i32 0
@Phase8_V_4 = internal unnamed_addr global i32 0
@Phase8_V_3 = internal unnamed_addr global i32 0
@Phase8_V_2 = internal unnamed_addr global i32 0
@Phase8_V_1 = internal unnamed_addr global i32 0
@Phase8_V_0 = internal unnamed_addr global i32 0
@Phase7_V_8 = internal unnamed_addr global i32 0
@Phase7_V_7 = internal unnamed_addr global i32 0
@Phase7_V_6 = internal unnamed_addr global i32 0
@Phase7_V_5 = internal unnamed_addr global i32 0
@Phase7_V_4 = internal unnamed_addr global i32 0
@Phase7_V_3 = internal unnamed_addr global i32 0
@Phase7_V_2 = internal unnamed_addr global i32 0
@Phase7_V_1 = internal unnamed_addr global i32 0
@Phase7_V_0 = internal unnamed_addr global i32 0
@Phase6_V_8 = internal unnamed_addr global i32 0
@Phase6_V_7 = internal unnamed_addr global i32 0
@Phase6_V_6 = internal unnamed_addr global i32 0
@Phase6_V_5 = internal unnamed_addr global i32 0
@Phase6_V_4 = internal unnamed_addr global i32 0
@Phase6_V_3 = internal unnamed_addr global i32 0
@Phase6_V_2 = internal unnamed_addr global i32 0
@Phase6_V_1 = internal unnamed_addr global i32 0
@Phase6_V_0 = internal unnamed_addr global i32 0
@Phase5_V_8 = internal unnamed_addr global i32 0
@Phase5_V_7 = internal unnamed_addr global i32 0
@Phase5_V_6 = internal unnamed_addr global i32 0
@Phase5_V_5 = internal unnamed_addr global i32 0
@Phase5_V_4 = internal unnamed_addr global i32 0
@Phase5_V_3 = internal unnamed_addr global i32 0
@Phase5_V_2 = internal unnamed_addr global i32 0
@Phase5_V_1 = internal unnamed_addr global i32 0
@Phase5_V_0 = internal unnamed_addr global i32 0
@Phase4_V_8 = internal unnamed_addr global i32 0
@Phase4_V_7 = internal unnamed_addr global i32 0
@Phase4_V_6 = internal unnamed_addr global i32 0
@Phase4_V_5 = internal unnamed_addr global i32 0
@Phase4_V_4 = internal unnamed_addr global i32 0
@Phase4_V_3 = internal unnamed_addr global i32 0
@Phase4_V_2 = internal unnamed_addr global i32 0
@Phase4_V_1 = internal unnamed_addr global i32 0
@Phase4_V_0 = internal unnamed_addr global i32 0
@Phase3_V_8 = internal unnamed_addr global i32 0
@Phase3_V_7 = internal unnamed_addr global i32 0
@Phase3_V_6 = internal unnamed_addr global i32 0
@Phase3_V_5 = internal unnamed_addr global i32 0
@Phase3_V_4 = internal unnamed_addr global i32 0
@Phase3_V_3 = internal unnamed_addr global i32 0
@Phase3_V_2 = internal unnamed_addr global i32 0
@Phase3_V_1 = internal unnamed_addr global i32 0
@Phase3_V_0 = internal unnamed_addr global i32 0
@Phase2_V_8 = internal unnamed_addr global i32 0
@Phase2_V_7 = internal unnamed_addr global i32 0
@Phase2_V_6 = internal unnamed_addr global i32 0
@Phase2_V_5 = internal unnamed_addr global i32 0
@Phase2_V_4 = internal unnamed_addr global i32 0
@Phase2_V_3 = internal unnamed_addr global i32 0
@Phase2_V_2 = internal unnamed_addr global i32 0
@Phase2_V_1 = internal unnamed_addr global i32 0
@Phase2_V_0 = internal unnamed_addr global i32 0
@Phase15_V_8 = internal unnamed_addr global i32 0
@Phase15_V_7 = internal unnamed_addr global i32 0
@Phase15_V_6 = internal unnamed_addr global i32 0
@Phase15_V_5 = internal unnamed_addr global i32 0
@Phase15_V_4 = internal unnamed_addr global i32 0
@Phase15_V_3 = internal unnamed_addr global i32 0
@Phase15_V_2 = internal unnamed_addr global i32 0
@Phase15_V_1 = internal unnamed_addr global i32 0
@Phase15_V_0 = internal unnamed_addr global i32 0
@Phase14_V_8 = internal unnamed_addr global i32 0
@Phase14_V_7 = internal unnamed_addr global i32 0
@Phase14_V_6 = internal unnamed_addr global i32 0
@Phase14_V_5 = internal unnamed_addr global i32 0
@Phase14_V_4 = internal unnamed_addr global i32 0
@Phase14_V_3 = internal unnamed_addr global i32 0
@Phase14_V_2 = internal unnamed_addr global i32 0
@Phase14_V_1 = internal unnamed_addr global i32 0
@Phase14_V_0 = internal unnamed_addr global i32 0
@Phase13_V_8 = internal unnamed_addr global i32 0
@Phase13_V_7 = internal unnamed_addr global i32 0
@Phase13_V_6 = internal unnamed_addr global i32 0
@Phase13_V_5 = internal unnamed_addr global i32 0
@Phase13_V_4 = internal unnamed_addr global i32 0
@Phase13_V_3 = internal unnamed_addr global i32 0
@Phase13_V_2 = internal unnamed_addr global i32 0
@Phase13_V_1 = internal unnamed_addr global i32 0
@Phase13_V_0 = internal unnamed_addr global i32 0
@Phase12_V_8 = internal unnamed_addr global i32 0
@Phase12_V_7 = internal unnamed_addr global i32 0
@Phase12_V_6 = internal unnamed_addr global i32 0
@Phase12_V_5 = internal unnamed_addr global i32 0
@Phase12_V_4 = internal unnamed_addr global i32 0
@Phase12_V_3 = internal unnamed_addr global i32 0
@Phase12_V_2 = internal unnamed_addr global i32 0
@Phase12_V_1 = internal unnamed_addr global i32 0
@Phase12_V_0 = internal unnamed_addr global i32 0
@Phase11_V_8 = internal unnamed_addr global i32 0
@Phase11_V_7 = internal unnamed_addr global i32 0
@Phase11_V_6 = internal unnamed_addr global i32 0
@Phase11_V_5 = internal unnamed_addr global i32 0
@Phase11_V_4 = internal unnamed_addr global i32 0
@Phase11_V_3 = internal unnamed_addr global i32 0
@Phase11_V_2 = internal unnamed_addr global i32 0
@Phase11_V_1 = internal unnamed_addr global i32 0
@Phase11_V_0 = internal unnamed_addr global i32 0
@Phase10_V_8 = internal unnamed_addr global i32 0
@Phase10_V_7 = internal unnamed_addr global i32 0
@Phase10_V_6 = internal unnamed_addr global i32 0
@Phase10_V_5 = internal unnamed_addr global i32 0
@Phase10_V_4 = internal unnamed_addr global i32 0
@Phase10_V_3 = internal unnamed_addr global i32 0
@Phase10_V_2 = internal unnamed_addr global i32 0
@Phase10_V_1 = internal unnamed_addr global i32 0
@Phase10_V_0 = internal unnamed_addr global i32 0
@Phase1_V_8 = internal unnamed_addr global i32 0
@Phase1_V_7 = internal unnamed_addr global i32 0
@Phase1_V_6 = internal unnamed_addr global i32 0
@Phase1_V_5 = internal unnamed_addr global i32 0
@Phase1_V_4 = internal unnamed_addr global i32 0
@Phase1_V_3 = internal unnamed_addr global i32 0
@Phase1_V_2 = internal unnamed_addr global i32 0
@Phase1_V_1 = internal unnamed_addr global i32 0
@Phase1_V_0 = internal unnamed_addr global i32 0
@Phase0_V_8 = internal unnamed_addr global i32 0
@Phase0_V_7 = internal unnamed_addr global i32 0
@Phase0_V_6 = internal unnamed_addr global i32 0
@Phase0_V_5 = internal unnamed_addr global i32 0
@Phase0_V_4 = internal unnamed_addr global i32 0
@Phase0_V_3 = internal unnamed_addr global i32 0
@Phase0_V_2 = internal unnamed_addr global i32 0
@Phase0_V_1 = internal unnamed_addr global i32 0
@Phase0_V_0 = internal unnamed_addr global i32 0
@p_str3 = private unnamed_addr constant [5 x i8] c"both\00", align 1
@p_str2 = private unnamed_addr constant [5 x i8] c"axis\00", align 1
@p_str1 = private unnamed_addr constant [13 x i8] c"ap_ctrl_none\00", align 1
@p_str = private unnamed_addr constant [1 x i8] zeroinitializer, align 1

declare void @llvm.dbg.value(metadata, i64, metadata) nounwind readnone

declare void @llvm.dbg.declare(metadata, metadata) nounwind readnone

define void @correlator(i32* %i_data_V_data_V, i1* %i_data_V_last_V, i32* %o_data_V_data_V, i1* %o_data_V_last_V, i1 %start_V, i4 %phaseClass_V) {
.preheader1158.preheader:
  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !81
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !85
  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !89
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !93
  call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !97
  call void (...)* @_ssdm_op_SpecBitsMap(i4 %phaseClass_V), !map !103
  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @correlator_str) nounwind
  %phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)
  %start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)
  call void (...)* @_ssdm_op_SpecResource(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecReset(i16* @newVal_V, i32 1, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecReset(i1* @phaseClassValid_V_0, i1* @phaseClassValid_V_1, i1* @phaseClassValid_V_2, i1* @phaseClassValid_V_3, i1* @phaseClassValid_V_4, i1* @phaseClassValid_V_5, i1* @phaseClassValid_V_6, i1* @phaseClassValid_V_7, i1* @phaseClassValid_V_8, i1* @phaseClassValid_V_9, i1* @phaseClassValid_V_10, i1* @phaseClassValid_V_11, i1* @phaseClassValid_V_12, i1* @phaseClassValid_V_13, i1* @phaseClassValid_V_14, i1* @phaseClassValid_V_15, i32 1, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecReset(i32* @corHelperI_V, i32 1, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str) nounwind
  %corState_load = load i1* @corState, align 1
  %phaseClass0_V_15_loa = load i16* @phaseClass0_V_15, align 2
  %phaseClass0_V_13_loa = load i16* @phaseClass0_V_13, align 2
  %phaseClass0_V_10_loa = load i16* @phaseClass0_V_10, align 2
  %phaseClass0_V_8_load = load i16* @phaseClass0_V_8, align 2
  %phaseClass0_V_3_load = load i16* @phaseClass0_V_3, align 2
  %phaseClass0_V_2_load = load i16* @phaseClass0_V_2, align 2
  %phaseClass0_V_1_load = load i16* @phaseClass0_V_1, align 2
  %phaseClass0_V_0_load = load i16* @phaseClass0_V_0, align 2
  %phaseClass1_V_15_loa = load i16* @phaseClass1_V_15, align 2
  %phaseClass1_V_13_loa = load i16* @phaseClass1_V_13, align 2
  %phaseClass1_V_10_loa = load i16* @phaseClass1_V_10, align 2
  %phaseClass1_V_8_load = load i16* @phaseClass1_V_8, align 2
  %phaseClass1_V_3_load = load i16* @phaseClass1_V_3, align 2
  %phaseClass1_V_2_load = load i16* @phaseClass1_V_2, align 2
  %phaseClass1_V_1_load = load i16* @phaseClass1_V_1, align 2
  %phaseClass1_V_0_load = load i16* @phaseClass1_V_0, align 2
  %phaseClass2_V_15_loa = load i16* @phaseClass2_V_15, align 2
  %phaseClass2_V_13_loa = load i16* @phaseClass2_V_13, align 2
  %phaseClass2_V_10_loa = load i16* @phaseClass2_V_10, align 2
  %phaseClass2_V_8_load = load i16* @phaseClass2_V_8, align 2
  %phaseClass2_V_3_load = load i16* @phaseClass2_V_3, align 2
  %phaseClass2_V_2_load = load i16* @phaseClass2_V_2, align 2
  %phaseClass2_V_1_load = load i16* @phaseClass2_V_1, align 2
  %phaseClass2_V_0_load = load i16* @phaseClass2_V_0, align 2
  %phaseClass3_V_15_loa = load i16* @phaseClass3_V_15, align 2
  %phaseClass3_V_13_loa = load i16* @phaseClass3_V_13, align 2
  %phaseClass3_V_10_loa = load i16* @phaseClass3_V_10, align 2
  %phaseClass3_V_8_load = load i16* @phaseClass3_V_8, align 2
  %phaseClass3_V_3_load = load i16* @phaseClass3_V_3, align 2
  %phaseClass3_V_2_load = load i16* @phaseClass3_V_2, align 2
  %phaseClass3_V_1_load = load i16* @phaseClass3_V_1, align 2
  %phaseClass3_V_0_load = load i16* @phaseClass3_V_0, align 2
  %phaseClass4_V_15_loa = load i16* @phaseClass4_V_15, align 2
  %phaseClass4_V_13_loa = load i16* @phaseClass4_V_13, align 2
  %phaseClass4_V_10_loa = load i16* @phaseClass4_V_10, align 2
  %phaseClass4_V_8_load = load i16* @phaseClass4_V_8, align 2
  %phaseClass4_V_3_load = load i16* @phaseClass4_V_3, align 2
  %phaseClass4_V_2_load = load i16* @phaseClass4_V_2, align 2
  %phaseClass4_V_1_load = load i16* @phaseClass4_V_1, align 2
  %phaseClass4_V_0_load = load i16* @phaseClass4_V_0, align 2
  %phaseClass5_V_15_loa = load i16* @phaseClass5_V_15, align 2
  %phaseClass5_V_13_loa = load i16* @phaseClass5_V_13, align 2
  %phaseClass5_V_10_loa = load i16* @phaseClass5_V_10, align 2
  %phaseClass5_V_8_load = load i16* @phaseClass5_V_8, align 2
  %phaseClass5_V_3_load = load i16* @phaseClass5_V_3, align 2
  %phaseClass5_V_2_load = load i16* @phaseClass5_V_2, align 2
  %phaseClass5_V_1_load = load i16* @phaseClass5_V_1, align 2
  %phaseClass5_V_0_load = load i16* @phaseClass5_V_0, align 2
  %phaseClass6_V_15_loa = load i16* @phaseClass6_V_15, align 2
  %phaseClass6_V_13_loa = load i16* @phaseClass6_V_13, align 2
  %phaseClass6_V_10_loa = load i16* @phaseClass6_V_10, align 2
  %phaseClass6_V_8_load = load i16* @phaseClass6_V_8, align 2
  %phaseClass6_V_3_load = load i16* @phaseClass6_V_3, align 2
  %phaseClass6_V_2_load = load i16* @phaseClass6_V_2, align 2
  %phaseClass6_V_1_load = load i16* @phaseClass6_V_1, align 2
  %phaseClass6_V_0_load = load i16* @phaseClass6_V_0, align 2
  %phaseClass7_V_15_loa = load i16* @phaseClass7_V_15, align 2
  %phaseClass7_V_13_loa = load i16* @phaseClass7_V_13, align 2
  %phaseClass7_V_10_loa = load i16* @phaseClass7_V_10, align 2
  %phaseClass7_V_8_load = load i16* @phaseClass7_V_8, align 2
  %phaseClass7_V_3_load = load i16* @phaseClass7_V_3, align 2
  %phaseClass7_V_2_load = load i16* @phaseClass7_V_2, align 2
  %phaseClass7_V_1_load = load i16* @phaseClass7_V_1, align 2
  %phaseClass7_V_0_load = load i16* @phaseClass7_V_0, align 2
  %phaseClass8_V_15_loa = load i16* @phaseClass8_V_15, align 2
  %phaseClass8_V_13_loa = load i16* @phaseClass8_V_13, align 2
  %phaseClass8_V_10_loa = load i16* @phaseClass8_V_10, align 2
  %phaseClass8_V_8_load = load i16* @phaseClass8_V_8, align 2
  %phaseClass8_V_3_load = load i16* @phaseClass8_V_3, align 2
  %phaseClass8_V_2_load = load i16* @phaseClass8_V_2, align 2
  %phaseClass8_V_1_load = load i16* @phaseClass8_V_1, align 2
  %phaseClass8_V_0_load = load i16* @phaseClass8_V_0, align 2
  %phaseClass9_V_15_loa = load i16* @phaseClass9_V_15, align 2
  %phaseClass9_V_13_loa = load i16* @phaseClass9_V_13, align 2
  %phaseClass9_V_10_loa = load i16* @phaseClass9_V_10, align 2
  %phaseClass9_V_8_load = load i16* @phaseClass9_V_8, align 2
  %phaseClass9_V_3_load = load i16* @phaseClass9_V_3, align 2
  %phaseClass9_V_2_load = load i16* @phaseClass9_V_2, align 2
  %phaseClass9_V_1_load = load i16* @phaseClass9_V_1, align 2
  %phaseClass9_V_0_load = load i16* @phaseClass9_V_0, align 2
  %phaseClass10_V_15_lo = load i16* @phaseClass10_V_15, align 2
  %phaseClass10_V_13_lo = load i16* @phaseClass10_V_13, align 2
  %phaseClass10_V_10_lo = load i16* @phaseClass10_V_10, align 2
  %phaseClass10_V_8_loa = load i16* @phaseClass10_V_8, align 2
  %phaseClass10_V_3_loa = load i16* @phaseClass10_V_3, align 2
  %phaseClass10_V_2_loa = load i16* @phaseClass10_V_2, align 2
  %phaseClass10_V_1_loa = load i16* @phaseClass10_V_1, align 2
  %phaseClass10_V_0_loa = load i16* @phaseClass10_V_0, align 2
  %phaseClass11_V_15_lo = load i16* @phaseClass11_V_15, align 2
  %phaseClass11_V_13_lo = load i16* @phaseClass11_V_13, align 2
  %phaseClass11_V_10_lo = load i16* @phaseClass11_V_10, align 2
  %phaseClass11_V_8_loa = load i16* @phaseClass11_V_8, align 2
  %phaseClass11_V_3_loa = load i16* @phaseClass11_V_3, align 2
  %phaseClass11_V_2_loa = load i16* @phaseClass11_V_2, align 2
  %phaseClass11_V_1_loa = load i16* @phaseClass11_V_1, align 2
  %phaseClass11_V_0_loa = load i16* @phaseClass11_V_0, align 2
  %phaseClass12_V_15_lo = load i16* @phaseClass12_V_15, align 2
  %phaseClass12_V_13_lo = load i16* @phaseClass12_V_13, align 2
  %phaseClass12_V_10_lo = load i16* @phaseClass12_V_10, align 2
  %phaseClass12_V_8_loa = load i16* @phaseClass12_V_8, align 2
  %phaseClass12_V_3_loa = load i16* @phaseClass12_V_3, align 2
  %phaseClass12_V_2_loa = load i16* @phaseClass12_V_2, align 2
  %phaseClass12_V_1_loa = load i16* @phaseClass12_V_1, align 2
  %phaseClass12_V_0_loa = load i16* @phaseClass12_V_0, align 2
  %phaseClass13_V_15_lo = load i16* @phaseClass13_V_15, align 2
  %phaseClass13_V_13_lo = load i16* @phaseClass13_V_13, align 2
  %phaseClass13_V_10_lo = load i16* @phaseClass13_V_10, align 2
  %phaseClass13_V_8_loa = load i16* @phaseClass13_V_8, align 2
  %phaseClass13_V_3_loa = load i16* @phaseClass13_V_3, align 2
  %phaseClass13_V_2_loa = load i16* @phaseClass13_V_2, align 2
  %phaseClass13_V_1_loa = load i16* @phaseClass13_V_1, align 2
  %phaseClass13_V_0_loa = load i16* @phaseClass13_V_0, align 2
  %phaseClass14_V_15_lo = load i16* @phaseClass14_V_15, align 2
  %phaseClass14_V_13_lo = load i16* @phaseClass14_V_13, align 2
  %phaseClass14_V_10_lo = load i16* @phaseClass14_V_10, align 2
  %phaseClass14_V_8_loa = load i16* @phaseClass14_V_8, align 2
  %phaseClass14_V_3_loa = load i16* @phaseClass14_V_3, align 2
  %phaseClass14_V_2_loa = load i16* @phaseClass14_V_2, align 2
  %phaseClass14_V_1_loa = load i16* @phaseClass14_V_1, align 2
  %phaseClass14_V_0_loa = load i16* @phaseClass14_V_0, align 2
  %phaseClass15_V_15_lo = load i16* @phaseClass15_V_15, align 2
  %phaseClass15_V_13_lo = load i16* @phaseClass15_V_13, align 2
  %phaseClass15_V_10_lo = load i16* @phaseClass15_V_10, align 2
  %phaseClass15_V_8_loa = load i16* @phaseClass15_V_8, align 2
  %phaseClass15_V_3_loa = load i16* @phaseClass15_V_3, align 2
  %phaseClass15_V_2_loa = load i16* @phaseClass15_V_2, align 2
  %phaseClass15_V_1_loa = load i16* @phaseClass15_V_1, align 2
  %phaseClass15_V_0_loa = load i16* @phaseClass15_V_0, align 2
  br i1 %corState_load, label %1, label %0

; <label>:0                                       ; preds = %.preheader1158.preheader
  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 1, i1 false)
  br label %._crit_edge1420

; <label>:1                                       ; preds = %.preheader1158.preheader
  %corHelperI_V_load = load i32* @corHelperI_V, align 4
  switch i4 %phaseClass_V_read, label %._crit_edge1421 [
    i4 0, label %.preheader1015.0
    i4 1, label %.preheader1014.0
    i4 2, label %.preheader1013.0
    i4 3, label %.preheader1012.0
    i4 4, label %.preheader1011.0
    i4 5, label %.preheader1010.0
    i4 6, label %.preheader1009.0
    i4 7, label %.preheader1008.0
    i4 -8, label %.preheader1007.0
    i4 -7, label %.preheader1006.0
    i4 -6, label %.preheader1005.0
    i4 -5, label %.preheader1004.0
    i4 -4, label %.preheader1003.0
    i4 -3, label %.preheader1002.0
    i4 -2, label %.preheader1001.0
    i4 -1, label %.preheader1000.0
  ]

.preheader1015.0:                                 ; preds = %1
  %tmp_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass0_V_15_loa, i5 0)
  %tmp_2_cast = sext i21 %tmp_2 to i22
  %tmp_36_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass0_V_13_loa, i5 0)
  %tmp_36_2_cast = sext i21 %tmp_36_2 to i22
  %tmp_36_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass0_V_10_loa, i5 0)
  %tmp_36_5_cast = sext i21 %tmp_36_5 to i23
  %tmp_36_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass0_V_8_load, i5 0)
  %tmp_36_7_cast = sext i21 %tmp_36_7 to i22
  %Phase0_V_6_load = load i32* @Phase0_V_6, align 8
  store i32 %Phase0_V_6_load, i32* @Phase0_V_7, align 4
  %Phase0_V_5_load = load i32* @Phase0_V_5, align 4
  store i32 %Phase0_V_5_load, i32* @Phase0_V_6, align 8
  %Phase0_V_4_load = load i32* @Phase0_V_4, align 16
  store i32 %Phase0_V_4_load, i32* @Phase0_V_5, align 4
  %Phase0_V_3_load = load i32* @Phase0_V_3, align 4
  store i32 %Phase0_V_3_load, i32* @Phase0_V_4, align 16
  %tmp_36_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass0_V_3_load, i5 0)
  %tmp_36_cast = sext i21 %tmp_36_s to i22
  %Phase0_V_2_load = load i32* @Phase0_V_2, align 8
  store i32 %Phase0_V_2_load, i32* @Phase0_V_3, align 4
  %tmp_36_1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass0_V_2_load, i5 0)
  %tmp_36_1_cast = sext i21 %tmp_36_1 to i32
  %Phase0_V_1_load = load i32* @Phase0_V_1, align 4
  store i32 %Phase0_V_1_load, i32* @Phase0_V_2, align 8
  %tmp_36_3 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass0_V_1_load, i5 0)
  %tmp_36_3_cast = sext i21 %tmp_36_3 to i22
  %Phase0_V_0_load = load i32* @Phase0_V_0, align 16
  store i32 %Phase0_V_0_load, i32* @Phase0_V_1, align 4
  %tmp_36_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass0_V_0_load, i5 0)
  %tmp_36_4_cast = sext i21 %tmp_36_4 to i22
  %tmp8 = add i32 %tmp_36_1_cast, %corHelperI_V_load
  %tmp9 = add i22 %tmp_36_cast, %tmp_36_3_cast
  %tmp9_cast = sext i22 %tmp9 to i32
  %tmp7 = add i32 %tmp8, %tmp9_cast
  %tmp1 = add i22 %tmp_2_cast, %tmp_36_7_cast
  %tmp11_cast = sext i22 %tmp1 to i24
  %tmp2 = add i22 %tmp_36_4_cast, %tmp_36_2_cast
  %tmp13_cast = sext i22 %tmp2 to i23
  %tmp3 = add i23 %tmp_36_5_cast, %tmp13_cast
  %tmp12_cast = sext i23 %tmp3 to i24
  %tmp4 = add i24 %tmp11_cast, %tmp12_cast
  %tmp10_cast = sext i24 %tmp4 to i32
  %p_Val2_2_4 = add i32 %tmp7, %tmp10_cast
  store i32 %p_Val2_2_4, i32* @corHelperI_V, align 4
  store i32 %p_Val2_2_4, i32* @Phase0_V_0, align 16
  br label %._crit_edge1421

.preheader1014.0:                                 ; preds = %1
  %tmp_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass1_V_15_loa, i5 0)
  %tmp_4_cast = sext i21 %tmp_4 to i22
  %tmp_41_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass1_V_13_loa, i5 0)
  %tmp_41_2_cast = sext i21 %tmp_41_2 to i22
  %tmp_41_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass1_V_10_loa, i5 0)
  %tmp_41_5_cast = sext i21 %tmp_41_5 to i23
  %tmp_41_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass1_V_8_load, i5 0)
  %tmp_41_7_cast = sext i21 %tmp_41_7 to i22
  %Phase1_V_6_load = load i32* @Phase1_V_6, align 8
  store i32 %Phase1_V_6_load, i32* @Phase1_V_7, align 4
  %Phase1_V_5_load = load i32* @Phase1_V_5, align 4
  store i32 %Phase1_V_5_load, i32* @Phase1_V_6, align 8
  %Phase1_V_4_load = load i32* @Phase1_V_4, align 16
  store i32 %Phase1_V_4_load, i32* @Phase1_V_5, align 4
  %Phase1_V_3_load = load i32* @Phase1_V_3, align 4
  store i32 %Phase1_V_3_load, i32* @Phase1_V_4, align 16
  %tmp_41_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass1_V_3_load, i5 0)
  %tmp_41_cast = sext i21 %tmp_41_s to i22
  %Phase1_V_2_load = load i32* @Phase1_V_2, align 8
  store i32 %Phase1_V_2_load, i32* @Phase1_V_3, align 4
  %tmp_41_1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass1_V_2_load, i5 0)
  %tmp_41_1_cast = sext i21 %tmp_41_1 to i32
  %Phase1_V_1_load = load i32* @Phase1_V_1, align 4
  store i32 %Phase1_V_1_load, i32* @Phase1_V_2, align 8
  %tmp_41_3 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass1_V_1_load, i5 0)
  %tmp_41_3_cast = sext i21 %tmp_41_3 to i22
  %Phase1_V_0_load = load i32* @Phase1_V_0, align 16
  store i32 %Phase1_V_0_load, i32* @Phase1_V_1, align 4
  %tmp_41_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass1_V_0_load, i5 0)
  %tmp_41_4_cast = sext i21 %tmp_41_4 to i22
  %tmp5 = add i32 %tmp_41_1_cast, %corHelperI_V_load
  %tmp6 = add i22 %tmp_41_cast, %tmp_41_3_cast
  %tmp22_cast = sext i22 %tmp6 to i32
  %tmp10 = add i32 %tmp5, %tmp22_cast
  %tmp11 = add i22 %tmp_4_cast, %tmp_41_7_cast
  %tmp24_cast = sext i22 %tmp11 to i24
  %tmp12 = add i22 %tmp_41_4_cast, %tmp_41_2_cast
  %tmp26_cast = sext i22 %tmp12 to i23
  %tmp13 = add i23 %tmp_41_5_cast, %tmp26_cast
  %tmp25_cast = sext i23 %tmp13 to i24
  %tmp14 = add i24 %tmp24_cast, %tmp25_cast
  %tmp23_cast = sext i24 %tmp14 to i32
  %p_Val2_5_4 = add i32 %tmp10, %tmp23_cast
  store i32 %p_Val2_5_4, i32* @corHelperI_V, align 4
  store i32 %p_Val2_5_4, i32* @Phase1_V_0, align 16
  br label %._crit_edge1421

.preheader1013.0:                                 ; preds = %1
  %tmp_6 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass2_V_15_loa, i5 0)
  %tmp_6_cast = sext i21 %tmp_6 to i22
  %tmp_46_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass2_V_13_loa, i5 0)
  %tmp_46_2_cast = sext i21 %tmp_46_2 to i22
  %tmp_46_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass2_V_10_loa, i5 0)
  %tmp_46_5_cast = sext i21 %tmp_46_5 to i23
  %tmp_46_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass2_V_8_load, i5 0)
  %tmp_46_7_cast = sext i21 %tmp_46_7 to i22
  %Phase2_V_6_load = load i32* @Phase2_V_6, align 8
  store i32 %Phase2_V_6_load, i32* @Phase2_V_7, align 4
  %Phase2_V_5_load = load i32* @Phase2_V_5, align 4
  store i32 %Phase2_V_5_load, i32* @Phase2_V_6, align 8
  %Phase2_V_4_load = load i32* @Phase2_V_4, align 16
  store i32 %Phase2_V_4_load, i32* @Phase2_V_5, align 4
  %Phase2_V_3_load = load i32* @Phase2_V_3, align 4
  store i32 %Phase2_V_3_load, i32* @Phase2_V_4, align 16
  %tmp_46_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass2_V_3_load, i5 0)
  %tmp_46_cast = sext i21 %tmp_46_s to i22
  %Phase2_V_2_load = load i32* @Phase2_V_2, align 8
  store i32 %Phase2_V_2_load, i32* @Phase2_V_3, align 4
  %tmp_46_1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass2_V_2_load, i5 0)
  %tmp_46_1_cast = sext i21 %tmp_46_1 to i32
  %Phase2_V_1_load = load i32* @Phase2_V_1, align 4
  store i32 %Phase2_V_1_load, i32* @Phase2_V_2, align 8
  %tmp_46_3 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass2_V_1_load, i5 0)
  %tmp_46_3_cast = sext i21 %tmp_46_3 to i22
  %Phase2_V_0_load = load i32* @Phase2_V_0, align 16
  store i32 %Phase2_V_0_load, i32* @Phase2_V_1, align 4
  %tmp_46_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass2_V_0_load, i5 0)
  %tmp_46_4_cast = sext i21 %tmp_46_4 to i22
  %tmp15 = add i32 %tmp_46_1_cast, %corHelperI_V_load
  %tmp16 = add i22 %tmp_46_cast, %tmp_46_3_cast
  %tmp35_cast = sext i22 %tmp16 to i32
  %tmp17 = add i32 %tmp15, %tmp35_cast
  %tmp18 = add i22 %tmp_6_cast, %tmp_46_7_cast
  %tmp37_cast = sext i22 %tmp18 to i24
  %tmp19 = add i22 %tmp_46_4_cast, %tmp_46_2_cast
  %tmp39_cast = sext i22 %tmp19 to i23
  %tmp20 = add i23 %tmp_46_5_cast, %tmp39_cast
  %tmp38_cast = sext i23 %tmp20 to i24
  %tmp21 = add i24 %tmp37_cast, %tmp38_cast
  %tmp36_cast = sext i24 %tmp21 to i32
  %p_Val2_8_4 = add i32 %tmp17, %tmp36_cast
  store i32 %p_Val2_8_4, i32* @corHelperI_V, align 4
  store i32 %p_Val2_8_4, i32* @Phase2_V_0, align 16
  br label %._crit_edge1421

.preheader1012.0:                                 ; preds = %1
  %tmp_8 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass3_V_15_loa, i5 0)
  %tmp_8_cast = sext i21 %tmp_8 to i22
  %tmp_51_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass3_V_13_loa, i5 0)
  %tmp_51_2_cast = sext i21 %tmp_51_2 to i22
  %tmp_51_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass3_V_10_loa, i5 0)
  %tmp_51_5_cast = sext i21 %tmp_51_5 to i23
  %tmp_51_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass3_V_8_load, i5 0)
  %tmp_51_7_cast = sext i21 %tmp_51_7 to i22
  %Phase3_V_6_load = load i32* @Phase3_V_6, align 8
  store i32 %Phase3_V_6_load, i32* @Phase3_V_7, align 4
  %Phase3_V_5_load = load i32* @Phase3_V_5, align 4
  store i32 %Phase3_V_5_load, i32* @Phase3_V_6, align 8
  %Phase3_V_4_load = load i32* @Phase3_V_4, align 16
  store i32 %Phase3_V_4_load, i32* @Phase3_V_5, align 4
  %Phase3_V_3_load = load i32* @Phase3_V_3, align 4
  store i32 %Phase3_V_3_load, i32* @Phase3_V_4, align 16
  %tmp_51_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass3_V_3_load, i5 0)
  %tmp_51_cast = sext i21 %tmp_51_s to i22
  %Phase3_V_2_load = load i32* @Phase3_V_2, align 8
  store i32 %Phase3_V_2_load, i32* @Phase3_V_3, align 4
  %tmp_51_1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass3_V_2_load, i5 0)
  %tmp_51_1_cast = sext i21 %tmp_51_1 to i32
  %Phase3_V_1_load = load i32* @Phase3_V_1, align 4
  store i32 %Phase3_V_1_load, i32* @Phase3_V_2, align 8
  %tmp_51_3 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass3_V_1_load, i5 0)
  %tmp_51_3_cast = sext i21 %tmp_51_3 to i22
  %Phase3_V_0_load = load i32* @Phase3_V_0, align 16
  store i32 %Phase3_V_0_load, i32* @Phase3_V_1, align 4
  %tmp_51_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass3_V_0_load, i5 0)
  %tmp_51_4_cast = sext i21 %tmp_51_4 to i22
  %tmp22 = add i32 %tmp_51_1_cast, %corHelperI_V_load
  %tmp23 = add i22 %tmp_51_cast, %tmp_51_3_cast
  %tmp48_cast = sext i22 %tmp23 to i32
  %tmp24 = add i32 %tmp22, %tmp48_cast
  %tmp25 = add i22 %tmp_8_cast, %tmp_51_7_cast
  %tmp50_cast = sext i22 %tmp25 to i24
  %tmp26 = add i22 %tmp_51_4_cast, %tmp_51_2_cast
  %tmp52_cast = sext i22 %tmp26 to i23
  %tmp27 = add i23 %tmp_51_5_cast, %tmp52_cast
  %tmp51_cast = sext i23 %tmp27 to i24
  %tmp28 = add i24 %tmp50_cast, %tmp51_cast
  %tmp49_cast = sext i24 %tmp28 to i32
  %p_Val2_11_4 = add i32 %tmp24, %tmp49_cast
  store i32 %p_Val2_11_4, i32* @corHelperI_V, align 4
  store i32 %p_Val2_11_4, i32* @Phase3_V_0, align 16
  br label %._crit_edge1421

.preheader1011.0:                                 ; preds = %1
  %tmp_1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass4_V_15_loa, i5 0)
  %tmp_10_cast = sext i21 %tmp_1 to i22
  %tmp_56_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass4_V_13_loa, i5 0)
  %tmp_56_2_cast = sext i21 %tmp_56_2 to i22
  %tmp_56_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass4_V_10_loa, i5 0)
  %tmp_56_5_cast = sext i21 %tmp_56_5 to i23
  %tmp_56_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass4_V_8_load, i5 0)
  %tmp_56_7_cast = sext i21 %tmp_56_7 to i22
  %Phase4_V_6_load = load i32* @Phase4_V_6, align 8
  store i32 %Phase4_V_6_load, i32* @Phase4_V_7, align 4
  %Phase4_V_5_load = load i32* @Phase4_V_5, align 4
  store i32 %Phase4_V_5_load, i32* @Phase4_V_6, align 8
  %Phase4_V_4_load = load i32* @Phase4_V_4, align 16
  store i32 %Phase4_V_4_load, i32* @Phase4_V_5, align 4
  %Phase4_V_3_load = load i32* @Phase4_V_3, align 4
  store i32 %Phase4_V_3_load, i32* @Phase4_V_4, align 16
  %tmp_56_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass4_V_3_load, i5 0)
  %tmp_56_cast = sext i21 %tmp_56_s to i22
  %Phase4_V_2_load = load i32* @Phase4_V_2, align 8
  store i32 %Phase4_V_2_load, i32* @Phase4_V_3, align 4
  %tmp_56_1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass4_V_2_load, i5 0)
  %tmp_56_1_cast = sext i21 %tmp_56_1 to i32
  %Phase4_V_1_load = load i32* @Phase4_V_1, align 4
  store i32 %Phase4_V_1_load, i32* @Phase4_V_2, align 8
  %tmp_56_3 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass4_V_1_load, i5 0)
  %tmp_56_3_cast = sext i21 %tmp_56_3 to i22
  %Phase4_V_0_load = load i32* @Phase4_V_0, align 16
  store i32 %Phase4_V_0_load, i32* @Phase4_V_1, align 4
  %tmp_56_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass4_V_0_load, i5 0)
  %tmp_56_4_cast = sext i21 %tmp_56_4 to i22
  %tmp29 = add i32 %tmp_56_1_cast, %corHelperI_V_load
  %tmp30 = add i22 %tmp_56_cast, %tmp_56_3_cast
  %tmp61_cast = sext i22 %tmp30 to i32
  %tmp31 = add i32 %tmp29, %tmp61_cast
  %tmp32 = add i22 %tmp_10_cast, %tmp_56_7_cast
  %tmp63_cast = sext i22 %tmp32 to i24
  %tmp33 = add i22 %tmp_56_4_cast, %tmp_56_2_cast
  %tmp65_cast = sext i22 %tmp33 to i23
  %tmp34 = add i23 %tmp_56_5_cast, %tmp65_cast
  %tmp64_cast = sext i23 %tmp34 to i24
  %tmp35 = add i24 %tmp63_cast, %tmp64_cast
  %tmp62_cast = sext i24 %tmp35 to i32
  %p_Val2_14_4 = add i32 %tmp31, %tmp62_cast
  store i32 %p_Val2_14_4, i32* @corHelperI_V, align 4
  store i32 %p_Val2_14_4, i32* @Phase4_V_0, align 16
  br label %._crit_edge1421

.preheader1010.0:                                 ; preds = %1
  %tmp_3 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass5_V_15_loa, i5 0)
  %tmp_12_cast = sext i21 %tmp_3 to i22
  %tmp_61_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass5_V_13_loa, i5 0)
  %tmp_61_2_cast = sext i21 %tmp_61_2 to i22
  %tmp_61_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass5_V_10_loa, i5 0)
  %tmp_61_5_cast = sext i21 %tmp_61_5 to i23
  %tmp_61_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass5_V_8_load, i5 0)
  %tmp_61_7_cast = sext i21 %tmp_61_7 to i22
  %Phase5_V_6_load = load i32* @Phase5_V_6, align 8
  store i32 %Phase5_V_6_load, i32* @Phase5_V_7, align 4
  %Phase5_V_5_load = load i32* @Phase5_V_5, align 4
  store i32 %Phase5_V_5_load, i32* @Phase5_V_6, align 8
  %Phase5_V_4_load = load i32* @Phase5_V_4, align 16
  store i32 %Phase5_V_4_load, i32* @Phase5_V_5, align 4
  %Phase5_V_3_load = load i32* @Phase5_V_3, align 4
  store i32 %Phase5_V_3_load, i32* @Phase5_V_4, align 16
  %tmp_61_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass5_V_3_load, i5 0)
  %tmp_61_cast = sext i21 %tmp_61_s to i22
  %Phase5_V_2_load = load i32* @Phase5_V_2, align 8
  store i32 %Phase5_V_2_load, i32* @Phase5_V_3, align 4
  %tmp_61_1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass5_V_2_load, i5 0)
  %tmp_61_1_cast = sext i21 %tmp_61_1 to i32
  %Phase5_V_1_load = load i32* @Phase5_V_1, align 4
  store i32 %Phase5_V_1_load, i32* @Phase5_V_2, align 8
  %tmp_61_3 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass5_V_1_load, i5 0)
  %tmp_61_3_cast = sext i21 %tmp_61_3 to i22
  %Phase5_V_0_load = load i32* @Phase5_V_0, align 16
  store i32 %Phase5_V_0_load, i32* @Phase5_V_1, align 4
  %tmp_61_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass5_V_0_load, i5 0)
  %tmp_61_4_cast = sext i21 %tmp_61_4 to i22
  %tmp36 = add i32 %tmp_61_1_cast, %corHelperI_V_load
  %tmp37 = add i22 %tmp_61_cast, %tmp_61_3_cast
  %tmp74_cast = sext i22 %tmp37 to i32
  %tmp38 = add i32 %tmp36, %tmp74_cast
  %tmp39 = add i22 %tmp_12_cast, %tmp_61_7_cast
  %tmp76_cast = sext i22 %tmp39 to i24
  %tmp40 = add i22 %tmp_61_4_cast, %tmp_61_2_cast
  %tmp78_cast = sext i22 %tmp40 to i23
  %tmp41 = add i23 %tmp_61_5_cast, %tmp78_cast
  %tmp77_cast = sext i23 %tmp41 to i24
  %tmp42 = add i24 %tmp76_cast, %tmp77_cast
  %tmp75_cast = sext i24 %tmp42 to i32
  %p_Val2_17_4 = add i32 %tmp38, %tmp75_cast
  store i32 %p_Val2_17_4, i32* @corHelperI_V, align 4
  store i32 %p_Val2_17_4, i32* @Phase5_V_0, align 16
  br label %._crit_edge1421

.preheader1009.0:                                 ; preds = %1
  %tmp_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass6_V_15_loa, i5 0)
  %tmp_14_cast = sext i21 %tmp_5 to i22
  %tmp_66_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass6_V_13_loa, i5 0)
  %tmp_66_2_cast = sext i21 %tmp_66_2 to i22
  %tmp_66_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass6_V_10_loa, i5 0)
  %tmp_66_5_cast = sext i21 %tmp_66_5 to i23
  %tmp_66_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass6_V_8_load, i5 0)
  %tmp_66_7_cast = sext i21 %tmp_66_7 to i22
  %Phase6_V_6_load = load i32* @Phase6_V_6, align 8
  store i32 %Phase6_V_6_load, i32* @Phase6_V_7, align 4
  %Phase6_V_5_load = load i32* @Phase6_V_5, align 4
  store i32 %Phase6_V_5_load, i32* @Phase6_V_6, align 8
  %Phase6_V_4_load = load i32* @Phase6_V_4, align 16
  store i32 %Phase6_V_4_load, i32* @Phase6_V_5, align 4
  %Phase6_V_3_load = load i32* @Phase6_V_3, align 4
  store i32 %Phase6_V_3_load, i32* @Phase6_V_4, align 16
  %tmp_66_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass6_V_3_load, i5 0)
  %tmp_66_cast = sext i21 %tmp_66_s to i22
  %Phase6_V_2_load = load i32* @Phase6_V_2, align 8
  store i32 %Phase6_V_2_load, i32* @Phase6_V_3, align 4
  %tmp_66_1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass6_V_2_load, i5 0)
  %tmp_66_1_cast = sext i21 %tmp_66_1 to i32
  %Phase6_V_1_load = load i32* @Phase6_V_1, align 4
  store i32 %Phase6_V_1_load, i32* @Phase6_V_2, align 8
  %tmp_66_3 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass6_V_1_load, i5 0)
  %tmp_66_3_cast = sext i21 %tmp_66_3 to i22
  %Phase6_V_0_load = load i32* @Phase6_V_0, align 16
  store i32 %Phase6_V_0_load, i32* @Phase6_V_1, align 4
  %tmp_66_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass6_V_0_load, i5 0)
  %tmp_66_4_cast = sext i21 %tmp_66_4 to i22
  %tmp43 = add i32 %tmp_66_1_cast, %corHelperI_V_load
  %tmp44 = add i22 %tmp_66_cast, %tmp_66_3_cast
  %tmp87_cast = sext i22 %tmp44 to i32
  %tmp45 = add i32 %tmp43, %tmp87_cast
  %tmp46 = add i22 %tmp_14_cast, %tmp_66_7_cast
  %tmp89_cast = sext i22 %tmp46 to i24
  %tmp47 = add i22 %tmp_66_4_cast, %tmp_66_2_cast
  %tmp91_cast = sext i22 %tmp47 to i23
  %tmp48 = add i23 %tmp_66_5_cast, %tmp91_cast
  %tmp90_cast = sext i23 %tmp48 to i24
  %tmp49 = add i24 %tmp89_cast, %tmp90_cast
  %tmp88_cast = sext i24 %tmp49 to i32
  %p_Val2_20_4 = add i32 %tmp45, %tmp88_cast
  store i32 %p_Val2_20_4, i32* @corHelperI_V, align 4
  store i32 %p_Val2_20_4, i32* @Phase6_V_0, align 16
  br label %._crit_edge1421

.preheader1008.0:                                 ; preds = %1
  %tmp_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass7_V_15_loa, i5 0)
  %tmp_16_cast = sext i21 %tmp_7 to i22
  %tmp_71_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass7_V_13_loa, i5 0)
  %tmp_71_2_cast = sext i21 %tmp_71_2 to i22
  %tmp_71_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass7_V_10_loa, i5 0)
  %tmp_71_5_cast = sext i21 %tmp_71_5 to i23
  %tmp_71_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass7_V_8_load, i5 0)
  %tmp_71_7_cast = sext i21 %tmp_71_7 to i22
  %Phase7_V_6_load = load i32* @Phase7_V_6, align 8
  store i32 %Phase7_V_6_load, i32* @Phase7_V_7, align 4
  %Phase7_V_5_load = load i32* @Phase7_V_5, align 4
  store i32 %Phase7_V_5_load, i32* @Phase7_V_6, align 8
  %Phase7_V_4_load = load i32* @Phase7_V_4, align 16
  store i32 %Phase7_V_4_load, i32* @Phase7_V_5, align 4
  %Phase7_V_3_load = load i32* @Phase7_V_3, align 4
  store i32 %Phase7_V_3_load, i32* @Phase7_V_4, align 16
  %tmp_71_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass7_V_3_load, i5 0)
  %tmp_71_cast = sext i21 %tmp_71_s to i22
  %Phase7_V_2_load = load i32* @Phase7_V_2, align 8
  store i32 %Phase7_V_2_load, i32* @Phase7_V_3, align 4
  %tmp_71_1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass7_V_2_load, i5 0)
  %tmp_71_1_cast = sext i21 %tmp_71_1 to i32
  %Phase7_V_1_load = load i32* @Phase7_V_1, align 4
  store i32 %Phase7_V_1_load, i32* @Phase7_V_2, align 8
  %tmp_71_3 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass7_V_1_load, i5 0)
  %tmp_71_3_cast = sext i21 %tmp_71_3 to i22
  %Phase7_V_0_load = load i32* @Phase7_V_0, align 16
  store i32 %Phase7_V_0_load, i32* @Phase7_V_1, align 4
  %tmp_71_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass7_V_0_load, i5 0)
  %tmp_71_4_cast = sext i21 %tmp_71_4 to i22
  %tmp50 = add i32 %tmp_71_1_cast, %corHelperI_V_load
  %tmp51 = add i22 %tmp_71_cast, %tmp_71_3_cast
  %tmp100_cast = sext i22 %tmp51 to i32
  %tmp52 = add i32 %tmp50, %tmp100_cast
  %tmp53 = add i22 %tmp_16_cast, %tmp_71_7_cast
  %tmp102_cast = sext i22 %tmp53 to i24
  %tmp54 = add i22 %tmp_71_4_cast, %tmp_71_2_cast
  %tmp104_cast = sext i22 %tmp54 to i23
  %tmp55 = add i23 %tmp_71_5_cast, %tmp104_cast
  %tmp103_cast = sext i23 %tmp55 to i24
  %tmp56 = add i24 %tmp102_cast, %tmp103_cast
  %tmp101_cast = sext i24 %tmp56 to i32
  %p_Val2_23_4 = add i32 %tmp52, %tmp101_cast
  store i32 %p_Val2_23_4, i32* @corHelperI_V, align 4
  store i32 %p_Val2_23_4, i32* @Phase7_V_0, align 16
  br label %._crit_edge1421

.preheader1007.0:                                 ; preds = %1
  %tmp_9 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass8_V_15_loa, i5 0)
  %tmp_18_cast = sext i21 %tmp_9 to i22
  %tmp_76_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass8_V_13_loa, i5 0)
  %tmp_76_2_cast = sext i21 %tmp_76_2 to i22
  %tmp_76_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass8_V_10_loa, i5 0)
  %tmp_76_5_cast = sext i21 %tmp_76_5 to i23
  %tmp_76_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass8_V_8_load, i5 0)
  %tmp_76_7_cast = sext i21 %tmp_76_7 to i22
  %Phase8_V_6_load = load i32* @Phase8_V_6, align 8
  store i32 %Phase8_V_6_load, i32* @Phase8_V_7, align 4
  %Phase8_V_5_load = load i32* @Phase8_V_5, align 4
  store i32 %Phase8_V_5_load, i32* @Phase8_V_6, align 8
  %Phase8_V_4_load = load i32* @Phase8_V_4, align 16
  store i32 %Phase8_V_4_load, i32* @Phase8_V_5, align 4
  %Phase8_V_3_load = load i32* @Phase8_V_3, align 4
  store i32 %Phase8_V_3_load, i32* @Phase8_V_4, align 16
  %tmp_76_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass8_V_3_load, i5 0)
  %tmp_76_cast = sext i21 %tmp_76_s to i22
  %Phase8_V_2_load = load i32* @Phase8_V_2, align 8
  store i32 %Phase8_V_2_load, i32* @Phase8_V_3, align 4
  %tmp_76_1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass8_V_2_load, i5 0)
  %tmp_76_1_cast = sext i21 %tmp_76_1 to i32
  %Phase8_V_1_load = load i32* @Phase8_V_1, align 4
  store i32 %Phase8_V_1_load, i32* @Phase8_V_2, align 8
  %tmp_76_3 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass8_V_1_load, i5 0)
  %tmp_76_3_cast = sext i21 %tmp_76_3 to i22
  %Phase8_V_0_load = load i32* @Phase8_V_0, align 16
  store i32 %Phase8_V_0_load, i32* @Phase8_V_1, align 4
  %tmp_76_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass8_V_0_load, i5 0)
  %tmp_76_4_cast = sext i21 %tmp_76_4 to i22
  %tmp57 = add i32 %tmp_76_1_cast, %corHelperI_V_load
  %tmp58 = add i22 %tmp_76_cast, %tmp_76_3_cast
  %tmp113_cast = sext i22 %tmp58 to i32
  %tmp59 = add i32 %tmp57, %tmp113_cast
  %tmp60 = add i22 %tmp_18_cast, %tmp_76_7_cast
  %tmp115_cast = sext i22 %tmp60 to i24
  %tmp61 = add i22 %tmp_76_4_cast, %tmp_76_2_cast
  %tmp117_cast = sext i22 %tmp61 to i23
  %tmp62 = add i23 %tmp_76_5_cast, %tmp117_cast
  %tmp116_cast = sext i23 %tmp62 to i24
  %tmp63 = add i24 %tmp115_cast, %tmp116_cast
  %tmp114_cast = sext i24 %tmp63 to i32
  %p_Val2_26_4 = add i32 %tmp59, %tmp114_cast
  store i32 %p_Val2_26_4, i32* @corHelperI_V, align 4
  store i32 %p_Val2_26_4, i32* @Phase8_V_0, align 16
  br label %._crit_edge1421

.preheader1006.0:                                 ; preds = %1
  %tmp_10 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass9_V_15_loa, i5 0)
  %tmp_20_cast = sext i21 %tmp_10 to i22
  %tmp_81_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass9_V_13_loa, i5 0)
  %tmp_81_2_cast = sext i21 %tmp_81_2 to i22
  %tmp_81_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass9_V_10_loa, i5 0)
  %tmp_81_5_cast = sext i21 %tmp_81_5 to i23
  %tmp_81_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass9_V_8_load, i5 0)
  %tmp_81_7_cast = sext i21 %tmp_81_7 to i22
  %Phase9_V_6_load = load i32* @Phase9_V_6, align 8
  store i32 %Phase9_V_6_load, i32* @Phase9_V_7, align 4
  %Phase9_V_5_load = load i32* @Phase9_V_5, align 4
  store i32 %Phase9_V_5_load, i32* @Phase9_V_6, align 8
  %Phase9_V_4_load = load i32* @Phase9_V_4, align 16
  store i32 %Phase9_V_4_load, i32* @Phase9_V_5, align 4
  %Phase9_V_3_load = load i32* @Phase9_V_3, align 4
  store i32 %Phase9_V_3_load, i32* @Phase9_V_4, align 16
  %tmp_81_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass9_V_3_load, i5 0)
  %tmp_81_cast = sext i21 %tmp_81_s to i22
  %Phase9_V_2_load = load i32* @Phase9_V_2, align 8
  store i32 %Phase9_V_2_load, i32* @Phase9_V_3, align 4
  %tmp_81_1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass9_V_2_load, i5 0)
  %tmp_81_1_cast = sext i21 %tmp_81_1 to i32
  %Phase9_V_1_load = load i32* @Phase9_V_1, align 4
  store i32 %Phase9_V_1_load, i32* @Phase9_V_2, align 8
  %tmp_81_3 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass9_V_1_load, i5 0)
  %tmp_81_3_cast = sext i21 %tmp_81_3 to i22
  %Phase9_V_0_load = load i32* @Phase9_V_0, align 16
  store i32 %Phase9_V_0_load, i32* @Phase9_V_1, align 4
  %tmp_81_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass9_V_0_load, i5 0)
  %tmp_81_4_cast = sext i21 %tmp_81_4 to i22
  %tmp64 = add i32 %tmp_81_1_cast, %corHelperI_V_load
  %tmp65 = add i22 %tmp_81_cast, %tmp_81_3_cast
  %tmp126_cast = sext i22 %tmp65 to i32
  %tmp66 = add i32 %tmp64, %tmp126_cast
  %tmp67 = add i22 %tmp_20_cast, %tmp_81_7_cast
  %tmp128_cast = sext i22 %tmp67 to i24
  %tmp68 = add i22 %tmp_81_4_cast, %tmp_81_2_cast
  %tmp130_cast = sext i22 %tmp68 to i23
  %tmp69 = add i23 %tmp_81_5_cast, %tmp130_cast
  %tmp129_cast = sext i23 %tmp69 to i24
  %tmp70 = add i24 %tmp128_cast, %tmp129_cast
  %tmp127_cast = sext i24 %tmp70 to i32
  %p_Val2_29_4 = add i32 %tmp66, %tmp127_cast
  store i32 %p_Val2_29_4, i32* @corHelperI_V, align 4
  store i32 %p_Val2_29_4, i32* @Phase9_V_0, align 16
  br label %._crit_edge1421

.preheader1005.0:                                 ; preds = %1
  %tmp_11 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass10_V_15_lo, i5 0)
  %tmp_22_cast = sext i21 %tmp_11 to i22
  %tmp_86_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass10_V_13_lo, i5 0)
  %tmp_86_2_cast = sext i21 %tmp_86_2 to i22
  %tmp_86_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass10_V_10_lo, i5 0)
  %tmp_86_5_cast = sext i21 %tmp_86_5 to i23
  %tmp_86_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass10_V_8_loa, i5 0)
  %tmp_86_7_cast = sext i21 %tmp_86_7 to i22
  %Phase10_V_6_load = load i32* @Phase10_V_6, align 8
  store i32 %Phase10_V_6_load, i32* @Phase10_V_7, align 4
  %Phase10_V_5_load = load i32* @Phase10_V_5, align 4
  store i32 %Phase10_V_5_load, i32* @Phase10_V_6, align 8
  %Phase10_V_4_load = load i32* @Phase10_V_4, align 16
  store i32 %Phase10_V_4_load, i32* @Phase10_V_5, align 4
  %Phase10_V_3_load = load i32* @Phase10_V_3, align 4
  store i32 %Phase10_V_3_load, i32* @Phase10_V_4, align 16
  %tmp_86_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass10_V_3_loa, i5 0)
  %tmp_86_cast = sext i21 %tmp_86_s to i22
  %Phase10_V_2_load = load i32* @Phase10_V_2, align 8
  store i32 %Phase10_V_2_load, i32* @Phase10_V_3, align 4
  %tmp_86_1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass10_V_2_loa, i5 0)
  %tmp_86_1_cast = sext i21 %tmp_86_1 to i32
  %Phase10_V_1_load = load i32* @Phase10_V_1, align 4
  store i32 %Phase10_V_1_load, i32* @Phase10_V_2, align 8
  %tmp_86_3 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass10_V_1_loa, i5 0)
  %tmp_86_3_cast = sext i21 %tmp_86_3 to i22
  %Phase10_V_0_load = load i32* @Phase10_V_0, align 16
  store i32 %Phase10_V_0_load, i32* @Phase10_V_1, align 4
  %tmp_86_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass10_V_0_loa, i5 0)
  %tmp_86_4_cast = sext i21 %tmp_86_4 to i22
  %tmp71 = add i32 %tmp_86_1_cast, %corHelperI_V_load
  %tmp72 = add i22 %tmp_86_cast, %tmp_86_3_cast
  %tmp139_cast = sext i22 %tmp72 to i32
  %tmp73 = add i32 %tmp71, %tmp139_cast
  %tmp74 = add i22 %tmp_22_cast, %tmp_86_7_cast
  %tmp141_cast = sext i22 %tmp74 to i24
  %tmp75 = add i22 %tmp_86_4_cast, %tmp_86_2_cast
  %tmp143_cast = sext i22 %tmp75 to i23
  %tmp76 = add i23 %tmp_86_5_cast, %tmp143_cast
  %tmp142_cast = sext i23 %tmp76 to i24
  %tmp77 = add i24 %tmp141_cast, %tmp142_cast
  %tmp140_cast = sext i24 %tmp77 to i32
  %p_Val2_32_4 = add i32 %tmp73, %tmp140_cast
  store i32 %p_Val2_32_4, i32* @corHelperI_V, align 4
  store i32 %p_Val2_32_4, i32* @Phase10_V_0, align 16
  br label %._crit_edge1421

.preheader1004.0:                                 ; preds = %1
  %tmp_12 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass11_V_15_lo, i5 0)
  %tmp_24_cast = sext i21 %tmp_12 to i22
  %tmp_91_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass11_V_13_lo, i5 0)
  %tmp_91_2_cast = sext i21 %tmp_91_2 to i22
  %tmp_91_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass11_V_10_lo, i5 0)
  %tmp_91_5_cast = sext i21 %tmp_91_5 to i23
  %tmp_91_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass11_V_8_loa, i5 0)
  %tmp_91_7_cast = sext i21 %tmp_91_7 to i22
  %Phase11_V_6_load = load i32* @Phase11_V_6, align 8
  store i32 %Phase11_V_6_load, i32* @Phase11_V_7, align 4
  %Phase11_V_5_load = load i32* @Phase11_V_5, align 4
  store i32 %Phase11_V_5_load, i32* @Phase11_V_6, align 8
  %Phase11_V_4_load = load i32* @Phase11_V_4, align 16
  store i32 %Phase11_V_4_load, i32* @Phase11_V_5, align 4
  %Phase11_V_3_load = load i32* @Phase11_V_3, align 4
  store i32 %Phase11_V_3_load, i32* @Phase11_V_4, align 16
  %tmp_91_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass11_V_3_loa, i5 0)
  %tmp_91_cast = sext i21 %tmp_91_s to i22
  %Phase11_V_2_load = load i32* @Phase11_V_2, align 8
  store i32 %Phase11_V_2_load, i32* @Phase11_V_3, align 4
  %tmp_91_1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass11_V_2_loa, i5 0)
  %tmp_91_1_cast = sext i21 %tmp_91_1 to i32
  %Phase11_V_1_load = load i32* @Phase11_V_1, align 4
  store i32 %Phase11_V_1_load, i32* @Phase11_V_2, align 8
  %tmp_91_3 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass11_V_1_loa, i5 0)
  %tmp_91_3_cast = sext i21 %tmp_91_3 to i22
  %Phase11_V_0_load = load i32* @Phase11_V_0, align 16
  store i32 %Phase11_V_0_load, i32* @Phase11_V_1, align 4
  %tmp_91_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass11_V_0_loa, i5 0)
  %tmp_91_4_cast = sext i21 %tmp_91_4 to i22
  %tmp78 = add i32 %tmp_91_1_cast, %corHelperI_V_load
  %tmp79 = add i22 %tmp_91_cast, %tmp_91_3_cast
  %tmp152_cast = sext i22 %tmp79 to i32
  %tmp80 = add i32 %tmp78, %tmp152_cast
  %tmp81 = add i22 %tmp_24_cast, %tmp_91_7_cast
  %tmp154_cast = sext i22 %tmp81 to i24
  %tmp82 = add i22 %tmp_91_4_cast, %tmp_91_2_cast
  %tmp156_cast = sext i22 %tmp82 to i23
  %tmp83 = add i23 %tmp_91_5_cast, %tmp156_cast
  %tmp155_cast = sext i23 %tmp83 to i24
  %tmp84 = add i24 %tmp154_cast, %tmp155_cast
  %tmp153_cast = sext i24 %tmp84 to i32
  %p_Val2_35_4 = add i32 %tmp80, %tmp153_cast
  store i32 %p_Val2_35_4, i32* @corHelperI_V, align 4
  store i32 %p_Val2_35_4, i32* @Phase11_V_0, align 16
  br label %._crit_edge1421

.preheader1003.0:                                 ; preds = %1
  %tmp_13 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass12_V_15_lo, i5 0)
  %tmp_26_cast = sext i21 %tmp_13 to i22
  %tmp_96_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass12_V_13_lo, i5 0)
  %tmp_96_2_cast = sext i21 %tmp_96_2 to i22
  %tmp_96_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass12_V_10_lo, i5 0)
  %tmp_96_5_cast = sext i21 %tmp_96_5 to i23
  %tmp_96_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass12_V_8_loa, i5 0)
  %tmp_96_7_cast = sext i21 %tmp_96_7 to i22
  %Phase12_V_6_load = load i32* @Phase12_V_6, align 8
  store i32 %Phase12_V_6_load, i32* @Phase12_V_7, align 4
  %Phase12_V_5_load = load i32* @Phase12_V_5, align 4
  store i32 %Phase12_V_5_load, i32* @Phase12_V_6, align 8
  %Phase12_V_4_load = load i32* @Phase12_V_4, align 16
  store i32 %Phase12_V_4_load, i32* @Phase12_V_5, align 4
  %Phase12_V_3_load = load i32* @Phase12_V_3, align 4
  store i32 %Phase12_V_3_load, i32* @Phase12_V_4, align 16
  %tmp_96_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass12_V_3_loa, i5 0)
  %tmp_96_cast = sext i21 %tmp_96_s to i22
  %Phase12_V_2_load = load i32* @Phase12_V_2, align 8
  store i32 %Phase12_V_2_load, i32* @Phase12_V_3, align 4
  %tmp_96_1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass12_V_2_loa, i5 0)
  %tmp_96_1_cast = sext i21 %tmp_96_1 to i32
  %Phase12_V_1_load = load i32* @Phase12_V_1, align 4
  store i32 %Phase12_V_1_load, i32* @Phase12_V_2, align 8
  %tmp_96_3 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass12_V_1_loa, i5 0)
  %tmp_96_3_cast = sext i21 %tmp_96_3 to i22
  %Phase12_V_0_load = load i32* @Phase12_V_0, align 16
  store i32 %Phase12_V_0_load, i32* @Phase12_V_1, align 4
  %tmp_96_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass12_V_0_loa, i5 0)
  %tmp_96_4_cast = sext i21 %tmp_96_4 to i22
  %tmp85 = add i32 %tmp_96_1_cast, %corHelperI_V_load
  %tmp86 = add i22 %tmp_96_cast, %tmp_96_3_cast
  %tmp165_cast = sext i22 %tmp86 to i32
  %tmp87 = add i32 %tmp85, %tmp165_cast
  %tmp88 = add i22 %tmp_26_cast, %tmp_96_7_cast
  %tmp167_cast = sext i22 %tmp88 to i24
  %tmp89 = add i22 %tmp_96_4_cast, %tmp_96_2_cast
  %tmp169_cast = sext i22 %tmp89 to i23
  %tmp90 = add i23 %tmp_96_5_cast, %tmp169_cast
  %tmp168_cast = sext i23 %tmp90 to i24
  %tmp91 = add i24 %tmp167_cast, %tmp168_cast
  %tmp166_cast = sext i24 %tmp91 to i32
  %p_Val2_38_4 = add i32 %tmp87, %tmp166_cast
  store i32 %p_Val2_38_4, i32* @corHelperI_V, align 4
  store i32 %p_Val2_38_4, i32* @Phase12_V_0, align 16
  br label %._crit_edge1421

.preheader1002.0:                                 ; preds = %1
  %tmp_14 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass13_V_15_lo, i5 0)
  %tmp_28_cast = sext i21 %tmp_14 to i22
  %tmp_101_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass13_V_13_lo, i5 0)
  %tmp_101_2_cast = sext i21 %tmp_101_2 to i22
  %tmp_101_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass13_V_10_lo, i5 0)
  %tmp_101_5_cast = sext i21 %tmp_101_5 to i23
  %tmp_101_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass13_V_8_loa, i5 0)
  %tmp_101_7_cast = sext i21 %tmp_101_7 to i22
  %Phase13_V_6_load = load i32* @Phase13_V_6, align 8
  store i32 %Phase13_V_6_load, i32* @Phase13_V_7, align 4
  %Phase13_V_5_load = load i32* @Phase13_V_5, align 4
  store i32 %Phase13_V_5_load, i32* @Phase13_V_6, align 8
  %Phase13_V_4_load = load i32* @Phase13_V_4, align 16
  store i32 %Phase13_V_4_load, i32* @Phase13_V_5, align 4
  %Phase13_V_3_load = load i32* @Phase13_V_3, align 4
  store i32 %Phase13_V_3_load, i32* @Phase13_V_4, align 16
  %tmp_101_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass13_V_3_loa, i5 0)
  %tmp_101_cast = sext i21 %tmp_101_s to i22
  %Phase13_V_2_load = load i32* @Phase13_V_2, align 8
  store i32 %Phase13_V_2_load, i32* @Phase13_V_3, align 4
  %tmp_101_1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass13_V_2_loa, i5 0)
  %tmp_101_1_cast = sext i21 %tmp_101_1 to i32
  %Phase13_V_1_load = load i32* @Phase13_V_1, align 4
  store i32 %Phase13_V_1_load, i32* @Phase13_V_2, align 8
  %tmp_101_3 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass13_V_1_loa, i5 0)
  %tmp_101_3_cast = sext i21 %tmp_101_3 to i22
  %Phase13_V_0_load = load i32* @Phase13_V_0, align 16
  store i32 %Phase13_V_0_load, i32* @Phase13_V_1, align 4
  %tmp_101_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass13_V_0_loa, i5 0)
  %tmp_101_4_cast = sext i21 %tmp_101_4 to i22
  %tmp92 = add i32 %tmp_101_1_cast, %corHelperI_V_load
  %tmp93 = add i22 %tmp_101_cast, %tmp_101_3_cast
  %tmp178_cast = sext i22 %tmp93 to i32
  %tmp94 = add i32 %tmp92, %tmp178_cast
  %tmp95 = add i22 %tmp_28_cast, %tmp_101_7_cast
  %tmp180_cast = sext i22 %tmp95 to i24
  %tmp96 = add i22 %tmp_101_4_cast, %tmp_101_2_cast
  %tmp182_cast = sext i22 %tmp96 to i23
  %tmp97 = add i23 %tmp_101_5_cast, %tmp182_cast
  %tmp181_cast = sext i23 %tmp97 to i24
  %tmp98 = add i24 %tmp180_cast, %tmp181_cast
  %tmp179_cast = sext i24 %tmp98 to i32
  %p_Val2_41_4 = add i32 %tmp94, %tmp179_cast
  store i32 %p_Val2_41_4, i32* @corHelperI_V, align 4
  store i32 %p_Val2_41_4, i32* @Phase13_V_0, align 16
  br label %._crit_edge1421

.preheader1001.0:                                 ; preds = %1
  %tmp_15 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass14_V_15_lo, i5 0)
  %tmp_30_cast = sext i21 %tmp_15 to i22
  %tmp_106_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass14_V_13_lo, i5 0)
  %tmp_106_2_cast = sext i21 %tmp_106_2 to i22
  %tmp_106_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass14_V_10_lo, i5 0)
  %tmp_106_5_cast = sext i21 %tmp_106_5 to i23
  %tmp_106_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass14_V_8_loa, i5 0)
  %tmp_106_7_cast = sext i21 %tmp_106_7 to i22
  %Phase14_V_6_load = load i32* @Phase14_V_6, align 8
  store i32 %Phase14_V_6_load, i32* @Phase14_V_7, align 4
  %Phase14_V_5_load = load i32* @Phase14_V_5, align 4
  store i32 %Phase14_V_5_load, i32* @Phase14_V_6, align 8
  %Phase14_V_4_load = load i32* @Phase14_V_4, align 16
  store i32 %Phase14_V_4_load, i32* @Phase14_V_5, align 4
  %Phase14_V_3_load = load i32* @Phase14_V_3, align 4
  store i32 %Phase14_V_3_load, i32* @Phase14_V_4, align 16
  %tmp_106_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass14_V_3_loa, i5 0)
  %tmp_106_cast = sext i21 %tmp_106_s to i22
  %Phase14_V_2_load = load i32* @Phase14_V_2, align 8
  store i32 %Phase14_V_2_load, i32* @Phase14_V_3, align 4
  %tmp_106_1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass14_V_2_loa, i5 0)
  %tmp_106_1_cast = sext i21 %tmp_106_1 to i32
  %Phase14_V_1_load = load i32* @Phase14_V_1, align 4
  store i32 %Phase14_V_1_load, i32* @Phase14_V_2, align 8
  %tmp_106_3 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass14_V_1_loa, i5 0)
  %tmp_106_3_cast = sext i21 %tmp_106_3 to i22
  %Phase14_V_0_load = load i32* @Phase14_V_0, align 16
  store i32 %Phase14_V_0_load, i32* @Phase14_V_1, align 4
  %tmp_106_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass14_V_0_loa, i5 0)
  %tmp_106_4_cast = sext i21 %tmp_106_4 to i22
  %tmp99 = add i32 %tmp_106_1_cast, %corHelperI_V_load
  %tmp100 = add i22 %tmp_106_cast, %tmp_106_3_cast
  %tmp191_cast = sext i22 %tmp100 to i32
  %tmp101 = add i32 %tmp99, %tmp191_cast
  %tmp102 = add i22 %tmp_30_cast, %tmp_106_7_cast
  %tmp193_cast = sext i22 %tmp102 to i24
  %tmp103 = add i22 %tmp_106_4_cast, %tmp_106_2_cast
  %tmp195_cast = sext i22 %tmp103 to i23
  %tmp104 = add i23 %tmp_106_5_cast, %tmp195_cast
  %tmp194_cast = sext i23 %tmp104 to i24
  %tmp105 = add i24 %tmp193_cast, %tmp194_cast
  %tmp192_cast = sext i24 %tmp105 to i32
  %p_Val2_44_4 = add i32 %tmp101, %tmp192_cast
  store i32 %p_Val2_44_4, i32* @corHelperI_V, align 4
  store i32 %p_Val2_44_4, i32* @Phase14_V_0, align 16
  br label %._crit_edge1421

.preheader1000.0:                                 ; preds = %1
  %tmp_16 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass15_V_15_lo, i5 0)
  %tmp_32_cast = sext i21 %tmp_16 to i22
  %tmp_111_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass15_V_13_lo, i5 0)
  %tmp_111_2_cast = sext i21 %tmp_111_2 to i22
  %tmp_111_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass15_V_10_lo, i5 0)
  %tmp_111_5_cast = sext i21 %tmp_111_5 to i23
  %tmp_111_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass15_V_8_loa, i5 0)
  %tmp_111_7_cast = sext i21 %tmp_111_7 to i22
  %Phase15_V_6_load = load i32* @Phase15_V_6, align 8
  store i32 %Phase15_V_6_load, i32* @Phase15_V_7, align 4
  %Phase15_V_5_load = load i32* @Phase15_V_5, align 4
  store i32 %Phase15_V_5_load, i32* @Phase15_V_6, align 8
  %Phase15_V_4_load = load i32* @Phase15_V_4, align 16
  store i32 %Phase15_V_4_load, i32* @Phase15_V_5, align 4
  %Phase15_V_3_load = load i32* @Phase15_V_3, align 4
  store i32 %Phase15_V_3_load, i32* @Phase15_V_4, align 16
  %tmp_111_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass15_V_3_loa, i5 0)
  %tmp_111_cast = sext i21 %tmp_111_s to i22
  %Phase15_V_2_load = load i32* @Phase15_V_2, align 8
  store i32 %Phase15_V_2_load, i32* @Phase15_V_3, align 4
  %tmp_111_1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass15_V_2_loa, i5 0)
  %tmp_111_1_cast = sext i21 %tmp_111_1 to i32
  %Phase15_V_1_load = load i32* @Phase15_V_1, align 4
  store i32 %Phase15_V_1_load, i32* @Phase15_V_2, align 8
  %tmp_111_3 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass15_V_1_loa, i5 0)
  %tmp_111_3_cast = sext i21 %tmp_111_3 to i22
  %Phase15_V_0_load = load i32* @Phase15_V_0, align 16
  store i32 %Phase15_V_0_load, i32* @Phase15_V_1, align 4
  %tmp_111_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass15_V_0_loa, i5 0)
  %tmp_111_4_cast = sext i21 %tmp_111_4 to i22
  %tmp106 = add i32 %tmp_111_1_cast, %corHelperI_V_load
  %tmp107 = add i22 %tmp_111_cast, %tmp_111_3_cast
  %tmp204_cast = sext i22 %tmp107 to i32
  %tmp108 = add i32 %tmp106, %tmp204_cast
  %tmp109 = add i22 %tmp_32_cast, %tmp_111_7_cast
  %tmp206_cast = sext i22 %tmp109 to i24
  %tmp110 = add i22 %tmp_111_4_cast, %tmp_111_2_cast
  %tmp208_cast = sext i22 %tmp110 to i23
  %tmp111 = add i23 %tmp_111_5_cast, %tmp208_cast
  %tmp207_cast = sext i23 %tmp111 to i24
  %tmp112 = add i24 %tmp206_cast, %tmp207_cast
  %tmp205_cast = sext i24 %tmp112 to i32
  %p_Val2_47_4 = add i32 %tmp108, %tmp205_cast
  store i32 %p_Val2_47_4, i32* @corHelperI_V, align 4
  store i32 %p_Val2_47_4, i32* @Phase15_V_0, align 16
  br label %._crit_edge1421

._crit_edge1421:                                  ; preds = %.preheader1000.0, %.preheader1001.0, %.preheader1002.0, %.preheader1003.0, %.preheader1004.0, %.preheader1005.0, %.preheader1006.0, %.preheader1007.0, %.preheader1008.0, %.preheader1009.0, %.preheader1010.0, %.preheader1011.0, %.preheader1012.0, %.preheader1013.0, %.preheader1014.0, %.preheader1015.0, %1
  br label %._crit_edge1420

._crit_edge1420:                                  ; preds = %._crit_edge1421, %0
  %corState_flag = phi i1 [ false, %._crit_edge1421 ], [ true, %0 ]
  %currentState_load = load i1* @currentState, align 1
  br i1 %currentState_load, label %4, label %2

; <label>:2                                       ; preds = %._crit_edge1420
  br i1 %start_V_read, label %3, label %._crit_edge1454

; <label>:3                                       ; preds = %2
  store i1 true, i1* @currentState, align 1
  br label %._crit_edge1454

; <label>:4                                       ; preds = %._crit_edge1420
  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V, i32 1)
  br i1 %tmp, label %5, label %._crit_edge1456

; <label>:5                                       ; preds = %4
  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)
  %tmp_data_V = extractvalue { i32, i1 } %empty, 0
  %tmp_113 = trunc i32 %tmp_data_V to i16
  store i16 %tmp_113, i16* @newVal_V, align 2
  switch i4 %phaseClass_V_read, label %._crit_edge1457 [
    i4 0, label %.preheader999.0
    i4 1, label %.preheader998.0
    i4 2, label %.preheader997.0
    i4 3, label %.preheader996.0
    i4 4, label %.preheader995.0
    i4 5, label %.preheader994.0
    i4 6, label %.preheader993.0
    i4 7, label %.preheader992.0
    i4 -8, label %.preheader991.0
    i4 -7, label %.preheader990.0
    i4 -6, label %.preheader989.0
    i4 -5, label %.preheader988.0
    i4 -4, label %.preheader987.0
    i4 -3, label %.preheader986.0
    i4 -2, label %.preheader985.0
    i4 -1, label %.preheader.0
  ]

.preheader999.0:                                  ; preds = %5
  %phaseClass0_V_14_loa = load i16* @phaseClass0_V_14, align 4
  store i16 %phaseClass0_V_14_loa, i16* @phaseClass0_V_15, align 2
  store i16 %phaseClass0_V_13_loa, i16* @phaseClass0_V_14, align 4
  %phaseClass0_V_12_loa = load i16* @phaseClass0_V_12, align 8
  store i16 %phaseClass0_V_12_loa, i16* @phaseClass0_V_13, align 2
  %phaseClass0_V_11_loa = load i16* @phaseClass0_V_11, align 2
  store i16 %phaseClass0_V_11_loa, i16* @phaseClass0_V_12, align 8
  store i16 %phaseClass0_V_10_loa, i16* @phaseClass0_V_11, align 2
  %phaseClass0_V_9_load = load i16* @phaseClass0_V_9, align 2
  store i16 %phaseClass0_V_9_load, i16* @phaseClass0_V_10, align 4
  store i16 %phaseClass0_V_8_load, i16* @phaseClass0_V_9, align 2
  %phaseClass0_V_7_load = load i16* @phaseClass0_V_7, align 2
  store i16 %phaseClass0_V_7_load, i16* @phaseClass0_V_8, align 16
  %phaseClass0_V_6_load = load i16* @phaseClass0_V_6, align 4
  store i16 %phaseClass0_V_6_load, i16* @phaseClass0_V_7, align 2
  %phaseClass0_V_5_load = load i16* @phaseClass0_V_5, align 2
  store i16 %phaseClass0_V_5_load, i16* @phaseClass0_V_6, align 4
  %phaseClass0_V_4_load = load i16* @phaseClass0_V_4, align 8
  store i16 %phaseClass0_V_4_load, i16* @phaseClass0_V_5, align 2
  store i16 %phaseClass0_V_3_load, i16* @phaseClass0_V_4, align 8
  store i16 %phaseClass0_V_2_load, i16* @phaseClass0_V_3, align 2
  store i16 %phaseClass0_V_1_load, i16* @phaseClass0_V_2, align 4
  store i16 %phaseClass0_V_0_load, i16* @phaseClass0_V_1, align 2
  store i16 %tmp_113, i16* @phaseClass0_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_0, align 1
  br label %._crit_edge1457

.preheader998.0:                                  ; preds = %5
  %phaseClass1_V_14_loa = load i16* @phaseClass1_V_14, align 4
  store i16 %phaseClass1_V_14_loa, i16* @phaseClass1_V_15, align 2
  store i16 %phaseClass1_V_13_loa, i16* @phaseClass1_V_14, align 4
  %phaseClass1_V_12_loa = load i16* @phaseClass1_V_12, align 8
  store i16 %phaseClass1_V_12_loa, i16* @phaseClass1_V_13, align 2
  %phaseClass1_V_11_loa = load i16* @phaseClass1_V_11, align 2
  store i16 %phaseClass1_V_11_loa, i16* @phaseClass1_V_12, align 8
  store i16 %phaseClass1_V_10_loa, i16* @phaseClass1_V_11, align 2
  %phaseClass1_V_9_load = load i16* @phaseClass1_V_9, align 2
  store i16 %phaseClass1_V_9_load, i16* @phaseClass1_V_10, align 4
  store i16 %phaseClass1_V_8_load, i16* @phaseClass1_V_9, align 2
  %phaseClass1_V_7_load = load i16* @phaseClass1_V_7, align 2
  store i16 %phaseClass1_V_7_load, i16* @phaseClass1_V_8, align 16
  %phaseClass1_V_6_load = load i16* @phaseClass1_V_6, align 4
  store i16 %phaseClass1_V_6_load, i16* @phaseClass1_V_7, align 2
  %phaseClass1_V_5_load = load i16* @phaseClass1_V_5, align 2
  store i16 %phaseClass1_V_5_load, i16* @phaseClass1_V_6, align 4
  %phaseClass1_V_4_load = load i16* @phaseClass1_V_4, align 8
  store i16 %phaseClass1_V_4_load, i16* @phaseClass1_V_5, align 2
  store i16 %phaseClass1_V_3_load, i16* @phaseClass1_V_4, align 8
  store i16 %phaseClass1_V_2_load, i16* @phaseClass1_V_3, align 2
  store i16 %phaseClass1_V_1_load, i16* @phaseClass1_V_2, align 4
  store i16 %phaseClass1_V_0_load, i16* @phaseClass1_V_1, align 2
  store i16 %tmp_113, i16* @phaseClass1_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_1, align 1
  br label %._crit_edge1457

.preheader997.0:                                  ; preds = %5
  %phaseClass2_V_14_loa = load i16* @phaseClass2_V_14, align 4
  store i16 %phaseClass2_V_14_loa, i16* @phaseClass2_V_15, align 2
  store i16 %phaseClass2_V_13_loa, i16* @phaseClass2_V_14, align 4
  %phaseClass2_V_12_loa = load i16* @phaseClass2_V_12, align 8
  store i16 %phaseClass2_V_12_loa, i16* @phaseClass2_V_13, align 2
  %phaseClass2_V_11_loa = load i16* @phaseClass2_V_11, align 2
  store i16 %phaseClass2_V_11_loa, i16* @phaseClass2_V_12, align 8
  store i16 %phaseClass2_V_10_loa, i16* @phaseClass2_V_11, align 2
  %phaseClass2_V_9_load = load i16* @phaseClass2_V_9, align 2
  store i16 %phaseClass2_V_9_load, i16* @phaseClass2_V_10, align 4
  store i16 %phaseClass2_V_8_load, i16* @phaseClass2_V_9, align 2
  %phaseClass2_V_7_load = load i16* @phaseClass2_V_7, align 2
  store i16 %phaseClass2_V_7_load, i16* @phaseClass2_V_8, align 16
  %phaseClass2_V_6_load = load i16* @phaseClass2_V_6, align 4
  store i16 %phaseClass2_V_6_load, i16* @phaseClass2_V_7, align 2
  %phaseClass2_V_5_load = load i16* @phaseClass2_V_5, align 2
  store i16 %phaseClass2_V_5_load, i16* @phaseClass2_V_6, align 4
  %phaseClass2_V_4_load = load i16* @phaseClass2_V_4, align 8
  store i16 %phaseClass2_V_4_load, i16* @phaseClass2_V_5, align 2
  store i16 %phaseClass2_V_3_load, i16* @phaseClass2_V_4, align 8
  store i16 %phaseClass2_V_2_load, i16* @phaseClass2_V_3, align 2
  store i16 %phaseClass2_V_1_load, i16* @phaseClass2_V_2, align 4
  store i16 %phaseClass2_V_0_load, i16* @phaseClass2_V_1, align 2
  store i16 %tmp_113, i16* @phaseClass2_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_2, align 1
  br label %._crit_edge1457

.preheader996.0:                                  ; preds = %5
  %phaseClass3_V_14_loa = load i16* @phaseClass3_V_14, align 4
  store i16 %phaseClass3_V_14_loa, i16* @phaseClass3_V_15, align 2
  store i16 %phaseClass3_V_13_loa, i16* @phaseClass3_V_14, align 4
  %phaseClass3_V_12_loa = load i16* @phaseClass3_V_12, align 8
  store i16 %phaseClass3_V_12_loa, i16* @phaseClass3_V_13, align 2
  %phaseClass3_V_11_loa = load i16* @phaseClass3_V_11, align 2
  store i16 %phaseClass3_V_11_loa, i16* @phaseClass3_V_12, align 8
  store i16 %phaseClass3_V_10_loa, i16* @phaseClass3_V_11, align 2
  %phaseClass3_V_9_load = load i16* @phaseClass3_V_9, align 2
  store i16 %phaseClass3_V_9_load, i16* @phaseClass3_V_10, align 4
  store i16 %phaseClass3_V_8_load, i16* @phaseClass3_V_9, align 2
  %phaseClass3_V_7_load = load i16* @phaseClass3_V_7, align 2
  store i16 %phaseClass3_V_7_load, i16* @phaseClass3_V_8, align 16
  %phaseClass3_V_6_load = load i16* @phaseClass3_V_6, align 4
  store i16 %phaseClass3_V_6_load, i16* @phaseClass3_V_7, align 2
  %phaseClass3_V_5_load = load i16* @phaseClass3_V_5, align 2
  store i16 %phaseClass3_V_5_load, i16* @phaseClass3_V_6, align 4
  %phaseClass3_V_4_load = load i16* @phaseClass3_V_4, align 8
  store i16 %phaseClass3_V_4_load, i16* @phaseClass3_V_5, align 2
  store i16 %phaseClass3_V_3_load, i16* @phaseClass3_V_4, align 8
  store i16 %phaseClass3_V_2_load, i16* @phaseClass3_V_3, align 2
  store i16 %phaseClass3_V_1_load, i16* @phaseClass3_V_2, align 4
  store i16 %phaseClass3_V_0_load, i16* @phaseClass3_V_1, align 2
  store i16 %tmp_113, i16* @phaseClass3_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_3, align 1
  br label %._crit_edge1457

.preheader995.0:                                  ; preds = %5
  %phaseClass4_V_14_loa = load i16* @phaseClass4_V_14, align 4
  store i16 %phaseClass4_V_14_loa, i16* @phaseClass4_V_15, align 2
  store i16 %phaseClass4_V_13_loa, i16* @phaseClass4_V_14, align 4
  %phaseClass4_V_12_loa = load i16* @phaseClass4_V_12, align 8
  store i16 %phaseClass4_V_12_loa, i16* @phaseClass4_V_13, align 2
  %phaseClass4_V_11_loa = load i16* @phaseClass4_V_11, align 2
  store i16 %phaseClass4_V_11_loa, i16* @phaseClass4_V_12, align 8
  store i16 %phaseClass4_V_10_loa, i16* @phaseClass4_V_11, align 2
  %phaseClass4_V_9_load = load i16* @phaseClass4_V_9, align 2
  store i16 %phaseClass4_V_9_load, i16* @phaseClass4_V_10, align 4
  store i16 %phaseClass4_V_8_load, i16* @phaseClass4_V_9, align 2
  %phaseClass4_V_7_load = load i16* @phaseClass4_V_7, align 2
  store i16 %phaseClass4_V_7_load, i16* @phaseClass4_V_8, align 16
  %phaseClass4_V_6_load = load i16* @phaseClass4_V_6, align 4
  store i16 %phaseClass4_V_6_load, i16* @phaseClass4_V_7, align 2
  %phaseClass4_V_5_load = load i16* @phaseClass4_V_5, align 2
  store i16 %phaseClass4_V_5_load, i16* @phaseClass4_V_6, align 4
  %phaseClass4_V_4_load = load i16* @phaseClass4_V_4, align 8
  store i16 %phaseClass4_V_4_load, i16* @phaseClass4_V_5, align 2
  store i16 %phaseClass4_V_3_load, i16* @phaseClass4_V_4, align 8
  store i16 %phaseClass4_V_2_load, i16* @phaseClass4_V_3, align 2
  store i16 %phaseClass4_V_1_load, i16* @phaseClass4_V_2, align 4
  store i16 %phaseClass4_V_0_load, i16* @phaseClass4_V_1, align 2
  store i16 %tmp_113, i16* @phaseClass4_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_4, align 1
  br label %._crit_edge1457

.preheader994.0:                                  ; preds = %5
  %phaseClass5_V_14_loa = load i16* @phaseClass5_V_14, align 4
  store i16 %phaseClass5_V_14_loa, i16* @phaseClass5_V_15, align 2
  store i16 %phaseClass5_V_13_loa, i16* @phaseClass5_V_14, align 4
  %phaseClass5_V_12_loa = load i16* @phaseClass5_V_12, align 8
  store i16 %phaseClass5_V_12_loa, i16* @phaseClass5_V_13, align 2
  %phaseClass5_V_11_loa = load i16* @phaseClass5_V_11, align 2
  store i16 %phaseClass5_V_11_loa, i16* @phaseClass5_V_12, align 8
  store i16 %phaseClass5_V_10_loa, i16* @phaseClass5_V_11, align 2
  %phaseClass5_V_9_load = load i16* @phaseClass5_V_9, align 2
  store i16 %phaseClass5_V_9_load, i16* @phaseClass5_V_10, align 4
  store i16 %phaseClass5_V_8_load, i16* @phaseClass5_V_9, align 2
  %phaseClass5_V_7_load = load i16* @phaseClass5_V_7, align 2
  store i16 %phaseClass5_V_7_load, i16* @phaseClass5_V_8, align 16
  %phaseClass5_V_6_load = load i16* @phaseClass5_V_6, align 4
  store i16 %phaseClass5_V_6_load, i16* @phaseClass5_V_7, align 2
  %phaseClass5_V_5_load = load i16* @phaseClass5_V_5, align 2
  store i16 %phaseClass5_V_5_load, i16* @phaseClass5_V_6, align 4
  %phaseClass5_V_4_load = load i16* @phaseClass5_V_4, align 8
  store i16 %phaseClass5_V_4_load, i16* @phaseClass5_V_5, align 2
  store i16 %phaseClass5_V_3_load, i16* @phaseClass5_V_4, align 8
  store i16 %phaseClass5_V_2_load, i16* @phaseClass5_V_3, align 2
  store i16 %phaseClass5_V_1_load, i16* @phaseClass5_V_2, align 4
  store i16 %phaseClass5_V_0_load, i16* @phaseClass5_V_1, align 2
  store i16 %tmp_113, i16* @phaseClass5_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_5, align 1
  br label %._crit_edge1457

.preheader993.0:                                  ; preds = %5
  %phaseClass6_V_14_loa = load i16* @phaseClass6_V_14, align 4
  store i16 %phaseClass6_V_14_loa, i16* @phaseClass6_V_15, align 2
  store i16 %phaseClass6_V_13_loa, i16* @phaseClass6_V_14, align 4
  %phaseClass6_V_12_loa = load i16* @phaseClass6_V_12, align 8
  store i16 %phaseClass6_V_12_loa, i16* @phaseClass6_V_13, align 2
  %phaseClass6_V_11_loa = load i16* @phaseClass6_V_11, align 2
  store i16 %phaseClass6_V_11_loa, i16* @phaseClass6_V_12, align 8
  store i16 %phaseClass6_V_10_loa, i16* @phaseClass6_V_11, align 2
  %phaseClass6_V_9_load = load i16* @phaseClass6_V_9, align 2
  store i16 %phaseClass6_V_9_load, i16* @phaseClass6_V_10, align 4
  store i16 %phaseClass6_V_8_load, i16* @phaseClass6_V_9, align 2
  %phaseClass6_V_7_load = load i16* @phaseClass6_V_7, align 2
  store i16 %phaseClass6_V_7_load, i16* @phaseClass6_V_8, align 16
  %phaseClass6_V_6_load = load i16* @phaseClass6_V_6, align 4
  store i16 %phaseClass6_V_6_load, i16* @phaseClass6_V_7, align 2
  %phaseClass6_V_5_load = load i16* @phaseClass6_V_5, align 2
  store i16 %phaseClass6_V_5_load, i16* @phaseClass6_V_6, align 4
  %phaseClass6_V_4_load = load i16* @phaseClass6_V_4, align 8
  store i16 %phaseClass6_V_4_load, i16* @phaseClass6_V_5, align 2
  store i16 %phaseClass6_V_3_load, i16* @phaseClass6_V_4, align 8
  store i16 %phaseClass6_V_2_load, i16* @phaseClass6_V_3, align 2
  store i16 %phaseClass6_V_1_load, i16* @phaseClass6_V_2, align 4
  store i16 %phaseClass6_V_0_load, i16* @phaseClass6_V_1, align 2
  store i16 %tmp_113, i16* @phaseClass6_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_6, align 1
  br label %._crit_edge1457

.preheader992.0:                                  ; preds = %5
  %phaseClass7_V_14_loa = load i16* @phaseClass7_V_14, align 4
  store i16 %phaseClass7_V_14_loa, i16* @phaseClass7_V_15, align 2
  store i16 %phaseClass7_V_13_loa, i16* @phaseClass7_V_14, align 4
  %phaseClass7_V_12_loa = load i16* @phaseClass7_V_12, align 8
  store i16 %phaseClass7_V_12_loa, i16* @phaseClass7_V_13, align 2
  %phaseClass7_V_11_loa = load i16* @phaseClass7_V_11, align 2
  store i16 %phaseClass7_V_11_loa, i16* @phaseClass7_V_12, align 8
  store i16 %phaseClass7_V_10_loa, i16* @phaseClass7_V_11, align 2
  %phaseClass7_V_9_load = load i16* @phaseClass7_V_9, align 2
  store i16 %phaseClass7_V_9_load, i16* @phaseClass7_V_10, align 4
  store i16 %phaseClass7_V_8_load, i16* @phaseClass7_V_9, align 2
  %phaseClass7_V_7_load = load i16* @phaseClass7_V_7, align 2
  store i16 %phaseClass7_V_7_load, i16* @phaseClass7_V_8, align 16
  %phaseClass7_V_6_load = load i16* @phaseClass7_V_6, align 4
  store i16 %phaseClass7_V_6_load, i16* @phaseClass7_V_7, align 2
  %phaseClass7_V_5_load = load i16* @phaseClass7_V_5, align 2
  store i16 %phaseClass7_V_5_load, i16* @phaseClass7_V_6, align 4
  %phaseClass7_V_4_load = load i16* @phaseClass7_V_4, align 8
  store i16 %phaseClass7_V_4_load, i16* @phaseClass7_V_5, align 2
  store i16 %phaseClass7_V_3_load, i16* @phaseClass7_V_4, align 8
  store i16 %phaseClass7_V_2_load, i16* @phaseClass7_V_3, align 2
  store i16 %phaseClass7_V_1_load, i16* @phaseClass7_V_2, align 4
  store i16 %phaseClass7_V_0_load, i16* @phaseClass7_V_1, align 2
  store i16 %tmp_113, i16* @phaseClass7_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_7, align 1
  br label %._crit_edge1457

.preheader991.0:                                  ; preds = %5
  %phaseClass8_V_14_loa = load i16* @phaseClass8_V_14, align 4
  store i16 %phaseClass8_V_14_loa, i16* @phaseClass8_V_15, align 2
  store i16 %phaseClass8_V_13_loa, i16* @phaseClass8_V_14, align 4
  %phaseClass8_V_12_loa = load i16* @phaseClass8_V_12, align 8
  store i16 %phaseClass8_V_12_loa, i16* @phaseClass8_V_13, align 2
  %phaseClass8_V_11_loa = load i16* @phaseClass8_V_11, align 2
  store i16 %phaseClass8_V_11_loa, i16* @phaseClass8_V_12, align 8
  store i16 %phaseClass8_V_10_loa, i16* @phaseClass8_V_11, align 2
  %phaseClass8_V_9_load = load i16* @phaseClass8_V_9, align 2
  store i16 %phaseClass8_V_9_load, i16* @phaseClass8_V_10, align 4
  store i16 %phaseClass8_V_8_load, i16* @phaseClass8_V_9, align 2
  %phaseClass8_V_7_load = load i16* @phaseClass8_V_7, align 2
  store i16 %phaseClass8_V_7_load, i16* @phaseClass8_V_8, align 16
  %phaseClass8_V_6_load = load i16* @phaseClass8_V_6, align 4
  store i16 %phaseClass8_V_6_load, i16* @phaseClass8_V_7, align 2
  %phaseClass8_V_5_load = load i16* @phaseClass8_V_5, align 2
  store i16 %phaseClass8_V_5_load, i16* @phaseClass8_V_6, align 4
  %phaseClass8_V_4_load = load i16* @phaseClass8_V_4, align 8
  store i16 %phaseClass8_V_4_load, i16* @phaseClass8_V_5, align 2
  store i16 %phaseClass8_V_3_load, i16* @phaseClass8_V_4, align 8
  store i16 %phaseClass8_V_2_load, i16* @phaseClass8_V_3, align 2
  store i16 %phaseClass8_V_1_load, i16* @phaseClass8_V_2, align 4
  store i16 %phaseClass8_V_0_load, i16* @phaseClass8_V_1, align 2
  store i16 %tmp_113, i16* @phaseClass8_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_8, align 1
  br label %._crit_edge1457

.preheader990.0:                                  ; preds = %5
  %phaseClass9_V_14_loa = load i16* @phaseClass9_V_14, align 4
  store i16 %phaseClass9_V_14_loa, i16* @phaseClass9_V_15, align 2
  store i16 %phaseClass9_V_13_loa, i16* @phaseClass9_V_14, align 4
  %phaseClass9_V_12_loa = load i16* @phaseClass9_V_12, align 8
  store i16 %phaseClass9_V_12_loa, i16* @phaseClass9_V_13, align 2
  %phaseClass9_V_11_loa = load i16* @phaseClass9_V_11, align 2
  store i16 %phaseClass9_V_11_loa, i16* @phaseClass9_V_12, align 8
  store i16 %phaseClass9_V_10_loa, i16* @phaseClass9_V_11, align 2
  %phaseClass9_V_9_load = load i16* @phaseClass9_V_9, align 2
  store i16 %phaseClass9_V_9_load, i16* @phaseClass9_V_10, align 4
  store i16 %phaseClass9_V_8_load, i16* @phaseClass9_V_9, align 2
  %phaseClass9_V_7_load = load i16* @phaseClass9_V_7, align 2
  store i16 %phaseClass9_V_7_load, i16* @phaseClass9_V_8, align 16
  %phaseClass9_V_6_load = load i16* @phaseClass9_V_6, align 4
  store i16 %phaseClass9_V_6_load, i16* @phaseClass9_V_7, align 2
  %phaseClass9_V_5_load = load i16* @phaseClass9_V_5, align 2
  store i16 %phaseClass9_V_5_load, i16* @phaseClass9_V_6, align 4
  %phaseClass9_V_4_load = load i16* @phaseClass9_V_4, align 8
  store i16 %phaseClass9_V_4_load, i16* @phaseClass9_V_5, align 2
  store i16 %phaseClass9_V_3_load, i16* @phaseClass9_V_4, align 8
  store i16 %phaseClass9_V_2_load, i16* @phaseClass9_V_3, align 2
  store i16 %phaseClass9_V_1_load, i16* @phaseClass9_V_2, align 4
  store i16 %phaseClass9_V_0_load, i16* @phaseClass9_V_1, align 2
  store i16 %tmp_113, i16* @phaseClass9_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_9, align 1
  br label %._crit_edge1457

.preheader989.0:                                  ; preds = %5
  %phaseClass10_V_14_lo = load i16* @phaseClass10_V_14, align 4
  store i16 %phaseClass10_V_14_lo, i16* @phaseClass10_V_15, align 2
  store i16 %phaseClass10_V_13_lo, i16* @phaseClass10_V_14, align 4
  %phaseClass10_V_12_lo = load i16* @phaseClass10_V_12, align 8
  store i16 %phaseClass10_V_12_lo, i16* @phaseClass10_V_13, align 2
  %phaseClass10_V_11_lo = load i16* @phaseClass10_V_11, align 2
  store i16 %phaseClass10_V_11_lo, i16* @phaseClass10_V_12, align 8
  store i16 %phaseClass10_V_10_lo, i16* @phaseClass10_V_11, align 2
  %phaseClass10_V_9_loa = load i16* @phaseClass10_V_9, align 2
  store i16 %phaseClass10_V_9_loa, i16* @phaseClass10_V_10, align 4
  store i16 %phaseClass10_V_8_loa, i16* @phaseClass10_V_9, align 2
  %phaseClass10_V_7_loa = load i16* @phaseClass10_V_7, align 2
  store i16 %phaseClass10_V_7_loa, i16* @phaseClass10_V_8, align 16
  %phaseClass10_V_6_loa = load i16* @phaseClass10_V_6, align 4
  store i16 %phaseClass10_V_6_loa, i16* @phaseClass10_V_7, align 2
  %phaseClass10_V_5_loa = load i16* @phaseClass10_V_5, align 2
  store i16 %phaseClass10_V_5_loa, i16* @phaseClass10_V_6, align 4
  %phaseClass10_V_4_loa = load i16* @phaseClass10_V_4, align 8
  store i16 %phaseClass10_V_4_loa, i16* @phaseClass10_V_5, align 2
  store i16 %phaseClass10_V_3_loa, i16* @phaseClass10_V_4, align 8
  store i16 %phaseClass10_V_2_loa, i16* @phaseClass10_V_3, align 2
  store i16 %phaseClass10_V_1_loa, i16* @phaseClass10_V_2, align 4
  store i16 %phaseClass10_V_0_loa, i16* @phaseClass10_V_1, align 2
  store i16 %tmp_113, i16* @phaseClass10_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_10, align 1
  br label %._crit_edge1457

.preheader988.0:                                  ; preds = %5
  %phaseClass11_V_14_lo = load i16* @phaseClass11_V_14, align 4
  store i16 %phaseClass11_V_14_lo, i16* @phaseClass11_V_15, align 2
  store i16 %phaseClass11_V_13_lo, i16* @phaseClass11_V_14, align 4
  %phaseClass11_V_12_lo = load i16* @phaseClass11_V_12, align 8
  store i16 %phaseClass11_V_12_lo, i16* @phaseClass11_V_13, align 2
  %phaseClass11_V_11_lo = load i16* @phaseClass11_V_11, align 2
  store i16 %phaseClass11_V_11_lo, i16* @phaseClass11_V_12, align 8
  store i16 %phaseClass11_V_10_lo, i16* @phaseClass11_V_11, align 2
  %phaseClass11_V_9_loa = load i16* @phaseClass11_V_9, align 2
  store i16 %phaseClass11_V_9_loa, i16* @phaseClass11_V_10, align 4
  store i16 %phaseClass11_V_8_loa, i16* @phaseClass11_V_9, align 2
  %phaseClass11_V_7_loa = load i16* @phaseClass11_V_7, align 2
  store i16 %phaseClass11_V_7_loa, i16* @phaseClass11_V_8, align 16
  %phaseClass11_V_6_loa = load i16* @phaseClass11_V_6, align 4
  store i16 %phaseClass11_V_6_loa, i16* @phaseClass11_V_7, align 2
  %phaseClass11_V_5_loa = load i16* @phaseClass11_V_5, align 2
  store i16 %phaseClass11_V_5_loa, i16* @phaseClass11_V_6, align 4
  %phaseClass11_V_4_loa = load i16* @phaseClass11_V_4, align 8
  store i16 %phaseClass11_V_4_loa, i16* @phaseClass11_V_5, align 2
  store i16 %phaseClass11_V_3_loa, i16* @phaseClass11_V_4, align 8
  store i16 %phaseClass11_V_2_loa, i16* @phaseClass11_V_3, align 2
  store i16 %phaseClass11_V_1_loa, i16* @phaseClass11_V_2, align 4
  store i16 %phaseClass11_V_0_loa, i16* @phaseClass11_V_1, align 2
  store i16 %tmp_113, i16* @phaseClass11_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_11, align 1
  br label %._crit_edge1457

.preheader987.0:                                  ; preds = %5
  %phaseClass12_V_14_lo = load i16* @phaseClass12_V_14, align 4
  store i16 %phaseClass12_V_14_lo, i16* @phaseClass12_V_15, align 2
  store i16 %phaseClass12_V_13_lo, i16* @phaseClass12_V_14, align 4
  %phaseClass12_V_12_lo = load i16* @phaseClass12_V_12, align 8
  store i16 %phaseClass12_V_12_lo, i16* @phaseClass12_V_13, align 2
  %phaseClass12_V_11_lo = load i16* @phaseClass12_V_11, align 2
  store i16 %phaseClass12_V_11_lo, i16* @phaseClass12_V_12, align 8
  store i16 %phaseClass12_V_10_lo, i16* @phaseClass12_V_11, align 2
  %phaseClass12_V_9_loa = load i16* @phaseClass12_V_9, align 2
  store i16 %phaseClass12_V_9_loa, i16* @phaseClass12_V_10, align 4
  store i16 %phaseClass12_V_8_loa, i16* @phaseClass12_V_9, align 2
  %phaseClass12_V_7_loa = load i16* @phaseClass12_V_7, align 2
  store i16 %phaseClass12_V_7_loa, i16* @phaseClass12_V_8, align 16
  %phaseClass12_V_6_loa = load i16* @phaseClass12_V_6, align 4
  store i16 %phaseClass12_V_6_loa, i16* @phaseClass12_V_7, align 2
  %phaseClass12_V_5_loa = load i16* @phaseClass12_V_5, align 2
  store i16 %phaseClass12_V_5_loa, i16* @phaseClass12_V_6, align 4
  %phaseClass12_V_4_loa = load i16* @phaseClass12_V_4, align 8
  store i16 %phaseClass12_V_4_loa, i16* @phaseClass12_V_5, align 2
  store i16 %phaseClass12_V_3_loa, i16* @phaseClass12_V_4, align 8
  store i16 %phaseClass12_V_2_loa, i16* @phaseClass12_V_3, align 2
  store i16 %phaseClass12_V_1_loa, i16* @phaseClass12_V_2, align 4
  store i16 %phaseClass12_V_0_loa, i16* @phaseClass12_V_1, align 2
  store i16 %tmp_113, i16* @phaseClass12_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_12, align 1
  br label %._crit_edge1457

.preheader986.0:                                  ; preds = %5
  %phaseClass13_V_14_lo = load i16* @phaseClass13_V_14, align 4
  store i16 %phaseClass13_V_14_lo, i16* @phaseClass13_V_15, align 2
  store i16 %phaseClass13_V_13_lo, i16* @phaseClass13_V_14, align 4
  %phaseClass13_V_12_lo = load i16* @phaseClass13_V_12, align 8
  store i16 %phaseClass13_V_12_lo, i16* @phaseClass13_V_13, align 2
  %phaseClass13_V_11_lo = load i16* @phaseClass13_V_11, align 2
  store i16 %phaseClass13_V_11_lo, i16* @phaseClass13_V_12, align 8
  store i16 %phaseClass13_V_10_lo, i16* @phaseClass13_V_11, align 2
  %phaseClass13_V_9_loa = load i16* @phaseClass13_V_9, align 2
  store i16 %phaseClass13_V_9_loa, i16* @phaseClass13_V_10, align 4
  store i16 %phaseClass13_V_8_loa, i16* @phaseClass13_V_9, align 2
  %phaseClass13_V_7_loa = load i16* @phaseClass13_V_7, align 2
  store i16 %phaseClass13_V_7_loa, i16* @phaseClass13_V_8, align 16
  %phaseClass13_V_6_loa = load i16* @phaseClass13_V_6, align 4
  store i16 %phaseClass13_V_6_loa, i16* @phaseClass13_V_7, align 2
  %phaseClass13_V_5_loa = load i16* @phaseClass13_V_5, align 2
  store i16 %phaseClass13_V_5_loa, i16* @phaseClass13_V_6, align 4
  %phaseClass13_V_4_loa = load i16* @phaseClass13_V_4, align 8
  store i16 %phaseClass13_V_4_loa, i16* @phaseClass13_V_5, align 2
  store i16 %phaseClass13_V_3_loa, i16* @phaseClass13_V_4, align 8
  store i16 %phaseClass13_V_2_loa, i16* @phaseClass13_V_3, align 2
  store i16 %phaseClass13_V_1_loa, i16* @phaseClass13_V_2, align 4
  store i16 %phaseClass13_V_0_loa, i16* @phaseClass13_V_1, align 2
  store i16 %tmp_113, i16* @phaseClass13_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_13, align 1
  br label %._crit_edge1457

.preheader985.0:                                  ; preds = %5
  %phaseClass14_V_14_lo = load i16* @phaseClass14_V_14, align 4
  store i16 %phaseClass14_V_14_lo, i16* @phaseClass14_V_15, align 2
  store i16 %phaseClass14_V_13_lo, i16* @phaseClass14_V_14, align 4
  %phaseClass14_V_12_lo = load i16* @phaseClass14_V_12, align 8
  store i16 %phaseClass14_V_12_lo, i16* @phaseClass14_V_13, align 2
  %phaseClass14_V_11_lo = load i16* @phaseClass14_V_11, align 2
  store i16 %phaseClass14_V_11_lo, i16* @phaseClass14_V_12, align 8
  store i16 %phaseClass14_V_10_lo, i16* @phaseClass14_V_11, align 2
  %phaseClass14_V_9_loa = load i16* @phaseClass14_V_9, align 2
  store i16 %phaseClass14_V_9_loa, i16* @phaseClass14_V_10, align 4
  store i16 %phaseClass14_V_8_loa, i16* @phaseClass14_V_9, align 2
  %phaseClass14_V_7_loa = load i16* @phaseClass14_V_7, align 2
  store i16 %phaseClass14_V_7_loa, i16* @phaseClass14_V_8, align 16
  %phaseClass14_V_6_loa = load i16* @phaseClass14_V_6, align 4
  store i16 %phaseClass14_V_6_loa, i16* @phaseClass14_V_7, align 2
  %phaseClass14_V_5_loa = load i16* @phaseClass14_V_5, align 2
  store i16 %phaseClass14_V_5_loa, i16* @phaseClass14_V_6, align 4
  %phaseClass14_V_4_loa = load i16* @phaseClass14_V_4, align 8
  store i16 %phaseClass14_V_4_loa, i16* @phaseClass14_V_5, align 2
  store i16 %phaseClass14_V_3_loa, i16* @phaseClass14_V_4, align 8
  store i16 %phaseClass14_V_2_loa, i16* @phaseClass14_V_3, align 2
  store i16 %phaseClass14_V_1_loa, i16* @phaseClass14_V_2, align 4
  store i16 %phaseClass14_V_0_loa, i16* @phaseClass14_V_1, align 2
  store i16 %tmp_113, i16* @phaseClass14_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_14, align 1
  br label %._crit_edge1457

.preheader.0:                                     ; preds = %5
  %phaseClass15_V_14_lo = load i16* @phaseClass15_V_14, align 4
  store i16 %phaseClass15_V_14_lo, i16* @phaseClass15_V_15, align 2
  store i16 %phaseClass15_V_13_lo, i16* @phaseClass15_V_14, align 4
  %phaseClass15_V_12_lo = load i16* @phaseClass15_V_12, align 8
  store i16 %phaseClass15_V_12_lo, i16* @phaseClass15_V_13, align 2
  %phaseClass15_V_11_lo = load i16* @phaseClass15_V_11, align 2
  store i16 %phaseClass15_V_11_lo, i16* @phaseClass15_V_12, align 8
  store i16 %phaseClass15_V_10_lo, i16* @phaseClass15_V_11, align 2
  %phaseClass15_V_9_loa = load i16* @phaseClass15_V_9, align 2
  store i16 %phaseClass15_V_9_loa, i16* @phaseClass15_V_10, align 4
  store i16 %phaseClass15_V_8_loa, i16* @phaseClass15_V_9, align 2
  %phaseClass15_V_7_loa = load i16* @phaseClass15_V_7, align 2
  store i16 %phaseClass15_V_7_loa, i16* @phaseClass15_V_8, align 16
  %phaseClass15_V_6_loa = load i16* @phaseClass15_V_6, align 4
  store i16 %phaseClass15_V_6_loa, i16* @phaseClass15_V_7, align 2
  %phaseClass15_V_5_loa = load i16* @phaseClass15_V_5, align 2
  store i16 %phaseClass15_V_5_loa, i16* @phaseClass15_V_6, align 4
  %phaseClass15_V_4_loa = load i16* @phaseClass15_V_4, align 8
  store i16 %phaseClass15_V_4_loa, i16* @phaseClass15_V_5, align 2
  store i16 %phaseClass15_V_3_loa, i16* @phaseClass15_V_4, align 8
  store i16 %phaseClass15_V_2_loa, i16* @phaseClass15_V_3, align 2
  store i16 %phaseClass15_V_1_loa, i16* @phaseClass15_V_2, align 4
  store i16 %phaseClass15_V_0_loa, i16* @phaseClass15_V_1, align 2
  store i16 %tmp_113, i16* @phaseClass15_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_15, align 1
  br label %._crit_edge1457

._crit_edge1457:                                  ; preds = %.preheader.0, %.preheader985.0, %.preheader986.0, %.preheader987.0, %.preheader988.0, %.preheader989.0, %.preheader990.0, %.preheader991.0, %.preheader992.0, %.preheader993.0, %.preheader994.0, %.preheader995.0, %.preheader996.0, %.preheader997.0, %.preheader998.0, %.preheader999.0, %5
  %loadCount_V_load = load i32* @loadCount_V, align 4
  %tmp_s = add i32 %loadCount_V_load, 1
  store i32 %tmp_s, i32* @loadCount_V, align 4
  br label %._crit_edge1456

._crit_edge1456:                                  ; preds = %._crit_edge1457, %4
  %corState_flag_2 = phi i1 [ true, %._crit_edge1457 ], [ %corState_flag, %4 ]
  %corState_new_2 = phi i1 [ true, %._crit_edge1457 ], [ false, %4 ]
  store i1 true, i1* @currentState, align 1
  br label %._crit_edge1454

._crit_edge1454:                                  ; preds = %._crit_edge1456, %3, %2
  %corState_flag_3 = phi i1 [ %corState_flag_2, %._crit_edge1456 ], [ true, %3 ], [ %corState_flag, %2 ]
  %corState_new_3 = phi i1 [ %corState_new_2, %._crit_edge1456 ], [ false, %3 ], [ false, %2 ]
  br i1 %corState_flag_3, label %mergeST, label %._crit_edge1454.new

mergeST:                                          ; preds = %._crit_edge1454
  store i1 %corState_new_3, i1* @corState, align 1
  br label %._crit_edge1454.new

._crit_edge1454.new:                              ; preds = %mergeST, %._crit_edge1454
  ret void
}

define weak void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32*, i1*, i32, i1) {
entry:
  store i32 %2, i32* %0
  store i1 %3, i1* %1
  ret void
}

define weak void @_ssdm_op_SpecTopModule(...) {
entry:
  ret void
}

define weak void @_ssdm_op_SpecResource(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecReset(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecPipeline(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecInterface(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecBitsMap(...) {
entry:
  ret void
}

define weak { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32*, i1*) {
entry:
  %empty = load i32* %0
  %empty_3 = load i1* %1
  %mrv_0 = insertvalue { i32, i1 } undef, i32 %empty, 0
  %mrv1 = insertvalue { i32, i1 } %mrv_0, i1 %empty_3, 1
  ret { i32, i1 } %mrv1
}

define weak i4 @_ssdm_op_Read.ap_auto.i4(i4) {
entry:
  ret i4 %0
}

define weak i1 @_ssdm_op_Read.ap_auto.i1(i1) {
entry:
  ret i1 %0
}

declare i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32, i32, i32) nounwind readnone

define weak i1 @_ssdm_op_NbReadReq.axis.i32P.i1P(i32*, i1*, i32) {
entry:
  ret i1 true
}

define weak i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32, i32, i1) nounwind readnone {
entry:
  %empty = icmp ne i1 %2, false
  %empty_4 = zext i1 %empty to i32
  %empty_5 = bitcast i32 %1 to i32
  %empty_6 = shl i32 %empty_4, %empty_5
  %empty_7 = shl i32 1, %empty_5
  %empty_8 = xor i32 %empty_7, -1
  %empty_9 = and i32 %empty_8, %0
  %empty_10 = or i32 %empty_6, %empty_9
  ret i32 %empty_10
}

define weak i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16, i5) nounwind readnone {
entry:
  %empty = zext i16 %0 to i21
  %empty_11 = zext i5 %1 to i21
  %empty_12 = shl i21 %empty, 5
  %empty_13 = or i21 %empty_12, %empty_11
  ret i21 %empty_13
}

!opencl.kernels = !{!0, !7, !7, !13, !13, !19, !22, !28, !28, !30, !13, !13, !13, !33, !33, !35, !13, !13, !37, !40, !13, !13, !43, !43, !43, !45, !47, !49, !49, !50, !50, !13, !13, !52, !54, !13, !55, !57, !59, !62, !62, !13, !64, !67, !67, !13, !13, !13, !13, !13, !13, !13, !13, !13, !73, !73, !13, !13, !13, !13, !13, !13, !13, !13, !13, !13, !13, !13, !13}
!hls.encrypted.func = !{}
!llvm.map.gv = !{!74}

!0 = metadata !{null, metadata !1, metadata !2, metadata !3, metadata !4, metadata !5, metadata !6}
!1 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0, i32 0, i32 0}
!2 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none", metadata !"none"}
!3 = metadata !{metadata !"kernel_arg_type", metadata !"hls::stream<rfnoc_axis>", metadata !"hls::stream<rfnoc_axis>", metadata !"ap_uint<1>", metadata !"ap_uint<4>"}
!4 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !"", metadata !"", metadata !""}
!5 = metadata !{metadata !"kernel_arg_name", metadata !"i_data", metadata !"o_data", metadata !"start", metadata !"phaseClass"}
!6 = metadata !{metadata !"reqd_work_group_size", i32 1, i32 1, i32 1}
!7 = metadata !{null, metadata !8, metadata !9, metadata !10, metadata !11, metadata !12, metadata !6}
!8 = metadata !{metadata !"kernel_arg_addr_space", i32 0}
!9 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none"}
!10 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<33, true> &"}
!11 = metadata !{metadata !"kernel_arg_type_qual", metadata !""}
!12 = metadata !{metadata !"kernel_arg_name", metadata !"op"}
!13 = metadata !{null, metadata !14, metadata !15, metadata !16, metadata !17, metadata !18, metadata !6}
!14 = metadata !{metadata !"kernel_arg_addr_space"}
!15 = metadata !{metadata !"kernel_arg_access_qual"}
!16 = metadata !{metadata !"kernel_arg_type"}
!17 = metadata !{metadata !"kernel_arg_type_qual"}
!18 = metadata !{metadata !"kernel_arg_name"}
!19 = metadata !{null, metadata !8, metadata !9, metadata !20, metadata !11, metadata !21, metadata !6}
!20 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int<32> &"}
!21 = metadata !{metadata !"kernel_arg_name", metadata !"op2"}
!22 = metadata !{null, metadata !23, metadata !24, metadata !25, metadata !26, metadata !27, metadata !6}
!23 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0}
!24 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none"}
!25 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, true> &", metadata !"int"}
!26 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !""}
!27 = metadata !{metadata !"kernel_arg_name", metadata !"op", metadata !"i_op"}
!28 = metadata !{null, metadata !8, metadata !9, metadata !29, metadata !11, metadata !12, metadata !6}
!29 = metadata !{metadata !"kernel_arg_type", metadata !"int"}
!30 = metadata !{null, metadata !23, metadata !24, metadata !31, metadata !26, metadata !32, metadata !6}
!31 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, true> &", metadata !"const ap_int_base<32, true> &"}
!32 = metadata !{metadata !"kernel_arg_name", metadata !"op", metadata !"op2"}
!33 = metadata !{null, metadata !8, metadata !9, metadata !34, metadata !11, metadata !12, metadata !6}
!34 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, true> &"}
!35 = metadata !{null, metadata !8, metadata !9, metadata !36, metadata !11, metadata !12, metadata !6}
!36 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed<16, 11, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!37 = metadata !{null, metadata !8, metadata !9, metadata !38, metadata !11, metadata !39, metadata !6}
!38 = metadata !{metadata !"kernel_arg_type", metadata !"struct rfnoc_axis &"}
!39 = metadata !{metadata !"kernel_arg_name", metadata !"dout"}
!40 = metadata !{null, metadata !8, metadata !9, metadata !41, metadata !11, metadata !42, metadata !6}
!41 = metadata !{metadata !"kernel_arg_type", metadata !"const struct rfnoc_axis &"}
!42 = metadata !{metadata !"kernel_arg_name", metadata !""}
!43 = metadata !{null, metadata !8, metadata !9, metadata !44, metadata !11, metadata !12, metadata !6}
!44 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<33, 23, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!45 = metadata !{null, metadata !8, metadata !9, metadata !46, metadata !11, metadata !12, metadata !6}
!46 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed<32, 22, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!47 = metadata !{null, metadata !8, metadata !9, metadata !48, metadata !11, metadata !21, metadata !6}
!48 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<16, 11, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!49 = metadata !{null, metadata !8, metadata !9, metadata !48, metadata !11, metadata !12, metadata !6}
!50 = metadata !{null, metadata !8, metadata !9, metadata !51, metadata !11, metadata !12, metadata !6}
!51 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<32, 22, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!52 = metadata !{null, metadata !23, metadata !24, metadata !53, metadata !26, metadata !32, metadata !6}
!53 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<1, false> &", metadata !"int"}
!54 = metadata !{null, metadata !8, metadata !9, metadata !34, metadata !11, metadata !21, metadata !6}
!55 = metadata !{null, metadata !8, metadata !9, metadata !41, metadata !11, metadata !56, metadata !6}
!56 = metadata !{metadata !"kernel_arg_name", metadata !"din"}
!57 = metadata !{null, metadata !8, metadata !9, metadata !58, metadata !11, metadata !21, metadata !6}
!58 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<1> &"}
!59 = metadata !{null, metadata !8, metadata !9, metadata !60, metadata !11, metadata !61, metadata !6}
!60 = metadata !{metadata !"kernel_arg_type", metadata !"ulong long"}
!61 = metadata !{metadata !"kernel_arg_name", metadata !"val"}
!62 = metadata !{null, metadata !8, metadata !9, metadata !63, metadata !11, metadata !12, metadata !6}
!63 = metadata !{metadata !"kernel_arg_type", metadata !"ap_ulong"}
!64 = metadata !{null, metadata !23, metadata !24, metadata !65, metadata !26, metadata !66, metadata !6}
!65 = metadata !{metadata !"kernel_arg_type", metadata !"int", metadata !"int"}
!66 = metadata !{metadata !"kernel_arg_name", metadata !"Hi", metadata !"Lo"}
!67 = metadata !{null, metadata !68, metadata !69, metadata !70, metadata !71, metadata !72, metadata !6}
!68 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 0, i32 0}
!69 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none"}
!70 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<32, true>*", metadata !"int", metadata !"int"}
!71 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !"", metadata !""}
!72 = metadata !{metadata !"kernel_arg_name", metadata !"bv", metadata !"h", metadata !"l"}
!73 = metadata !{null, metadata !8, metadata !9, metadata !29, metadata !11, metadata !61, metadata !6}
!74 = metadata !{metadata !75, [0 x i32]* @llvm_global_ctors_0}
!75 = metadata !{metadata !76}
!76 = metadata !{i32 0, i32 31, metadata !77}
!77 = metadata !{metadata !78}
!78 = metadata !{metadata !"llvm.global_ctors.0", metadata !79, metadata !"", i32 0, i32 31}
!79 = metadata !{metadata !80}
!80 = metadata !{i32 0, i32 0, i32 1}
!81 = metadata !{metadata !82}
!82 = metadata !{i32 0, i32 31, metadata !83}
!83 = metadata !{metadata !84}
!84 = metadata !{metadata !"i_data.V.data.V", metadata !79, metadata !"int32", i32 0, i32 31}
!85 = metadata !{metadata !86}
!86 = metadata !{i32 0, i32 0, metadata !87}
!87 = metadata !{metadata !88}
!88 = metadata !{metadata !"i_data.V.last.V", metadata !79, metadata !"uint1", i32 0, i32 0}
!89 = metadata !{metadata !90}
!90 = metadata !{i32 0, i32 31, metadata !91}
!91 = metadata !{metadata !92}
!92 = metadata !{metadata !"o_data.V.data.V", metadata !79, metadata !"int32", i32 0, i32 31}
!93 = metadata !{metadata !94}
!94 = metadata !{i32 0, i32 0, metadata !95}
!95 = metadata !{metadata !96}
!96 = metadata !{metadata !"o_data.V.last.V", metadata !79, metadata !"uint1", i32 0, i32 0}
!97 = metadata !{metadata !98}
!98 = metadata !{i32 0, i32 0, metadata !99}
!99 = metadata !{metadata !100}
!100 = metadata !{metadata !"start.V", metadata !101, metadata !"uint1", i32 0, i32 0}
!101 = metadata !{metadata !102}
!102 = metadata !{i32 0, i32 0, i32 0}
!103 = metadata !{metadata !104}
!104 = metadata !{i32 0, i32 3, metadata !105}
!105 = metadata !{metadata !106}
!106 = metadata !{metadata !"phaseClass.V", metadata !101, metadata !"uint4", i32 0, i32 3}
