// Seed: 3473164623
module module_0;
  for (id_1 = id_1; -1; id_1 = id_1) begin : LABEL_0
    assign id_1 = -1;
  end
  logic [7:0] id_2;
  assign id_2[-1'b0] = id_1;
  assign id_2[-1] = id_2[-1];
  assign id_2 = id_1;
  reg [-1 'b0 &&  -1 'd0 : -1 'b0] id_3;
  always @(posedge ("")) id_3 <= -1'b0;
endmodule
module module_1 (
    output wand id_0
);
  wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic id_3;
  assign id_0 = 1;
endmodule
