Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu May 19 21:03:14 2022
| Host         : LAPTOP-HYJWPK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  24          
TIMING-20  Warning           Non-clocked latch              32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1471)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5913)
5. checking no_input_delay (9)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1471)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: CPU/IDEX/IDEX_mux_1_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/IDEX/IDEX_mux_1_reg[1]/Q (HIGH)

 There are 1407 register/latch pins with no clock driven by root clock pin: pdu/clk_cpu_r_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5913)
---------------------------------------------------
 There are 5913 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.748        0.000                      0                   42        0.175        0.000                      0                   42        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.748        0.000                      0                   42        0.175        0.000                      0                   42        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 1.115ns (38.216%)  route 1.803ns (61.784%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.606     5.208    pdu/CLK
    SLICE_X53Y111        FDRE                                         r  pdu/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  pdu/in_r_reg[0]/Q
                         net (fo=11, routed)          1.010     6.674    pdu/Q[0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I2_O)        0.124     6.798 r  pdu/cnt_m_rf[4]_i_4/O
                         net (fo=1, routed)           0.000     6.798    pdu/cnt_m_rf[4]_i_4_n_1
    SLICE_X60Y106        MUXF7 (Prop_muxf7_I0_O)      0.209     7.007 r  pdu/cnt_m_rf_reg[4]_i_3/O
                         net (fo=1, routed)           0.452     7.459    pdu/cnt_m_rf_reg[4]_i_3_n_1
    SLICE_X60Y106        LUT3 (Prop_lut3_I1_O)        0.326     7.785 r  pdu/cnt_m_rf[4]_i_2/O
                         net (fo=1, routed)           0.341     8.126    pdu/p_0_in[4]
    SLICE_X59Y106        FDCE                                         r  pdu/cnt_m_rf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.493    14.915    pdu/CLK
    SLICE_X59Y106        FDCE                                         r  pdu/cnt_m_rf_reg[4]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X59Y106        FDCE (Setup_fdce_C_D)       -0.265    14.874    pdu/cnt_m_rf_reg[4]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  6.748    

Slack (MET) :             6.749ns  (required time - arrival time)
  Source:                 pdu/cnt_m_rf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.698ns (23.637%)  route 2.255ns (76.363%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.614     5.216    pdu/CLK
    SLICE_X59Y106        FDCE                                         r  pdu/cnt_m_rf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y106        FDCE (Prop_fdce_C_Q)         0.456     5.672 r  pdu/cnt_m_rf_reg[0]/Q
                         net (fo=39, routed)          1.137     6.809    pdu/cnt_m_rf_reg[4]_0[0]
    SLICE_X59Y106        LUT6 (Prop_lut6_I2_O)        0.124     6.933 r  pdu/cnt_m_rf[3]_i_2/O
                         net (fo=1, routed)           0.469     7.402    pdu/cnt_m_rf[3]_i_2_n_1
    SLICE_X59Y106        LUT3 (Prop_lut3_I1_O)        0.118     7.520 r  pdu/cnt_m_rf[3]_i_1/O
                         net (fo=1, routed)           0.649     8.169    pdu/p_0_in[3]
    SLICE_X59Y106        FDCE                                         r  pdu/cnt_m_rf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.493    14.915    pdu/CLK
    SLICE_X59Y106        FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
                         clock pessimism              0.301    15.216    
                         clock uncertainty           -0.035    15.181    
    SLICE_X59Y106        FDCE (Setup_fdce_C_D)       -0.263    14.918    pdu/cnt_m_rf_reg[3]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                  6.749    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.580ns (21.907%)  route 2.068ns (78.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.604     5.206    pdu/CLK
    SLICE_X52Y114        FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDRE (Prop_fdre_C_Q)         0.456     5.662 r  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.689     7.351    pdu/step_r
    SLICE_X59Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.475 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=5, routed)           0.379     7.854    pdu/cnt_m_rf[4]_i_1_n_1
    SLICE_X59Y106        FDCE                                         r  pdu/cnt_m_rf_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.493    14.915    pdu/CLK
    SLICE_X59Y106        FDCE                                         r  pdu/cnt_m_rf_reg[0]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X59Y106        FDCE (Setup_fdce_C_CE)      -0.205    14.934    pdu/cnt_m_rf_reg[0]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -7.854    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.580ns (21.907%)  route 2.068ns (78.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.604     5.206    pdu/CLK
    SLICE_X52Y114        FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDRE (Prop_fdre_C_Q)         0.456     5.662 r  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.689     7.351    pdu/step_r
    SLICE_X59Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.475 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=5, routed)           0.379     7.854    pdu/cnt_m_rf[4]_i_1_n_1
    SLICE_X59Y106        FDCE                                         r  pdu/cnt_m_rf_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.493    14.915    pdu/CLK
    SLICE_X59Y106        FDCE                                         r  pdu/cnt_m_rf_reg[1]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X59Y106        FDCE (Setup_fdce_C_CE)      -0.205    14.934    pdu/cnt_m_rf_reg[1]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -7.854    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.580ns (21.907%)  route 2.068ns (78.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.604     5.206    pdu/CLK
    SLICE_X52Y114        FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDRE (Prop_fdre_C_Q)         0.456     5.662 r  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.689     7.351    pdu/step_r
    SLICE_X59Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.475 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=5, routed)           0.379     7.854    pdu/cnt_m_rf[4]_i_1_n_1
    SLICE_X59Y106        FDCE                                         r  pdu/cnt_m_rf_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.493    14.915    pdu/CLK
    SLICE_X59Y106        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X59Y106        FDCE (Setup_fdce_C_CE)      -0.205    14.934    pdu/cnt_m_rf_reg[2]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -7.854    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.580ns (21.907%)  route 2.068ns (78.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.604     5.206    pdu/CLK
    SLICE_X52Y114        FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDRE (Prop_fdre_C_Q)         0.456     5.662 r  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.689     7.351    pdu/step_r
    SLICE_X59Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.475 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=5, routed)           0.379     7.854    pdu/cnt_m_rf[4]_i_1_n_1
    SLICE_X59Y106        FDCE                                         r  pdu/cnt_m_rf_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.493    14.915    pdu/CLK
    SLICE_X59Y106        FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X59Y106        FDCE (Setup_fdce_C_CE)      -0.205    14.934    pdu/cnt_m_rf_reg[3]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -7.854    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.580ns (21.907%)  route 2.068ns (78.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.604     5.206    pdu/CLK
    SLICE_X52Y114        FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDRE (Prop_fdre_C_Q)         0.456     5.662 r  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.689     7.351    pdu/step_r
    SLICE_X59Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.475 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=5, routed)           0.379     7.854    pdu/cnt_m_rf[4]_i_1_n_1
    SLICE_X59Y106        FDCE                                         r  pdu/cnt_m_rf_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.493    14.915    pdu/CLK
    SLICE_X59Y106        FDCE                                         r  pdu/cnt_m_rf_reg[4]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X59Y106        FDCE (Setup_fdce_C_CE)      -0.205    14.934    pdu/cnt_m_rf_reg[4]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -7.854    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.147ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.704ns (25.868%)  route 2.017ns (74.132%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.606     5.208    pdu/CLK
    SLICE_X53Y111        FDRE                                         r  pdu/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  pdu/in_r_reg[0]/Q
                         net (fo=11, routed)          1.413     7.077    pdu/Q[0]
    SLICE_X60Y106        LUT5 (Prop_lut5_I2_O)        0.124     7.201 r  pdu/cnt_m_rf[2]_i_2/O
                         net (fo=1, routed)           0.282     7.483    pdu/cnt_m_rf[2]_i_2_n_1
    SLICE_X60Y106        LUT3 (Prop_lut3_I1_O)        0.124     7.607 r  pdu/cnt_m_rf[2]_i_1/O
                         net (fo=1, routed)           0.323     7.930    pdu/p_0_in[2]
    SLICE_X59Y106        FDCE                                         r  pdu/cnt_m_rf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.493    14.915    pdu/CLK
    SLICE_X59Y106        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X59Y106        FDCE (Setup_fdce_C_D)       -0.062    15.077    pdu/cnt_m_rf_reg[2]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                  7.147    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 pdu/cnt_al_plr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.766ns (29.305%)  route 1.848ns (70.695%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.613     5.215    pdu/CLK
    SLICE_X60Y107        FDCE                                         r  pdu/cnt_al_plr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDCE (Prop_fdce_C_Q)         0.518     5.733 r  pdu/cnt_al_plr_reg[0]/Q
                         net (fo=153, routed)         1.175     6.908    pdu/cnt_al_plr_reg[0]_0
    SLICE_X59Y108        LUT5 (Prop_lut5_I4_O)        0.124     7.032 r  pdu/cnt_al_plr[1]_i_2/O
                         net (fo=1, routed)           0.154     7.186    pdu/cnt_al_plr[1]_i_2_n_1
    SLICE_X59Y108        LUT6 (Prop_lut6_I0_O)        0.124     7.310 r  pdu/cnt_al_plr[1]_i_1/O
                         net (fo=1, routed)           0.519     7.829    pdu/cnt_al_plr[1]_i_1_n_1
    SLICE_X59Y108        FDCE                                         r  pdu/cnt_al_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.492    14.914    pdu/CLK
    SLICE_X59Y108        FDCE                                         r  pdu/cnt_al_plr_reg[1]/C
                         clock pessimism              0.276    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X59Y108        FDCE (Setup_fdce_C_D)       -0.047    15.108    pdu/cnt_al_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                  7.279    

Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 pdu/cnt_al_plr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 1.002ns (41.014%)  route 1.441ns (58.986%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.613     5.215    pdu/CLK
    SLICE_X60Y107        FDCE                                         r  pdu/cnt_al_plr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDCE (Prop_fdce_C_Q)         0.518     5.733 r  pdu/cnt_al_plr_reg[0]/Q
                         net (fo=153, routed)         1.175     6.908    pdu/cnt_al_plr_reg[0]_0
    SLICE_X59Y108        LUT5 (Prop_lut5_I2_O)        0.152     7.060 r  pdu/cnt_al_plr[2]_i_2/O
                         net (fo=1, routed)           0.267     7.326    pdu/cnt_al_plr[2]_i_2_n_1
    SLICE_X59Y108        LUT6 (Prop_lut6_I0_O)        0.332     7.658 r  pdu/cnt_al_plr[2]_i_1/O
                         net (fo=1, routed)           0.000     7.658    pdu/cnt_al_plr[2]_i_1_n_1
    SLICE_X59Y108        FDCE                                         r  pdu/cnt_al_plr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.492    14.914    pdu/CLK
    SLICE_X59Y108        FDCE                                         r  pdu/cnt_al_plr_reg[2]/C
                         clock pessimism              0.276    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X59Y108        FDCE (Setup_fdce_C_D)        0.031    15.186    pdu/cnt_al_plr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  7.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 pdu/cnt_ah_plr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_ah_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.559     1.478    pdu/CLK
    SLICE_X59Y108        FDCE                                         r  pdu/cnt_ah_plr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  pdu/cnt_ah_plr_reg[0]/Q
                         net (fo=56, routed)          0.122     1.741    pdu/cnt_ah_plr_reg[0]_0
    SLICE_X58Y108        LUT6 (Prop_lut6_I0_O)        0.045     1.786 r  pdu/cnt_ah_plr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.786    pdu/cnt_ah_plr[1]_i_1_n_1
    SLICE_X58Y108        FDCE                                         r  pdu/cnt_ah_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.830     1.995    pdu/CLK
    SLICE_X58Y108        FDCE                                         r  pdu/cnt_ah_plr_reg[1]/C
                         clock pessimism             -0.503     1.491    
    SLICE_X58Y108        FDCE (Hold_fdce_C_D)         0.120     1.611    pdu/cnt_ah_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 pdu/cnt_al_plr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.296%)  route 0.133ns (41.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.559     1.478    pdu/CLK
    SLICE_X59Y108        FDCE                                         r  pdu/cnt_al_plr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  pdu/cnt_al_plr_reg[2]/Q
                         net (fo=36, routed)          0.133     1.752    pdu/cnt_al_plr_reg[2]_0
    SLICE_X59Y108        LUT6 (Prop_lut6_I5_O)        0.045     1.797 r  pdu/cnt_al_plr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    pdu/cnt_al_plr[2]_i_1_n_1
    SLICE_X59Y108        FDCE                                         r  pdu/cnt_al_plr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.830     1.995    pdu/CLK
    SLICE_X59Y108        FDCE                                         r  pdu/cnt_al_plr_reg[2]/C
                         clock pessimism             -0.516     1.478    
    SLICE_X59Y108        FDCE (Hold_fdce_C_D)         0.092     1.570    pdu/cnt_al_plr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 pdu/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.333%)  route 0.156ns (42.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.479    pdu/CLK
    SLICE_X60Y106        FDRE                                         r  pdu/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  pdu/step_2r_reg/Q
                         net (fo=15, routed)          0.156     1.799    pdu/step_2r
    SLICE_X60Y107        LUT5 (Prop_lut5_I0_O)        0.045     1.844 r  pdu/cnt_al_plr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.844    pdu/cnt_al_plr[0]_i_1_n_1
    SLICE_X60Y107        FDCE                                         r  pdu/cnt_al_plr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.830     1.995    pdu/CLK
    SLICE_X60Y107        FDCE                                         r  pdu/cnt_al_plr_reg[0]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X60Y107        FDCE (Hold_fdce_C_D)         0.120     1.614    pdu/cnt_al_plr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 pdu/in_2r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (57.023%)  route 0.158ns (42.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.479    pdu/CLK
    SLICE_X60Y106        FDRE                                         r  pdu/in_2r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  pdu/in_2r_reg[0]/Q
                         net (fo=9, routed)           0.158     1.801    pdu/in_2r_reg_n_1_[0]
    SLICE_X59Y106        LUT6 (Prop_lut6_I2_O)        0.045     1.846 r  pdu/cnt_m_rf[1]_i_1/O
                         net (fo=1, routed)           0.000     1.846    pdu/p_0_in[1]
    SLICE_X59Y106        FDCE                                         r  pdu/cnt_m_rf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.831     1.996    pdu/CLK
    SLICE_X59Y106        FDCE                                         r  pdu/cnt_m_rf_reg[1]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X59Y106        FDCE (Hold_fdce_C_D)         0.092     1.587    pdu/cnt_m_rf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 pdu/check_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.559     1.478    pdu/CLK
    SLICE_X57Y106        FDCE                                         r  pdu/check_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  pdu/check_r_reg[1]/Q
                         net (fo=42, routed)          0.170     1.790    pdu/led_OBUF[6]
    SLICE_X57Y106        LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  pdu/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.835    pdu/check_r[1]_i_1_n_1
    SLICE_X57Y106        FDCE                                         r  pdu/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.829     1.994    pdu/CLK
    SLICE_X57Y106        FDCE                                         r  pdu/check_r_reg[1]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X57Y106        FDCE (Hold_fdce_C_D)         0.091     1.569    pdu/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.559     1.478    pdu/CLK
    SLICE_X28Y118        FDCE                                         r  pdu/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y118        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  pdu/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     1.741    pdu/cnt_reg_n_1_[14]
    SLICE_X28Y118        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  pdu/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    pdu/cnt_reg[12]_i_1_n_6
    SLICE_X28Y118        FDCE                                         r  pdu/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.827     1.992    pdu/CLK
    SLICE_X28Y118        FDCE                                         r  pdu/cnt_reg[14]/C
                         clock pessimism             -0.513     1.478    
    SLICE_X28Y118        FDCE (Hold_fdce_C_D)         0.105     1.583    pdu/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.479    pdu/CLK
    SLICE_X28Y117        FDCE                                         r  pdu/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  pdu/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.742    pdu/cnt_reg_n_1_[10]
    SLICE_X28Y117        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  pdu/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    pdu/cnt_reg[8]_i_1_n_6
    SLICE_X28Y117        FDCE                                         r  pdu/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.827     1.993    pdu/CLK
    SLICE_X28Y117        FDCE                                         r  pdu/cnt_reg[10]/C
                         clock pessimism             -0.513     1.479    
    SLICE_X28Y117        FDCE (Hold_fdce_C_D)         0.105     1.584    pdu/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.561     1.480    pdu/CLK
    SLICE_X28Y116        FDCE                                         r  pdu/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y116        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  pdu/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.743    pdu/cnt_reg_n_1_[6]
    SLICE_X28Y116        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  pdu/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    pdu/cnt_reg[4]_i_1_n_6
    SLICE_X28Y116        FDCE                                         r  pdu/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.829     1.994    pdu/CLK
    SLICE_X28Y116        FDCE                                         r  pdu/cnt_reg[6]/C
                         clock pessimism             -0.513     1.480    
    SLICE_X28Y116        FDCE (Hold_fdce_C_D)         0.105     1.585    pdu/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 pdu/check_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.558     1.477    pdu/CLK
    SLICE_X57Y108        FDCE                                         r  pdu/check_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  pdu/check_r_reg[0]/Q
                         net (fo=40, routed)          0.183     1.801    pdu/led_OBUF[5]
    SLICE_X57Y108        LUT6 (Prop_lut6_I5_O)        0.045     1.846 r  pdu/check_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    pdu/check_r[0]_i_1_n_1
    SLICE_X57Y108        FDCE                                         r  pdu/check_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.828     1.993    pdu/CLK
    SLICE_X57Y108        FDCE                                         r  pdu/check_r_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X57Y108        FDCE (Hold_fdce_C_D)         0.091     1.568    pdu/check_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 pdu/cnt_ah_plr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_ah_plr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.401%)  route 0.191ns (50.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.559     1.478    pdu/CLK
    SLICE_X59Y108        FDCE                                         r  pdu/cnt_ah_plr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  pdu/cnt_ah_plr_reg[0]/Q
                         net (fo=56, routed)          0.191     1.810    pdu/cnt_ah_plr_reg[0]_0
    SLICE_X59Y108        LUT5 (Prop_lut5_I4_O)        0.045     1.855 r  pdu/cnt_ah_plr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    pdu/cnt_ah_plr[0]_i_1_n_1
    SLICE_X59Y108        FDCE                                         r  pdu/cnt_ah_plr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.830     1.995    pdu/CLK
    SLICE_X59Y108        FDCE                                         r  pdu/cnt_ah_plr_reg[0]/C
                         clock pessimism             -0.516     1.478    
    SLICE_X59Y108        FDCE (Hold_fdce_C_D)         0.091     1.569    pdu/cnt_ah_plr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y108   pdu/check_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y106   pdu/check_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y106   pdu/clk_cpu_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y108   pdu/cnt_ah_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y108   pdu/cnt_ah_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y107   pdu/cnt_al_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y108   pdu/cnt_al_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y108   pdu/cnt_al_plr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y106   pdu/cnt_m_rf_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y108   pdu/check_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y108   pdu/check_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y106   pdu/check_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y106   pdu/check_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y106   pdu/clk_cpu_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y106   pdu/clk_cpu_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y108   pdu/cnt_ah_plr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y108   pdu/cnt_ah_plr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y108   pdu/cnt_ah_plr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y108   pdu/cnt_ah_plr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y108   pdu/check_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y108   pdu/check_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y106   pdu/check_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y106   pdu/check_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y106   pdu/clk_cpu_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y106   pdu/clk_cpu_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y108   pdu/cnt_ah_plr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y108   pdu/cnt_ah_plr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y108   pdu/cnt_ah_plr_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y108   pdu/cnt_ah_plr_reg[1]/C



