{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-53-gf17caa23)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.1-32.10"
      },
      "ports": {
        "display": {
          "direction": "output",
          "bits": [ 9273, 9271, 9269, 9267, 9265, 9263, 9261 ]
        },
        "digit_select": {
          "direction": "output",
          "bits": [ 8403, 8400, 8397, 8394 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 7319 ]
        },
        "button_in": {
          "direction": "input",
          "bits": [ 7318 ]
        },
        "bus_viewer_out": {
          "direction": "output",
          "bits": [ 7476, 7472, 7468, 7464, 7460, 7456, 7452, 7448 ]
        }
      },
      "cells": {
        "cpu0.ram.0.0_LUT3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111110111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT3"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "I3": [ 8100 ],
            "I2": [ 8106 ],
            "I1": [ 8104 ],
            "I0": [ 8094 ]
          }
        },
        "cpu0.ram.0.0_LUT2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111110111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT2"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "I3": [ 8100 ],
            "I2": [ 8106 ],
            "I1": [ 8104 ],
            "I0": [ 8094 ]
          }
        },
        "cpu0.ram.0.0_LUT1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011010101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT1"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "I3": [ 8100 ],
            "I2": [ 8106 ],
            "I1": [ 8104 ],
            "I0": [ 8094 ]
          }
        },
        "cpu0.ram.0.0_LUT0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010110110010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT0"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.ram.0.1_LUT3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y23/LUT3"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "I3": [ 8100 ],
            "I2": [ 8106 ],
            "I1": [ 8104 ],
            "I0": [ 8094 ]
          }
        },
        "cpu0.ram.0.1_LUT2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y23/LUT2"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "I3": [ 8100 ],
            "I2": [ 8106 ],
            "I1": [ 8104 ],
            "I0": [ 8094 ]
          }
        },
        "cpu0.ram.0.1_LUT1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001100101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y23/LUT1"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "I3": [ 8100 ],
            "I2": [ 8106 ],
            "I1": [ 8104 ],
            "I0": [ 8094 ]
          }
        },
        "cpu0.ram.0.1_LUT0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111011010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y23/LUT0"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "btn.PB_cnt_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "btn.PB_cnt_DFFR_Q_14_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "COUT": [ 9333 ]
          }
        },
        "cpu0.alu_DFF_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.alu_DFF_Q_7_D_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "COUT": [ 9331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y21/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "COUT": [ 9329 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7893 ],
            "CIN": [ 9328 ],
            "COUT": [  ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "COUT": [ 9327 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y23/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7931 ],
            "CIN": [ 9326 ],
            "COUT": [  ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y23/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "COUT": [ 9325 ]
          }
        },
        "cpu0.pc_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "COUT": [ 9323 ]
          }
        },
        "cpu0.step_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y25/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y25/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "COUT": [ 9321 ]
          }
        },
        "cpu0.step_DFFS_Q_SET_LUT1_F_I0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y25/ALU1"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8358 ],
            "CIN": [ 9320 ],
            "COUT": [  ]
          }
        },
        "cpu0.step_limit_ALU_I0_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y25/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "COUT": [ 9319 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "COUT": [ 9318 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y22/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y22/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "COUT": [ 9316 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y21/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8527 ],
            "CIN": [ 9315 ],
            "COUT": [  ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y21/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "COUT": [ 9314 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y21/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8587 ],
            "CIN": [ 9313 ],
            "COUT": [  ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y21/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "COUT": [ 9312 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y21/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y21/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "COUT": [ 9310 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y22/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "COUT": [ 9309 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y24/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y24/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "COUT": [ 9307 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y23/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "COUT": [ 9306 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y22/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y22/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "COUT": [ 9304 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y22/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "COUT": [ 9303 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y23/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y23/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "COUT": [ 9301 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y24/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "COUT": [ 9300 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y24/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "COUT": [ 9298 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y23/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8574 ],
            "CIN": [ 9297 ],
            "COUT": [  ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y23/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9289 ],
            "COUT": [ 9296 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 9289 ]
          }
        },
        "display_OBUF_O_6": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X41Y0/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9273 ],
            "I": [ 9232 ]
          }
        },
        "display_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X14Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9290 ],
            "BOTTOM_IO_PORT_A": [ 9290 ],
            "O": [ 9271 ],
            "I": [ 9228 ]
          }
        },
        "display_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y13/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9269 ],
            "I": [ 9224 ]
          }
        },
        "display_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y12/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9267 ],
            "I": [ 9220 ]
          }
        },
        "display_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X41Y0/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9265 ],
            "I": [ 9216 ]
          }
        },
        "display_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X14Y28/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9263 ],
            "I": [ 9212 ]
          }
        },
        "display_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y23/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9261 ],
            "I": [ 9209 ]
          }
        },
        "disp.led_counter_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y22/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9197 ],
            "I0": [ 8537 ],
            "F": [ 8879 ]
          }
        },
        "disp.led_counter_DFFRE_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9197 ],
            "I0": [ 8537 ],
            "F": [ 9238 ]
          }
        },
        "disp.led_counter_DFFRE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9197 ],
            "I0": [ 8537 ],
            "F": [ 9237 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8415 ],
            "I2": [ 8505 ],
            "I1": [ 8500 ],
            "I0": [ 8495 ],
            "F": [ 9253 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8490 ],
            "I2": [ 8484 ],
            "I1": [ 8478 ],
            "I0": [ 8472 ],
            "F": [ 9252 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9251 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/MUX6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9253 ],
            "O": [ 9249 ],
            "I1": [ 9252 ],
            "I0": [ 9251 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9249 ],
            "I2": [ 8466 ],
            "I1": [ 8412 ],
            "I0": [ 8407 ],
            "F": [ 9245 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8436 ],
            "I2": [ 8431 ],
            "I1": [ 8426 ],
            "I0": [ 8421 ],
            "F": [ 9244 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8455 ],
            "I2": [ 8451 ],
            "I1": [ 8446 ],
            "I0": [ 8441 ],
            "F": [ 9243 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9245 ],
            "I1": [ 9244 ],
            "I0": [ 9243 ],
            "F": [ 8408 ]
          }
        },
        "disp.led_counter_DFFRE_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9197 ],
            "F": [ 9240 ]
          }
        },
        "disp.led_counter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9238 ],
            "Q": [ 9197 ],
            "D": [ 9240 ],
            "CLK": [ 7331 ],
            "CE": [ 8408 ]
          }
        },
        "disp.led_counter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9238 ],
            "Q": [ 8537 ],
            "D": [ 9237 ],
            "CLK": [ 7331 ],
            "CE": [ 8408 ]
          }
        },
        "disp.display_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y22/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8546 ],
            "I2": [ 8531 ],
            "I1": [ 8514 ],
            "I0": [ 8511 ],
            "F": [ 9208 ]
          }
        },
        "disp.display_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X30Y11/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8531 ],
            "I1": [ 8514 ],
            "I0": [ 8511 ],
            "F": [ 9207 ]
          }
        },
        "disp.display_DFFE_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110100110101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y8/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8546 ],
            "I2": [ 8531 ],
            "I1": [ 8514 ],
            "I0": [ 8511 ],
            "F": [ 9231 ]
          }
        },
        "disp.display_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y8/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9232 ],
            "D": [ 9231 ],
            "CLK": [ 7331 ],
            "CE": [ 9207 ]
          }
        },
        "disp.display_DFFE_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000100010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y22/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8546 ],
            "I2": [ 8531 ],
            "I1": [ 8514 ],
            "I0": [ 8511 ],
            "F": [ 9227 ]
          }
        },
        "disp.display_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y23/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9228 ],
            "D": [ 9227 ],
            "CLK": [ 7331 ],
            "CE": [ 9207 ]
          }
        },
        "disp.display_DFFE_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011100000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y13/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8546 ],
            "I2": [ 8531 ],
            "I1": [ 8514 ],
            "I0": [ 8511 ],
            "F": [ 9223 ]
          }
        },
        "disp.display_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y13/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9224 ],
            "D": [ 9223 ],
            "CLK": [ 7331 ],
            "CE": [ 9207 ]
          }
        },
        "disp.display_DFFE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000100000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y12/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8546 ],
            "I2": [ 8531 ],
            "I1": [ 8514 ],
            "I0": [ 8511 ],
            "F": [ 9219 ]
          }
        },
        "disp.display_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y12/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9220 ],
            "D": [ 9219 ],
            "CLK": [ 7331 ],
            "CE": [ 9207 ]
          }
        },
        "disp.display_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y8/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8546 ],
            "I2": [ 8531 ],
            "I1": [ 8514 ],
            "I0": [ 8511 ],
            "F": [ 9215 ]
          }
        },
        "disp.display_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y8/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9216 ],
            "D": [ 9215 ],
            "CLK": [ 7331 ],
            "CE": [ 9207 ]
          }
        },
        "disp.display_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y22/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8546 ],
            "I2": [ 8531 ],
            "I1": [ 8514 ],
            "I0": [ 8511 ],
            "F": [ 9211 ]
          }
        },
        "disp.display_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y23/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9212 ],
            "D": [ 9211 ],
            "CLK": [ 7331 ],
            "CE": [ 9207 ]
          }
        },
        "disp.display_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y23/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9209 ],
            "D": [ 9208 ],
            "CLK": [ 7331 ],
            "CE": [ 9207 ]
          }
        },
        "disp.digit_select_DFF_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y10/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9197 ],
            "I0": [ 8537 ],
            "F": [ 9204 ]
          }
        },
        "disp.digit_select_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y8/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8402 ],
            "D": [ 9204 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_select_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y10/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8399 ],
            "D": [ 9197 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_select_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y13/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8396 ],
            "D": [ 8537 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y22/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8758 ],
            "I1": [ 8537 ],
            "I0": [ 8163 ],
            "F": [ 8541 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y23/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9013 ],
            "I1": [ 9011 ],
            "I0": [ 8155 ],
            "F": [ 8579 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y22/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8517 ],
            "I1": [ 8974 ],
            "I0": [ 8973 ],
            "F": [ 8577 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y22/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9197 ],
            "I0": [ 8537 ],
            "F": [ 8578 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y23/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9195 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9297 ],
            "CIN": [ 9192 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y23/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9193 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9192 ],
            "CIN": [ 9189 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y23/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9190 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9189 ],
            "CIN": [ 9186 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y23/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9187 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9186 ],
            "CIN": [ 9183 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y23/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9184 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9183 ],
            "CIN": [ 9180 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y23/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9181 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9180 ],
            "CIN": [ 9177 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y23/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9178 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9177 ],
            "CIN": [ 9174 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y23/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9175 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9174 ],
            "CIN": [ 9171 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y23/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9172 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9171 ],
            "CIN": [ 9168 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y23/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9169 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9168 ],
            "CIN": [ 9165 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y23/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9166 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9165 ],
            "CIN": [ 9162 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y23/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9163 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9162 ],
            "CIN": [ 9159 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y23/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9160 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9159 ],
            "CIN": [ 9156 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y23/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9157 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9156 ],
            "CIN": [ 9153 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y23/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9154 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9153 ],
            "CIN": [ 9150 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y23/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9151 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9150 ],
            "CIN": [ 9147 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y23/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9148 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9147 ],
            "CIN": [ 9144 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y23/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9145 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9144 ],
            "CIN": [ 9141 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y23/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9142 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9141 ],
            "CIN": [ 9138 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y23/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9139 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9138 ],
            "CIN": [ 9135 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y23/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9136 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9135 ],
            "CIN": [ 9132 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y23/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9133 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9132 ],
            "CIN": [ 9129 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y23/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9130 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9129 ],
            "CIN": [ 9126 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y23/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9127 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9126 ],
            "CIN": [ 9099 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y23/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8517 ],
            "I1": [ 8970 ],
            "I0": [ 8969 ],
            "F": [ 9109 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y23/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8517 ],
            "I1": [ 8155 ],
            "I0": [ 8578 ],
            "F": [ 9116 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y23/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9122 ],
            "I3": [ 9290 ],
            "I1": [ 8168 ],
            "I0": [ 9290 ],
            "COUT": [ 9119 ],
            "CIN": [ 9296 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y23/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9120 ],
            "I3": [ 9290 ],
            "I1": [ 8163 ],
            "I0": [ 8578 ],
            "COUT": [ 9115 ],
            "CIN": [ 9119 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y23/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9117 ],
            "I3": [ 9290 ],
            "I1": [ 9116 ],
            "I0": [ 8879 ],
            "COUT": [ 9112 ],
            "CIN": [ 9115 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y23/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9113 ],
            "I3": [ 9290 ],
            "I1": [ 8577 ],
            "I0": [ 8578 ],
            "COUT": [ 9108 ],
            "CIN": [ 9112 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y23/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9110 ],
            "I3": [ 9290 ],
            "I1": [ 9109 ],
            "I0": [ 9290 ],
            "COUT": [ 9105 ],
            "CIN": [ 9108 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y23/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9106 ],
            "I3": [ 9290 ],
            "I1": [ 9013 ],
            "I0": [ 8879 ],
            "COUT": [ 9102 ],
            "CIN": [ 9105 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y23/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9103 ],
            "I3": [ 9290 ],
            "I1": [ 9011 ],
            "I0": [ 8879 ],
            "COUT": [ 9098 ],
            "CIN": [ 9102 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y23/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9100 ],
            "I3": [ 9290 ],
            "I1": [ 9096 ],
            "I0": [ 9290 ],
            "COUT": [ 9099 ],
            "CIN": [ 9098 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y23/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8517 ],
            "I0": [ 9065 ],
            "F": [ 9096 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9094 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8168 ],
            "COUT": [ 9091 ],
            "CIN": [ 9298 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9092 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8163 ],
            "COUT": [ 9088 ],
            "CIN": [ 9091 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9089 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8155 ],
            "COUT": [ 9085 ],
            "CIN": [ 9088 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9086 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8148 ],
            "COUT": [ 9082 ],
            "CIN": [ 9085 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y24/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9083 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8138 ],
            "COUT": [ 9079 ],
            "CIN": [ 9082 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y24/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9080 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8129 ],
            "COUT": [ 9076 ],
            "CIN": [ 9079 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y24/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9077 ],
            "I3": [ 9290 ],
            "I1": [ 8578 ],
            "I0": [ 8124 ],
            "COUT": [ 9073 ],
            "CIN": [ 9076 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y24/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9074 ],
            "I3": [ 9290 ],
            "I1": [ 8879 ],
            "I0": [ 8120 ],
            "COUT": [ 9070 ],
            "CIN": [ 9073 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y24/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9071 ],
            "I3": [ 9290 ],
            "I1": [ 8578 ],
            "I0": [ 9290 ],
            "COUT": [ 9067 ],
            "CIN": [ 9070 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y24/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9065 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9068 ],
            "CIN": [ 9067 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y23/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9065 ],
            "F": [ 8957 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y23/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8562 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9063 ],
            "CIN": [ 9060 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y23/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9061 ],
            "I3": [ 9290 ],
            "I1": [ 8879 ],
            "I0": [ 9290 ],
            "COUT": [ 9060 ],
            "CIN": [ 9016 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y24/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8871 ],
            "I1": [ 8124 ],
            "I0": [ 8129 ],
            "F": [ 9022 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y24/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8871 ],
            "I0": [ 8120 ],
            "F": [ 9046 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y24/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8871 ],
            "I0": [ 8129 ],
            "F": [ 9008 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y24/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8856 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9055 ],
            "CIN": [ 9052 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y24/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9053 ],
            "I3": [ 9290 ],
            "I1": [ 8879 ],
            "I0": [ 9290 ],
            "COUT": [ 9052 ],
            "CIN": [ 9049 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y24/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9050 ],
            "I3": [ 9290 ],
            "I1": [ 8879 ],
            "I0": [ 9290 ],
            "COUT": [ 9049 ],
            "CIN": [ 9045 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y24/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9047 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9046 ],
            "COUT": [ 9045 ],
            "CIN": [ 9025 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y24/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9043 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8168 ],
            "COUT": [ 9040 ],
            "CIN": [ 9300 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y24/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9041 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8163 ],
            "COUT": [ 9037 ],
            "CIN": [ 9040 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y24/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9038 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8155 ],
            "COUT": [ 9034 ],
            "CIN": [ 9037 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y24/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9035 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8148 ],
            "COUT": [ 9031 ],
            "CIN": [ 9034 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y24/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9032 ],
            "I3": [ 9290 ],
            "I1": [ 8578 ],
            "I0": [ 8138 ],
            "COUT": [ 9028 ],
            "CIN": [ 9031 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y24/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9029 ],
            "I3": [ 9290 ],
            "I1": [ 8879 ],
            "I0": [ 9008 ],
            "COUT": [ 9024 ],
            "CIN": [ 9028 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y24/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9026 ],
            "I3": [ 9290 ],
            "I1": [ 8578 ],
            "I0": [ 9022 ],
            "COUT": [ 9025 ],
            "CIN": [ 9024 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y24/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8856 ],
            "I1": [ 9022 ],
            "I0": [ 8138 ],
            "F": [ 9019 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y23/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9020 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9019 ],
            "COUT": [ 9015 ],
            "CIN": [ 9005 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y23/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9017 ],
            "I3": [ 9290 ],
            "I1": [ 8879 ],
            "I0": [ 8957 ],
            "COUT": [ 9016 ],
            "CIN": [ 9015 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y22/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8517 ],
            "I1": [ 8966 ],
            "I0": [ 8965 ],
            "F": [ 9013 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y23/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8517 ],
            "I0": [ 8961 ],
            "F": [ 9011 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y23/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8578 ],
            "I0": [ 8124 ],
            "F": [ 8961 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y23/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8856 ],
            "I1": [ 9008 ],
            "I0": [ 8138 ],
            "F": [ 9003 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y23/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9006 ],
            "I3": [ 9290 ],
            "I1": [ 8578 ],
            "I0": [ 9003 ],
            "COUT": [ 9005 ],
            "CIN": [ 8988 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y22/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8562 ],
            "I1": [ 9003 ],
            "I0": [ 8148 ],
            "F": [ 8965 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y23/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8856 ],
            "I0": [ 8138 ],
            "F": [ 8985 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y23/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 9000 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8168 ],
            "COUT": [ 8997 ],
            "CIN": [ 9301 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y23/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8998 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8163 ],
            "COUT": [ 8994 ],
            "CIN": [ 8997 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y23/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8995 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8155 ],
            "COUT": [ 8991 ],
            "CIN": [ 8994 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y23/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8992 ],
            "I3": [ 9290 ],
            "I1": [ 8578 ],
            "I0": [ 8148 ],
            "COUT": [ 8987 ],
            "CIN": [ 8991 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y23/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8989 ],
            "I3": [ 9290 ],
            "I1": [ 8879 ],
            "I0": [ 8985 ],
            "COUT": [ 8988 ],
            "CIN": [ 8987 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y23/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8562 ],
            "I1": [ 8985 ],
            "I0": [ 8148 ],
            "F": [ 8969 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y22/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8562 ],
            "I0": [ 8148 ],
            "F": [ 8973 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y22/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8982 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8168 ],
            "COUT": [ 8979 ],
            "CIN": [ 9303 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y22/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8980 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8163 ],
            "COUT": [ 8976 ],
            "CIN": [ 8979 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y22/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8977 ],
            "I3": [ 9290 ],
            "I1": [ 8578 ],
            "I0": [ 8155 ],
            "COUT": [ 8972 ],
            "CIN": [ 8976 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y22/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8974 ],
            "I3": [ 9290 ],
            "I1": [ 8879 ],
            "I0": [ 8973 ],
            "COUT": [ 8968 ],
            "CIN": [ 8972 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y22/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8970 ],
            "I3": [ 9290 ],
            "I1": [ 8578 ],
            "I0": [ 8969 ],
            "COUT": [ 8964 ],
            "CIN": [ 8968 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y22/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8966 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8965 ],
            "COUT": [ 8960 ],
            "CIN": [ 8964 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y22/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8962 ],
            "I3": [ 9290 ],
            "I1": [ 8879 ],
            "I0": [ 8961 ],
            "COUT": [ 8956 ],
            "CIN": [ 8960 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y22/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8958 ],
            "I3": [ 9290 ],
            "I1": [ 8879 ],
            "I0": [ 8957 ],
            "COUT": [ 8953 ],
            "CIN": [ 8956 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y22/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8517 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8954 ],
            "CIN": [ 8953 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y21/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8951 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8948 ],
            "CIN": [ 8852 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y21/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8949 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8945 ],
            "CIN": [ 8948 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y21/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8946 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8942 ],
            "CIN": [ 8945 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y21/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8943 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8939 ],
            "CIN": [ 8942 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y21/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8940 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8936 ],
            "CIN": [ 8939 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y21/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8937 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8933 ],
            "CIN": [ 8936 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y21/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8934 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8930 ],
            "CIN": [ 8933 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y21/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8931 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8927 ],
            "CIN": [ 8930 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y21/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8928 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8924 ],
            "CIN": [ 8927 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y21/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8925 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8921 ],
            "CIN": [ 8924 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y21/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8922 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8918 ],
            "CIN": [ 8921 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y21/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8919 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8915 ],
            "CIN": [ 8918 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y21/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8916 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8912 ],
            "CIN": [ 8915 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X26Y21/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8913 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9315 ],
            "CIN": [ 8912 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y22/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8583 ],
            "I0": [ 8517 ],
            "F": [ 8543 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y22/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8909 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8168 ],
            "COUT": [ 8906 ],
            "CIN": [ 9304 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y22/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8907 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8163 ],
            "COUT": [ 8903 ],
            "CIN": [ 8906 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y22/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8904 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8155 ],
            "COUT": [ 8900 ],
            "CIN": [ 8903 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y22/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8901 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8148 ],
            "COUT": [ 8897 ],
            "CIN": [ 8900 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y22/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8898 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8138 ],
            "COUT": [ 8894 ],
            "CIN": [ 8897 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y22/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8895 ],
            "I3": [ 9290 ],
            "I1": [ 8578 ],
            "I0": [ 8129 ],
            "COUT": [ 8891 ],
            "CIN": [ 8894 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y22/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8892 ],
            "I3": [ 9290 ],
            "I1": [ 8879 ],
            "I0": [ 8124 ],
            "COUT": [ 8888 ],
            "CIN": [ 8891 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y22/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8889 ],
            "I3": [ 9290 ],
            "I1": [ 8578 ],
            "I0": [ 8120 ],
            "COUT": [ 8885 ],
            "CIN": [ 8888 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y22/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8886 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8882 ],
            "CIN": [ 8885 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y22/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8883 ],
            "I3": [ 9290 ],
            "I1": [ 8879 ],
            "I0": [ 9290 ],
            "COUT": [ 8878 ],
            "CIN": [ 8882 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y22/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8880 ],
            "I3": [ 9290 ],
            "I1": [ 8879 ],
            "I0": [ 9290 ],
            "COUT": [ 8875 ],
            "CIN": [ 8878 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y22/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8871 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8876 ],
            "CIN": [ 8875 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y22/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8857 ],
            "I0": [ 8562 ],
            "F": [ 8525 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y22/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8857 ],
            "I0": [ 8871 ],
            "F": [ 8813 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y22/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8871 ],
            "F": [ 8863 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y22/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8856 ],
            "F": [ 8866 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y22/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8867 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8866 ],
            "COUT": [ 8862 ],
            "CIN": [ 8557 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y22/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8864 ],
            "I3": [ 9290 ],
            "I1": [ 9289 ],
            "I0": [ 8863 ],
            "COUT": [ 8859 ],
            "CIN": [ 8862 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y22/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8857 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8860 ],
            "CIN": [ 8859 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y22/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8857 ],
            "I0": [ 8856 ],
            "F": [ 8583 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y21/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8853 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8852 ],
            "CIN": [ 8849 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y21/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8850 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8849 ],
            "CIN": [ 8846 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y21/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8847 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8846 ],
            "CIN": [ 8843 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y21/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8844 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8843 ],
            "CIN": [ 8840 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y21/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8841 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8840 ],
            "CIN": [ 8837 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y21/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8838 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8837 ],
            "CIN": [ 8834 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y21/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8835 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8834 ],
            "CIN": [ 8831 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y21/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8832 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8831 ],
            "CIN": [ 8828 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y21/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8829 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8828 ],
            "CIN": [ 8825 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y21/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8826 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8825 ],
            "CIN": [ 8822 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y21/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8823 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8822 ],
            "CIN": [ 8819 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y21/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8820 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8819 ],
            "CIN": [ 8816 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y21/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8817 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8816 ],
            "CIN": [ 8812 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y21/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8814 ],
            "I3": [ 9290 ],
            "I1": [ 8813 ],
            "I0": [ 9290 ],
            "COUT": [ 8812 ],
            "CIN": [ 8807 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y21/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8810 ],
            "I3": [ 9290 ],
            "I1": [ 8525 ],
            "I0": [ 9290 ],
            "COUT": [ 8806 ],
            "CIN": [ 8569 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y21/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8808 ],
            "I3": [ 9290 ],
            "I1": [ 8583 ],
            "I0": [ 9289 ],
            "COUT": [ 8807 ],
            "CIN": [ 8806 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y21/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8645 ],
            "I0": [ 8155 ],
            "F": [ 8595 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y21/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8587 ],
            "I2": [ 8595 ],
            "I1": [ 8537 ],
            "I0": [ 8163 ],
            "F": [ 8524 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y21/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8802 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8799 ],
            "CIN": [ 8640 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y21/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8800 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8796 ],
            "CIN": [ 8799 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y21/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8797 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8793 ],
            "CIN": [ 8796 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y21/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8794 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8790 ],
            "CIN": [ 8793 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y21/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8791 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8787 ],
            "CIN": [ 8790 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y21/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8788 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8784 ],
            "CIN": [ 8787 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y21/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8785 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8781 ],
            "CIN": [ 8784 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y21/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8782 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8778 ],
            "CIN": [ 8781 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y21/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8779 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8775 ],
            "CIN": [ 8778 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y21/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8776 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8772 ],
            "CIN": [ 8775 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y21/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8773 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8769 ],
            "CIN": [ 8772 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y21/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8770 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8766 ],
            "CIN": [ 8769 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y21/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8767 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8763 ],
            "CIN": [ 8766 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y21/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8764 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8760 ],
            "CIN": [ 8763 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y21/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8761 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 9313 ],
            "CIN": [ 8760 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y21/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8587 ],
            "I1": [ 8585 ],
            "I0": [ 8163 ],
            "F": [ 8758 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y21/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8645 ],
            "I1": [ 8652 ],
            "I0": [ 8155 ],
            "F": [ 8585 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y21/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8668 ],
            "I1": [ 8718 ],
            "I0": [ 8148 ],
            "F": [ 8664 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y21/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8668 ],
            "I0": [ 8148 ],
            "F": [ 8652 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y23/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8753 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8168 ],
            "COUT": [ 8750 ],
            "CIN": [ 9306 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y23/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8751 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8163 ],
            "COUT": [ 8747 ],
            "CIN": [ 8750 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y23/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8748 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8155 ],
            "COUT": [ 8744 ],
            "CIN": [ 8747 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y23/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8745 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8148 ],
            "COUT": [ 8741 ],
            "CIN": [ 8744 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y23/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8742 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8138 ],
            "COUT": [ 8738 ],
            "CIN": [ 8741 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y23/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8739 ],
            "I3": [ 9290 ],
            "I1": [ 9289 ],
            "I0": [ 8129 ],
            "COUT": [ 8735 ],
            "CIN": [ 8738 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y23/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8736 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8124 ],
            "COUT": [ 8732 ],
            "CIN": [ 8735 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y23/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8733 ],
            "I3": [ 9290 ],
            "I1": [ 9289 ],
            "I0": [ 8120 ],
            "COUT": [ 8729 ],
            "CIN": [ 8732 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y23/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8716 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8730 ],
            "CIN": [ 8729 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y24/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8716 ],
            "I1": [ 8124 ],
            "I0": [ 8129 ],
            "F": [ 8695 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y24/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8687 ],
            "I1": [ 8695 ],
            "I0": [ 8138 ],
            "F": [ 8723 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y22/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8725 ],
            "I3": [ 9290 ],
            "I1": [ 9289 ],
            "I0": [ 8718 ],
            "COUT": [ 8721 ],
            "CIN": [ 8672 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y22/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8668 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8723 ],
            "COUT": [ 8722 ],
            "CIN": [ 8721 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_LUT3_I2_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y24/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8716 ],
            "I0": [ 8129 ],
            "F": [ 8699 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y24/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8687 ],
            "I1": [ 8699 ],
            "I0": [ 8138 ],
            "F": [ 8718 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y24/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8716 ],
            "I0": [ 8120 ],
            "F": [ 8692 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y24/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8714 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8168 ],
            "COUT": [ 8711 ],
            "CIN": [ 9307 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y24/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8712 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8163 ],
            "COUT": [ 8708 ],
            "CIN": [ 8711 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y24/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8709 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8155 ],
            "COUT": [ 8705 ],
            "CIN": [ 8708 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y24/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8706 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8148 ],
            "COUT": [ 8702 ],
            "CIN": [ 8705 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y24/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8703 ],
            "I3": [ 9290 ],
            "I1": [ 9289 ],
            "I0": [ 8138 ],
            "COUT": [ 8698 ],
            "CIN": [ 8702 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y24/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8700 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8699 ],
            "COUT": [ 8694 ],
            "CIN": [ 8698 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y24/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8696 ],
            "I3": [ 9290 ],
            "I1": [ 9289 ],
            "I0": [ 8695 ],
            "COUT": [ 8690 ],
            "CIN": [ 8694 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y24/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8687 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8692 ],
            "COUT": [ 8691 ],
            "CIN": [ 8690 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y22/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8687 ],
            "I0": [ 8138 ],
            "F": [ 8666 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y22/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8684 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8168 ],
            "COUT": [ 8681 ],
            "CIN": [ 9309 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y22/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8682 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8163 ],
            "COUT": [ 8678 ],
            "CIN": [ 8681 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y22/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8679 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8155 ],
            "COUT": [ 8675 ],
            "CIN": [ 8678 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y22/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8676 ],
            "I3": [ 9290 ],
            "I1": [ 9289 ],
            "I0": [ 8148 ],
            "COUT": [ 8671 ],
            "CIN": [ 8675 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y22/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8673 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8666 ],
            "COUT": [ 8672 ],
            "CIN": [ 8671 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y22/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8668 ],
            "I1": [ 8666 ],
            "I0": [ 8148 ],
            "F": [ 8643 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y21/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8645 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8664 ],
            "COUT": [ 8663 ],
            "CIN": [ 8648 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y21/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8661 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8168 ],
            "COUT": [ 8658 ],
            "CIN": [ 9310 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y21/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8659 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8163 ],
            "COUT": [ 8655 ],
            "CIN": [ 8658 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y21/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8656 ],
            "I3": [ 9290 ],
            "I1": [ 9289 ],
            "I0": [ 8155 ],
            "COUT": [ 8651 ],
            "CIN": [ 8655 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y21/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8653 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8652 ],
            "COUT": [ 8647 ],
            "CIN": [ 8651 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y21/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8649 ],
            "I3": [ 9290 ],
            "I1": [ 9289 ],
            "I0": [ 8643 ],
            "COUT": [ 8648 ],
            "CIN": [ 8647 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y21/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8645 ],
            "I1": [ 8643 ],
            "I0": [ 8155 ],
            "F": [ 8604 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y21/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8641 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8640 ],
            "CIN": [ 8637 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y21/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8638 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8637 ],
            "CIN": [ 8634 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y21/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8635 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8634 ],
            "CIN": [ 8631 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y21/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8632 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8631 ],
            "CIN": [ 8628 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y21/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8629 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8628 ],
            "CIN": [ 8625 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y21/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8626 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8625 ],
            "CIN": [ 8622 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y21/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8623 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8622 ],
            "CIN": [ 8619 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y21/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8620 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8619 ],
            "CIN": [ 8616 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y21/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8617 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8616 ],
            "CIN": [ 8613 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y21/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8614 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8613 ],
            "CIN": [ 8610 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y21/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8611 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8610 ],
            "CIN": [ 8607 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y21/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8608 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 9290 ],
            "COUT": [ 8607 ],
            "CIN": [ 8603 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y21/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8605 ],
            "I3": [ 9290 ],
            "I1": [ 8604 ],
            "I0": [ 9290 ],
            "COUT": [ 8603 ],
            "CIN": [ 8591 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y21/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8601 ],
            "I3": [ 9290 ],
            "I1": [ 8168 ],
            "I0": [ 9290 ],
            "COUT": [ 8598 ],
            "CIN": [ 9312 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y21/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8599 ],
            "I3": [ 9290 ],
            "I1": [ 8163 ],
            "I0": [ 9289 ],
            "COUT": [ 8594 ],
            "CIN": [ 8598 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y21/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8596 ],
            "I3": [ 9290 ],
            "I1": [ 8595 ],
            "I0": [ 9290 ],
            "COUT": [ 8590 ],
            "CIN": [ 8594 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y21/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8592 ],
            "I3": [ 9290 ],
            "I1": [ 8585 ],
            "I0": [ 9289 ],
            "COUT": [ 8591 ],
            "CIN": [ 8590 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y21/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8587 ],
            "I2": [ 8585 ],
            "I1": [ 8537 ],
            "I0": [ 8163 ],
            "F": [ 8581 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y22/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8527 ],
            "I2": [ 8583 ],
            "I1": [ 8581 ],
            "I0": [ 8517 ],
            "F": [ 8510 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y23/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8579 ],
            "I2": [ 8578 ],
            "I1": [ 8577 ],
            "I0": [ 8163 ],
            "F": [ 8573 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y23/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8572 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y23/MUX6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8574 ],
            "O": [ 8548 ],
            "I1": [ 8573 ],
            "I0": [ 8572 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y21/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8570 ],
            "I3": [ 9290 ],
            "I1": [ 8554 ],
            "I0": [ 9289 ],
            "COUT": [ 8569 ],
            "CIN": [ 8566 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y21/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8567 ],
            "I3": [ 9290 ],
            "I1": [ 8548 ],
            "I0": [ 9290 ],
            "COUT": [ 8566 ],
            "CIN": [ 9314 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y22/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8517 ],
            "F": [ 8554 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y22/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8562 ],
            "F": [ 8558 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y22/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8559 ],
            "I3": [ 9290 ],
            "I1": [ 9289 ],
            "I0": [ 8558 ],
            "COUT": [ 8557 ],
            "CIN": [ 8553 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y22/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8555 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8554 ],
            "COUT": [ 8553 ],
            "CIN": [ 8550 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y22/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8551 ],
            "I3": [ 9290 ],
            "I1": [ 9290 ],
            "I0": [ 8548 ],
            "COUT": [ 8550 ],
            "CIN": [ 9316 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y22/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8548 ],
            "I1": [ 8537 ],
            "I0": [ 8168 ],
            "F": [ 8545 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y22/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8546 ],
            "D": [ 8545 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y22/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8543 ],
            "I2": [ 8541 ],
            "I1": [ 8517 ],
            "I0": [ 8537 ],
            "F": [ 8534 ]
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y22/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8541 ],
            "I1": [ 8517 ],
            "I0": [ 8537 ],
            "F": [ 8533 ]
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y22/MUX6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8527 ],
            "O": [ 8530 ],
            "I1": [ 8534 ],
            "I0": [ 8533 ]
          }
        },
        "disp.digit_extracted_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y22/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8531 ],
            "D": [ 8530 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_extracted_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110001011110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y22/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8527 ],
            "I2": [ 8525 ],
            "I1": [ 8524 ],
            "I0": [ 8517 ],
            "F": [ 8513 ]
          }
        },
        "disp.digit_extracted_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y22/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8514 ],
            "D": [ 8513 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_extracted_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y22/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8511 ],
            "D": [ 8510 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8405 ],
            "I3": [ 9289 ],
            "I1": [ 8407 ],
            "I0": [ 9290 ],
            "COUT": [ 8508 ],
            "CIN": [ 8462 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8504 ],
            "I3": [ 9289 ],
            "I1": [ 8505 ],
            "I0": [ 9290 ],
            "COUT": [ 8502 ],
            "CIN": [ 8418 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8408 ],
            "Q": [ 8505 ],
            "D": [ 8504 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8499 ],
            "I3": [ 9289 ],
            "I1": [ 8500 ],
            "I0": [ 9290 ],
            "COUT": [ 8497 ],
            "CIN": [ 8502 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8408 ],
            "Q": [ 8500 ],
            "D": [ 8499 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8494 ],
            "I3": [ 9289 ],
            "I1": [ 8495 ],
            "I0": [ 9290 ],
            "COUT": [ 8492 ],
            "CIN": [ 8497 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8408 ],
            "Q": [ 8495 ],
            "D": [ 8494 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8488 ],
            "I3": [ 9289 ],
            "I1": [ 8490 ],
            "I0": [ 9290 ],
            "COUT": [ 8486 ],
            "CIN": [ 8492 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8408 ],
            "Q": [ 8490 ],
            "D": [ 8488 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8482 ],
            "I3": [ 9289 ],
            "I1": [ 8484 ],
            "I0": [ 9290 ],
            "COUT": [ 8480 ],
            "CIN": [ 8486 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8408 ],
            "Q": [ 8484 ],
            "D": [ 8482 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8476 ],
            "I3": [ 9289 ],
            "I1": [ 8478 ],
            "I0": [ 9290 ],
            "COUT": [ 8474 ],
            "CIN": [ 8480 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8408 ],
            "Q": [ 8478 ],
            "D": [ 8476 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8470 ],
            "I3": [ 9289 ],
            "I1": [ 8472 ],
            "I0": [ 9290 ],
            "COUT": [ 8468 ],
            "CIN": [ 8474 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8408 ],
            "Q": [ 8472 ],
            "D": [ 8470 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8464 ],
            "I3": [ 9289 ],
            "I1": [ 8466 ],
            "I0": [ 9290 ],
            "COUT": [ 8461 ],
            "CIN": [ 8468 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8408 ],
            "Q": [ 8466 ],
            "D": [ 8464 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8410 ],
            "I3": [ 9289 ],
            "I1": [ 8412 ],
            "I0": [ 9290 ],
            "COUT": [ 8462 ],
            "CIN": [ 8461 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_18_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8455 ],
            "F": [ 8458 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8408 ],
            "Q": [ 8455 ],
            "D": [ 8458 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8456 ],
            "I3": [ 9289 ],
            "I1": [ 8455 ],
            "I0": [ 9289 ],
            "COUT": [ 8453 ],
            "CIN": [ 9318 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8450 ],
            "I3": [ 9289 ],
            "I1": [ 8451 ],
            "I0": [ 9290 ],
            "COUT": [ 8448 ],
            "CIN": [ 8453 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8408 ],
            "Q": [ 8451 ],
            "D": [ 8450 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_16_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8445 ],
            "I3": [ 9289 ],
            "I1": [ 8446 ],
            "I0": [ 9290 ],
            "COUT": [ 8443 ],
            "CIN": [ 8448 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8408 ],
            "Q": [ 8446 ],
            "D": [ 8445 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_15_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8440 ],
            "I3": [ 9289 ],
            "I1": [ 8441 ],
            "I0": [ 9290 ],
            "COUT": [ 8438 ],
            "CIN": [ 8443 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8408 ],
            "Q": [ 8441 ],
            "D": [ 8440 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8435 ],
            "I3": [ 9289 ],
            "I1": [ 8436 ],
            "I0": [ 9290 ],
            "COUT": [ 8433 ],
            "CIN": [ 8438 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8408 ],
            "Q": [ 8436 ],
            "D": [ 8435 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8430 ],
            "I3": [ 9289 ],
            "I1": [ 8431 ],
            "I0": [ 9290 ],
            "COUT": [ 8428 ],
            "CIN": [ 8433 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8408 ],
            "Q": [ 8431 ],
            "D": [ 8430 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8425 ],
            "I3": [ 9289 ],
            "I1": [ 8426 ],
            "I0": [ 9290 ],
            "COUT": [ 8423 ],
            "CIN": [ 8428 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8408 ],
            "Q": [ 8426 ],
            "D": [ 8425 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8420 ],
            "I3": [ 9289 ],
            "I1": [ 8421 ],
            "I0": [ 9290 ],
            "COUT": [ 8417 ],
            "CIN": [ 8423 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8408 ],
            "Q": [ 8421 ],
            "D": [ 8420 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8414 ],
            "I3": [ 9289 ],
            "I1": [ 8415 ],
            "I0": [ 9290 ],
            "COUT": [ 8418 ],
            "CIN": [ 8417 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8408 ],
            "Q": [ 8415 ],
            "D": [ 8414 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8408 ],
            "Q": [ 8412 ],
            "D": [ 8410 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8408 ],
            "Q": [ 8407 ],
            "D": [ 8405 ],
            "CLK": [ 7331 ]
          }
        },
        "digit_select_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X40Y0/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8403 ],
            "I": [ 8402 ]
          }
        },
        "digit_select_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X40Y0/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8400 ],
            "I": [ 8399 ]
          }
        },
        "digit_select_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y13/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8397 ],
            "I": [ 8396 ]
          }
        },
        "digit_select_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y0/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8394 ],
            "I": [ 9290 ]
          }
        },
        "cpu0.step_limit_DFFNSE_Q_SET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7642 ],
            "I0": [ 8325 ],
            "F": [ 8380 ]
          }
        },
        "cpu0.step_limit_DFFNSE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y22/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7521 ],
            "I0": [ 7518 ],
            "F": [ 8387 ]
          }
        },
        "cpu0.step_limit_DFFNSE_Q_1_SET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y24/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7642 ],
            "I0": [ 7514 ],
            "F": [ 8389 ]
          }
        },
        "cpu0.step_limit_DFFNSE_Q_1": {
          "hide_name": 0,
          "type": "DFFNSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y24/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:172.1-265.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:73.9-73.67",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 8389 ],
            "Q": [ 8369 ],
            "D": [ 7521 ],
            "CLK": [ 7478 ],
            "CE": [ 7642 ]
          }
        },
        "cpu0.step_limit_DFFNSE_Q": {
          "hide_name": 0,
          "type": "DFFNSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:172.1-265.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:73.9-73.67",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 8380 ],
            "Q": [ 8365 ],
            "D": [ 8387 ],
            "CLK": [ 7478 ],
            "CE": [ 7642 ]
          }
        },
        "cpu0.step_limit_DFFNRE_Q_CE_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y24/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8383 ]
          }
        },
        "cpu0.step_limit_DFFNRE_Q_CE_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010101010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y24/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7496 ],
            "I2": [ 7492 ],
            "I1": [ 7518 ],
            "I0": [ 7630 ],
            "F": [ 8382 ]
          }
        },
        "cpu0.step_limit_DFFNRE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y24/MUX0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7506 ],
            "O": [ 7642 ],
            "I1": [ 8383 ],
            "I0": [ 8382 ]
          }
        },
        "cpu0.step_limit_DFFNRE_Q": {
          "hide_name": 0,
          "type": "DFFNRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y25/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:172.1-265.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:49.9-49.69",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8380 ],
            "Q": [ 8372 ],
            "D": [ 7540 ],
            "CLK": [ 7478 ],
            "CE": [ 7642 ]
          }
        },
        "cpu0.step_limit_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y25/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.9-71.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8378 ],
            "I3": [ 9290 ],
            "I1": [ 7637 ],
            "I0": [ 9290 ],
            "COUT": [ 8360 ],
            "CIN": [ 8375 ]
          }
        },
        "cpu0.step_limit_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y25/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.9-71.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8376 ],
            "I3": [ 9290 ],
            "I1": [ 7638 ],
            "I0": [ 9290 ],
            "COUT": [ 8375 ],
            "CIN": [ 8364 ]
          }
        },
        "cpu0.step_limit_ALU_I0_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y25/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.9-71.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8373 ],
            "I3": [ 9290 ],
            "I1": [ 7487 ],
            "I0": [ 8372 ],
            "COUT": [ 8368 ],
            "CIN": [ 9319 ]
          }
        },
        "cpu0.step_limit_ALU_I0_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y25/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.9-71.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8370 ],
            "I3": [ 9290 ],
            "I1": [ 7484 ],
            "I0": [ 8369 ],
            "COUT": [ 8363 ],
            "CIN": [ 8368 ]
          }
        },
        "cpu0.step_limit_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y25/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.9-71.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8366 ],
            "I3": [ 9290 ],
            "I1": [ 7639 ],
            "I0": [ 8365 ],
            "COUT": [ 8364 ],
            "CIN": [ 8363 ]
          }
        },
        "cpu0.step_DFFS_Q_SET_LUT1_F_I0_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y25/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.9-71.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8361 ],
            "I3": [ 9290 ],
            "I1": [ 7636 ],
            "I0": [ 9290 ],
            "COUT": [ 9320 ],
            "CIN": [ 8360 ]
          }
        },
        "cpu0.step_DFFS_Q_SET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y25/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8358 ],
            "F": [ 8332 ]
          }
        },
        "cpu0.step_DFFS_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y25/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7487 ],
            "F": [ 8355 ]
          }
        },
        "cpu0.step_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y25/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:68.1-77.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 8332 ],
            "Q": [ 7487 ],
            "D": [ 8355 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.step_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y25/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:69.13-69.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8331 ],
            "I3": [ 9289 ],
            "I1": [ 7636 ],
            "I0": [ 9290 ],
            "COUT": [ 8353 ],
            "CIN": [ 8337 ]
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y25/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:69.13-69.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8351 ],
            "I3": [ 9289 ],
            "I1": [ 7487 ],
            "I0": [ 9289 ],
            "COUT": [ 8349 ],
            "CIN": [ 9321 ]
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y25/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:69.13-69.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8347 ],
            "I3": [ 9289 ],
            "I1": [ 7484 ],
            "I0": [ 9290 ],
            "COUT": [ 8345 ],
            "CIN": [ 8349 ]
          }
        },
        "cpu0.step_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y25/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:68.1-77.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8332 ],
            "Q": [ 7484 ],
            "D": [ 8347 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.step_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y25/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:69.13-69.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8343 ],
            "I3": [ 9289 ],
            "I1": [ 7639 ],
            "I0": [ 9290 ],
            "COUT": [ 8341 ],
            "CIN": [ 8345 ]
          }
        },
        "cpu0.step_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y25/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:68.1-77.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8332 ],
            "Q": [ 7639 ],
            "D": [ 8343 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.step_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y25/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:69.13-69.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8339 ],
            "I3": [ 9289 ],
            "I1": [ 7638 ],
            "I0": [ 9290 ],
            "COUT": [ 8336 ],
            "CIN": [ 8341 ]
          }
        },
        "cpu0.step_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y25/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:68.1-77.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8332 ],
            "Q": [ 7638 ],
            "D": [ 8339 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.step_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y25/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:69.13-69.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8334 ],
            "I3": [ 9289 ],
            "I1": [ 7637 ],
            "I0": [ 9290 ],
            "COUT": [ 8337 ],
            "CIN": [ 8336 ]
          }
        },
        "cpu0.step_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y25/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:68.1-77.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8332 ],
            "Q": [ 7637 ],
            "D": [ 8334 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.step_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y25/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:68.1-77.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8332 ],
            "Q": [ 7636 ],
            "D": [ 8331 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.reset_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8215 ],
            "I0": [ 8212 ],
            "F": [ 8173 ]
          }
        },
        "cpu0.reset_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.1-41.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8212 ],
            "D": [ 7662 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.ram_out_DFFNR_Q_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y24/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7514 ],
            "I1": [ 7521 ],
            "I0": [ 7518 ],
            "F": [ 8325 ]
          }
        },
        "cpu0.ram_out_DFFNR_Q_D_LUT3_F_I2_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y23/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7506 ],
            "I0": [ 8325 ],
            "F": [ 7501 ]
          }
        },
        "cpu0.ram_out_DFFNR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y25/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8325 ],
            "I1": [ 7523 ],
            "I0": [ 7511 ],
            "F": [ 8323 ]
          }
        },
        "cpu0.ram_out_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y25/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:172.1-265.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7524 ],
            "Q": [ 8076 ],
            "D": [ 8323 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.ram_in_DFFNR_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y23/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7501 ],
            "I0": [ 7540 ],
            "F": [ 8320 ]
          }
        },
        "cpu0.ram_in_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y23/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:172.1-265.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8320 ],
            "Q": [ 8263 ],
            "D": [ 7511 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.ram.0.1_DO_LUT4_I0_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8317 ],
            "I1": [ 8200 ],
            "I0": [ 8172 ],
            "F": [ 7561 ]
          }
        },
        "cpu0.ram.0.1_DO_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111101011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8315 ],
            "I2": [ 8076 ],
            "I1": [ 8053 ],
            "I0": [ 8298 ],
            "F": [ 8317 ]
          }
        },
        "cpu0.ram.0.1_DO_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7624 ],
            "I2": [ 7532 ],
            "I1": [ 7574 ],
            "I0": [ 7562 ],
            "F": [ 8315 ]
          }
        },
        "cpu0.ram.0.1_DO_3_LUT4_I0_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8312 ],
            "I1": [ 8200 ],
            "I0": [ 8190 ],
            "F": [ 7570 ]
          }
        },
        "cpu0.ram.0.1_DO_3_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111101011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8310 ],
            "I2": [ 8076 ],
            "I1": [ 8053 ],
            "I0": [ 8295 ],
            "F": [ 8312 ]
          }
        },
        "cpu0.ram.0.1_DO_3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7624 ],
            "I2": [ 7532 ],
            "I1": [ 7571 ],
            "I0": [ 7590 ],
            "F": [ 8310 ]
          }
        },
        "cpu0.ram.0.1_DO_2_LUT4_I0_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y25/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8307 ],
            "I1": [ 8200 ],
            "I0": [ 8184 ],
            "F": [ 7567 ]
          }
        },
        "cpu0.ram.0.1_DO_2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111101011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y25/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8305 ],
            "I2": [ 8076 ],
            "I1": [ 8053 ],
            "I0": [ 8296 ],
            "F": [ 8307 ]
          }
        },
        "cpu0.ram.0.1_DO_2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y25/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7624 ],
            "I2": [ 7532 ],
            "I1": [ 7568 ],
            "I0": [ 7584 ],
            "F": [ 8305 ]
          }
        },
        "cpu0.ram.0.1_DO_1_LUT4_I0_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y25/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8302 ],
            "I1": [ 8200 ],
            "I0": [ 8177 ],
            "F": [ 7564 ]
          }
        },
        "cpu0.ram.0.1_DO_1_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111101011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y25/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8300 ],
            "I2": [ 8076 ],
            "I1": [ 8053 ],
            "I0": [ 8297 ],
            "F": [ 8302 ]
          }
        },
        "cpu0.ram.0.1_DO_1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y25/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7624 ],
            "I2": [ 7532 ],
            "I1": [ 7565 ],
            "I0": [ 7577 ],
            "F": [ 8300 ]
          }
        },
        "cpu0.ram.0.1": {
          "hide_name": 0,
          "type": "RAM16SDP4",
          "parameters": {
            "INIT_3": "0000000000000000",
            "INIT_2": "0001101010001111",
            "INIT_1": "0000000001100101",
            "INIT_0": "0000111111011010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y23/RAM16SDP4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/lutrams_map.v:53.3-60.2",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "CE": "input",
            "WRE": "input",
            "WAD": "input",
            "RAD": "input",
            "DO": "output",
            "DI": "input",
            "CLK": "input"
          },
          "connections": {
            "CE": [ 9289 ],
            "WRE": [ 8263 ],
            "WAD": [ 8087, 8085, 8082, 8080 ],
            "RAD": [ 8094, 8104, 8106, 8100 ],
            "DO": [ 8295, 8296, 8297, 8298 ],
            "DI": [ 7570, 7567, 7564, 7561 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.ram.0.0_DO_LUT4_I0_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y25/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8292 ],
            "I2": [ 8290 ],
            "I1": [ 7532 ],
            "I0": [ 7546 ],
            "F": [ 8208 ]
          }
        },
        "cpu0.ram.0.0_DO_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y25/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8067 ],
            "I2": [ 7624 ],
            "I1": [ 7532 ],
            "I0": [ 7596 ],
            "F": [ 8292 ]
          }
        },
        "cpu0.ram.0.0_DO_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101011001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y25/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8076 ],
            "I2": [ 8053 ],
            "I1": [ 8040 ],
            "I0": [ 8262 ],
            "F": [ 8290 ]
          }
        },
        "cpu0.ram.0.0_DO_3_LUT4_I0_F_LUT4_I2_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y25/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8287 ],
            "I1": [ 8236 ],
            "I0": [ 8200 ],
            "F": [ 7557 ]
          }
        },
        "cpu0.ram.0.0_DO_3_LUT4_I0_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y25/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8285 ],
            "I2": [ 8283 ],
            "I1": [ 7559 ],
            "I0": [ 7532 ],
            "F": [ 8287 ]
          }
        },
        "cpu0.ram.0.0_DO_3_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y25/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8067 ],
            "I2": [ 7624 ],
            "I1": [ 7532 ],
            "I0": [ 7615 ],
            "F": [ 8285 ]
          }
        },
        "cpu0.ram.0.0_DO_3_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111110100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y26/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8049 ],
            "I2": [ 8076 ],
            "I1": [ 8053 ],
            "I0": [ 8259 ],
            "F": [ 8283 ]
          }
        },
        "cpu0.ram.0.0_DO_2_LUT4_I0_F_LUT4_I2_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y25/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8280 ],
            "I1": [ 8200 ],
            "I0": [ 8228 ],
            "F": [ 7553 ]
          }
        },
        "cpu0.ram.0.0_DO_2_LUT4_I0_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y25/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8278 ],
            "I2": [ 8276 ],
            "I1": [ 7532 ],
            "I0": [ 7555 ],
            "F": [ 8280 ]
          }
        },
        "cpu0.ram.0.0_DO_2_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y25/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8067 ],
            "I2": [ 7624 ],
            "I1": [ 7532 ],
            "I0": [ 7609 ],
            "F": [ 8278 ]
          }
        },
        "cpu0.ram.0.0_DO_2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101011001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y25/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8076 ],
            "I2": [ 8053 ],
            "I1": [ 8046 ],
            "I0": [ 8260 ],
            "F": [ 8276 ]
          }
        },
        "cpu0.ram.0.0_DO_1_LUT4_I0_F_LUT4_I2_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y25/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8273 ],
            "I1": [ 8200 ],
            "I0": [ 8222 ],
            "F": [ 7548 ]
          }
        },
        "cpu0.ram.0.0_DO_1_LUT4_I0_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y25/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8271 ],
            "I2": [ 8269 ],
            "I1": [ 7532 ],
            "I0": [ 7550 ],
            "F": [ 8273 ]
          }
        },
        "cpu0.ram.0.0_DO_1_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y25/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8067 ],
            "I2": [ 7624 ],
            "I1": [ 7532 ],
            "I0": [ 7602 ],
            "F": [ 8271 ]
          }
        },
        "cpu0.ram.0.0_DO_1_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101011001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y25/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8076 ],
            "I2": [ 8053 ],
            "I1": [ 8043 ],
            "I0": [ 8261 ],
            "F": [ 8269 ]
          }
        },
        "cpu0.ram.0.0": {
          "hide_name": 0,
          "type": "RAM16SDP4",
          "parameters": {
            "INIT_3": "0000111110111010",
            "INIT_2": "0001111110111010",
            "INIT_1": "0000011010101000",
            "INIT_0": "0010110110010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/RAM16SDP4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/lutrams_map.v:53.3-60.2",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "CE": "input",
            "WRE": "input",
            "WAD": "input",
            "RAD": "input",
            "DO": "output",
            "DI": "input",
            "CLK": "input"
          },
          "connections": {
            "CE": [ 9289 ],
            "WRE": [ 8263 ],
            "WAD": [ 8087, 8085, 8082, 8080 ],
            "RAD": [ 8094, 8104, 8106, 8100 ],
            "DO": [ 8259, 8260, 8261, 8262 ],
            "DI": [ 7557, 7553, 7548, 7544 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.pc_out_DFFN_Q_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y25/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7639 ],
            "I2": [ 7638 ],
            "I1": [ 7637 ],
            "I0": [ 7636 ],
            "F": [ 7489 ]
          }
        },
        "cpu0.pc_out_DFFN_Q_D_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y25/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7489 ],
            "I1": [ 7487 ],
            "I0": [ 7484 ],
            "F": [ 7524 ]
          }
        },
        "cpu0.pc_out_DFFN_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y25/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7489 ],
            "I1": [ 7487 ],
            "I0": [ 7484 ],
            "F": [ 7523 ]
          }
        },
        "cpu0.pc_out_DFFN_Q": {
          "hide_name": 0,
          "type": "DFFN",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y25/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:172.1-265.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:7.7-7.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8200 ],
            "D": [ 7524 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.pc_in_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y25/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8215 ],
            "I0": [ 8034 ],
            "F": [ 8210 ]
          }
        },
        "cpu0.pc_in_DFFNR_Q_RESET_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y20/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7501 ],
            "I2": [ 7499 ],
            "I1": [ 7496 ],
            "I0": [ 7492 ],
            "F": [ 8109 ]
          }
        },
        "cpu0.pc_in_DFFNR_Q_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y21/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7518 ],
            "I0": [ 7630 ],
            "F": [ 7499 ]
          }
        },
        "cpu0.pc_in_DFFNR_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y20/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7479 ],
            "I2": [ 7499 ],
            "I1": [ 7496 ],
            "I0": [ 7492 ],
            "F": [ 8247 ]
          }
        },
        "cpu0.pc_in_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y20/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:172.1-265.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8109 ],
            "Q": [ 8215 ],
            "D": [ 8247 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.pc_add_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y26/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:172.1-265.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7524 ],
            "Q": [ 8034 ],
            "D": [ 7523 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.pc_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:96.15-96.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8170 ],
            "I3": [ 9289 ],
            "I1": [ 8172 ],
            "I0": [ 9290 ],
            "COUT": [ 8244 ],
            "CIN": [ 8180 ]
          }
        },
        "cpu0.pc_DFFRE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y25/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7557 ],
            "I1": [ 8215 ],
            "I0": [ 8236 ],
            "F": [ 8241 ]
          }
        },
        "cpu0.pc_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y25/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:94.1-106.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8212 ],
            "Q": [ 8236 ],
            "D": [ 8241 ],
            "CLK": [ 7478 ],
            "CE": [ 8210 ]
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:96.15-96.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8224 ],
            "I3": [ 9289 ],
            "I1": [ 8222 ],
            "I0": [ 9290 ],
            "COUT": [ 8194 ],
            "CIN": [ 8233 ]
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:96.15-96.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8238 ],
            "I3": [ 9289 ],
            "I1": [ 8236 ],
            "I0": [ 9289 ],
            "COUT": [ 8232 ],
            "CIN": [ 9323 ]
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:96.15-96.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8230 ],
            "I3": [ 9289 ],
            "I1": [ 8228 ],
            "I0": [ 9290 ],
            "COUT": [ 8233 ],
            "CIN": [ 8232 ]
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y25/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7553 ],
            "I1": [ 8230 ],
            "I0": [ 8215 ],
            "F": [ 8226 ]
          }
        },
        "cpu0.pc_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y25/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:94.1-106.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8212 ],
            "Q": [ 8228 ],
            "D": [ 8226 ],
            "CLK": [ 7478 ],
            "CE": [ 8210 ]
          }
        },
        "cpu0.pc_DFFRE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y25/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7548 ],
            "I1": [ 8224 ],
            "I0": [ 8215 ],
            "F": [ 8220 ]
          }
        },
        "cpu0.pc_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y25/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:94.1-106.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8212 ],
            "Q": [ 8222 ],
            "D": [ 8220 ],
            "CLK": [ 7478 ],
            "CE": [ 8210 ]
          }
        },
        "cpu0.pc_DFFRE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7544 ],
            "I1": [ 8197 ],
            "I0": [ 8215 ],
            "F": [ 8211 ]
          }
        },
        "cpu0.pc_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:94.1-106.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8212 ],
            "Q": [ 8196 ],
            "D": [ 8211 ],
            "CLK": [ 7478 ],
            "CE": [ 8210 ]
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8208 ],
            "I1": [ 8200 ],
            "I0": [ 8196 ],
            "F": [ 7544 ]
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:96.15-96.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8197 ],
            "I3": [ 9289 ],
            "I1": [ 8196 ],
            "I0": [ 9290 ],
            "COUT": [ 8192 ],
            "CIN": [ 8194 ]
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:96.15-96.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8188 ],
            "I3": [ 9289 ],
            "I1": [ 8190 ],
            "I0": [ 9290 ],
            "COUT": [ 8186 ],
            "CIN": [ 8192 ]
          }
        },
        "cpu0.pc_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y24/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:94.1-106.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8173 ],
            "Q": [ 8190 ],
            "D": [ 8188 ],
            "CLK": [ 7478 ],
            "CE": [ 8034 ]
          }
        },
        "cpu0.pc_DFFRE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:96.15-96.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8182 ],
            "I3": [ 9289 ],
            "I1": [ 8184 ],
            "I0": [ 9290 ],
            "COUT": [ 8179 ],
            "CIN": [ 8186 ]
          }
        },
        "cpu0.pc_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:94.1-106.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8173 ],
            "Q": [ 8184 ],
            "D": [ 8182 ],
            "CLK": [ 7478 ],
            "CE": [ 8034 ]
          }
        },
        "cpu0.pc_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:96.15-96.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8175 ],
            "I3": [ 9289 ],
            "I1": [ 8177 ],
            "I0": [ 9290 ],
            "COUT": [ 8180 ],
            "CIN": [ 8179 ]
          }
        },
        "cpu0.pc_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:94.1-106.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8173 ],
            "Q": [ 8177 ],
            "D": [ 8175 ],
            "CLK": [ 7478 ],
            "CE": [ 8034 ]
          }
        },
        "cpu0.pc_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y24/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:94.1-106.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8173 ],
            "Q": [ 8172 ],
            "D": [ 8170 ],
            "CLK": [ 7478 ],
            "CE": [ 8034 ]
          }
        },
        "cpu0.output_register_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y24/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:137.1-141.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8168 ],
            "D": [ 7557 ],
            "CLK": [ 7478 ],
            "CE": [ 8108 ]
          }
        },
        "cpu0.output_register_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y22/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:137.1-141.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8163 ],
            "D": [ 7553 ],
            "CLK": [ 7478 ],
            "CE": [ 8108 ]
          }
        },
        "cpu0.output_register_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y22/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:137.1-141.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8155 ],
            "D": [ 7548 ],
            "CLK": [ 7478 ],
            "CE": [ 8108 ]
          }
        },
        "cpu0.output_register_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y22/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:137.1-141.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8148 ],
            "D": [ 7544 ],
            "CLK": [ 7478 ],
            "CE": [ 8108 ]
          }
        },
        "cpu0.output_register_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y24/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:137.1-141.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8138 ],
            "D": [ 7570 ],
            "CLK": [ 7478 ],
            "CE": [ 8108 ]
          }
        },
        "cpu0.output_register_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y23/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:137.1-141.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8129 ],
            "D": [ 7567 ],
            "CLK": [ 7478 ],
            "CE": [ 8108 ]
          }
        },
        "cpu0.output_register_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y24/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:137.1-141.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8124 ],
            "D": [ 7564 ],
            "CLK": [ 7478 ],
            "CE": [ 8108 ]
          }
        },
        "cpu0.output_register_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y24/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:137.1-141.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8120 ],
            "D": [ 7561 ],
            "CLK": [ 7478 ],
            "CE": [ 8108 ]
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y24/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7496 ],
            "I2": [ 7492 ],
            "I1": [ 7518 ],
            "I0": [ 7630 ],
            "F": [ 8113 ]
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y24/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8112 ]
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y24/MUX2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7479 ],
            "O": [ 7541 ],
            "I1": [ 8113 ],
            "I0": [ 8112 ]
          }
        },
        "cpu0.output_in_DFFNR_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y23/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7521 ],
            "I0": [ 7518 ],
            "F": [ 7540 ]
          }
        },
        "cpu0.output_in_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y20/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:172.1-265.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8109 ],
            "Q": [ 8108 ],
            "D": [ 7541 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.mar_in_LUT3_I1_F_DFF_D": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y26/DFF5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8106 ],
            "D": [ 8096 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.mar_in_LUT3_I1_2_F_DFF_D": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y26/DFF0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8104 ],
            "D": [ 8102 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.mar_in_LUT3_I1_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y26/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7553 ],
            "I1": [ 8079 ],
            "I0": [ 8085 ],
            "F": [ 8102 ]
          }
        },
        "cpu0.mar_in_LUT3_I1_1_F_DFF_D": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y26/DFF1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8100 ],
            "D": [ 8098 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.mar_in_LUT3_I1_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y26/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7544 ],
            "I1": [ 8079 ],
            "I0": [ 8080 ],
            "F": [ 8098 ]
          }
        },
        "cpu0.mar_in_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y26/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7548 ],
            "I1": [ 8079 ],
            "I0": [ 8082 ],
            "F": [ 8096 ]
          }
        },
        "cpu0.mar_in_LUT3_I0_F_DFF_D": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y26/DFF2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8094 ],
            "D": [ 8092 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.mar_in_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y26/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7557 ],
            "I1": [ 8087 ],
            "I0": [ 8079 ],
            "F": [ 8092 ]
          }
        },
        "cpu0.mar_in_DFFNS_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y24/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7479 ],
            "I1": [ 7514 ],
            "I0": [ 7521 ],
            "F": [ 8089 ]
          }
        },
        "cpu0.mar_in_DFFNS_Q": {
          "hide_name": 0,
          "type": "DFFNS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y26/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:172.1-265.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:61.8-61.58",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 7524 ],
            "Q": [ 8079 ],
            "D": [ 8089 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.mar_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y26/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:111.1-115.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8087 ],
            "D": [ 7557 ],
            "CLK": [ 7478 ],
            "CE": [ 8079 ]
          }
        },
        "cpu0.mar_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y26/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:111.1-115.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8085 ],
            "D": [ 7553 ],
            "CLK": [ 7478 ],
            "CE": [ 8079 ]
          }
        },
        "cpu0.mar_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y26/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:111.1-115.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8082 ],
            "D": [ 7548 ],
            "CLK": [ 7478 ],
            "CE": [ 8079 ]
          }
        },
        "cpu0.mar_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y26/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:111.1-115.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8080 ],
            "D": [ 7544 ],
            "CLK": [ 7478 ],
            "CE": [ 8079 ]
          }
        },
        "cpu0.ir_out_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y25/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8076 ],
            "I0": [ 8053 ],
            "F": [ 8067 ]
          }
        },
        "cpu0.ir_out_DFFNR_Q_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010101010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y24/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7496 ],
            "I2": [ 7492 ],
            "I1": [ 7518 ],
            "I0": [ 7630 ],
            "F": [ 8063 ]
          }
        },
        "cpu0.ir_out_DFFNR_Q_D_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y24/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8062 ]
          }
        },
        "cpu0.ir_out_DFFNR_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y24/MUX4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7479 ],
            "O": [ 8051 ],
            "I1": [ 8063 ],
            "I0": [ 8062 ]
          }
        },
        "cpu0.ir_out_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y26/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:172.1-265.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7506 ],
            "Q": [ 8053 ],
            "D": [ 8051 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.ir_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y26/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:129.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8049 ],
            "D": [ 7557 ],
            "CLK": [ 7478 ],
            "CE": [ 8034 ]
          }
        },
        "cpu0.ir_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y25/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:129.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8046 ],
            "D": [ 7553 ],
            "CLK": [ 7478 ],
            "CE": [ 8034 ]
          }
        },
        "cpu0.ir_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y25/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:129.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8043 ],
            "D": [ 7548 ],
            "CLK": [ 7478 ],
            "CE": [ 8034 ]
          }
        },
        "cpu0.ir_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y25/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:129.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8040 ],
            "D": [ 7544 ],
            "CLK": [ 7478 ],
            "CE": [ 8034 ]
          }
        },
        "cpu0.ir_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y26/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:129.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7496 ],
            "D": [ 7570 ],
            "CLK": [ 7478 ],
            "CE": [ 8034 ]
          }
        },
        "cpu0.ir_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y21/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:129.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7492 ],
            "D": [ 7567 ],
            "CLK": [ 7478 ],
            "CE": [ 8034 ]
          }
        },
        "cpu0.ir_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y21/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:129.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7518 ],
            "D": [ 7564 ],
            "CLK": [ 7478 ],
            "CE": [ 8034 ]
          }
        },
        "cpu0.ir_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y24/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:129.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7630 ],
            "D": [ 7561 ],
            "CLK": [ 7478 ],
            "CE": [ 8034 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y23/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8031 ],
            "I3": [ 9290 ],
            "I1": [ 7785 ],
            "I0": [ 9290 ],
            "COUT": [ 8028 ],
            "CIN": [ 9325 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y23/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8029 ],
            "I3": [ 9290 ],
            "I1": [ 7782 ],
            "I0": [ 9290 ],
            "COUT": [ 8025 ],
            "CIN": [ 8028 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y23/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8026 ],
            "I3": [ 9290 ],
            "I1": [ 7777 ],
            "I0": [ 9290 ],
            "COUT": [ 8022 ],
            "CIN": [ 8025 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y23/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8023 ],
            "I3": [ 9290 ],
            "I1": [ 7772 ],
            "I0": [ 9290 ],
            "COUT": [ 8019 ],
            "CIN": [ 8022 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y23/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8020 ],
            "I3": [ 9290 ],
            "I1": [ 7767 ],
            "I0": [ 9290 ],
            "COUT": [ 8016 ],
            "CIN": [ 8019 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y23/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8017 ],
            "I3": [ 9290 ],
            "I1": [ 7762 ],
            "I0": [ 9290 ],
            "COUT": [ 8013 ],
            "CIN": [ 8016 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y23/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8014 ],
            "I3": [ 9290 ],
            "I1": [ 7757 ],
            "I0": [ 9290 ],
            "COUT": [ 8010 ],
            "CIN": [ 8013 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y23/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8011 ],
            "I3": [ 9290 ],
            "I1": [ 7752 ],
            "I0": [ 9289 ],
            "COUT": [ 8007 ],
            "CIN": [ 8010 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y23/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8008 ],
            "I3": [ 9290 ],
            "I1": [ 7746 ],
            "I0": [ 9290 ],
            "COUT": [ 8004 ],
            "CIN": [ 8007 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y23/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8005 ],
            "I3": [ 9290 ],
            "I1": [ 7741 ],
            "I0": [ 9289 ],
            "COUT": [ 8001 ],
            "CIN": [ 8004 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y23/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 8002 ],
            "I3": [ 9290 ],
            "I1": [ 7736 ],
            "I0": [ 9290 ],
            "COUT": [ 7998 ],
            "CIN": [ 8001 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y23/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7999 ],
            "I3": [ 9290 ],
            "I1": [ 7731 ],
            "I0": [ 9289 ],
            "COUT": [ 7995 ],
            "CIN": [ 7998 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y23/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7996 ],
            "I3": [ 9290 ],
            "I1": [ 7720 ],
            "I0": [ 9289 ],
            "COUT": [ 7992 ],
            "CIN": [ 7995 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y23/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7993 ],
            "I3": [ 9290 ],
            "I1": [ 7714 ],
            "I0": [ 9290 ],
            "COUT": [ 7989 ],
            "CIN": [ 7992 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y23/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7990 ],
            "I3": [ 9290 ],
            "I1": [ 7709 ],
            "I0": [ 9290 ],
            "COUT": [ 7986 ],
            "CIN": [ 7989 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y23/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7987 ],
            "I3": [ 9290 ],
            "I1": [ 7704 ],
            "I0": [ 9290 ],
            "COUT": [ 7983 ],
            "CIN": [ 7986 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y23/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7984 ],
            "I3": [ 9290 ],
            "I1": [ 7699 ],
            "I0": [ 9290 ],
            "COUT": [ 7980 ],
            "CIN": [ 7983 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7981 ],
            "I3": [ 9290 ],
            "I1": [ 7694 ],
            "I0": [ 9289 ],
            "COUT": [ 7977 ],
            "CIN": [ 7980 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7978 ],
            "I3": [ 9290 ],
            "I1": [ 7689 ],
            "I0": [ 9289 ],
            "COUT": [ 7974 ],
            "CIN": [ 7977 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7975 ],
            "I3": [ 9290 ],
            "I1": [ 7684 ],
            "I0": [ 9290 ],
            "COUT": [ 7971 ],
            "CIN": [ 7974 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7972 ],
            "I3": [ 9290 ],
            "I1": [ 7679 ],
            "I0": [ 9290 ],
            "COUT": [ 7968 ],
            "CIN": [ 7971 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7969 ],
            "I3": [ 9290 ],
            "I1": [ 7673 ],
            "I0": [ 9290 ],
            "COUT": [ 7965 ],
            "CIN": [ 7968 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y23/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7966 ],
            "I3": [ 9290 ],
            "I1": [ 7861 ],
            "I0": [ 9290 ],
            "COUT": [ 7962 ],
            "CIN": [ 7965 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y23/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7963 ],
            "I3": [ 9290 ],
            "I1": [ 7865 ],
            "I0": [ 9290 ],
            "COUT": [ 7959 ],
            "CIN": [ 7962 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y23/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7960 ],
            "I3": [ 9290 ],
            "I1": [ 7869 ],
            "I0": [ 9290 ],
            "COUT": [ 7956 ],
            "CIN": [ 7959 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y23/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7957 ],
            "I3": [ 9290 ],
            "I1": [ 7873 ],
            "I0": [ 9290 ],
            "COUT": [ 7953 ],
            "CIN": [ 7956 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y23/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7954 ],
            "I3": [ 9290 ],
            "I1": [ 7877 ],
            "I0": [ 9290 ],
            "COUT": [ 7950 ],
            "CIN": [ 7953 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y23/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7951 ],
            "I3": [ 9290 ],
            "I1": [ 7881 ],
            "I0": [ 9290 ],
            "COUT": [ 7947 ],
            "CIN": [ 7950 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y23/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7948 ],
            "I3": [ 9290 ],
            "I1": [ 7791 ],
            "I0": [ 9290 ],
            "COUT": [ 7944 ],
            "CIN": [ 7947 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y23/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7945 ],
            "I3": [ 9290 ],
            "I1": [ 7728 ],
            "I0": [ 9290 ],
            "COUT": [ 7941 ],
            "CIN": [ 7944 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y23/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7942 ],
            "I3": [ 9290 ],
            "I1": [ 7670 ],
            "I0": [ 9290 ],
            "COUT": [ 7938 ],
            "CIN": [ 7941 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y23/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7939 ],
            "I3": [ 9290 ],
            "I1": [ 7666 ],
            "I0": [ 9290 ],
            "COUT": [ 9326 ],
            "CIN": [ 7938 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y23/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7741 ],
            "I0": [ 7731 ],
            "F": [ 7935 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y23/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7935 ],
            "I1": [ 7720 ],
            "I0": [ 7752 ],
            "F": [ 7932 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y23/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7694 ],
            "I0": [ 7689 ],
            "F": [ 7929 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y23/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7932 ],
            "I1": [ 7931 ],
            "I0": [ 7929 ],
            "F": [ 7927 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y23/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7478 ],
            "D": [ 7927 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y21/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7665 ],
            "I3": [ 9289 ],
            "I1": [ 7666 ],
            "I0": [ 9290 ],
            "COUT": [ 7925 ],
            "CIN": [ 7725 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7922 ],
            "I3": [ 9289 ],
            "I1": [ 7861 ],
            "I0": [ 9290 ],
            "COUT": [ 7920 ],
            "CIN": [ 7676 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7861 ],
            "D": [ 7922 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7918 ],
            "I3": [ 9289 ],
            "I1": [ 7865 ],
            "I0": [ 9290 ],
            "COUT": [ 7916 ],
            "CIN": [ 7920 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7865 ],
            "D": [ 7918 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7914 ],
            "I3": [ 9289 ],
            "I1": [ 7869 ],
            "I0": [ 9290 ],
            "COUT": [ 7912 ],
            "CIN": [ 7916 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7869 ],
            "D": [ 7914 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7910 ],
            "I3": [ 9289 ],
            "I1": [ 7873 ],
            "I0": [ 9290 ],
            "COUT": [ 7908 ],
            "CIN": [ 7912 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7873 ],
            "D": [ 7910 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7906 ],
            "I3": [ 9289 ],
            "I1": [ 7877 ],
            "I0": [ 9290 ],
            "COUT": [ 7904 ],
            "CIN": [ 7908 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7877 ],
            "D": [ 7906 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7902 ],
            "I3": [ 9289 ],
            "I1": [ 7881 ],
            "I0": [ 9290 ],
            "COUT": [ 7900 ],
            "CIN": [ 7904 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7881 ],
            "D": [ 7902 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7790 ],
            "I3": [ 9289 ],
            "I1": [ 7791 ],
            "I0": [ 9290 ],
            "COUT": [ 7788 ],
            "CIN": [ 7900 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_31_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y25/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7785 ],
            "F": [ 7897 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_31": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y25/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7785 ],
            "D": [ 7897 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7893 ],
            "F": [ 7667 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7894 ],
            "I3": [ 9290 ],
            "I1": [ 7666 ],
            "I0": [ 9290 ],
            "COUT": [ 9328 ],
            "CIN": [ 7890 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7891 ],
            "I3": [ 9290 ],
            "I1": [ 7670 ],
            "I0": [ 9290 ],
            "COUT": [ 7890 ],
            "CIN": [ 7887 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7888 ],
            "I3": [ 9290 ],
            "I1": [ 7728 ],
            "I0": [ 9290 ],
            "COUT": [ 7887 ],
            "CIN": [ 7884 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y22/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7885 ],
            "I3": [ 9290 ],
            "I1": [ 7791 ],
            "I0": [ 9290 ],
            "COUT": [ 7884 ],
            "CIN": [ 7880 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y22/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7882 ],
            "I3": [ 9290 ],
            "I1": [ 7881 ],
            "I0": [ 9290 ],
            "COUT": [ 7880 ],
            "CIN": [ 7876 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y22/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7878 ],
            "I3": [ 9290 ],
            "I1": [ 7877 ],
            "I0": [ 9290 ],
            "COUT": [ 7876 ],
            "CIN": [ 7872 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y22/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7874 ],
            "I3": [ 9290 ],
            "I1": [ 7873 ],
            "I0": [ 9290 ],
            "COUT": [ 7872 ],
            "CIN": [ 7868 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y22/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7870 ],
            "I3": [ 9290 ],
            "I1": [ 7869 ],
            "I0": [ 9290 ],
            "COUT": [ 7868 ],
            "CIN": [ 7864 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y22/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7866 ],
            "I3": [ 9290 ],
            "I1": [ 7865 ],
            "I0": [ 9290 ],
            "COUT": [ 7864 ],
            "CIN": [ 7860 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7862 ],
            "I3": [ 9290 ],
            "I1": [ 7861 ],
            "I0": [ 9290 ],
            "COUT": [ 7860 ],
            "CIN": [ 7857 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7858 ],
            "I3": [ 9290 ],
            "I1": [ 7673 ],
            "I0": [ 9290 ],
            "COUT": [ 7857 ],
            "CIN": [ 7854 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7855 ],
            "I3": [ 9290 ],
            "I1": [ 7679 ],
            "I0": [ 9290 ],
            "COUT": [ 7854 ],
            "CIN": [ 7851 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7852 ],
            "I3": [ 9290 ],
            "I1": [ 7684 ],
            "I0": [ 9289 ],
            "COUT": [ 7851 ],
            "CIN": [ 7848 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7849 ],
            "I3": [ 9290 ],
            "I1": [ 7689 ],
            "I0": [ 9289 ],
            "COUT": [ 7848 ],
            "CIN": [ 7845 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7846 ],
            "I3": [ 9290 ],
            "I1": [ 7694 ],
            "I0": [ 9290 ],
            "COUT": [ 7845 ],
            "CIN": [ 7842 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7843 ],
            "I3": [ 9290 ],
            "I1": [ 7699 ],
            "I0": [ 9290 ],
            "COUT": [ 7842 ],
            "CIN": [ 7839 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7840 ],
            "I3": [ 9290 ],
            "I1": [ 7704 ],
            "I0": [ 9290 ],
            "COUT": [ 7839 ],
            "CIN": [ 7836 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7837 ],
            "I3": [ 9290 ],
            "I1": [ 7709 ],
            "I0": [ 9290 ],
            "COUT": [ 7836 ],
            "CIN": [ 7833 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7834 ],
            "I3": [ 9290 ],
            "I1": [ 7714 ],
            "I0": [ 9289 ],
            "COUT": [ 7833 ],
            "CIN": [ 7830 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7831 ],
            "I3": [ 9290 ],
            "I1": [ 7720 ],
            "I0": [ 9289 ],
            "COUT": [ 7830 ],
            "CIN": [ 7827 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7828 ],
            "I3": [ 9290 ],
            "I1": [ 7731 ],
            "I0": [ 9290 ],
            "COUT": [ 7827 ],
            "CIN": [ 7824 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7825 ],
            "I3": [ 9290 ],
            "I1": [ 7736 ],
            "I0": [ 9289 ],
            "COUT": [ 7824 ],
            "CIN": [ 7821 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7822 ],
            "I3": [ 9290 ],
            "I1": [ 7741 ],
            "I0": [ 9290 ],
            "COUT": [ 7821 ],
            "CIN": [ 7818 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7819 ],
            "I3": [ 9290 ],
            "I1": [ 7746 ],
            "I0": [ 9289 ],
            "COUT": [ 7818 ],
            "CIN": [ 7815 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7816 ],
            "I3": [ 9290 ],
            "I1": [ 7752 ],
            "I0": [ 9290 ],
            "COUT": [ 7815 ],
            "CIN": [ 7812 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7813 ],
            "I3": [ 9290 ],
            "I1": [ 7757 ],
            "I0": [ 9290 ],
            "COUT": [ 7812 ],
            "CIN": [ 7809 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7810 ],
            "I3": [ 9290 ],
            "I1": [ 7762 ],
            "I0": [ 9290 ],
            "COUT": [ 7809 ],
            "CIN": [ 7806 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7807 ],
            "I3": [ 9290 ],
            "I1": [ 7767 ],
            "I0": [ 9290 ],
            "COUT": [ 7806 ],
            "CIN": [ 7803 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7804 ],
            "I3": [ 9290 ],
            "I1": [ 7772 ],
            "I0": [ 9290 ],
            "COUT": [ 7803 ],
            "CIN": [ 7800 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7801 ],
            "I3": [ 9290 ],
            "I1": [ 7777 ],
            "I0": [ 9290 ],
            "COUT": [ 7800 ],
            "CIN": [ 7796 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7798 ],
            "I3": [ 9290 ],
            "I1": [ 7785 ],
            "I0": [ 9290 ],
            "COUT": [ 7795 ],
            "CIN": [ 9327 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7793 ],
            "I3": [ 9290 ],
            "I1": [ 7782 ],
            "I0": [ 9290 ],
            "COUT": [ 7796 ],
            "CIN": [ 7795 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7782 ],
            "D": [ 7793 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7791 ],
            "D": [ 7790 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y21/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7727 ],
            "I3": [ 9289 ],
            "I1": [ 7728 ],
            "I0": [ 9290 ],
            "COUT": [ 7724 ],
            "CIN": [ 7788 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7786 ],
            "I3": [ 9289 ],
            "I1": [ 7785 ],
            "I0": [ 9289 ],
            "COUT": [ 7781 ],
            "CIN": [ 9329 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7783 ],
            "I3": [ 9289 ],
            "I1": [ 7782 ],
            "I0": [ 9290 ],
            "COUT": [ 7779 ],
            "CIN": [ 7781 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7776 ],
            "I3": [ 9289 ],
            "I1": [ 7777 ],
            "I0": [ 9290 ],
            "COUT": [ 7774 ],
            "CIN": [ 7779 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_29": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7777 ],
            "D": [ 7776 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_28_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7771 ],
            "I3": [ 9289 ],
            "I1": [ 7772 ],
            "I0": [ 9290 ],
            "COUT": [ 7769 ],
            "CIN": [ 7774 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_28": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7772 ],
            "D": [ 7771 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_27_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7766 ],
            "I3": [ 9289 ],
            "I1": [ 7767 ],
            "I0": [ 9290 ],
            "COUT": [ 7764 ],
            "CIN": [ 7769 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_27": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7767 ],
            "D": [ 7766 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_26_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7761 ],
            "I3": [ 9289 ],
            "I1": [ 7762 ],
            "I0": [ 9290 ],
            "COUT": [ 7759 ],
            "CIN": [ 7764 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_26": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7762 ],
            "D": [ 7761 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_25_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7756 ],
            "I3": [ 9289 ],
            "I1": [ 7757 ],
            "I0": [ 9290 ],
            "COUT": [ 7754 ],
            "CIN": [ 7759 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_25": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7757 ],
            "D": [ 7756 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_24_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7750 ],
            "I3": [ 9289 ],
            "I1": [ 7752 ],
            "I0": [ 9290 ],
            "COUT": [ 7748 ],
            "CIN": [ 7754 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_24": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7752 ],
            "D": [ 7750 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_23_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7745 ],
            "I3": [ 9289 ],
            "I1": [ 7746 ],
            "I0": [ 9290 ],
            "COUT": [ 7743 ],
            "CIN": [ 7748 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_23": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7746 ],
            "D": [ 7745 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_22_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7740 ],
            "I3": [ 9289 ],
            "I1": [ 7741 ],
            "I0": [ 9290 ],
            "COUT": [ 7738 ],
            "CIN": [ 7743 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_22": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7741 ],
            "D": [ 7740 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_21_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7735 ],
            "I3": [ 9289 ],
            "I1": [ 7736 ],
            "I0": [ 9290 ],
            "COUT": [ 7733 ],
            "CIN": [ 7738 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_21": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7736 ],
            "D": [ 7735 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_20_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7730 ],
            "I3": [ 9289 ],
            "I1": [ 7731 ],
            "I0": [ 9290 ],
            "COUT": [ 7722 ],
            "CIN": [ 7733 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_20": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7731 ],
            "D": [ 7730 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y21/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7728 ],
            "D": [ 7727 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y21/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7669 ],
            "I3": [ 9289 ],
            "I1": [ 7670 ],
            "I0": [ 9290 ],
            "COUT": [ 7725 ],
            "CIN": [ 7724 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_19_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7718 ],
            "I3": [ 9289 ],
            "I1": [ 7720 ],
            "I0": [ 9290 ],
            "COUT": [ 7716 ],
            "CIN": [ 7722 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_19": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7720 ],
            "D": [ 7718 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_18_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7713 ],
            "I3": [ 9289 ],
            "I1": [ 7714 ],
            "I0": [ 9290 ],
            "COUT": [ 7711 ],
            "CIN": [ 7716 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7714 ],
            "D": [ 7713 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_17_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7708 ],
            "I3": [ 9289 ],
            "I1": [ 7709 ],
            "I0": [ 9290 ],
            "COUT": [ 7706 ],
            "CIN": [ 7711 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7709 ],
            "D": [ 7708 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_16_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7703 ],
            "I3": [ 9289 ],
            "I1": [ 7704 ],
            "I0": [ 9290 ],
            "COUT": [ 7701 ],
            "CIN": [ 7706 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7704 ],
            "D": [ 7703 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_15_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7698 ],
            "I3": [ 9289 ],
            "I1": [ 7699 ],
            "I0": [ 9290 ],
            "COUT": [ 7696 ],
            "CIN": [ 7701 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7699 ],
            "D": [ 7698 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7693 ],
            "I3": [ 9289 ],
            "I1": [ 7694 ],
            "I0": [ 9290 ],
            "COUT": [ 7691 ],
            "CIN": [ 7696 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7694 ],
            "D": [ 7693 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7688 ],
            "I3": [ 9289 ],
            "I1": [ 7689 ],
            "I0": [ 9290 ],
            "COUT": [ 7686 ],
            "CIN": [ 7691 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7689 ],
            "D": [ 7688 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7683 ],
            "I3": [ 9289 ],
            "I1": [ 7684 ],
            "I0": [ 9290 ],
            "COUT": [ 7681 ],
            "CIN": [ 7686 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7684 ],
            "D": [ 7683 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7678 ],
            "I3": [ 9289 ],
            "I1": [ 7679 ],
            "I0": [ 9290 ],
            "COUT": [ 7675 ],
            "CIN": [ 7681 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7679 ],
            "D": [ 7678 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7672 ],
            "I3": [ 9289 ],
            "I1": [ 7673 ],
            "I0": [ 9290 ],
            "COUT": [ 7676 ],
            "CIN": [ 7675 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7673 ],
            "D": [ 7672 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y21/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7670 ],
            "D": [ 7669 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y21/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:55.1-63.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7666 ],
            "D": [ 7665 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.button_counter_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7662 ],
            "F": [ 7661 ]
          }
        },
        "cpu0.button_counter_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:38.1-41.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7662 ],
            "D": [ 7661 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y26/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-33.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7475 ],
            "D": [ 7557 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y26/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-33.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7471 ],
            "D": [ 7553 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y26/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-33.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7467 ],
            "D": [ 7548 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y26/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-33.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7463 ],
            "D": [ 7544 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y26/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-33.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7459 ],
            "D": [ 7570 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y26/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-33.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7455 ],
            "D": [ 7567 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X29Y26/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-33.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7451 ],
            "D": [ 7564 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y26/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:31.1-33.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7447 ],
            "D": [ 7561 ],
            "CLK": [ 7331 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y25/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.1-162.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7617 ],
            "D": [ 7557 ],
            "CLK": [ 7478 ],
            "CE": [ 7627 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y25/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.1-162.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7612 ],
            "D": [ 7553 ],
            "CLK": [ 7478 ],
            "CE": [ 7627 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y26/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.1-162.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7605 ],
            "D": [ 7548 ],
            "CLK": [ 7478 ],
            "CE": [ 7627 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y26/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.1-162.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7599 ],
            "D": [ 7544 ],
            "CLK": [ 7478 ],
            "CE": [ 7627 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y26/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.1-162.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7593 ],
            "D": [ 7570 ],
            "CLK": [ 7478 ],
            "CE": [ 7627 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y26/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.1-162.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7587 ],
            "D": [ 7567 ],
            "CLK": [ 7478 ],
            "CE": [ 7627 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y25/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.1-162.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7581 ],
            "D": [ 7564 ],
            "CLK": [ 7478 ],
            "CE": [ 7627 ]
          }
        },
        "cpu0.b_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y25/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.1-162.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7620 ],
            "D": [ 7561 ],
            "CLK": [ 7478 ],
            "CE": [ 7627 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 9289 ]
          }
        },
        "cpu0.b_in_DFFNR_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y24/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7642 ],
            "I0": [ 7514 ],
            "F": [ 7625 ]
          }
        },
        "cpu0.b_in_DFFNR_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y24/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7496 ],
            "I2": [ 7492 ],
            "I1": [ 7518 ],
            "I0": [ 7630 ],
            "F": [ 7514 ]
          }
        },
        "cpu0.b_in_DFFNR_Q_D_LUT3_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y25/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7639 ],
            "I2": [ 7638 ],
            "I1": [ 7637 ],
            "I0": [ 7636 ],
            "F": [ 7633 ]
          }
        },
        "cpu0.b_in_DFFNR_Q_D_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y24/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7633 ],
            "I1": [ 7487 ],
            "I0": [ 7484 ],
            "F": [ 7511 ]
          }
        },
        "cpu0.b_in_DFFNR_Q_D_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y24/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7633 ],
            "I1": [ 7487 ],
            "I0": [ 7484 ],
            "F": [ 7515 ]
          }
        },
        "cpu0.b_in_DFFNR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y23/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7496 ],
            "I1": [ 7492 ],
            "I0": [ 7630 ],
            "F": [ 7521 ]
          }
        },
        "cpu0.b_in_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y24/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:172.1-265.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7625 ],
            "Q": [ 7627 ],
            "D": [ 7511 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.alu_out_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y24/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:172.1-265.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7625 ],
            "Q": [ 7624 ],
            "D": [ 7515 ],
            "CLK": [ 7478 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 9290 ]
          }
        },
        "cpu0.alu_DFF_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:167.12-167.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7573 ],
            "I3": [ 9289 ],
            "I1": [ 7620 ],
            "I0": [ 7562 ],
            "COUT": [ 7619 ],
            "CIN": [ 7580 ]
          }
        },
        "cpu0.alu_DFF_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:167.12-167.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7614 ],
            "I3": [ 9289 ],
            "I1": [ 7617 ],
            "I0": [ 7559 ],
            "COUT": [ 7611 ],
            "CIN": [ 9331 ]
          }
        },
        "cpu0.alu_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:166.1-168.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7615 ],
            "D": [ 7614 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.alu_DFF_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:167.12-167.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7607 ],
            "I3": [ 9289 ],
            "I1": [ 7612 ],
            "I0": [ 7555 ],
            "COUT": [ 7604 ],
            "CIN": [ 7611 ]
          }
        },
        "cpu0.alu_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:166.1-168.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7609 ],
            "D": [ 7607 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.alu_DFF_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:167.12-167.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7601 ],
            "I3": [ 9289 ],
            "I1": [ 7605 ],
            "I0": [ 7550 ],
            "COUT": [ 7598 ],
            "CIN": [ 7604 ]
          }
        },
        "cpu0.alu_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:166.1-168.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7602 ],
            "D": [ 7601 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.alu_DFF_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:167.12-167.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7595 ],
            "I3": [ 9289 ],
            "I1": [ 7599 ],
            "I0": [ 7546 ],
            "COUT": [ 7592 ],
            "CIN": [ 7598 ]
          }
        },
        "cpu0.alu_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:166.1-168.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7596 ],
            "D": [ 7595 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.alu_DFF_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:167.12-167.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7589 ],
            "I3": [ 9289 ],
            "I1": [ 7593 ],
            "I0": [ 7571 ],
            "COUT": [ 7586 ],
            "CIN": [ 7592 ]
          }
        },
        "cpu0.alu_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y24/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:166.1-168.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7590 ],
            "D": [ 7589 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.alu_DFF_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:167.12-167.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7583 ],
            "I3": [ 9289 ],
            "I1": [ 7587 ],
            "I0": [ 7568 ],
            "COUT": [ 7579 ],
            "CIN": [ 7586 ]
          }
        },
        "cpu0.alu_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:166.1-168.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7584 ],
            "D": [ 7583 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.alu_DFF_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:167.12-167.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7576 ],
            "I3": [ 9289 ],
            "I1": [ 7581 ],
            "I0": [ 7565 ],
            "COUT": [ 7580 ],
            "CIN": [ 7579 ]
          }
        },
        "cpu0.alu_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y20/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:166.1-168.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7577 ],
            "D": [ 7576 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.alu_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y24/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:166.1-168.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7574 ],
            "D": [ 7573 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.a_reg_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y24/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-154.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7528 ],
            "Q": [ 7571 ],
            "D": [ 7570 ],
            "CLK": [ 7478 ],
            "CE": [ 7526 ]
          }
        },
        "cpu0.a_reg_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y26/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-154.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7528 ],
            "Q": [ 7568 ],
            "D": [ 7567 ],
            "CLK": [ 7478 ],
            "CE": [ 7526 ]
          }
        },
        "cpu0.a_reg_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y26/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-154.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7528 ],
            "Q": [ 7565 ],
            "D": [ 7564 ],
            "CLK": [ 7478 ],
            "CE": [ 7526 ]
          }
        },
        "cpu0.a_reg_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y24/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-154.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7528 ],
            "Q": [ 7562 ],
            "D": [ 7561 ],
            "CLK": [ 7478 ],
            "CE": [ 7526 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y24/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-154.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7559 ],
            "D": [ 7557 ],
            "CLK": [ 7478 ],
            "CE": [ 7526 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y26/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-154.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7555 ],
            "D": [ 7553 ],
            "CLK": [ 7478 ],
            "CE": [ 7526 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y25/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-154.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7550 ],
            "D": [ 7548 ],
            "CLK": [ 7478 ],
            "CE": [ 7526 ]
          }
        },
        "cpu0.a_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y25/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-154.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7546 ],
            "D": [ 7544 ],
            "CLK": [ 7478 ],
            "CE": [ 7526 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_RESET_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y20/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7501 ],
            "I2": [ 7499 ],
            "I1": [ 7496 ],
            "I0": [ 7492 ],
            "F": [ 7537 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y23/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7541 ],
            "I1": [ 7511 ],
            "I0": [ 7540 ],
            "F": [ 7530 ]
          }
        },
        "cpu0.a_out_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y20/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:172.1-265.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7537 ],
            "Q": [ 7532 ],
            "D": [ 7530 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.a_in_LUT2_I1_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y26/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7504 ],
            "I0": [ 7480 ],
            "F": [ 7528 ]
          }
        },
        "cpu0.a_in_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y26/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7504 ],
            "I0": [ 7480 ],
            "F": [ 7526 ]
          }
        },
        "cpu0.a_in_DFFNR_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y26/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7524 ],
            "I0": [ 7523 ],
            "F": [ 7506 ]
          }
        },
        "cpu0.a_in_DFFNR_Q_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y24/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7515 ],
            "I2": [ 7514 ],
            "I1": [ 7521 ],
            "I0": [ 7518 ],
            "F": [ 7509 ]
          }
        },
        "cpu0.a_in_DFFNR_Q_D_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y24/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7515 ],
            "I0": [ 7514 ],
            "F": [ 7508 ]
          }
        },
        "cpu0.a_in_DFFNR_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y24/MUX6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7511 ],
            "O": [ 7503 ],
            "I1": [ 7509 ],
            "I0": [ 7508 ]
          }
        },
        "cpu0.a_in_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y26/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:172.1-265.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7506 ],
            "Q": [ 7504 ],
            "D": [ 7503 ],
            "CLK": [ 7478 ]
          }
        },
        "cpu0.a_imm_in_DFFNR_Q_RESET_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y20/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7501 ],
            "I2": [ 7499 ],
            "I1": [ 7496 ],
            "I0": [ 7492 ],
            "F": [ 7481 ]
          }
        },
        "cpu0.a_imm_in_DFFNR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y24/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7489 ],
            "I1": [ 7487 ],
            "I0": [ 7484 ],
            "F": [ 7479 ]
          }
        },
        "cpu0.a_imm_in_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y20/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:172.1-265.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7481 ],
            "Q": [ 7480 ],
            "D": [ 7479 ],
            "CLK": [ 7478 ]
          }
        },
        "bus_viewer_out_OBUF_O_7": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X22Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9290 ],
            "BOTTOM_IO_PORT_A": [ 9290 ],
            "O": [ 7476 ],
            "I": [ 7475 ]
          }
        },
        "bus_viewer_out_OBUF_O_6": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X12Y28/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7472 ],
            "I": [ 7471 ]
          }
        },
        "bus_viewer_out_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X12Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9290 ],
            "BOTTOM_IO_PORT_A": [ 9290 ],
            "O": [ 7468 ],
            "I": [ 7467 ]
          }
        },
        "bus_viewer_out_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9290 ],
            "BOTTOM_IO_PORT_A": [ 9290 ],
            "O": [ 7464 ],
            "I": [ 7463 ]
          }
        },
        "bus_viewer_out_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y28/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7460 ],
            "I": [ 7459 ]
          }
        },
        "bus_viewer_out_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9290 ],
            "BOTTOM_IO_PORT_A": [ 9290 ],
            "O": [ 7456 ],
            "I": [ 7455 ]
          }
        },
        "bus_viewer_out_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X32Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9290 ],
            "BOTTOM_IO_PORT_A": [ 9290 ],
            "O": [ 7452 ],
            "I": [ 7451 ]
          }
        },
        "bus_viewer_out_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X28Y28/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7448 ],
            "I": [ 7447 ]
          }
        },
        "btn.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.18-1.21",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7331 ],
            "I": [ 7319 ]
          }
        },
        "btn.PB_sync_1_LUT2_I1_F_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7351 ],
            "I2": [ 7341 ],
            "I1": [ 7415 ],
            "I0": [ 7410 ],
            "F": [ 7428 ]
          }
        },
        "btn.PB_sync_1_LUT2_I1_F_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7370 ],
            "I2": [ 7366 ],
            "I1": [ 7361 ],
            "I0": [ 7356 ],
            "F": [ 7433 ]
          }
        },
        "btn.PB_sync_1_LUT2_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7385 ],
            "I2": [ 7380 ],
            "I1": [ 7338 ],
            "I0": [ 7334 ],
            "F": [ 7432 ]
          }
        },
        "btn.PB_sync_1_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7405 ],
            "I2": [ 7400 ],
            "I1": [ 7395 ],
            "I0": [ 7390 ],
            "F": [ 7431 ]
          }
        },
        "btn.PB_sync_1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y8/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7438 ],
            "I0": [ 7422 ],
            "F": [ 7335 ]
          }
        },
        "btn.PB_sync_1_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:13.17-13.62|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7438 ],
            "D": [ 7436 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_sync_0_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:12.17-12.56|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7436 ],
            "D": [ 7327 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_state_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7422 ],
            "F": [ 7421 ]
          }
        },
        "btn.PB_state_DFFE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7433 ],
            "I2": [ 7432 ],
            "I1": [ 7431 ],
            "I0": [ 7335 ],
            "F": [ 7427 ]
          }
        },
        "btn.PB_state_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7426 ]
          }
        },
        "btn.PB_state_DFFE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/MUX6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7428 ],
            "O": [ 7420 ],
            "I1": [ 7427 ],
            "I0": [ 7426 ]
          }
        },
        "btn.PB_state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7422 ],
            "D": [ 7421 ],
            "CLK": [ 7331 ],
            "CE": [ 7420 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7333 ],
            "I3": [ 9289 ],
            "I1": [ 7334 ],
            "I0": [ 9290 ],
            "COUT": [ 7418 ],
            "CIN": [ 7377 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7414 ],
            "I3": [ 9289 ],
            "I1": [ 7415 ],
            "I0": [ 9290 ],
            "COUT": [ 7412 ],
            "CIN": [ 7344 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7415 ],
            "D": [ 7414 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7409 ],
            "I3": [ 9289 ],
            "I1": [ 7410 ],
            "I0": [ 9290 ],
            "COUT": [ 7407 ],
            "CIN": [ 7412 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7410 ],
            "D": [ 7409 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7404 ],
            "I3": [ 9289 ],
            "I1": [ 7405 ],
            "I0": [ 9290 ],
            "COUT": [ 7402 ],
            "CIN": [ 7407 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7405 ],
            "D": [ 7404 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7399 ],
            "I3": [ 9289 ],
            "I1": [ 7400 ],
            "I0": [ 9290 ],
            "COUT": [ 7397 ],
            "CIN": [ 7402 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7400 ],
            "D": [ 7399 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7394 ],
            "I3": [ 9289 ],
            "I1": [ 7395 ],
            "I0": [ 9290 ],
            "COUT": [ 7392 ],
            "CIN": [ 7397 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7395 ],
            "D": [ 7394 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7389 ],
            "I3": [ 9289 ],
            "I1": [ 7390 ],
            "I0": [ 9290 ],
            "COUT": [ 7387 ],
            "CIN": [ 7392 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7390 ],
            "D": [ 7389 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7384 ],
            "I3": [ 9289 ],
            "I1": [ 7385 ],
            "I0": [ 9290 ],
            "COUT": [ 7382 ],
            "CIN": [ 7387 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7385 ],
            "D": [ 7384 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7379 ],
            "I3": [ 9289 ],
            "I1": [ 7380 ],
            "I0": [ 9290 ],
            "COUT": [ 7376 ],
            "CIN": [ 7382 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7380 ],
            "D": [ 7379 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7337 ],
            "I3": [ 9289 ],
            "I1": [ 7338 ],
            "I0": [ 9290 ],
            "COUT": [ 7377 ],
            "CIN": [ 7376 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_15_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y8/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7370 ],
            "F": [ 7373 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y8/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7370 ],
            "D": [ 7373 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_14_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7371 ],
            "I3": [ 9289 ],
            "I1": [ 7370 ],
            "I0": [ 9289 ],
            "COUT": [ 7368 ],
            "CIN": [ 9333 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7365 ],
            "I3": [ 9289 ],
            "I1": [ 7366 ],
            "I0": [ 9290 ],
            "COUT": [ 7363 ],
            "CIN": [ 7368 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7366 ],
            "D": [ 7365 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7360 ],
            "I3": [ 9289 ],
            "I1": [ 7361 ],
            "I0": [ 9290 ],
            "COUT": [ 7358 ],
            "CIN": [ 7363 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7361 ],
            "D": [ 7360 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7355 ],
            "I3": [ 9289 ],
            "I1": [ 7356 ],
            "I0": [ 9290 ],
            "COUT": [ 7353 ],
            "CIN": [ 7358 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7356 ],
            "D": [ 7355 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7350 ],
            "I3": [ 9289 ],
            "I1": [ 7351 ],
            "I0": [ 9290 ],
            "COUT": [ 7343 ],
            "CIN": [ 7353 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7351 ],
            "D": [ 7350 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9289 ],
            "SUM": [ 7340 ],
            "I3": [ 9289 ],
            "I1": [ 7341 ],
            "I0": [ 9290 ],
            "COUT": [ 7344 ],
            "CIN": [ 7343 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7341 ],
            "D": [ 7340 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7338 ],
            "D": [ 7337 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7334 ],
            "D": [ 7333 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7324 ],
            "F": [ 7327 ]
          }
        },
        "btn.PB_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y4/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.23-1.32",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7324 ],
            "I": [ 7318 ]
          }
        }
      },
      "netnames": {
        "btn.PB_cnt_DFFR_Q_14_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9333 ] ,
          "attributes": {
            "ROUTING": "X9Y8/COUT0;;1"
          }
        },
        "cpu0.alu_DFF_Q_7_D_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9331 ] ,
          "attributes": {
            "ROUTING": "X9Y24/COUT0;;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9329 ] ,
          "attributes": {
            "ROUTING": "X7Y21/COUT0;;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9328 ] ,
          "attributes": {
            "ROUTING": "X10Y22/COUT2;;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9327 ] ,
          "attributes": {
            "ROUTING": "X5Y22/COUT0;;1"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9326 ] ,
          "attributes": {
            "ROUTING": "X12Y23/COUT2;;1"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9325 ] ,
          "attributes": {
            "ROUTING": "X7Y23/COUT0;;1"
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9323 ] ,
          "attributes": {
            "ROUTING": "X7Y24/COUT0;;1"
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9321 ] ,
          "attributes": {
            "ROUTING": "X13Y25/COUT0;;1"
          }
        },
        "cpu0.step_DFFS_Q_SET_LUT1_F_I0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9320 ] ,
          "attributes": {
            "ROUTING": "X12Y25/COUT0;;1"
          }
        },
        "cpu0.step_limit_ALU_I0_2_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9319 ] ,
          "attributes": {
            "ROUTING": "X11Y25/COUT0;;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9318 ] ,
          "attributes": {
            "ROUTING": "X22Y10/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9316 ] ,
          "attributes": {
            "ROUTING": "X21Y22/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9315 ] ,
          "attributes": {
            "ROUTING": "X26Y21/COUT2;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9314 ] ,
          "attributes": {
            "ROUTING": "X21Y21/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9313 ] ,
          "attributes": {
            "ROUTING": "X20Y21/COUT2;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9312 ] ,
          "attributes": {
            "ROUTING": "X15Y21/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9310 ] ,
          "attributes": {
            "ROUTING": "X13Y21/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9309 ] ,
          "attributes": {
            "ROUTING": "X16Y22/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9307 ] ,
          "attributes": {
            "ROUTING": "X14Y24/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9306 ] ,
          "attributes": {
            "ROUTING": "X5Y23/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9304 ] ,
          "attributes": {
            "ROUTING": "X11Y22/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9303 ] ,
          "attributes": {
            "ROUTING": "X14Y22/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9301 ] ,
          "attributes": {
            "ROUTING": "X14Y23/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9300 ] ,
          "attributes": {
            "ROUTING": "X21Y24/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9298 ] ,
          "attributes": {
            "ROUTING": "X5Y24/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9297 ] ,
          "attributes": {
            "ROUTING": "X26Y23/COUT2;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9296 ] ,
          "attributes": {
            "ROUTING": "X21Y23/COUT0;;1"
          }
        },
        "display[0]": {
          "hide_name": 0,
          "bits": [ 9273 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54"
          }
        },
        "display[1]": {
          "hide_name": 0,
          "bits": [ 9271 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54"
          }
        },
        "display[2]": {
          "hide_name": 0,
          "bits": [ 9269 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54"
          }
        },
        "display[3]": {
          "hide_name": 0,
          "bits": [ 9267 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54"
          }
        },
        "display[4]": {
          "hide_name": 0,
          "bits": [ 9265 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54"
          }
        },
        "display[5]": {
          "hide_name": 0,
          "bits": [ 9263 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54"
          }
        },
        "display[6]": {
          "hide_name": 0,
          "bits": [ 9261 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 9253 ] ,
          "attributes": {
            "ROUTING": "X23Y10/F7;;1;X23Y10/E130;X23Y10/E130/F7;1;X23Y10/E260;X23Y10/E260/E130;1;X24Y10/SEL6;X24Y10/SEL6/E261;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9252 ] ,
          "attributes": {
            "ROUTING": "X24Y10/F7;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9251 ] ,
          "attributes": {
            "ROUTING": "X24Y10/F6;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3[3]": {
          "hide_name": 0,
          "bits": [ 9249 ] ,
          "attributes": {
            "ROUTING": "X24Y10/OF6;;1;X24Y10/E260;X24Y10/E260/OF6;1;X25Y10/X07;X25Y10/X07/E261;1;X25Y10/D4;X25Y10/D4/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9245 ] ,
          "attributes": {
            "ROUTING": "X25Y10/F4;;1;X25Y10/EW10;X25Y10/EW10/F4;1;X24Y10/W250;X24Y10/W250/W111;1;X22Y10/X08;X22Y10/X08/W252;1;X22Y10/C6;X22Y10/C6/X08;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9244 ] ,
          "attributes": {
            "ROUTING": "X23Y10/F6;;1;X23Y10/EW10;X23Y10/EW10/F6;1;X22Y10/B6;X22Y10/B6/W111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9243 ] ,
          "attributes": {
            "ROUTING": "X22Y10/F7;;1;X22Y10/A6;X22Y10/A6/F7;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9240 ] ,
          "attributes": {
            "ROUTING": "X25Y10/F5;;1;X25Y10/XD5;X25Y10/XD5/F5;1"
          }
        },
        "disp.led_counter_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 9238 ] ,
          "attributes": {
            "ROUTING": "X25Y10/LSR2;X25Y10/LSR2/X08;1;X25Y10/F7;;1;X25Y10/X08;X25Y10/X08/F7;1;X25Y10/LSR1;X25Y10/LSR1/X08;1"
          }
        },
        "disp.led_counter_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9237 ] ,
          "attributes": {
            "ROUTING": "X25Y10/F3;;1;X25Y10/XD3;X25Y10/XD3/F3;1"
          }
        },
        "disp.display[0]": {
          "hide_name": 0,
          "bits": [ 9232 ] ,
          "attributes": {
            "ROUTING": "X41Y8/Q0;;1;X41Y8/SN20;X41Y8/SN20/Q0;1;X41Y7/N820;X41Y7/N820/N121;1;X41Y0/N130;X41Y0/N130/S828;1;X41Y0/A0;X41Y0/A0/S131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9231 ] ,
          "attributes": {
            "ROUTING": "X41Y8/F5;;1;X41Y8/A0;X41Y8/A0/F5;1;X41Y8/XD0;X41Y8/XD0/A0;1"
          }
        },
        "disp.display[1]": {
          "hide_name": 0,
          "bits": [ 9228 ] ,
          "attributes": {
            "ROUTING": "X18Y23/Q3;;1;X18Y23/SN20;X18Y23/SN20/Q3;1;X18Y24/W820;X18Y24/W820/S121;1;X14Y24/S270;X14Y24/S270/W824;1;X14Y26/S220;X14Y26/S220/S272;1;X14Y28/X03;X14Y28/X03/S222;1;X14Y28/A0;X14Y28/A0/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9227 ] ,
          "attributes": {
            "ROUTING": "X18Y22/F7;;1;X18Y22/SN10;X18Y22/SN10/F7;1;X18Y23/B3;X18Y23/B3/S111;1;X18Y23/XD3;X18Y23/XD3/B3;1"
          }
        },
        "disp.display[2]": {
          "hide_name": 0,
          "bits": [ 9224 ] ,
          "attributes": {
            "ROUTING": "X42Y13/Q0;;1;X42Y13/E800;X42Y13/E800/Q0;1;X46Y13/N200;X46Y13/N200/E804;1;X46Y13/A0;X46Y13/A0/N200;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9223 ] ,
          "attributes": {
            "ROUTING": "X42Y13/F0;;1;X42Y13/XD0;X42Y13/XD0/F0;1"
          }
        },
        "disp.display[3]": {
          "hide_name": 0,
          "bits": [ 9220 ] ,
          "attributes": {
            "ROUTING": "X42Y12/Q3;;1;X42Y12/EW20;X42Y12/EW20/Q3;1;X43Y12/E260;X43Y12/E260/E121;1;X45Y12/E270;X45Y12/E270/E262;1;X46Y12/A0;X46Y12/A0/E271;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9219 ] ,
          "attributes": {
            "ROUTING": "X42Y12/F5;;1;X42Y12/A3;X42Y12/A3/F5;1;X42Y12/XD3;X42Y12/XD3/A3;1"
          }
        },
        "disp.display[4]": {
          "hide_name": 0,
          "bits": [ 9216 ] ,
          "attributes": {
            "ROUTING": "X41Y8/Q4;;1;X41Y8/N820;X41Y8/N820/Q4;1;X41Y0/E270;X41Y0/E270/N828;1;X41Y0/D1;X41Y0/D1/E270;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9215 ] ,
          "attributes": {
            "ROUTING": "X41Y8/F3;;1;X41Y8/B4;X41Y8/B4/F3;1;X41Y8/XD4;X41Y8/XD4/B4;1"
          }
        },
        "disp.display[5]": {
          "hide_name": 0,
          "bits": [ 9212 ] ,
          "attributes": {
            "ROUTING": "X18Y23/Q1;;1;X18Y23/S210;X18Y23/S210/Q1;1;X18Y25/S240;X18Y25/S240/S212;1;X18Y27/W240;X18Y27/W240/S242;1;X16Y27/W250;X16Y27/W250/W242;1;X14Y27/S250;X14Y27/S250/W252;1;X14Y28/X06;X14Y28/X06/S251;1;X14Y28/D1;X14Y28/D1/X06;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9211 ] ,
          "attributes": {
            "ROUTING": "X18Y22/F4;;1;X18Y22/S130;X18Y22/S130/F4;1;X18Y23/A1;X18Y23/A1/S131;1;X18Y23/XD1;X18Y23/XD1/A1;1"
          }
        },
        "disp.display[6]": {
          "hide_name": 0,
          "bits": [ 9209 ] ,
          "attributes": {
            "ROUTING": "X42Y23/Q5;;1;X42Y23/E250;X42Y23/E250/Q5;1;X44Y23/E250;X44Y23/E250/E252;1;X46Y23/A0;X46Y23/A0/E252;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9208 ] ,
          "attributes": {
            "ROUTING": "X42Y22/F7;;1;X42Y22/S130;X42Y22/S130/F7;1;X42Y23/C5;X42Y23/C5/S131;1;X42Y23/XD5;X42Y23/XD5/C5;1"
          }
        },
        "disp.display_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9207 ] ,
          "attributes": {
            "ROUTING": "X18Y23/CE1;X18Y23/CE1/X06;1;X40Y13/E240;X40Y13/E240/S242;1;X42Y13/X07;X42Y13/X07/E242;1;X42Y13/CE0;X42Y13/CE0/X07;1;X41Y8/CE2;X41Y8/CE2/E272;1;X40Y13/S820;X40Y13/S820/S242;1;X40Y21/S100;X40Y21/S100/S828;1;X40Y22/S200;X40Y22/S200/S101;1;X40Y23/E200;X40Y23/E200/S201;1;X42Y23/X05;X42Y23/X05/E202;1;X42Y23/CE2;X42Y23/CE2/X05;1;X30Y11/E270;X30Y11/E270/F7;1;X32Y11/E820;X32Y11/E820/E272;1;X40Y11/S240;X40Y11/S240/E828;1;X40Y12/E240;X40Y12/E240/S241;1;X42Y12/X07;X42Y12/X07/E242;1;X42Y12/CE1;X42Y12/CE1/X07;1;X30Y11/W270;X30Y11/W270/F7;1;X28Y11/W220;X28Y11/W220/W272;1;X26Y11/S220;X26Y11/S220/W222;1;X26Y13/S230;X26Y13/S230/S222;1;X26Y15/W230;X26Y15/W230/S232;1;X24Y15/S230;X24Y15/S230/W232;1;X24Y17/S230;X24Y17/S230/S232;1;X24Y19/W230;X24Y19/W230/S232;1;X22Y19/W230;X22Y19/W230/W232;1;X20Y19/W260;X20Y19/W260/W232;1;X18Y19/S260;X18Y19/S260/W262;1;X18Y21/S270;X18Y21/S270/S262;1;X18Y23/X06;X18Y23/X06/S272;1;X18Y23/CE0;X18Y23/CE0/X06;1;X30Y11/F7;;1;X30Y11/N130;X30Y11/N130/F7;1;X30Y10/E830;X30Y10/E830/N131;1;X38Y10/E130;X38Y10/E130/E838;1;X39Y10/N270;X39Y10/N270/E131;1;X39Y8/E270;X39Y8/E270/N272;1;X41Y8/CE0;X41Y8/CE0/E272;1"
          }
        },
        "disp.digit_select_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9204 ] ,
          "attributes": {
            "ROUTING": "X40Y10/F0;;1;X40Y10/N200;X40Y10/N200/F0;1;X40Y8/C4;X40Y8/C4/N202;1;X40Y8/XD4;X40Y8/XD4/C4;1"
          }
        },
        "disp.led_counter[0]": {
          "hide_name": 0,
          "bits": [ 9197 ] ,
          "attributes": {
            "ROUTING": "X25Y10/B3;X25Y10/B3/S250;1;X40Y10/A2;X40Y10/A2/W252;1;X40Y10/XD2;X40Y10/XD2/A2;1;X25Y10/A5;X25Y10/A5/Q5;1;X25Y10/N250;X25Y10/N250/Q5;1;X25Y10/B7;X25Y10/B7/N250;1;X24Y10/S820;X24Y10/S820/W121;1;X24Y18/S100;X24Y18/S100/S828;1;X24Y19/S200;X24Y19/S200/S101;1;X24Y21/S200;X24Y21/S200/S202;1;X24Y22/W200;X24Y22/W200/S201;1;X22Y22/X05;X22Y22/X05/W202;1;X22Y22/B6;X22Y22/B6/X05;1;X25Y10/EW20;X25Y10/EW20/Q5;1;X26Y10/E820;X26Y10/E820/E121;1;X34Y10/E830;X34Y10/E830/E828;1;X42Y10/W250;X42Y10/W250/E838;1;X40Y10/W250;X40Y10/W250/W252;1;X40Y10/B0;X40Y10/B0/W250;1;X25Y10/Q5;;1;X25Y10/S250;X25Y10/S250/Q5;1;X25Y12/S830;X25Y12/S830/S252;1;X25Y20/W830;X25Y20/W830/S838;1;X21Y20/S260;X21Y20/S260/W834;1;X21Y22/E260;X21Y22/E260/S262;1;X22Y22/X03;X22Y22/X03/E261;1;X22Y22/B3;X22Y22/B3/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:6.11-6.22",
            "hdlname": "disp led_counter"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9195 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9193 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9192 ] ,
          "attributes": {
            "ROUTING": "X26Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9190 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9189 ] ,
          "attributes": {
            "ROUTING": "X26Y23/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9187 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9186 ] ,
          "attributes": {
            "ROUTING": "X26Y23/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9184 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9183 ] ,
          "attributes": {
            "ROUTING": "X25Y23/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9181 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9180 ] ,
          "attributes": {
            "ROUTING": "X25Y23/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9178 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9177 ] ,
          "attributes": {
            "ROUTING": "X25Y23/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9175 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9174 ] ,
          "attributes": {
            "ROUTING": "X25Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9172 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9171 ] ,
          "attributes": {
            "ROUTING": "X25Y23/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9169 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9168 ] ,
          "attributes": {
            "ROUTING": "X25Y23/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9166 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9165 ] ,
          "attributes": {
            "ROUTING": "X24Y23/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9163 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9162 ] ,
          "attributes": {
            "ROUTING": "X24Y23/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9160 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9159 ] ,
          "attributes": {
            "ROUTING": "X24Y23/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9157 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9156 ] ,
          "attributes": {
            "ROUTING": "X24Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9154 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9153 ] ,
          "attributes": {
            "ROUTING": "X24Y23/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9151 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9150 ] ,
          "attributes": {
            "ROUTING": "X24Y23/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9148 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9147 ] ,
          "attributes": {
            "ROUTING": "X23Y23/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9145 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9144 ] ,
          "attributes": {
            "ROUTING": "X23Y23/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9142 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9141 ] ,
          "attributes": {
            "ROUTING": "X23Y23/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9139 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9138 ] ,
          "attributes": {
            "ROUTING": "X23Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9136 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9135 ] ,
          "attributes": {
            "ROUTING": "X23Y23/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9133 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9132 ] ,
          "attributes": {
            "ROUTING": "X23Y23/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9130 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9129 ] ,
          "attributes": {
            "ROUTING": "X22Y23/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9127 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9126 ] ,
          "attributes": {
            "ROUTING": "X22Y23/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9122 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9120 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9119 ] ,
          "attributes": {
            "ROUTING": "X21Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9117 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 9116 ] ,
          "attributes": {
            "ROUTING": "X21Y23/F6;;1;X21Y23/X03;X21Y23/X03/F6;1;X21Y23/B3;X21Y23/B3/X03;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9115 ] ,
          "attributes": {
            "ROUTING": "X21Y23/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9113 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9112 ] ,
          "attributes": {
            "ROUTING": "X21Y23/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9110 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 9109 ] ,
          "attributes": {
            "ROUTING": "X14Y23/F6;;1;X14Y23/E260;X14Y23/E260/F6;1;X16Y23/E830;X16Y23/E830/E262;1;X24Y23/W100;X24Y23/W100/E838;1;X23Y23/W200;X23Y23/W200/W101;1;X21Y23/X01;X21Y23/X01/W202;1;X21Y23/B5;X21Y23/B5/X01;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9108 ] ,
          "attributes": {
            "ROUTING": "X21Y23/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9106 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9105 ] ,
          "attributes": {
            "ROUTING": "X22Y23/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9103 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9102 ] ,
          "attributes": {
            "ROUTING": "X22Y23/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 9100 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 9099 ] ,
          "attributes": {
            "ROUTING": "X22Y23/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN": {
          "hide_name": 0,
          "bits": [ 9098 ] ,
          "attributes": {
            "ROUTING": "X22Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 9096 ] ,
          "attributes": {
            "ROUTING": "X17Y23/F4;;1;X17Y23/E130;X17Y23/E130/F4;1;X18Y23/E270;X18Y23/E270/E131;1;X20Y23/E270;X20Y23/E270/E272;1;X22Y23/X04;X22Y23/X04/E272;1;X22Y23/B2;X22Y23/B2/X04;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9094 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9092 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9091 ] ,
          "attributes": {
            "ROUTING": "X5Y24/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9089 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9088 ] ,
          "attributes": {
            "ROUTING": "X5Y24/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9086 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9085 ] ,
          "attributes": {
            "ROUTING": "X5Y24/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9083 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9082 ] ,
          "attributes": {
            "ROUTING": "X5Y24/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9080 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9079 ] ,
          "attributes": {
            "ROUTING": "X6Y24/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9077 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9076 ] ,
          "attributes": {
            "ROUTING": "X6Y24/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9074 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9073 ] ,
          "attributes": {
            "ROUTING": "X6Y24/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9071 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9070 ] ,
          "attributes": {
            "ROUTING": "X6Y24/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9068 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9067 ] ,
          "attributes": {
            "ROUTING": "X6Y24/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 9065 ] ,
          "attributes": {
            "ROUTING": "X17Y23/X07;X17Y23/X07/N221;1;X17Y23/A4;X17Y23/A4/X07;1;X6Y24/F4;;1;X6Y24/EW20;X6Y24/EW20/F4;1;X7Y24/E220;X7Y24/E220/E121;1;X9Y24/E220;X9Y24/E220/E222;1;X11Y24/E220;X11Y24/E220/E222;1;X13Y24/E810;X13Y24/E810/E222;1;X17Y24/N220;X17Y24/N220/E814;1;X17Y23/W220;X17Y23/W220/N221;1;X16Y23/X05;X16Y23/X05/W221;1;X16Y23/A5;X16Y23/A5/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9063 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9061 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9060 ] ,
          "attributes": {
            "ROUTING": "X15Y23/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9055 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9053 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9052 ] ,
          "attributes": {
            "ROUTING": "X22Y24/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9050 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9049 ] ,
          "attributes": {
            "ROUTING": "X22Y24/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9047 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 9046 ] ,
          "attributes": {
            "ROUTING": "X20Y24/F2;;1;X20Y24/EW10;X20Y24/EW10/F2;1;X21Y24/E250;X21Y24/E250/E111;1;X22Y24/A2;X22Y24/A2/E251;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9045 ] ,
          "attributes": {
            "ROUTING": "X22Y24/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9043 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9041 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9040 ] ,
          "attributes": {
            "ROUTING": "X21Y24/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9038 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9037 ] ,
          "attributes": {
            "ROUTING": "X21Y24/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9035 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9034 ] ,
          "attributes": {
            "ROUTING": "X21Y24/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9032 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9031 ] ,
          "attributes": {
            "ROUTING": "X21Y24/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9029 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9028 ] ,
          "attributes": {
            "ROUTING": "X22Y24/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 9026 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 9025 ] ,
          "attributes": {
            "ROUTING": "X22Y24/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 9024 ] ,
          "attributes": {
            "ROUTING": "X22Y24/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9022 ] ,
          "attributes": {
            "ROUTING": "X18Y24/E200;X18Y24/E200/E252;1;X20Y24/E210;X20Y24/E210/E202;1;X22Y24/E210;X22Y24/E210/E212;1;X22Y24/A1;X22Y24/A1/E210;1;X16Y24/F7;;1;X16Y24/S130;X16Y24/S130/F7;1;X16Y24/E250;X16Y24/E250/S130;1;X16Y24/B4;X16Y24/B4/E250;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9020 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 9019 ] ,
          "attributes": {
            "ROUTING": "X16Y24/F4;;1;X16Y24/EW10;X16Y24/EW10/F4;1;X15Y24/N210;X15Y24/N210/W111;1;X15Y23/X02;X15Y23/X02/N211;1;X15Y23/A1;X15Y23/A1/X02;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 9017 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 9016 ] ,
          "attributes": {
            "ROUTING": "X15Y23/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 9015 ] ,
          "attributes": {
            "ROUTING": "X15Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 9013 ] ,
          "attributes": {
            "ROUTING": "X15Y22/E260;X15Y22/E260/F6;1;X16Y22/S260;X16Y22/S260/E261;1;X16Y23/C3;X16Y23/C3/S261;1;X15Y22/F6;;1;X15Y22/SN10;X15Y22/SN10/F6;1;X15Y23/E210;X15Y23/E210/S111;1;X17Y23/E210;X17Y23/E210/E212;1;X19Y23/E210;X19Y23/E210/E212;1;X21Y23/E240;X21Y23/E240/E212;1;X22Y23/S240;X22Y23/S240/E241;1;X22Y23/B0;X22Y23/B0/S240;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 9011 ] ,
          "attributes": {
            "ROUTING": "X16Y23/E240;X16Y23/E240/F4;1;X18Y23/E240;X18Y23/E240/E242;1;X20Y23/E240;X20Y23/E240/E242;1;X22Y23/X07;X22Y23/X07/E242;1;X22Y23/B1;X22Y23/B1/X07;1;X16Y23/F4;;1;X16Y23/X03;X16Y23/X03/F4;1;X16Y23/B3;X16Y23/B3/X03;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9008 ] ,
          "attributes": {
            "ROUTING": "X16Y24/E130;X16Y24/E130/F0;1;X17Y24/E830;X17Y24/E830/E131;1;X25Y24/W250;X25Y24/W250/E838;1;X23Y24/W250;X23Y24/W250/W252;1;X22Y24/A0;X22Y24/A0/W251;1;X16Y24/F0;;1;X16Y24/N130;X16Y24/N130/F0;1;X16Y23/B2;X16Y23/B2/N131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 9006 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9005 ] ,
          "attributes": {
            "ROUTING": "X15Y23/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9003 ] ,
          "attributes": {
            "ROUTING": "X15Y23/N250;X15Y23/N250/W251;1;X15Y22/B5;X15Y22/B5/N251;1;X16Y23/F2;;1;X16Y23/S130;X16Y23/S130/F2;1;X16Y23/W250;X16Y23/W250/S130;1;X15Y23/A0;X15Y23/A0/W251;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9000 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8998 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8997 ] ,
          "attributes": {
            "ROUTING": "X14Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8995 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8994 ] ,
          "attributes": {
            "ROUTING": "X14Y23/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8992 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8991 ] ,
          "attributes": {
            "ROUTING": "X14Y23/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8989 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8988 ] ,
          "attributes": {
            "ROUTING": "X15Y23/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8987 ] ,
          "attributes": {
            "ROUTING": "X14Y23/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8985 ] ,
          "attributes": {
            "ROUTING": "X14Y23/X06;X14Y23/X06/W231;1;X14Y23/A5;X14Y23/A5/X06;1;X16Y23/F6;;1;X16Y23/W130;X16Y23/W130/F6;1;X15Y23/W230;X15Y23/W230/W131;1;X14Y23/B7;X14Y23/B7/W231;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8982 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8980 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8979 ] ,
          "attributes": {
            "ROUTING": "X14Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8977 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8976 ] ,
          "attributes": {
            "ROUTING": "X14Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8974 ] ,
          "attributes": {
            "ROUTING": "X14Y22/F4;;1;X14Y22/E240;X14Y22/E240/F4;1;X14Y22/B7;X14Y22/B7/E240;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8973 ] ,
          "attributes": {
            "ROUTING": "X14Y22/X07;X14Y22/X07/F6;1;X14Y22/A4;X14Y22/A4/X07;1;X14Y22/F6;;1;X14Y22/E130;X14Y22/E130/F6;1;X14Y22/A7;X14Y22/A7/E130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8972 ] ,
          "attributes": {
            "ROUTING": "X14Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8970 ] ,
          "attributes": {
            "ROUTING": "X14Y22/F5;;1;X14Y22/SN20;X14Y22/SN20/F5;1;X14Y23/B6;X14Y23/B6/S121;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8969 ] ,
          "attributes": {
            "ROUTING": "X14Y23/SN20;X14Y23/SN20/F7;1;X14Y22/A5;X14Y22/A5/N121;1;X14Y23/F7;;1;X14Y23/A6;X14Y23/A6/F7;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8968 ] ,
          "attributes": {
            "ROUTING": "X14Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8966 ] ,
          "attributes": {
            "ROUTING": "X15Y22/F0;;1;X15Y22/X05;X15Y22/X05/F0;1;X15Y22/B6;X15Y22/B6/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8965 ] ,
          "attributes": {
            "ROUTING": "X15Y22/A0;X15Y22/A0/F5;1;X15Y22/F5;;1;X15Y22/A6;X15Y22/A6/F5;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8964 ] ,
          "attributes": {
            "ROUTING": "X15Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8962 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0[0]": {
          "hide_name": 0,
          "bits": [ 8961 ] ,
          "attributes": {
            "ROUTING": "X16Y23/W100;X16Y23/W100/F1;1;X15Y23/N240;X15Y23/N240/W101;1;X15Y22/X03;X15Y22/X03/N241;1;X15Y22/A1;X15Y22/A1/X03;1;X16Y23/F1;;1;X16Y23/E100;X16Y23/E100/F1;1;X16Y23/A4;X16Y23/A4/E100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8960 ] ,
          "attributes": {
            "ROUTING": "X15Y22/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8958 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 8957 ] ,
          "attributes": {
            "ROUTING": "X15Y22/X02;X15Y22/X02/N211;1;X15Y22/A2;X15Y22/A2/X02;1;X16Y23/F5;;1;X16Y23/EW10;X16Y23/EW10/F5;1;X15Y23/N210;X15Y23/N210/W111;1;X15Y23/A2;X15Y23/A2/N210;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8956 ] ,
          "attributes": {
            "ROUTING": "X15Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8954 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8953 ] ,
          "attributes": {
            "ROUTING": "X15Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8951 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8949 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8948 ] ,
          "attributes": {
            "ROUTING": "X24Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8946 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8945 ] ,
          "attributes": {
            "ROUTING": "X24Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8943 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8942 ] ,
          "attributes": {
            "ROUTING": "X24Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8940 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8939 ] ,
          "attributes": {
            "ROUTING": "X24Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8937 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8936 ] ,
          "attributes": {
            "ROUTING": "X25Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8934 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8933 ] ,
          "attributes": {
            "ROUTING": "X25Y21/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8931 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8930 ] ,
          "attributes": {
            "ROUTING": "X25Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8928 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8927 ] ,
          "attributes": {
            "ROUTING": "X25Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8925 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8924 ] ,
          "attributes": {
            "ROUTING": "X25Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8922 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8921 ] ,
          "attributes": {
            "ROUTING": "X25Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8919 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8918 ] ,
          "attributes": {
            "ROUTING": "X26Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8916 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8915 ] ,
          "attributes": {
            "ROUTING": "X26Y21/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8913 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8912 ] ,
          "attributes": {
            "ROUTING": "X26Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8909 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8907 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8906 ] ,
          "attributes": {
            "ROUTING": "X11Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8904 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8903 ] ,
          "attributes": {
            "ROUTING": "X11Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8901 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8900 ] ,
          "attributes": {
            "ROUTING": "X11Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8898 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8897 ] ,
          "attributes": {
            "ROUTING": "X11Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8895 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8894 ] ,
          "attributes": {
            "ROUTING": "X12Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8892 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8891 ] ,
          "attributes": {
            "ROUTING": "X12Y22/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8889 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8888 ] ,
          "attributes": {
            "ROUTING": "X12Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8886 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8885 ] ,
          "attributes": {
            "ROUTING": "X12Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8883 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8882 ] ,
          "attributes": {
            "ROUTING": "X12Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8880 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 8879 ] ,
          "attributes": {
            "ROUTING": "X22Y23/A1;X22Y23/A1/S131;1;X22Y23/S230;X22Y23/S230/S131;1;X22Y24/B0;X22Y24/B0/S231;1;X22Y24/W260;X22Y24/W260/S261;1;X20Y24/W270;X20Y24/W270/W262;1;X18Y24/W270;X18Y24/W270/W272;1;X16Y24/W820;X16Y24/W820/W272;1;X8Y24/W270;X8Y24/W270/W828;1;X6Y24/X04;X6Y24/X04/W272;1;X6Y24/B2;X6Y24/B2/X04;1;X22Y22/S130;X22Y22/S130/F6;1;X22Y23/A0;X22Y23/A0/S131;1;X19Y22/W240;X19Y22/W240/W242;1;X17Y22/W240;X17Y22/W240/W242;1;X15Y22/W240;X15Y22/W240/W242;1;X15Y22/B2;X15Y22/B2/W240;1;X15Y23/B2;X15Y23/B2/X03;1;X12Y22/E230;X12Y22/E230/E131;1;X14Y22/B4;X14Y22/B4/E232;1;X12Y22/B1;X12Y22/B1/E131;1;X15Y22/B1;X15Y22/B1/S240;1;X22Y24/B3;X22Y24/B3/X03;1;X15Y23/W240;X15Y23/W240/S241;1;X14Y23/X03;X14Y23/X03/W241;1;X14Y23/B5;X14Y23/B5/X03;1;X21Y22/S200;X21Y22/S200/W101;1;X21Y23/X07;X21Y23/X07/S201;1;X21Y23/A3;X21Y23/A3/X07;1;X12Y22/B4;X12Y22/B4/E131;1;X22Y22/SN20;X22Y22/SN20/F6;1;X22Y23/S260;X22Y23/S260/S121;1;X22Y24/X03;X22Y24/X03/S261;1;X22Y24/B4;X22Y24/B4/X03;1;X11Y22/E130;X11Y22/E130/W828;1;X12Y22/B5;X12Y22/B5/E131;1;X22Y22/F6;;1;X22Y22/W100;X22Y22/W100/F6;1;X21Y22/W240;X21Y22/W240/W101;1;X19Y22/W820;X19Y22/W820/W242;1;X15Y22/S240;X15Y22/S240/W824;1;X15Y23/X03;X15Y23/X03/S241;1;X15Y23/B3;X15Y23/B3/X03;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8878 ] ,
          "attributes": {
            "ROUTING": "X12Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8876 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8875 ] ,
          "attributes": {
            "ROUTING": "X13Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 8871 ] ,
          "attributes": {
            "ROUTING": "X20Y22/S230;X20Y22/S230/W131;1;X20Y24/B2;X20Y24/B2/S232;1;X20Y22/A0;X20Y22/A0/W131;1;X16Y24/X07;X16Y24/X07/S201;1;X16Y24/B0;X16Y24/B0/X07;1;X17Y22/S200;X17Y22/S200/E804;1;X17Y23/W200;X17Y23/W200/S201;1;X16Y23/S200;X16Y23/S200/W201;1;X16Y24/C7;X16Y24/C7/S201;1;X13Y22/F0;;1;X13Y22/E800;X13Y22/E800/F0;1;X21Y22/W130;X21Y22/W130/E808;1;X20Y22/A6;X20Y22/A6/W131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8867 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 8866 ] ,
          "attributes": {
            "ROUTING": "X21Y22/F7;;1;X21Y22/A4;X21Y22/A4/F7;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8864 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 8863 ] ,
          "attributes": {
            "ROUTING": "X20Y22/F6;;1;X20Y22/E260;X20Y22/E260/F6;1;X21Y22/X07;X21Y22/X07/E261;1;X21Y22/A5;X21Y22/A5/X07;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8862 ] ,
          "attributes": {
            "ROUTING": "X21Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8860 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8859 ] ,
          "attributes": {
            "ROUTING": "X22Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8857 ] ,
          "attributes": {
            "ROUTING": "X20Y22/B3;X20Y22/B3/W211;1;X20Y22/B1;X20Y22/B1/W211;1;X22Y22/F0;;1;X22Y22/EW10;X22Y22/EW10/F0;1;X21Y22/W210;X21Y22/W210/W111;1;X20Y22/B0;X20Y22/B0/W211;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8856 ] ,
          "attributes": {
            "ROUTING": "X20Y22/E250;X20Y22/E250/N252;1;X21Y22/A7;X21Y22/A7/E251;1;X20Y22/A3;X20Y22/A3/N252;1;X18Y24/N250;X18Y24/N250/W252;1;X18Y23/W250;X18Y23/W250/N251;1;X16Y23/N250;X16Y23/N250/W252;1;X16Y23/B6;X16Y23/B6/N250;1;X16Y23/C2;X16Y23/C2/X04;1;X16Y23/X04;X16Y23/X04/W252;1;X20Y24/N250;X20Y24/N250/W252;1;X22Y24/F5;;1;X22Y24/W250;X22Y24/W250/F5;1;X20Y24/W250;X20Y24/W250/W252;1;X18Y24/W200;X18Y24/W200/W252;1;X16Y24/X05;X16Y24/X05/W202;1;X16Y24/C4;X16Y24/C4/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8853 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8852 ] ,
          "attributes": {
            "ROUTING": "X24Y21/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8850 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8849 ] ,
          "attributes": {
            "ROUTING": "X24Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8847 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8846 ] ,
          "attributes": {
            "ROUTING": "X23Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8844 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8843 ] ,
          "attributes": {
            "ROUTING": "X23Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8841 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8840 ] ,
          "attributes": {
            "ROUTING": "X23Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8838 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8837 ] ,
          "attributes": {
            "ROUTING": "X23Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8835 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8834 ] ,
          "attributes": {
            "ROUTING": "X23Y21/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8832 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8831 ] ,
          "attributes": {
            "ROUTING": "X23Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8829 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8828 ] ,
          "attributes": {
            "ROUTING": "X22Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8826 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8825 ] ,
          "attributes": {
            "ROUTING": "X22Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8823 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8822 ] ,
          "attributes": {
            "ROUTING": "X22Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8820 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8819 ] ,
          "attributes": {
            "ROUTING": "X22Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8817 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8816 ] ,
          "attributes": {
            "ROUTING": "X22Y21/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8814 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F_I1_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 8813 ] ,
          "attributes": {
            "ROUTING": "X20Y22/F0;;1;X20Y22/EW10;X20Y22/EW10/F0;1;X21Y22/N250;X21Y22/N250/E111;1;X21Y21/B5;X21Y21/B5/N251;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8812 ] ,
          "attributes": {
            "ROUTING": "X22Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8810 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 8808 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 8807 ] ,
          "attributes": {
            "ROUTING": "X21Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_CIN": {
          "hide_name": 0,
          "bits": [ 8806 ] ,
          "attributes": {
            "ROUTING": "X21Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8802 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8800 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8799 ] ,
          "attributes": {
            "ROUTING": "X18Y21/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8797 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8796 ] ,
          "attributes": {
            "ROUTING": "X18Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8794 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8793 ] ,
          "attributes": {
            "ROUTING": "X18Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8791 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8790 ] ,
          "attributes": {
            "ROUTING": "X18Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8788 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8787 ] ,
          "attributes": {
            "ROUTING": "X18Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8785 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8784 ] ,
          "attributes": {
            "ROUTING": "X19Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8782 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8781 ] ,
          "attributes": {
            "ROUTING": "X19Y21/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8779 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8778 ] ,
          "attributes": {
            "ROUTING": "X19Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8776 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8775 ] ,
          "attributes": {
            "ROUTING": "X19Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8773 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8772 ] ,
          "attributes": {
            "ROUTING": "X19Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8770 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8769 ] ,
          "attributes": {
            "ROUTING": "X19Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8767 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8766 ] ,
          "attributes": {
            "ROUTING": "X20Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8764 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8763 ] ,
          "attributes": {
            "ROUTING": "X20Y21/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8761 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8760 ] ,
          "attributes": {
            "ROUTING": "X20Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8758 ] ,
          "attributes": {
            "ROUTING": "X17Y21/F7;;1;X17Y21/S100;X17Y21/S100/F7;1;X17Y22/C2;X17Y22/C2/S101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8753 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8751 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8750 ] ,
          "attributes": {
            "ROUTING": "X5Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8748 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8747 ] ,
          "attributes": {
            "ROUTING": "X5Y23/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8745 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8744 ] ,
          "attributes": {
            "ROUTING": "X5Y23/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8742 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8741 ] ,
          "attributes": {
            "ROUTING": "X5Y23/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8739 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8738 ] ,
          "attributes": {
            "ROUTING": "X6Y23/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8736 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8735 ] ,
          "attributes": {
            "ROUTING": "X6Y23/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8733 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8732 ] ,
          "attributes": {
            "ROUTING": "X6Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8730 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8729 ] ,
          "attributes": {
            "ROUTING": "X6Y23/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8725 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 8723 ] ,
          "attributes": {
            "ROUTING": "X16Y24/F5;;1;X16Y24/N250;X16Y24/N250/F5;1;X16Y22/E250;X16Y22/E250/N252;1;X17Y22/A1;X17Y22/A1/E251;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8722 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8721 ] ,
          "attributes": {
            "ROUTING": "X17Y22/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_LUT3_I2_I1[1]": {
          "hide_name": 0,
          "bits": [ 8718 ] ,
          "attributes": {
            "ROUTING": "X16Y23/N200;X16Y23/N200/N101;1;X16Y22/E200;X16Y22/E200/N201;1;X17Y22/N200;X17Y22/N200/E201;1;X17Y22/A0;X17Y22/A0/N200;1;X16Y24/F6;;1;X16Y24/N100;X16Y24/N100/F6;1;X16Y23/W240;X16Y23/W240/N101;1;X14Y23/N240;X14Y23/N240/W242;1;X14Y21/W240;X14Y21/W240/N242;1;X14Y21/B3;X14Y21/B3/W240;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 8716 ] ,
          "attributes": {
            "ROUTING": "X15Y24/B5;X15Y24/B5/X08;1;X15Y23/S210;X15Y23/S210/E818;1;X15Y24/X08;X15Y24/X08/S211;1;X15Y24/B7;X15Y24/B7/X08;1;X6Y23/F3;;1;X6Y23/EW10;X6Y23/EW10/F3;1;X7Y23/E810;X7Y23/E810/E111;1;X15Y23/S220;X15Y23/S220/E818;1;X15Y24/C6;X15Y24/C6/S221;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8714 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8712 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8711 ] ,
          "attributes": {
            "ROUTING": "X14Y24/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8709 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8708 ] ,
          "attributes": {
            "ROUTING": "X14Y24/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8706 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8705 ] ,
          "attributes": {
            "ROUTING": "X14Y24/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8703 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8702 ] ,
          "attributes": {
            "ROUTING": "X14Y24/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8700 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_LUT3_I2_I1[1]": {
          "hide_name": 0,
          "bits": [ 8699 ] ,
          "attributes": {
            "ROUTING": "X15Y24/E250;X15Y24/E250/F5;1;X16Y24/X08;X16Y24/X08/E251;1;X16Y24/B6;X16Y24/B6/X08;1;X15Y24/F5;;1;X15Y24/A0;X15Y24/A0/F5;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8698 ] ,
          "attributes": {
            "ROUTING": "X15Y24/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8696 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8695 ] ,
          "attributes": {
            "ROUTING": "X15Y24/E130;X15Y24/E130/F6;1;X16Y24/B5;X16Y24/B5/E131;1;X15Y24/F6;;1;X15Y24/X03;X15Y24/X03/F6;1;X15Y24/A1;X15Y24/A1/X03;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8694 ] ,
          "attributes": {
            "ROUTING": "X15Y24/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 8692 ] ,
          "attributes": {
            "ROUTING": "X15Y24/F7;;1;X15Y24/A2;X15Y24/A2/F7;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8691 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8690 ] ,
          "attributes": {
            "ROUTING": "X15Y24/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8687 ] ,
          "attributes": {
            "ROUTING": "X16Y24/C6;X16Y24/C6/E121;1;X15Y24/N220;X15Y24/N220/F2;1;X15Y22/X07;X15Y22/X07/N222;1;X15Y22/B7;X15Y22/B7/X07;1;X15Y24/F2;;1;X15Y24/EW20;X15Y24/EW20/F2;1;X16Y24/C5;X16Y24/C5/E121;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8684 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8682 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8681 ] ,
          "attributes": {
            "ROUTING": "X16Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8679 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8678 ] ,
          "attributes": {
            "ROUTING": "X16Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8676 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8675 ] ,
          "attributes": {
            "ROUTING": "X16Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8673 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8672 ] ,
          "attributes": {
            "ROUTING": "X17Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8671 ] ,
          "attributes": {
            "ROUTING": "X16Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8668 ] ,
          "attributes": {
            "ROUTING": "X17Y22/E130;X17Y22/E130/F1;1;X17Y22/W260;X17Y22/W260/E130;1;X15Y22/C4;X15Y22/C4/W262;1;X14Y21/X05;X14Y21/X05/E221;1;X14Y21/B6;X14Y21/B6/X05;1;X17Y22/F1;;1;X17Y22/W810;X17Y22/W810/F1;1;X13Y22/N220;X13Y22/N220/W814;1;X13Y21/E220;X13Y21/E220/N221;1;X14Y21/X01;X14Y21/X01/E221;1;X14Y21/C3;X14Y21/C3/X01;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8666 ] ,
          "attributes": {
            "ROUTING": "X15Y22/W100;X15Y22/W100/F7;1;X15Y22/B4;X15Y22/B4/W100;1;X15Y22/F7;;1;X15Y22/EW10;X15Y22/EW10/F7;1;X16Y22/A5;X16Y22/A5/E111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 8664 ] ,
          "attributes": {
            "ROUTING": "X14Y21/F3;;1;X14Y21/N100;X14Y21/N100/F3;1;X14Y21/A0;X14Y21/A0/N100;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8663 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8661 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8659 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8658 ] ,
          "attributes": {
            "ROUTING": "X13Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8656 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8655 ] ,
          "attributes": {
            "ROUTING": "X13Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8653 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 8652 ] ,
          "attributes": {
            "ROUTING": "X13Y21/A4;X13Y21/A4/W131;1;X14Y21/F6;;1;X14Y21/W130;X14Y21/W130/F6;1;X14Y21/B7;X14Y21/B7/W130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8651 ] ,
          "attributes": {
            "ROUTING": "X13Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8649 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8648 ] ,
          "attributes": {
            "ROUTING": "X14Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8647 ] ,
          "attributes": {
            "ROUTING": "X13Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8645 ] ,
          "attributes": {
            "ROUTING": "X14Y21/E130;X14Y21/E130/F0;1;X15Y21/B6;X15Y21/B6/E131;1;X14Y21/EW20;X14Y21/EW20/F0;1;X15Y21/C7;X15Y21/C7/E121;1;X14Y21/F0;;1;X14Y21/N130;X14Y21/N130/F0;1;X14Y21/C7;X14Y21/C7/N130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8643 ] ,
          "attributes": {
            "ROUTING": "X15Y21/W240;X15Y21/W240/N101;1;X13Y21/X07;X13Y21/X07/W242;1;X13Y21/A5;X13Y21/A5/X07;1;X15Y22/F4;;1;X15Y22/N100;X15Y22/N100/F4;1;X15Y21/B7;X15Y21/B7/N101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8641 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8640 ] ,
          "attributes": {
            "ROUTING": "X18Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8638 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8637 ] ,
          "attributes": {
            "ROUTING": "X17Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8635 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8634 ] ,
          "attributes": {
            "ROUTING": "X17Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8632 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8631 ] ,
          "attributes": {
            "ROUTING": "X17Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8629 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8628 ] ,
          "attributes": {
            "ROUTING": "X17Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8626 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8625 ] ,
          "attributes": {
            "ROUTING": "X17Y21/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8623 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8622 ] ,
          "attributes": {
            "ROUTING": "X17Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8620 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8619 ] ,
          "attributes": {
            "ROUTING": "X16Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8617 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8616 ] ,
          "attributes": {
            "ROUTING": "X16Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8614 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8613 ] ,
          "attributes": {
            "ROUTING": "X16Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8611 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8610 ] ,
          "attributes": {
            "ROUTING": "X16Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8608 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8607 ] ,
          "attributes": {
            "ROUTING": "X16Y21/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8605 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1": {
          "hide_name": 0,
          "bits": [ 8604 ] ,
          "attributes": {
            "ROUTING": "X15Y21/F7;;1;X15Y21/W100;X15Y21/W100/F7;1;X15Y21/B5;X15Y21/B5/W100;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8603 ] ,
          "attributes": {
            "ROUTING": "X16Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8601 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8599 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8598 ] ,
          "attributes": {
            "ROUTING": "X15Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8596 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_I2[2]": {
          "hide_name": 0,
          "bits": [ 8595 ] ,
          "attributes": {
            "ROUTING": "X15Y21/E130;X15Y21/E130/F6;1;X16Y21/E230;X16Y21/E230/E131;1;X18Y21/S230;X18Y21/S230/E232;1;X18Y21/C6;X18Y21/C6/S230;1;X15Y21/F6;;1;X15Y21/S130;X15Y21/S130/F6;1;X15Y21/B3;X15Y21/B3/S130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8594 ] ,
          "attributes": {
            "ROUTING": "X15Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 8592 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 8591 ] ,
          "attributes": {
            "ROUTING": "X15Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN": {
          "hide_name": 0,
          "bits": [ 8590 ] ,
          "attributes": {
            "ROUTING": "X15Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8587 ] ,
          "attributes": {
            "ROUTING": "X18Y21/X07;X18Y21/X07/W241;1;X18Y21/D6;X18Y21/D6/X07;1;X17Y21/X07;X17Y21/X07/W242;1;X17Y21/D6;X17Y21/D6/X07;1;X20Y21/F3;;1;X20Y21/W100;X20Y21/W100/F3;1;X19Y21/W240;X19Y21/W240/W101;1;X17Y21/C7;X17Y21/C7/W242;1",
            "abc9_carry": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 8585 ] ,
          "attributes": {
            "ROUTING": "X17Y21/C6;X17Y21/C6/X05;1;X15Y21/X08;X15Y21/X08/E271;1;X15Y21/B4;X15Y21/B4/X08;1;X14Y21/F7;;1;X14Y21/E270;X14Y21/E270/F7;1;X16Y21/E220;X16Y21/E220/E272;1;X17Y21/X05;X17Y21/X05/E221;1;X17Y21/B7;X17Y21/B7/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8583 ] ,
          "attributes": {
            "ROUTING": "X20Y22/SN10;X20Y22/SN10/F3;1;X20Y21/E210;X20Y21/E210/N111;1;X21Y21/B4;X21Y21/B4/E211;1;X18Y22/B6;X18Y22/B6/W232;1;X20Y22/F3;;1;X20Y22/W230;X20Y22/W230/F3;1;X18Y22/W230;X18Y22/W230/W232;1;X18Y22/C1;X18Y22/C1/W230;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8581 ] ,
          "attributes": {
            "ROUTING": "X17Y21/F6;;1;X17Y21/SN10;X17Y21/SN10/F6;1;X17Y22/E210;X17Y22/E210/S111;1;X18Y22/B1;X18Y22/B1/E211;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT[3]": {
          "hide_name": 0,
          "bits": [ 8579 ] ,
          "attributes": {
            "ROUTING": "X16Y23/F3;;1;X16Y23/EW20;X16Y23/EW20/F3;1;X15Y23/D7;X15Y23/D7/W121;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT[2]": {
          "hide_name": 0,
          "bits": [ 8578 ] ,
          "attributes": {
            "ROUTING": "X14Y22/B5;X14Y22/B5/X01;1;X15Y23/B0;X15Y23/B0/W211;1;X22Y22/S230;X22Y22/S230/F3;1;X22Y24/W230;X22Y24/W230/S232;1;X21Y24/B5;X21Y24/B5/W231;1;X21Y23/A6;X21Y23/A6/W251;1;X15Y22/S220;X15Y22/S220/W221;1;X15Y23/C7;X15Y23/C7/S221;1;X16Y23/W210;X16Y23/W210/W212;1;X14Y23/W810;X14Y23/W810/W212;1;X6Y23/S210;X6Y23/S210/W818;1;X6Y24/B3;X6Y24/B3/S211;1;X16Y24/W270;X16Y24/W270/S272;1;X14Y24/W820;X14Y24/W820/W272;1;X6Y24/S240;X6Y24/S240/W828;1;X6Y24/B1;X6Y24/B1/S240;1;X22Y23/W250;X22Y23/W250/S111;1;X21Y23/A2;X21Y23/A2/W251;1;X14Y22/B3;X14Y22/B3/X01;1;X21Y23/A4;X21Y23/A4/W251;1;X14Y22/X01;X14Y22/X01/W222;1;X16Y23/B1;X16Y23/B1/W212;1;X16Y23/W270;X16Y23/W270/S271;1;X14Y23/X08;X14Y23/X08/W272;1;X14Y23/B4;X14Y23/B4/X08;1;X12Y22/X01;X12Y22/X01/W222;1;X12Y22/B2;X12Y22/B2/X01;1;X16Y22/S270;X16Y22/S270/W272;1;X20Y23/W200;X20Y23/W200/W252;1;X18Y23/W210;X18Y23/W210/W202;1;X22Y22/W230;X22Y22/W230/F3;1;X20Y22/W260;X20Y22/W260/W232;1;X18Y22/W270;X18Y22/W270/W262;1;X16Y22/W220;X16Y22/W220/W272;1;X14Y22/W220;X14Y22/W220/W222;1;X12Y22/X05;X12Y22/X05/W222;1;X12Y22/B0;X12Y22/B0/X05;1;X22Y22/F3;;1;X22Y22/SN10;X22Y22/SN10/F3;1;X22Y23/S210;X22Y23/S210/S111;1;X22Y24/B1;X22Y24/B1/S211;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT[1]": {
          "hide_name": 0,
          "bits": [ 8577 ] ,
          "attributes": {
            "ROUTING": "X14Y23/E200;X14Y23/E200/S101;1;X15Y23/X05;X15Y23/X05/E201;1;X15Y23/B7;X15Y23/B7/X05;1;X14Y22/F7;;1;X14Y22/S100;X14Y22/S100/F7;1;X14Y23/E800;X14Y23/E800/S101;1;X22Y23/W230;X22Y23/W230/E808;1;X21Y23/B4;X21Y23/B4/W231;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT[4]": {
          "hide_name": 0,
          "bits": [ 8574 ] ,
          "attributes": {
            "ROUTING": "X26Y23/F3;;1;X26Y23/W230;X26Y23/W230/F3;1;X24Y23/W800;X24Y23/W800/W232;1;X16Y23/W230;X16Y23/W230/W808;1;X15Y23/X06;X15Y23/X06/W231;1;X15Y23/SEL6;X15Y23/SEL6/X06;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8573 ] ,
          "attributes": {
            "ROUTING": "X15Y23/F7;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8572 ] ,
          "attributes": {
            "ROUTING": "X15Y23/F6;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8570 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8569 ] ,
          "attributes": {
            "ROUTING": "X21Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 8567 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 8566 ] ,
          "attributes": {
            "ROUTING": "X21Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8562 ] ,
          "attributes": {
            "ROUTING": "X15Y23/W100;X15Y23/W100/F4;1;X14Y23/C7;X14Y23/C7/W101;1;X15Y23/SN10;X15Y23/SN10/F4;1;X15Y22/C5;X15Y22/C5/N111;1;X15Y23/N130;X15Y23/N130/F4;1;X15Y22/W230;X15Y22/W230/N131;1;X14Y22/B6;X14Y22/B6/W231;1;X20Y22/A1;X20Y22/A1/E271;1;X15Y23/F4;;1;X15Y23/E820;X15Y23/E820/F4;1;X19Y23/N270;X19Y23/N270/E824;1;X19Y22/E270;X19Y22/E270/N271;1;X20Y22/A2;X20Y22/A2/E271;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8559 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 8558 ] ,
          "attributes": {
            "ROUTING": "X20Y22/F2;;1;X20Y22/E220;X20Y22/E220/F2;1;X21Y22/X05;X21Y22/X05/E221;1;X21Y22/A3;X21Y22/A3/X05;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8557 ] ,
          "attributes": {
            "ROUTING": "X21Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8555 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 8554 ] ,
          "attributes": {
            "ROUTING": "X21Y22/A2;X21Y22/A2/N130;1;X21Y22/F6;;1;X21Y22/N130;X21Y22/N130/F6;1;X21Y21/B2;X21Y21/B2/N131;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8553 ] ,
          "attributes": {
            "ROUTING": "X21Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8551 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8550 ] ,
          "attributes": {
            "ROUTING": "X21Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8548 ] ,
          "attributes": {
            "ROUTING": "X21Y22/X01;X21Y22/X01/N221;1;X21Y22/A1;X21Y22/A1/X01;1;X20Y23/E220;X20Y23/E220/E222;1;X21Y23/N220;X21Y23/N220/E221;1;X21Y21/X05;X21Y21/X05/N222;1;X21Y21/B1;X21Y21/B1/X05;1;X15Y23/OF6;;1;X15Y23/E130;X15Y23/E130/OF6;1;X16Y23/E270;X16Y23/E270/E131;1;X18Y23/E220;X18Y23/E220/E272;1;X19Y23/N220;X19Y23/N220/E221;1;X19Y22/C6;X19Y22/C6/N221;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted[0]": {
          "hide_name": 0,
          "bits": [ 8546 ] ,
          "attributes": {
            "ROUTING": "X42Y22/N200;X42Y22/N200/E201;1;X42Y20/N210;X42Y20/N210/N202;1;X42Y18/N210;X42Y18/N210/N212;1;X42Y16/N210;X42Y16/N210/N212;1;X42Y14/N240;X42Y14/N240/N212;1;X42Y12/D5;X42Y12/D5/N242;1;X20Y22/E820;X20Y22/E820/E121;1;X28Y22/E820;X28Y22/E820/E828;1;X36Y22/E830;X36Y22/E830/E828;1;X44Y22/E800;X44Y22/E800/E838;1;X41Y22/E200;X41Y22/E200/W808;1;X42Y22/D7;X42Y22/D7/E201;1;X18Y22/D4;X18Y22/D4/W121;1;X23Y11/S230;X23Y11/S230/N808;1;X23Y13/E230;X23Y13/E230/S232;1;X25Y13/E800;X25Y13/E800/E232;1;X33Y13/E810;X33Y13/E810/E808;1;X41Y13/E220;X41Y13/E220/E818;1;X42Y13/D0;X42Y13/D0/E221;1;X41Y8/D5;X41Y8/D5/E201;1;X19Y22/EW20;X19Y22/EW20/Q5;1;X18Y22/D7;X18Y22/D7/W121;1;X19Y22/Q5;;1;X19Y22/SN10;X19Y22/SN10/Q5;1;X19Y21/E250;X19Y21/E250/N111;1;X21Y21/E200;X21Y21/E200/E252;1;X23Y21/N200;X23Y21/N200/E202;1;X23Y19/N800;X23Y19/N800/N202;1;X23Y11/N800;X23Y11/N800/N808;1;X23Y7/E800;X23Y7/E800/N804;1;X31Y7/E800;X31Y7/E800/E808;1;X39Y7/E100;X39Y7/E100/E808;1;X40Y7/S200;X40Y7/S200/E101;1;X40Y8/E200;X40Y8/E200/S201;1;X41Y8/D3;X41Y8/D3/E201;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:7.11-7.26",
            "hdlname": "disp digit_extracted"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8545 ] ,
          "attributes": {
            "ROUTING": "X19Y22/F6;;1;X19Y22/C5;X19Y22/C5/F6;1;X19Y22/XD5;X19Y22/XD5/C5;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 8543 ] ,
          "attributes": {
            "ROUTING": "X18Y22/F6;;1;X18Y22/W260;X18Y22/W260/F6;1;X16Y22/X07;X16Y22/X07/W262;1;X16Y22/D7;X16Y22/D7/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 8541 ] ,
          "attributes": {
            "ROUTING": "X16Y22/C7;X16Y22/C7/W101;1;X17Y22/F2;;1;X17Y22/W100;X17Y22/W100/F2;1;X16Y22/C6;X16Y22/C6/W101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 8537 ] ,
          "attributes": {
            "ROUTING": "X25Y10/E130;X25Y10/E130/Q3;1;X26Y10/E830;X26Y10/E830/E131;1;X34Y10/E260;X34Y10/E260/E838;1;X36Y10/E260;X36Y10/E260/E262;1;X38Y10/E270;X38Y10/E270/E262;1;X40Y10/A0;X40Y10/A0/E272;1;X22Y22/X02;X22Y22/X02/W212;1;X22Y22/A3;X22Y22/A3/X02;1;X17Y22/N250;X17Y22/N250/W251;1;X17Y21/B6;X17Y21/B6/N251;1;X18Y22/W250;X18Y22/W250/W242;1;X16Y22/A7;X16Y22/A7/W252;1;X17Y22/W270;X17Y22/W270/W272;1;X16Y22/A6;X16Y22/A6/W271;1;X19Y22/W270;X19Y22/W270/W262;1;X17Y22/X04;X17Y22/X04/W272;1;X17Y22/B2;X17Y22/B2/X04;1;X25Y13/S260;X25Y13/S260/S262;1;X25Y15/S260;X25Y15/S260/S262;1;X25Y17/W260;X25Y17/W260/S262;1;X23Y17/W260;X23Y17/W260/W262;1;X21Y17/S260;X21Y17/S260/W262;1;X21Y19/S260;X21Y19/S260/S262;1;X21Y21/S260;X21Y21/S260/S262;1;X21Y22/W260;X21Y22/W260/S261;1;X19Y22/X07;X19Y22/X07/W262;1;X19Y22/B6;X19Y22/B6/X07;1;X25Y10/X02;X25Y10/X02/Q3;1;X25Y10/A3;X25Y10/A3/X02;1;X25Y10/SN20;X25Y10/SN20/Q3;1;X25Y11/S260;X25Y11/S260/S121;1;X25Y13/E260;X25Y13/E260/S262;1;X27Y13/E270;X27Y13/E270/E262;1;X29Y13/E220;X29Y13/E220/E272;1;X31Y13/E220;X31Y13/E220/E222;1;X33Y13/E230;X33Y13/E230/E222;1;X35Y13/E800;X35Y13/E800/E232;1;X43Y13/W200;X43Y13/W200/E808;1;X41Y13/W210;X41Y13/W210/W202;1;X40Y13/B0;X40Y13/B0/W211;1;X40Y13/XD0;X40Y13/XD0/B0;1;X22Y22/W210;X22Y22/W210/W212;1;X20Y22/W240;X20Y22/W240/W212;1;X18Y22/N240;X18Y22/N240/W242;1;X18Y21/X05;X18Y21/X05/N241;1;X18Y21/B6;X18Y21/B6/X05;1;X25Y10/X06;X25Y10/X06/Q3;1;X25Y10/A7;X25Y10/A7/X06;1;X25Y10/Q3;;1;X25Y10/W100;X25Y10/W100/Q3;1;X24Y10/S800;X24Y10/S800/W101;1;X24Y18/S810;X24Y18/S810/S808;1;X24Y22/W210;X24Y22/W210/S814;1;X22Y22/S210;X22Y22/S210/W212;1;X22Y22/A6;X22Y22/A6/S210;1",
            "hdlname": "disp led_counter",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:6.11-6.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8534 ] ,
          "attributes": {
            "ROUTING": "X16Y22/F7;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8533 ] ,
          "attributes": {
            "ROUTING": "X16Y22/F6;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "disp.digit_extracted[1]": {
          "hide_name": 0,
          "bits": [ 8531 ] ,
          "attributes": {
            "ROUTING": "X18Y22/E240;X18Y22/E240/E101;1;X20Y22/E240;X20Y22/E240/E242;1;X22Y22/E240;X22Y22/E240/E242;1;X24Y22/E250;X24Y22/E250/E242;1;X26Y22/E250;X26Y22/E250/E252;1;X28Y22/E250;X28Y22/E250/E252;1;X30Y22/E200;X30Y22/E200/E252;1;X32Y22/E210;X32Y22/E210/E202;1;X34Y22/E810;X34Y22/E810/E212;1;X42Y22/E220;X42Y22/E220/E818;1;X42Y22/C7;X42Y22/C7/E220;1;X18Y22/C4;X18Y22/C4/E121;1;X41Y8/X05;X41Y8/X05/N242;1;X41Y8/C5;X41Y8/C5/X05;1;X18Y22/E260;X18Y22/E260/E121;1;X20Y22/E830;X20Y22/E830/E262;1;X28Y22/E830;X28Y22/E830/E838;1;X36Y22/N250;X36Y22/N250/E838;1;X36Y20/E250;X36Y20/E250/N252;1;X38Y20/E250;X38Y20/E250/E252;1;X40Y20/E250;X40Y20/E250/E252;1;X41Y20/N250;X41Y20/N250/E251;1;X41Y18/N200;X41Y18/N200/N252;1;X41Y16/N210;X41Y16/N210/N202;1;X41Y14/N210;X41Y14/N210/N212;1;X41Y12/N210;X41Y12/N210/N212;1;X41Y10/N240;X41Y10/N240/N212;1;X41Y8/C3;X41Y8/C3/N242;1;X17Y22/EW20;X17Y22/EW20/Q4;1;X18Y22/C7;X18Y22/C7/E121;1;X34Y12/E820;X34Y12/E820/E828;1;X42Y12/W100;X42Y12/W100/E828;1;X42Y12/E230;X42Y12/E230/W100;1;X42Y12/C5;X42Y12/C5/E230;1;X18Y13/E210;X18Y13/E210/N211;1;X20Y13/E810;X20Y13/E810/E212;1;X28Y13/E810;X28Y13/E810/E818;1;X36Y13/E220;X36Y13/E220/E818;1;X38Y13/E220;X38Y13/E220/E222;1;X40Y13/E230;X40Y13/E230/E222;1;X42Y13/X02;X42Y13/X02/E232;1;X42Y13/C0;X42Y13/C0/X02;1;X17Y22/Q4;;1;X17Y22/E100;X17Y22/E100/Q4;1;X18Y22/N200;X18Y22/N200/E101;1;X18Y20/N200;X18Y20/N200/N202;1;X18Y18/N200;X18Y18/N200/N202;1;X18Y16/N200;X18Y16/N200/N202;1;X18Y14/N210;X18Y14/N210/N202;1;X18Y12/E210;X18Y12/E210/N212;1;X20Y12/E210;X20Y12/E210/E212;1;X22Y12/E210;X22Y12/E210/E212;1;X24Y12/E240;X24Y12/E240/E212;1;X26Y12/E820;X26Y12/E820/E242;1;X30Y12/N240;X30Y12/N240/E824;1;X30Y11/X05;X30Y11/X05/N241;1;X30Y11/C7;X30Y11/C7/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:7.11-7.26",
            "hdlname": "disp digit_extracted"
          }
        },
        "disp.digit_extracted_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8530 ] ,
          "attributes": {
            "ROUTING": "X16Y22/OF6;;1;X16Y22/E130;X16Y22/E130/OF6;1;X17Y22/B4;X17Y22/B4/E131;1;X17Y22/XD4;X17Y22/XD4/B4;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8527 ] ,
          "attributes": {
            "ROUTING": "X18Y22/D0;X18Y22/D0/X03;1;X16Y22/E240;X16Y22/E240/E101;1;X18Y22/X03;X18Y22/X03/E242;1;X18Y22/D1;X18Y22/D1/X03;1;X26Y21/F3;;1;X26Y21/W100;X26Y21/W100/F3;1;X25Y21/S200;X25Y21/S200/W101;1;X25Y22/W200;X25Y22/W200/S201;1;X23Y22/W800;X23Y22/W800/W202;1;X15Y22/E100;X15Y22/E100/W808;1;X15Y22/E220;X15Y22/E220/E100;1;X16Y22/X05;X16Y22/X05/E221;1;X16Y22/SEL6;X16Y22/SEL6/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 8525 ] ,
          "attributes": {
            "ROUTING": "X20Y22/EW20;X20Y22/EW20/F1;1;X19Y22/W260;X19Y22/W260/W121;1;X18Y22/C0;X18Y22/C0/W261;1;X20Y22/F1;;1;X20Y22/SN20;X20Y22/SN20/F1;1;X20Y21/E220;X20Y21/E220/N121;1;X21Y21/X01;X21Y21/X01/E221;1;X21Y21/B3;X21Y21/B3/X01;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 8524 ] ,
          "attributes": {
            "ROUTING": "X18Y21/F6;;1;X18Y21/S100;X18Y21/S100/F6;1;X18Y22/S240;X18Y22/S240/S101;1;X18Y22/B0;X18Y22/B0/S240;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 8517 ] ,
          "attributes": {
            "ROUTING": "X19Y22/E230;X19Y22/E230/E232;1;X21Y22/X06;X21Y22/X06/E232;1;X21Y22/A6;X21Y22/A6/X06;1;X15Y22/SN20;X15Y22/SN20/F3;1;X15Y23/W260;X15Y23/W260/S121;1;X14Y23/C6;X14Y23/C6/W261;1;X18Y22/X06;X18Y22/X06/E231;1;X18Y22/A6;X18Y22/A6/X06;1;X18Y22/A1;X18Y22/A1/X02;1;X15Y22/W130;X15Y22/W130/F3;1;X14Y22/S230;X14Y22/S230/W131;1;X14Y22/C7;X14Y22/C7/S230;1;X15Y22/N130;X15Y22/N130/F3;1;X15Y22/C6;X15Y22/C6/N130;1;X17Y23/E230;X17Y23/E230/S231;1;X19Y23/E230;X19Y23/E230/E232;1;X21Y23/X06;X21Y23/X06/E232;1;X21Y23/C6;X21Y23/C6/X06;1;X16Y22/B6;X16Y22/B6/E231;1;X17Y22/S230;X17Y22/S230/E232;1;X17Y23/X08;X17Y23/X08/S231;1;X17Y23/B4;X17Y23/B4/X08;1;X16Y22/S230;X16Y22/S230/E231;1;X16Y23/X08;X16Y23/X08/S231;1;X16Y23/B4;X16Y23/B4/X08;1;X17Y22/E230;X17Y22/E230/E232;1;X18Y22/X02;X18Y22/X02/E231;1;X18Y22/A0;X18Y22/A0/X02;1;X15Y22/F3;;1;X15Y22/E230;X15Y22/E230/F3;1;X16Y22/B7;X16Y22/B7/E231;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted[2]": {
          "hide_name": 0,
          "bits": [ 8514 ] ,
          "attributes": {
            "ROUTING": "X41Y22/N260;X41Y22/N260/E262;1;X41Y20/N830;X41Y20/N830/N262;1;X41Y12/N250;X41Y12/N250/N838;1;X41Y10/N200;X41Y10/N200/N252;1;X41Y8/X03;X41Y8/X03/N202;1;X41Y8/B3;X41Y8/B3/X03;1;X18Y22/E130;X18Y22/E130/Q2;1;X19Y22/E830;X19Y22/E830/E131;1;X27Y22/E800;X27Y22/E800/E838;1;X35Y22/E230;X35Y22/E230/E808;1;X37Y22/E230;X37Y22/E230/E232;1;X39Y22/E260;X39Y22/E260/E232;1;X41Y22/E260;X41Y22/E260/E262;1;X42Y22/X07;X42Y22/X07/E261;1;X42Y22/B7;X42Y22/B7/X07;1;X42Y13/N250;X42Y13/N250/W251;1;X42Y12/B5;X42Y12/B5/N251;1;X18Y22/X01;X18Y22/X01/Q2;1;X18Y22/B4;X18Y22/B4/X01;1;X27Y13/E250;X27Y13/E250/N838;1;X29Y13/E250;X29Y13/E250/E252;1;X31Y13/E250;X31Y13/E250/E252;1;X33Y13/E250;X33Y13/E250/E252;1;X35Y13/E830;X35Y13/E830/E252;1;X43Y13/W250;X43Y13/W250/E838;1;X42Y13/X04;X42Y13/X04/W251;1;X42Y13/B0;X42Y13/B0/X04;1;X31Y12/N260;X31Y12/N260/E834;1;X31Y11/W260;X31Y11/W260/N261;1;X30Y11/X07;X30Y11/X07/W261;1;X30Y11/B7;X30Y11/B7/X07;1;X18Y22/N130;X18Y22/N130/Q2;1;X18Y21/E830;X18Y21/E830/N131;1;X26Y21/E130;X26Y21/E130/E838;1;X27Y21/N830;X27Y21/N830/E131;1;X27Y13/N130;X27Y13/N130/N838;1;X27Y12/E830;X27Y12/E830/N131;1;X35Y12/E830;X35Y12/E830/E838;1;X39Y12/N250;X39Y12/N250/E834;1;X39Y10/N200;X39Y10/N200/N252;1;X39Y8/E200;X39Y8/E200/N202;1;X41Y8/X01;X41Y8/X01/E202;1;X41Y8/B5;X41Y8/B5/X01;1;X18Y22/Q2;;1;X18Y22/W130;X18Y22/W130/Q2;1;X18Y22/B7;X18Y22/B7/W130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:7.11-7.26",
            "hdlname": "disp digit_extracted"
          }
        },
        "disp.digit_extracted_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8513 ] ,
          "attributes": {
            "ROUTING": "X18Y22/F0;;1;X18Y22/D2;X18Y22/D2/F0;1;X18Y22/XD2;X18Y22/XD2/D2;1"
          }
        },
        "disp.digit_extracted[3]": {
          "hide_name": 0,
          "bits": [ 8511 ] ,
          "attributes": {
            "ROUTING": "X31Y12/E230;X31Y12/E230/E232;1;X33Y12/E230;X33Y12/E230/E232;1;X35Y12/E260;X35Y12/E260/E232;1;X37Y12/E830;X37Y12/E830/E262;1;X45Y12/W250;X45Y12/W250/E838;1;X43Y12/W250;X43Y12/W250/W252;1;X42Y12/A5;X42Y12/A5/W251;1;X18Y22/S100;X18Y22/S100/Q5;1;X18Y22/S210;X18Y22/S210/S100;1;X18Y22/A7;X18Y22/A7/S210;1;X19Y22/N240;X19Y22/N240/E101;1;X19Y20/E240;X19Y20/E240/N242;1;X21Y20/N240;X21Y20/N240/E242;1;X21Y18/N240;X21Y18/N240/N242;1;X21Y16/E240;X21Y16/E240/N242;1;X23Y16/E250;X23Y16/E250/E242;1;X25Y16/N250;X25Y16/N250/E252;1;X25Y14/E250;X25Y14/E250/N252;1;X27Y14/E830;X27Y14/E830/E252;1;X35Y14/N250;X35Y14/N250/E838;1;X35Y13/E250;X35Y13/E250/N251;1;X37Y13/E200;X37Y13/E200/E252;1;X39Y13/E210;X39Y13/E210/E202;1;X41Y13/E240;X41Y13/E240/E212;1;X42Y13/X03;X42Y13/X03/E241;1;X42Y13/A0;X42Y13/A0/X03;1;X41Y7/S270;X41Y7/S270/S131;1;X41Y8/A3;X41Y8/A3/S271;1;X29Y22/N240;X29Y22/N240/E242;1;X29Y20/N250;X29Y20/N250/N242;1;X29Y18/N200;X29Y18/N200/N252;1;X29Y16/N800;X29Y16/N800/N202;1;X29Y12/E230;X29Y12/E230/N804;1;X30Y12/N230;X30Y12/N230/E231;1;X30Y11/A7;X30Y11/A7/N231;1;X41Y22/N270;X41Y22/N270/E272;1;X41Y20/N220;X41Y20/N220/N272;1;X41Y18/N220;X41Y18/N220/N222;1;X41Y16/N230;X41Y16/N230/N222;1;X41Y14/N800;X41Y14/N800/N232;1;X41Y6/S130;X41Y6/S130/N808;1;X41Y7/S230;X41Y7/S230/S131;1;X41Y8/A5;X41Y8/A5/S231;1;X18Y22/E100;X18Y22/E100/Q5;1;X18Y22/A4;X18Y22/A4/E100;1;X18Y22/Q5;;1;X18Y22/EW20;X18Y22/EW20/Q5;1;X19Y22/E820;X19Y22/E820/E121;1;X27Y22/E240;X27Y22/E240/E828;1;X29Y22/E820;X29Y22/E820/E242;1;X37Y22/E270;X37Y22/E270/E828;1;X39Y22/E270;X39Y22/E270/E272;1;X41Y22/E270;X41Y22/E270/E272;1;X42Y22/A7;X42Y22/A7/E271;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:7.11-7.26",
            "hdlname": "disp digit_extracted"
          }
        },
        "disp.digit_extracted_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 8510 ] ,
          "attributes": {
            "ROUTING": "X18Y22/F1;;1;X18Y22/B5;X18Y22/B5/F1;1;X18Y22/XD5;X18Y22/XD5/B5;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8508 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[9]": {
          "hide_name": 0,
          "bits": [ 8505 ] ,
          "attributes": {
            "ROUTING": "X23Y10/N240;X23Y10/N240/Q4;1;X23Y10/B4;X23Y10/B4/N240;1;X23Y10/Q4;;1;X23Y10/N130;X23Y10/N130/Q4;1;X23Y10/C7;X23Y10/C7/N130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 8504 ] ,
          "attributes": {
            "ROUTING": "X23Y10/F4;;1;X23Y10/XD4;X23Y10/XD4/F4;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8502 ] ,
          "attributes": {
            "ROUTING": "X23Y10/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[10]": {
          "hide_name": 0,
          "bits": [ 8500 ] ,
          "attributes": {
            "ROUTING": "X23Y10/N250;X23Y10/N250/Q5;1;X23Y10/B7;X23Y10/B7/N250;1;X23Y10/Q5;;1;X23Y10/E250;X23Y10/E250/Q5;1;X23Y10/B5;X23Y10/B5/E250;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 8499 ] ,
          "attributes": {
            "ROUTING": "X23Y10/F5;;1;X23Y10/XD5;X23Y10/XD5/F5;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8497 ] ,
          "attributes": {
            "ROUTING": "X24Y10/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[11]": {
          "hide_name": 0,
          "bits": [ 8495 ] ,
          "attributes": {
            "ROUTING": "X24Y10/S100;X24Y10/S100/Q0;1;X24Y10/B0;X24Y10/B0/S100;1;X24Y10/Q0;;1;X24Y10/W130;X24Y10/W130/Q0;1;X23Y10/A7;X23Y10/A7/W131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 8494 ] ,
          "attributes": {
            "ROUTING": "X24Y10/F0;;1;X24Y10/XD0;X24Y10/XD0/F0;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8492 ] ,
          "attributes": {
            "ROUTING": "X24Y10/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[12]": {
          "hide_name": 0,
          "bits": [ 8490 ] ,
          "attributes": {
            "ROUTING": "X24Y10/S130;X24Y10/S130/Q1;1;X24Y10/D7;X24Y10/D7/S130;1;X24Y10/Q1;;1;X24Y10/B1;X24Y10/B1/Q1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8488 ] ,
          "attributes": {
            "ROUTING": "X24Y10/F1;;1;X24Y10/XD1;X24Y10/XD1/F1;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8486 ] ,
          "attributes": {
            "ROUTING": "X24Y10/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[13]": {
          "hide_name": 0,
          "bits": [ 8484 ] ,
          "attributes": {
            "ROUTING": "X24Y10/X01;X24Y10/X01/Q2;1;X24Y10/B2;X24Y10/B2/X01;1;X24Y10/Q2;;1;X24Y10/E220;X24Y10/E220/Q2;1;X24Y10/C7;X24Y10/C7/E220;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8482 ] ,
          "attributes": {
            "ROUTING": "X24Y10/F2;;1;X24Y10/XD2;X24Y10/XD2/F2;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8480 ] ,
          "attributes": {
            "ROUTING": "X24Y10/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[14]": {
          "hide_name": 0,
          "bits": [ 8478 ] ,
          "attributes": {
            "ROUTING": "X24Y10/N130;X24Y10/N130/Q3;1;X24Y10/E240;X24Y10/E240/N130;1;X24Y10/B7;X24Y10/B7/E240;1;X24Y10/Q3;;1;X24Y10/B3;X24Y10/B3/Q3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8476 ] ,
          "attributes": {
            "ROUTING": "X24Y10/F3;;1;X24Y10/XD3;X24Y10/XD3/F3;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8474 ] ,
          "attributes": {
            "ROUTING": "X24Y10/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[15]": {
          "hide_name": 0,
          "bits": [ 8472 ] ,
          "attributes": {
            "ROUTING": "X24Y10/B4;X24Y10/B4/X03;1;X24Y10/Q4;;1;X24Y10/X03;X24Y10/X03/Q4;1;X24Y10/A7;X24Y10/A7/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8470 ] ,
          "attributes": {
            "ROUTING": "X24Y10/F4;;1;X24Y10/XD4;X24Y10/XD4/F4;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8468 ] ,
          "attributes": {
            "ROUTING": "X24Y10/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[16]": {
          "hide_name": 0,
          "bits": [ 8466 ] ,
          "attributes": {
            "ROUTING": "X24Y10/EW20;X24Y10/EW20/Q5;1;X25Y10/C4;X25Y10/C4/E121;1;X24Y10/Q5;;1;X24Y10/E250;X24Y10/E250/Q5;1;X24Y10/B5;X24Y10/B5/E250;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8464 ] ,
          "attributes": {
            "ROUTING": "X24Y10/F5;;1;X24Y10/XD5;X24Y10/XD5/F5;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8462 ] ,
          "attributes": {
            "ROUTING": "X25Y10/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8461 ] ,
          "attributes": {
            "ROUTING": "X25Y10/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 8458 ] ,
          "attributes": {
            "ROUTING": "X21Y10/F1;;1;X21Y10/XD1;X21Y10/XD1/F1;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8456 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_change_counter[0]": {
          "hide_name": 0,
          "bits": [ 8455 ] ,
          "attributes": {
            "ROUTING": "X22Y10/X02;X22Y10/X02/E211;1;X22Y10/D7;X22Y10/D7/X02;1;X21Y10/A1;X21Y10/A1/E210;1;X21Y10/Q1;;1;X21Y10/E210;X21Y10/E210/Q1;1;X22Y10/B1;X22Y10/B1/E211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8453 ] ,
          "attributes": {
            "ROUTING": "X22Y10/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[1]": {
          "hide_name": 0,
          "bits": [ 8451 ] ,
          "attributes": {
            "ROUTING": "X22Y10/E220;X22Y10/E220/Q2;1;X22Y10/C7;X22Y10/C7/E220;1;X22Y10/Q2;;1;X22Y10/X01;X22Y10/X01/Q2;1;X22Y10/B2;X22Y10/B2/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 8450 ] ,
          "attributes": {
            "ROUTING": "X22Y10/F2;;1;X22Y10/XD2;X22Y10/XD2/F2;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8448 ] ,
          "attributes": {
            "ROUTING": "X22Y10/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[2]": {
          "hide_name": 0,
          "bits": [ 8446 ] ,
          "attributes": {
            "ROUTING": "X22Y10/B3;X22Y10/B3/Q3;1;X22Y10/Q3;;1;X22Y10/W130;X22Y10/W130/Q3;1;X22Y10/B7;X22Y10/B7/W130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 8445 ] ,
          "attributes": {
            "ROUTING": "X22Y10/F3;;1;X22Y10/XD3;X22Y10/XD3/F3;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_16_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8443 ] ,
          "attributes": {
            "ROUTING": "X22Y10/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[3]": {
          "hide_name": 0,
          "bits": [ 8441 ] ,
          "attributes": {
            "ROUTING": "X22Y10/X03;X22Y10/X03/Q4;1;X22Y10/A7;X22Y10/A7/X03;1;X22Y10/Q4;;1;X22Y10/W100;X22Y10/W100/Q4;1;X22Y10/B4;X22Y10/B4/W100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 8440 ] ,
          "attributes": {
            "ROUTING": "X22Y10/F4;;1;X22Y10/XD4;X22Y10/XD4/F4;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_15_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8438 ] ,
          "attributes": {
            "ROUTING": "X22Y10/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[4]": {
          "hide_name": 0,
          "bits": [ 8436 ] ,
          "attributes": {
            "ROUTING": "X22Y10/E250;X22Y10/E250/Q5;1;X22Y10/B5;X22Y10/B5/E250;1;X22Y10/Q5;;1;X22Y10/E100;X22Y10/E100/Q5;1;X23Y10/D6;X23Y10/D6/E101;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 8435 ] ,
          "attributes": {
            "ROUTING": "X22Y10/F5;;1;X22Y10/XD5;X22Y10/XD5/F5;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8433 ] ,
          "attributes": {
            "ROUTING": "X23Y10/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[5]": {
          "hide_name": 0,
          "bits": [ 8431 ] ,
          "attributes": {
            "ROUTING": "X23Y10/B0;X23Y10/B0/X05;1;X23Y10/Q0;;1;X23Y10/X05;X23Y10/X05/Q0;1;X23Y10/C6;X23Y10/C6/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 8430 ] ,
          "attributes": {
            "ROUTING": "X23Y10/F0;;1;X23Y10/XD0;X23Y10/XD0/F0;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8428 ] ,
          "attributes": {
            "ROUTING": "X23Y10/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[6]": {
          "hide_name": 0,
          "bits": [ 8426 ] ,
          "attributes": {
            "ROUTING": "X23Y10/B1;X23Y10/B1/Q1;1;X23Y10/Q1;;1;X23Y10/W130;X23Y10/W130/Q1;1;X23Y10/B6;X23Y10/B6/W130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 8425 ] ,
          "attributes": {
            "ROUTING": "X23Y10/F1;;1;X23Y10/XD1;X23Y10/XD1/F1;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8423 ] ,
          "attributes": {
            "ROUTING": "X23Y10/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[7]": {
          "hide_name": 0,
          "bits": [ 8421 ] ,
          "attributes": {
            "ROUTING": "X23Y10/B2;X23Y10/B2/X01;1;X23Y10/Q2;;1;X23Y10/X01;X23Y10/X01/Q2;1;X23Y10/A6;X23Y10/A6/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 8420 ] ,
          "attributes": {
            "ROUTING": "X23Y10/F2;;1;X23Y10/XD2;X23Y10/XD2/F2;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8418 ] ,
          "attributes": {
            "ROUTING": "X23Y10/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8417 ] ,
          "attributes": {
            "ROUTING": "X23Y10/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[8]": {
          "hide_name": 0,
          "bits": [ 8415 ] ,
          "attributes": {
            "ROUTING": "X23Y10/S130;X23Y10/S130/Q3;1;X23Y10/D7;X23Y10/D7/S130;1;X23Y10/Q3;;1;X23Y10/B3;X23Y10/B3/Q3;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 8414 ] ,
          "attributes": {
            "ROUTING": "X23Y10/F3;;1;X23Y10/XD3;X23Y10/XD3/F3;1"
          }
        },
        "disp.digit_change_counter[17]": {
          "hide_name": 0,
          "bits": [ 8412 ] ,
          "attributes": {
            "ROUTING": "X25Y10/S100;X25Y10/S100/Q0;1;X25Y10/B0;X25Y10/B0/S100;1;X25Y10/Q0;;1;X25Y10/X01;X25Y10/X01/Q0;1;X25Y10/B4;X25Y10/B4/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8410 ] ,
          "attributes": {
            "ROUTING": "X25Y10/F0;;1;X25Y10/XD0;X25Y10/XD0/F0;1"
          }
        },
        "disp.led_counter_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8408 ] ,
          "attributes": {
            "ROUTING": "X25Y10/CE2;X25Y10/CE2/E272;1;X23Y10/LSR0;X23Y10/LSR0/E211;1;X24Y10/LSR2;X24Y10/LSR2/E271;1;X23Y10/LSR1;X23Y10/LSR1/E211;1;X22Y10/S100;X22Y10/S100/F6;1;X22Y10/E210;X22Y10/E210/S100;1;X23Y10/LSR2;X23Y10/LSR2/E211;1;X22Y10/W260;X22Y10/W260/F6;1;X21Y10/X07;X21Y10/X07/W261;1;X21Y10/LSR0;X21Y10/LSR0/X07;1;X25Y10/LSR0;X25Y10/LSR0/E272;1;X24Y10/LSR0;X24Y10/LSR0/E271;1;X24Y10/LSR1;X24Y10/LSR1/E271;1;X22Y10/LSR1;X22Y10/LSR1/X07;1;X22Y10/X07;X22Y10/X07/F6;1;X22Y10/LSR2;X22Y10/LSR2/X07;1;X22Y10/F6;;1;X22Y10/E130;X22Y10/E130/F6;1;X23Y10/E270;X23Y10/E270/E131;1;X25Y10/CE1;X25Y10/CE1/E272;1"
          }
        },
        "disp.digit_change_counter[18]": {
          "hide_name": 0,
          "bits": [ 8407 ] ,
          "attributes": {
            "ROUTING": "X25Y10/B1;X25Y10/B1/Q1;1;X25Y10/Q1;;1;X25Y10/E100;X25Y10/E100/Q1;1;X25Y10/A4;X25Y10/A4/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 8405 ] ,
          "attributes": {
            "ROUTING": "X25Y10/F1;;1;X25Y10/XD1;X25Y10/XD1/F1;1"
          }
        },
        "digit_select[0]": {
          "hide_name": 0,
          "bits": [ 8403 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81"
          }
        },
        "disp.digit_select[0]": {
          "hide_name": 0,
          "bits": [ 8402 ] ,
          "attributes": {
            "ROUTING": "X40Y8/Q4;;1;X40Y8/N240;X40Y8/N240/Q4;1;X40Y6/N820;X40Y6/N820/N242;1;X40Y1/N270;X40Y1/N270/S828;1;X40Y0/X06;X40Y0/X06/N271;1;X40Y0/D1;X40Y0/D1/X06;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.83-2.95",
            "hdlname": "disp digit_select"
          }
        },
        "digit_select[1]": {
          "hide_name": 0,
          "bits": [ 8400 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81"
          }
        },
        "disp.digit_select[1]": {
          "hide_name": 0,
          "bits": [ 8399 ] ,
          "attributes": {
            "ROUTING": "X40Y10/Q2;;1;X40Y10/N220;X40Y10/N220/Q2;1;X40Y8/N220;X40Y8/N220/N222;1;X40Y6/N230;X40Y6/N230/N222;1;X40Y4/N800;X40Y4/N800/N232;1;X40Y3/N200;X40Y3/N200/S808;1;X40Y1/N200;X40Y1/N200/N202;1;X40Y0/X01;X40Y0/X01/N201;1;X40Y0/A0;X40Y0/A0/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.83-2.95",
            "hdlname": "disp digit_select"
          }
        },
        "digit_select[2]": {
          "hide_name": 0,
          "bits": [ 8397 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81"
          }
        },
        "disp.digit_select[2]": {
          "hide_name": 0,
          "bits": [ 8396 ] ,
          "attributes": {
            "ROUTING": "X40Y13/Q0;;1;X40Y13/E200;X40Y13/E200/Q0;1;X42Y13/E200;X42Y13/E200/E202;1;X44Y13/E200;X44Y13/E200/E202;1;X46Y13/D1;X46Y13/D1/E202;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.83-2.95",
            "hdlname": "disp digit_select"
          }
        },
        "digit_select[3]": {
          "hide_name": 0,
          "bits": [ 8394 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81"
          }
        },
        "cpu0.step_limit_DFFNSE_Q_1_SET": {
          "hide_name": 0,
          "bits": [ 8389 ] ,
          "attributes": {
            "ROUTING": "X12Y24/F5;;1;X12Y24/X08;X12Y24/X08/F5;1;X12Y24/LSR0;X12Y24/LSR0/X08;1"
          }
        },
        "cpu0.step_limit_DFFNSE_Q_D": {
          "hide_name": 0,
          "bits": [ 8387 ] ,
          "attributes": {
            "ROUTING": "X11Y22/F7;;1;X11Y22/EW10;X11Y22/EW10/F7;1;X10Y22/B4;X10Y22/B4/W111;1;X10Y22/XD4;X10Y22/XD4/B4;1"
          }
        },
        "cpu0.step_limit_DFFNRE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8383 ] ,
          "attributes": {
            "ROUTING": "X11Y24/F1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "cpu0.step_limit_DFFNRE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8382 ] ,
          "attributes": {
            "ROUTING": "X11Y24/F0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "cpu0.step_limit_DFFNSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 8380 ] ,
          "attributes": {
            "ROUTING": "X10Y23/S130;X10Y23/S130/F6;1;X10Y24/S270;X10Y24/S270/S131;1;X10Y25/LSR0;X10Y25/LSR0/S271;1;X10Y23/F6;;1;X10Y23/N260;X10Y23/N260/F6;1;X10Y22/X05;X10Y22/X05/N261;1;X10Y22/LSR2;X10Y22/LSR2/X05;1"
          }
        },
        "cpu0.step_limit_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8378 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_limit_ALU_I0_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8376 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_limit_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8375 ] ,
          "attributes": {
            "ROUTING": "X11Y25/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.9-71.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_limit_ALU_I0_2_SUM": {
          "hide_name": 0,
          "bits": [ 8373 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_limit[0]": {
          "hide_name": 0,
          "bits": [ 8372 ] ,
          "attributes": {
            "ROUTING": "X10Y25/Q0;;1;X10Y25/E200;X10Y25/E200/Q0;1;X11Y25/N200;X11Y25/N200/E201;1;X11Y25/A1;X11Y25/A1/N200;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.10-28.20",
            "hdlname": "cpu0 step_limit"
          }
        },
        "cpu0.step_limit_ALU_I0_1_SUM": {
          "hide_name": 0,
          "bits": [ 8370 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_limit[1]": {
          "hide_name": 0,
          "bits": [ 8369 ] ,
          "attributes": {
            "ROUTING": "X12Y24/Q0;;1;X12Y24/W130;X12Y24/W130/Q0;1;X11Y24/S270;X11Y24/S270/W131;1;X11Y25/A2;X11Y25/A2/S271;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.10-28.20",
            "hdlname": "cpu0 step_limit"
          }
        },
        "cpu0.step_limit_ALU_I0_2_COUT": {
          "hide_name": 0,
          "bits": [ 8368 ] ,
          "attributes": {
            "ROUTING": "X11Y25/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.9-71.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_limit_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8366 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_limit[2]": {
          "hide_name": 0,
          "bits": [ 8365 ] ,
          "attributes": {
            "ROUTING": "X10Y22/Q4;;1;X10Y22/EW10;X10Y22/EW10/Q4;1;X11Y22/S810;X11Y22/S810/E111;1;X11Y27/N100;X11Y27/N100/N818;1;X11Y26/N200;X11Y26/N200/N101;1;X11Y25/E200;X11Y25/E200/N201;1;X11Y25/A3;X11Y25/A3/E200;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:28.10-28.20",
            "hdlname": "cpu0 step_limit"
          }
        },
        "cpu0.step_limit_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8364 ] ,
          "attributes": {
            "ROUTING": "X11Y25/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.9-71.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_limit_ALU_I0_1_COUT": {
          "hide_name": 0,
          "bits": [ 8363 ] ,
          "attributes": {
            "ROUTING": "X11Y25/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.9-71.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFS_Q_SET_LUT1_F_I0_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8361 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_DFFS_Q_SET_LUT1_F_I0_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8360 ] ,
          "attributes": {
            "ROUTING": "X12Y25/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.9-71.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFS_Q_SET_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 8358 ] ,
          "attributes": {
            "ROUTING": "X12Y25/F1;;1;X12Y25/W210;X12Y25/W210/F1;1;X12Y25/A4;X12Y25/A4/W210;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:71.9-71.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 8355 ] ,
          "attributes": {
            "ROUTING": "X14Y25/F5;;1;X14Y25/XD5;X14Y25/XD5/F5;1"
          }
        },
        "cpu0.step_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8353 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:69.13-69.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8351 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8349 ] ,
          "attributes": {
            "ROUTING": "X13Y25/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:69.13-69.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8347 ] ,
          "attributes": {
            "ROUTING": "X13Y25/F2;;1;X13Y25/XD2;X13Y25/XD2/F2;1"
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8345 ] ,
          "attributes": {
            "ROUTING": "X13Y25/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:69.13-69.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8343 ] ,
          "attributes": {
            "ROUTING": "X13Y25/F3;;1;X13Y25/XD3;X13Y25/XD3/F3;1"
          }
        },
        "cpu0.step_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8341 ] ,
          "attributes": {
            "ROUTING": "X13Y25/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:69.13-69.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8339 ] ,
          "attributes": {
            "ROUTING": "X13Y25/F4;;1;X13Y25/XD4;X13Y25/XD4/F4;1"
          }
        },
        "cpu0.step_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8337 ] ,
          "attributes": {
            "ROUTING": "X14Y25/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:69.13-69.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8336 ] ,
          "attributes": {
            "ROUTING": "X13Y25/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:69.13-69.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8334 ] ,
          "attributes": {
            "ROUTING": "X13Y25/F5;;1;X13Y25/E130;X13Y25/E130/F5;1;X14Y25/B4;X14Y25/B4/E131;1;X14Y25/XD4;X14Y25/XD4/B4;1"
          }
        },
        "cpu0.step_DFFS_Q_SET": {
          "hide_name": 0,
          "bits": [ 8332 ] ,
          "attributes": {
            "ROUTING": "X14Y25/LSR0;X14Y25/LSR0/E211;1;X13Y25/LSR1;X13Y25/LSR1/E271;1;X13Y25/LSR2;X13Y25/LSR2/E271;1;X12Y25/W130;X12Y25/W130/F4;1;X12Y25/E270;X12Y25/E270/W130;1;X12Y25/F4;;1;X12Y25/EW10;X12Y25/EW10/F4;1;X13Y25/E210;X13Y25/E210/E111;1;X14Y25/LSR2;X14Y25/LSR2/E211;1"
          }
        },
        "cpu0.step_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 8331 ] ,
          "attributes": {
            "ROUTING": "X14Y25/F0;;1;X14Y25/XD0;X14Y25/XD0/F0;1"
          }
        },
        "cpu0.ram_out_DFFNR_Q_D_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 8325 ] ,
          "attributes": {
            "ROUTING": "X12Y23/W230;X12Y23/W230/N231;1;X10Y23/X06;X10Y23/X06/W232;1;X10Y23/A6;X10Y23/A6/X06;1;X12Y24/N230;X12Y24/N230/F3;1;X12Y23/A6;X12Y23/A6/N231;1;X12Y24/F3;;1;X12Y24/S230;X12Y24/S230/F3;1;X12Y25/X08;X12Y25/X08/S231;1;X12Y25/C5;X12Y25/C5/X08;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_out_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 8323 ] ,
          "attributes": {
            "ROUTING": "X12Y25/F5;;1;X12Y25/XD5;X12Y25/XD5/F5;1"
          }
        },
        "cpu0.ram_in_DFFNR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 8320 ] ,
          "attributes": {
            "ROUTING": "X12Y23/F7;;1;X12Y23/X08;X12Y23/X08/F7;1;X12Y23/LSR2;X12Y23/LSR2/X08;1"
          }
        },
        "cpu0.ram.0.1_DO_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8317 ] ,
          "attributes": {
            "ROUTING": "X10Y24/F6;;1;X10Y24/C5;X10Y24/C5/F6;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO[3]": {
          "hide_name": 0,
          "bits": [ 8315 ] ,
          "attributes": {
            "ROUTING": "X10Y24/F7;;1;X10Y24/S130;X10Y24/S130/F7;1;X10Y24/D6;X10Y24/D6/S130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_3_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8312 ] ,
          "attributes": {
            "ROUTING": "X9Y24/F7;;1;X9Y24/W100;X9Y24/W100/F7;1;X8Y24/C7;X8Y24/C7/W101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_3[3]": {
          "hide_name": 0,
          "bits": [ 8310 ] ,
          "attributes": {
            "ROUTING": "X9Y24/F6;;1;X9Y24/W260;X9Y24/W260/F6;1;X9Y24/D7;X9Y24/D7/W260;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_2_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8307 ] ,
          "attributes": {
            "ROUTING": "X10Y25/F7;;1;X10Y25/N100;X10Y25/N100/F7;1;X10Y25/C5;X10Y25/C5/N100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_2[3]": {
          "hide_name": 0,
          "bits": [ 8305 ] ,
          "attributes": {
            "ROUTING": "X10Y25/F4;;1;X10Y25/X07;X10Y25/X07/F4;1;X10Y25/D7;X10Y25/D7/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_1_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8302 ] ,
          "attributes": {
            "ROUTING": "X12Y25/F7;;1;X12Y25/X04;X12Y25/X04/F7;1;X12Y25/C3;X12Y25/C3/X04;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_1[3]": {
          "hide_name": 0,
          "bits": [ 8300 ] ,
          "attributes": {
            "ROUTING": "X11Y25/F6;;1;X11Y25/E100;X11Y25/E100/F6;1;X12Y25/D7;X12Y25/D7/E101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO[0]": {
          "hide_name": 0,
          "bits": [ 8298 ] ,
          "attributes": {
            "ROUTING": "X13Y23/F3;;1;X13Y23/EW20;X13Y23/EW20/F3;1;X12Y23/W220;X12Y23/W220/W121;1;X10Y23/S220;X10Y23/S220/W222;1;X10Y24/X01;X10Y24/X01/S221;1;X10Y24/A6;X10Y24/A6/X01;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_1[0]": {
          "hide_name": 0,
          "bits": [ 8297 ] ,
          "attributes": {
            "ROUTING": "X13Y23/F2;;1;X13Y23/EW10;X13Y23/EW10/F2;1;X12Y23/S210;X12Y23/S210/W111;1;X12Y25/A7;X12Y25/A7/S212;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_2[0]": {
          "hide_name": 0,
          "bits": [ 8296 ] ,
          "attributes": {
            "ROUTING": "X13Y23/F1;;1;X13Y23/W810;X13Y23/W810/F1;1;X9Y23/S210;X9Y23/S210/W814;1;X9Y25/E210;X9Y25/E210/S212;1;X10Y25/S210;X10Y25/S210/E211;1;X10Y25/A7;X10Y25/A7/S210;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_3[0]": {
          "hide_name": 0,
          "bits": [ 8295 ] ,
          "attributes": {
            "ROUTING": "X13Y23/F0;;1;X13Y23/SN10;X13Y23/SN10/F0;1;X13Y24/W810;X13Y24/W810/S111;1;X9Y24/S210;X9Y24/S210/W814;1;X9Y24/A7;X9Y24/A7/S210;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 8292 ] ,
          "attributes": {
            "ROUTING": "X9Y25/F7;;1;X9Y25/W130;X9Y25/W130/F7;1;X8Y25/N270;X8Y25/N270/W131;1;X8Y25/D6;X8Y25/D6/N270;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8290 ] ,
          "attributes": {
            "ROUTING": "X8Y25/F5;;1;X8Y25/N130;X8Y25/N130/F5;1;X8Y25/C6;X8Y25/C6/N130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_3_LUT4_I0_F_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 8287 ] ,
          "attributes": {
            "ROUTING": "X10Y25/F3;;1;X10Y25/W100;X10Y25/W100/F3;1;X9Y25/C0;X9Y25/C0/W101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_3_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 8285 ] ,
          "attributes": {
            "ROUTING": "X10Y25/F1;;1;X10Y25/W130;X10Y25/W130/F1;1;X10Y25/D3;X10Y25/D3/W130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_3_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8283 ] ,
          "attributes": {
            "ROUTING": "X10Y26/F3;;1;X10Y26/SN20;X10Y26/SN20/F3;1;X10Y25/C3;X10Y25/C3/N121;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_2_LUT4_I0_F_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 8280 ] ,
          "attributes": {
            "ROUTING": "X9Y25/F3;;1;X9Y25/X06;X9Y25/X06/F3;1;X9Y25/C5;X9Y25/C5/X06;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_2_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 8278 ] ,
          "attributes": {
            "ROUTING": "X9Y25/F4;;1;X9Y25/E130;X9Y25/E130/F4;1;X9Y25/E260;X9Y25/E260/E130;1;X9Y25/D3;X9Y25/D3/E260;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_2_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8276 ] ,
          "attributes": {
            "ROUTING": "X9Y25/F1;;1;X9Y25/W100;X9Y25/W100/F1;1;X9Y25/N230;X9Y25/N230/W100;1;X9Y25/C3;X9Y25/C3/N230;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_1_LUT4_I0_F_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 8273 ] ,
          "attributes": {
            "ROUTING": "X8Y25/F0;;1;X8Y25/X05;X8Y25/X05/F0;1;X8Y25/C4;X8Y25/C4/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_1_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 8271 ] ,
          "attributes": {
            "ROUTING": "X9Y25/F6;;1;X9Y25/N100;X9Y25/N100/F6;1;X9Y25/W200;X9Y25/W200/N100;1;X8Y25/D0;X8Y25/D0/W201;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_1_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8269 ] ,
          "attributes": {
            "ROUTING": "X8Y25/F7;;1;X8Y25/E100;X8Y25/E100/F7;1;X8Y25/C0;X8Y25/C0/E100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_in": {
          "hide_name": 0,
          "bits": [ 8263 ] ,
          "attributes": {
            "ROUTING": "X12Y23/W820;X12Y23/W820/Q4;1;X4Y23/N270;X4Y23/N270/W828;1;X4Y22/LSR2;X4Y22/LSR2/N271;1;X12Y23/Q4;;1;X12Y23/S100;X12Y23/S100/Q4;1;X12Y23/E210;X12Y23/E210/S100;1;X13Y23/LSR2;X13Y23/LSR2/E211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:16.5-16.11",
            "hdlname": "cpu0 ram_in"
          }
        },
        "cpu0.ram.0.0_DO[0]": {
          "hide_name": 0,
          "bits": [ 8262 ] ,
          "attributes": {
            "ROUTING": "X4Y22/F3;;1;X4Y22/S100;X4Y22/S100/F3;1;X4Y23/E200;X4Y23/E200/S101;1;X6Y23/E200;X6Y23/E200/E202;1;X8Y23/S200;X8Y23/S200/E202;1;X8Y25/S200;X8Y25/S200/S202;1;X8Y25/A5;X8Y25/A5/S200;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_1[0]": {
          "hide_name": 0,
          "bits": [ 8261 ] ,
          "attributes": {
            "ROUTING": "X4Y22/F2;;1;X4Y22/S810;X4Y22/S810/F2;1;X4Y26/E220;X4Y26/E220/S814;1;X6Y26/E220;X6Y26/E220/E222;1;X8Y26/N220;X8Y26/N220/E222;1;X8Y25/X01;X8Y25/X01/N221;1;X8Y25/A7;X8Y25/A7/X01;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_2[0]": {
          "hide_name": 0,
          "bits": [ 8260 ] ,
          "attributes": {
            "ROUTING": "X4Y22/F1;;1;X4Y22/E210;X4Y22/E210/F1;1;X6Y22/E240;X6Y22/E240/E212;1;X8Y22/S240;X8Y22/S240/E242;1;X8Y24/S820;X8Y24/S820/S242;1;X8Y25/E270;X8Y25/E270/N828;1;X9Y25/A1;X9Y25/A1/E271;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_3[0]": {
          "hide_name": 0,
          "bits": [ 8259 ] ,
          "attributes": {
            "ROUTING": "X4Y22/F0;;1;X4Y22/S200;X4Y22/S200/F0;1;X4Y24/S210;X4Y24/S210/S202;1;X4Y26/E210;X4Y26/E210/S212;1;X6Y26/E810;X6Y26/E810/E212;1;X10Y26/N210;X10Y26/N210/E814;1;X10Y26/A3;X10Y26/A3/N210;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_in_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 8247 ] ,
          "attributes": {
            "ROUTING": "X12Y20/F6;;1;X12Y20/C5;X12Y20/C5/F6;1;X12Y20/XD5;X12Y20/XD5/C5;1"
          }
        },
        "cpu0.pc_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8244 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:96.15-96.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 8241 ] ,
          "attributes": {
            "ROUTING": "X7Y25/F4;;1;X7Y25/XD4;X7Y25/XD4/F4;1"
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8238 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc[0]": {
          "hide_name": 0,
          "bits": [ 8236 ] ,
          "attributes": {
            "ROUTING": "X7Y25/S820;X7Y25/S820/Q4;1;X7Y24/S100;X7Y24/S100/N828;1;X7Y24/B1;X7Y24/B1/S100;1;X8Y25/E240;X8Y25/E240/E101;1;X9Y25/S240;X9Y25/S240/E241;1;X9Y25/B0;X9Y25/B0/S240;1;X7Y25/Q4;;1;X7Y25/E100;X7Y25/E100/Q4;1;X7Y25/A4;X7Y25/A4/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8233 ] ,
          "attributes": {
            "ROUTING": "X7Y24/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:96.15-96.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_LUT3_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8232 ] ,
          "attributes": {
            "ROUTING": "X7Y24/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:96.15-96.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8230 ] ,
          "attributes": {
            "ROUTING": "X7Y24/F2;;1;X7Y24/SN10;X7Y24/SN10/F2;1;X7Y25/B3;X7Y25/B3/S111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc[1]": {
          "hide_name": 0,
          "bits": [ 8228 ] ,
          "attributes": {
            "ROUTING": "X7Y25/EW20;X7Y25/EW20/Q3;1;X8Y25/E220;X8Y25/E220/E121;1;X9Y25/X05;X9Y25/X05/E221;1;X9Y25/A5;X9Y25/A5/X05;1;X7Y25/Q3;;1;X7Y25/N130;X7Y25/N130/Q3;1;X7Y24/B2;X7Y24/B2/N131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8226 ] ,
          "attributes": {
            "ROUTING": "X7Y25/F3;;1;X7Y25/XD3;X7Y25/XD3/F3;1"
          }
        },
        "cpu0.ram.0.0_DO_1_LUT4_I0_F_LUT4_I2_F_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 8224 ] ,
          "attributes": {
            "ROUTING": "X7Y24/F3;;1;X7Y24/S230;X7Y24/S230/F3;1;X7Y25/B2;X7Y25/B2/S231;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc[2]": {
          "hide_name": 0,
          "bits": [ 8222 ] ,
          "attributes": {
            "ROUTING": "X7Y25/S100;X7Y25/S100/Q5;1;X7Y25/N210;X7Y25/N210/S100;1;X7Y24/B3;X7Y24/B3/N211;1;X7Y25/Q5;;1;X7Y25/E250;X7Y25/E250/Q5;1;X8Y25/A4;X8Y25/A4/E251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8220 ] ,
          "attributes": {
            "ROUTING": "X7Y25/F2;;1;X7Y25/D5;X7Y25/D5/F2;1;X7Y25/XD5;X7Y25/XD5/D5;1"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8215 ] ,
          "attributes": {
            "ROUTING": "X7Y25/A2;X7Y25/A2/S251;1;X7Y24/X01;X7Y24/X01/S242;1;X7Y24/A6;X7Y24/A6/X01;1;X7Y24/S250;X7Y24/S250/S242;1;X7Y25/A3;X7Y25/A3/S251;1;X7Y25/E240;X7Y25/E240/N828;1;X7Y25/B7;X7Y25/B7/E240;1;X7Y24/S820;X7Y24/S820/S242;1;X7Y25/N240;X7Y25/N240/N828;1;X7Y25/B4;X7Y25/B4/N240;1;X12Y20/Q5;;1;X12Y20/W250;X12Y20/W250/Q5;1;X10Y20/W200;X10Y20/W200/W252;1;X8Y20/W210;X8Y20/W210/W202;1;X7Y20/S210;X7Y20/S210/W211;1;X7Y22/S240;X7Y22/S240/S212;1;X7Y24/X05;X7Y24/X05/S242;1;X7Y24/B7;X7Y24/B7/X05;1",
            "hdlname": "cpu0 pc_in",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.reset": {
          "hide_name": 0,
          "bits": [ 8212 ] ,
          "attributes": {
            "ROUTING": "X8Y27/W210;X8Y27/W210/S818;1;X7Y27/N210;X7Y27/N210/W211;1;X7Y25/X06;X7Y25/X06/N212;1;X7Y25/LSR1;X7Y25/LSR1/X06;1;X8Y17/S220;X8Y17/S220/Q2;1;X8Y19/S810;X8Y19/S810/S222;1;X8Y27/N100;X8Y27/N100/S818;1;X8Y26/N240;X8Y26/N240/N101;1;X8Y24/X05;X8Y24/X05/N242;1;X8Y24/LSR2;X8Y24/LSR2/X05;1;X7Y25/X07;X7Y25/X07/S202;1;X7Y25/LSR2;X7Y25/LSR2/X07;1;X8Y17/Q2;;1;X8Y17/W100;X8Y17/W100/Q2;1;X7Y17/S240;X7Y17/S240/W101;1;X7Y19/S240;X7Y19/S240/S242;1;X7Y21/S250;X7Y21/S250/S242;1;X7Y23/S200;X7Y23/S200/S252;1;X7Y24/W200;X7Y24/W200/S201;1;X7Y24/A7;X7Y24/A7/W200;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:36.5-36.10",
            "hdlname": "cpu0 reset"
          }
        },
        "cpu0.pc_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8211 ] ,
          "attributes": {
            "ROUTING": "X7Y24/F6;;1;X7Y24/EW10;X7Y24/EW10/F6;1;X8Y24/A5;X8Y24/A5/E111;1;X8Y24/XD5;X8Y24/XD5/A5;1"
          }
        },
        "cpu0.pc_DFFRE_Q_7_CE": {
          "hide_name": 0,
          "bits": [ 8210 ] ,
          "attributes": {
            "ROUTING": "X7Y25/CE2;X7Y25/CE2/X08;1;X7Y25/X08;X7Y25/X08/F7;1;X7Y25/CE1;X7Y25/CE1/X08;1;X7Y25/F7;;1;X7Y25/EW10;X7Y25/EW10/F7;1;X8Y25/N210;X8Y25/N210/E111;1;X8Y24/CE2;X8Y24/CE2/N211;1"
          }
        },
        "cpu0.ram.0.0_DO_LUT4_I0_F_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 8208 ] ,
          "attributes": {
            "ROUTING": "X8Y25/F6;;1;X8Y25/SN10;X8Y25/SN10/F6;1;X8Y24/C4;X8Y24/C4/N111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_out": {
          "hide_name": 0,
          "bits": [ 8200 ] ,
          "attributes": {
            "ROUTING": "X9Y25/S800;X9Y25/S800/W804;1;X9Y24/E230;X9Y24/E230/N808;1;X10Y24/B5;X10Y24/B5/E231;1;X8Y24/X07;X8Y24/X07/N221;1;X8Y24/B7;X8Y24/B7/X07;1;X8Y24/X01;X8Y24/X01/N221;1;X8Y24/B4;X8Y24/B4/X01;1;X9Y25/N200;X9Y25/N200/W804;1;X9Y25/A0;X9Y25/A0/N200;1;X7Y24/S130;X7Y24/S130/N808;1;X7Y25/E230;X7Y25/E230/S131;1;X8Y25/B4;X8Y25/B4/E231;1;X10Y25/X01;X10Y25/X01/W222;1;X10Y25/B5;X10Y25/B5/X01;1;X12Y25/W220;X12Y25/W220/W222;1;X12Y25/X01;X12Y25/X01/W201;1;X12Y25/B3;X12Y25/B3/X01;1;X13Y25/W800;X13Y25/W800/W101;1;X11Y25/W800;X11Y25/W800/W202;1;X7Y25/S800;X7Y25/S800/W804;1;X12Y25/W810;X12Y25/W810/W222;1;X14Y25/Q2;;1;X14Y25/W100;X14Y25/W100/Q2;1;X13Y25/W200;X13Y25/W200/W101;1;X14Y25/W220;X14Y25/W220/Q2;1;X10Y25/W230;X10Y25/W230/W222;1;X9Y25/B5;X9Y25/B5/W231;1;X8Y25/N220;X8Y25/N220/W814;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc_out"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8197 ] ,
          "attributes": {
            "ROUTING": "X7Y24/F4;;1;X7Y24/X07;X7Y24/X07/F4;1;X7Y24/B6;X7Y24/B6/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc[3]": {
          "hide_name": 0,
          "bits": [ 8196 ] ,
          "attributes": {
            "ROUTING": "X8Y24/N130;X8Y24/N130/Q5;1;X8Y24/W240;X8Y24/W240/N130;1;X7Y24/N240;X7Y24/N240/W241;1;X7Y24/B4;X7Y24/B4/N240;1;X8Y24/Q5;;1;X8Y24/E100;X8Y24/E100/Q5;1;X8Y24/A4;X8Y24/A4/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8194 ] ,
          "attributes": {
            "ROUTING": "X7Y24/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:96.15-96.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8192 ] ,
          "attributes": {
            "ROUTING": "X7Y24/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:96.15-96.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc[4]": {
          "hide_name": 0,
          "bits": [ 8190 ] ,
          "attributes": {
            "ROUTING": "X7Y24/B5;X7Y24/B5/E250;1;X7Y24/Q5;;1;X7Y24/E250;X7Y24/E250/Q5;1;X8Y24/A7;X8Y24/A7/E251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8188 ] ,
          "attributes": {
            "ROUTING": "X7Y24/F5;;1;X7Y24/XD5;X7Y24/XD5/F5;1"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8186 ] ,
          "attributes": {
            "ROUTING": "X8Y24/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:96.15-96.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc[5]": {
          "hide_name": 0,
          "bits": [ 8184 ] ,
          "attributes": {
            "ROUTING": "X8Y24/S100;X8Y24/S100/Q0;1;X8Y24/B0;X8Y24/B0/S100;1;X8Y24/Q0;;1;X8Y24/SN10;X8Y24/SN10/Q0;1;X8Y25/E250;X8Y25/E250/S111;1;X10Y25/A5;X10Y25/A5/E252;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8182 ] ,
          "attributes": {
            "ROUTING": "X8Y24/F0;;1;X8Y24/XD0;X8Y24/XD0/F0;1"
          }
        },
        "cpu0.pc_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8180 ] ,
          "attributes": {
            "ROUTING": "X8Y24/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:96.15-96.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8179 ] ,
          "attributes": {
            "ROUTING": "X8Y24/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:96.15-96.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc[6]": {
          "hide_name": 0,
          "bits": [ 8177 ] ,
          "attributes": {
            "ROUTING": "X8Y24/S810;X8Y24/S810/Q1;1;X8Y25/E810;X8Y25/E810/N818;1;X12Y25/N210;X12Y25/N210/E814;1;X12Y25/A3;X12Y25/A3/N210;1;X8Y24/Q1;;1;X8Y24/B1;X8Y24/B1/Q1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8175 ] ,
          "attributes": {
            "ROUTING": "X8Y24/F1;;1;X8Y24/XD1;X8Y24/XD1/F1;1"
          }
        },
        "cpu0.pc_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 8173 ] ,
          "attributes": {
            "ROUTING": "X8Y24/LSR1;X8Y24/LSR1/E271;1;X7Y24/X08;X7Y24/X08/F7;1;X7Y24/LSR2;X7Y24/LSR2/X08;1;X7Y24/F7;;1;X7Y24/E270;X7Y24/E270/F7;1;X8Y24/LSR0;X8Y24/LSR0/E271;1"
          }
        },
        "cpu0.pc[7]": {
          "hide_name": 0,
          "bits": [ 8172 ] ,
          "attributes": {
            "ROUTING": "X8Y24/E130;X8Y24/E130/Q2;1;X9Y24/E270;X9Y24/E270/E131;1;X10Y24/A5;X10Y24/A5/E271;1;X8Y24/Q2;;1;X8Y24/S130;X8Y24/S130/Q2;1;X8Y24/B2;X8Y24/B2/S130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 8170 ] ,
          "attributes": {
            "ROUTING": "X8Y24/F2;;1;X8Y24/XD2;X8Y24/XD2/F2;1"
          }
        },
        "signal[0]": {
          "hide_name": 0,
          "bits": [ 8168 ] ,
          "attributes": {
            "ROUTING": "X14Y22/N260;X14Y22/N260/N232;1;X14Y20/W260;X14Y20/W260/N262;1;X13Y20/S260;X13Y20/S260/W261;1;X13Y21/X03;X13Y21/X03/S261;1;X13Y21/A1;X13Y21/A1/X03;1;X11Y24/N230;X11Y24/N230/W232;1;X11Y22/X02;X11Y22/X02/N232;1;X11Y22/A1;X11Y22/A1/X02;1;X5Y23/X01;X5Y23/X01/N201;1;X5Y23/A1;X5Y23/A1/X01;1;X5Y24/N200;X5Y24/N200/E202;1;X5Y24/A1;X5Y24/A1/N200;1;X13Y24/W230;X13Y24/W230/W222;1;X16Y24/W230;X16Y24/W230/Q3;1;X14Y24/N230;X14Y24/N230/W232;1;X14Y23/X02;X14Y23/X02/N231;1;X14Y23/A1;X14Y23/A1/X02;1;X17Y24/E820;X17Y24/E820/E121;1;X21Y24/S820;X21Y24/S820/E824;1;X21Y25/N270;X21Y25/N270/N828;1;X21Y24/A1;X21Y24/A1/N271;1;X15Y22/N230;X15Y22/N230/W231;1;X15Y21/B1;X15Y21/B1/N231;1;X16Y24/EW20;X16Y24/EW20/Q3;1;X15Y24/W220;X15Y24/W220/W121;1;X14Y24/X01;X14Y24/X01/W221;1;X14Y24/A1;X14Y24/A1/X01;1;X16Y22/W230;X16Y22/W230/N232;1;X14Y22/X02;X14Y22/X02/W232;1;X14Y22/A1;X14Y22/A1/X02;1;X20Y23/E230;X20Y23/E230/E232;1;X21Y23/B1;X21Y23/B1/E231;1;X18Y23/E230;X18Y23/E230/E232;1;X16Y22/E230;X16Y22/E230/N232;1;X18Y22/E230;X18Y22/E230/E232;1;X19Y22/X06;X19Y22/X06/E231;1;X16Y24/N230;X16Y24/N230/Q3;1;X16Y22/X02;X16Y22/X02/N232;1;X16Y22/A1;X16Y22/A1/X02;1;X16Y24/Q3;;1;X16Y23/E230;X16Y23/E230/N231;1;X11Y24/W800;X11Y24/W800/W232;1;X3Y24/E200;X3Y24/E200/W808;1;X19Y22/A6;X19Y22/A6/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[1]": {
          "hide_name": 0,
          "bits": [ 8163 ] ,
          "attributes": {
            "ROUTING": "X13Y24/E250;X13Y24/E250/S252;1;X14Y24/A2;X14Y24/A2/E251;1;X15Y22/E250;X15Y22/E250/E252;1;X16Y22/A2;X16Y22/A2/E251;1;X13Y22/N250;X13Y22/N250/Q5;1;X13Y21/A2;X13Y21/A2/N251;1;X14Y22/A2;X14Y22/A2/E251;1;X14Y23/A2;X14Y23/A2/E251;1;X11Y22/W830;X11Y22/W830/W252;1;X3Y22/E250;X3Y22/E250/W838;1;X5Y22/S250;X5Y22/S250/E252;1;X5Y23/A2;X5Y23/A2/S251;1;X17Y22/E800;X17Y22/E800/E202;1;X21Y22/S230;X21Y22/S230/E804;1;X21Y24/X02;X21Y24/X02/S232;1;X21Y24/A2;X21Y24/A2/X02;1;X15Y23/A7;X15Y23/A7/E252;1;X13Y22/W250;X13Y22/W250/Q5;1;X11Y22/A2;X11Y22/A2/W252;1;X17Y21/A6;X17Y21/A6/E252;1;X13Y23/W250;X13Y23/W250/S251;1;X11Y23/W250;X11Y23/W250/W252;1;X9Y23/W830;X9Y23/W830/W252;1;X5Y23/S260;X5Y23/S260/W834;1;X5Y24/X05;X5Y24/X05/S261;1;X5Y24/A2;X5Y24/A2/X05;1;X17Y21/A7;X17Y21/A7/E252;1;X15Y22/E200;X15Y22/E200/E252;1;X17Y22/X05;X17Y22/X05/E202;1;X17Y22/A2;X17Y22/A2/X05;1;X15Y21/E250;X15Y21/E250/N251;1;X17Y21/E250;X17Y21/E250/E252;1;X18Y21/A6;X18Y21/A6/E251;1;X13Y22/E250;X13Y22/E250/Q5;1;X15Y22/N250;X15Y22/N250/E252;1;X15Y21/X04;X15Y21/X04/N251;1;X15Y21/B2;X15Y21/B2/X04;1;X13Y22/Q5;;1;X13Y22/S250;X13Y22/S250/Q5;1;X13Y23/E250;X13Y23/E250/S251;1;X15Y23/E250;X15Y23/E250/E252;1;X17Y23/E830;X17Y23/E830/E252;1;X21Y23/S250;X21Y23/S250/E834;1;X21Y23/B2;X21Y23/B2/S250;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[2]": {
          "hide_name": 0,
          "bits": [ 8155 ] ,
          "attributes": {
            "ROUTING": "X13Y23/E270;X13Y23/E270/S131;1;X14Y23/A3;X14Y23/A3/E271;1;X14Y21/A7;X14Y21/A7/N211;1;X14Y22/A3;X14Y22/A3/E111;1;X13Y22/EW10;X13Y22/EW10/Q2;1;X14Y22/E250;X14Y22/E250/E111;1;X16Y22/A3;X16Y22/A3/E252;1;X16Y23/X02;X16Y23/X02/E231;1;X16Y23/A3;X16Y23/A3/X02;1;X11Y22/S220;X11Y22/S220/W222;1;X11Y23/W220;X11Y23/W220/S221;1;X9Y23/W230;X9Y23/W230/W222;1;X7Y23/W230;X7Y23/W230/W232;1;X5Y23/X02;X5Y23/X02/W232;1;X5Y23/A3;X5Y23/A3/X02;1;X14Y23/S230;X14Y23/S230/E231;1;X14Y24/X02;X14Y24/X02/S231;1;X14Y24/A3;X14Y24/A3/X02;1;X21Y24/X07;X21Y24/X07/S221;1;X21Y24/A3;X21Y24/A3/X07;1;X21Y23/S220;X21Y23/S220/E222;1;X15Y23/E230;X15Y23/E230/E232;1;X13Y22/W220;X13Y22/W220/Q2;1;X11Y22/X05;X11Y22/X05/W222;1;X11Y22/A3;X11Y22/A3/X05;1;X15Y23/E260;X15Y23/E260/E232;1;X17Y23/E270;X17Y23/E270/E262;1;X19Y23/E220;X19Y23/E220/E272;1;X21Y23/X05;X21Y23/X05/E222;1;X21Y23/B6;X21Y23/B6/X05;1;X13Y22/S130;X13Y22/S130/Q2;1;X13Y23/E230;X13Y23/E230/S131;1;X15Y21/A7;X15Y21/A7/X01;1;X14Y22/N210;X14Y22/N210/E111;1;X15Y21/X01;X15Y21/X01/E202;1;X15Y21/A6;X15Y21/A6/X01;1;X13Y22/W810;X13Y22/W810/Q2;1;X5Y22/S210;X5Y22/S210/W818;1;X5Y24/X02;X5Y24/X02/S212;1;X5Y24/A3;X5Y24/A3/X02;1;X13Y22/Q2;;1;X13Y22/N100;X13Y22/N100/Q2;1;X13Y21/E200;X13Y21/E200/N101;1;X13Y21/A3;X13Y21/A3/E200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[3]": {
          "hide_name": 0,
          "bits": [ 8148 ] ,
          "attributes": {
            "ROUTING": "X5Y23/S230;X5Y23/S230/W808;1;X5Y24/A4;X5Y24/A4/S231;1;X13Y22/E130;X13Y22/E130/Q3;1;X14Y22/E270;X14Y22/E270/E131;1;X16Y22/A4;X16Y22/A4/E272;1;X15Y23/E800;X15Y23/E800/E202;1;X23Y23/S230;X23Y23/S230/E808;1;X23Y24/W230;X23Y24/W230/S231;1;X21Y24/X06;X21Y24/X06/W232;1;X21Y24/A4;X21Y24/A4/X06;1;X14Y22/X06;X14Y22/X06/E231;1;X14Y22/A6;X14Y22/A6/X06;1;X13Y22/W130;X13Y22/W130/Q3;1;X12Y22/W230;X12Y22/W230/W131;1;X11Y22/X06;X11Y22/X06/W231;1;X11Y22/A4;X11Y22/A4/X06;1;X14Y21/X02;X14Y21/X02/N231;1;X14Y21/A3;X14Y21/A3/X02;1;X14Y22/N230;X14Y22/N230/E231;1;X14Y21/A6;X14Y21/A6/N231;1;X14Y23/X01;X14Y23/X01/E201;1;X14Y23/A7;X14Y23/A7/X01;1;X14Y23/A4;X14Y23/A4/S200;1;X15Y22/A4;X15Y22/A4/X06;1;X13Y23/E200;X13Y23/E200/S101;1;X14Y23/S200;X14Y23/S200/E201;1;X14Y24/X07;X14Y24/X07/S201;1;X14Y24/A4;X14Y24/A4/X07;1;X13Y22/E230;X13Y22/E230/Q3;1;X15Y22/X06;X15Y22/X06/E232;1;X15Y22/A5;X15Y22/A5/X06;1;X13Y22/Q3;;1;X13Y22/S100;X13Y22/S100/Q3;1;X13Y23/W800;X13Y23/W800/S101;1;X5Y23/E100;X5Y23/E100/W808;1;X5Y23/A4;X5Y23/A4/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[4]": {
          "hide_name": 0,
          "bits": [ 8138 ] ,
          "attributes": {
            "ROUTING": "X16Y24/N210;X16Y24/N210/E111;1;X16Y23/A6;X16Y23/A6/N211;1;X15Y23/N230;X15Y23/N230/N131;1;X15Y22/A7;X15Y22/A7/N231;1;X15Y24/W130;X15Y24/W130/Q4;1;X14Y24/A5;X14Y24/A5/W131;1;X5Y24/N270;X5Y24/N270/E272;1;X5Y23/X06;X5Y23/X06/N271;1;X5Y23/A5;X5Y23/A5/X06;1;X16Y24/A6;X16Y24/A6/E111;1;X15Y24/EW10;X15Y24/EW10/Q4;1;X15Y24/N130;X15Y24/N130/Q4;1;X11Y24/N240;X11Y24/N240/W242;1;X11Y22/X07;X11Y22/X07/N242;1;X11Y22/A5;X11Y22/A5/X07;1;X16Y24/E240;X16Y24/E240/E101;1;X18Y24/E240;X18Y24/E240/E242;1;X20Y24/E250;X20Y24/E250/E242;1;X21Y24/A5;X21Y24/A5/E251;1;X16Y24/A4;X16Y24/A4/S200;1;X16Y24/N200;X16Y24/N200/E101;1;X16Y23/X07;X16Y23/X07/N201;1;X16Y23/A2;X16Y23/A2/X07;1;X15Y24/W240;X15Y24/W240/Q4;1;X13Y24/W240;X13Y24/W240/W242;1;X11Y24/W820;X11Y24/W820/W242;1;X3Y24/E270;X3Y24/E270/W828;1;X5Y24/A5;X5Y24/A5/E272;1;X15Y24/Q4;;1;X15Y24/E100;X15Y24/E100/Q4;1;X16Y24/S200;X16Y24/S200/E101;1;X16Y24/A5;X16Y24/A5/S200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[5]": {
          "hide_name": 0,
          "bits": [ 8129 ] ,
          "attributes": {
            "ROUTING": "X16Y23/S100;X16Y23/S100/Q0;1;X16Y24/A7;X16Y24/A7/S101;1;X16Y24/W250;X16Y24/W250/S111;1;X15Y24/A6;X15Y24/A6/W251;1;X14Y23/N200;X14Y23/N200/W202;1;X14Y22/W200;X14Y22/W200/N201;1;X12Y22/N200;X12Y22/N200/W202;1;X12Y22/A0;X12Y22/A0/N200;1;X16Y23/SN10;X16Y23/SN10/Q0;1;X16Y24/E210;X16Y24/E210/S111;1;X16Y24/A0;X16Y24/A0/E210;1;X6Y23/N200;X6Y23/N200/W808;1;X6Y23/A0;X6Y23/A0/N200;1;X15Y23/S200;X15Y23/S200/W201;1;X15Y24/X07;X15Y24/X07/S201;1;X15Y24/A5;X15Y24/A5/X07;1;X16Y23/Q0;;1;X16Y23/W200;X16Y23/W200/Q0;1;X14Y23/W800;X14Y23/W800/W202;1;X6Y23/S230;X6Y23/S230/W808;1;X6Y24/X02;X6Y24/X02/S231;1;X6Y24/A0;X6Y24/A0/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[6]": {
          "hide_name": 0,
          "bits": [ 8124 ] ,
          "attributes": {
            "ROUTING": "X15Y24/W270;X15Y24/W270/W131;1;X13Y24/W220;X13Y24/W220/W272;1;X11Y24/W230;X11Y24/W230/W222;1;X9Y24/W230;X9Y24/W230/W232;1;X7Y24/W260;X7Y24/W260/W232;1;X6Y24/X03;X6Y24/X03/W261;1;X6Y24/A1;X6Y24/A1/X03;1;X16Y24/W210;X16Y24/W210/Q1;1;X15Y24/B6;X15Y24/B6/W211;1;X16Y24/W130;X16Y24/W130/Q1;1;X16Y24/B7;X16Y24/B7/W130;1;X16Y24/SN10;X16Y24/SN10/Q1;1;X16Y23/A1;X16Y23/A1/N111;1;X12Y23/W800;X12Y23/W800/W232;1;X4Y23/E230;X4Y23/E230/W808;1;X6Y23/X02;X6Y23/X02/E232;1;X6Y23/A1;X6Y23/A1/X02;1;X16Y24/Q1;;1;X16Y24/SN20;X16Y24/SN20/Q1;1;X16Y23/W220;X16Y23/W220/N121;1;X14Y23/W230;X14Y23/W230/W222;1;X12Y23/N230;X12Y23/N230/W232;1;X12Y22/X02;X12Y22/X02/N231;1;X12Y22/A1;X12Y22/A1/X02;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[7]": {
          "hide_name": 0,
          "bits": [ 8120 ] ,
          "attributes": {
            "ROUTING": "X16Y24/W220;X16Y24/W220/Q2;1;X15Y24/X01;X15Y24/X01/W221;1;X15Y24/A7;X15Y24/A7/X01;1;X12Y24/N220;X12Y24/N220/W814;1;X12Y22/X07;X12Y22/X07/N222;1;X12Y22/A2;X12Y22/A2/X07;1;X6Y24/X05;X6Y24/X05/W222;1;X6Y24/A2;X6Y24/A2/X05;1;X16Y24/E100;X16Y24/E100/Q2;1;X17Y24/E200;X17Y24/E200/E101;1;X19Y24/E210;X19Y24/E210/E202;1;X20Y24/N210;X20Y24/N210/E211;1;X20Y24/A2;X20Y24/A2/N210;1;X16Y24/Q2;;1;X16Y24/W810;X16Y24/W810/Q2;1;X8Y24/W220;X8Y24/W220/W818;1;X6Y24/N220;X6Y24/N220/W222;1;X6Y23/X07;X6Y23/X07/N221;1;X6Y23/A2;X6Y23/A2/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8113 ] ,
          "attributes": {
            "ROUTING": "X11Y24/F3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8112 ] ,
          "attributes": {
            "ROUTING": "X11Y24/F2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "cpu0.pc_in_DFFNR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 8109 ] ,
          "attributes": {
            "ROUTING": "X12Y20/LSR1;X12Y20/LSR1/X06;1;X12Y20/F1;;1;X12Y20/X06;X12Y20/X06/F1;1;X12Y20/LSR2;X12Y20/LSR2/X06;1"
          }
        },
        "cpu0.output_in": {
          "hide_name": 0,
          "bits": [ 8108 ] ,
          "attributes": {
            "ROUTING": "X13Y22/S260;X13Y22/S260/S232;1;X13Y23/E260;X13Y23/E260/S261;1;X15Y23/E270;X15Y23/E270/E262;1;X16Y23/CE0;X16Y23/CE0/E271;1;X13Y22/CE2;X13Y22/CE2/X06;1;X16Y24/CE0;X16Y24/CE0/E212;1;X13Y22/CE1;X13Y22/CE1/X06;1;X13Y22/X06;X13Y22/X06/S232;1;X16Y24/CE1;X16Y24/CE1/E212;1;X12Y20/E130;X12Y20/E130/Q3;1;X13Y20/S230;X13Y20/S230/E131;1;X12Y20/Q3;;1;X12Y20/S800;X12Y20/S800/Q3;1;X12Y24/E200;X12Y24/E200/S804;1;X14Y24/E210;X14Y24/E210/E202;1;X15Y24/CE2;X15Y24/CE2/E211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:26.5-26.14",
            "hdlname": "cpu0 output_in"
          }
        },
        "cpu0.mar_in_LUT3_I0_F_DFF_D_Q[2]": {
          "hide_name": 0,
          "bits": [ 8106 ] ,
          "attributes": {
            "ROUTING": "X4Y22/C0;X4Y22/C0/W241;1;X4Y22/C2;X4Y22/C2/W241;1;X13Y23/C2;X13Y23/C2/E241;1;X4Y22/C1;X4Y22/C1/W241;1;X12Y23/N240;X12Y23/N240/N242;1;X12Y22/W240;X12Y22/W240/N241;1;X10Y22/W820;X10Y22/W820/W242;1;X2Y22/W820;X2Y22/W820/W828;1;X5Y22/W240;X5Y22/W240/E828;1;X4Y22/C3;X4Y22/C3/W241;1;X13Y23/C3;X13Y23/C3/E241;1;X13Y23/C0;X13Y23/C0/E241;1;X12Y26/Q5;;1;X12Y26/N100;X12Y26/N100/Q5;1;X12Y25/N240;X12Y25/N240/N101;1;X12Y23/E240;X12Y23/E240/N242;1;X13Y23/C1;X13Y23/C1/E241;1"
          }
        },
        "cpu0.mar_in_LUT3_I0_F_DFF_D_Q[1]": {
          "hide_name": 0,
          "bits": [ 8104 ] ,
          "attributes": {
            "ROUTING": "X4Y22/B0;X4Y22/B0/W231;1;X9Y23/W800;X9Y23/W800/W232;1;X5Y23/N230;X5Y23/N230/W804;1;X5Y22/W230;X5Y22/W230/N231;1;X4Y22/B3;X4Y22/B3/W231;1;X13Y25/N230;X13Y25/N230/N131;1;X13Y23/B3;X13Y23/B3/N232;1;X13Y23/B0;X13Y23/B0/N232;1;X13Y23/B1;X13Y23/B1/N232;1;X4Y22/B2;X4Y22/B2/W231;1;X13Y23/W230;X13Y23/W230/N232;1;X11Y23/W230;X11Y23/W230/W232;1;X13Y26/Q0;;1;X4Y22/B1;X4Y22/B1/W231;1;X13Y26/N130;X13Y26/N130/Q0;1;X13Y23/B2;X13Y23/B2/N232;1"
          }
        },
        "cpu0.mar_in_LUT3_I1_2_F": {
          "hide_name": 0,
          "bits": [ 8102 ] ,
          "attributes": {
            "ROUTING": "X13Y26/F0;;1;X13Y26/XD0;X13Y26/XD0/F0;1"
          }
        },
        "cpu0.mar_in_LUT3_I0_F_DFF_D_Q[3]": {
          "hide_name": 0,
          "bits": [ 8100 ] ,
          "attributes": {
            "ROUTING": "X4Y22/D1;X4Y22/D1/X08;1;X4Y22/D2;X4Y22/D2/S270;1;X13Y23/D2;X13Y23/D2/N222;1;X4Y22/X08;X4Y22/X08/W271;1;X4Y22/D0;X4Y22/D0/X08;1;X4Y22/S270;X4Y22/S270/W271;1;X4Y22/D3;X4Y22/D3/S270;1;X13Y23/D3;X13Y23/D3/N222;1;X13Y23/N230;X13Y23/N230/N222;1;X13Y22/W230;X13Y22/W230/N231;1;X11Y22/W260;X11Y22/W260/W232;1;X9Y22/W260;X9Y22/W260/W262;1;X7Y22/W270;X7Y22/W270/W262;1;X13Y23/D1;X13Y23/D1/N222;1;X5Y22/W270;X5Y22/W270/W272;1;X13Y26/Q1;;1;X13Y26/SN20;X13Y26/SN20/Q1;1;X13Y25/N220;X13Y25/N220/N121;1;X13Y23/D0;X13Y23/D0/N222;1"
          }
        },
        "cpu0.mar_in_LUT3_I1_1_F": {
          "hide_name": 0,
          "bits": [ 8098 ] ,
          "attributes": {
            "ROUTING": "X13Y26/F3;;1;X13Y26/B1;X13Y26/B1/F3;1;X13Y26/XD1;X13Y26/XD1/B1;1"
          }
        },
        "cpu0.mar_in_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 8096 ] ,
          "attributes": {
            "ROUTING": "X12Y26/F6;;1;X12Y26/C5;X12Y26/C5/F6;1;X12Y26/XD5;X12Y26/XD5/C5;1"
          }
        },
        "cpu0.mar_in_LUT3_I0_F_DFF_D_Q[0]": {
          "hide_name": 0,
          "bits": [ 8094 ] ,
          "attributes": {
            "ROUTING": "X13Y23/A2;X13Y23/A2/X02;1;X4Y22/A3;X4Y22/A3/X07;1;X4Y22/A1;X4Y22/A1/X01;1;X13Y23/A1;X13Y23/A1/X02;1;X13Y23/X02;X13Y23/X02/W211;1;X13Y23/A0;X13Y23/A0/X02;1;X4Y22/X01;X4Y22/X01/N221;1;X4Y22/A0;X4Y22/A0/X01;1;X12Y23/W810;X12Y23/W810/W212;1;X4Y23/N220;X4Y23/N220/W818;1;X4Y22/X07;X4Y22/X07/N221;1;X4Y22/A2;X4Y22/A2/X07;1;X14Y26/Q2;;1;X14Y26/SN10;X14Y26/SN10/Q2;1;X14Y25/N210;X14Y25/N210/N111;1;X14Y23/W210;X14Y23/W210/N212;1;X13Y23/N210;X13Y23/N210/W211;1;X13Y23/A3;X13Y23/A3/N210;1"
          }
        },
        "cpu0.mar_in_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 8092 ] ,
          "attributes": {
            "ROUTING": "X14Y26/F1;;1;X14Y26/B2;X14Y26/B2/F1;1;X14Y26/XD2;X14Y26/XD2/B2;1"
          }
        },
        "cpu0.mar_in_DFFNS_Q_D": {
          "hide_name": 0,
          "bits": [ 8089 ] ,
          "attributes": {
            "ROUTING": "X13Y24/F2;;1;X13Y24/S220;X13Y24/S220/F2;1;X13Y26/E220;X13Y26/E220/S222;1;X14Y26/D4;X14Y26/D4/E221;1;X14Y26/XD4;X14Y26/XD4/D4;1"
          }
        },
        "cpu0.mar[0]": {
          "hide_name": 0,
          "bits": [ 8087 ] ,
          "attributes": {
            "ROUTING": "X12Y22/W260;X12Y22/W260/W232;1;X10Y22/W270;X10Y22/W270/W262;1;X8Y22/W220;X8Y22/W220/W272;1;X6Y22/W230;X6Y22/W230/W222;1;X4Y22/X06;X4Y22/X06/W232;1;X4Y22/A4;X4Y22/A4/X06;1;X14Y26/X05;X14Y26/X05/Q0;1;X14Y26/B1;X14Y26/B1/X05;1;X14Y26/Q0;;1;X14Y26/N800;X14Y26/N800/Q0;1;X14Y22/W230;X14Y22/W230/N804;1;X13Y22/S230;X13Y22/S230/W231;1;X13Y23/A4;X13Y23/A4/S231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:110.10-110.13",
            "hdlname": "cpu0 mar"
          }
        },
        "cpu0.mar[1]": {
          "hide_name": 0,
          "bits": [ 8085 ] ,
          "attributes": {
            "ROUTING": "X13Y23/W200;X13Y23/W200/N202;1;X11Y23/W800;X11Y23/W800/W202;1;X3Y23/N230;X3Y23/N230/W808;1;X3Y22/E230;X3Y22/E230/N231;1;X4Y22/B4;X4Y22/B4/E231;1;X13Y25/N200;X13Y25/N200/N101;1;X13Y23/X03;X13Y23/X03/N202;1;X13Y23/B4;X13Y23/B4/X03;1;X13Y26/Q2;;1;X13Y26/N100;X13Y26/N100/Q2;1;X13Y26/A0;X13Y26/A0/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 mar"
          }
        },
        "cpu0.mar[2]": {
          "hide_name": 0,
          "bits": [ 8082 ] ,
          "attributes": {
            "ROUTING": "X12Y26/E250;X12Y26/E250/E252;1;X13Y26/N250;X13Y26/N250/E251;1;X13Y24/N200;X13Y24/N200/N252;1;X13Y23/C4;X13Y23/C4/N201;1;X10Y26/E250;X10Y26/E250/Q5;1;X12Y26/A6;X12Y26/A6/E252;1;X10Y26/Q5;;1;X10Y26/N830;X10Y26/N830/Q5;1;X10Y22/W260;X10Y22/W260/N834;1;X8Y22/W260;X8Y22/W260/W262;1;X6Y22/W260;X6Y22/W260/W262;1;X4Y22/C4;X4Y22/C4/W262;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:110.10-110.13",
            "hdlname": "cpu0 mar"
          }
        },
        "cpu0.mar[3]": {
          "hide_name": 0,
          "bits": [ 8080 ] ,
          "attributes": {
            "ROUTING": "X13Y26/N270;X13Y26/N270/E272;1;X13Y24/N220;X13Y24/N220/N272;1;X13Y23/X07;X13Y23/X07/N221;1;X13Y23/D4;X13Y23/D4/X07;1;X10Y26/E130;X10Y26/E130/Q4;1;X11Y26/E270;X11Y26/E270/E131;1;X13Y26/A3;X13Y26/A3/E272;1;X10Y26/Q4;;1;X10Y26/W100;X10Y26/W100/Q4;1;X9Y26/W800;X9Y26/W800/W101;1;X5Y26/N230;X5Y26/N230/W804;1;X5Y24/W230;X5Y24/W230/N232;1;X4Y24/N230;X4Y24/N230/W231;1;X4Y22/X04;X4Y22/X04/N232;1;X4Y22/D4;X4Y22/D4/X04;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:110.10-110.13",
            "hdlname": "cpu0 mar"
          }
        },
        "cpu0.mar_in": {
          "hide_name": 0,
          "bits": [ 8079 ] ,
          "attributes": {
            "ROUTING": "X13Y26/X03;X13Y26/X03/W241;1;X13Y26/B3;X13Y26/B3/X03;1;X14Y26/X07;X14Y26/X07/Q4;1;X14Y26/CE0;X14Y26/CE0/X07;1;X12Y26/W250;X12Y26/W250/W242;1;X10Y26/X08;X10Y26/X08/W252;1;X10Y26/CE2;X10Y26/CE2/X08;1;X14Y26/X03;X14Y26/X03/Q4;1;X14Y26/A1;X14Y26/A1/X03;1;X13Y26/B0;X13Y26/B0/X07;1;X13Y26/X07;X13Y26/X07/W241;1;X13Y26/CE1;X13Y26/CE1/X07;1;X14Y26/Q4;;1;X14Y26/W240;X14Y26/W240/Q4;1;X12Y26/X07;X12Y26/X07/W242;1;X12Y26/B6;X12Y26/B6/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 mar_in"
          }
        },
        "cpu0.ram_out": {
          "hide_name": 0,
          "bits": [ 8076 ] ,
          "attributes": {
            "ROUTING": "X10Y25/N260;X10Y25/N260/W261;1;X10Y24/X05;X10Y24/X05/N261;1;X10Y24/C6;X10Y24/C6/X05;1;X12Y25/W100;X12Y25/W100/Q5;1;X12Y25/W230;X12Y25/W230/W100;1;X10Y25/B6;X10Y25/B6/W232;1;X12Y25/E220;X12Y25/E220/E100;1;X12Y25/C7;X12Y25/C7/E220;1;X9Y25/D1;X9Y25/D1/S260;1;X10Y25/C7;X10Y25/C7/W261;1;X9Y25/W260;X9Y25/W260/W262;1;X8Y25/N260;X8Y25/N260/W261;1;X8Y25/D5;X8Y25/D5/N260;1;X8Y24/S260;X8Y24/S260/N838;1;X8Y25/D7;X8Y25/D7/S261;1;X12Y25/EW20;X12Y25/EW20/Q5;1;X11Y25/W260;X11Y25/W260/W121;1;X9Y25/S260;X9Y25/S260/W262;1;X12Y25/E100;X12Y25/E100/Q5;1;X12Y25/W830;X12Y25/W830/Q5;1;X8Y25/S830;X8Y25/S830/W834;1;X8Y24/E260;X8Y24/E260/N838;1;X9Y24/C7;X9Y24/C7/E261;1;X12Y25/Q5;;1;X12Y25/S100;X12Y25/S100/Q5;1;X12Y26/W240;X12Y26/W240/S101;1;X10Y26/C3;X10Y26/C3/W242;1",
            "hdlname": "cpu0 ram_out",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:17.5-17.12",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_LUT4_I0_F_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8067 ] ,
          "attributes": {
            "ROUTING": "X9Y25/D4;X9Y25/D4/W121;1;X9Y25/D6;X9Y25/D6/W121;1;X10Y25/EW20;X10Y25/EW20/F6;1;X9Y25/D7;X9Y25/D7/W121;1;X10Y25/F6;;1;X10Y25/S260;X10Y25/S260/F6;1;X10Y25/D1;X10Y25/D1/S260;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir_out_DFFNR_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8063 ] ,
          "attributes": {
            "ROUTING": "X11Y24/F5;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "cpu0.ir_out_DFFNR_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8062 ] ,
          "attributes": {
            "ROUTING": "X11Y24/F4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "cpu0.ir_out": {
          "hide_name": 0,
          "bits": [ 8053 ] ,
          "attributes": {
            "ROUTING": "X10Y25/W250;X10Y25/W250/N251;1;X8Y25/X08;X8Y25/X08/W252;1;X8Y25/C5;X8Y25/C5/X08;1;X9Y25/N240;X9Y25/N240/W242;1;X9Y24/X05;X9Y24/X05/N241;1;X9Y24/B7;X9Y24/B7/X05;1;X10Y25/X06;X10Y25/X06/N251;1;X10Y25/A6;X10Y25/A6/X06;1;X10Y25/B7;X10Y25/B7/N251;1;X10Y24/B6;X10Y24/B6/N252;1;X8Y25/C7;X8Y25/C7/W241;1;X11Y26/N100;X11Y26/N100/Q5;1;X11Y25/W240;X11Y25/W240/N101;1;X9Y25/C1;X9Y25/C1/W242;1;X10Y26/B3;X10Y26/B3/W111;1;X9Y25/W240;X9Y25/W240/W242;1;X10Y26/N250;X10Y26/N250/W111;1;X11Y26/Q5;;1;X11Y26/EW10;X11Y26/EW10/Q5;1;X12Y26/N250;X12Y26/N250/E111;1;X12Y25/B7;X12Y25/B7/N251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 ir_out"
          }
        },
        "cpu0.ir_out_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 8051 ] ,
          "attributes": {
            "ROUTING": "X11Y24/OF4;;1;X11Y24/S130;X11Y24/S130/OF4;1;X11Y25/S230;X11Y25/S230/S131;1;X11Y26/A5;X11Y26/A5/S231;1;X11Y26/XD5;X11Y26/XD5/A5;1"
          }
        },
        "cpu0.ir[0]": {
          "hide_name": 0,
          "bits": [ 8049 ] ,
          "attributes": {
            "ROUTING": "X10Y26/Q1;;1;X10Y26/W130;X10Y26/W130/Q1;1;X10Y26/D3;X10Y26/D3/W130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.ir[1]": {
          "hide_name": 0,
          "bits": [ 8046 ] ,
          "attributes": {
            "ROUTING": "X9Y25/Q5;;1;X9Y25/S100;X9Y25/S100/Q5;1;X9Y25/B1;X9Y25/B1/S100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.ir[2]": {
          "hide_name": 0,
          "bits": [ 8043 ] ,
          "attributes": {
            "ROUTING": "X8Y25/Q4;;1;X8Y25/W130;X8Y25/W130/Q4;1;X8Y25/B7;X8Y25/B7/W130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.ir[3]": {
          "hide_name": 0,
          "bits": [ 8040 ] ,
          "attributes": {
            "ROUTING": "X8Y25/Q1;;1;X8Y25/W100;X8Y25/W100/Q1;1;X8Y25/B5;X8Y25/B5/W100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.ir_in": {
          "hide_name": 0,
          "bits": [ 8034 ] ,
          "attributes": {
            "ROUTING": "X8Y25/CE2;X8Y25/CE2/N211;1;X8Y24/CE0;X8Y24/CE0/N212;1;X13Y26/S800;X13Y26/S800/W101;1;X13Y23/S230;X13Y23/S230/N808;1;X13Y24/X08;X13Y24/X08/S231;1;X13Y24/CE1;X13Y24/CE1/X08;1;X9Y26/W210;X9Y26/W210/W212;1;X8Y26/N210;X8Y26/N210/W211;1;X8Y24/CE1;X8Y24/CE1/N212;1;X14Y26/W100;X14Y26/W100/Q5;1;X13Y26/W200;X13Y26/W200/W101;1;X11Y26/W210;X11Y26/W210/W202;1;X10Y26/CE0;X10Y26/CE0/W211;1;X8Y25/X07;X8Y25/X07/W262;1;X8Y25/CE0;X8Y25/CE0/X07;1;X8Y25/W270;X8Y25/W270/W262;1;X7Y25/N270;X7Y25/N270/W271;1;X7Y24/X06;X7Y24/X06/N271;1;X7Y24/CE2;X7Y24/CE2/X06;1;X8Y25/W260;X8Y25/W260/W262;1;X7Y25/X03;X7Y25/X03/W261;1;X7Y25/A7;X7Y25/A7/X03;1;X14Y26/SN20;X14Y26/SN20/Q5;1;X14Y25/W260;X14Y25/W260/N121;1;X12Y25/W260;X12Y25/W260/W262;1;X10Y25/W260;X10Y25/W260/W262;1;X9Y25/X07;X9Y25/X07/W261;1;X9Y25/CE2;X9Y25/CE2/X07;1;X14Y26/Q5;;1;X14Y26/S830;X14Y26/S830/Q5;1;X14Y23/N260;X14Y23/N260/N838;1;X14Y21/W260;X14Y21/W260/N262;1;X12Y21/X07;X12Y21/X07/W262;1;X12Y21/CE2;X12Y21/CE2/X07;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:14.5-14.11",
            "hdlname": "cpu0 pc_add"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8031 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8029 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8028 ] ,
          "attributes": {
            "ROUTING": "X7Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8026 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8025 ] ,
          "attributes": {
            "ROUTING": "X7Y23/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8023 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8022 ] ,
          "attributes": {
            "ROUTING": "X7Y23/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8020 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8019 ] ,
          "attributes": {
            "ROUTING": "X7Y23/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8017 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8016 ] ,
          "attributes": {
            "ROUTING": "X8Y23/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8014 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8013 ] ,
          "attributes": {
            "ROUTING": "X8Y23/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8011 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8010 ] ,
          "attributes": {
            "ROUTING": "X8Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8008 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8007 ] ,
          "attributes": {
            "ROUTING": "X8Y23/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8005 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8004 ] ,
          "attributes": {
            "ROUTING": "X8Y23/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8002 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8001 ] ,
          "attributes": {
            "ROUTING": "X8Y23/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7999 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7998 ] ,
          "attributes": {
            "ROUTING": "X9Y23/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7996 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7995 ] ,
          "attributes": {
            "ROUTING": "X9Y23/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7993 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7992 ] ,
          "attributes": {
            "ROUTING": "X9Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7990 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7989 ] ,
          "attributes": {
            "ROUTING": "X9Y23/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7987 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7986 ] ,
          "attributes": {
            "ROUTING": "X9Y23/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7984 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7983 ] ,
          "attributes": {
            "ROUTING": "X9Y23/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7981 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7980 ] ,
          "attributes": {
            "ROUTING": "X10Y23/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7978 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7977 ] ,
          "attributes": {
            "ROUTING": "X10Y23/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7975 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7974 ] ,
          "attributes": {
            "ROUTING": "X10Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7972 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7971 ] ,
          "attributes": {
            "ROUTING": "X10Y23/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7969 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7968 ] ,
          "attributes": {
            "ROUTING": "X10Y23/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7966 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7965 ] ,
          "attributes": {
            "ROUTING": "X10Y23/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7963 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7962 ] ,
          "attributes": {
            "ROUTING": "X11Y23/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7960 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7959 ] ,
          "attributes": {
            "ROUTING": "X11Y23/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7957 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7956 ] ,
          "attributes": {
            "ROUTING": "X11Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7954 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7953 ] ,
          "attributes": {
            "ROUTING": "X11Y23/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7951 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7950 ] ,
          "attributes": {
            "ROUTING": "X11Y23/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7948 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7947 ] ,
          "attributes": {
            "ROUTING": "X11Y23/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7945 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7944 ] ,
          "attributes": {
            "ROUTING": "X12Y23/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7942 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7941 ] ,
          "attributes": {
            "ROUTING": "X12Y23/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7939 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7938 ] ,
          "attributes": {
            "ROUTING": "X12Y23/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7935 ] ,
          "attributes": {
            "ROUTING": "X7Y23/F7;;1;X7Y23/N130;X7Y23/N130/F7;1;X7Y23/C6;X7Y23/C6/N130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 7932 ] ,
          "attributes": {
            "ROUTING": "X7Y23/F6;;1;X7Y23/E260;X7Y23/E260/F6;1;X8Y23/C7;X8Y23/C7/E261;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 7931 ] ,
          "attributes": {
            "ROUTING": "X12Y23/F3;;1;X12Y23/W100;X12Y23/W100/F3;1;X11Y23/W240;X11Y23/W240/W101;1;X9Y23/W250;X9Y23/W250/W242;1;X8Y23/X08;X8Y23/X08/W251;1;X8Y23/B7;X8Y23/B7/X08;1",
            "abc9_carry": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.17-62.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 7929 ] ,
          "attributes": {
            "ROUTING": "X8Y23/F6;;1;X8Y23/E130;X8Y23/E130/F6;1;X8Y23/A7;X8Y23/A7/E130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 7927 ] ,
          "attributes": {
            "ROUTING": "X8Y23/F7;;1;X8Y23/W100;X8Y23/W100/F7;1;X7Y23/W200;X7Y23/W200/W101;1;X6Y23/D4;X6Y23/D4/W201;1;X6Y23/XD4;X6Y23/XD4/D4;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7925 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 7922 ] ,
          "attributes": {
            "ROUTING": "X10Y21/F5;;1;X10Y21/XD5;X10Y21/XD5/F5;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7920 ] ,
          "attributes": {
            "ROUTING": "X11Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 7918 ] ,
          "attributes": {
            "ROUTING": "X11Y21/F0;;1;X11Y21/XD0;X11Y21/XD0/F0;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7916 ] ,
          "attributes": {
            "ROUTING": "X11Y21/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7914 ] ,
          "attributes": {
            "ROUTING": "X11Y21/F1;;1;X11Y21/XD1;X11Y21/XD1/F1;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7912 ] ,
          "attributes": {
            "ROUTING": "X11Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7910 ] ,
          "attributes": {
            "ROUTING": "X11Y21/F2;;1;X11Y21/XD2;X11Y21/XD2/F2;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7908 ] ,
          "attributes": {
            "ROUTING": "X11Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7906 ] ,
          "attributes": {
            "ROUTING": "X11Y21/F3;;1;X11Y21/XD3;X11Y21/XD3/F3;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7904 ] ,
          "attributes": {
            "ROUTING": "X11Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7902 ] ,
          "attributes": {
            "ROUTING": "X11Y21/F4;;1;X11Y21/W100;X11Y21/W100/F4;1;X10Y21/S200;X10Y21/S200/W101;1;X10Y23/S200;X10Y23/S200/S202;1;X10Y24/C4;X10Y24/C4/S201;1;X10Y24/XD4;X10Y24/XD4/C4;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7900 ] ,
          "attributes": {
            "ROUTING": "X11Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_31_D": {
          "hide_name": 0,
          "bits": [ 7897 ] ,
          "attributes": {
            "ROUTING": "X7Y25/F0;;1;X7Y25/D1;X7Y25/D1/F0;1;X7Y25/XD1;X7Y25/XD1/D1;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7894 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7893 ] ,
          "attributes": {
            "ROUTING": "X10Y22/F3;;1;X10Y22/E100;X10Y22/E100/F3;1;X10Y22/A5;X10Y22/A5/E100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7891 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7890 ] ,
          "attributes": {
            "ROUTING": "X10Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7888 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7887 ] ,
          "attributes": {
            "ROUTING": "X10Y22/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7885 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7884 ] ,
          "attributes": {
            "ROUTING": "X10Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7882 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[27]": {
          "hide_name": 0,
          "bits": [ 7881 ] ,
          "attributes": {
            "ROUTING": "X11Y22/N270;X11Y22/N270/N272;1;X11Y21/B4;X11Y21/B4/N271;1;X10Y24/E130;X10Y24/E130/Q4;1;X11Y24/N270;X11Y24/N270/E131;1;X11Y23/B4;X11Y23/B4/N271;1;X10Y24/Q4;;1;X10Y24/W100;X10Y24/W100/Q4;1;X9Y24/N240;X9Y24/N240/W101;1;X9Y22/N240;X9Y22/N240/N242;1;X9Y22/B4;X9Y22/B4/N240;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7880 ] ,
          "attributes": {
            "ROUTING": "X9Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7878 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[26]": {
          "hide_name": 0,
          "bits": [ 7877 ] ,
          "attributes": {
            "ROUTING": "X11Y21/W230;X11Y21/W230/Q3;1;X9Y21/S230;X9Y21/S230/W232;1;X9Y22/B3;X9Y22/B3/S231;1;X11Y21/B3;X11Y21/B3/Q3;1;X11Y21/Q3;;1;X11Y21/S230;X11Y21/S230/Q3;1;X11Y23/B3;X11Y23/B3/S232;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7876 ] ,
          "attributes": {
            "ROUTING": "X9Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7874 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[25]": {
          "hide_name": 0,
          "bits": [ 7873 ] ,
          "attributes": {
            "ROUTING": "X11Y22/S200;X11Y22/S200/S101;1;X11Y23/X01;X11Y23/X01/S201;1;X11Y23/B2;X11Y23/B2/X01;1;X11Y21/X01;X11Y21/X01/Q2;1;X11Y21/B2;X11Y21/B2/X01;1;X11Y21/Q2;;1;X11Y21/S100;X11Y21/S100/Q2;1;X11Y22/W240;X11Y22/W240/S101;1;X9Y22/X03;X9Y22/X03/W242;1;X9Y22/B2;X9Y22/B2/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7872 ] ,
          "attributes": {
            "ROUTING": "X9Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7870 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[24]": {
          "hide_name": 0,
          "bits": [ 7869 ] ,
          "attributes": {
            "ROUTING": "X11Y21/B1;X11Y21/B1/Q1;1;X11Y22/S210;X11Y22/S210/S111;1;X11Y23/B1;X11Y23/B1/S211;1;X11Y21/Q1;;1;X11Y21/SN10;X11Y21/SN10/Q1;1;X11Y22/W250;X11Y22/W250/S111;1;X9Y22/W250;X9Y22/W250/W252;1;X9Y22/B1;X9Y22/B1/W250;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7868 ] ,
          "attributes": {
            "ROUTING": "X9Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7866 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[23]": {
          "hide_name": 0,
          "bits": [ 7865 ] ,
          "attributes": {
            "ROUTING": "X11Y21/X05;X11Y21/X05/Q0;1;X11Y21/B0;X11Y21/B0/X05;1;X11Y21/SN20;X11Y21/SN20/Q0;1;X11Y22/S260;X11Y22/S260/S121;1;X11Y23/X05;X11Y23/X05/S261;1;X11Y23/B0;X11Y23/B0/X05;1;X11Y21/Q0;;1;X11Y21/EW20;X11Y21/EW20/Q0;1;X10Y21/W220;X10Y21/W220/W121;1;X9Y21/S220;X9Y21/S220/W221;1;X9Y22/X07;X9Y22/X07/S221;1;X9Y22/B0;X9Y22/B0/X07;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7864 ] ,
          "attributes": {
            "ROUTING": "X9Y22/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7862 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[22]": {
          "hide_name": 0,
          "bits": [ 7861 ] ,
          "attributes": {
            "ROUTING": "X10Y21/W100;X10Y21/W100/Q5;1;X10Y21/B5;X10Y21/B5/W100;1;X10Y22/S260;X10Y22/S260/S121;1;X10Y23/X03;X10Y23/X03/S261;1;X10Y23/B5;X10Y23/B5/X03;1;X10Y21/Q5;;1;X10Y21/SN20;X10Y21/SN20/Q5;1;X10Y22/W220;X10Y22/W220/S121;1;X8Y22/X01;X8Y22/X01/W222;1;X8Y22/B5;X8Y22/B5/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7860 ] ,
          "attributes": {
            "ROUTING": "X9Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7858 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7857 ] ,
          "attributes": {
            "ROUTING": "X8Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7855 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7854 ] ,
          "attributes": {
            "ROUTING": "X8Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7852 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7851 ] ,
          "attributes": {
            "ROUTING": "X8Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7849 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7848 ] ,
          "attributes": {
            "ROUTING": "X8Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7846 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7845 ] ,
          "attributes": {
            "ROUTING": "X8Y22/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7843 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7842 ] ,
          "attributes": {
            "ROUTING": "X8Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7840 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7839 ] ,
          "attributes": {
            "ROUTING": "X7Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7837 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7836 ] ,
          "attributes": {
            "ROUTING": "X7Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7834 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7833 ] ,
          "attributes": {
            "ROUTING": "X7Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7831 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7830 ] ,
          "attributes": {
            "ROUTING": "X7Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7828 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7827 ] ,
          "attributes": {
            "ROUTING": "X7Y22/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7825 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7824 ] ,
          "attributes": {
            "ROUTING": "X7Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7822 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7821 ] ,
          "attributes": {
            "ROUTING": "X6Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7819 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7818 ] ,
          "attributes": {
            "ROUTING": "X6Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7816 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7815 ] ,
          "attributes": {
            "ROUTING": "X6Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7813 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7812 ] ,
          "attributes": {
            "ROUTING": "X6Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7810 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7809 ] ,
          "attributes": {
            "ROUTING": "X6Y22/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7807 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7806 ] ,
          "attributes": {
            "ROUTING": "X6Y22/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7804 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7803 ] ,
          "attributes": {
            "ROUTING": "X5Y22/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7801 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7800 ] ,
          "attributes": {
            "ROUTING": "X5Y22/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7798 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7796 ] ,
          "attributes": {
            "ROUTING": "X5Y22/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7795 ] ,
          "attributes": {
            "ROUTING": "X5Y22/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.9-58.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D": {
          "hide_name": 0,
          "bits": [ 7793 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F2;;1;X5Y22/EW20;X5Y22/EW20/F2;1;X6Y22/N260;X6Y22/N260/E121;1;X6Y21/C1;X6Y21/C1/N261;1;X6Y21/XD1;X6Y21/XD1/C1;1"
          }
        },
        "cpu0.clk_counter[28]": {
          "hide_name": 0,
          "bits": [ 7791 ] ,
          "attributes": {
            "ROUTING": "X11Y21/E250;X11Y21/E250/Q5;1;X11Y21/B5;X11Y21/B5/E250;1;X11Y21/S250;X11Y21/S250/Q5;1;X11Y23/B5;X11Y23/B5/S252;1;X11Y21/Q5;;1;X11Y21/S130;X11Y21/S130/Q5;1;X11Y22/W230;X11Y22/W230/S131;1;X9Y22/B5;X9Y22/B5/W232;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7790 ] ,
          "attributes": {
            "ROUTING": "X11Y21/F5;;1;X11Y21/XD5;X11Y21/XD5/F5;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7788 ] ,
          "attributes": {
            "ROUTING": "X12Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7786 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[0]": {
          "hide_name": 0,
          "bits": [ 7785 ] ,
          "attributes": {
            "ROUTING": "X7Y22/N210;X7Y22/N210/N202;1;X7Y21/B1;X7Y21/B1/N211;1;X7Y22/W200;X7Y22/W200/N202;1;X5Y22/X05;X5Y22/X05/W202;1;X5Y22/B1;X5Y22/B1/X05;1;X7Y25/Q1;;1;X7Y23/X07;X7Y23/X07/N201;1;X7Y23/B1;X7Y23/B1/X07;1;X7Y25/N100;X7Y25/N100/Q1;1;X7Y24/N200;X7Y24/N200/N101;1;X7Y25/A0;X7Y25/A0/N100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7783 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[1]": {
          "hide_name": 0,
          "bits": [ 7782 ] ,
          "attributes": {
            "ROUTING": "X7Y21/S210;X7Y21/S210/E111;1;X7Y23/B2;X7Y23/B2/S212;1;X5Y22/B2;X5Y22/B2/S211;1;X6Y21/EW10;X6Y21/EW10/Q1;1;X5Y21/S210;X5Y21/S210/W111;1;X6Y21/Q1;;1;X6Y21/E130;X6Y21/E130/Q1;1;X7Y21/B2;X7Y21/B2/E131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7781 ] ,
          "attributes": {
            "ROUTING": "X7Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7779 ] ,
          "attributes": {
            "ROUTING": "X7Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[2]": {
          "hide_name": 0,
          "bits": [ 7777 ] ,
          "attributes": {
            "ROUTING": "X7Y22/W260;X7Y22/W260/S121;1;X5Y22/X03;X5Y22/X03/W262;1;X5Y22/B3;X5Y22/B3/X03;1;X7Y21/SN20;X7Y21/SN20/Q3;1;X7Y22/S260;X7Y22/S260/S121;1;X7Y23/X03;X7Y23/X03/S261;1;X7Y23/B3;X7Y23/B3/X03;1;X7Y21/Q3;;1;X7Y21/B3;X7Y21/B3/Q3;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 7776 ] ,
          "attributes": {
            "ROUTING": "X7Y21/F3;;1;X7Y21/XD3;X7Y21/XD3/F3;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7774 ] ,
          "attributes": {
            "ROUTING": "X7Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[3]": {
          "hide_name": 0,
          "bits": [ 7772 ] ,
          "attributes": {
            "ROUTING": "X7Y21/N240;X7Y21/N240/Q4;1;X7Y21/B4;X7Y21/B4/N240;1;X7Y21/SN10;X7Y21/SN10/Q4;1;X7Y22/S250;X7Y22/S250/S111;1;X7Y23/B4;X7Y23/B4/S251;1;X7Y21/Q4;;1;X7Y21/S130;X7Y21/S130/Q4;1;X7Y22/W230;X7Y22/W230/S131;1;X5Y22/B4;X5Y22/B4/W232;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 7771 ] ,
          "attributes": {
            "ROUTING": "X7Y21/F4;;1;X7Y21/XD4;X7Y21/XD4/F4;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_28_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7769 ] ,
          "attributes": {
            "ROUTING": "X7Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[4]": {
          "hide_name": 0,
          "bits": [ 7767 ] ,
          "attributes": {
            "ROUTING": "X7Y21/W130;X7Y21/W130/Q5;1;X7Y21/S270;X7Y21/S270/W130;1;X7Y23/B5;X7Y23/B5/S272;1;X6Y21/S200;X6Y21/S200/W101;1;X6Y22/W200;X6Y22/W200/S201;1;X5Y22/X01;X5Y22/X01/W201;1;X5Y22/B5;X5Y22/B5/X01;1;X7Y21/Q5;;1;X7Y21/W100;X7Y21/W100/Q5;1;X7Y21/B5;X7Y21/B5/W100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 7766 ] ,
          "attributes": {
            "ROUTING": "X7Y21/F5;;1;X7Y21/XD5;X7Y21/XD5/F5;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_27_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7764 ] ,
          "attributes": {
            "ROUTING": "X8Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[5]": {
          "hide_name": 0,
          "bits": [ 7762 ] ,
          "attributes": {
            "ROUTING": "X8Y21/S200;X8Y21/S200/Q0;1;X8Y23/X05;X8Y23/X05/S202;1;X8Y23/B0;X8Y23/B0/X05;1;X8Y22/W200;X8Y22/W200/S101;1;X6Y22/X05;X6Y22/X05/W202;1;X6Y22/B0;X6Y22/B0/X05;1;X8Y21/Q0;;1;X8Y21/S100;X8Y21/S100/Q0;1;X8Y21/B0;X8Y21/B0/S100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 7761 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F0;;1;X8Y21/XD0;X8Y21/XD0/F0;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_26_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7759 ] ,
          "attributes": {
            "ROUTING": "X8Y21/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[6]": {
          "hide_name": 0,
          "bits": [ 7757 ] ,
          "attributes": {
            "ROUTING": "X8Y22/S210;X8Y22/S210/S111;1;X8Y23/B1;X8Y23/B1/S211;1;X8Y21/SN10;X8Y21/SN10/Q1;1;X8Y22/W250;X8Y22/W250/S111;1;X6Y22/W250;X6Y22/W250/W252;1;X6Y22/B1;X6Y22/B1/W250;1;X8Y21/Q1;;1;X8Y21/B1;X8Y21/B1/Q1;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 7756 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F1;;1;X8Y21/XD1;X8Y21/XD1/F1;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_25_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7754 ] ,
          "attributes": {
            "ROUTING": "X8Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[7]": {
          "hide_name": 0,
          "bits": [ 7752 ] ,
          "attributes": {
            "ROUTING": "X8Y21/N130;X8Y21/N130/Q2;1;X8Y21/S240;X8Y21/S240/N130;1;X8Y23/S250;X8Y23/S250/S242;1;X8Y23/B2;X8Y23/B2/S250;1;X7Y21/S200;X7Y21/S200/W101;1;X7Y23/S210;X7Y23/S210/S202;1;X7Y23/A6;X7Y23/A6/S210;1;X8Y21/X01;X8Y21/X01/Q2;1;X8Y21/B2;X8Y21/B2/X01;1;X8Y21/Q2;;1;X8Y21/W100;X8Y21/W100/Q2;1;X7Y21/W240;X7Y21/W240/W101;1;X6Y21/S240;X6Y21/S240/W241;1;X6Y22/X03;X6Y22/X03/S241;1;X6Y22/B2;X6Y22/B2/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 7750 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F2;;1;X8Y21/XD2;X8Y21/XD2/F2;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_24_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7748 ] ,
          "attributes": {
            "ROUTING": "X8Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[8]": {
          "hide_name": 0,
          "bits": [ 7746 ] ,
          "attributes": {
            "ROUTING": "X8Y21/B3;X8Y21/B3/Q3;1;X8Y22/S230;X8Y22/S230/S131;1;X8Y23/B3;X8Y23/B3/S231;1;X8Y21/Q3;;1;X8Y21/S130;X8Y21/S130/Q3;1;X8Y22/W230;X8Y22/W230/S131;1;X6Y22/B3;X6Y22/B3/W232;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 7745 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F3;;1;X8Y21/XD3;X8Y21/XD3/F3;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_23_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7743 ] ,
          "attributes": {
            "ROUTING": "X8Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[9]": {
          "hide_name": 0,
          "bits": [ 7741 ] ,
          "attributes": {
            "ROUTING": "X8Y21/EW10;X8Y21/EW10/Q4;1;X7Y21/W250;X7Y21/W250/W111;1;X6Y21/S250;X6Y21/S250/W251;1;X6Y22/B4;X6Y22/B4/S251;1;X8Y22/S220;X8Y22/S220/S121;1;X8Y23/W220;X8Y23/W220/S221;1;X7Y23/X05;X7Y23/X05/W221;1;X7Y23/B7;X7Y23/B7/X05;1;X8Y21/SN20;X8Y21/SN20/Q4;1;X8Y22/S260;X8Y22/S260/S121;1;X8Y23/X03;X8Y23/X03/S261;1;X8Y23/B4;X8Y23/B4/X03;1;X8Y21/Q4;;1;X8Y21/X03;X8Y21/X03/Q4;1;X8Y21/B4;X8Y21/B4/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 7740 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F4;;1;X8Y21/XD4;X8Y21/XD4/F4;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_22_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7738 ] ,
          "attributes": {
            "ROUTING": "X8Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[10]": {
          "hide_name": 0,
          "bits": [ 7736 ] ,
          "attributes": {
            "ROUTING": "X6Y22/S220;X6Y22/S220/S121;1;X6Y23/E220;X6Y23/E220/S221;1;X8Y23/X01;X8Y23/X01/E222;1;X8Y23/B5;X8Y23/B5/X01;1;X6Y21/SN20;X6Y21/SN20/Q3;1;X6Y22/B5;X6Y22/B5/S121;1;X6Y21/Q3;;1;X6Y21/E230;X6Y21/E230/Q3;1;X8Y21/B5;X8Y21/B5/E232;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 7735 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F5;;1;X8Y21/W130;X8Y21/W130/F5;1;X7Y21/W270;X7Y21/W270/W131;1;X6Y21/A3;X6Y21/A3/W271;1;X6Y21/XD3;X6Y21/XD3/A3;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_21_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7733 ] ,
          "attributes": {
            "ROUTING": "X9Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[11]": {
          "hide_name": 0,
          "bits": [ 7731 ] ,
          "attributes": {
            "ROUTING": "X9Y21/B0;X9Y21/B0/S100;1;X7Y22/S200;X7Y22/S200/W202;1;X7Y23/X01;X7Y23/X01/S201;1;X7Y23/A7;X7Y23/A7/X01;1;X9Y22/S200;X9Y22/S200/S101;1;X9Y23/X07;X9Y23/X07/S201;1;X9Y23/B0;X9Y23/B0/X07;1;X9Y21/Q0;;1;X9Y21/S100;X9Y21/S100/Q0;1;X9Y22/W200;X9Y22/W200/S101;1;X7Y22/X05;X7Y22/X05/W202;1;X7Y22/B0;X7Y22/B0/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 7730 ] ,
          "attributes": {
            "ROUTING": "X9Y21/F0;;1;X9Y21/XD0;X9Y21/XD0/F0;1"
          }
        },
        "cpu0.clk_counter[29]": {
          "hide_name": 0,
          "bits": [ 7728 ] ,
          "attributes": {
            "ROUTING": "X12Y21/EW10;X12Y21/EW10/Q0;1;X11Y21/W250;X11Y21/W250/W111;1;X10Y21/S250;X10Y21/S250/W251;1;X10Y22/W250;X10Y22/W250/S251;1;X10Y22/B0;X10Y22/B0/W250;1;X12Y21/X05;X12Y21/X05/Q0;1;X12Y21/B0;X12Y21/B0/X05;1;X12Y21/Q0;;1;X12Y21/E100;X12Y21/E100/Q0;1;X12Y21/S220;X12Y21/S220/E100;1;X12Y23/X05;X12Y23/X05/S222;1;X12Y23/B0;X12Y23/B0/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7727 ] ,
          "attributes": {
            "ROUTING": "X12Y21/F0;;1;X12Y21/XD0;X12Y21/XD0/F0;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7725 ] ,
          "attributes": {
            "ROUTING": "X12Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7724 ] ,
          "attributes": {
            "ROUTING": "X12Y21/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_20_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7722 ] ,
          "attributes": {
            "ROUTING": "X9Y21/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[12]": {
          "hide_name": 0,
          "bits": [ 7720 ] ,
          "attributes": {
            "ROUTING": "X9Y22/W210;X9Y22/W210/S211;1;X7Y22/B1;X7Y22/B1/W212;1;X9Y23/W210;X9Y23/W210/S212;1;X7Y23/B6;X7Y23/B6/W212;1;X9Y21/S210;X9Y21/S210/Q1;1;X9Y23/B1;X9Y23/B1/S212;1;X9Y21/Q1;;1;X9Y21/B1;X9Y21/B1/Q1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 7718 ] ,
          "attributes": {
            "ROUTING": "X9Y21/F1;;1;X9Y21/XD1;X9Y21/XD1/F1;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_19_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7716 ] ,
          "attributes": {
            "ROUTING": "X9Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[13]": {
          "hide_name": 0,
          "bits": [ 7714 ] ,
          "attributes": {
            "ROUTING": "X9Y22/S230;X9Y22/S230/S131;1;X9Y23/B2;X9Y23/B2/S231;1;X9Y22/W270;X9Y22/W270/S131;1;X7Y22/X04;X7Y22/X04/W272;1;X7Y22/B2;X7Y22/B2/X04;1;X9Y21/Q2;;1;X9Y21/S130;X9Y21/S130/Q2;1;X9Y21/B2;X9Y21/B2/S130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 7713 ] ,
          "attributes": {
            "ROUTING": "X9Y21/F2;;1;X9Y21/XD2;X9Y21/XD2/F2;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_18_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7711 ] ,
          "attributes": {
            "ROUTING": "X9Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[14]": {
          "hide_name": 0,
          "bits": [ 7709 ] ,
          "attributes": {
            "ROUTING": "X9Y21/W230;X9Y21/W230/Q3;1;X7Y21/S230;X7Y21/S230/W232;1;X7Y22/B3;X7Y22/B3/S231;1;X9Y23/B3;X9Y23/B3/S211;1;X9Y21/SN10;X9Y21/SN10/Q3;1;X9Y22/S210;X9Y22/S210/S111;1;X9Y21/Q3;;1;X9Y21/B3;X9Y21/B3/Q3;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 7708 ] ,
          "attributes": {
            "ROUTING": "X9Y21/F3;;1;X9Y21/XD3;X9Y21/XD3/F3;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_17_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7706 ] ,
          "attributes": {
            "ROUTING": "X9Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[15]": {
          "hide_name": 0,
          "bits": [ 7704 ] ,
          "attributes": {
            "ROUTING": "X9Y21/N240;X9Y21/N240/Q4;1;X9Y21/B4;X9Y21/B4/N240;1;X9Y22/W240;X9Y22/W240/S241;1;X7Y22/X03;X7Y22/X03/W242;1;X7Y22/B4;X7Y22/B4/X03;1;X9Y21/Q4;;1;X9Y21/S240;X9Y21/S240/Q4;1;X9Y23/X01;X9Y23/X01/S242;1;X9Y23/B4;X9Y23/B4/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 7703 ] ,
          "attributes": {
            "ROUTING": "X9Y21/F4;;1;X9Y21/XD4;X9Y21/XD4/F4;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_16_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7701 ] ,
          "attributes": {
            "ROUTING": "X9Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[16]": {
          "hide_name": 0,
          "bits": [ 7699 ] ,
          "attributes": {
            "ROUTING": "X9Y21/S250;X9Y21/S250/Q5;1;X9Y23/B5;X9Y23/B5/S252;1;X9Y21/SN20;X9Y21/SN20/Q5;1;X9Y22/W220;X9Y22/W220/S121;1;X7Y22/X01;X7Y22/X01/W222;1;X7Y22/B5;X7Y22/B5/X01;1;X9Y21/Q5;;1;X9Y21/E250;X9Y21/E250/Q5;1;X9Y21/B5;X9Y21/B5/E250;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 7698 ] ,
          "attributes": {
            "ROUTING": "X9Y21/F5;;1;X9Y21/XD5;X9Y21/XD5/F5;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_15_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7696 ] ,
          "attributes": {
            "ROUTING": "X10Y21/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[17]": {
          "hide_name": 0,
          "bits": [ 7694 ] ,
          "attributes": {
            "ROUTING": "X10Y21/X05;X10Y21/X05/Q0;1;X10Y21/B0;X10Y21/B0/X05;1;X10Y23/W230;X10Y23/W230/S231;1;X8Y23/B6;X8Y23/B6/W232;1;X10Y22/S230;X10Y22/S230/S131;1;X10Y23/B0;X10Y23/B0/S231;1;X10Y21/Q0;;1;X10Y21/S130;X10Y21/S130/Q0;1;X10Y22/W230;X10Y22/W230/S131;1;X8Y22/B0;X8Y22/B0/W232;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 7693 ] ,
          "attributes": {
            "ROUTING": "X10Y21/F0;;1;X10Y21/XD0;X10Y21/XD0/F0;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7691 ] ,
          "attributes": {
            "ROUTING": "X10Y21/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[18]": {
          "hide_name": 0,
          "bits": [ 7689 ] ,
          "attributes": {
            "ROUTING": "X10Y22/W210;X10Y22/W210/S211;1;X8Y22/B1;X8Y22/B1/W212;1;X10Y21/B1;X10Y21/B1/Q1;1;X10Y23/B1;X10Y23/B1/S212;1;X10Y21/Q1;;1;X10Y21/S210;X10Y21/S210/Q1;1;X10Y23/W210;X10Y23/W210/S212;1;X8Y23/S210;X8Y23/S210/W212;1;X8Y23/A6;X8Y23/A6/S210;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 7688 ] ,
          "attributes": {
            "ROUTING": "X10Y21/F1;;1;X10Y21/XD1;X10Y21/XD1/F1;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7686 ] ,
          "attributes": {
            "ROUTING": "X10Y21/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[19]": {
          "hide_name": 0,
          "bits": [ 7684 ] ,
          "attributes": {
            "ROUTING": "X10Y22/S240;X10Y22/S240/S101;1;X10Y23/W240;X10Y23/W240/S241;1;X10Y23/B2;X10Y23/B2/W240;1;X10Y21/X01;X10Y21/X01/Q2;1;X10Y21/B2;X10Y21/B2/X01;1;X10Y21/Q2;;1;X10Y21/S100;X10Y21/S100/Q2;1;X10Y22/W240;X10Y22/W240/S101;1;X8Y22/W240;X8Y22/W240/W242;1;X8Y22/B2;X8Y22/B2/W240;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 7683 ] ,
          "attributes": {
            "ROUTING": "X10Y21/F2;;1;X10Y21/XD2;X10Y21/XD2/F2;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7681 ] ,
          "attributes": {
            "ROUTING": "X10Y21/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[20]": {
          "hide_name": 0,
          "bits": [ 7679 ] ,
          "attributes": {
            "ROUTING": "X10Y21/S230;X10Y21/S230/Q3;1;X10Y23/B3;X10Y23/B3/S232;1;X10Y21/W230;X10Y21/W230/Q3;1;X8Y21/S230;X8Y21/S230/W232;1;X8Y22/B3;X8Y22/B3/S231;1;X10Y21/Q3;;1;X10Y21/B3;X10Y21/B3/Q3;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 7678 ] ,
          "attributes": {
            "ROUTING": "X10Y21/F3;;1;X10Y21/XD3;X10Y21/XD3/F3;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7676 ] ,
          "attributes": {
            "ROUTING": "X10Y21/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7675 ] ,
          "attributes": {
            "ROUTING": "X10Y21/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:56.20-56.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[21]": {
          "hide_name": 0,
          "bits": [ 7673 ] ,
          "attributes": {
            "ROUTING": "X10Y21/W130;X10Y21/W130/Q4;1;X9Y21/W270;X9Y21/W270/W131;1;X8Y21/S270;X8Y21/S270/W271;1;X8Y22/B4;X8Y22/B4/S271;1;X10Y21/SN10;X10Y21/SN10/Q4;1;X10Y22/S210;X10Y22/S210/S111;1;X10Y23/X08;X10Y23/X08/S211;1;X10Y23/B4;X10Y23/B4/X08;1;X10Y21/Q4;;1;X10Y21/N240;X10Y21/N240/Q4;1;X10Y21/B4;X10Y21/B4/N240;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 7672 ] ,
          "attributes": {
            "ROUTING": "X10Y21/F4;;1;X10Y21/XD4;X10Y21/XD4/F4;1"
          }
        },
        "cpu0.clk_counter[30]": {
          "hide_name": 0,
          "bits": [ 7670 ] ,
          "attributes": {
            "ROUTING": "X12Y21/W210;X12Y21/W210/Q1;1;X11Y21/S210;X11Y21/S210/W211;1;X11Y22/W210;X11Y22/W210/S211;1;X10Y22/B1;X10Y22/B1/W211;1;X12Y21/S210;X12Y21/S210/Q1;1;X12Y23/B1;X12Y23/B1/S212;1;X12Y21/Q1;;1;X12Y21/B1;X12Y21/B1/Q1;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7669 ] ,
          "attributes": {
            "ROUTING": "X12Y21/F1;;1;X12Y21/XD1;X12Y21/XD1/F1;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 7667 ] ,
          "attributes": {
            "ROUTING": "X8Y21/LSR1;X8Y21/LSR1/W212;1;X11Y21/LSR2;X11Y21/LSR2/E211;1;X9Y21/LSR2;X9Y21/LSR2/W211;1;X12Y21/LSR1;X12Y21/LSR1/E212;1;X10Y21/W250;X10Y21/W250/N251;1;X8Y21/W250;X8Y21/W250/W252;1;X7Y21/X08;X7Y21/X08/W251;1;X7Y21/LSR2;X7Y21/LSR2/X08;1;X6Y21/LSR1;X6Y21/LSR1/W212;1;X10Y21/LSR1;X10Y21/LSR1/X06;1;X9Y21/LSR0;X9Y21/LSR0/W211;1;X8Y21/LSR2;X8Y21/LSR2/W212;1;X11Y21/LSR1;X11Y21/LSR1/E211;1;X10Y25/W210;X10Y25/W210/S212;1;X8Y25/W210;X8Y25/W210/W212;1;X7Y25/LSR0;X7Y25/LSR0/W211;1;X7Y21/LSR1;X7Y21/LSR1/W211;1;X8Y21/LSR0;X8Y21/LSR0/W212;1;X10Y23/S210;X10Y23/S210/S111;1;X10Y24/X08;X10Y24/X08/S211;1;X10Y24/LSR2;X10Y24/LSR2/X08;1;X9Y21/LSR1;X9Y21/LSR1/W211;1;X10Y21/W210;X10Y21/W210/N111;1;X8Y21/W210;X8Y21/W210/W212;1;X6Y21/LSR0;X6Y21/LSR0/W212;1;X10Y21/LSR2;X10Y21/LSR2/X06;1;X12Y21/LSR0;X12Y21/LSR0/E212;1;X10Y22/N250;X10Y22/N250/F5;1;X10Y21/X06;X10Y21/X06/N251;1;X10Y21/LSR0;X10Y21/LSR0/X06;1;X10Y22/F5;;1;X10Y22/SN10;X10Y22/SN10/F5;1;X10Y21/E210;X10Y21/E210/N111;1;X11Y21/LSR0;X11Y21/LSR0/E211;1"
          }
        },
        "cpu0.clk_counter[31]": {
          "hide_name": 0,
          "bits": [ 7666 ] ,
          "attributes": {
            "ROUTING": "X12Y22/S230;X12Y22/S230/S131;1;X12Y23/B2;X12Y23/B2/S231;1;X10Y22/B2;X10Y22/B2/X01;1;X12Y21/B2;X12Y21/B2/S130;1;X12Y21/Q2;;1;X12Y21/S130;X12Y21/S130/Q2;1;X12Y21/W220;X12Y21/W220/Q2;1;X10Y21/S220;X10Y21/S220/W222;1;X10Y22/X01;X10Y22/X01/S221;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.11-53.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 7665 ] ,
          "attributes": {
            "ROUTING": "X12Y21/F2;;1;X12Y21/XD2;X12Y21/XD2/F2;1"
          }
        },
        "cpu0.button_counter": {
          "hide_name": 0,
          "bits": [ 7662 ] ,
          "attributes": {
            "ROUTING": "X9Y17/A5;X9Y17/A5/Q5;1;X9Y17/Q5;;1;X9Y17/W130;X9Y17/W130/Q5;1;X8Y17/A2;X8Y17/A2/W131;1;X8Y17/XD2;X8Y17/XD2/A2;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:37.5-37.19",
            "hdlname": "cpu0 button_counter"
          }
        },
        "cpu0.button_counter_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 7661 ] ,
          "attributes": {
            "ROUTING": "X9Y17/F5;;1;X9Y17/XD5;X9Y17/XD5/F5;1"
          }
        },
        "cpu0.step_limit_DFFNRE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 7642 ] ,
          "attributes": {
            "ROUTING": "X11Y24/SN10;X11Y24/SN10/OF0;1;X11Y25/W210;X11Y25/W210/S111;1;X10Y25/CE0;X10Y25/CE0/W211;1;X10Y24/N240;X10Y24/N240/W101;1;X10Y23/X05;X10Y23/X05/N241;1;X12Y24/X01;X12Y24/X01/E201;1;X12Y24/B5;X12Y24/B5/X01;1;X12Y24/CE0;X12Y24/CE0/X05;1;X11Y24/W100;X11Y24/W100/OF0;1;X10Y22/X07;X10Y22/X07/N242;1;X10Y22/CE2;X10Y22/CE2/X07;1;X10Y23/B6;X10Y23/B6/X05;1;X11Y24/OF0;;1;X11Y24/E200;X11Y24/E200/OF0;1;X12Y24/X05;X12Y24/X05/E201;1;X12Y24/B6;X12Y24/B6/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.step[2]": {
          "hide_name": 0,
          "bits": [ 7639 ] ,
          "attributes": {
            "ROUTING": "X13Y25/W230;X13Y25/W230/Q3;1;X11Y25/B3;X11Y25/B3/W232;1;X13Y25/X02;X13Y25/X02/Q3;1;X13Y25/D7;X13Y25/D7/X02;1;X13Y25/B3;X13Y25/B3/Q3;1;X13Y25/Q3;;1;X13Y25/EW20;X13Y25/EW20/Q3;1;X12Y25/D2;X12Y25/D2/W121;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:67.10-67.14",
            "hdlname": "cpu0 step"
          }
        },
        "cpu0.step[3]": {
          "hide_name": 0,
          "bits": [ 7638 ] ,
          "attributes": {
            "ROUTING": "X13Y25/S130;X13Y25/S130/Q4;1;X13Y25/E250;X13Y25/E250/S130;1;X13Y25/B4;X13Y25/B4/E250;1;X11Y25/B4;X11Y25/B4/N240;1;X13Y25/W240;X13Y25/W240/Q4;1;X12Y25/C2;X12Y25/C2/W241;1;X11Y25/N240;X11Y25/N240/W242;1;X13Y25/Q4;;1;X13Y25/N130;X13Y25/N130/Q4;1;X13Y25/C7;X13Y25/C7/N130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:67.10-67.14",
            "hdlname": "cpu0 step"
          }
        },
        "cpu0.step[4]": {
          "hide_name": 0,
          "bits": [ 7637 ] ,
          "attributes": {
            "ROUTING": "X13Y25/X07;X13Y25/X07/W241;1;X13Y25/B7;X13Y25/B7/X07;1;X13Y25/B5;X13Y25/B5/N240;1;X11Y25/B5;X11Y25/B5/X03;1;X12Y25/W240;X12Y25/W240/W242;1;X12Y25/B2;X12Y25/B2/W240;1;X13Y25/N240;X13Y25/N240/W241;1;X14Y25/Q4;;1;X14Y25/W240;X14Y25/W240/Q4;1;X11Y25/X03;X11Y25/X03/W241;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:67.10-67.14",
            "hdlname": "cpu0 step"
          }
        },
        "cpu0.step[5]": {
          "hide_name": 0,
          "bits": [ 7636 ] ,
          "attributes": {
            "ROUTING": "X14Y25/W130;X14Y25/W130/Q0;1;X13Y25/A7;X13Y25/A7/W131;1;X12Y25/A2;X12Y25/A2/X05;1;X14Y25/X05;X14Y25/X05/Q0;1;X14Y25/B0;X14Y25/B0/X05;1;X14Y25/Q0;;1;X14Y25/W200;X14Y25/W200/Q0;1;X12Y25/X05;X12Y25/X05/W202;1;X12Y25/B0;X12Y25/B0/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:67.10-67.14",
            "hdlname": "cpu0 step"
          }
        },
        "cpu0.b_in_DFFNR_Q_D_LUT3_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 7633 ] ,
          "attributes": {
            "ROUTING": "X12Y24/C4;X12Y24/C4/N221;1;X12Y25/F2;;1;X12Y25/N220;X12Y25/N220/F2;1;X12Y24/C7;X12Y24/C7/N221;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_imm_in_DFFNR_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 7630 ] ,
          "attributes": {
            "ROUTING": "X12Y24/N240;X12Y24/N240/W101;1;X12Y23/W240;X12Y23/W240/N241;1;X11Y23/X03;X11Y23/X03/W241;1;X11Y23/A7;X11Y23/A7/X03;1;X11Y24/A3;X11Y24/A3/X07;1;X12Y24/A1;X12Y24/A1/N200;1;X11Y24/X07;X11Y24/X07/W241;1;X11Y24/A5;X11Y24/A5/X07;1;X12Y24/N200;X12Y24/N200/W101;1;X12Y22/N210;X12Y22/N210/N202;1;X12Y21/A7;X12Y21/A7/N211;1;X13Y24/Q3;;1;X13Y24/W100;X13Y24/W100/Q3;1;X12Y24/W240;X12Y24/W240/W101;1;X11Y24/X03;X11Y24/X03/W241;1;X11Y24/A0;X11Y24/A0/X03;1",
            "hdlname": "cpu0 ir",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:128.10-128.12",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.b_in": {
          "hide_name": 0,
          "bits": [ 7627 ] ,
          "attributes": {
            "ROUTING": "X10Y26/W260;X10Y26/W260/W232;1;X9Y26/X07;X9Y26/X07/W261;1;X9Y26/CE0;X9Y26/CE0/X07;1;X12Y25/CE1;X12Y25/CE1/X06;1;X12Y24/S250;X12Y24/S250/S130;1;X10Y25/X08;X10Y25/X08/W272;1;X10Y25/CE1;X10Y25/CE1/X08;1;X12Y25/X06;X12Y25/X06/S251;1;X11Y26/X06;X11Y26/X06/W231;1;X11Y26/CE0;X11Y26/CE0/X06;1;X9Y25/S270;X9Y25/S270/W271;1;X9Y26/X06;X9Y26/X06/S271;1;X9Y26/CE1;X9Y26/CE1/X06;1;X9Y25/CE1;X9Y25/CE1/X08;1;X10Y25/W270;X10Y25/W270/W272;1;X9Y25/X08;X9Y25/X08/W271;1;X9Y25/CE0;X9Y25/CE0/X08;1;X12Y24/Q4;;1;X12Y24/S130;X12Y24/S130/Q4;1;X12Y25/W270;X12Y25/W270/S131;1;X12Y25/S230;X12Y25/S230/S131;1;X12Y26/W230;X12Y26/W230/S231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:23.5-23.9",
            "hdlname": "cpu0 b_in"
          }
        },
        "cpu0.b_in_DFFNR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 7625 ] ,
          "attributes": {
            "ROUTING": "X12Y24/LSR1;X12Y24/LSR1/X07;1;X12Y24/F6;;1;X12Y24/X07;X12Y24/X07/F6;1;X12Y24/LSR2;X12Y24/LSR2/X07;1"
          }
        },
        "cpu0.alu_out": {
          "hide_name": 0,
          "bits": [ 7624 ] ,
          "attributes": {
            "ROUTING": "X11Y26/W240;X11Y26/W240/S242;1;X10Y26/N240;X10Y26/N240/W241;1;X10Y25/C1;X10Y25/C1/N241;1;X9Y25/C4;X9Y25/C4/S201;1;X9Y24/S200;X9Y24/S200/W202;1;X9Y25/C6;X9Y25/C6/S201;1;X10Y24/D7;X10Y24/D7/W201;1;X11Y24/S240;X11Y24/S240/W101;1;X11Y25/D6;X11Y25/D6/S241;1;X11Y24/W200;X11Y24/W200/W101;1;X9Y24/D6;X9Y24/D6/W202;1;X12Y24/Q2;;1;X12Y24/W100;X12Y24/W100/Q2;1;X11Y24/S800;X11Y24/S800/W101;1;X11Y25/W200;X11Y25/W200/N808;1;X9Y25/C7;X9Y25/C7/S201;1;X10Y25/D4;X10Y25/D4/W201;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 alu_out"
          }
        },
        "cpu0.b_reg[7]": {
          "hide_name": 0,
          "bits": [ 7620 ] ,
          "attributes": {
            "ROUTING": "X10Y25/Q2;;1;X10Y25/N130;X10Y25/N130/Q2;1;X10Y24/B2;X10Y24/B2/N131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:156.10-156.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFF_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7619 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:167.12-167.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.b_reg[0]": {
          "hide_name": 0,
          "bits": [ 7617 ] ,
          "attributes": {
            "ROUTING": "X9Y25/Q0;;1;X9Y25/N130;X9Y25/N130/Q0;1;X9Y24/B1;X9Y24/B1/N131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:156.10-156.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu[0]": {
          "hide_name": 0,
          "bits": [ 7615 ] ,
          "attributes": {
            "ROUTING": "X9Y24/Q1;;1;X9Y24/S130;X9Y24/S130/Q1;1;X9Y25/E270;X9Y25/E270/S131;1;X10Y25/A1;X10Y25/A1/E271;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:165.10-165.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7614 ] ,
          "attributes": {
            "ROUTING": "X9Y24/F1;;1;X9Y24/XD1;X9Y24/XD1/F1;1"
          }
        },
        "cpu0.b_reg[1]": {
          "hide_name": 0,
          "bits": [ 7612 ] ,
          "attributes": {
            "ROUTING": "X9Y25/Q2;;1;X9Y25/N220;X9Y25/N220/Q2;1;X9Y24/X01;X9Y24/X01/N221;1;X9Y24/B2;X9Y24/B2/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:156.10-156.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFF_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7611 ] ,
          "attributes": {
            "ROUTING": "X9Y24/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:167.12-167.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[1]": {
          "hide_name": 0,
          "bits": [ 7609 ] ,
          "attributes": {
            "ROUTING": "X9Y24/Q2;;1;X9Y24/S100;X9Y24/S100/Q2;1;X9Y25/A4;X9Y25/A4/S101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7607 ] ,
          "attributes": {
            "ROUTING": "X9Y24/F2;;1;X9Y24/XD2;X9Y24/XD2/F2;1"
          }
        },
        "cpu0.b_reg[2]": {
          "hide_name": 0,
          "bits": [ 7605 ] ,
          "attributes": {
            "ROUTING": "X9Y26/Q2;;1;X9Y26/N220;X9Y26/N220/Q2;1;X9Y24/X03;X9Y24/X03/N222;1;X9Y24/B3;X9Y24/B3/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:156.10-156.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFF_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7604 ] ,
          "attributes": {
            "ROUTING": "X9Y24/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:167.12-167.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[2]": {
          "hide_name": 0,
          "bits": [ 7602 ] ,
          "attributes": {
            "ROUTING": "X9Y24/Q3;;1;X9Y24/S230;X9Y24/S230/Q3;1;X9Y25/A6;X9Y25/A6/S231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:165.10-165.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7601 ] ,
          "attributes": {
            "ROUTING": "X9Y24/F3;;1;X9Y24/XD3;X9Y24/XD3/F3;1"
          }
        },
        "cpu0.b_reg[3]": {
          "hide_name": 0,
          "bits": [ 7599 ] ,
          "attributes": {
            "ROUTING": "X9Y26/Q1;;1;X9Y26/N130;X9Y26/N130/Q1;1;X9Y25/N270;X9Y25/N270/N131;1;X9Y24/B4;X9Y24/B4/N271;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:156.10-156.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFF_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7598 ] ,
          "attributes": {
            "ROUTING": "X9Y24/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:167.12-167.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[3]": {
          "hide_name": 0,
          "bits": [ 7596 ] ,
          "attributes": {
            "ROUTING": "X9Y24/Q4;;1;X9Y24/SN10;X9Y24/SN10/Q4;1;X9Y25/S210;X9Y25/S210/S111;1;X9Y25/A7;X9Y25/A7/S210;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:165.10-165.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7595 ] ,
          "attributes": {
            "ROUTING": "X9Y24/F4;;1;X9Y24/XD4;X9Y24/XD4/F4;1"
          }
        },
        "cpu0.b_reg[4]": {
          "hide_name": 0,
          "bits": [ 7593 ] ,
          "attributes": {
            "ROUTING": "X11Y26/Q1;;1;X11Y26/W130;X11Y26/W130/Q1;1;X10Y26/N230;X10Y26/N230/W131;1;X10Y24/W230;X10Y24/W230/N232;1;X9Y24/B5;X9Y24/B5/W231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:156.10-156.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFF_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7592 ] ,
          "attributes": {
            "ROUTING": "X9Y24/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:167.12-167.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[4]": {
          "hide_name": 0,
          "bits": [ 7590 ] ,
          "attributes": {
            "ROUTING": "X9Y24/Q5;;1;X9Y24/E130;X9Y24/E130/Q5;1;X9Y24/A6;X9Y24/A6/E130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:165.10-165.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7589 ] ,
          "attributes": {
            "ROUTING": "X9Y24/F5;;1;X9Y24/XD5;X9Y24/XD5/F5;1"
          }
        },
        "cpu0.b_reg[5]": {
          "hide_name": 0,
          "bits": [ 7587 ] ,
          "attributes": {
            "ROUTING": "X11Y26/Q0;;1;X11Y26/W200;X11Y26/W200/Q0;1;X10Y26/N200;X10Y26/N200/W201;1;X10Y24/X07;X10Y24/X07/N202;1;X10Y24/B0;X10Y24/B0/X07;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:156.10-156.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFF_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7586 ] ,
          "attributes": {
            "ROUTING": "X10Y24/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:167.12-167.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[5]": {
          "hide_name": 0,
          "bits": [ 7584 ] ,
          "attributes": {
            "ROUTING": "X10Y24/Q0;;1;X10Y24/S100;X10Y24/S100/Q0;1;X10Y25/A4;X10Y25/A4/S101;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:165.10-165.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7583 ] ,
          "attributes": {
            "ROUTING": "X10Y24/F0;;1;X10Y24/XD0;X10Y24/XD0/F0;1"
          }
        },
        "cpu0.b_reg[6]": {
          "hide_name": 0,
          "bits": [ 7581 ] ,
          "attributes": {
            "ROUTING": "X12Y25/Q3;;1;X12Y25/N130;X12Y25/N130/Q3;1;X12Y24/W230;X12Y24/W230/N131;1;X10Y24/B1;X10Y24/B1/W232;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:156.10-156.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFF_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7580 ] ,
          "attributes": {
            "ROUTING": "X10Y24/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:167.12-167.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu_DFF_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7579 ] ,
          "attributes": {
            "ROUTING": "X10Y24/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:167.12-167.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[6]": {
          "hide_name": 0,
          "bits": [ 7577 ] ,
          "attributes": {
            "ROUTING": "X10Y20/Q2;;1;X10Y20/EW10;X10Y20/EW10/Q2;1;X11Y20/S810;X11Y20/S810/E111;1;X11Y28/S210;X11Y28/S210/S818;1;X11Y27/N210;X11Y27/N210/N212;1;X11Y25/A6;X11Y25/A6/N212;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:165.10-165.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7576 ] ,
          "attributes": {
            "ROUTING": "X10Y24/F1;;1;X10Y24/N130;X10Y24/N130/F1;1;X10Y23/N230;X10Y23/N230/N131;1;X10Y21/N260;X10Y21/N260/N232;1;X10Y20/C2;X10Y20/C2/N261;1;X10Y20/XD2;X10Y20/XD2/C2;1"
          }
        },
        "cpu0.alu[7]": {
          "hide_name": 0,
          "bits": [ 7574 ] ,
          "attributes": {
            "ROUTING": "X10Y24/Q2;;1;X10Y24/W130;X10Y24/W130/Q2;1;X10Y24/B7;X10Y24/B7/W130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:165.10-165.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 7573 ] ,
          "attributes": {
            "ROUTING": "X10Y24/F2;;1;X10Y24/XD2;X10Y24/XD2/F2;1"
          }
        },
        "cpu0.a_reg[4]": {
          "hide_name": 0,
          "bits": [ 7571 ] ,
          "attributes": {
            "ROUTING": "X9Y24/S260;X9Y24/S260/W834;1;X9Y26/S830;X9Y26/S830/S262;1;X9Y23/S100;X9Y23/S100/N838;1;X9Y24/A5;X9Y24/A5/S101;1;X9Y24/B6;X9Y24/B6/N250;1;X13Y24/Q5;;1;X9Y24/N250;X9Y24/N250/W834;1;X13Y24/W830;X13Y24/W830/Q5;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:145.10-145.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ram.0.1_DO_3_LUT4_I0_F_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 7570 ] ,
          "attributes": {
            "ROUTING": "X13Y24/S810;X13Y24/S810/E814;1;X13Y25/N100;X13Y25/N100/N818;1;X13Y24/B5;X13Y24/B5/N101;1;X13Y24/XD5;X13Y24/XD5/B5;1;X8Y24/SN20;X8Y24/SN20/F7;1;X8Y25/S260;X8Y25/S260/S121;1;X8Y26/D5;X8Y26/D5/S261;1;X8Y26/XD5;X8Y26/XD5/D5;1;X10Y26/A0;X10Y26/A0/E251;1;X10Y26/XD0;X10Y26/XD0/A0;1;X11Y26/XD1;X11Y26/XD1/A1;1;X13Y23/A5;X13Y23/A5/N211;1;X9Y24/E810;X9Y24/E810/E111;1;X17Y24/W210;X17Y24/W210/E818;1;X15Y24/B4;X15Y24/B4/W212;1;X15Y24/XD4;X15Y24/XD4/B4;1;X8Y24/F7;;1;X8Y24/EW10;X8Y24/EW10/F7;1;X13Y24/N210;X13Y24/N210/E814;1;X9Y24/S250;X9Y24/S250/E111;1;X9Y26/E250;X9Y26/E250/S252;1;X11Y26/A1;X11Y26/A1/E252;1"
          }
        },
        "cpu0.a_reg[5]": {
          "hide_name": 0,
          "bits": [ 7568 ] ,
          "attributes": {
            "ROUTING": "X9Y26/N260;X9Y26/N260/W834;1;X9Y24/E260;X9Y24/E260/N262;1;X10Y24/S260;X10Y24/S260/E261;1;X10Y25/X03;X10Y25/X03/S261;1;X10Y25/B4;X10Y25/B4/X03;1;X13Y26/Q5;;1;X13Y26/W830;X13Y26/W830/Q5;1;X9Y26/N250;X9Y26/N250/W834;1;X9Y24/E250;X9Y24/E250/N252;1;X10Y24/A0;X10Y24/A0/E251;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:145.10-145.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ram.0.1_DO_2_LUT4_I0_F_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 7567 ] ,
          "attributes": {
            "ROUTING": "X11Y26/E250;X11Y26/E250/S251;1;X13Y26/A5;X13Y26/A5/E252;1;X13Y26/XD5;X13Y26/XD5/A5;1;X10Y25/S100;X10Y25/S100/F5;1;X10Y26/W200;X10Y26/W200/S101;1;X8Y26/D2;X8Y26/D2/W202;1;X8Y26/XD2;X8Y26/XD2/D2;1;X12Y21/A4;X12Y21/A4/S211;1;X12Y21/XD4;X12Y21/XD4/A4;1;X13Y23/E240;X13Y23/E240/E212;1;X15Y23/E240;X15Y23/E240/E242;1;X16Y23/C0;X16Y23/C0/E241;1;X16Y23/XD0;X16Y23/XD0/C0;1;X11Y24/N210;X11Y24/N210/N818;1;X11Y23/E210;X11Y23/E210/N211;1;X13Y23/B5;X13Y23/B5/E212;1;X11Y25/S810;X11Y25/S810/E111;1;X11Y24/N810;X11Y24/N810/N818;1;X11Y20/E210;X11Y20/E210/N814;1;X12Y20/S210;X12Y20/S210/E211;1;X10Y25/F5;;1;X10Y25/EW10;X10Y25/EW10/F5;1;X11Y25/S250;X11Y25/S250/E111;1;X11Y26/A0;X11Y26/A0/S251;1;X11Y26/XD0;X11Y26/XD0/A0;1"
          }
        },
        "cpu0.a_reg[6]": {
          "hide_name": 0,
          "bits": [ 7565 ] ,
          "attributes": {
            "ROUTING": "X12Y24/W200;X12Y24/W200/N202;1;X10Y24/N200;X10Y24/N200/W202;1;X10Y24/A1;X10Y24/A1/N200;1;X13Y26/Q4;;1;X13Y26/W100;X13Y26/W100/Q4;1;X12Y26/N200;X12Y26/N200/W101;1;X12Y25/W200;X12Y25/W200/N201;1;X11Y25/X05;X11Y25/X05/W201;1;X11Y25/B6;X11Y25/B6/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:145.10-145.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ram.0.1_DO_1_LUT4_I0_F_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 7564 ] ,
          "attributes": {
            "ROUTING": "X12Y25/N230;X12Y25/N230/F3;1;X12Y23/E230;X12Y23/E230/N232;1;X13Y23/X06;X13Y23/X06/E231;1;X13Y23/C5;X13Y23/C5/X06;1;X12Y24/N210;X12Y24/N210/N111;1;X12Y22/N240;X12Y22/N240/N212;1;X12Y21/D5;X12Y21/D5/N241;1;X12Y21/XD5;X12Y21/XD5/D5;1;X12Y25/SN10;X12Y25/SN10/F3;1;X12Y26/E210;X12Y26/E210/S111;1;X13Y26/B4;X13Y26/B4/E211;1;X13Y26/XD4;X13Y26/XD4/B4;1;X16Y25/N200;X16Y25/N200/E804;1;X16Y24/D1;X16Y24/D1/N201;1;X16Y24/XD1;X16Y24/XD1/D1;1;X12Y25/XD3;X12Y25/XD3/F3;1;X12Y25/F3;;1;X12Y25/E800;X12Y25/E800/F3;1;X20Y25/E230;X20Y25/E230/E808;1;X22Y25/E800;X22Y25/E800/E232;1;X30Y25/W130;X30Y25/W130/E808;1;X29Y25/S230;X29Y25/S230/W131;1;X29Y26/B0;X29Y26/B0/S231;1;X29Y26/XD0;X29Y26/XD0/B0;1"
          }
        },
        "cpu0.a_reg[7]": {
          "hide_name": 0,
          "bits": [ 7562 ] ,
          "attributes": {
            "ROUTING": "X10Y24/A2;X10Y24/A2/W272;1;X13Y24/Q4;;1;X13Y24/W130;X13Y24/W130/Q4;1;X12Y24/W270;X12Y24/W270/W131;1;X10Y24/A7;X10Y24/A7/W272;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:145.10-145.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ram.0.1_DO_LUT4_I0_F_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 7561 ] ,
          "attributes": {
            "ROUTING": "X10Y23/E220;X10Y23/E220/N121;1;X12Y23/E220;X12Y23/E220/E222;1;X13Y23/D5;X13Y23/D5/E221;1;X10Y24/SN20;X10Y24/SN20/F5;1;X10Y25/D2;X10Y25/D2/S121;1;X10Y25/XD2;X10Y25/XD2/D2;1;X13Y24/A3;X13Y24/A3/E251;1;X13Y24/XD3;X13Y24/XD3/A3;1;X14Y24/E830;X14Y24/E830/E252;1;X18Y24/S830;X18Y24/S830/E834;1;X18Y25/E250;X18Y25/E250/N838;1;X20Y25/S250;X20Y25/S250/E252;1;X20Y26/A3;X20Y26/A3/S251;1;X20Y26/XD3;X20Y26/XD3/A3;1;X12Y24/E250;X12Y24/E250/E252;1;X13Y24/A4;X13Y24/A4/E251;1;X13Y24/XD4;X13Y24/XD4/A4;1;X10Y24/F5;;1;X10Y24/E250;X10Y24/E250/F5;1;X12Y24/E830;X12Y24/E830/E252;1;X16Y24/S250;X16Y24/S250/E834;1;X16Y24/B2;X16Y24/B2/S250;1;X16Y24/XD2;X16Y24/XD2/B2;1"
          }
        },
        "cpu0.a_reg[0]": {
          "hide_name": 0,
          "bits": [ 7559 ] ,
          "attributes": {
            "ROUTING": "X9Y24/S800;X9Y24/S800/W804;1;X9Y25/E230;X9Y25/E230/N808;1;X10Y25/B3;X10Y25/B3/E231;1;X13Y24/Q0;;1;X9Y24/N200;X9Y24/N200/W804;1;X9Y24/A1;X9Y24/A1/N200;1;X13Y24/W800;X13Y24/W800/Q0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ram.0.0_DO_3_LUT4_I0_F_LUT4_I2_F_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 7557 ] ,
          "attributes": {
            "ROUTING": "X9Y25/XD0;X9Y25/XD0/F0;1;X10Y26/E220;X10Y26/E220/S221;1;X12Y26/E230;X12Y26/E230/E222;1;X14Y26/X02;X14Y26/X02/E232;1;X14Y26/C1;X14Y26/C1/X02;1;X10Y25/S220;X10Y25/S220/E121;1;X10Y26/D1;X10Y26/D1/S221;1;X10Y26/XD1;X10Y26/XD1/D1;1;X14Y24/E240;X14Y24/E240/N241;1;X16Y24/C3;X16Y24/C3/E242;1;X16Y24/XD3;X16Y24/XD3/C3;1;X14Y25/S270;X14Y25/S270/E824;1;X14Y26/A0;X14Y26/A0/S271;1;X14Y26/XD0;X14Y26/XD0/A0;1;X14Y25/N240;X14Y25/N240/E824;1;X14Y24/W240;X14Y24/W240/N241;1;X13Y24/C0;X13Y24/C0/W241;1;X13Y24/XD0;X13Y24/XD0/C0;1;X7Y25/X05;X7Y25/X05/W221;1;X7Y25/C4;X7Y25/C4/X05;1;X10Y25/E820;X10Y25/E820/E121;1;X18Y25/E240;X18Y25/E240/E828;1;X20Y25/E240;X20Y25/E240/E242;1;X22Y25/S240;X22Y25/S240/E242;1;X22Y26/C1;X22Y26/C1/S241;1;X22Y26/XD1;X22Y26/XD1/C1;1;X9Y25/F0;;1;X9Y25/EW20;X9Y25/EW20/F0;1;X8Y25/W220;X8Y25/W220/W121;1;X6Y25/W230;X6Y25/W230/W222;1;X4Y25/N230;X4Y25/N230/W232;1;X4Y23/N230;X4Y23/N230/N232;1;X4Y22/A5;X4Y22/A5/N231;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_reg[1]": {
          "hide_name": 0,
          "bits": [ 7555 ] ,
          "attributes": {
            "ROUTING": "X9Y25/S810;X9Y25/S810/N111;1;X9Y24/N210;X9Y24/N210/N818;1;X9Y24/A2;X9Y24/A2/N210;1;X9Y26/Q5;;1;X9Y26/SN10;X9Y26/SN10/Q5;1;X9Y25/A3;X9Y25/A3/N111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 7553 ] ,
          "attributes": {
            "ROUTING": "X9Y25/A2;X9Y25/A2/F5;1;X9Y25/XD2;X9Y25/XD2/A2;1;X9Y25/XD5;X9Y25/XD5/F5;1;X14Y25/N800;X14Y25/N800/E804;1;X14Y21/W230;X14Y21/W230/N804;1;X13Y21/S230;X13Y21/S230/W231;1;X13Y22/A5;X13Y22/A5/S231;1;X13Y22/XD5;X13Y22/XD5/A5;1;X9Y25/S250;X9Y25/S250/F5;1;X9Y26/B5;X9Y26/B5/S251;1;X9Y26/XD5;X9Y26/XD5/B5;1;X9Y25/W250;X9Y25/W250/F5;1;X7Y25/X04;X7Y25/X04/W252;1;X7Y25/C3;X7Y25/C3/X04;1;X9Y25/N830;X9Y25/N830/F5;1;X9Y21/W830;X9Y21/W830/N834;1;X5Y21/S260;X5Y21/S260/W834;1;X5Y22/W260;X5Y22/W260/S261;1;X4Y22/X03;X4Y22/X03/W261;1;X4Y22/B5;X4Y22/B5/X03;1;X13Y26/X02;X13Y26/X02/W231;1;X13Y26/C0;X13Y26/C0/X02;1;X12Y26/B1;X12Y26/B1/W232;1;X12Y26/XD1;X12Y26/XD1/B1;1;X9Y25/F5;;1;X9Y25/E100;X9Y25/E100/F5;1;X10Y25/E800;X10Y25/E800/E101;1;X14Y25/S230;X14Y25/S230/E804;1;X14Y26/W230;X14Y26/W230/S231;1;X13Y26/B2;X13Y26/B2/W231;1;X13Y26/XD2;X13Y26/XD2/B2;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_reg[2]": {
          "hide_name": 0,
          "bits": [ 7550 ] ,
          "attributes": {
            "ROUTING": "X8Y24/E240;X8Y24/E240/N101;1;X9Y24/X07;X9Y24/X07/E241;1;X9Y24/A3;X9Y24/A3/X07;1;X8Y25/Q3;;1;X8Y25/N100;X8Y25/N100/Q3;1;X8Y25/A0;X8Y25/A0/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ram.0.0_DO_1_LUT4_I0_F_LUT4_I2_F_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 7548 ] ,
          "attributes": {
            "ROUTING": "X9Y27/S810;X9Y27/S810/S222;1;X9Y26/E210;X9Y26/E210/N814;1;X10Y26/B5;X10Y26/B5/E211;1;X10Y26/XD5;X10Y26/XD5/B5;1;X13Y25/S820;X13Y25/S820/E824;1;X13Y24/N240;X13Y24/N240/N828;1;X13Y22/C2;X13Y22/C2/N242;1;X13Y22/XD2;X13Y22/XD2/C2;1;X7Y25/W220;X7Y25/W220/W121;1;X7Y25/C2;X7Y25/C2/W220;1;X7Y25/N820;X7Y25/N820/W121;1;X7Y21/W820;X7Y21/W820/N824;1;X3Y21/S240;X3Y21/S240/W824;1;X3Y22/E240;X3Y22/E240/S241;1;X4Y22/C5;X4Y22/C5/E241;1;X13Y26/W270;X13Y26/W270/S271;1;X12Y26/A3;X12Y26/A3/W271;1;X12Y26/XD3;X12Y26/XD3/A3;1;X8Y25/C3;X8Y25/C3/F4;1;X8Y25/XD3;X8Y25/XD3/C3;1;X8Y25/EW20;X8Y25/EW20/F4;1;X9Y25/S220;X9Y25/S220/E121;1;X9Y26/D2;X9Y26/D2/S221;1;X9Y26/XD2;X9Y26/XD2/D2;1;X8Y25/F4;;1;X12Y26/C6;X12Y26/C6/X08;1;X8Y25/XD4;X8Y25/XD4/F4;1;X12Y26/X08;X12Y26/X08/W271;1;X9Y25/E820;X9Y25/E820/E121;1;X13Y25/S270;X13Y25/S270/E824;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_reg[3]": {
          "hide_name": 0,
          "bits": [ 7546 ] ,
          "attributes": {
            "ROUTING": "X8Y25/E130;X8Y25/E130/Q2;1;X8Y25/A6;X8Y25/A6/E130;1;X8Y25/Q2;;1;X8Y25/EW10;X8Y25/EW10/Q2;1;X9Y25/N250;X9Y25/N250/E111;1;X9Y24/X06;X9Y24/X06/N251;1;X9Y24/A4;X9Y24/A4/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 7544 ] ,
          "attributes": {
            "ROUTING": "X13Y24/S820;X13Y24/S820/E824;1;X13Y25/S240;X13Y25/S240/N828;1;X13Y26/C3;X13Y26/C3/S241;1;X8Y25/B1;X8Y25/B1/S231;1;X8Y25/XD1;X8Y25/XD1/B1;1;X8Y25/XD2;X8Y25/XD2/B2;1;X8Y25/B2;X8Y25/B2/S231;1;X8Y24/S230;X8Y24/S230/W100;1;X10Y26/D4;X10Y26/D4/E221;1;X10Y26/XD4;X10Y26/XD4/D4;1;X9Y24/E820;X9Y24/E820/E121;1;X13Y24/N270;X13Y24/N270/E824;1;X13Y22/A3;X13Y22/A3/N272;1;X13Y22/XD3;X13Y22/XD3/A3;1;X7Y24/W220;X7Y24/W220/W121;1;X5Y24/N220;X5Y24/N220/W222;1;X5Y22/W220;X5Y22/W220/N222;1;X4Y22/D5;X4Y22/D5/W221;1;X8Y24/W100;X8Y24/W100/F4;1;X7Y24/C6;X7Y24/C6/W101;1;X9Y26/D1;X9Y26/D1/S222;1;X9Y26/XD1;X9Y26/XD1/D1;1;X8Y24/F4;;1;X8Y24/EW20;X8Y24/EW20/F4;1;X9Y24/S220;X9Y24/S220/E121;1;X9Y26/E220;X9Y26/E220/S222;1;X10Y26/D2;X10Y26/D2/E221;1;X10Y26/XD2;X10Y26/XD2/D2;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.output_in_DFFNR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 7541 ] ,
          "attributes": {
            "ROUTING": "X11Y23/C6;X11Y23/C6/N221;1;X11Y24/OF2;;1;X11Y24/N220;X11Y24/N220/OF2;1;X11Y22/N230;X11Y22/N230/N222;1;X11Y20/E230;X11Y20/E230/N232;1;X12Y20/B3;X12Y20/B3/E231;1;X12Y20/XD3;X12Y20/XD3/B3;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.output_in_DFFNR_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 7540 ] ,
          "attributes": {
            "ROUTING": "X12Y23/A7;X12Y23/A7/F5;1;X10Y23/S250;X10Y23/S250/W252;1;X10Y25/A0;X10Y25/A0/S252;1;X10Y25/XD0;X10Y25/XD0/A0;1;X12Y23/F5;;1;X12Y23/W250;X12Y23/W250/F5;1;X11Y23/A6;X11Y23/A6/W251;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out_DFFNR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 7537 ] ,
          "attributes": {
            "ROUTING": "X12Y20/F2;;1;X12Y20/W220;X12Y20/W220/F2;1;X11Y20/X05;X11Y20/X05/W221;1;X11Y20/LSR0;X11Y20/LSR0/X05;1"
          }
        },
        "cpu0.a_out": {
          "hide_name": 0,
          "bits": [ 7532 ] ,
          "attributes": {
            "ROUTING": "X11Y25/W250;X11Y25/W250/S251;1;X10Y25/A3;X10Y25/A3/W251;1;X8Y25/W250;X8Y25/W250/S251;1;X8Y25/B0;X8Y25/B0/W250;1;X9Y25/B3;X9Y25/B3/X03;1;X11Y24/S250;X11Y24/S250/S242;1;X11Y25/X06;X11Y25/X06/S251;1;X11Y25/C6;X11Y25/C6/X06;1;X10Y24/C7;X10Y24/C7/W241;1;X10Y25/S240;X10Y25/S240/E241;1;X10Y25/B1;X10Y25/B1/S240;1;X9Y25/X03;X9Y25/X03/S241;1;X9Y25/B4;X9Y25/B4/X03;1;X9Y25/B6;X9Y25/B6/E240;1;X10Y25/C4;X10Y25/C4/E241;1;X9Y24/S240;X9Y24/S240/W242;1;X9Y25/E240;X9Y25/E240/S241;1;X9Y25/B7;X9Y25/B7/E240;1;X9Y24/W250;X9Y24/W250/W242;1;X8Y24/S250;X8Y24/S250/W251;1;X8Y25/B6;X8Y25/B6/S251;1;X11Y20/Q1;;1;X11Y20/S210;X11Y20/S210/Q1;1;X11Y22/S240;X11Y22/S240/S212;1;X11Y24/W240;X11Y24/W240/S242;1;X9Y24/C6;X9Y24/C6/W242;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 a_out"
          }
        },
        "cpu0.a_out_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 7530 ] ,
          "attributes": {
            "ROUTING": "X11Y23/F6;;1;X11Y23/N100;X11Y23/N100/F6;1;X11Y22/N240;X11Y22/N240/N101;1;X11Y20/C1;X11Y20/C1/N242;1;X11Y20/XD1;X11Y20/XD1/C1;1"
          }
        },
        "cpu0.a_in_LUT2_I1_1_F": {
          "hide_name": 0,
          "bits": [ 7528 ] ,
          "attributes": {
            "ROUTING": "X12Y26/S820;X12Y26/S820/F4;1;X12Y27/E270;X12Y27/E270/N824;1;X13Y27/N270;X13Y27/N270/E271;1;X13Y26/LSR2;X13Y26/LSR2/N271;1;X12Y26/F4;;1;X12Y26/E100;X12Y26/E100/F4;1;X13Y26/N240;X13Y26/N240/E101;1;X13Y24/X05;X13Y24/X05/N242;1;X13Y24/LSR2;X13Y24/LSR2/X05;1"
          }
        },
        "cpu0.a_in_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 7526 ] ,
          "attributes": {
            "ROUTING": "X10Y26/W220;X10Y26/W220/W222;1;X9Y26/X05;X9Y26/X05/W221;1;X9Y26/CE2;X9Y26/CE2/X05;1;X12Y26/W220;X12Y26/W220/F2;1;X10Y26/W230;X10Y26/W230/W222;1;X9Y26/N230;X9Y26/N230/W231;1;X9Y25/W230;X9Y25/W230/N231;1;X8Y25/X06;X8Y25/X06/W231;1;X8Y25/CE1;X8Y25/CE1/X06;1;X12Y26/E220;X12Y26/E220/F2;1;X13Y26/X05;X13Y26/X05/E221;1;X13Y26/CE2;X13Y26/CE2/X05;1;X13Y24/CE2;X13Y24/CE2/E271;1;X12Y26/F2;;1;X12Y26/N130;X12Y26/N130/F2;1;X12Y25/N270;X12Y25/N270/N131;1;X12Y24/E270;X12Y24/E270/N271;1;X13Y24/CE0;X13Y24/CE0/E271;1"
          }
        },
        "cpu0.pc_out_DFFN_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 7524 ] ,
          "attributes": {
            "ROUTING": "X12Y25/E130;X12Y25/E130/F6;1;X13Y25/E270;X13Y25/E270/E131;1;X14Y25/A2;X14Y25/A2/E271;1;X14Y25/XD2;X14Y25/XD2/A2;1;X12Y25/S260;X12Y25/S260/F6;1;X12Y26/X05;X12Y26/X05/S261;1;X12Y26/B0;X12Y26/B0/X05;1;X12Y25/S130;X12Y25/S130/F6;1;X12Y26/E270;X12Y26/E270/S131;1;X14Y26/LSR2;X14Y26/LSR2/E272;1;X12Y25/F6;;1;X12Y25/X07;X12Y25/X07/F6;1;X12Y25/LSR2;X12Y25/LSR2/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_out_DFFN_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 7523 ] ,
          "attributes": {
            "ROUTING": "X12Y25/S250;X12Y25/S250/W111;1;X12Y26/A0;X12Y26/A0/S251;1;X14Y25/S250;X14Y25/S250/E111;1;X14Y26/B5;X14Y26/B5/S251;1;X14Y26/XD5;X14Y26/XD5/B5;1;X13Y25/F6;;1;X13Y25/EW10;X13Y25/EW10/F6;1;X12Y25/B5;X12Y25/B5/W111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.b_in_DFFNR_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 7521 ] ,
          "attributes": {
            "ROUTING": "X12Y24/X03;X12Y24/X03/E241;1;X12Y24/B3;X12Y24/B3/X03;1;X12Y24/C0;X12Y24/C0/E241;1;X12Y24/XD0;X12Y24/XD0/C0;1;X11Y23/N270;X11Y23/N270/F7;1;X11Y22/B7;X11Y22/B7/N271;1;X13Y24/X07;X13Y24/X07/E242;1;X13Y24/A2;X13Y24/A2/X07;1;X11Y23/S100;X11Y23/S100/F7;1;X11Y24/E240;X11Y24/E240/S101;1;X11Y24/B7;X11Y24/B7/E240;1;X11Y23/F7;;1;X11Y23/E130;X11Y23/E130/F7;1;X12Y23/B5;X12Y23/B5/E131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_imm_in_DFFNR_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 7518 ] ,
          "attributes": {
            "ROUTING": "X12Y24/W250;X12Y24/W250/S251;1;X11Y24/A7;X11Y24/A7/W251;1;X12Y21/EW20;X12Y21/EW20/Q5;1;X11Y21/S260;X11Y21/S260/W121;1;X11Y22/X03;X11Y22/X03/S261;1;X11Y22/A7;X11Y22/A7/X03;1;X11Y24/B5;X11Y24/B5/N251;1;X12Y23/S200;X12Y23/S200/S252;1;X12Y23/A5;X12Y23/A5/S200;1;X12Y24/A3;X12Y24/A3/S251;1;X11Y24/X04;X11Y24/X04/N251;1;X11Y24/B3;X11Y24/B3/X04;1;X12Y21/X08;X12Y21/X08/Q5;1;X12Y21/B7;X12Y21/B7/X08;1;X12Y21/S250;X12Y21/S250/Q5;1;X12Y23/S250;X12Y23/S250/S252;1;X12Y24/X04;X12Y24/X04/S251;1;X12Y24/B1;X12Y24/B1/X04;1;X12Y21/Q5;;1;X12Y21/S830;X12Y21/S830/Q5;1;X12Y25/W250;X12Y25/W250/S834;1;X11Y25/N250;X11Y25/N250/W251;1;X11Y24/W250;X11Y24/W250/N251;1;X11Y24/B0;X11Y24/B0/W250;1",
            "hdlname": "cpu0 ir",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:128.10-128.12",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.b_in_DFFNR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 7515 ] ,
          "attributes": {
            "ROUTING": "X12Y24/EW10;X12Y24/EW10/F7;1;X11Y24/B6;X11Y24/B6/W111;1;X12Y24/A2;X12Y24/A2/F7;1;X12Y24/XD2;X12Y24/XD2/A2;1;X12Y24/F7;;1;X12Y24/EW20;X12Y24/EW20/F7;1;X11Y24/D7;X11Y24/D7/W121;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.b_in_DFFNR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 7514 ] ,
          "attributes": {
            "ROUTING": "X11Y24/A6;X11Y24/A6/X06;1;X13Y24/B2;X13Y24/B2/E131;1;X12Y24/W210;X12Y24/W210/F1;1;X11Y24/X06;X11Y24/X06/W211;1;X11Y24/C7;X11Y24/C7/X06;1;X12Y24/E130;X12Y24/E130/F1;1;X12Y24/C3;X12Y24/C3/E130;1;X12Y24/S210;X12Y24/S210/F1;1;X12Y24/A6;X12Y24/A6/S210;1;X12Y24/F1;;1;X12Y24/E100;X12Y24/E100/F1;1;X12Y24/A5;X12Y24/A5/E100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.b_in_DFFNR_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 7511 ] ,
          "attributes": {
            "ROUTING": "X12Y24/S100;X12Y24/S100/F4;1;X12Y25/A5;X12Y25/A5/S101;1;X10Y23/S260;X10Y23/S260/W262;1;X10Y24/E260;X10Y24/E260/S261;1;X11Y24/SEL6;X11Y24/SEL6/E261;1;X12Y24/SN20;X12Y24/SN20/F4;1;X12Y23/A4;X12Y23/A4/N121;1;X12Y23/XD4;X12Y23/XD4/A4;1;X12Y23/W260;X12Y23/W260/N121;1;X11Y23/X07;X11Y23/X07/W261;1;X11Y23/B6;X11Y23/B6/X07;1;X12Y24/F4;;1;X12Y24/XD4;X12Y24/XD4/F4;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_in_DFFNR_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7509 ] ,
          "attributes": {
            "ROUTING": "X11Y24/F7;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "cpu0.a_in_DFFNR_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7508 ] ,
          "attributes": {
            "ROUTING": "X11Y24/F6;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "cpu0.a_in_DFFNR_Q_RESET[4]": {
          "hide_name": 0,
          "bits": [ 7506 ] ,
          "attributes": {
            "ROUTING": "X12Y26/W200;X12Y26/W200/F0;1;X11Y26/X05;X11Y26/X05/W201;1;X11Y26/LSR2;X11Y26/LSR2/X05;1;X12Y26/W130;X12Y26/W130/F0;1;X11Y26/N270;X11Y26/N270/W131;1;X11Y24/X08;X11Y24/X08/N272;1;X11Y24/SEL0;X11Y24/SEL0/X08;1;X12Y26/F0;;1;X12Y26/SN20;X12Y26/SN20/F0;1;X12Y25/N260;X12Y25/N260/N121;1;X12Y23/X07;X12Y23/X07/N262;1;X12Y23/B6;X12Y23/B6/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_in": {
          "hide_name": 0,
          "bits": [ 7504 ] ,
          "attributes": {
            "ROUTING": "X12Y26/B4;X12Y26/B4/E131;1;X11Y26/Q4;;1;X11Y26/E130;X11Y26/E130/Q4;1;X12Y26/B2;X12Y26/B2/E131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:20.5-20.9",
            "hdlname": "cpu0 a_in"
          }
        },
        "cpu0.a_in_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 7503 ] ,
          "attributes": {
            "ROUTING": "X11Y24/OF6;;1;X11Y24/S260;X11Y24/S260/OF6;1;X11Y26/D4;X11Y26/D4/S262;1;X11Y26/XD4;X11Y26/XD4/D4;1"
          }
        },
        "cpu0.pc_in_DFFNR_Q_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 7501 ] ,
          "attributes": {
            "ROUTING": "X12Y20/D2;X12Y20/D2/X03;1;X12Y23/W130;X12Y23/W130/F6;1;X12Y23/B7;X12Y23/B7/W130;1;X12Y20/X03;X12Y20/X03/N262;1;X12Y20/D1;X12Y20/D1/X03;1;X12Y23/F6;;1;X12Y23/SN20;X12Y23/SN20/F6;1;X12Y22/N260;X12Y22/N260/N121;1;X12Y20/D4;X12Y20/D4/N262;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_in_DFFNR_Q_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7499 ] ,
          "attributes": {
            "ROUTING": "X12Y21/SN10;X12Y21/SN10/F7;1;X12Y20/C6;X12Y20/C6/N111;1;X12Y20/W230;X12Y20/W230/N131;1;X12Y20/C1;X12Y20/C1/W230;1;X12Y20/N230;X12Y20/N230/N131;1;X12Y20/C2;X12Y20/C2/N230;1;X12Y21/F7;;1;X12Y21/N130;X12Y21/N130/F7;1;X12Y20/E230;X12Y20/E230/N131;1;X12Y20/C4;X12Y20/C4/E230;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_imm_in_DFFNR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 7496 ] ,
          "attributes": {
            "ROUTING": "X12Y23/N220;X12Y23/N220/E221;1;X12Y21/N230;X12Y21/N230/N222;1;X12Y20/B2;X12Y20/B2/N231;1;X11Y23/E220;X11Y23/E220/N818;1;X12Y23/S220;X12Y23/S220/E221;1;X12Y24/D1;X12Y24/D1/S221;1;X11Y23/S130;X11Y23/S130/N818;1;X11Y24/W270;X11Y24/W270/S131;1;X11Y24/D5;X11Y24/D5/W270;1;X11Y22/N200;X11Y22/N200/N252;1;X11Y20/E200;X11Y20/E200/N202;1;X12Y20/X05;X12Y20/X05/E201;1;X12Y20/B1;X12Y20/B1/X05;1;X11Y24/D0;X11Y24/D0/S221;1;X11Y23/N820;X11Y23/N820/N818;1;X11Y19/E270;X11Y19/E270/N824;1;X12Y19/S270;X12Y19/S270/E271;1;X12Y20/B4;X12Y20/B4/S271;1;X11Y26/S810;X11Y26/S810/E111;1;X11Y23/S220;X11Y23/S220/N818;1;X11Y24/D3;X11Y24/D3/S221;1;X11Y23/X06;X11Y23/X06/N251;1;X11Y23/C7;X11Y23/C7/X06;1;X10Y26/Q0;;1;X10Y26/EW10;X10Y26/EW10/Q0;1;X11Y26/N250;X11Y26/N250/E111;1;X11Y24/N250;X11Y24/N250/N252;1;X11Y22/N250;X11Y22/N250/N252;1;X11Y20/E250;X11Y20/E250/N252;1;X12Y20/X08;X12Y20/X08/E251;1;X12Y20/B6;X12Y20/B6/X08;1",
            "hdlname": "cpu0 ir",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_imm_in_DFFNR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 7492 ] ,
          "attributes": {
            "ROUTING": "X12Y21/SN20;X12Y21/SN20/Q4;1;X12Y20/A4;X12Y20/A4/N121;1;X11Y21/S240;X11Y21/S240/W101;1;X11Y23/E240;X11Y23/E240/S242;1;X11Y23/B7;X11Y23/B7/E240;1;X12Y24/C1;X12Y24/C1/S242;1;X12Y21/N100;X12Y21/N100/Q4;1;X12Y20/W200;X12Y20/W200/N101;1;X12Y20/A6;X12Y20/A6/W200;1;X11Y23/S200;X11Y23/S200/S202;1;X11Y24/C5;X11Y24/C5/S201;1;X11Y24/C3;X11Y24/C3/X02;1;X12Y20/E200;X12Y20/E200/N101;1;X12Y20/A2;X12Y20/A2/E200;1;X12Y20/A1;X12Y20/A1/N200;1;X12Y20/N200;X12Y20/N200/N101;1;X12Y21/S100;X12Y21/S100/Q4;1;X12Y22/S240;X12Y22/S240/S101;1;X12Y21/Q4;;1;X12Y21/W100;X12Y21/W100/Q4;1;X11Y21/S200;X11Y21/S200/W101;1;X11Y23/S210;X11Y23/S210/S202;1;X11Y24/X02;X11Y24/X02/S211;1;X11Y24/C0;X11Y24/C0/X02;1",
            "hdlname": "cpu0 ir",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_out_DFFN_Q_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7489 ] ,
          "attributes": {
            "ROUTING": "X13Y25/W100;X13Y25/W100/F7;1;X12Y25/C6;X12Y25/C6/W101;1;X13Y25/SN20;X13Y25/SN20/F7;1;X13Y24/C1;X13Y24/C1/N121;1;X13Y25/F7;;1;X13Y25/E100;X13Y25/E100/F7;1;X13Y25/E220;X13Y25/E220/E100;1;X13Y25/C6;X13Y25/C6/E220;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.b_in_DFFNR_Q_D_LUT3_F_2_I2[1]": {
          "hide_name": 0,
          "bits": [ 7487 ] ,
          "attributes": {
            "ROUTING": "X14Y25/EW10;X14Y25/EW10/Q5;1;X13Y25/B1;X13Y25/B1/W111;1;X14Y25/EW20;X14Y25/EW20/Q5;1;X13Y25/W260;X13Y25/W260/W121;1;X11Y25/X07;X11Y25/X07/W262;1;X11Y25/B1;X11Y25/B1/X07;1;X12Y24/B4;X12Y24/B4/N251;1;X13Y25/N250;X13Y25/N250/W251;1;X13Y25/B6;X13Y25/B6/N250;1;X14Y25/A5;X14Y25/A5/Q5;1;X14Y25/W250;X14Y25/W250/Q5;1;X12Y25/N250;X12Y25/N250/W252;1;X12Y25/B6;X12Y25/B6/N250;1;X13Y24/X04;X13Y24/X04/W251;1;X13Y24/B1;X13Y24/B1/X04;1;X14Y25/Q5;;1;X14Y25/N250;X14Y25/N250/Q5;1;X14Y24/W250;X14Y24/W250/N251;1;X12Y24/N250;X12Y24/N250/W252;1;X12Y24/B7;X12Y24/B7/N250;1",
            "hdlname": "cpu0 step",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:67.10-67.14",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.b_in_DFFNR_Q_D_LUT3_F_2_I2[0]": {
          "hide_name": 0,
          "bits": [ 7484 ] ,
          "attributes": {
            "ROUTING": "X13Y26/S810;X13Y26/S810/S111;1;X13Y23/S210;X13Y23/S210/N818;1;X13Y25/B2;X13Y25/B2/S212;1;X13Y25/W220;X13Y25/W220/Q2;1;X11Y25/X01;X11Y25/X01/W222;1;X11Y25/B2;X11Y25/B2/X01;1;X13Y25/S100;X13Y25/S100/Q2;1;X13Y25/S210;X13Y25/S210/S100;1;X13Y25/A6;X13Y25/A6/S210;1;X13Y24/A1;X13Y24/A1/N111;1;X12Y24/A7;X12Y24/A7/W251;1;X13Y25/SN10;X13Y25/SN10/Q2;1;X13Y24/W250;X13Y24/W250/N111;1;X12Y24/A4;X12Y24/A4/W251;1;X13Y25/Q2;;1;X13Y25/W130;X13Y25/W130/Q2;1;X12Y25/A6;X12Y25/A6/W131;1",
            "hdlname": "cpu0 step",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:67.10-67.14",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_imm_in_DFFNR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 7481 ] ,
          "attributes": {
            "ROUTING": "X12Y20/F4;;1;X12Y20/X07;X12Y20/X07/F4;1;X12Y20/LSR0;X12Y20/LSR0/X07;1"
          }
        },
        "cpu0.a_imm_in": {
          "hide_name": 0,
          "bits": [ 7480 ] ,
          "attributes": {
            "ROUTING": "X12Y26/S200;X12Y26/S200/N808;1;X12Y26/A4;X12Y26/A4/S200;1;X12Y20/Q0;;1;X12Y20/S100;X12Y20/S100/Q0;1;X12Y21/S200;X12Y21/S200/S101;1;X12Y23/S800;X12Y23/S800/S202;1;X12Y26/E200;X12Y26/E200/N808;1;X12Y26/A2;X12Y26/A2/E200;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:21.5-21.13",
            "hdlname": "cpu0 a_imm_in"
          }
        },
        "cpu0.a_imm_in_DFFNR_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 7479 ] ,
          "attributes": {
            "ROUTING": "X13Y24/E130;X13Y24/E130/F1;1;X13Y24/C2;X13Y24/C2/E130;1;X11Y24/SEL4;X11Y24/SEL4/X05;1;X12Y20/A0;X12Y20/A0/N272;1;X12Y20/XD0;X12Y20/XD0/A0;1;X12Y24/N260;X12Y24/N260/W121;1;X12Y22/N270;X12Y22/N270/N262;1;X12Y20/X02;X12Y20/X02/N272;1;X12Y20/D6;X12Y20/D6/X02;1;X13Y24/F1;;1;X13Y24/EW20;X13Y24/EW20/F1;1;X12Y24/W220;X12Y24/W220/W121;1;X11Y24/X05;X11Y24/X05/W221;1;X11Y24/SEL2;X11Y24/SEL2/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk": {
          "hide_name": 0,
          "bits": [ 7478 ] ,
          "attributes": {
            "ROUTING": "X13Y23/W210;X13Y23/W210/W202;1;X12Y23/X02;X12Y23/X02/W211;1;X12Y23/CLK2;X12Y23/CLK2/X02;1;X8Y26/E260;X8Y26/E260/E232;1;X9Y26/X03;X9Y26/X03/E261;1;X9Y26/CLK0;X9Y26/CLK0/X03;1;X10Y24/S210;X10Y24/S210/E814;1;X10Y26/X04;X10Y26/X04/S212;1;X10Y26/CLK0;X10Y26/CLK0/X04;1;X7Y21/E240;X7Y21/E240/N242;1;X8Y21/N240;X8Y21/N240/E241;1;X8Y20/E240;X8Y20/E240/N241;1;X10Y20/CLK1;X10Y20/CLK1/E242;1;X12Y20/CLK2;X12Y20/CLK2/X04;1;X10Y24/CLK0;X10Y24/CLK0/E241;1;X12Y24/CLK1;X12Y24/CLK1/E242;1;X9Y24/CLK1;X9Y24/CLK1/X04;1;X10Y26/X02;X10Y26/X02/E232;1;X10Y26/CLK2;X10Y26/CLK2/X02;1;X15Y26/W200;X15Y26/W200/N808;1;X14Y26/X01;X14Y26/X01/W201;1;X14Y26/CLK2;X14Y26/CLK2/X01;1;X15Y23/E200;X15Y23/E200/E808;1;X16Y23/X01;X16Y23/X01/E201;1;X16Y23/CLK0;X16Y23/CLK0/X01;1;X7Y23/N240;X7Y23/N240/E101;1;X7Y22/E240;X7Y22/E240/N241;1;X9Y22/E240;X9Y22/E240/E242;1;X10Y22/CLK2;X10Y22/CLK2/E241;1;X15Y23/S230;X15Y23/S230/E808;1;X15Y24/X02;X15Y24/X02/S231;1;X15Y24/CLK2;X15Y24/CLK2/X02;1;X9Y24/E240;X9Y24/E240/E242;1;X11Y24/E820;X11Y24/E820/E242;1;X15Y24/S240;X15Y24/S240/E824;1;X15Y25/W240;X15Y25/W240/S241;1;X14Y25/CLK2;X14Y25/CLK2/W241;1;X8Y24/S240;X8Y24/S240/E241;1;X8Y25/CLK1;X8Y25/CLK1/S241;1;X11Y21/N260;X11Y21/N260/N232;1;X11Y20/X03;X11Y20/X03/N261;1;X11Y20/CLK0;X11Y20/CLK0/X03;1;X9Y24/CLK0;X9Y24/CLK0/E242;1;X13Y24/S240;X13Y24/S240/E241;1;X13Y25/E240;X13Y25/E240/S241;1;X14Y25/CLK0;X14Y25/CLK0/E241;1;X11Y22/E240;X11Y22/E240/E242;1;X13Y22/CLK1;X13Y22/CLK1/E242;1;X13Y26/CLK0;X13Y26/CLK0/E241;1;X7Y25/CLK2;X7Y25/CLK2/S242;1;X13Y24/X02;X13Y24/X02/W211;1;X13Y24/CLK2;X13Y24/CLK2/X02;1;X14Y24/S210;X14Y24/S210/E818;1;X14Y25/W210;X14Y25/W210/S211;1;X12Y25/X02;X12Y25/X02/W212;1;X12Y25/CLK1;X12Y25/CLK1/X02;1;X12Y25/X03;X12Y25/X03/E262;1;X12Y25/CLK2;X12Y25/CLK2/X03;1;X11Y23/N230;X11Y23/N230/E804;1;X11Y22/E230;X11Y22/E230/N231;1;X12Y22/N230;X12Y22/N230/E231;1;X12Y20/X04;X12Y20/X04/N232;1;X12Y20/CLK1;X12Y20/CLK1/X04;1;X8Y25/E260;X8Y25/E260/E232;1;X10Y25/E260;X10Y25/E260/E262;1;X12Y25/E260;X12Y25/E260/E262;1;X13Y25/X03;X13Y25/X03/E261;1;X13Y25/CLK2;X13Y25/CLK2/X03;1;X7Y23/S240;X7Y23/S240/E101;1;X7Y24/E240;X7Y24/E240/S241;1;X8Y24/CLK2;X8Y24/CLK2/E241;1;X13Y23/S200;X13Y23/S200/W202;1;X13Y25/X01;X13Y25/X01/S202;1;X13Y25/CLK1;X13Y25/CLK1/X01;1;X6Y23/E100;X6Y23/E100/Q4;1;X7Y23/E800;X7Y23/E800/E101;1;X15Y23/W200;X15Y23/W200/E808;1;X13Y23/X01;X13Y23/X01/W202;1;X13Y23/CLK2;X13Y23/CLK2/X01;1;X10Y24/X02;X10Y24/X02/E212;1;X10Y24/CLK1;X10Y24/CLK1/X02;1;X8Y25/X02;X8Y25/X02/S211;1;X8Y25/CLK0;X8Y25/CLK0/X02;1;X12Y24/E240;X12Y24/E240/E242;1;X13Y24/CLK1;X13Y24/CLK1/E241;1;X7Y24/X02;X7Y24/X02/E211;1;X7Y24/CLK2;X7Y24/CLK2/X02;1;X16Y24/S270;X16Y24/S270/E828;1;X16Y26/S820;X16Y26/S820/S272;1;X16Y23/S240;X16Y23/S240/N828;1;X16Y24/CLK0;X16Y24/CLK0/S241;1;X10Y25/CLK0;X10Y25/CLK0/S241;1;X15Y23/S800;X15Y23/S800/E808;1;X14Y21/W220;X14Y21/W220/N221;1;X12Y21/X01;X12Y21/X01/W222;1;X12Y21/CLK2;X12Y21/CLK2/X01;1;X14Y22/N220;X14Y22/N220/E818;1;X14Y20/W220;X14Y20/W220/N222;1;X12Y20/X01;X12Y20/X01/W222;1;X12Y20/CLK0;X12Y20/CLK0/X01;1;X8Y26/E230;X8Y26/E230/E232;1;X10Y26/E230;X10Y26/E230/E232;1;X11Y26/X02;X11Y26/X02/E231;1;X11Y26/CLK2;X11Y26/CLK2/X02;1;X8Y24/CLK1;X8Y24/CLK1/X02;1;X14Y25/CLK1;X14Y25/CLK1/S241;1;X6Y26/E230;X6Y26/E230/S232;1;X8Y26/E800;X8Y26/E800/E232;1;X16Y26/W200;X16Y26/W200/E808;1;X14Y26/W200;X14Y26/W200/W202;1;X13Y26/X01;X13Y26/X01/W201;1;X13Y26/CLK2;X13Y26/CLK2/X01;1;X16Y24/W100;X16Y24/W100/E828;1;X15Y24/W200;X15Y24/W200/W101;1;X13Y24/X01;X13Y24/X01/W202;1;X13Y24/CLK0;X13Y24/CLK0/X01;1;X8Y24/E210;X8Y24/E210/E212;1;X10Y24/E240;X10Y24/E240/E212;1;X12Y24/E820;X12Y24/E820/E242;1;X16Y24/S820;X16Y24/S820/E824;1;X13Y24/S210;X13Y24/S210/W211;1;X13Y26/X04;X13Y26/X04/S212;1;X13Y26/CLK1;X13Y26/CLK1/X04;1;X6Y24/S230;X6Y24/S230/S131;1;X6Y25/E230;X6Y25/E230/S231;1;X7Y25/X02;X7Y25/X02/E231;1;X7Y25/CLK1;X7Y25/CLK1/X02;1;X10Y25/W220;X10Y25/W220/N818;1;X9Y25/X01;X9Y25/X01/W221;1;X9Y25/CLK1;X9Y25/CLK1/X01;1;X12Y24/CLK2;X12Y24/CLK2/X02;1;X8Y24/S270;X8Y24/S270/E272;1;X8Y25/X04;X8Y25/X04/S271;1;X8Y25/CLK2;X8Y25/CLK2/X04;1;X9Y26/X02;X9Y26/X02/E211;1;X9Y26/CLK1;X9Y26/CLK1/X02;1;X9Y25/CLK0;X9Y25/CLK0/X04;1;X14Y24/W210;X14Y24/W210/E818;1;X12Y24/X02;X12Y24/X02/W212;1;X12Y24/CLK0;X12Y24/CLK0/X02;1;X8Y25/E210;X8Y25/E210/S211;1;X10Y25/X02;X10Y25/X02/E212;1;X10Y25/CLK1;X10Y25/CLK1/X02;1;X10Y24/E820;X10Y24/E820/E272;1;X14Y24/S240;X14Y24/S240/E824;1;X14Y26/CLK0;X14Y26/CLK0/S242;1;X8Y24/S210;X8Y24/S210/E212;1;X8Y26/E210;X8Y26/E210/S212;1;X10Y26/E210;X10Y26/E210/E212;1;X12Y26/E240;X12Y26/E240/E212;1;X14Y26/CLK1;X14Y26/CLK1/E242;1;X6Y24/E210;X6Y24/E210/S111;1;X8Y24/X02;X8Y24/X02/E212;1;X8Y24/CLK0;X8Y24/CLK0/X02;1;X6Y22/E810;X6Y22/E810/N111;1;X14Y22/W210;X14Y22/W210/E818;1;X13Y22/X02;X13Y22/X02/W211;1;X13Y22/CLK2;X13Y22/CLK2/X02;1;X10Y26/W270;X10Y26/W270/S131;1;X9Y26/X04;X9Y26/X04/W271;1;X9Y26/CLK2;X9Y26/CLK2/X04;1;X6Y24/E810;X6Y24/E810/S111;1;X10Y24/S810;X10Y24/S810/E814;1;X10Y25/S130;X10Y25/S130/N818;1;X10Y26/E270;X10Y26/E270/S131;1;X11Y26/X04;X11Y26/X04/E271;1;X11Y26/CLK0;X11Y26/CLK0/X04;1;X6Y23/SN10;X6Y23/SN10/Q4;1;X6Y22/W210;X6Y22/W210/N111;1;X4Y22/X02;X4Y22/X02/W212;1;X4Y22/CLK2;X4Y22/CLK2/X02;1;X9Y24/S270;X9Y24/S270/E271;1;X9Y25/X04;X9Y25/X04/S271;1;X9Y25/CLK2;X9Y25/CLK2/X04;1;X8Y24/E270;X8Y24/E270/E272;1;X9Y24/X04;X9Y24/X04/E271;1;X9Y24/CLK2;X9Y24/CLK2/X04;1;X12Y24/S240;X12Y24/S240/E824;1;X12Y26/CLK2;X12Y26/CLK2/S242;1;X6Y23/Q4;;1;X6Y23/S130;X6Y23/S130/Q4;1;X6Y24/E270;X6Y24/E270/S131;1;X8Y24/E820;X8Y24/E820/E272;1;X16Y24/CLK1;X16Y24/CLK1/N241;1;X16Y25/N240;X16Y25/N240/N828;1;X10Y24/S240;X10Y24/S240/E241;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:54.5-54.12",
            "hdlname": "cpu0 cpu_clk"
          }
        },
        "bus_viewer_out[0]": {
          "hide_name": 0,
          "bits": [ 7476 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "bus_viewer[0]": {
          "hide_name": 0,
          "bits": [ 7475 ] ,
          "attributes": {
            "ROUTING": "X22Y26/Q1;;1;X22Y26/S210;X22Y26/S210/Q1;1;X22Y28/X02;X22Y28/X02/S212;1;X22Y28/A0;X22Y28/A0/X02;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.80-1.90"
          }
        },
        "bus_viewer_out[1]": {
          "hide_name": 0,
          "bits": [ 7472 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "bus_viewer[1]": {
          "hide_name": 0,
          "bits": [ 7471 ] ,
          "attributes": {
            "ROUTING": "X12Y26/Q1;;1;X12Y26/S210;X12Y26/S210/Q1;1;X12Y28/X06;X12Y28/X06/S212;1;X12Y28/D1;X12Y28/D1/X06;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.80-1.90"
          }
        },
        "bus_viewer_out[2]": {
          "hide_name": 0,
          "bits": [ 7468 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "bus_viewer[2]": {
          "hide_name": 0,
          "bits": [ 7467 ] ,
          "attributes": {
            "ROUTING": "X12Y26/Q3;;1;X12Y26/S130;X12Y26/S130/Q3;1;X12Y27/S270;X12Y27/S270/S131;1;X12Y28/A0;X12Y28/A0/S271;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.80-1.90"
          }
        },
        "bus_viewer_out[3]": {
          "hide_name": 0,
          "bits": [ 7464 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "bus_viewer[3]": {
          "hide_name": 0,
          "bits": [ 7463 ] ,
          "attributes": {
            "ROUTING": "X10Y26/Q2;;1;X10Y26/S220;X10Y26/S220/Q2;1;X10Y28/X01;X10Y28/X01/S222;1;X10Y28/A0;X10Y28/A0/X01;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.80-1.90"
          }
        },
        "bus_viewer_out[4]": {
          "hide_name": 0,
          "bits": [ 7460 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "bus_viewer[4]": {
          "hide_name": 0,
          "bits": [ 7459 ] ,
          "attributes": {
            "ROUTING": "X8Y26/Q5;;1;X8Y26/EW20;X8Y26/EW20/Q5;1;X7Y26/S220;X7Y26/S220/W121;1;X7Y28/D1;X7Y28/D1/S222;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.80-1.90"
          }
        },
        "bus_viewer_out[5]": {
          "hide_name": 0,
          "bits": [ 7456 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "bus_viewer[5]": {
          "hide_name": 0,
          "bits": [ 7455 ] ,
          "attributes": {
            "ROUTING": "X8Y26/Q2;;1;X8Y26/EW10;X8Y26/EW10/Q2;1;X7Y26/S210;X7Y26/S210/W111;1;X7Y28/X02;X7Y28/X02/S212;1;X7Y28/A0;X7Y28/A0/X02;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.80-1.90"
          }
        },
        "bus_viewer_out[6]": {
          "hide_name": 0,
          "bits": [ 7452 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "bus_viewer[6]": {
          "hide_name": 0,
          "bits": [ 7451 ] ,
          "attributes": {
            "ROUTING": "X29Y26/Q0;;1;X29Y26/S800;X29Y26/S800/Q0;1;X29Y27/E200;X29Y27/E200/N804;1;X31Y27/S200;X31Y27/S200/E202;1;X31Y28/E200;X31Y28/E200/S201;1;X32Y28/N200;X32Y28/N200/E201;1;X32Y28/A0;X32Y28/A0/N200;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.80-1.90"
          }
        },
        "bus_viewer_out[7]": {
          "hide_name": 0,
          "bits": [ 7448 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "bus_viewer[7]": {
          "hide_name": 0,
          "bits": [ 7447 ] ,
          "attributes": {
            "ROUTING": "X20Y26/Q3;;1;X20Y26/EW20;X20Y26/EW20/Q3;1;X21Y26/S260;X21Y26/S260/E121;1;X21Y28/E260;X21Y28/E260/S262;1;X23Y28/E260;X23Y28/E260/E262;1;X25Y28/E260;X25Y28/E260/E262;1;X27Y28/E270;X27Y28/E270/E262;1;X28Y28/X08;X28Y28/X08/E271;1;X28Y28/D1;X28Y28/D1/X08;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.80-1.90"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 7319 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.18-1.21"
          }
        },
        "btn.PB_sync_1": {
          "hide_name": 0,
          "bits": [ 7438 ] ,
          "attributes": {
            "ROUTING": "X6Y7/Q3;;1;X6Y7/E130;X6Y7/E130/Q3;1;X7Y7/S230;X7Y7/S230/E131;1;X7Y8/E230;X7Y8/E230/S231;1;X8Y8/B3;X8Y8/B3/E231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:13.5-13.14",
            "hdlname": "btn PB_sync_1"
          }
        },
        "btn.PB_sync_0": {
          "hide_name": 0,
          "bits": [ 7436 ] ,
          "attributes": {
            "ROUTING": "X6Y7/Q4;;1;X6Y7/N130;X6Y7/N130/Q4;1;X6Y7/A3;X6Y7/A3/N130;1;X6Y7/XD3;X6Y7/XD3/A3;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:12.5-12.14",
            "hdlname": "btn PB_sync_0"
          }
        },
        "btn.PB_sync_1_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 7433 ] ,
          "attributes": {
            "ROUTING": "X9Y8/F6;;1;X9Y8/E100;X9Y8/E100/F6;1;X10Y8/D7;X10Y8/D7/E101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn.PB_sync_1_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 7432 ] ,
          "attributes": {
            "ROUTING": "X11Y8/F6;;1;X11Y8/W260;X11Y8/W260/F6;1;X10Y8/C7;X10Y8/C7/W261;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn.PB_sync_1_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 7431 ] ,
          "attributes": {
            "ROUTING": "X11Y8/F7;;1;X11Y8/EW10;X11Y8/EW10/F7;1;X10Y8/B7;X10Y8/B7/W111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn.PB_sync_1_LUT2_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 7428 ] ,
          "attributes": {
            "ROUTING": "X9Y8/F7;;1;X9Y8/E130;X9Y8/E130/F7;1;X9Y8/E260;X9Y8/E260/E130;1;X10Y8/SEL6;X10Y8/SEL6/E261;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn.PB_state_DFFE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7427 ] ,
          "attributes": {
            "ROUTING": "X10Y8/F7;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn.PB_state_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7426 ] ,
          "attributes": {
            "ROUTING": "X10Y8/F6;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "button_wire": {
          "hide_name": 0,
          "bits": [ 7422 ] ,
          "attributes": {
            "ROUTING": "X9Y7/E130;X9Y7/E130/Q2;1;X9Y7/A6;X9Y7/A6/E130;1;X9Y8/S270;X9Y8/S270/S131;1;X9Y10/S220;X9Y10/S220/S272;1;X9Y12/S220;X9Y12/S220/S222;1;X9Y14/S230;X9Y14/S230/S222;1;X9Y16/S260;X9Y16/S260/S232;1;X9Y17/X03;X9Y17/X03/S261;1;X9Y17/CLK2;X9Y17/CLK2/X03;1;X8Y8/S270;X8Y8/S270/W271;1;X8Y10/S220;X8Y10/S220/S272;1;X8Y12/S810;X8Y12/S810/S222;1;X8Y20/N210;X8Y20/N210/S818;1;X8Y18/N240;X8Y18/N240/N212;1;X8Y17/CLK1;X8Y17/CLK1/N241;1;X9Y7/Q2;;1;X9Y7/S130;X9Y7/S130/Q2;1;X9Y8/W270;X9Y8/W270/S131;1;X8Y8/A3;X8Y8/A3/W271;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.23-1.29",
            "hdlname": "cpu0 button"
          }
        },
        "btn.PB_state_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7421 ] ,
          "attributes": {
            "ROUTING": "X9Y7/F6;;1;X9Y7/C2;X9Y7/C2/F6;1;X9Y7/XD2;X9Y7/XD2/C2;1"
          }
        },
        "btn.PB_state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7420 ] ,
          "attributes": {
            "ROUTING": "X10Y8/OF6;;1;X10Y8/N260;X10Y8/N260/OF6;1;X10Y7/W260;X10Y7/W260/N261;1;X9Y7/X07;X9Y7/X07/W261;1;X9Y7/CE1;X9Y7/CE1/X07;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7418 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[6]": {
          "hide_name": 0,
          "bits": [ 7415 ] ,
          "attributes": {
            "ROUTING": "X10Y8/B1;X10Y8/B1/Q1;1;X10Y8/Q1;;1;X10Y8/EW10;X10Y8/EW10/Q1;1;X9Y8/B7;X9Y8/B7/W111;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 7414 ] ,
          "attributes": {
            "ROUTING": "X10Y8/F1;;1;X10Y8/XD1;X10Y8/XD1/F1;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7412 ] ,
          "attributes": {
            "ROUTING": "X10Y8/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[7]": {
          "hide_name": 0,
          "bits": [ 7410 ] ,
          "attributes": {
            "ROUTING": "X10Y8/X01;X10Y8/X01/Q2;1;X10Y8/B2;X10Y8/B2/X01;1;X10Y8/Q2;;1;X10Y8/W130;X10Y8/W130/Q2;1;X9Y8/A7;X9Y8/A7/W131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 7409 ] ,
          "attributes": {
            "ROUTING": "X10Y8/F2;;1;X10Y8/XD2;X10Y8/XD2/F2;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7407 ] ,
          "attributes": {
            "ROUTING": "X10Y8/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[8]": {
          "hide_name": 0,
          "bits": [ 7405 ] ,
          "attributes": {
            "ROUTING": "X10Y8/E100;X10Y8/E100/Q3;1;X11Y8/D7;X11Y8/D7/E101;1;X10Y8/Q3;;1;X10Y8/B3;X10Y8/B3/Q3;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7404 ] ,
          "attributes": {
            "ROUTING": "X10Y8/F3;;1;X10Y8/XD3;X10Y8/XD3/F3;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7402 ] ,
          "attributes": {
            "ROUTING": "X10Y8/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[9]": {
          "hide_name": 0,
          "bits": [ 7400 ] ,
          "attributes": {
            "ROUTING": "X10Y8/N240;X10Y8/N240/Q4;1;X10Y8/B4;X10Y8/B4/N240;1;X10Y8/Q4;;1;X10Y8/EW20;X10Y8/EW20/Q4;1;X11Y8/C7;X11Y8/C7/E121;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7399 ] ,
          "attributes": {
            "ROUTING": "X10Y8/F4;;1;X10Y8/XD4;X10Y8/XD4/F4;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7397 ] ,
          "attributes": {
            "ROUTING": "X10Y8/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[10]": {
          "hide_name": 0,
          "bits": [ 7395 ] ,
          "attributes": {
            "ROUTING": "X10Y8/B5;X10Y8/B5/E250;1;X10Y8/Q5;;1;X10Y8/E250;X10Y8/E250/Q5;1;X11Y8/X08;X11Y8/X08/E251;1;X11Y8/B7;X11Y8/B7/X08;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7394 ] ,
          "attributes": {
            "ROUTING": "X10Y8/F5;;1;X10Y8/XD5;X10Y8/XD5/F5;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7392 ] ,
          "attributes": {
            "ROUTING": "X11Y8/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[11]": {
          "hide_name": 0,
          "bits": [ 7390 ] ,
          "attributes": {
            "ROUTING": "X11Y8/S100;X11Y8/S100/Q0;1;X11Y8/B0;X11Y8/B0/S100;1;X11Y8/Q0;;1;X11Y8/W200;X11Y8/W200/Q0;1;X11Y8/A7;X11Y8/A7/W200;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7389 ] ,
          "attributes": {
            "ROUTING": "X11Y8/F0;;1;X11Y8/XD0;X11Y8/XD0/F0;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7387 ] ,
          "attributes": {
            "ROUTING": "X11Y8/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[12]": {
          "hide_name": 0,
          "bits": [ 7385 ] ,
          "attributes": {
            "ROUTING": "X11Y8/X02;X11Y8/X02/Q1;1;X11Y8/D6;X11Y8/D6/X02;1;X11Y8/Q1;;1;X11Y8/B1;X11Y8/B1/Q1;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7384 ] ,
          "attributes": {
            "ROUTING": "X11Y8/F1;;1;X11Y8/XD1;X11Y8/XD1/F1;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7382 ] ,
          "attributes": {
            "ROUTING": "X11Y8/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[13]": {
          "hide_name": 0,
          "bits": [ 7380 ] ,
          "attributes": {
            "ROUTING": "X11Y8/N130;X11Y8/N130/Q2;1;X11Y8/C6;X11Y8/C6/N130;1;X11Y8/Q2;;1;X11Y8/S130;X11Y8/S130/Q2;1;X11Y8/B2;X11Y8/B2/S130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7379 ] ,
          "attributes": {
            "ROUTING": "X11Y8/F2;;1;X11Y8/XD2;X11Y8/XD2/F2;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7377 ] ,
          "attributes": {
            "ROUTING": "X11Y8/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7376 ] ,
          "attributes": {
            "ROUTING": "X11Y8/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 7373 ] ,
          "attributes": {
            "ROUTING": "X8Y8/F0;;1;X8Y8/D4;X8Y8/D4/F0;1;X8Y8/XD4;X8Y8/XD4/D4;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_14_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7371 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "btn.PB_cnt[0]": {
          "hide_name": 0,
          "bits": [ 7370 ] ,
          "attributes": {
            "ROUTING": "X9Y8/B1;X9Y8/B1/E131;1;X8Y8/E130;X8Y8/E130/Q4;1;X9Y8/N270;X9Y8/N270/E131;1;X9Y8/D6;X9Y8/D6/N270;1;X8Y8/Q4;;1;X8Y8/X03;X8Y8/X03/Q4;1;X8Y8/A0;X8Y8/A0/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_14_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7368 ] ,
          "attributes": {
            "ROUTING": "X9Y8/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[1]": {
          "hide_name": 0,
          "bits": [ 7366 ] ,
          "attributes": {
            "ROUTING": "X9Y8/X01;X9Y8/X01/Q2;1;X9Y8/B2;X9Y8/B2/X01;1;X9Y8/Q2;;1;X9Y8/X05;X9Y8/X05/Q2;1;X9Y8/C6;X9Y8/C6/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 7365 ] ,
          "attributes": {
            "ROUTING": "X9Y8/F2;;1;X9Y8/XD2;X9Y8/XD2/F2;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7363 ] ,
          "attributes": {
            "ROUTING": "X9Y8/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[2]": {
          "hide_name": 0,
          "bits": [ 7361 ] ,
          "attributes": {
            "ROUTING": "X9Y8/W130;X9Y8/W130/Q3;1;X9Y8/B6;X9Y8/B6/W130;1;X9Y8/Q3;;1;X9Y8/B3;X9Y8/B3/Q3;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 7360 ] ,
          "attributes": {
            "ROUTING": "X9Y8/F3;;1;X9Y8/XD3;X9Y8/XD3/F3;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7358 ] ,
          "attributes": {
            "ROUTING": "X9Y8/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[3]": {
          "hide_name": 0,
          "bits": [ 7356 ] ,
          "attributes": {
            "ROUTING": "X9Y8/B4;X9Y8/B4/X03;1;X9Y8/Q4;;1;X9Y8/X03;X9Y8/X03/Q4;1;X9Y8/A6;X9Y8/A6/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 7355 ] ,
          "attributes": {
            "ROUTING": "X9Y8/F4;;1;X9Y8/XD4;X9Y8/XD4/F4;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7353 ] ,
          "attributes": {
            "ROUTING": "X9Y8/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[4]": {
          "hide_name": 0,
          "bits": [ 7351 ] ,
          "attributes": {
            "ROUTING": "X9Y8/E250;X9Y8/E250/Q5;1;X9Y8/B5;X9Y8/B5/E250;1;X9Y8/Q5;;1;X9Y8/X04;X9Y8/X04/Q5;1;X9Y8/D7;X9Y8/D7/X04;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 7350 ] ,
          "attributes": {
            "ROUTING": "X9Y8/F5;;1;X9Y8/XD5;X9Y8/XD5/F5;1"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 9290 ] ,
          "attributes": {
            "ROUTING": "X15Y23/D1;X15Y23/D1/S260;1;X15Y23/S260;X15Y23/S260/S232;1;X15Y23/D0;X15Y23/D0/S260;1;X22Y28/S230;X22Y28/S230/VSS;1;X22Y28/C6;X22Y28/C6/S230;1;X24Y21/B0;X24Y21/B0/W250;1;X14Y23/D2;X14Y23/D2/S270;1;X26Y21/S250;X26Y21/S250/VSS;1;X26Y21/B2;X26Y21/B2/S250;1;X7Y22/D0;X7Y22/D0/E270;1;X11Y22/B5;X11Y22/B5/E250;1;X23Y21/B3;X23Y21/B3/S250;1;X10Y8/A2;X10Y8/A2/N210;1;X16Y21/A1;X16Y21/A1/E210;1;X10Y23/A5;X10Y23/A5/E271;1;X15Y21/E270;X15Y21/E270/VSS;1;X15Y21/D1;X15Y21/D1/E270;1;X14Y24/D5;X14Y24/D5/W270;1;X12Y21/N210;X12Y21/N210/VSS;1;X12Y21/A2;X12Y21/A2/N210;1;X32Y28/S230;X32Y28/S230/VSS;1;X32Y28/C6;X32Y28/C6/S230;1;X10Y8/A1;X10Y8/A1/E210;1;X6Y23/N210;X6Y23/N210/VSS;1;X6Y23/A3;X6Y23/A3/N210;1;X25Y21/A1;X25Y21/A1/E210;1;X26Y21/D0;X26Y21/D0/E270;1;X22Y24/N210;X22Y24/N210/VSS;1;X22Y24/A3;X22Y24/A3/N210;1;X6Y22/D4;X6Y22/D4/W270;1;X8Y23/D3;X8Y23/D3/S270;1;X9Y22/A5;X9Y22/A5/N231;1;X10Y21/A4;X10Y21/A4/N211;1;X17Y21/B3;X17Y21/B3/S250;1;X24Y21/B5;X24Y21/B5/E250;1;X22Y24/D4;X22Y24/D4/W270;1;X24Y23/B4;X24Y23/B4/E250;1;X9Y22/A2;X9Y22/A2/N210;1;X22Y23/A5;X22Y23/A5/W210;1;X7Y28/S230;X7Y28/S230/VSS;1;X7Y28/C6;X7Y28/C6/S230;1;X23Y23/A4;X23Y23/A4/W210;1;X22Y21/A1;X22Y21/A1/E210;1;X11Y22/B2;X11Y22/B2/N211;1;X12Y23/S270;X12Y23/S270/VSS;1;X12Y23/D2;X12Y23/D2/S270;1;X15Y22/D1;X15Y22/D1/E270;1;X5Y24/B3;X5Y24/B3/S250;1;X20Y21/A0;X20Y21/A0/W271;1;X25Y21/D5;X25Y21/D5/W270;1;X16Y21/B2;X16Y21/B2/S250;1;X24Y23/D1;X24Y23/D1/E270;1;X16Y22/B5;X16Y22/B5/S271;1;X13Y25/A3;X13Y25/A3/N210;1;X6Y23/S250;X6Y23/S250/VSS;1;X6Y23/B3;X6Y23/B3/S250;1;X12Y27/N220;X12Y27/N220/VSS;1;X12Y25/D0;X12Y25/D0/N222;1;X11Y23/A0;X11Y23/A0/E271;1;X26Y21/N210;X26Y21/N210/VSS;1;X26Y21/A2;X26Y21/A2/N210;1;X5Y24/S250;X5Y24/S250/VSS;1;X5Y24/B2;X5Y24/B2/S250;1;X23Y21/D0;X23Y21/D0/E270;1;X7Y22/A3;X7Y22/A3/W271;1;X25Y23/B3;X25Y23/B3/S250;1;X16Y21/B5;X16Y21/B5/E250;1;X15Y22/S250;X15Y22/S250/VSS;1;X15Y22/B3;X15Y22/B3/S250;1;X22Y21/B4;X22Y21/B4/E250;1;X23Y23/A2;X23Y23/A2/N210;1;X25Y21/A3;X25Y21/A3/N210;1;X6Y24/E250;X6Y24/E250/VSS;1;X6Y24/B4;X6Y24/B4/E250;1;X23Y23/B5;X23Y23/B5/E250;1;X11Y22/D4;X11Y22/D4/W270;1;X25Y21/N210;X25Y21/N210/VSS;1;X25Y21/A2;X25Y21/A2/N210;1;X8Y22/D0;X8Y22/D0/E270;1;X12Y22/A5;X12Y22/A5/W210;1;X22Y22/E270;X22Y22/E270/VSS;1;X22Y22/D0;X22Y22/D0/E270;1;X19Y21/B4;X19Y21/B4/S251;1;X13Y21/D5;X13Y21/D5/W270;1;X12Y28/S230;X12Y28/S230/VSS;1;X12Y28/C6;X12Y28/C6/S230;1;X24Y21/W250;X24Y21/W250/VSS;1;X24Y21/B1;X24Y21/B1/W250;1;X10Y21/A5;X10Y21/A5/N211;1;X8Y21/A4;X8Y21/A4/N211;1;X6Y24/D1;X6Y24/D1/X06;1;X15Y21/W210;X15Y21/W210/VSS;1;X15Y21/A5;X15Y21/A5/W210;1;X11Y22/E270;X11Y22/E270/VSS;1;X11Y22/D1;X11Y22/D1/E270;1;X9Y21/A2;X9Y21/A2/N210;1;X25Y23/A2;X25Y23/A2/N210;1;X14Y28/S230;X14Y28/S230/VSS;1;X14Y28/C6;X14Y28/C6/S230;1;X8Y24/N210;X8Y24/N210/VSS;1;X8Y24/A2;X8Y24/A2/N210;1;X15Y21/D5;X15Y21/D5/W270;1;X14Y22/X08;X14Y22/X08/W251;1;X14Y22/D1;X14Y22/D1/X08;1;X17Y21/D1;X17Y21/D1/E270;1;X7Y24/A4;X7Y24/A4/W210;1;X25Y23/A1;X25Y23/A1/E210;1;X11Y23/A3;X11Y23/A3/N210;1;X8Y22/D4;X8Y22/D4/W270;1;X10Y8/A5;X10Y8/A5/W210;1;X10Y23/D4;X10Y23/D4/W270;1;X22Y21/A3;X22Y21/A3/N210;1;X8Y22/D2;X8Y22/D2/S270;1;X15Y22/D2;X15Y22/D2/S270;1;X25Y21/D2;X25Y21/D2/S270;1;X19Y21/A5;X19Y21/A5/W210;1;X17Y21/B4;X17Y21/B4/W211;1;X22Y21/D5;X22Y21/D5/W270;1;X23Y23/D0;X23Y23/D0/E270;1;X8Y22/E210;X8Y22/E210/VSS;1;X8Y22/A0;X8Y22/A0/E210;1;X20Y21/D1;X20Y21/D1/E270;1;X15Y23/D2;X15Y23/D2/S270;1;X26Y23/S250;X26Y23/S250/VSS;1;X26Y23/B2;X26Y23/B2/S250;1;X18Y21/B5;X18Y21/B5/E250;1;X23Y23/D5;X23Y23/D5/W270;1;X16Y22/E270;X16Y22/E270/VSS;1;X16Y22/D1;X16Y22/D1/E270;1;X12Y22/S250;X12Y22/S250/VSS;1;X12Y22/B3;X12Y22/B3/S250;1;X11Y25/A4;X11Y25/A4/N211;1;X9Y22/D5;X9Y22/D5/X02;1;X6Y22/D2;X6Y22/D2/S270;1;X23Y21/A3;X23Y21/A3/N210;1;X9Y23/D3;X9Y23/D3/S270;1;X22Y23/D2;X22Y23/D2/S270;1;X24Y10/A1;X24Y10/A1/E210;1;X23Y21/E270;X23Y21/E270/VSS;1;X23Y21/D1;X23Y21/D1/E270;1;X17Y22/D1;X17Y22/D1/E270;1;X21Y22/D2;X21Y22/D2/S270;1;X11Y23/A5;X11Y23/A5/W210;1;X15Y21/E210;X15Y21/E210/VSS;1;X15Y21/A1;X15Y21/A1/E210;1;X12Y23/A1;X12Y23/A1/E271;1;X21Y22/W250;X21Y22/W250/VSS;1;X21Y22/B1;X21Y22/B1/W250;1;X24Y21/A5;X24Y21/A5/W210;1;X21Y21/D4;X21Y21/D4/W270;1;X21Y21/D3;X21Y21/D3/S270;1;X5Y23/D5;X5Y23/D5/W270;1;X12Y22/E210;X12Y22/E210/VSS;1;X13Y22/B0;X13Y22/B0/E211;1;X10Y21/A1;X10Y21/A1/X02;1;X9Y21/A5;X9Y21/A5/W210;1;X14Y24/B2;X14Y24/B2/S250;1;X22Y10/A2;X22Y10/A2/N210;1;X11Y23/A1;X11Y23/A1/E271;1;X16Y22/D5;X16Y22/D5/W270;1;X18Y21/A4;X18Y21/A4/W210;1;X22Y23/A2;X22Y23/A2/N210;1;X23Y21/D2;X23Y21/D2/S270;1;X13Y25/A5;X13Y25/A5/W210;1;X25Y21/D0;X25Y21/D0/E270;1;X5Y22/A3;X5Y22/A3/N210;1;X8Y21/A5;X8Y21/A5/N211;1;X22Y23/S270;X22Y23/S270/VSS;1;X22Y23/D3;X22Y23/D3/S270;1;X13Y21/E270;X13Y21/E270/VSS;1;X13Y21/D1;X13Y21/D1/E270;1;X22Y21/B3;X22Y21/B3/S250;1;X15Y23/W270;X15Y23/W270/VSS;1;X15Y23/D4;X15Y23/D4/W270;1;X25Y23/B4;X25Y23/B4/E250;1;X22Y10/N210;X22Y10/N210/VSS;1;X22Y10/A3;X22Y10/A3/N210;1;X13Y22/E270;X13Y22/E270/VSS;1;X13Y22/D0;X13Y22/D0/E270;1;X24Y23/E270;X24Y23/E270/VSS;1;X24Y23/D0;X24Y23/D0/E270;1;X20Y21/A1;X20Y21/A1/W271;1;X15Y23/A3;X15Y23/A3/E271;1;X25Y10/A0;X25Y10/A0/E210;1;X10Y21/X02;X10Y21/X02/N211;1;X10Y21/A0;X10Y21/A0/X02;1;X14Y23/B3;X14Y23/B3/S250;1;X25Y23/A5;X25Y23/A5/W210;1;X25Y21/B5;X25Y21/B5/E250;1;X23Y21/B1;X23Y21/B1/W250;1;X24Y21/B2;X24Y21/B2/S250;1;X22Y21/D2;X22Y21/D2/S270;1;X5Y23/B2;X5Y23/B2/S250;1;X24Y21/W210;X24Y21/W210/VSS;1;X24Y21/A4;X24Y21/A4/W210;1;X7Y22/D2;X7Y22/D2/S270;1;X18Y21/A1;X18Y21/A1/E210;1;X21Y24/W250;X21Y24/W250/VSS;1;X21Y24/B1;X21Y24/B1/W250;1;X16Y22/W270;X16Y22/W270/VSS;1;X16Y22/D4;X16Y22/D4/W270;1;X18Y21/B1;X18Y21/B1/W250;1;X12Y28/S260;X12Y28/S260/VSS;1;X12Y28/D6;X12Y28/D6/N261;1;X18Y21/B3;X18Y21/B3/S250;1;X22Y24/D3;X22Y24/D3/S270;1;X6Y23/D3;X6Y23/D3/S270;1;X19Y21/D4;X19Y21/D4/W270;1;X24Y23/A1;X24Y23/A1/E210;1;X24Y23/A2;X24Y23/A2/N210;1;X6Y24/D3;X6Y24/D3/S270;1;X24Y10/N210;X24Y10/N210/VSS;1;X24Y10/A2;X24Y10/A2/N210;1;X11Y22/B3;X11Y22/B3/W211;1;X8Y24/A0;X8Y24/A0/S271;1;X9Y8/A5;X9Y8/A5/W210;1;X6Y22/A4;X6Y22/A4/E271;1;X21Y23/D3;X21Y23/D3/S270;1;X7Y21/A4;X7Y21/A4/W210;1;X11Y21/A2;X11Y21/A2/N210;1;X26Y23/S270;X26Y23/S270/VSS;1;X26Y23/D2;X26Y23/D2/S270;1;X9Y21/N210;X9Y21/N210/VSS;1;X9Y21/A3;X9Y21/A3/N210;1;X21Y24/B4;X21Y24/B4/S271;1;X22Y23/D1;X22Y23/D1/E270;1;X10Y23/A2;X10Y23/A2/N210;1;X9Y22/A4;X9Y22/A4/E271;1;X16Y22/B2;X16Y22/B2/S250;1;X21Y22/D5;X21Y22/D5/W270;1;X10Y23/D3;X10Y23/D3/S270;1;X10Y23/S270;X10Y23/S270/VSS;1;X10Y23/D2;X10Y23/D2/S270;1;X16Y21/B1;X16Y21/B1/W250;1;X23Y21/D5;X23Y21/D5/W270;1;X20Y21/S250;X20Y21/S250/VSS;1;X20Y21/B2;X20Y21/B2/S250;1;X11Y25/D5;X11Y25/D5/W270;1;X9Y23/A5;X9Y23/A5/W271;1;X22Y24/B5;X22Y24/B5/E250;1;X23Y21/W250;X23Y21/W250/VSS;1;X23Y21/B0;X23Y21/B0/W250;1;X24Y23/D2;X24Y23/D2/S270;1;X16Y21/D1;X16Y21/D1/E270;1;X17Y21/A2;X17Y21/A2/N210;1;X23Y21/W270;X23Y21/W270/VSS;1;X23Y21/D4;X23Y21/D4/W270;1;X9Y22/D2;X9Y22/D2/S270;1;X7Y23/A4;X7Y23/A4/W210;1;X21Y22/E270;X21Y22/E270/VSS;1;X21Y22/D1;X21Y22/D1/E270;1;X9Y22/N210;X9Y22/N210/VSS;1;X9Y22/A3;X9Y22/A3/N210;1;X19Y21/A3;X19Y21/A3/N210;1;X14Y24/S250;X14Y24/S250/VSS;1;X14Y24/B3;X14Y24/B3/S250;1;X17Y21/D3;X17Y21/D3/S270;1;X24Y23/A5;X24Y23/A5/W210;1;X17Y22/W250;X17Y22/W250/VSS;1;X17Y22/B1;X17Y22/B1/W250;1;X14Y22/D4;X14Y22/D4/W270;1;X18Y21/A2;X18Y21/A2/N210;1;X24Y23/B2;X24Y23/B2/S250;1;X16Y21/D5;X16Y21/D5/W270;1;X15Y22/N210;X15Y22/N210/VSS;1;X15Y22/A3;X15Y22/A3/N210;1;X14Y22/D3;X14Y22/D3/S270;1;X9Y23/A2;X9Y23/A2/N210;1;X16Y21/W250;X16Y21/W250/VSS;1;X16Y21/B0;X16Y21/B0/W250;1;X12Y22/D3;X12Y22/D3/S270;1;X23Y23/W270;X23Y23/W270/VSS;1;X23Y23/D4;X23Y23/D4/W270;1;X5Y22/D4;X5Y22/D4/X02;1;X14Y23/S250;X14Y23/S250/VSS;1;X14Y23/B2;X14Y23/B2/S250;1;X10Y28/S230;X10Y28/S230/VSS;1;X10Y28/C6;X10Y28/C6/S230;1;X23Y21/A4;X23Y21/A4/W210;1;X23Y21/A0;X23Y21/A0/E210;1;X13Y25/N210;X13Y25/N210/VSS;1;X13Y25/A2;X13Y25/A2/N210;1;X20Y21/E270;X20Y21/E270/VSS;1;X20Y21/D0;X20Y21/D0/E270;1;X24Y23/B0;X24Y23/B0/W250;1;X16Y21/E270;X16Y21/E270/VSS;1;X16Y21/D0;X16Y21/D0/E270;1;X9Y23/D5;X9Y23/D5/W270;1;X22Y21/D1;X22Y21/D1/E270;1;X23Y21/B5;X23Y21/B5/E250;1;X26Y21/E270;X26Y21/E270/VSS;1;X26Y21/D1;X26Y21/D1/E270;1;X24Y10/A5;X24Y10/A5/W210;1;X11Y22/E250;X11Y22/E250/VSS;1;X11Y22/B4;X11Y22/B4/E250;1;X24Y23/E210;X24Y23/E210/VSS;1;X24Y23/A0;X24Y23/A0/E210;1;X5Y23/B5;X5Y23/B5/E250;1;X8Y23/D4;X8Y23/D4/W270;1;X9Y23/S270;X9Y23/S270/VSS;1;X9Y23/D2;X9Y23/D2/S270;1;X25Y21/B3;X25Y21/B3/S250;1;X8Y23/D1;X8Y23/D1/E270;1;X10Y23/W270;X10Y23/W270/VSS;1;X10Y23/D5;X10Y23/D5/W270;1;X12Y21/A0;X12Y21/A0/E210;1;X6Y24/S270;X6Y24/S270/VSS;1;X6Y24/D2;X6Y24/D2/S270;1;X5Y24/D3;X5Y24/D3/S270;1;X17Y21/D4;X17Y21/D4/W270;1;X23Y21/E250;X23Y21/E250/VSS;1;X23Y21/B4;X23Y21/B4/E250;1;X24Y23/N210;X24Y23/N210/VSS;1;X24Y23/A3;X24Y23/A3/N210;1;X21Y21/E210;X21Y21/E210/VSS;1;X21Y21/A1;X21Y21/A1/E210;1;X14Y23/S270;X14Y23/S270/VSS;1;X14Y23/D3;X14Y23/D3/S270;1;X20Y21/N210;X20Y21/N210/VSS;1;X20Y21/A2;X20Y21/A2/N210;1;X22Y24/S250;X22Y24/S250/VSS;1;X22Y24/B2;X22Y24/B2/S250;1;X17Y21/A5;X17Y21/A5/W210;1;X8Y24/A1;X8Y24/A1/S271;1;X26Y21/S270;X26Y21/S270/VSS;1;X26Y21/D2;X26Y21/D2/S270;1;X8Y21/A3;X8Y21/A3/N210;1;X5Y22/E270;X5Y22/E270/VSS;1;X5Y22/D1;X5Y22/D1/E270;1;X18Y21/N210;X18Y21/N210/VSS;1;X18Y21/A3;X18Y21/A3/N210;1;X22Y21/W270;X22Y21/W270/VSS;1;X22Y21/D4;X22Y21/D4/W270;1;X18Y21/D2;X18Y21/D2/X06;1;X15Y22/E270;X15Y22/E270/VSS;1;X15Y22/D0;X15Y22/D0/E270;1;X11Y21/A5;X11Y21/A5/W210;1;X17Y21/W210;X17Y21/W210/VSS;1;X17Y21/A4;X17Y21/A4/W210;1;X11Y8/A2;X11Y8/A2/N210;1;X11Y8/W210;X11Y8/W210/VSS;1;X11Y8/A4;X11Y8/A4/W210;1;X23Y23/D2;X23Y23/D2/S270;1;X10Y23/D0;X10Y23/D0/E270;1;X16Y21/A4;X16Y21/A4/W210;1;X13Y21/W270;X13Y21/W270/VSS;1;X13Y21/D4;X13Y21/D4/W270;1;X24Y21/E250;X24Y21/E250/VSS;1;X24Y21/B4;X24Y21/B4/E250;1;X12Y22/W210;X12Y22/W210/VSS;1;X12Y22/A4;X12Y22/A4/W210;1;X9Y23/N210;X9Y23/N210/VSS;1;X9Y23/A3;X9Y23/A3/N210;1;X5Y24/B5;X5Y24/B5/E250;1;X7Y22/D4;X7Y22/D4/X02;1;X12Y23/N210;X12Y23/N210/VSS;1;X12Y23/A2;X12Y23/A2/N210;1;X16Y21/A2;X16Y21/A2/N210;1;X9Y23/W270;X9Y23/W270/VSS;1;X9Y23/D4;X9Y23/D4/W270;1;X7Y22/E210;X7Y22/E210/VSS;1;X7Y22/A0;X7Y22/A0/E210;1;X8Y21/A0;X8Y21/A0/E210;1;X10Y22/A0;X10Y22/A0/E210;1;X6Y24/N210;X6Y24/N210/VSS;1;X6Y24/A3;X6Y24/A3/N210;1;X5Y22/E210;X5Y22/E210/VSS;1;X5Y22/A1;X5Y22/A1/E210;1;X14Y23/W250;X14Y23/W250/VSS;1;X14Y23/B1;X14Y23/B1/W250;1;X26Y21/B1;X26Y21/B1/W250;1;X17Y21/A0;X17Y21/A0/E210;1;X21Y24/B2;X21Y24/B2/S250;1;X7Y23/A2;X7Y23/A2/N210;1;X19Y21/D2;X19Y21/D2/S270;1;X7Y21/A3;X7Y21/A3/N210;1;X25Y21/S270;X25Y21/S270/VSS;1;X25Y21/D3;X25Y21/D3/S270;1;X10Y22/N210;X10Y22/N210/VSS;1;X10Y22/A2;X10Y22/A2/N210;1;X5Y21/S230;X5Y21/S230/VSS;1;X5Y22/X02;X5Y22/X02/S231;1;X5Y22/D5;X5Y22/D5/X02;1;X21Y24/B3;X21Y24/B3/S250;1;X23Y10/A3;X23Y10/A3/N210;1;X9Y21/A1;X9Y21/A1/E210;1;X25Y23/E250;X25Y23/E250/VSS;1;X25Y23/B5;X25Y23/B5/E250;1;X16Y22/D2;X16Y22/D2/X06;1;X9Y23/D1;X9Y23/D1/E270;1;X24Y23/W210;X24Y23/W210/VSS;1;X24Y23/A4;X24Y23/A4/W210;1;X11Y8/A1;X11Y8/A1/E210;1;X8Y23/W210;X8Y23/W210/VSS;1;X8Y23/A5;X8Y23/A5/W210;1;X19Y21/B0;X19Y21/B0/W250;1;X24Y23/W250;X24Y23/W250/VSS;1;X24Y23/B1;X24Y23/B1/W250;1;X24Y21/A3;X24Y21/A3/N210;1;X17Y21/S270;X17Y21/S270/VSS;1;X17Y21/D2;X17Y21/D2/S270;1;X11Y25/E270;X11Y25/E270/VSS;1;X11Y25/D1;X11Y25/D1/E270;1;X9Y8/A3;X9Y8/A3/N210;1;X22Y23/N210;X22Y23/N210/VSS;1;X22Y23/A3;X22Y23/A3/N210;1;X8Y22/A5;X8Y22/A5/W210;1;X9Y22/D0;X9Y22/D0/E270;1;X16Y21/W270;X16Y21/W270/VSS;1;X16Y21/D4;X16Y21/D4/W270;1;X19Y21/B3;X19Y21/B3/S250;1;X13Y22/E210;X13Y22/E210/VSS;1;X13Y22/A0;X13Y22/A0/E210;1;X8Y23/N210;X8Y23/N210/VSS;1;X8Y23/A3;X8Y23/A3/N210;1;X18Y21/S250;X18Y21/S250/VSS;1;X18Y21/B2;X18Y21/B2/S250;1;X22Y23/B4;X22Y23/B4/E250;1;X12Y22/D1;X12Y22/D1/E270;1;X8Y23/W270;X8Y23/W270/VSS;1;X8Y23/D5;X8Y23/D5/W270;1;X6Y23/D1;X6Y23/D1/E270;1;X22Y21/S270;X22Y21/S270/VSS;1;X22Y21/D3;X22Y21/D3/S270;1;X22Y21/B0;X22Y21/B0/W250;1;X25Y23/D1;X25Y23/D1/E270;1;X21Y22/S270;X21Y22/S270/VSS;1;X21Y22/D3;X21Y22/D3/S270;1;X7Y22/A5;X7Y22/A5/W210;1;X19Y21/W250;X19Y21/W250/VSS;1;X19Y21/B1;X19Y21/B1/W250;1;X19Y21/W210;X19Y21/W210/VSS;1;X19Y21/A4;X19Y21/A4/W210;1;X26Y23/D1;X26Y23/D1/E270;1;X6Y22/N210;X6Y22/N210/VSS;1;X6Y22/A2;X6Y22/A2/N210;1;X15Y22/W250;X15Y22/W250/VSS;1;X15Y22/B0;X15Y22/B0/W250;1;X16Y22/S250;X16Y22/S250/VSS;1;X16Y22/B3;X16Y22/B3/S250;1;X17Y21/N210;X17Y21/N210/VSS;1;X17Y21/A3;X17Y21/A3/N210;1;X12Y21/E210;X12Y21/E210/VSS;1;X12Y21/A1;X12Y21/A1/E210;1;X16Y21/N210;X16Y21/N210/VSS;1;X16Y21/A3;X16Y21/A3/N210;1;X18Y21/D0;X18Y21/D0/E270;1;X14Y24/E270;X14Y24/E270/VSS;1;X14Y24/D1;X14Y24/D1/E270;1;X22Y24/W270;X22Y24/W270/VSS;1;X22Y24/D5;X22Y24/D5/W270;1;X18Y21/E250;X18Y21/E250/VSS;1;X18Y21/B4;X18Y21/B4/E250;1;X22Y23/D4;X22Y23/D4/W270;1;X15Y21/D3;X15Y21/D3/S270;1;X6Y22/D0;X6Y22/D0/E270;1;X20Y21/B1;X20Y21/B1/W250;1;X21Y22/W270;X21Y22/W270/VSS;1;X21Y22/D4;X21Y22/D4/W270;1;X26Y23/E270;X26Y23/E270/VSS;1;X26Y23/D0;X26Y23/D0/E270;1;X25Y23/W210;X25Y23/W210/VSS;1;X25Y23/A4;X25Y23/A4/W210;1;X22Y23/S250;X22Y23/S250/VSS;1;X22Y23/B3;X22Y23/B3/S250;1;X15Y23/S270;X15Y23/S270/VSS;1;X15Y23/D3;X15Y23/D3/S270;1;X11Y23/D5;X11Y23/D5/W270;1;X23Y10/A1;X23Y10/A1/E210;1;X11Y23/N210;X11Y23/N210/VSS;1;X11Y23/A2;X11Y23/A2/N210;1;X8Y22/E270;X8Y22/E270/VSS;1;X8Y22/D1;X8Y22/D1/E270;1;X10Y28/N270;X10Y28/N270/VSS;1;X10Y28/D6;X10Y28/D6/N270;1;X22Y22/E210;X22Y22/E210/VSS;1;X22Y22/A0;X22Y22/A0/E210;1;X8Y22/N210;X8Y22/N210/VSS;1;X8Y22/A3;X8Y22/A3/N210;1;X11Y25/W270;X11Y25/W270/VSS;1;X11Y25/D4;X11Y25/D4/W270;1;X24Y23/S270;X24Y23/S270/VSS;1;X24Y23/D3;X24Y23/D3/S270;1;X25Y23/D3;X25Y23/D3/S270;1;X8Y21/N210;X8Y21/N210/VSS;1;X8Y21/A2;X8Y21/A2/N210;1;X21Y21/E270;X21Y21/E270/VSS;1;X21Y21/D1;X21Y21/D1/E270;1;X26Y23/A0;X26Y23/A0/E210;1;X6Y24/W250;X6Y24/W250/VSS;1;X6Y24/B0;X6Y24/B0/W250;1;X8Y23/E270;X8Y23/E270/VSS;1;X8Y23/D0;X8Y23/D0/E270;1;X5Y24/S270;X5Y24/S270/VSS;1;X5Y24/D2;X5Y24/D2/S270;1;X22Y22/W250;X22Y22/W250/VSS;1;X22Y22/B0;X22Y22/B0/W250;1;X11Y26/N210;X11Y26/N210/VSS;1;X11Y25/A5;X11Y25/A5/N211;1;X7Y23/D4;X7Y23/D4/W270;1;X13Y21/D2;X13Y21/D2/S270;1;X20Y21/S270;X20Y21/S270/VSS;1;X20Y21/D2;X20Y21/D2/S270;1;X23Y23/W250;X23Y23/W250/VSS;1;X23Y23/B1;X23Y23/B1/W250;1;X5Y24/E270;X5Y24/E270/VSS;1;X5Y24/D1;X5Y24/D1/E270;1;X14Y23/E270;X14Y23/E270/VSS;1;X14Y23/D1;X14Y23/D1/E270;1;X22Y24/A5;X22Y24/A5/W210;1;X7Y22/E270;X7Y22/E270/VSS;1;X7Y22/D1;X7Y22/D1/E270;1;X21Y24/D2;X21Y24/D2/S270;1;X5Y24/W250;X5Y24/W250/VSS;1;X5Y24/B1;X5Y24/B1/W250;1;X23Y10/A5;X23Y10/A5/W210;1;X5Y23/W250;X5Y23/W250/VSS;1;X5Y23/B1;X5Y23/B1/W250;1;X15Y21/S230;X15Y21/S230/VSS;1;X17Y22/E270;X17Y22/E270/VSS;1;X17Y22/D0;X17Y22/D0/E270;1;X23Y21/S250;X23Y21/S250/VSS;1;X23Y21/B2;X23Y21/B2/S250;1;X9Y23/E270;X9Y23/E270/VSS;1;X9Y23/D0;X9Y23/D0/E270;1;X17Y21/B5;X17Y21/B5/E211;1;X21Y24/D4;X21Y24/D4/W270;1;X26Y21/A1;X26Y21/A1/E210;1;X15Y24/W250;X15Y24/W250/VSS;1;X15Y24/B0;X15Y24/B0/W250;1;X24Y21/A0;X24Y21/A0/E210;1;X21Y24/W270;X21Y24/W270/VSS;1;X21Y24/D5;X21Y24/D5/W270;1;X24Y23/S250;X24Y23/S250/VSS;1;X24Y23/B3;X24Y23/B3/S250;1;X22Y21/E210;X22Y21/E210/VSS;1;X22Y21/A0;X22Y21/A0/E210;1;X15Y23/B4;X15Y23/B4/S271;1;X7Y24/A2;X7Y24/A2/N210;1;X10Y21/A2;X10Y21/A2/N210;1;X24Y23/D4;X24Y23/D4/W270;1;X21Y23/W210;X21Y23/W210/VSS;1;X21Y23/A5;X21Y23/A5/W210;1;X19Y21/N210;X19Y21/N210/VSS;1;X19Y21/A2;X19Y21/A2/N210;1;X19Y21/A1;X19Y21/A1/E210;1;X24Y10/A3;X24Y10/A3/N210;1;X23Y23/B3;X23Y23/B3/S250;1;X11Y21/N210;X11Y21/N210/VSS;1;X11Y21/A3;X11Y21/A3/N210;1;X11Y22/B1;X11Y22/B1/E211;1;X24Y10/W210;X24Y10/W210/VSS;1;X24Y10/A4;X24Y10/A4/W210;1;X21Y24/E270;X21Y24/E270/VSS;1;X21Y24/D1;X21Y24/D1/E270;1;X10Y22/E210;X10Y22/E210/VSS;1;X10Y22/A1;X10Y22/A1/E210;1;X23Y10/E210;X23Y10/E210/VSS;1;X23Y10/A0;X23Y10/A0/E210;1;X25Y23/B0;X25Y23/B0/W250;1;X15Y24/D0;X15Y24/D0/E270;1;X10Y23/A4;X10Y23/A4/W271;1;X21Y21/N210;X21Y21/N210/VSS;1;X21Y21/A3;X21Y21/A3/N210;1;X22Y21/N210;X22Y21/N210/VSS;1;X22Y21/A2;X22Y21/A2/N210;1;X6Y22/W270;X6Y22/W270/VSS;1;X6Y22/D5;X6Y22/D5/W270;1;X8Y22/W210;X8Y22/W210/VSS;1;X8Y22/A4;X8Y22/A4/W210;1;X14Y22/S270;X14Y22/S270/VSS;1;X14Y22/D2;X14Y22/D2/S270;1;X7Y24/N210;X7Y24/N210/VSS;1;X7Y24/A3;X7Y24/A3/N210;1;X8Y23/A0;X8Y23/A0/E210;1;X12Y22/S270;X12Y22/S270/VSS;1;X12Y22/D2;X12Y22/D2/S270;1;X21Y23/D4;X21Y23/D4/W270;1;X12Y23/A0;X12Y23/A0/E271;1;X25Y21/S250;X25Y21/S250/VSS;1;X25Y21/B2;X25Y21/B2/S250;1;X17Y21/B1;X17Y21/B1/W250;1;X6Y22/E270;X6Y22/E270/VSS;1;X6Y22/D1;X6Y22/D1/E270;1;X5Y22/D3;X5Y22/D3/S270;1;X9Y21/W210;X9Y21/W210/VSS;1;X9Y21/A4;X9Y21/A4/W210;1;X22Y24/S270;X22Y24/S270/VSS;1;X22Y24/D2;X22Y24/D2/S270;1;X23Y23/E270;X23Y23/E270/VSS;1;X23Y23/D1;X23Y23/D1/E270;1;X12Y23/N250;X12Y23/N250/VSS;1;X12Y22/A3;X12Y22/A3/N251;1;X24Y21/D5;X24Y21/D5/W270;1;X23Y21/S270;X23Y21/S270/VSS;1;X23Y21/D3;X23Y21/D3/S270;1;X21Y23/E270;X21Y23/E270/VSS;1;X21Y23/D1;X21Y23/D1/E270;1;X21Y24/S270;X21Y24/S270/VSS;1;X21Y24/D3;X21Y24/D3/S270;1;X26Y23/E210;X26Y23/E210/VSS;1;X26Y23/A1;X26Y23/A1/E210;1;X15Y21/W270;X15Y21/W270/VSS;1;X15Y21/D4;X15Y21/D4/W270;1;X13Y21/S270;X13Y21/S270/VSS;1;X13Y21/D3;X13Y21/D3/S270;1;X9Y22/S270;X9Y22/S270/VSS;1;X9Y22/D3;X9Y22/D3/S270;1;X11Y22/W270;X11Y22/W270/VSS;1;X11Y22/D5;X11Y22/D5/W270;1;X6Y22/A1;X6Y22/A1/E210;1;X24Y21/D0;X24Y21/D0/E270;1;X18Y21/E210;X18Y21/E210/VSS;1;X18Y21/A0;X18Y21/A0/E210;1;X5Y24/D5;X5Y24/D5/W270;1;X15Y24/S270;X15Y24/S270/VSS;1;X15Y24/D2;X15Y24/D2/S270;1;X22Y10/A5;X22Y10/A5/W210;1;X22Y24/E250;X22Y24/E250/VSS;1;X10Y23/N210;X10Y23/N210/VSS;1;X10Y23/A3;X10Y23/A3/N210;1;X25Y21/W270;X25Y21/W270/VSS;1;X25Y21/D4;X25Y21/D4/W270;1;X17Y21/W270;X17Y21/W270/VSS;1;X17Y21/D5;X17Y21/D5/W270;1;X18Y21/D5;X18Y21/D5/W270;1;X8Y23/E210;X8Y23/E210/VSS;1;X8Y23/A1;X8Y23/A1/E210;1;X6Y23/W250;X6Y23/W250/VSS;1;X6Y23/B1;X6Y23/B1/W250;1;X5Y24/E250;X5Y24/E250/VSS;1;X5Y24/B4;X5Y24/B4/E250;1;X9Y22/A1;X9Y22/A1/E210;1;X21Y23/E210;X21Y23/E210/VSS;1;X21Y23/A1;X21Y23/A1/E210;1;X5Y23/E270;X5Y23/E270/VSS;1;X5Y23/D1;X5Y23/D1/E270;1;X6Y24/W210;X6Y24/W210/VSS;1;X6Y24/A4;X6Y24/A4/W210;1;X11Y23/D0;X11Y23/D0/E270;1;X10Y8/W210;X10Y8/W210/VSS;1;X10Y8/A4;X10Y8/A4/W210;1;X11Y23/E270;X11Y23/E270/VSS;1;X11Y23/D1;X11Y23/D1/E270;1;X18Y21/E270;X18Y21/E270/VSS;1;X18Y21/D1;X18Y21/D1/E270;1;X9Y23/N230;X9Y23/N230/VSS;1;X9Y22/X02;X9Y22/X02/N231;1;X9Y22/D4;X9Y22/D4/X02;1;X14Y24/D2;X14Y24/D2/X06;1;X5Y23/D3;X5Y23/D3/S270;1;X23Y23/S250;X23Y23/S250/VSS;1;X23Y23/B2;X23Y23/B2/S250;1;X14Y22/W270;X14Y22/W270/VSS;1;X14Y22/D5;X14Y22/D5/W270;1;X7Y23/W270;X7Y23/W270/VSS;1;X7Y23/D5;X7Y23/D5/W270;1;X15Y22/S270;X15Y22/S270/VSS;1;X15Y22/D3;X15Y22/D3/S270;1;X12Y23/D0;X12Y23/D0/E270;1;X5Y22/S270;X5Y22/S270/VSS;1;X5Y22/D2;X5Y22/D2/S270;1;X12Y23/E270;X12Y23/E270/VSS;1;X12Y23/D1;X12Y23/D1/E270;1;X22Y24/W210;X22Y24/W210/VSS;1;X22Y24/A4;X22Y24/A4/W210;1;X11Y8/N210;X11Y8/N210/VSS;1;X11Y8/A3;X11Y8/A3/N210;1;X25Y23/E210;X25Y23/E210/VSS;1;X25Y23/A0;X25Y23/A0/E210;1;X13Y25/W210;X13Y25/W210/VSS;1;X13Y25/A4;X13Y25/A4/W210;1;X13Y21/S250;X13Y21/S250/VSS;1;X13Y21/B2;X13Y21/B2/S250;1;X14Y23/D4;X14Y23/D4/W270;1;X11Y25/D2;X11Y25/D2/S270;1;X25Y21/E250;X25Y21/E250/VSS;1;X25Y21/B4;X25Y21/B4/E250;1;X14Y21/X08;X14Y21/X08/E251;1;X14Y21/D0;X14Y21/D0/X08;1;X18Y21/W210;X18Y21/W210/VSS;1;X18Y21/A5;X18Y21/A5/W210;1;X16Y21/E250;X16Y21/E250/VSS;1;X16Y21/B4;X16Y21/B4/E250;1;X7Y22/S270;X7Y22/S270/VSS;1;X7Y22/D3;X7Y22/D3/S270;1;X24Y21/D3;X24Y21/D3/S270;1;X19Y21/D0;X19Y21/D0/E270;1;X25Y21/E270;X25Y21/E270/VSS;1;X25Y21/D1;X25Y21/D1/E270;1;X7Y21/W210;X7Y21/W210/VSS;1;X7Y21/A5;X7Y21/A5/W210;1;X19Y21/E270;X19Y21/E270/VSS;1;X19Y21/D1;X19Y21/D1/E270;1;X6Y22/S270;X6Y22/S270/VSS;1;X6Y22/D3;X6Y22/D3/S270;1;X5Y24/W270;X5Y24/W270/VSS;1;X5Y24/D4;X5Y24/D4/W270;1;X21Y21/W270;X21Y21/W270/VSS;1;X21Y21/D5;X21Y21/D5/W270;1;X18Y21/X06;X18Y21/X06/E211;1;X18Y21/D3;X18Y21/D3/X06;1;X23Y23/A1;X23Y23/A1/E210;1;X16Y22/X06;X16Y22/X06/S271;1;X16Y22/D3;X16Y22/D3/X06;1;X23Y23/N210;X23Y23/N210/VSS;1;X23Y23/A3;X23Y23/A3/N210;1;X22Y24/D0;X22Y24/D0/E270;1;X14Y24/X06;X14Y24/X06/W231;1;X14Y24/D3;X14Y24/D3/X06;1;X23Y23/W210;X23Y23/W210/VSS;1;X23Y23/A5;X23Y23/A5/W210;1;X25Y21/A4;X25Y21/A4/W210;1;X7Y22/X02;X7Y22/X02/N211;1;X7Y22/D5;X7Y22/D5/X02;1;X7Y23/E210;X7Y23/E210/VSS;1;X7Y23/A1;X7Y23/A1/E210;1;X9Y22/E270;X9Y22/E270/VSS;1;X9Y22/D1;X9Y22/D1/E270;1;X16Y21/S250;X16Y21/S250/VSS;1;X16Y21/B3;X16Y21/B3/S250;1;X24Y23/E250;X24Y23/E250/VSS;1;X24Y23/B5;X24Y23/B5/E250;1;X22Y21/S250;X22Y21/S250/VSS;1;X22Y21/B2;X22Y21/B2/S250;1;X22Y24/E270;X22Y24/E270/VSS;1;X22Y24/D1;X22Y24/D1/E270;1;X23Y21/E210;X23Y21/E210/VSS;1;X23Y21/A1;X23Y21/A1/E210;1;X19Y21/E210;X19Y21/E210/VSS;1;X19Y21/A0;X19Y21/A0/E210;1;X7Y28/S260;X7Y28/S260/VSS;1;X7Y28/D6;X7Y28/D6/N261;1;X12Y25/E210;X12Y25/E210/VSS;1;X12Y25/A0;X12Y25/A0/E210;1;X11Y22/D2;X11Y22/D2/S270;1;X7Y21/N210;X7Y21/N210/VSS;1;X7Y21/A2;X7Y21/A2/N210;1;X22Y10/W210;X22Y10/W210/VSS;1;X22Y10/A4;X22Y10/A4/W210;1;X6Y23/S270;X6Y23/S270/VSS;1;X6Y23/D2;X6Y23/D2/S270;1;X20Y21/W250;X20Y21/W250/VSS;1;X20Y21/B0;X20Y21/B0/W250;1;X14Y23/W270;X14Y23/W270/VSS;1;X14Y23/D5;X14Y23/D5/W270;1;X24Y21/E270;X24Y21/E270/VSS;1;X24Y21/D1;X24Y21/D1/E270;1;X22Y23/E270;X22Y23/E270/VSS;1;X22Y23/D0;X22Y23/D0/E270;1;X9Y22/E210;X9Y22/E210/VSS;1;X9Y22/A0;X9Y22/A0/E210;1;X7Y0/N270;X7Y0/N270/VSS;1;X7Y0/A0;X7Y0/A0/S271;1;X16Y21/W210;X16Y21/W210/VSS;1;X16Y21/A5;X16Y21/A5/W210;1;X15Y24/S250;X15Y24/S250/VSS;1;X15Y24/B2;X15Y24/B2/S250;1;X7Y23/W210;X7Y23/W210/VSS;1;X7Y23/A5;X7Y23/A5/W210;1;X26Y23/B1;X26Y23/B1/W250;1;X25Y23/E270;X25Y23/E270/VSS;1;X25Y23/D0;X25Y23/D0/E270;1;X22Y21/W250;X22Y21/W250/VSS;1;X22Y21/B1;X22Y21/B1/W250;1;X23Y23/S270;X23Y23/S270/VSS;1;X23Y23/D3;X23Y23/D3/S270;1;X5Y22/A5;X5Y22/A5/W210;1;X23Y23/E250;X23Y23/E250/VSS;1;X23Y23/B4;X23Y23/B4/E250;1;X16Y21/S270;X16Y21/S270/VSS;1;X16Y21/D3;X16Y21/D3/S270;1;X19Y21/S270;X19Y21/S270/VSS;1;X19Y21/D3;X19Y21/D3/S270;1;X11Y8/E210;X11Y8/E210/VSS;1;X11Y8/A0;X11Y8/A0/E210;1;X11Y21/A0;X11Y21/A0/E210;1;X8Y23/S270;X8Y23/S270/VSS;1;X8Y23/D2;X8Y23/D2/S270;1;X24Y21/S250;X24Y21/S250/VSS;1;X24Y21/B3;X24Y21/B3/S250;1;X15Y24/W230;X15Y24/W230/VSS;1;X14Y24/B1;X14Y24/B1/W231;1;X8Y21/E210;X8Y21/E210/VSS;1;X8Y21/A1;X8Y21/A1/E210;1;X26Y23/N210;X26Y23/N210/VSS;1;X26Y23/A2;X26Y23/A2/N210;1;X14Y21/W250;X14Y21/W250/VSS;1;X14Y21/B0;X14Y21/B0/W250;1;X9Y8/W210;X9Y8/W210/VSS;1;X9Y8/A4;X9Y8/A4/W210;1;X25Y21/E210;X25Y21/E210/VSS;1;X25Y21/A0;X25Y21/A0/E210;1;X7Y23/E270;X7Y23/E270/VSS;1;X7Y23/D1;X7Y23/D1/E270;1;X24Y21/S270;X24Y21/S270/VSS;1;X24Y21/D2;X24Y21/D2/S270;1;X23Y21/N210;X23Y21/N210/VSS;1;X23Y21/A2;X23Y21/A2/N210;1;X16Y21/D2;X16Y21/D2/S270;1;X9Y23/A4;X9Y23/A4/W271;1;X22Y28/W260;X22Y28/W260/VSS;1;X22Y28/D6;X22Y28/D6/W260;1;X19Y21/W270;X19Y21/W270/VSS;1;X19Y21/D5;X19Y21/D5/W270;1;X13Y21/E250;X13Y21/E250/VSS;1;X13Y21/B4;X13Y21/B4/E250;1;X24Y21/N210;X24Y21/N210/VSS;1;X24Y21/A2;X24Y21/A2/N210;1;X11Y25/S270;X11Y25/S270/VSS;1;X11Y25/D3;X11Y25/D3/S270;1;X12Y22/E270;X12Y22/E270/VSS;1;X12Y22/D0;X12Y22/D0/E270;1;X5Y23/S270;X5Y23/S270/VSS;1;X5Y23/D2;X5Y23/D2/S270;1;X10Y23/E270;X10Y23/E270/VSS;1;X10Y23/D1;X10Y23/D1/E270;1;X6Y24/X06;X6Y24/X06/W211;1;X6Y24/D0;X6Y24/D0/X06;1;X25Y21/B0;X25Y21/B0/W250;1;X22Y23/E250;X22Y23/E250/VSS;1;X22Y23/B5;X22Y23/B5/E250;1;X23Y21/W210;X23Y21/W210/VSS;1;X23Y21/A5;X23Y21/A5/W210;1;X22Y21/E270;X22Y21/E270/VSS;1;X22Y21/D0;X22Y21/D0/E270;1;X22Y23/W210;X22Y23/W210/VSS;1;X22Y23/A4;X22Y23/A4/W210;1;X21Y22/S250;X21Y22/S250/VSS;1;X21Y22/B2;X21Y22/B2/S250;1;X7Y23/D3;X7Y23/D3/S270;1;X21Y21/W210;X21Y21/W210/VSS;1;X21Y21/A5;X21Y21/A5/W210;1;X21Y23/W270;X21Y23/W270/VSS;1;X21Y23/D5;X21Y23/D5/W270;1;X22Y21/E250;X22Y21/E250/VSS;1;X22Y21/B5;X22Y21/B5/E250;1;X17Y21/S250;X17Y21/S250/VSS;1;X17Y21/B2;X17Y21/B2/S250;1;X8Y22/S270;X8Y22/S270/VSS;1;X8Y22/D3;X8Y22/D3/S270;1;X24Y10/E210;X24Y10/E210/VSS;1;X24Y10/A0;X24Y10/A0/E210;1;X17Y21/E270;X17Y21/E270/VSS;1;X17Y21/D0;X17Y21/D0/E270;1;X25Y23/W250;X25Y23/W250/VSS;1;X25Y23/B1;X25Y23/B1/W250;1;X6Y24/W270;X6Y24/W270/VSS;1;X6Y24/D4;X6Y24/D4/W270;1;X25Y23/N210;X25Y23/N210/VSS;1;X25Y23/A3;X25Y23/A3/N210;1;X7Y24/W210;X7Y24/W210/VSS;1;X7Y24/A5;X7Y24/A5/W210;1;X5Y23/W270;X5Y23/W270/VSS;1;X5Y23/D4;X5Y23/D4/W270;1;X14Y22/S250;X14Y22/S250/VSS;1;X14Y22/B2;X14Y22/B2/S250;1;X9Y8/N210;X9Y8/N210/VSS;1;X9Y8/A2;X9Y8/A2/N210;1;X23Y10/W210;X23Y10/W210/VSS;1;X23Y10/A4;X23Y10/A4/W210;1;X7Y22/W210;X7Y22/W210/VSS;1;X7Y22/A4;X7Y22/A4/W210;1;X21Y23/S270;X21Y23/S270/VSS;1;X21Y23/D2;X21Y23/D2/S270;1;X18Y21/W270;X18Y21/W270/VSS;1;X18Y21/D4;X18Y21/D4/W270;1;X25Y10/E210;X25Y10/E210/VSS;1;X25Y10/A1;X25Y10/A1/E210;1;X24Y21/E210;X24Y21/E210/VSS;1;X24Y21/A1;X24Y21/A1/E210;1;X10Y22/D0;X10Y22/D0/E270;1;X7Y23/S270;X7Y23/S270/VSS;1;X7Y23/D2;X7Y23/D2/S270;1;X14Y24/W270;X14Y24/W270/VSS;1;X14Y24/D4;X14Y24/D4/W270;1;X22Y23/W270;X22Y23/W270/VSS;1;X22Y23/D5;X22Y23/D5/W270;1;X12Y22/D4;X12Y22/D4/W270;1;X5Y22/N210;X5Y22/N210/VSS;1;X5Y22/A2;X5Y22/A2/N210;1;X15Y23/W250;X15Y23/W250/VSS;1;X15Y23/B1;X15Y23/B1/W250;1;X17Y21/W250;X17Y21/W250/VSS;1;X17Y21/B0;X17Y21/B0/W250;1;X21Y21/S270;X21Y21/S270/VSS;1;X21Y21/D2;X21Y21/D2/S270;1;X5Y23/E250;X5Y23/E250/VSS;1;X5Y23/B4;X5Y23/B4/E250;1;X14Y25/E210;X14Y25/E210/VSS;1;X14Y25/A0;X14Y25/A0/E210;1;X15Y24/E270;X15Y24/E270/VSS;1;X15Y24/D1;X15Y24/D1/E270;1;X23Y10/N210;X23Y10/N210/VSS;1;X23Y10/A2;X23Y10/A2/N210;1;X12Y22/W270;X12Y22/W270/VSS;1;X12Y22/D5;X12Y22/D5/W270;1;X24Y23/W270;X24Y23/W270/VSS;1;X24Y23/D5;X24Y23/D5/W270;1;X11Y23/D2;X11Y23/D2/S270;1;X19Y21/S250;X19Y21/S250/VSS;1;X19Y21/B2;X19Y21/B2/S250;1;X8Y22/W270;X8Y22/W270/VSS;1;X8Y22/D5;X8Y22/D5/W270;1;X14Y22/W250;X14Y22/W250/VSS;1;X14Y22/B1;X14Y22/B1/W250;1;X25Y23/S270;X25Y23/S270/VSS;1;X25Y23/D2;X25Y23/D2/S270;1;X17Y21/E210;X17Y21/E210/VSS;1;X17Y21/A1;X17Y21/A1/E210;1;X24Y21/W270;X24Y21/W270/VSS;1;X24Y21/D4;X24Y21/D4/W270;1;X10Y22/E270;X10Y22/E270/VSS;1;X10Y22/D1;X10Y22/D1/E270;1;X23Y23/B0;X23Y23/B0/W250;1;X21Y24/S250;X21Y24/S250/VSS;1;X6Y22/E210;X6Y22/E210/VSS;1;X6Y22/A0;X6Y22/A0/E210;1;X7Y23/N210;X7Y23/N210/VSS;1;X7Y23/A3;X7Y23/A3/N210;1;X19Y20/S250;X19Y20/S250/VSS;1;X19Y21/B5;X19Y21/B5/S251;1;X6Y23/E270;X6Y23/E270/VSS;1;X6Y23/D0;X6Y23/D0/E270;1;X15Y21/S270;X15Y21/S270/VSS;1;X15Y21/D2;X15Y21/D2/S270;1;X13Y21/W250;X13Y21/W250/VSS;1;X13Y21/B1;X13Y21/B1/W250;1;X15Y21/N210;X15Y21/N210/VSS;1;X15Y21/A3;X15Y21/A3/N210;1;X23Y23/E210;X23Y23/E210/VSS;1;X23Y23/A0;X23Y23/A0/E210;1;X14Y28/S260;X14Y28/S260/VSS;1;X14Y28/D6;X14Y28/D6/N261;1;X11Y21/W210;X11Y21/W210/VSS;1;X11Y21/A4;X11Y21/A4/W210;1;X16Y21/E210;X16Y21/E210/VSS;1;X16Y21/A0;X16Y21/A0/E210;1;X15Y23/W210;X15Y23/W210/VSS;1;X15Y23/A4;X15Y23/A4/W210;1;X14Y24/E250;X14Y24/E250/VSS;1;X14Y24/B4;X14Y24/B4/E250;1;X11Y23/W210;X11Y23/W210/VSS;1;X11Y23/A4;X11Y23/A4/W210;1;X11Y22/S270;X11Y22/S270/VSS;1;X11Y22/D3;X11Y22/D3/S270;1;X10Y8/E210;X10Y8/E210/VSS;1;X10Y8/A0;X10Y8/A0/E210;1;X25Y23/S250;X25Y23/S250/VSS;1;X25Y23/B2;X25Y23/B2/S250;1;X25Y21/W210;X25Y21/W210/VSS;1;X25Y21/A5;X25Y21/A5/W210;1;X11Y21/E210;X11Y21/E210/VSS;1;X11Y21/A1;X11Y21/A1/E210;1;X26Y23/W250;X26Y23/W250/VSS;1;X26Y23/B0;X26Y23/B0/W250;1;X21Y22/E250;X21Y22/E250/VSS;1;X21Y22/B4;X21Y22/B4/E250;1;X9Y21/E210;X9Y21/E210/VSS;1;X9Y21/A0;X9Y21/A0/E210;1;X10Y8/N210;X10Y8/N210/VSS;1;X10Y8/A3;X10Y8/A3/N210;1;X5Y23/S250;X5Y23/S250/VSS;1;X5Y23/B3;X5Y23/B3/S250;1;X11Y23/S270;X11Y23/S270/VSS;1;X11Y23/D3;X11Y23/D3/S270;1;X25Y23/D5;X25Y23/D5/W270;1;X11Y23/W270;X11Y23/W270/VSS;1;X11Y23/D4;X11Y23/D4/W270;1;X22Y21/A4;X22Y21/A4/W210;1;X32Y28/S260;X32Y28/S260/VSS;1;X32Y28/D6;X32Y28/D6/N261;1;X25Y21/W250;X25Y21/W250/VSS;1;X25Y21/B1;X25Y21/B1/W250;1;X22Y21/W210;X22Y21/W210/VSS;1;X22Y21/A5;X22Y21/A5/W210;1;X25Y23/W270;X25Y23/W270/VSS;1;X25Y23/D4;X25Y23/D4/W270;1;X26Y21/W250;X26Y21/W250/VSS;1;X26Y21/B0;X26Y21/B0/W250;1;X26Y21/E210;X26Y21/E210/VSS;1;X26Y21/A0;X26Y21/A0/E210;1;X16Y22/W250;X16Y22/W250/VSS;1;X16Y22/B1;X16Y22/B1/W250;1;X10Y21/N210;X10Y21/N210/VSS;1;X10Y21/A3;X10Y21/A3/N210;1;X5Y22/W210;X5Y22/W210/VSS;1;X5Y22/A4;X5Y22/A4/W210;1;X18Y21/W250;X18Y21/W250/VSS;1;X18Y21/B0;X18Y21/B0/W250;1;X0Y0/VSS;;1;X10Y22/S270;X10Y22/S270/VSS;1;X10Y22/D2;X10Y22/D2/S270;1"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 9289 ] ,
          "attributes": {
            "ROUTING": "X13Y25/C5;X13Y25/C5/X08;1;X17Y21/C2;X17Y21/C2/X04;1;X22Y23/C3;X22Y23/C3/W220;1;X7Y21/D1;X7Y21/D1/X03;1;X24Y10/C3;X24Y10/C3/X04;1;X6Y23/C3;X6Y23/C3/X04;1;X8Y21/D2;X8Y21/D2/X08;1;X8Y21/C5;X8Y21/C5/S220;1;X17Y21/X04;X17Y21/X04/VCC;1;X17Y21/C3;X17Y21/C3/X04;1;X13Y21/C3;X13Y21/C3/W220;1;X22Y24/C5;X22Y24/C5/S220;1;X8Y24/C1;X8Y24/C1/X04;1;X16Y22/C0;X16Y22/C0/X04;1;X13Y25/C1;X13Y25/C1/X04;1;X25Y21/C4;X25Y21/C4/X08;1;X14Y21/N220;X14Y21/N220/VCC;1;X14Y21/C0;X14Y21/C0/N220;1;X23Y21/C4;X23Y21/C4/X08;1;X15Y23/C2;X15Y23/C2/X04;1;X7Y24/D5;X7Y24/D5/X04;1;X14Y23/C5;X14Y23/C5/S220;1;X15Y21/C5;X15Y21/C5/S220;1;X9Y23/C1;X9Y23/C1/N220;1;X18Y21/C5;X18Y21/C5/X08;1;X9Y8/C5;X9Y8/C5/X08;1;X7Y24/D1;X7Y24/D1/X03;1;X9Y23/N220;X9Y23/N220/VCC;1;X9Y23/C0;X9Y23/C0/N220;1;X25Y21/C0;X25Y21/C0/X04;1;X10Y23/C5;X10Y23/C5/N221;1;X11Y23/C0;X11Y23/C0/X04;1;X11Y25/C4;X11Y25/C4/S220;1;X22Y10/D3;X22Y10/D3/E260;1;X9Y23/C2;X9Y23/C2/W220;1;X11Y8/D0;X11Y8/D0/X03;1;X17Y22/C1;X17Y22/C1/N220;1;X9Y21/D2;X9Y21/D2/X08;1;X24Y21/C0;X24Y21/C0/N220;1;X23Y21/C1;X23Y21/C1/X04;1;X7Y24/C0;X7Y24/C0/X04;1;X14Y23/C0;X14Y23/C0/X04;1;X24Y10/D5;X24Y10/D5/X04;1;X25Y10/D1;X25Y10/D1/E270;1;X22Y21/C3;X22Y21/C3/X04;1;X23Y10/D4;X23Y10/D4/X04;1;X6Y23/C0;X6Y23/C0/X04;1;X14Y25/E270;X14Y25/E270/VCC;1;X14Y25/D0;X14Y25/D0/E270;1;X24Y21/C5;X24Y21/C5/X08;1;X22Y10/C5;X22Y10/C5/S220;1;X21Y23/C2;X21Y23/C2/X04;1;X22Y10/C1;X22Y10/C1/X04;1;X8Y23/A2;X8Y23/A2/X07;1;X13Y21/W240;X13Y21/W240/VCC;1;X13Y21/B3;X13Y21/B3/W240;1;X7Y21/C3;X7Y21/C3/W220;1;X24Y10/C0;X24Y10/C0/X04;1;X11Y8/S220;X11Y8/S220/VCC;1;X11Y8/C4;X11Y8/C4/S220;1;X13Y21/W220;X13Y21/W220/VCC;1;X13Y21/C2;X13Y21/C2/W220;1;X11Y21/D2;X11Y21/D2/X08;1;X7Y21/D5;X7Y21/D5/X07;1;X22Y10/C2;X22Y10/C2/W220;1;X12Y23/C1;X12Y23/C1/X04;1;X11Y21/C4;X11Y21/C4/X08;1;X5Y24/C4;X5Y24/C4/X08;1;X24Y10/D1;X24Y10/D1/E270;1;X10Y21/C1;X10Y21/C1/X04;1;X21Y21/C4;X21Y21/C4/S220;1;X10Y8/C0;X10Y8/C0/X04;1;X6Y22/C0;X6Y22/C0/X04;1;X12Y22/C0;X12Y22/C0/X04;1;X23Y23/C0;X23Y23/C0/X04;1;X22Y23/C0;X22Y23/C0/N220;1;X6Y24/C1;X6Y24/C1/E261;1;X6Y24/C0;X6Y24/C0/E261;1;X21Y21/C2;X21Y21/C2/W220;1;X8Y22/C4;X8Y22/C4/X08;1;X12Y21/D1;X12Y21/D1/S260;1;X13Y25/D3;X13Y25/D3/X08;1;X23Y23/C2;X23Y23/C2/X04;1;X11Y21/D0;X11Y21/D0/E270;1;X25Y23/C3;X25Y23/C3/X04;1;X7Y21/W220;X7Y21/W220/VCC;1;X7Y21/C2;X7Y21/C2/W220;1;X10Y8/C3;X10Y8/C3/X04;1;X6Y23/C2;X6Y23/C2/X04;1;X23Y10/C0;X23Y10/C0/X04;1;X5Y23/C5;X5Y23/C5/S220;1;X7Y23/C5;X7Y23/C5/X08;1;X22Y24/C2;X22Y24/C2/W220;1;X8Y22/C3;X8Y22/C3/X04;1;X11Y23/C3;X11Y23/C3/X04;1;X9Y24/C2;X9Y24/C2/W220;1;X9Y24/D2;X9Y24/D2/X08;1;X23Y23/C1;X23Y23/C1/X04;1;X16Y21/C5;X16Y21/C5/S220;1;X22Y24/C1;X22Y24/C1/N220;1;X25Y10/E270;X25Y10/E270/VCC;1;X25Y10/D0;X25Y10/D0/E270;1;X8Y21/D0;X8Y21/D0/X08;1;X0Y0/N220;X0Y0/N220/VCC;1;X0Y0/C4;X0Y0/C4/S221;1;X23Y21/C3;X23Y21/C3/X04;1;X13Y24/S270;X13Y24/S270/VCC;1;X13Y25/A1;X13Y25/A1/S271;1;X12Y21/S260;X12Y21/S260/VCC;1;X12Y21/D0;X12Y21/D0/S260;1;X14Y25/X04;X14Y25/X04/VCC;1;X14Y25/C0;X14Y25/C0/X04;1;X23Y21/C0;X23Y21/C0/X04;1;X7Y24/C5;X7Y24/C5/S220;1;X7Y24/C4;X7Y24/C4/S220;1;X6Y22/X07;X6Y22/X07/VCC;1;X6Y22/A5;X6Y22/A5/X07;1;X6Y23/C1;X6Y23/C1/X04;1;X11Y21/C5;X11Y21/C5/X08;1;X9Y8/C0;X9Y8/C0/N220;1;X7Y24/C3;X7Y24/C3/X04;1;X21Y21/W220;X21Y21/W220/VCC;1;X21Y21/C3;X21Y21/C3/W220;1;X7Y22/N200;X7Y22/N200/VCC;1;X7Y22/A1;X7Y22/A1/N200;1;X9Y24/W220;X9Y24/W220/VCC;1;X9Y24/C3;X9Y24/C3/W220;1;X10Y21/D2;X10Y21/D2/X08;1;X10Y8/C1;X10Y8/C1/X04;1;X20Y21/C1;X20Y21/C1/N220;1;X8Y22/C1;X8Y22/C1/X04;1;X7Y21/C0;X7Y21/C0/N220;1;X11Y21/C0;X11Y21/C0/X04;1;X22Y24/N220;X22Y24/N220/VCC;1;X22Y24/C0;X22Y24/C0/N220;1;X7Y24/C1;X7Y24/C1/X04;1;X11Y22/C5;X11Y22/C5/X08;1;X21Y23/C1;X21Y23/C1/X04;1;X17Y22/N220;X17Y22/N220/VCC;1;X17Y22/C0;X17Y22/C0/N220;1;X10Y8/D2;X10Y8/D2/X08;1;X10Y23/C0;X10Y23/C0/X04;1;X9Y8/C3;X9Y8/C3/W220;1;X13Y23/CE2;X13Y23/CE2/VCC;1;X7Y21/C4;X7Y21/C4/S220;1;X5Y22/C0;X5Y22/C0/X04;1;X13Y21/C0;X13Y21/C0/N220;1;X10Y21/D0;X10Y21/D0/X08;1;X14Y24/C2;X14Y24/C2/W220;1;X25Y23/C1;X25Y23/C1/X04;1;X12Y22/C5;X12Y22/C5/X08;1;X26Y21/C2;X26Y21/C2/X04;1;X16Y22/C3;X16Y22/C3/X04;1;X10Y21/C4;X10Y21/C4/X08;1;X12Y22/C3;X12Y22/C3/X04;1;X15Y23/C0;X15Y23/C0/X04;1;X6Y22/C1;X6Y22/C1/X04;1;X5Y24/C1;X5Y24/C1/X04;1;X25Y21/X08;X25Y21/X08/VCC;1;X25Y21/C5;X25Y21/C5/X08;1;X8Y23/C3;X8Y23/C3/X04;1;X8Y24/D0;X8Y24/D0/X08;1;X8Y23/C2;X8Y23/C2/X04;1;X25Y21/C3;X25Y21/C3/X04;1;X5Y24/X04;X5Y24/X04/VCC;1;X5Y24/C0;X5Y24/C0/X04;1;X10Y8/D0;X10Y8/D0/X08;1;X9Y21/C4;X9Y21/C4/X08;1;X12Y22/C1;X12Y22/C1/X04;1;X14Y24/C1;X14Y24/C1/X04;1;X10Y24/W220;X10Y24/W220/VCC;1;X10Y24/C2;X10Y24/C2/W220;1;X7Y22/E200;X7Y22/E200/VCC;1;X7Y22/A2;X7Y22/A2/E200;1;X13Y25/C2;X13Y25/C2/X04;1;X9Y24/C5;X9Y24/C5/X08;1;X22Y23/W220;X22Y23/W220/VCC;1;X22Y23/C2;X22Y23/C2/W220;1;X9Y21/D4;X9Y21/D4/X04;1;X16Y22/C1;X16Y22/C1/X04;1;X13Y25/C3;X13Y25/C3/X04;1;X5Y23/S220;X5Y23/S220/VCC;1;X5Y23/C4;X5Y23/C4/S220;1;X14Y24/C5;X14Y24/C5/X08;1;X25Y10/C1;X25Y10/C1/X04;1;X11Y21/C2;X11Y21/C2/W220;1;X7Y22/C1;X7Y22/C1/N220;1;X24Y23/C2;X24Y23/C2/X04;1;X13Y25/D2;X13Y25/D2/X08;1;X21Y24/C2;X21Y24/C2/X04;1;X23Y23/X04;X23Y23/X04/VCC;1;X23Y23/C3;X23Y23/C3/X04;1;X8Y23/C0;X8Y23/C0/X04;1;X15Y21/C0;X15Y21/C0/N220;1;X8Y21/D1;X8Y21/D1/X08;1;X17Y22/X07;X17Y22/X07/VCC;1;X17Y22/B0;X17Y22/B0/X07;1;X5Y24/X08;X5Y24/X08/VCC;1;X5Y24/C5;X5Y24/C5/X08;1;X9Y24/D5;X9Y24/D5/N260;1;X10Y8/X04;X10Y8/X04/VCC;1;X10Y8/C2;X10Y8/C2/X04;1;X10Y21/C3;X10Y21/C3/X04;1;X11Y8/D2;X11Y8/D2/X03;1;X7Y21/X07;X7Y21/X07/VCC;1;X7Y21/D4;X7Y21/D4/X07;1;X13Y25/D1;X13Y25/D1/X08;1;X15Y21/C3;X15Y21/C3/W220;1;X22Y22/X04;X22Y22/X04/VCC;1;X22Y22/C0;X22Y22/C0/X04;1;X8Y22/X08;X8Y22/X08/VCC;1;X8Y22/C5;X8Y22/C5/X08;1;X5Y23/C1;X5Y23/C1/X04;1;X10Y21/C5;X10Y21/C5/X08;1;X16Y22/X04;X16Y22/X04/VCC;1;X16Y22/C2;X16Y22/C2/X04;1;X22Y21/C5;X22Y21/C5/S220;1;X9Y22/C4;X9Y22/C4/X08;1;X7Y22/C3;X7Y22/C3/W220;1;X5Y23/X04;X5Y23/X04/VCC;1;X5Y23/C0;X5Y23/C0/X04;1;X14Y22/C0;X14Y22/C0/X04;1;X12Y23/C0;X12Y23/C0/X04;1;X6Y24/C3;X6Y24/C3/W220;1;X9Y8/N220;X9Y8/N220/VCC;1;X9Y8/C1;X9Y8/C1/N220;1;X23Y10/D1;X23Y10/D1/X08;1;X5Y23/C2;X5Y23/C2/W220;1;X18Y21/C2;X18Y21/C2/W220;1;X15Y23/X04;X15Y23/X04/VCC;1;X15Y23/C1;X15Y23/C1/X04;1;X9Y23/C5;X9Y23/C5/X08;1;X22Y10/N200;X22Y10/N200/VCC;1;X22Y10/A1;X22Y10/A1/N200;1;X24Y23/C4;X24Y23/C4/S220;1;X9Y8/N200;X9Y8/N200/VCC;1;X9Y8/A1;X9Y8/A1/N200;1;X11Y22/C1;X11Y22/C1/N220;1;X23Y23/C4;X23Y23/C4/X08;1;X6Y23/X04;X6Y23/X04/VCC;1;X6Y23/B0;X6Y23/B0/X04;1;X8Y21/X08;X8Y21/X08/VCC;1;X8Y21/D3;X8Y21/D3/X08;1;X7Y23/C2;X7Y23/C2/W220;1;X7Y21/A1;X7Y21/A1/X03;1;X11Y23/C4;X11Y23/C4/X08;1;X8Y22/X07;X8Y22/X07/VCC;1;X8Y22/A2;X8Y22/A2/X07;1;X10Y23/C1;X10Y23/C1/X04;1;X11Y21/D4;X11Y21/D4/X04;1;X7Y22/N220;X7Y22/N220/VCC;1;X7Y22/C0;X7Y22/C0/N220;1;X15Y21/N220;X15Y21/N220/VCC;1;X15Y21/C1;X15Y21/C1/N220;1;X9Y24/C4;X9Y24/C4/X08;1;X22Y21/C2;X22Y21/C2/X04;1;X25Y23/C4;X25Y23/C4/X08;1;X8Y24/D2;X8Y24/D2/X08;1;X10Y24/C0;X10Y24/C0/N220;1;X18Y21/X08;X18Y21/X08/VCC;1;X18Y21/C4;X18Y21/C4/X08;1;X11Y23/C2;X11Y23/C2/X04;1;X24Y21/N220;X24Y21/N220/VCC;1;X24Y21/C1;X24Y21/C1/N220;1;X20Y21/C2;X20Y21/C2/X04;1;X14Y24/X04;X14Y24/X04/VCC;1;X14Y24/C0;X14Y24/C0/X04;1;X14Y24/C4;X14Y24/C4/X08;1;X20Y21/X04;X20Y21/X04/VCC;1;X20Y21/C3;X20Y21/C3/X04;1;X19Y21/C5;X19Y21/C5/X08;1;X13Y25/D5;X13Y25/D5/X04;1;X12Y21/S270;X12Y21/S270/VCC;1;X12Y21/D2;X12Y21/D2/S270;1;X11Y21/X08;X11Y21/X08/VCC;1;X11Y21/D3;X11Y21/D3/X08;1;X11Y8/D4;X11Y8/D4/X04;1;X8Y21/C1;X8Y21/C1/X04;1;X11Y8/D1;X11Y8/D1/X03;1;X16Y21/C2;X16Y21/C2/X04;1;X6Y22/C5;X6Y22/C5/X08;1;X10Y22/C2;X10Y22/C2/X04;1;X7Y24/X03;X7Y24/X03/VCC;1;X7Y24/A1;X7Y24/A1/X03;1;X24Y23/C1;X24Y23/C1/X04;1;X16Y21/C0;X16Y21/C0/X04;1;X12Y23/X04;X12Y23/X04/VCC;1;X12Y23/C3;X12Y23/C3/X04;1;X6Y23/W240;X6Y23/W240/VCC;1;X6Y23/B2;X6Y23/B2/W240;1;X7Y23/X08;X7Y23/X08/VCC;1;X7Y23/C4;X7Y23/C4/X08;1;X19Y21/X08;X19Y21/X08/VCC;1;X19Y21/C4;X19Y21/C4/X08;1;X17Y21/C1;X17Y21/C1/N220;1;X7Y21/D2;X7Y21/D2/X03;1;X6Y22/C3;X6Y22/C3/X04;1;X22Y23/C4;X22Y23/C4/X08;1;X8Y21/X04;X8Y21/X04/VCC;1;X8Y21/C0;X8Y21/C0/X04;1;X22Y10/S260;X22Y10/S260/VCC;1;X22Y10/D1;X22Y10/D1/S260;1;X23Y23/X08;X23Y23/X08/VCC;1;X23Y23/C5;X23Y23/C5/X08;1;X23Y10/C2;X23Y10/C2/X04;1;X8Y24/X08;X8Y24/X08/VCC;1;X8Y24/D1;X8Y24/D1/X08;1;X13Y25/D4;X13Y25/D4/X04;1;X14Y23/C3;X14Y23/C3/X04;1;X7Y23/W220;X7Y23/W220/VCC;1;X7Y23/C3;X7Y23/C3/W220;1;X22Y23/N220;X22Y23/N220/VCC;1;X22Y23/C1;X22Y23/C1/N220;1;X5Y22/C3;X5Y22/C3/X04;1;X10Y22/C1;X10Y22/C1/N220;1;X6Y22/X04;X6Y22/X04/VCC;1;X6Y22/C2;X6Y22/C2/X04;1;X24Y21/X08;X24Y21/X08/VCC;1;X24Y21/C4;X24Y21/C4/X08;1;X8Y23/X04;X8Y23/X04/VCC;1;X8Y23/C1;X8Y23/C1/X04;1;X8Y23/C5;X8Y23/C5/S220;1;X24Y10/C4;X24Y10/C4/X08;1;X25Y10/X04;X25Y10/X04/VCC;1;X25Y10/C0;X25Y10/C0/X04;1;X12Y21/X04;X12Y21/X04/VCC;1;X12Y21/C2;X12Y21/C2/X04;1;X10Y21/C2;X10Y21/C2/X04;1;X7Y22/C4;X7Y22/C4/S220;1;X14Y23/C2;X14Y23/C2/X04;1;X10Y21/D4;X10Y21/D4/X04;1;X4Y22/CE2;X4Y22/CE2/VCC;1;X11Y22/X08;X11Y22/X08/VCC;1;X11Y22/C4;X11Y22/C4/X08;1;X19Y21/C3;X19Y21/C3/W220;1;X9Y22/C0;X9Y22/C0/X04;1;X24Y23/C0;X24Y23/C0/X04;1;X21Y22/C5;X21Y22/C5/X08;1;X21Y22/B3;X21Y22/B3/X03;1;X26Y23/C0;X26Y23/C0/N220;1;X24Y23/X04;X24Y23/X04/VCC;1;X24Y23/C3;X24Y23/C3/X04;1;X10Y21/X08;X10Y21/X08/VCC;1;X10Y21/D3;X10Y21/D3/X08;1;X11Y21/E270;X11Y21/E270/VCC;1;X11Y21/D1;X11Y21/D1/E270;1;X16Y22/B4;X16Y22/B4/X08;1;X9Y24/C1;X9Y24/C1/N220;1;X21Y24/C3;X21Y24/C3/X04;1;X24Y10/D2;X24Y10/D2/X08;1;X9Y22/C1;X9Y22/C1/X04;1;X7Y23/C0;X7Y23/C0/N220;1;X15Y23/X08;X15Y23/X08/VCC;1;X15Y23/C4;X15Y23/C4/X08;1;X9Y23/A0;X9Y23/A0/X03;1;X7Y24/D3;X7Y24/D3/X03;1;X8Y23/S220;X8Y23/S220/VCC;1;X8Y23/C4;X8Y23/C4/S220;1;X21Y22/C2;X21Y22/C2/X04;1;X11Y8/C3;X11Y8/C3/X04;1;X21Y23/C4;X21Y23/C4/X08;1;X24Y10/C2;X24Y10/C2/X04;1;X8Y22/X03;X8Y22/X03/VCC;1;X8Y22/A1;X8Y22/A1/X03;1;X10Y21/S260;X10Y21/S260/VCC;1;X10Y21/D1;X10Y21/D1/S260;1;X24Y10/X08;X24Y10/X08/VCC;1;X24Y10/D3;X24Y10/D3/X08;1;X18Y21/W220;X18Y21/W220/VCC;1;X18Y21/C3;X18Y21/C3/W220;1;X15Y24/B1;X15Y24/B1/X04;1;X23Y10/D3;X23Y10/D3/X08;1;X9Y8/D3;X9Y8/D3/X08;1;X9Y8/D4;X9Y8/D4/X07;1;X14Y22/C4;X14Y22/C4/S220;1;X5Y23/W220;X5Y23/W220/VCC;1;X5Y23/C3;X5Y23/C3/W220;1;X6Y22/X08;X6Y22/X08/VCC;1;X6Y22/C4;X6Y22/C4/X08;1;X15Y24/C2;X15Y24/C2/X04;1;X12Y25/C1;X12Y25/C1/N261;1;X21Y24/C5;X21Y24/C5/X08;1;X9Y22/C2;X9Y22/C2/X04;1;X10Y24/D1;X10Y24/D1/X03;1;X21Y22/C3;X21Y22/C3/X04;1;X24Y10/D4;X24Y10/D4/X04;1;X23Y21/X04;X23Y21/X04/VCC;1;X23Y21/C2;X23Y21/C2/X04;1;X11Y8/C1;X11Y8/C1/X04;1;X14Y24/W220;X14Y24/W220/VCC;1;X14Y24/C3;X14Y24/C3/W220;1;X10Y22/X04;X10Y22/X04/VCC;1;X10Y22/C3;X10Y22/C3/X04;1;X14Y22/C1;X14Y22/C1/X04;1;X26Y23/C2;X26Y23/C2/W220;1;X20Y21/N220;X20Y21/N220/VCC;1;X20Y21/C0;X20Y21/C0/N220;1;X6Y24/X08;X6Y24/X08/VCC;1;X6Y24/C4;X6Y24/C4/X08;1;X11Y25/S220;X11Y25/S220/VCC;1;X11Y25/C5;X11Y25/C5/S220;1;X24Y21/C2;X24Y21/C2/W220;1;X15Y21/S220;X15Y21/S220/VCC;1;X15Y21/C4;X15Y21/C4/S220;1;X8Y21/C2;X8Y21/C2/W220;1;X9Y21/D5;X9Y21/D5/X04;1;X22Y21/X04;X22Y21/X04/VCC;1;X22Y21/C1;X22Y21/C1/X04;1;X26Y21/C3;X26Y21/C3/X04;1;X8Y21/D5;X8Y21/D5/W270;1;X22Y23/X08;X22Y23/X08/VCC;1;X22Y23/C5;X22Y23/C5/X08;1;X7Y24/X04;X7Y24/X04/VCC;1;X7Y24/C2;X7Y24/C2/X04;1;X21Y24/C0;X21Y24/C0/X04;1;X26Y23/W220;X26Y23/W220/VCC;1;X26Y23/C3;X26Y23/C3/W220;1;X13Y21/C4;X13Y21/C4/X08;1;X11Y21/C1;X11Y21/C1/X04;1;X14Y23/X04;X14Y23/X04/VCC;1;X14Y23/C1;X14Y23/C1/X04;1;X8Y23/X07;X8Y23/X07/VCC;1;X8Y23/A4;X8Y23/A4/X07;1;X8Y22/C2;X8Y22/C2/X04;1;X8Y24/C2;X8Y24/C2/X04;1;X15Y23/W220;X15Y23/W220/VCC;1;X15Y23/C3;X15Y23/C3/W220;1;X17Y21/C4;X17Y21/C4/X08;1;X6Y22/E200;X6Y22/E200/VCC;1;X6Y22/A3;X6Y22/A3/E200;1;X10Y23/C4;X10Y23/C4/N221;1;X7Y23/N220;X7Y23/N220/VCC;1;X7Y23/C1;X7Y23/C1/N220;1;X22Y10/E260;X22Y10/E260/VCC;1;X22Y10/D2;X22Y10/D2/E260;1;X11Y25/C2;X11Y25/C2/W220;1;X24Y10/S220;X24Y10/S220/VCC;1;X24Y10/C5;X24Y10/C5/S220;1;X13Y25/X04;X13Y25/X04/VCC;1;X13Y25/C0;X13Y25/C0/X04;1;X13Y25/X08;X13Y25/X08/VCC;1;X13Y25/C4;X13Y25/C4/X08;1;X12Y26/N260;X12Y26/N260/VCC;1;X12Y25/C0;X12Y25/C0/N261;1;X12Y23/C2;X12Y23/C2/X04;1;X9Y21/C0;X9Y21/C0/X04;1;X22Y21/S220;X22Y21/S220/VCC;1;X22Y21/C4;X22Y21/C4/S220;1;X9Y24/N220;X9Y24/N220/VCC;1;X9Y24/C0;X9Y24/C0/N220;1;X21Y21/C0;X21Y21/C0/N220;1;X10Y8/C5;X10Y8/C5/X08;1;X11Y8/X04;X11Y8/X04/VCC;1;X11Y8/C2;X11Y8/C2/X04;1;X12Y21/C1;X12Y21/C1/N220;1;X9Y21/D1;X9Y21/D1/X08;1;X11Y21/X04;X11Y21/X04/VCC;1;X11Y21/D5;X11Y21/D5/X04;1;X9Y22/X04;X9Y22/X04/VCC;1;X9Y22/C3;X9Y22/C3/X04;1;X16Y22/C4;X16Y22/C4/X08;1;X10Y23/C2;X10Y23/C2/X04;1;X13Y21/X08;X13Y21/X08/VCC;1;X13Y21/C5;X13Y21/C5/X08;1;X11Y25/C1;X11Y25/C1/N220;1;X9Y23/W220;X9Y23/W220/VCC;1;X9Y23/C3;X9Y23/C3/W220;1;X18Y21/C1;X18Y21/C1/N220;1;X5Y24/E260;X5Y24/E260/VCC;1;X11Y25/W220;X11Y25/W220/VCC;1;X11Y25/C3;X11Y25/C3/W220;1;X25Y23/X08;X25Y23/X08/VCC;1;X25Y23/C5;X25Y23/C5/X08;1;X21Y23/X08;X21Y23/X08/VCC;1;X21Y23/C5;X21Y23/C5/X08;1;X21Y21/X07;X21Y21/X07/VCC;1;X21Y21/A2;X21Y21/A2/X07;1;X7Y21/S220;X7Y21/S220/VCC;1;X7Y21/C5;X7Y21/C5/S220;1;X11Y22/C2;X11Y22/C2/W220;1;X21Y22/X08;X21Y22/X08/VCC;1;X21Y22/C4;X21Y22/C4/X08;1;X15Y22/C3;X15Y22/C3/X04;1;X22Y10/X04;X22Y10/X04/VCC;1;X22Y10/C0;X22Y10/C0/X04;1;X16Y22/X08;X16Y22/X08/VCC;1;X16Y22/C5;X16Y22/C5/X08;1;X10Y8/D1;X10Y8/D1/X08;1;X21Y24/X04;X21Y24/X04/VCC;1;X21Y24/C1;X21Y24/C1/X04;1;X25Y21/X04;X25Y21/X04/VCC;1;X25Y21/C2;X25Y21/C2/X04;1;X13Y21/N220;X13Y21/N220/VCC;1;X13Y21/C1;X13Y21/C1/N220;1;X7Y21/X03;X7Y21/X03/VCC;1;X7Y21/D3;X7Y21/D3/X03;1;X15Y21/S200;X15Y21/S200/VCC;1;X15Y21/A4;X15Y21/A4/S200;1;X22Y10/W220;X22Y10/W220/VCC;1;X22Y10/C3;X22Y10/C3/W220;1;X19Y21/C1;X19Y21/C1/N220;1;X11Y22/N220;X11Y22/N220/VCC;1;X11Y22/C0;X11Y22/C0/N220;1;X10Y8/D5;X10Y8/D5/W270;1;X15Y21/E200;X15Y21/E200/VCC;1;X15Y21/A2;X15Y21/A2/E200;1;X9Y8/X07;X9Y8/X07/VCC;1;X9Y8/D5;X9Y8/D5/X07;1;X9Y21/X04;X9Y21/X04/VCC;1;X9Y21/C1;X9Y21/C1/X04;1;X5Y22/C4;X5Y22/C4/X08;1;X26Y21/C0;X26Y21/C0/X04;1;X22Y24/W220;X22Y24/W220/VCC;1;X22Y24/C3;X22Y24/C3/W220;1;X5Y24/C3;X5Y24/C3/W220;1;X13Y22/X04;X13Y22/X04/VCC;1;X13Y22/C0;X13Y22/C0/X04;1;X8Y21/W270;X8Y21/W270/VCC;1;X8Y21/D4;X8Y21/D4/W270;1;X5Y22/X04;X5Y22/X04/VCC;1;X5Y22/C2;X5Y22/C2/X04;1;X11Y21/W220;X11Y21/W220/VCC;1;X11Y21/C3;X11Y21/C3/W220;1;X9Y21/C2;X9Y21/C2/W220;1;X9Y21/D3;X9Y21/D3/X08;1;X23Y10/D5;X23Y10/D5/X04;1;X16Y21/X04;X16Y21/X04/VCC;1;X16Y21/C3;X16Y21/C3/X04;1;X5Y22/N220;X5Y22/N220/VCC;1;X5Y22/C1;X5Y22/C1/N220;1;X5Y22/X08;X5Y22/X08/VCC;1;X5Y22/C5;X5Y22/C5/X08;1;X26Y23/N220;X26Y23/N220/VCC;1;X26Y23/C1;X26Y23/C1/N220;1;X24Y23/S220;X24Y23/S220/VCC;1;X24Y23/C5;X24Y23/C5/S220;1;X23Y10/D0;X23Y10/D0/X08;1;X14Y22/C3;X14Y22/C3/X04;1;X6Y24/W220;X6Y24/W220/VCC;1;X6Y24/C2;X6Y24/C2/W220;1;X7Y24/S220;X7Y24/S220/VCC;1;X9Y24/D1;X9Y24/D1/X08;1;X9Y23/X08;X9Y23/X08/VCC;1;X9Y23/C4;X9Y23/C4/X08;1;X11Y8/X03;X11Y8/X03/VCC;1;X11Y8/D3;X11Y8/D3/X03;1;X9Y21/W220;X9Y21/W220/VCC;1;X9Y21/C3;X9Y21/C3/W220;1;X7Y24/W270;X7Y24/W270/VCC;1;X7Y24/D4;X7Y24/D4/W270;1;X14Y23/S220;X14Y23/S220/VCC;1;X14Y23/C4;X14Y23/C4/S220;1;X12Y22/X04;X12Y22/X04/VCC;1;X12Y22/C2;X12Y22/C2/X04;1;X15Y22/C1;X15Y22/C1/X04;1;X22Y10/D4;X22Y10/D4/N260;1;X10Y22/N220;X10Y22/N220/VCC;1;X10Y22/C0;X10Y22/C0/N220;1;X10Y21/X04;X10Y21/X04/VCC;1;X10Y21/D5;X10Y21/D5/X04;1;X15Y24/C0;X15Y24/C0/X04;1;X25Y23/C2;X25Y23/C2/X04;1;X11Y22/W220;X11Y22/W220/VCC;1;X11Y22/C3;X11Y22/C3/W220;1;X22Y24/S220;X22Y24/S220/VCC;1;X22Y24/C4;X22Y24/C4/S220;1;X15Y22/X04;X15Y22/X04/VCC;1;X15Y22/C0;X15Y22/C0/X04;1;X5Y24/W220;X5Y24/W220/VCC;1;X5Y24/C2;X5Y24/C2/W220;1;X24Y10/E270;X24Y10/E270/VCC;1;X24Y10/D0;X24Y10/D0/E270;1;X11Y23/X08;X11Y23/X08/VCC;1;X11Y23/C5;X11Y23/C5/X08;1;X23Y10/C1;X23Y10/C1/X04;1;X11Y23/X04;X11Y23/X04/VCC;1;X11Y23/C1;X11Y23/C1/X04;1;X9Y21/D0;X9Y21/D0/X08;1;X15Y24/X04;X15Y24/X04/VCC;1;X15Y24/C1;X15Y24/C1/X04;1;X22Y10/S220;X22Y10/S220/VCC;1;X22Y10/C4;X22Y10/C4/S220;1;X25Y21/N220;X25Y21/N220/VCC;1;X25Y21/C1;X25Y21/C1/N220;1;X14Y22/X04;X14Y22/X04/VCC;1;X14Y22/C2;X14Y22/C2/X04;1;X9Y8/D2;X9Y8/D2/X08;1;X17Y21/X08;X17Y21/X08/VCC;1;X17Y21/C5;X17Y21/C5/X08;1;X13Y21/N240;X13Y21/N240/VCC;1;X13Y21/B5;X13Y21/B5/N240;1;X21Y22/C1;X21Y22/C1/X04;1;X8Y21/W220;X8Y21/W220/VCC;1;X8Y21/C3;X8Y21/C3/W220;1;X12Y22/X08;X12Y22/X08/VCC;1;X12Y22/C4;X12Y22/C4/X08;1;X10Y8/W270;X10Y8/W270/VCC;1;X10Y8/D4;X10Y8/D4/W270;1;X19Y21/W220;X19Y21/W220/VCC;1;X19Y21/C2;X19Y21/C2/W220;1;X15Y22/W220;X15Y22/W220/VCC;1;X15Y22/C2;X15Y22/C2/W220;1;X8Y24/X04;X8Y24/X04/VCC;1;X8Y24/C0;X8Y24/C0/X04;1;X8Y21/S220;X8Y21/S220/VCC;1;X8Y21/C4;X8Y21/C4/S220;1;X23Y21/X08;X23Y21/X08/VCC;1;X23Y21/C5;X23Y21/C5/X08;1;X24Y10/X04;X24Y10/X04/VCC;1;X24Y10/C1;X24Y10/C1/X04;1;X9Y8/D1;X9Y8/D1/X08;1;X18Y21/N220;X18Y21/N220/VCC;1;X18Y21/C0;X18Y21/C0/N220;1;X21Y24/X08;X21Y24/X08/VCC;1;X21Y24/C4;X21Y24/C4/X08;1;X9Y21/X08;X9Y21/X08/VCC;1;X9Y21/C5;X9Y21/C5/X08;1;X9Y23/X03;X9Y23/X03/VCC;1;X9Y23/A1;X9Y23/A1/X03;1;X10Y24/N220;X10Y24/N220/VCC;1;X10Y24/C1;X10Y24/C1/N220;1;X10Y24/D0;X10Y24/D0/X03;1;X17Y21/N220;X17Y21/N220/VCC;1;X17Y21/C0;X17Y21/C0/N220;1;X7Y22/S220;X7Y22/S220/VCC;1;X7Y22/C5;X7Y22/C5/S220;1;X21Y23/C3;X21Y23/C3/X04;1;X8Y22/X04;X8Y22/X04/VCC;1;X8Y22/C0;X8Y22/C0/X04;1;X19Y21/N220;X19Y21/N220/VCC;1;X19Y21/C0;X19Y21/C0/N220;1;X9Y24/N260;X9Y24/N260/VCC;1;X9Y24/D4;X9Y24/D4/N260;1;X21Y21/N220;X21Y21/N220/VCC;1;X21Y21/C1;X21Y21/C1/N220;1;X24Y21/W220;X24Y21/W220/VCC;1;X24Y21/C3;X24Y21/C3/W220;1;X21Y22/X03;X21Y22/X03/VCC;1;X21Y22/B5;X21Y22/B5/X03;1;X10Y21/N220;X10Y21/N220/VCC;1;X10Y21/C0;X10Y21/C0/N220;1;X10Y23/A1;X10Y23/A1/N200;1;X21Y21/S220;X21Y21/S220/VCC;1;X21Y21/C5;X21Y21/C5/S220;1;X14Y24/X08;X14Y24/X08/VCC;1;X14Y24/B5;X14Y24/B5/X08;1;X7Y22/W220;X7Y22/W220/VCC;1;X7Y22/C2;X7Y22/C2/W220;1;X7Y21/N220;X7Y21/N220/VCC;1;X7Y21/C1;X7Y21/C1/N220;1;X11Y25/N220;X11Y25/N220/VCC;1;X11Y25/C0;X11Y25/C0/N220;1;X23Y10/C4;X23Y10/C4/X08;1;X10Y24/X03;X10Y24/X03/VCC;1;X10Y24/D2;X10Y24/D2/X03;1;X23Y10/D2;X23Y10/D2/X08;1;X15Y21/W220;X15Y21/W220/VCC;1;X15Y21/C2;X15Y21/C2/W220;1;X25Y23/X04;X25Y23/X04/VCC;1;X25Y23/C0;X25Y23/C0/X04;1;X21Y22/X04;X21Y22/X04/VCC;1;X21Y22/C0;X21Y22/C0/X04;1;X9Y8/W220;X9Y8/W220/VCC;1;X9Y8/C2;X9Y8/C2/W220;1;X10Y8/D3;X10Y8/D3/X08;1;X10Y8/X08;X10Y8/X08/VCC;1;X10Y8/C4;X10Y8/C4/X08;1;X10Y23/N200;X10Y23/N200/VCC;1;X10Y23/A0;X10Y23/A0/N200;1;X22Y10/N260;X22Y10/N260/VCC;1;X22Y10/D5;X22Y10/D5/N260;1;X10Y23/X04;X10Y23/X04/VCC;1;X10Y23/C3;X10Y23/C3/X04;1;X23Y10/X08;X23Y10/X08/VCC;1;X23Y10/C5;X23Y10/C5/X08;1;X9Y24/X08;X9Y24/X08/VCC;1;X9Y24/D3;X9Y24/D3/X08;1;X12Y21/N220;X12Y21/N220/VCC;1;X12Y21/C0;X12Y21/C0/N220;1;X21Y23/X04;X21Y23/X04/VCC;1;X21Y23/C0;X21Y23/C0/X04;1;X16Y21/N220;X16Y21/N220/VCC;1;X16Y21/C1;X16Y21/C1/N220;1;X21Y21/S200;X21Y21/S200/VCC;1;X21Y21/A4;X21Y21/A4/S200;1;X9Y22/X08;X9Y22/X08/VCC;1;X9Y22/C5;X9Y22/C5/X08;1;X9Y8/X08;X9Y8/X08/VCC;1;X9Y8/C4;X9Y8/C4/X08;1;X16Y21/S220;X16Y21/S220/VCC;1;X16Y21/C4;X16Y21/C4/S220;1;X26Y21/X04;X26Y21/X04/VCC;1;X26Y21/C1;X26Y21/C1/X04;1;X22Y21/C0;X22Y21/C0/X04;1;X7Y24/D2;X7Y24/D2/X03;1;X23Y10/X04;X23Y10/X04/VCC;1;X23Y10/C3;X23Y10/C3/X04;1;X11Y8/N220;X11Y8/N220/VCC;1;X11Y8/C0;X11Y8/C0/N220;1;X0Y0/VCC;;1;X14Y22/S220;X14Y22/S220/VCC;1;X14Y22/C5;X14Y22/C5/S220;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7344 ] ,
          "attributes": {
            "ROUTING": "X10Y8/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7343 ] ,
          "attributes": {
            "ROUTING": "X10Y8/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[5]": {
          "hide_name": 0,
          "bits": [ 7341 ] ,
          "attributes": {
            "ROUTING": "X10Y8/S100;X10Y8/S100/Q0;1;X10Y8/B0;X10Y8/B0/S100;1;X10Y8/Q0;;1;X10Y8/W100;X10Y8/W100/Q0;1;X9Y8/C7;X9Y8/C7/W101;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 7340 ] ,
          "attributes": {
            "ROUTING": "X10Y8/F0;;1;X10Y8/XD0;X10Y8/XD0/F0;1"
          }
        },
        "btn.PB_cnt[14]": {
          "hide_name": 0,
          "bits": [ 7338 ] ,
          "attributes": {
            "ROUTING": "X11Y8/B3;X11Y8/B3/Q3;1;X11Y8/Q3;;1;X11Y8/W130;X11Y8/W130/Q3;1;X11Y8/B6;X11Y8/B6/W130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7337 ] ,
          "attributes": {
            "ROUTING": "X11Y8/F3;;1;X11Y8/XD3;X11Y8/XD3/F3;1"
          }
        },
        "btn.PB_sync_1_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 7335 ] ,
          "attributes": {
            "ROUTING": "X11Y8/LSR2;X11Y8/LSR2/X06;1;X10Y8/LSR0;X10Y8/LSR0/X07;1;X10Y8/X06;X10Y8/X06/E232;1;X10Y8/LSR1;X10Y8/LSR1/X06;1;X8Y8/X06;X8Y8/X06/F3;1;X8Y8/LSR2;X8Y8/LSR2/X06;1;X10Y8/X07;X10Y8/X07/E241;1;X10Y8/LSR2;X10Y8/LSR2/X07;1;X9Y8/LSR2;X9Y8/LSR2/X06;1;X10Y8/E230;X10Y8/E230/E232;1;X11Y8/X06;X11Y8/X06/E231;1;X11Y8/LSR0;X11Y8/LSR0/X06;1;X10Y8/X03;X10Y8/X03/E241;1;X10Y8/A7;X10Y8/A7/X03;1;X8Y8/E230;X8Y8/E230/F3;1;X9Y8/X06;X9Y8/X06/E231;1;X9Y8/LSR1;X9Y8/LSR1/X06;1;X8Y8/F3;;1;X8Y8/E100;X8Y8/E100/F3;1;X9Y8/E240;X9Y8/E240/E101;1;X11Y8/X07;X11Y8/X07/E242;1;X11Y8/LSR1;X11Y8/LSR1/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[15]": {
          "hide_name": 0,
          "bits": [ 7334 ] ,
          "attributes": {
            "ROUTING": "X11Y8/N240;X11Y8/N240/Q4;1;X11Y8/B4;X11Y8/B4/N240;1;X11Y8/Q4;;1;X11Y8/E130;X11Y8/E130/Q4;1;X11Y8/A6;X11Y8/A6/E130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 7333 ] ,
          "attributes": {
            "ROUTING": "X11Y8/F4;;1;X11Y8/XD4;X11Y8/XD4/F4;1"
          }
        },
        "btn.clk": {
          "hide_name": 0,
          "bits": [ 7331 ] ,
          "attributes": {
            "ROUTING": "X25Y10/CLK2;X25Y10/CLK2/GB00;5;X25Y10/CLK1;X25Y10/CLK1/GB00;5;X41Y8/CLK0;X41Y8/CLK0/GB00;5;X18Y23/CLK1;X18Y23/CLK1/GB00;5;X43Y13/GBO0;X43Y13/GBO0/GT00;5;X42Y13/CLK0;X42Y13/CLK0/GB00;5;X45Y12/GB00;X43Y12/GBO0/GT00;5;X42Y12/CLK1;X42Y12/CLK1/GB00;5;X41Y8/CLK2;X41Y8/CLK2/GB00;5;X19Y23/GBO0;X19Y23/GBO0/GT00;5;X18Y23/CLK0;X18Y23/CLK0/GB00;5;X43Y23/GT00;X43Y19/GT00/SPINE24;5;X46Y23/GB00;X43Y23/GBO0/GT00;5;X42Y23/CLK2;X42Y23/CLK2/GB00;5;X39Y1/SPINE0;X29Y9/SPINE0/PCLKR1;5;X39Y5/GT00;X39Y1/GT00/SPINE0;5;X38Y8/GB00;X39Y8/GBO0/GT00;5;X40Y8/CLK2;X40Y8/CLK2/GB00;5;X39Y10/GBO0;X39Y10/GBO0/GT00;5;X40Y10/CLK1;X40Y10/CLK1/GB00;5;X39Y19/GT00;X39Y19/GT00/SPINE24;5;X39Y13/GBO0;X39Y13/GBO0/GT00;5;X40Y13/CLK0;X40Y13/CLK0/GB00;5;X19Y22/CLK2;X19Y22/CLK2/GB00;5;X15Y13/GT00;X15Y19/GT00/SPINE16;5;X15Y22/GBO0;X15Y22/GBO0/GT00;5;X17Y22/CLK2;X17Y22/CLK2/GB00;5;X18Y22/CLK1;X18Y22/CLK1/GB00;5;X20Y22/GB00;X19Y22/GBO0/GT00;5;X18Y22/CLK2;X18Y22/CLK2/GB00;5;X23Y10/CLK2;X23Y10/CLK2/GB00;5;X24Y10/CLK0;X24Y10/CLK0/GB00;5;X24Y10/CLK1;X24Y10/CLK1/GB00;5;X24Y10/CLK2;X24Y10/CLK2/GB00;5;X20Y10/GB00;X19Y10/GBO0/GT00;5;X21Y10/CLK0;X21Y10/CLK0/GB00;5;X22Y10/CLK1;X22Y10/CLK1/GB00;5;X22Y10/CLK2;X22Y10/CLK2/GB00;5;X23Y10/CLK0;X23Y10/CLK0/GB00;5;X23Y10/CLK1;X23Y10/CLK1/GB00;5;X24Y10/GB00;X23Y10/GBO0/GT00;5;X25Y10/CLK0;X25Y10/CLK0/GB00;5;X7Y23/GBO0;X7Y23/GBO0/GT00;5;X6Y23/CLK2;X6Y23/CLK2/GB00;5;X11Y21/CLK0;X11Y21/CLK0/GB00;5;X11Y21/CLK1;X11Y21/CLK1/GB00;5;X11Y24/GB00;X11Y24/GBO0/GT00;5;X10Y24/CLK2;X10Y24/CLK2/GB00;5;X6Y25/GB00;X7Y25/GBO0/GT00;5;X7Y25/CLK0;X7Y25/CLK0/GB00;5;X6Y21/CLK0;X6Y21/CLK0/GB00;5;X11Y21/CLK2;X11Y21/CLK2/GB00;5;X7Y21/CLK1;X7Y21/CLK1/GB00;5;X7Y21/CLK2;X7Y21/CLK2/GB00;5;X8Y21/CLK0;X8Y21/CLK0/GB00;5;X8Y21/CLK1;X8Y21/CLK1/GB00;5;X8Y21/CLK2;X8Y21/CLK2/GB00;5;X6Y21/CLK1;X6Y21/CLK1/GB00;5;X9Y21/CLK0;X9Y21/CLK0/GB00;5;X9Y21/CLK1;X9Y21/CLK1/GB00;5;X7Y21/GB00;X7Y21/GBO0/GT00;5;X9Y21/CLK2;X9Y21/CLK2/GB00;5;X10Y21/CLK0;X10Y21/CLK0/GB00;5;X10Y21/CLK1;X10Y21/CLK1/GB00;5;X10Y21/CLK2;X10Y21/CLK2/GB00;5;X12Y21/CLK0;X12Y21/CLK0/GB00;5;X10Y21/GB00;X11Y21/GBO0/GT00;5;X12Y21/CLK1;X12Y21/CLK1/GB00;5;X23Y20/GT00;X23Y19/GT00/SPINE16;5;X25Y26/GB00;X23Y26/GBO0/GT00;5;X22Y26/CLK0;X22Y26/CLK0/GB00;5;X12Y26/CLK0;X12Y26/CLK0/GB00;5;X12Y26/CLK1;X12Y26/CLK1/GB00;5;X11Y16/GT00;X11Y19/GT00/SPINE16;5;X11Y26/GB00;X11Y26/GBO0/GT00;5;X10Y26/CLK1;X10Y26/CLK1/GB00;5;X8Y26/CLK2;X8Y26/CLK2/GB00;5;X7Y24/GT00;X7Y19/GT00/SPINE16;5;X6Y26/GB00;X7Y26/GBO0/GT00;5;X8Y26/CLK1;X8Y26/CLK1/GB00;5;X35Y19/SPINE24;X28Y9/SPINE24/PCLKR1;5;X31Y27/GT00;X31Y19/GT00/SPINE24;5;X31Y26/GBO0;X31Y26/GBO0/GT00;5;X29Y26/CLK0;X29Y26/CLK0/GB00;5;X27Y9/SPINE16;X27Y9/SPINE16/PCLKR1;5;X19Y23/GT00;X19Y19/GT00/SPINE16;5;X19Y26/GBO0;X19Y26/GBO0/GT00;5;X20Y26/CLK1;X20Y26/CLK1/GB00;5;X6Y7/CLK1;X6Y7/CLK1/GB00;5;X6Y7/CLK2;X6Y7/CLK2/GB00;5;X8Y7/GB00;X7Y7/GBO0/GT00;5;X9Y7/CLK1;X9Y7/CLK1/GB00;5;X10Y8/CLK1;X10Y8/CLK1/GB00;5;X10Y8/CLK2;X10Y8/CLK2/GB00;5;X11Y8/CLK0;X11Y8/CLK0/GB00;5;X8Y8/CLK2;X8Y8/CLK2/GB00;5;X9Y8/CLK1;X9Y8/CLK1/GB00;5;X7Y7/GT00;X7Y1/GT00/SPINE8;5;X7Y8/GBO0;X7Y8/GBO0/GT00;5;X9Y8/CLK2;X9Y8/CLK2/GB00;5;X10Y8/CLK0;X10Y8/CLK0/GB00;5;X11Y8/CLK1;X11Y8/CLK1/GB00;5;X11Y1/SPINE8;X26Y9/SPINE8/PCLKR1;5;X11Y1/GT00;X11Y1/GT00/SPINE8;5;X10Y8/GB00;X11Y8/GBO0/GT00;5;X11Y8/CLK2;X11Y8/CLK2/GB00;5;X27Y9/PCLKR1;;5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.23-2.26",
            "hdlname": "disp clk"
          }
        },
        "btn.PB_sync_0_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 7327 ] ,
          "attributes": {
            "ROUTING": "X4Y5/F0;;1;X4Y5/EW20;X4Y5/EW20/F0;1;X5Y5/E260;X5Y5/E260/E121;1;X6Y5/S260;X6Y5/S260/E261;1;X6Y7/D4;X6Y7/D4/S262;1;X6Y7/XD4;X6Y7/XD4/D4;1"
          }
        },
        "btn.PB": {
          "hide_name": 0,
          "bits": [ 7324 ] ,
          "attributes": {
            "ROUTING": "X0Y4/F6;;1;X0Y4/W830;X0Y4/W830/F6;1;X3Y4/S250;X3Y4/S250/E834;1;X3Y5/E250;X3Y5/E250/S251;1;X4Y5/A0;X4Y5/A0/E251;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:3.11-3.13",
            "hdlname": "btn PB"
          }
        },
        "button_in": {
          "hide_name": 0,
          "bits": [ 7318 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.23-1.32"
          }
        }
      }
    }
  }
}
