Classic Timing Analyzer report for Block1
Thu Nov 11 11:23:11 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CPD'
  7. Clock Setup: 'CPU'
  8. Clock Hold: 'CPD'
  9. Clock Hold: 'CPU'
 10. tco
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 25.594 ns                        ; 74192:inst|25 ; Q1            ; CPU        ; --       ; 0            ;
; Clock Setup: 'CPU'           ; N/A                                      ; None          ; 66.57 MHz ( period = 15.021 ns ) ; 74192:inst|25 ; 74192:inst|25 ; CPU        ; CPU      ; 0            ;
; Clock Setup: 'CPD'           ; N/A                                      ; None          ; 67.37 MHz ( period = 14.843 ns ) ; 74192:inst|25 ; 74192:inst|25 ; CPD        ; CPD      ; 0            ;
; Clock Hold: 'CPU'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; 74192:inst|25 ; 74192:inst|25 ; CPU        ; CPU      ; 3            ;
; Clock Hold: 'CPD'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; 74192:inst|25 ; 74192:inst|25 ; CPD        ; CPD      ; 3            ;
; Total number of failed paths ;                                          ;               ;                                  ;               ;               ;            ;          ; 6            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CPD             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CPU             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CPD'                                                                                                                                                                                 ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 67.37 MHz ( period = 14.843 ns )               ; 74192:inst|25 ; 74192:inst|25 ; CPD        ; CPD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 118.11 MHz ( period = 8.467 ns )               ; 74192:inst|23 ; 74192:inst|23 ; CPD        ; CPD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 307.41 MHz ( period = 3.253 ns )               ; 74192:inst|24 ; 74192:inst|24 ; CPD        ; CPD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74192:inst|26 ; 74192:inst|26 ; CPD        ; CPD      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CPU'                                                                                                                                                                                 ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 66.57 MHz ( period = 15.021 ns )               ; 74192:inst|25 ; 74192:inst|25 ; CPU        ; CPU      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 123.47 MHz ( period = 8.099 ns )               ; 74192:inst|23 ; 74192:inst|23 ; CPU        ; CPU      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 330.80 MHz ( period = 3.023 ns )               ; 74192:inst|24 ; 74192:inst|24 ; CPU        ; CPU      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74192:inst|26 ; 74192:inst|26 ; CPU        ; CPU      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CPD'                                                                                                                                                                     ;
+------------------------------------------+---------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From          ; To            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 74192:inst|25 ; 74192:inst|25 ; CPD        ; CPD      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74192:inst|23 ; 74192:inst|23 ; CPD        ; CPD      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74192:inst|24 ; 74192:inst|24 ; CPD        ; CPD      ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+---------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CPU'                                                                                                                                                                     ;
+------------------------------------------+---------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From          ; To            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 74192:inst|25 ; 74192:inst|25 ; CPU        ; CPU      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74192:inst|23 ; 74192:inst|23 ; CPU        ; CPU      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74192:inst|24 ; 74192:inst|24 ; CPU        ; CPU      ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+---------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------+
; tco                                                                 ;
+-------+--------------+------------+---------------+----+------------+
; Slack ; Required tco ; Actual tco ; From          ; To ; From Clock ;
+-------+--------------+------------+---------------+----+------------+
; N/A   ; None         ; 25.594 ns  ; 74192:inst|25 ; Q1 ; CPU        ;
; N/A   ; None         ; 25.072 ns  ; 74192:inst|25 ; Q1 ; CPD        ;
; N/A   ; None         ; 20.133 ns  ; 74192:inst|23 ; Q3 ; CPU        ;
; N/A   ; None         ; 19.611 ns  ; 74192:inst|23 ; Q3 ; CPD        ;
; N/A   ; None         ; 15.932 ns  ; 74192:inst|24 ; Q2 ; CPU        ;
; N/A   ; None         ; 15.410 ns  ; 74192:inst|24 ; Q2 ; CPD        ;
; N/A   ; None         ; 10.519 ns  ; 74192:inst|26 ; Q0 ; CPU        ;
; N/A   ; None         ; 9.997 ns   ; 74192:inst|26 ; Q0 ; CPD        ;
+-------+--------------+------------+---------------+----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 11 11:23:10 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CPD" is an undefined clock
    Info: Assuming node "CPU" is an undefined clock
Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "74192:inst|100~0" as buffer
    Info: Detected gated clock "74192:inst|100" as buffer
    Info: Detected gated clock "74192:inst|72~0" as buffer
    Info: Detected gated clock "74192:inst|74~0" as buffer
    Info: Detected gated clock "74192:inst|51~0" as buffer
    Info: Detected ripple clock "74192:inst|23" as buffer
    Info: Detected gated clock "74192:inst|101" as buffer
    Info: Detected gated clock "74192:inst|102" as buffer
    Info: Detected ripple clock "74192:inst|24" as buffer
    Info: Detected ripple clock "74192:inst|25" as buffer
    Info: Detected gated clock "74192:inst|103" as buffer
    Info: Detected ripple clock "74192:inst|26" as buffer
Info: Clock "CPD" has Internal fmax of 67.37 MHz between source register "74192:inst|25" and destination register "74192:inst|25" (period= 14.843 ns)
    Info: + Longest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y3_N19; Fanout = 7; REG Node = '74192:inst|25'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X15_Y3_N18; Fanout = 1; COMB Node = '74192:inst|25~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X15_Y3_N19; Fanout = 7; REG Node = '74192:inst|25'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest clock skew is -14.078 ns
        Info: + Shortest clock path from clock "CPD" to destination register is 4.713 ns
            Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_59; Fanout = 2; CLK Node = 'CPD'
            Info: 2: + IC(1.361 ns) + CELL(0.370 ns) = 2.675 ns; Loc. = LCCOMB_X15_Y3_N26; Fanout = 3; COMB Node = '74192:inst|74~0'
            Info: 3: + IC(0.686 ns) + CELL(0.370 ns) = 3.731 ns; Loc. = LCCOMB_X15_Y3_N12; Fanout = 1; COMB Node = '74192:inst|102'
            Info: 4: + IC(0.316 ns) + CELL(0.666 ns) = 4.713 ns; Loc. = LCFF_X15_Y3_N19; Fanout = 7; REG Node = '74192:inst|25'
            Info: Total cell delay = 2.350 ns ( 49.86 % )
            Info: Total interconnect delay = 2.363 ns ( 50.14 % )
        Info: - Longest clock path from clock "CPD" to source register is 18.791 ns
            Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_59; Fanout = 2; CLK Node = 'CPD'
            Info: 2: + IC(1.397 ns) + CELL(0.206 ns) = 2.547 ns; Loc. = LCCOMB_X15_Y3_N22; Fanout = 1; COMB Node = '74192:inst|103'
            Info: 3: + IC(0.336 ns) + CELL(0.970 ns) = 3.853 ns; Loc. = LCFF_X15_Y3_N25; Fanout = 4; REG Node = '74192:inst|26'
            Info: 4: + IC(0.747 ns) + CELL(0.206 ns) = 4.806 ns; Loc. = LCCOMB_X15_Y3_N8; Fanout = 3; COMB Node = '74192:inst|51~0'
            Info: 5: + IC(0.707 ns) + CELL(0.651 ns) = 6.164 ns; Loc. = LCCOMB_X15_Y3_N16; Fanout = 1; COMB Node = '74192:inst|101'
            Info: 6: + IC(1.368 ns) + CELL(0.970 ns) = 8.502 ns; Loc. = LCFF_X8_Y2_N1; Fanout = 6; REG Node = '74192:inst|24'
            Info: 7: + IC(1.515 ns) + CELL(0.624 ns) = 10.641 ns; Loc. = LCCOMB_X15_Y3_N20; Fanout = 1; COMB Node = '74192:inst|100~0'
            Info: 8: + IC(0.368 ns) + CELL(0.370 ns) = 11.379 ns; Loc. = LCCOMB_X15_Y3_N0; Fanout = 1; COMB Node = '74192:inst|100'
            Info: 9: + IC(1.985 ns) + CELL(0.970 ns) = 14.334 ns; Loc. = LCFF_X13_Y13_N9; Fanout = 5; REG Node = '74192:inst|23'
            Info: 10: + IC(2.228 ns) + CELL(0.370 ns) = 16.932 ns; Loc. = LCCOMB_X15_Y3_N4; Fanout = 2; COMB Node = '74192:inst|72~0'
            Info: 11: + IC(0.671 ns) + CELL(0.206 ns) = 17.809 ns; Loc. = LCCOMB_X15_Y3_N12; Fanout = 1; COMB Node = '74192:inst|102'
            Info: 12: + IC(0.316 ns) + CELL(0.666 ns) = 18.791 ns; Loc. = LCFF_X15_Y3_N19; Fanout = 7; REG Node = '74192:inst|25'
            Info: Total cell delay = 7.153 ns ( 38.07 % )
            Info: Total interconnect delay = 11.638 ns ( 61.93 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "CPU" has Internal fmax of 66.57 MHz between source register "74192:inst|25" and destination register "74192:inst|25" (period= 15.021 ns)
    Info: + Longest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y3_N19; Fanout = 7; REG Node = '74192:inst|25'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X15_Y3_N18; Fanout = 1; COMB Node = '74192:inst|25~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X15_Y3_N19; Fanout = 7; REG Node = '74192:inst|25'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest clock skew is -14.256 ns
        Info: + Shortest clock path from clock "CPU" to destination register is 5.057 ns
            Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'CPU'
            Info: 2: + IC(1.590 ns) + CELL(0.370 ns) = 3.070 ns; Loc. = LCCOMB_X15_Y3_N8; Fanout = 3; COMB Node = '74192:inst|51~0'
            Info: 3: + IC(0.382 ns) + CELL(0.623 ns) = 4.075 ns; Loc. = LCCOMB_X15_Y3_N12; Fanout = 1; COMB Node = '74192:inst|102'
            Info: 4: + IC(0.316 ns) + CELL(0.666 ns) = 5.057 ns; Loc. = LCFF_X15_Y3_N19; Fanout = 7; REG Node = '74192:inst|25'
            Info: Total cell delay = 2.769 ns ( 54.76 % )
            Info: Total interconnect delay = 2.288 ns ( 45.24 % )
        Info: - Longest clock path from clock "CPU" to source register is 19.313 ns
            Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'CPU'
            Info: 2: + IC(1.593 ns) + CELL(0.366 ns) = 3.069 ns; Loc. = LCCOMB_X15_Y3_N22; Fanout = 1; COMB Node = '74192:inst|103'
            Info: 3: + IC(0.336 ns) + CELL(0.970 ns) = 4.375 ns; Loc. = LCFF_X15_Y3_N25; Fanout = 4; REG Node = '74192:inst|26'
            Info: 4: + IC(0.747 ns) + CELL(0.206 ns) = 5.328 ns; Loc. = LCCOMB_X15_Y3_N8; Fanout = 3; COMB Node = '74192:inst|51~0'
            Info: 5: + IC(0.707 ns) + CELL(0.651 ns) = 6.686 ns; Loc. = LCCOMB_X15_Y3_N16; Fanout = 1; COMB Node = '74192:inst|101'
            Info: 6: + IC(1.368 ns) + CELL(0.970 ns) = 9.024 ns; Loc. = LCFF_X8_Y2_N1; Fanout = 6; REG Node = '74192:inst|24'
            Info: 7: + IC(1.515 ns) + CELL(0.624 ns) = 11.163 ns; Loc. = LCCOMB_X15_Y3_N20; Fanout = 1; COMB Node = '74192:inst|100~0'
            Info: 8: + IC(0.368 ns) + CELL(0.370 ns) = 11.901 ns; Loc. = LCCOMB_X15_Y3_N0; Fanout = 1; COMB Node = '74192:inst|100'
            Info: 9: + IC(1.985 ns) + CELL(0.970 ns) = 14.856 ns; Loc. = LCFF_X13_Y13_N9; Fanout = 5; REG Node = '74192:inst|23'
            Info: 10: + IC(2.228 ns) + CELL(0.370 ns) = 17.454 ns; Loc. = LCCOMB_X15_Y3_N4; Fanout = 2; COMB Node = '74192:inst|72~0'
            Info: 11: + IC(0.671 ns) + CELL(0.206 ns) = 18.331 ns; Loc. = LCCOMB_X15_Y3_N12; Fanout = 1; COMB Node = '74192:inst|102'
            Info: 12: + IC(0.316 ns) + CELL(0.666 ns) = 19.313 ns; Loc. = LCFF_X15_Y3_N19; Fanout = 7; REG Node = '74192:inst|25'
            Info: Total cell delay = 7.479 ns ( 38.73 % )
            Info: Total interconnect delay = 11.834 ns ( 61.27 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock "CPD" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "74192:inst|25" and destination pin or register "74192:inst|25" for clock "CPD" (Hold time is 13.579 ns)
    Info: + Largest clock skew is 14.078 ns
        Info: + Longest clock path from clock "CPD" to destination register is 18.791 ns
            Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_59; Fanout = 2; CLK Node = 'CPD'
            Info: 2: + IC(1.397 ns) + CELL(0.206 ns) = 2.547 ns; Loc. = LCCOMB_X15_Y3_N22; Fanout = 1; COMB Node = '74192:inst|103'
            Info: 3: + IC(0.336 ns) + CELL(0.970 ns) = 3.853 ns; Loc. = LCFF_X15_Y3_N25; Fanout = 4; REG Node = '74192:inst|26'
            Info: 4: + IC(0.747 ns) + CELL(0.206 ns) = 4.806 ns; Loc. = LCCOMB_X15_Y3_N8; Fanout = 3; COMB Node = '74192:inst|51~0'
            Info: 5: + IC(0.707 ns) + CELL(0.651 ns) = 6.164 ns; Loc. = LCCOMB_X15_Y3_N16; Fanout = 1; COMB Node = '74192:inst|101'
            Info: 6: + IC(1.368 ns) + CELL(0.970 ns) = 8.502 ns; Loc. = LCFF_X8_Y2_N1; Fanout = 6; REG Node = '74192:inst|24'
            Info: 7: + IC(1.515 ns) + CELL(0.624 ns) = 10.641 ns; Loc. = LCCOMB_X15_Y3_N20; Fanout = 1; COMB Node = '74192:inst|100~0'
            Info: 8: + IC(0.368 ns) + CELL(0.370 ns) = 11.379 ns; Loc. = LCCOMB_X15_Y3_N0; Fanout = 1; COMB Node = '74192:inst|100'
            Info: 9: + IC(1.985 ns) + CELL(0.970 ns) = 14.334 ns; Loc. = LCFF_X13_Y13_N9; Fanout = 5; REG Node = '74192:inst|23'
            Info: 10: + IC(2.228 ns) + CELL(0.370 ns) = 16.932 ns; Loc. = LCCOMB_X15_Y3_N4; Fanout = 2; COMB Node = '74192:inst|72~0'
            Info: 11: + IC(0.671 ns) + CELL(0.206 ns) = 17.809 ns; Loc. = LCCOMB_X15_Y3_N12; Fanout = 1; COMB Node = '74192:inst|102'
            Info: 12: + IC(0.316 ns) + CELL(0.666 ns) = 18.791 ns; Loc. = LCFF_X15_Y3_N19; Fanout = 7; REG Node = '74192:inst|25'
            Info: Total cell delay = 7.153 ns ( 38.07 % )
            Info: Total interconnect delay = 11.638 ns ( 61.93 % )
        Info: - Shortest clock path from clock "CPD" to source register is 4.713 ns
            Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_59; Fanout = 2; CLK Node = 'CPD'
            Info: 2: + IC(1.361 ns) + CELL(0.370 ns) = 2.675 ns; Loc. = LCCOMB_X15_Y3_N26; Fanout = 3; COMB Node = '74192:inst|74~0'
            Info: 3: + IC(0.686 ns) + CELL(0.370 ns) = 3.731 ns; Loc. = LCCOMB_X15_Y3_N12; Fanout = 1; COMB Node = '74192:inst|102'
            Info: 4: + IC(0.316 ns) + CELL(0.666 ns) = 4.713 ns; Loc. = LCFF_X15_Y3_N19; Fanout = 7; REG Node = '74192:inst|25'
            Info: Total cell delay = 2.350 ns ( 49.86 % )
            Info: Total interconnect delay = 2.363 ns ( 50.14 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y3_N19; Fanout = 7; REG Node = '74192:inst|25'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X15_Y3_N18; Fanout = 1; COMB Node = '74192:inst|25~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X15_Y3_N19; Fanout = 7; REG Node = '74192:inst|25'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock "CPU" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "74192:inst|25" and destination pin or register "74192:inst|25" for clock "CPU" (Hold time is 13.757 ns)
    Info: + Largest clock skew is 14.256 ns
        Info: + Longest clock path from clock "CPU" to destination register is 19.313 ns
            Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'CPU'
            Info: 2: + IC(1.593 ns) + CELL(0.366 ns) = 3.069 ns; Loc. = LCCOMB_X15_Y3_N22; Fanout = 1; COMB Node = '74192:inst|103'
            Info: 3: + IC(0.336 ns) + CELL(0.970 ns) = 4.375 ns; Loc. = LCFF_X15_Y3_N25; Fanout = 4; REG Node = '74192:inst|26'
            Info: 4: + IC(0.747 ns) + CELL(0.206 ns) = 5.328 ns; Loc. = LCCOMB_X15_Y3_N8; Fanout = 3; COMB Node = '74192:inst|51~0'
            Info: 5: + IC(0.707 ns) + CELL(0.651 ns) = 6.686 ns; Loc. = LCCOMB_X15_Y3_N16; Fanout = 1; COMB Node = '74192:inst|101'
            Info: 6: + IC(1.368 ns) + CELL(0.970 ns) = 9.024 ns; Loc. = LCFF_X8_Y2_N1; Fanout = 6; REG Node = '74192:inst|24'
            Info: 7: + IC(1.515 ns) + CELL(0.624 ns) = 11.163 ns; Loc. = LCCOMB_X15_Y3_N20; Fanout = 1; COMB Node = '74192:inst|100~0'
            Info: 8: + IC(0.368 ns) + CELL(0.370 ns) = 11.901 ns; Loc. = LCCOMB_X15_Y3_N0; Fanout = 1; COMB Node = '74192:inst|100'
            Info: 9: + IC(1.985 ns) + CELL(0.970 ns) = 14.856 ns; Loc. = LCFF_X13_Y13_N9; Fanout = 5; REG Node = '74192:inst|23'
            Info: 10: + IC(2.228 ns) + CELL(0.370 ns) = 17.454 ns; Loc. = LCCOMB_X15_Y3_N4; Fanout = 2; COMB Node = '74192:inst|72~0'
            Info: 11: + IC(0.671 ns) + CELL(0.206 ns) = 18.331 ns; Loc. = LCCOMB_X15_Y3_N12; Fanout = 1; COMB Node = '74192:inst|102'
            Info: 12: + IC(0.316 ns) + CELL(0.666 ns) = 19.313 ns; Loc. = LCFF_X15_Y3_N19; Fanout = 7; REG Node = '74192:inst|25'
            Info: Total cell delay = 7.479 ns ( 38.73 % )
            Info: Total interconnect delay = 11.834 ns ( 61.27 % )
        Info: - Shortest clock path from clock "CPU" to source register is 5.057 ns
            Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'CPU'
            Info: 2: + IC(1.590 ns) + CELL(0.370 ns) = 3.070 ns; Loc. = LCCOMB_X15_Y3_N8; Fanout = 3; COMB Node = '74192:inst|51~0'
            Info: 3: + IC(0.382 ns) + CELL(0.623 ns) = 4.075 ns; Loc. = LCCOMB_X15_Y3_N12; Fanout = 1; COMB Node = '74192:inst|102'
            Info: 4: + IC(0.316 ns) + CELL(0.666 ns) = 5.057 ns; Loc. = LCFF_X15_Y3_N19; Fanout = 7; REG Node = '74192:inst|25'
            Info: Total cell delay = 2.769 ns ( 54.76 % )
            Info: Total interconnect delay = 2.288 ns ( 45.24 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y3_N19; Fanout = 7; REG Node = '74192:inst|25'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X15_Y3_N18; Fanout = 1; COMB Node = '74192:inst|25~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X15_Y3_N19; Fanout = 7; REG Node = '74192:inst|25'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tco from clock "CPU" to destination pin "Q1" through register "74192:inst|25" is 25.594 ns
    Info: + Longest clock path from clock "CPU" to source register is 19.313 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'CPU'
        Info: 2: + IC(1.593 ns) + CELL(0.366 ns) = 3.069 ns; Loc. = LCCOMB_X15_Y3_N22; Fanout = 1; COMB Node = '74192:inst|103'
        Info: 3: + IC(0.336 ns) + CELL(0.970 ns) = 4.375 ns; Loc. = LCFF_X15_Y3_N25; Fanout = 4; REG Node = '74192:inst|26'
        Info: 4: + IC(0.747 ns) + CELL(0.206 ns) = 5.328 ns; Loc. = LCCOMB_X15_Y3_N8; Fanout = 3; COMB Node = '74192:inst|51~0'
        Info: 5: + IC(0.707 ns) + CELL(0.651 ns) = 6.686 ns; Loc. = LCCOMB_X15_Y3_N16; Fanout = 1; COMB Node = '74192:inst|101'
        Info: 6: + IC(1.368 ns) + CELL(0.970 ns) = 9.024 ns; Loc. = LCFF_X8_Y2_N1; Fanout = 6; REG Node = '74192:inst|24'
        Info: 7: + IC(1.515 ns) + CELL(0.624 ns) = 11.163 ns; Loc. = LCCOMB_X15_Y3_N20; Fanout = 1; COMB Node = '74192:inst|100~0'
        Info: 8: + IC(0.368 ns) + CELL(0.370 ns) = 11.901 ns; Loc. = LCCOMB_X15_Y3_N0; Fanout = 1; COMB Node = '74192:inst|100'
        Info: 9: + IC(1.985 ns) + CELL(0.970 ns) = 14.856 ns; Loc. = LCFF_X13_Y13_N9; Fanout = 5; REG Node = '74192:inst|23'
        Info: 10: + IC(2.228 ns) + CELL(0.370 ns) = 17.454 ns; Loc. = LCCOMB_X15_Y3_N4; Fanout = 2; COMB Node = '74192:inst|72~0'
        Info: 11: + IC(0.671 ns) + CELL(0.206 ns) = 18.331 ns; Loc. = LCCOMB_X15_Y3_N12; Fanout = 1; COMB Node = '74192:inst|102'
        Info: 12: + IC(0.316 ns) + CELL(0.666 ns) = 19.313 ns; Loc. = LCFF_X15_Y3_N19; Fanout = 7; REG Node = '74192:inst|25'
        Info: Total cell delay = 7.479 ns ( 38.73 % )
        Info: Total interconnect delay = 11.834 ns ( 61.27 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.977 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y3_N19; Fanout = 7; REG Node = '74192:inst|25'
        Info: 2: + IC(2.741 ns) + CELL(3.236 ns) = 5.977 ns; Loc. = PIN_114; Fanout = 0; PIN Node = 'Q1'
        Info: Total cell delay = 3.236 ns ( 54.14 % )
        Info: Total interconnect delay = 2.741 ns ( 45.86 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Thu Nov 11 11:23:11 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


