INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx_vivado/project_1/project_1.sim/sim_1/synth/func/xsim/and_12_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'and_12'
