@W: MT529 :"c:\users\dayalan nair\onedrive - university of cape town\lattice\counter\counter.v":8:0:8:5|Found inferred clock counter|ipClk which controls 31 sequential elements including count[30:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
