Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 85e728af221a45eab73074bfda3edc2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_clk_behav xil_defaultlib.tb_clk -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture clk_gen_arc of entity xil_defaultlib.clk_gen [clk_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_clk
Built simulation snapshot tb_clk_behav
