TimeQuest Timing Analyzer report for vga_module_pic
Thu May 08 17:41:54 2014
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1200mV 85C Model Metastability Report
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Slow 1200mV 0C Model Metastability Report
 31. Fast 1200mV 0C Model Setup Summary
 32. Fast 1200mV 0C Model Hold Summary
 33. Fast 1200mV 0C Model Recovery Summary
 34. Fast 1200mV 0C Model Removal Summary
 35. Fast 1200mV 0C Model Minimum Pulse Width Summary
 36. Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Fast 1200mV 0C Model Metastability Report
 43. Multicorner Timing Analysis Summary
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths
 56. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version ;
; Revision Name      ; vga_module_pic                                                   ;
; Device Family      ; Cyclone IV E                                                     ;
; Device Name        ; EP4CE6F17C8                                                      ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Enabled                                                          ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; CLK                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                  ; { CLK }                                            ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; CLK    ; U1|altpll_component|auto_generated|pll1|inclk[0] ; { U1|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 155.55 MHz ; 155.55 MHz      ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 18.571 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.515 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.858  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.217 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+--------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 18.571 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.340      ;
; 18.577 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.334      ;
; 18.717 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.194      ;
; 18.723 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.188      ;
; 18.802 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.109      ;
; 18.832 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.079      ;
; 18.863 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.048      ;
; 18.869 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 6.042      ;
; 18.948 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.963      ;
; 18.978 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.933      ;
; 19.009 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.902      ;
; 19.015 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.896      ;
; 19.027 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.884      ;
; 19.035 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.876      ;
; 19.057 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.854      ;
; 19.065 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.846      ;
; 19.094 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.817      ;
; 19.105 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.806      ;
; 19.124 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.787      ;
; 19.135 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.776      ;
; 19.155 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.756      ;
; 19.161 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.750      ;
; 19.173 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.738      ;
; 19.181 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.730      ;
; 19.203 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.708      ;
; 19.211 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.700      ;
; 19.240 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.671      ;
; 19.251 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.660      ;
; 19.270 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.641      ;
; 19.281 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.630      ;
; 19.300 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.611      ;
; 19.318 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 5.601      ;
; 19.319 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.592      ;
; 19.327 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.584      ;
; 19.330 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.581      ;
; 19.340 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.571      ;
; 19.349 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.562      ;
; 19.357 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.554      ;
; 19.358 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.553      ;
; 19.360 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.560      ;
; 19.360 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.560      ;
; 19.360 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.560      ;
; 19.360 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.560      ;
; 19.360 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.560      ;
; 19.360 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.560      ;
; 19.368 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.543      ;
; 19.386 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.525      ;
; 19.397 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.514      ;
; 19.398 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.513      ;
; 19.416 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.495      ;
; 19.427 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.484      ;
; 19.433 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.478      ;
; 19.446 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.465      ;
; 19.463 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.448      ;
; 19.465 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.446      ;
; 19.473 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.438      ;
; 19.476 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.435      ;
; 19.486 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.425      ;
; 19.489 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.422      ;
; 19.493 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.418      ;
; 19.495 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.416      ;
; 19.503 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.408      ;
; 19.504 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.407      ;
; 19.514 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.397      ;
; 19.543 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.368      ;
; 19.544 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.367      ;
; 19.551 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 5.368      ;
; 19.573 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.338      ;
; 19.579 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.332      ;
; 19.592 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.319      ;
; 19.609 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.302      ;
; 19.611 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.300      ;
; 19.619 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.292      ;
; 19.622 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 5.285      ;
; 19.622 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 5.285      ;
; 19.622 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 5.285      ;
; 19.622 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 5.285      ;
; 19.622 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 5.285      ;
; 19.622 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 5.285      ;
; 19.622 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.289      ;
; 19.629 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.291      ;
; 19.632 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.279      ;
; 19.635 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.276      ;
; 19.639 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.272      ;
; 19.641 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.270      ;
; 19.649 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.262      ;
; 19.650 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.261      ;
; 19.660 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.251      ;
; 19.689 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.222      ;
; 19.690 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.221      ;
; 19.697 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.223      ;
; 19.697 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.223      ;
; 19.697 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.223      ;
; 19.697 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.223      ;
; 19.697 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.223      ;
; 19.697 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.223      ;
; 19.719 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.192      ;
; 19.725 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.186      ;
; 19.738 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.173      ;
; 19.739 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 5.172      ;
+--------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                 ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.515 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.808      ;
; 0.762 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.766 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.061      ;
; 0.769 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.063      ;
; 0.770 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.064      ;
; 0.772 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.066      ;
; 0.772 ; sync_module:U2|Count_H[5]  ; vga_control_module:U4|n[5]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.776 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.070      ;
; 0.777 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.070      ;
; 0.780 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.780 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.780 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.074      ;
; 0.793 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.087      ;
; 0.795 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.089      ;
; 0.800 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.093      ;
; 0.897 ; sync_module:U2|Count_H[10] ; sync_module:U2|isReady                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.190      ;
; 0.938 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.231      ;
; 0.972 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.265      ;
; 0.983 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.276      ;
; 1.117 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.124 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.418      ;
; 1.126 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.131 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.425      ;
; 1.131 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.425      ;
; 1.132 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[10]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.425      ;
; 1.133 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.427      ;
; 1.134 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.136 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[10]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.139 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.433      ;
; 1.140 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.434      ;
; 1.141 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.435      ;
; 1.141 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.143 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.147 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.441      ;
; 1.148 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.442      ;
; 1.150 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.444      ;
; 1.150 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.152 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.445      ;
; 1.165 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.459      ;
; 1.248 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.255 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.549      ;
; 1.257 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[10]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.262 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.556      ;
; 1.265 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.271 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.565      ;
; 1.274 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.279 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.573      ;
; 1.280 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.574      ;
; 1.281 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.575      ;
; 1.281 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.574      ;
; 1.283 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.576      ;
; 1.283 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[10]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.576      ;
; 1.287 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.581      ;
; 1.288 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.582      ;
; 1.290 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.583      ;
; 1.292 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.585      ;
; 1.296 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.590      ;
; 1.298 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|m[4]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.591      ;
; 1.301 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[1]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.594      ;
; 1.305 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.599      ;
; 1.308 ; sync_module:U2|Count_H[8]  ; sync_module:U2|isReady                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.602      ;
; 1.326 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.619      ;
; 1.335 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.628      ;
; 1.353 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.646      ;
; 1.356 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[0]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.650      ;
; 1.379 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[0]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.672      ;
; 1.396 ; vga_control_module:U4|m[5] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 2.122      ;
; 1.397 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.690      ;
; 1.405 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.698      ;
; 1.406 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[10]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.699      ;
; 1.411 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.705      ;
; 1.411 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.705      ;
; 1.414 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.707      ;
; 1.418 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.712      ;
; 1.420 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.714      ;
; 1.421 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.714      ;
; 1.423 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.716      ;
; 1.424 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.717      ;
; 1.427 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.721      ;
; 1.428 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.722      ;
; 1.430 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.723      ;
; 1.432 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.725      ;
; 1.436 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.730      ;
; 1.466 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.759      ;
; 1.475 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.768      ;
; 1.493 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.786      ;
; 1.542 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.836      ;
; 1.545 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.838      ;
; 1.551 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.845      ;
; 1.551 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.845      ;
; 1.554 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[10]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.847      ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                                                                     ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[0]                                                                                    ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[1]                                                                                    ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[2]                                                                                    ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[3]                                                                                    ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[4]                                                                                    ;
; 12.217 ; 12.437       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[5]                                                                                    ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                                                                     ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                                                                    ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                                                                     ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                                                                     ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                                                                     ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                                                                     ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                                                                     ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                                                                     ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                                                                     ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                                                                     ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                                                                     ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                                                                    ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                                                                     ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                                                                     ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                                                                     ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                                                                     ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                                                                     ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                                                                     ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                                                                     ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                                                                     ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                                                                     ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                                                                        ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[0]                                                                                    ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[1]                                                                                    ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[2]                                                                                    ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[3]                                                                                    ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[4]                                                                                    ;
; 12.219 ; 12.439       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[5]                                                                                    ;
; 12.228 ; 12.463       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[16]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[17]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[18]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[19]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[20]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[21]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[22]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[23]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[24]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[25]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[26]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[27]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[28]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[29]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[30]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[31]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[32]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[33]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[34]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[35]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[36]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[37]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[38]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[39]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[40]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[41]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[42]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[43]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[44]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[45]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[46]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[47]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[52]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[53]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[54]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[55]                          ;
; 12.229 ; 12.464       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[0]                           ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[10]                          ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[11]                          ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[12]                          ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[13]                          ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[14]                          ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[15]                          ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[1]                           ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[2]                           ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[3]                           ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[48]                          ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[49]                          ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[4]                           ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[50]                          ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[51]                          ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[56]                          ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[57]                          ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[58]                          ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[59]                          ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[5]                           ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[60]                          ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[61]                          ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[62]                          ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[63]                          ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[6]                           ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[7]                           ;
; 12.230 ; 12.465       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[8]                           ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 18.248 ; 17.811 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 18.287 ; 17.848 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 9.237  ; 8.967  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 17.493 ; 17.059 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 8.708  ; 8.299  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 5.445 ; 5.293 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 5.482 ; 5.329 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 6.742 ; 6.362 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 4.719 ; 4.570 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 7.396 ; 7.045 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 170.53 MHz ; 170.53 MHz      ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 19.136 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.474 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.855  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.217 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+--------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 19.136 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.786      ;
; 19.145 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.777      ;
; 19.262 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.660      ;
; 19.271 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.651      ;
; 19.281 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.641      ;
; 19.320 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.602      ;
; 19.388 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.534      ;
; 19.397 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.525      ;
; 19.407 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.515      ;
; 19.446 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.476      ;
; 19.490 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.432      ;
; 19.498 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.424      ;
; 19.514 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.408      ;
; 19.523 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.399      ;
; 19.525 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.397      ;
; 19.529 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.393      ;
; 19.533 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.389      ;
; 19.537 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.385      ;
; 19.564 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.358      ;
; 19.572 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.350      ;
; 19.616 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.306      ;
; 19.624 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.298      ;
; 19.640 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.282      ;
; 19.649 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.273      ;
; 19.651 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.271      ;
; 19.655 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.267      ;
; 19.659 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.263      ;
; 19.663 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.259      ;
; 19.690 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.232      ;
; 19.698 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.224      ;
; 19.727 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.195      ;
; 19.742 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.180      ;
; 19.750 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.172      ;
; 19.763 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.166      ;
; 19.766 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.156      ;
; 19.777 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.145      ;
; 19.781 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.141      ;
; 19.785 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.137      ;
; 19.789 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.133      ;
; 19.790 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.132      ;
; 19.804 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 5.126      ;
; 19.804 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 5.126      ;
; 19.804 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 5.126      ;
; 19.804 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 5.126      ;
; 19.804 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 5.126      ;
; 19.804 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 5.126      ;
; 19.816 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.106      ;
; 19.824 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.098      ;
; 19.829 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.093      ;
; 19.840 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.082      ;
; 19.846 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.076      ;
; 19.851 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.071      ;
; 19.853 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.069      ;
; 19.868 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.054      ;
; 19.876 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.046      ;
; 19.890 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.032      ;
; 19.892 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.030      ;
; 19.899 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.030      ;
; 19.903 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.019      ;
; 19.907 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.015      ;
; 19.915 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.007      ;
; 19.916 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.006      ;
; 19.942 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.980      ;
; 19.955 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.967      ;
; 19.966 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.956      ;
; 19.971 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.951      ;
; 19.972 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.950      ;
; 19.975 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.947      ;
; 19.977 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.945      ;
; 19.979 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.943      ;
; 19.994 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.928      ;
; 20.002 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.920      ;
; 20.009 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 4.910      ;
; 20.009 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 4.910      ;
; 20.009 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 4.910      ;
; 20.009 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 4.910      ;
; 20.009 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 4.910      ;
; 20.009 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 4.910      ;
; 20.016 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.906      ;
; 20.018 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.904      ;
; 20.029 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.893      ;
; 20.033 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.889      ;
; 20.041 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.881      ;
; 20.042 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.880      ;
; 20.056 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.874      ;
; 20.068 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.854      ;
; 20.081 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.841      ;
; 20.092 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.830      ;
; 20.097 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.825      ;
; 20.098 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.824      ;
; 20.101 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.821      ;
; 20.103 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.819      ;
; 20.105 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.817      ;
; 20.108 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.821      ;
; 20.116 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.813      ;
; 20.120 ; sync_module:U2|Count_H[7]  ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 4.799      ;
; 20.120 ; sync_module:U2|Count_H[7]  ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 4.799      ;
; 20.120 ; sync_module:U2|Count_H[7]  ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 4.799      ;
; 20.120 ; sync_module:U2|Count_H[7]  ; vga_control_module:U4|n[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 4.799      ;
; 20.120 ; sync_module:U2|Count_H[7]  ; vga_control_module:U4|n[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 4.799      ;
+--------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                  ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.474 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.741      ;
; 0.707 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.711 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.714 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.717 ; sync_module:U2|Count_H[5]  ; vga_control_module:U4|n[5]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.719 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.720 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.720 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.722 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.989      ;
; 0.724 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.992      ;
; 0.725 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.992      ;
; 0.727 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.994      ;
; 0.737 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.005      ;
; 0.739 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.007      ;
; 0.747 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.014      ;
; 0.821 ; sync_module:U2|Count_H[10] ; sync_module:U2|isReady                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.088      ;
; 0.875 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.142      ;
; 0.885 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.152      ;
; 0.891 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.158      ;
; 1.029 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.034 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.302      ;
; 1.036 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.304      ;
; 1.038 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.306      ;
; 1.039 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.306      ;
; 1.040 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.307      ;
; 1.042 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.310      ;
; 1.043 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.311      ;
; 1.044 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[10]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.311      ;
; 1.045 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.046 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[10]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.314      ;
; 1.049 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.317      ;
; 1.049 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.316      ;
; 1.054 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.321      ;
; 1.058 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.326      ;
; 1.060 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.328      ;
; 1.061 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.329      ;
; 1.061 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.328      ;
; 1.062 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.329      ;
; 1.073 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.341      ;
; 1.122 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.133 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.401      ;
; 1.138 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.405      ;
; 1.142 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.410      ;
; 1.149 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.416      ;
; 1.151 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[10]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.418      ;
; 1.157 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|m[4]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.424      ;
; 1.160 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[1]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.427      ;
; 1.161 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.428      ;
; 1.162 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.429      ;
; 1.164 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.432      ;
; 1.165 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.433      ;
; 1.167 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.435      ;
; 1.168 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.435      ;
; 1.169 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.436      ;
; 1.171 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.438      ;
; 1.171 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.439      ;
; 1.176 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[10]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.443      ;
; 1.180 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.448      ;
; 1.182 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.450      ;
; 1.183 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.450      ;
; 1.183 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.451      ;
; 1.184 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.451      ;
; 1.195 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.463      ;
; 1.195 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.462      ;
; 1.220 ; sync_module:U2|Count_H[8]  ; sync_module:U2|isReady                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.488      ;
; 1.229 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[0]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.496      ;
; 1.248 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.515      ;
; 1.254 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[0]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.522      ;
; 1.260 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.527      ;
; 1.263 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.530      ;
; 1.271 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.538      ;
; 1.272 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.539      ;
; 1.273 ; vga_control_module:U4|m[5] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.923      ;
; 1.278 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.546      ;
; 1.280 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.548      ;
; 1.284 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[10]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.551      ;
; 1.286 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.554      ;
; 1.290 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.557      ;
; 1.291 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.558      ;
; 1.293 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.560      ;
; 1.293 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.561      ;
; 1.302 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.570      ;
; 1.304 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.572      ;
; 1.305 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.572      ;
; 1.305 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.573      ;
; 1.306 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.573      ;
; 1.317 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.584      ;
; 1.370 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.637      ;
; 1.385 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.652      ;
; 1.386 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.654      ;
; 1.393 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.660      ;
; 1.394 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.661      ;
; 1.400 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.668      ;
; 1.402 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.670      ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                                                                     ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[0]                                                                                    ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[1]                                                                                    ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[2]                                                                                    ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[3]                                                                                    ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[4]                                                                                    ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[5]                                                                                    ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[0]                                                                                    ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[1]                                                                                    ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[2]                                                                                    ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[3]                                                                                    ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[4]                                                                                    ;
; 12.217 ; 12.433       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[5]                                                                                    ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                                                                     ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                                                                     ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                                                                     ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                                                                     ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                                                                     ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                                                                     ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                                                                     ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                                                                     ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                                                                     ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                                                                     ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                                                                    ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                                                                     ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                                                                     ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                                                                     ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                                                                     ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                                                                     ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                                                                     ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                                                                     ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                                                                     ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                                                                     ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                                                                    ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                                                                        ;
; 12.227 ; 12.457       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 12.228 ; 12.458       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[16]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[17]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[18]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[19]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[20]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[21]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[22]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[23]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[24]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[25]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[26]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[27]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[28]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[29]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[30]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[31]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[32]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[33]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[34]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[35]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[36]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[37]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[38]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[39]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[40]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[41]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[42]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[43]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[44]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[45]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[46]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[47]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[52]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[53]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[54]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[55]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[0]                           ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[10]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[11]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[12]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[13]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[14]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[15]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[1]                           ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[2]                           ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[3]                           ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[48]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[49]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[4]                           ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[50]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[51]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[56]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[57]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[58]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[59]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[5]                           ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[60]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[61]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[62]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[63]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[6]                           ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[7]                           ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[8]                           ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 17.429 ; 16.676 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 17.469 ; 16.711 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 8.736  ; 8.194  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 16.703 ; 16.000 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 8.222  ; 7.506  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 5.151 ; 4.858 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 5.190 ; 4.892 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 6.366 ; 5.754 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 4.454 ; 4.209 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 6.977 ; 6.376 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 22.023 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.207 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.423  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.235 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+--------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 22.023 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.919      ;
; 22.027 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.915      ;
; 22.091 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.851      ;
; 22.095 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.847      ;
; 22.159 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.783      ;
; 22.163 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.779      ;
; 22.181 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.761      ;
; 22.227 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.715      ;
; 22.231 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.711      ;
; 22.245 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.697      ;
; 22.249 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.693      ;
; 22.257 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.684      ;
; 22.286 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.656      ;
; 22.287 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.655      ;
; 22.295 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.647      ;
; 22.299 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.643      ;
; 22.313 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.629      ;
; 22.317 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.625      ;
; 22.321 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.620      ;
; 22.325 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.616      ;
; 22.336 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.614      ;
; 22.350 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.592      ;
; 22.351 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.591      ;
; 22.354 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.588      ;
; 22.355 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.587      ;
; 22.381 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.561      ;
; 22.385 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.557      ;
; 22.389 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.552      ;
; 22.393 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.548      ;
; 22.418 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.524      ;
; 22.419 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.523      ;
; 22.422 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.520      ;
; 22.423 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.519      ;
; 22.429 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.513      ;
; 22.429 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.513      ;
; 22.438 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.504      ;
; 22.449 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.501      ;
; 22.449 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.493      ;
; 22.453 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.489      ;
; 22.457 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.484      ;
; 22.461 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.480      ;
; 22.481 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.470      ;
; 22.483 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.459      ;
; 22.485 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.457      ;
; 22.486 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.456      ;
; 22.487 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.455      ;
; 22.490 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.452      ;
; 22.491 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.451      ;
; 22.493 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.449      ;
; 22.493 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.449      ;
; 22.497 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.445      ;
; 22.497 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.445      ;
; 22.499 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.443      ;
; 22.506 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.436      ;
; 22.517 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.425      ;
; 22.525 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.038     ; 2.424      ;
; 22.525 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.416      ;
; 22.529 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.412      ;
; 22.538 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.404      ;
; 22.549 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.393      ;
; 22.551 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.391      ;
; 22.553 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.389      ;
; 22.554 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.396      ;
; 22.554 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.388      ;
; 22.555 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.395      ;
; 22.555 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.387      ;
; 22.558 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.384      ;
; 22.559 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.383      ;
; 22.561 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.390      ;
; 22.561 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.390      ;
; 22.561 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.390      ;
; 22.561 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.390      ;
; 22.561 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.390      ;
; 22.561 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.390      ;
; 22.561 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.381      ;
; 22.561 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.381      ;
; 22.565 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.377      ;
; 22.565 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.377      ;
; 22.567 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.375      ;
; 22.574 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.368      ;
; 22.575 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.367      ;
; 22.593 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.348      ;
; 22.594 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.357      ;
; 22.595 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.356      ;
; 22.595 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.356      ;
; 22.595 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.356      ;
; 22.595 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.356      ;
; 22.595 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.356      ;
; 22.595 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.356      ;
; 22.606 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.336      ;
; 22.617 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.325      ;
; 22.619 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.323      ;
; 22.621 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.321      ;
; 22.622 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.320      ;
; 22.623 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.319      ;
; 22.629 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.313      ;
; 22.629 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.313      ;
; 22.633 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.309      ;
; 22.633 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.309      ;
; 22.635 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.307      ;
+--------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                  ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.207 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.305 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; sync_module:U2|Count_H[5]  ; vga_control_module:U4|n[5]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.320 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.441      ;
; 0.321 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.322 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.376 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.497      ;
; 0.379 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.499      ;
; 0.381 ; sync_module:U2|Count_H[10] ; sync_module:U2|isReady                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.502      ;
; 0.383 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.503      ;
; 0.454 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.458 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.462 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.464 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[10]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.466 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.469 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[10]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.472 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.473 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.594      ;
; 0.473 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.475 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.595      ;
; 0.475 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.596      ;
; 0.476 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.477 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.478 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.598      ;
; 0.482 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.603      ;
; 0.516 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[1]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.520 ; sync_module:U2|Count_H[8]  ; sync_module:U2|isReady                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.642      ;
; 0.520 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[10]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|m[4]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.525 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.525 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.527 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.530 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.535 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.536 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.656      ;
; 0.536 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.657      ;
; 0.538 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.659      ;
; 0.539 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[10]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.539 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.660      ;
; 0.540 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.541 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.661      ;
; 0.541 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.661      ;
; 0.542 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.663      ;
; 0.543 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.663      ;
; 0.544 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.664      ;
; 0.544 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.664      ;
; 0.545 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.666      ;
; 0.546 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[0]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.667      ;
; 0.548 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.669      ;
; 0.550 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[0]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.670      ;
; 0.588 ; vga_control_module:U4|m[5] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.917      ;
; 0.588 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.591 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[10]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
; 0.591 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
; 0.593 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.713      ;
; 0.594 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.715      ;
; 0.594 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.714      ;
; 0.596 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.716      ;
; 0.598 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.719      ;
; 0.599 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.720      ;
; 0.601 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.722      ;
; 0.602 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.723      ;
; 0.606 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.726      ;
; 0.607 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.727      ;
; 0.607 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.727      ;
; 0.608 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.729      ;
; 0.609 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.729      ;
; 0.610 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[6]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.730      ;
; 0.610 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[8]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.730      ;
; 0.611 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[9]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.732      ;
; 0.647 ; sync_module:U2|Count_V[10] ; sync_module:U2|isReady                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.777      ;
; 0.651 ; sync_module:U2|Count_H[4]  ; sync_module:U2|isReady                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.773      ;
; 0.653 ; sync_module:U2|Count_H[0]  ; vga_control_module:U4|n[0]                                                                                   ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.770      ;
; 0.654 ; sync_module:U2|Count_H[3]  ; sync_module:U2|isReady                                                                                       ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.776      ;
; 0.657 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[7]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.778      ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                          ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[16]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[17]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[18]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[19]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[20]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[21]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[22]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[23]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[24]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[25]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[26]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[27]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[28]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[29]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[30]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[31]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[32]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[33]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[34]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[35]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[36]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[37]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[38]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[39]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[40]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[41]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[42]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[43]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[44]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[45]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[46]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[47]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[52]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[53]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[54]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[55]                          ;
; 12.236 ; 12.466       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[0]                           ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[10]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[11]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[12]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[13]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[14]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[15]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[1]                           ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[2]                           ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[3]                           ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[48]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[49]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[4]                           ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[50]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[51]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[56]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[57]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[58]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[59]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[5]                           ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[60]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[61]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[62]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[63]                          ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[6]                           ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[7]                           ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[8]                           ;
; 12.237 ; 12.467       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_slb1:auto_generated|q_a[9]                           ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                                                                     ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                                                                     ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                                                                     ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                                                                     ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                                                                     ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                                                                     ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                                                                     ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                                                                     ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                                                                     ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                                                                     ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                                                                     ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                                                                    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                                                                     ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                                                                     ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                                                                     ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                                                                     ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                                                                     ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                                                                     ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                                                                     ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                                                                     ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                                                                     ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[0]                                                                                    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[1]                                                                                    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[2]                                                                                    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[3]                                                                                    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[4]                                                                                    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[5]                                                                                    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[0]                                                                                    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[1]                                                                                    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[2]                                                                                    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[3]                                                                                    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[4]                                                                                    ;
; 12.297 ; 12.481       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[5]                                                                                    ;
; 12.298 ; 12.482       ; 0.184          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                                                                    ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 8.155 ; 8.407 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 8.180 ; 8.433 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 4.053 ; 4.204 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 7.816 ; 8.015 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 3.755 ; 3.949 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 2.425 ; 2.521 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 2.449 ; 2.546 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 2.948 ; 3.073 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 2.098 ; 2.144 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 3.224 ; 3.367 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 18.571 ; 0.207 ; N/A      ; N/A     ; 9.423               ;
;  CLK                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; 18.571 ; 0.207 ; N/A      ; N/A     ; 12.217              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 18.248 ; 17.811 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 18.287 ; 17.848 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 9.237  ; 8.967  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 17.493 ; 17.059 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 8.708  ; 8.299  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 2.425 ; 2.521 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 2.449 ; 2.546 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 2.948 ; 3.073 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 2.098 ; 2.144 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 3.224 ; 3.367 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin       ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VSYNC_Sig ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSYNC_Sig ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Red_Sig   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Green_Sig ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Blue_Sig  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------+
; Input Transition Times                                  ;
+------+--------------+-----------------+-----------------+
; Pin  ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------+--------------+-----------------+-----------------+
; RSTn ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; HSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; Red_Sig   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Green_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Blue_Sig  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; HSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; Red_Sig   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Green_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Blue_Sig  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; Red_Sig   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Green_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Blue_Sig  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 1015     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 1015     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 35    ; 35   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 235   ; 235  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Thu May 08 17:41:52 2014
Info: Command: quartus_sta vga_module_pic -c vga_module_pic
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'vga_module_pic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info: create_generated_clock -source {U1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {U1|altpll_component|auto_generated|pll1|clk[0]} {U1|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 18.571
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    18.571         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.515
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.515         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.858
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.858         0.000 CLK 
    Info:    12.217         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 19.136
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    19.136         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.474
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.474         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.855
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.855         0.000 CLK 
    Info:    12.217         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 22.023
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    22.023         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.207
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.207         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.423
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.423         0.000 CLK 
    Info:    12.235         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 370 megabytes
    Info: Processing ended: Thu May 08 17:41:54 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


