// Seed: 1980331902
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_16 = id_17;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    output uwire id_2,
    input supply1 id_3
    , id_17, id_18,
    input supply0 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input wire id_10,
    input tri1 id_11,
    input wand id_12,
    output uwire id_13,
    output tri1 id_14,
    output wor id_15
);
  xnor (id_1, id_7, id_8, id_9, id_11, id_12, id_4, id_17, id_6, id_3);
  module_0(
      id_18,
      id_17,
      id_18,
      id_18,
      id_18,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_18
  );
  always id_13 = 1;
endmodule
