{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "32510d85",
   "metadata": {},
   "source": [
    "# May 21st Meeting\n",
    "## functional architecture\n",
    "\n",
    "we need a assembler and a memory model\n",
    "\n",
    "asm->elf->memory model -> decode ->Ex -> writeback\n",
    "\n",
    "decode and Ex is generated by xml or another makeup language\n",
    "\n",
    "build: .o: fetcher, decoder, memory model, execution units, ld->bin\n",
    "\n",
    "out: instruction ID, implict/explict read/write of SR/GPR/MEM, exception/fault, mnemonic\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9a22d2ca",
   "metadata": {},
   "source": [
    "## roadmap\n",
    "### initial plan\n",
    "ISA：rv32I\n",
    "\n",
    "Privileged ： machine mode\n",
    "\n",
    "CSR: todo\n",
    "\n",
    "test: riscv assembly "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b89d53a0",
   "metadata": {},
   "source": [
    "### to be discussed\n",
    "build tools: cmake\n",
    "\n",
    "markup: json/yaml(preferred)\n",
    "\n",
    "design philosophy: reference UVM.\n",
    "\n",
    "build environment: ubuntu docker mininal \n",
    "\n",
    "test: google test\n",
    "\n",
    "coder generator: riscv parser.py\n",
    "\n",
    "document: class diagram, disign philosophy, .etc."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "43d52868",
   "metadata": {},
   "source": [
    "### task\n",
    "investigate riscv code generation. https://github.com/riscv/riscv-opcodes wu\n",
    "\n",
    "build tools, markup, docker  lin\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "926104c0",
   "metadata": {},
   "source": [
    "## June 4th 2022 meeting note"
   ]
  },
  {
   "cell_type": "raw",
   "id": "6a630304-8794-4f5f-9a69-be51c0e5d3c0",
   "metadata": {},
   "source": [
    "deocede:\n",
    "std::map<uint64_t, instruction>\n",
    "//Using map to lookup instruction. The key should be opcode."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "4e6aab3a",
   "metadata": {},
   "outputs": [],
   "source": [
    "// instruction should be a class. instruction bytes should be vector/queue of bytes. For future reference supporting other isa\n",
    "class instruction{\n",
    "    private:\n",
    "        vector<uint8_t> instruction_bytes;\n",
    "    public:\n",
    "        instruction(uint64_t data_byte);\n",
    "        decode();\n",
    "        ...\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a9f4851e",
   "metadata": {},
   "outputs": [],
   "source": [
    "# brainstorm\n",
    "# fetcher should read from memory model and push data to instruction.\n",
    "fetch -> config data_byte = mm.read(pc) -> new instruction(data_byte)\n",
    "\n",
    "# decode is to lookup the execution function and check for illegal instruction ect\n",
    "instruction.decode()\n",
    "exe_function * -> lookup\n",
    "imm <- \n",
    "source <-\n",
    "\n",
    "# TODO. in future, gic can interact in pre execute phase\n",
    "gic -> pre_execute( next step)\n",
    "\n",
    "# Execute should update destinations\n",
    "instruction.execute()\n",
    "-> destination"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "646094d7",
   "metadata": {},
   "outputs": [],
   "source": [
    "# simulator runs in phases.\n",
    "fsm\n",
    "#initial phase:\n",
    "reset -> fetch\n",
    "\n",
    "# enum\n",
    "phase enum{\n",
    "    fetch_pre,\n",
    "    fetch,\n",
    "    decode,\n",
    "    ...\n",
    "}\n",
    "\n",
    "# virtual base phase object\n",
    "base phase()\n",
    "pre_phase()\n",
    "{\n",
    "  phase ++;\n",
    "}\n",
    "run_phase()\n",
    "post_phase()\n",
    "\n",
    "# main fsm\n",
    "switch(current_phase){\n",
    "    FETCH_PRE: fetche.pre_phase()\n",
    "    FETCH :  fetch.run_phase();\n",
    "    FETCH_POST: fetch.post_phase()\n",
    "    DECODE_PRE: decode.pre_phase()\n",
    "    DECODE:  decode.run_phase();\n",
    "    DECODE_POST: decode.post_phase()\n",
    "    EXECUTE_PRE: execute.pre_phase()\n",
    "    EXECUTE:  execute.run_phase();\n",
    "    EXECUTE_POST: execute.post_phase()\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "896147e9",
   "metadata": {},
   "outputs": [],
   "source": [
    "# processor is always running in single cycle like favor. Always use 1 instruction\n",
    "curr_instruction = new <shared_point>instruction;"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "9a58fecb",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "74c2b558",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a952b3a1",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.9"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
