Here lies a simple (hopefully reusable) FIFO component. The testbench was written to demonstrate crossing clock domains with a FIFO.

This exercise was done with the aid of the following tutorial:

https://www.nandland.com/vhdl/modules/module-fifo-regs-with-flags.html


