/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 13:00:43 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_hif_top_ctrl.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:29p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_HIF_TOP_CTRL_H__
#define BCHP_HIF_TOP_CTRL_H__

/***************************************************************************
 *HIF_TOP_CTRL - HIF Top Control Registers
 ***************************************************************************/
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL          0x00002400 /* External IRQ Active Level Control Register */
#define BCHP_HIF_TOP_CTRL_TM_CTRL                0x00002404 /* HIF MBIST_TM_CTRL Register */
#define BCHP_HIF_TOP_CTRL_SCRATCH                0x00002408 /* HIF Scratch Register */
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL     0x00002410 /* HIF CRC control register for MISB and LLMB */
#define BCHP_HIF_TOP_CTRL_CRC_LLMB_DATA0         0x00002414 /* HIF CRC LLMB result register0 */
#define BCHP_HIF_TOP_CTRL_CRC_LLMB_DATA1         0x00002418 /* HIF CRC LLMB result register1 */
#define BCHP_HIF_TOP_CTRL_CRC_MISBSTORE_DATA0    0x0000241c /* HIF CRC MISB store data bus result register0 */
#define BCHP_HIF_TOP_CTRL_CRC_MISBSTORE_DATA1    0x00002420 /* HIF CRC MISB store data bus result register1 */
#define BCHP_HIF_TOP_CTRL_CRC_MISBLOAD_DATA0     0x00002424 /* HIF CRC MISB store data bus result register0 */
#define BCHP_HIF_TOP_CTRL_CRC_MISBLOAD_DATA1     0x00002428 /* HIF CRC MISB store data bus result register1 */
#define BCHP_HIF_TOP_CTRL_CRC_LLMB_ADDR          0x0000242c /* HIF CRC LLMB address bus result register */
#define BCHP_HIF_TOP_CTRL_CRC_MISB_ADDR          0x00002430 /* HIF CRC MISB address bus result register */
#define BCHP_HIF_TOP_CTRL_FLASH_TYPE             0x00002434 /* HIF Decoded Flash Type */

/***************************************************************************
 *EXT_IRQ_LEVEL - External IRQ Active Level Control Register
 ***************************************************************************/
/* HIF_TOP_CTRL :: EXT_IRQ_LEVEL :: reserved0 [31:15] */
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_reserved0_MASK             0xffff8000
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_reserved0_SHIFT            15

/* HIF_TOP_CTRL :: EXT_IRQ_LEVEL :: ext_irq_14_level [14:14] */
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_14_level_MASK      0x00004000
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_14_level_SHIFT     14
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_14_level_LOW       0
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_14_level_HIGH      1

/* HIF_TOP_CTRL :: EXT_IRQ_LEVEL :: ext_irq_13_level [13:13] */
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_13_level_MASK      0x00002000
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_13_level_SHIFT     13
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_13_level_LOW       0
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_13_level_HIGH      1

/* HIF_TOP_CTRL :: EXT_IRQ_LEVEL :: ext_irq_12_level [12:12] */
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_12_level_MASK      0x00001000
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_12_level_SHIFT     12
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_12_level_LOW       0
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_12_level_HIGH      1

/* HIF_TOP_CTRL :: EXT_IRQ_LEVEL :: ext_irq_11_level [11:11] */
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_11_level_MASK      0x00000800
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_11_level_SHIFT     11
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_11_level_LOW       0
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_11_level_HIGH      1

/* HIF_TOP_CTRL :: EXT_IRQ_LEVEL :: ext_irq_10_level [10:10] */
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_10_level_MASK      0x00000400
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_10_level_SHIFT     10
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_10_level_LOW       0
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_10_level_HIGH      1

/* HIF_TOP_CTRL :: EXT_IRQ_LEVEL :: ext_irq_9_level [09:09] */
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_9_level_MASK       0x00000200
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_9_level_SHIFT      9
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_9_level_LOW        0
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_9_level_HIGH       1

/* HIF_TOP_CTRL :: EXT_IRQ_LEVEL :: ext_irq_8_level [08:08] */
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_8_level_MASK       0x00000100
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_8_level_SHIFT      8
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_8_level_LOW        0
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_8_level_HIGH       1

/* HIF_TOP_CTRL :: EXT_IRQ_LEVEL :: ext_irq_7_level [07:07] */
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_7_level_MASK       0x00000080
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_7_level_SHIFT      7
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_7_level_LOW        0
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_7_level_HIGH       1

/* HIF_TOP_CTRL :: EXT_IRQ_LEVEL :: ext_irq_6_level [06:06] */
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_6_level_MASK       0x00000040
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_6_level_SHIFT      6
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_6_level_LOW        0
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_6_level_HIGH       1

/* HIF_TOP_CTRL :: EXT_IRQ_LEVEL :: ext_irq_5_level [05:05] */
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_5_level_MASK       0x00000020
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_5_level_SHIFT      5
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_5_level_LOW        0
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_5_level_HIGH       1

/* HIF_TOP_CTRL :: EXT_IRQ_LEVEL :: ext_irq_4_level [04:04] */
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_4_level_MASK       0x00000010
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_4_level_SHIFT      4
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_4_level_LOW        0
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_4_level_HIGH       1

/* HIF_TOP_CTRL :: EXT_IRQ_LEVEL :: ext_irq_3_level [03:03] */
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_3_level_MASK       0x00000008
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_3_level_SHIFT      3
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_3_level_LOW        0
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_3_level_HIGH       1

/* HIF_TOP_CTRL :: EXT_IRQ_LEVEL :: ext_irq_2_level [02:02] */
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_2_level_MASK       0x00000004
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_2_level_SHIFT      2
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_2_level_LOW        0
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_2_level_HIGH       1

/* HIF_TOP_CTRL :: EXT_IRQ_LEVEL :: ext_irq_1_level [01:01] */
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_1_level_MASK       0x00000002
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_1_level_SHIFT      1
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_1_level_LOW        0
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_1_level_HIGH       1

/* HIF_TOP_CTRL :: EXT_IRQ_LEVEL :: ext_irq_0_level [00:00] */
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_0_level_MASK       0x00000001
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_0_level_SHIFT      0
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_0_level_LOW        0
#define BCHP_HIF_TOP_CTRL_EXT_IRQ_LEVEL_ext_irq_0_level_HIGH       1

/***************************************************************************
 *TM_CTRL - HIF MBIST_TM_CTRL Register
 ***************************************************************************/
/* HIF_TOP_CTRL :: TM_CTRL :: reserved0 [31:16] */
#define BCHP_HIF_TOP_CTRL_TM_CTRL_reserved0_MASK                   0xffff0000
#define BCHP_HIF_TOP_CTRL_TM_CTRL_reserved0_SHIFT                  16

/* HIF_TOP_CTRL :: TM_CTRL :: MPI_NAND_FIFO_TM [15:08] */
#define BCHP_HIF_TOP_CTRL_TM_CTRL_MPI_NAND_FIFO_TM_MASK            0x0000ff00
#define BCHP_HIF_TOP_CTRL_TM_CTRL_MPI_NAND_FIFO_TM_SHIFT           8

/* HIF_TOP_CTRL :: TM_CTRL :: WRITE_FIFO_TM0 [07:06] */
#define BCHP_HIF_TOP_CTRL_TM_CTRL_WRITE_FIFO_TM0_MASK              0x000000c0
#define BCHP_HIF_TOP_CTRL_TM_CTRL_WRITE_FIFO_TM0_SHIFT             6
#define BCHP_HIF_TOP_CTRL_TM_CTRL_WRITE_FIFO_TM0_DISABLE           0
#define BCHP_HIF_TOP_CTRL_TM_CTRL_WRITE_FIFO_TM0_ENABLE            1

/* HIF_TOP_CTRL :: TM_CTRL :: WRITE_FIFO_TM1 [05:04] */
#define BCHP_HIF_TOP_CTRL_TM_CTRL_WRITE_FIFO_TM1_MASK              0x00000030
#define BCHP_HIF_TOP_CTRL_TM_CTRL_WRITE_FIFO_TM1_SHIFT             4
#define BCHP_HIF_TOP_CTRL_TM_CTRL_WRITE_FIFO_TM1_DISABLE           0
#define BCHP_HIF_TOP_CTRL_TM_CTRL_WRITE_FIFO_TM1_ENABLE            1

/* HIF_TOP_CTRL :: TM_CTRL :: READ_FIFO_TM0 [03:02] */
#define BCHP_HIF_TOP_CTRL_TM_CTRL_READ_FIFO_TM0_MASK               0x0000000c
#define BCHP_HIF_TOP_CTRL_TM_CTRL_READ_FIFO_TM0_SHIFT              2
#define BCHP_HIF_TOP_CTRL_TM_CTRL_READ_FIFO_TM0_DISABLE            0
#define BCHP_HIF_TOP_CTRL_TM_CTRL_READ_FIFO_TM0_ENABLE             1

/* HIF_TOP_CTRL :: TM_CTRL :: READ_FIFO_TM1 [01:00] */
#define BCHP_HIF_TOP_CTRL_TM_CTRL_READ_FIFO_TM1_MASK               0x00000003
#define BCHP_HIF_TOP_CTRL_TM_CTRL_READ_FIFO_TM1_SHIFT              0
#define BCHP_HIF_TOP_CTRL_TM_CTRL_READ_FIFO_TM1_DISABLE            0
#define BCHP_HIF_TOP_CTRL_TM_CTRL_READ_FIFO_TM1_ENABLE             1

/***************************************************************************
 *SCRATCH - HIF Scratch Register
 ***************************************************************************/
/* HIF_TOP_CTRL :: SCRATCH :: SCRATCH_BIT [31:00] */
#define BCHP_HIF_TOP_CTRL_SCRATCH_SCRATCH_BIT_MASK                 0xffffffff
#define BCHP_HIF_TOP_CTRL_SCRATCH_SCRATCH_BIT_SHIFT                0

/***************************************************************************
 *CRC_MISB_LLMB_CTRL - HIF CRC control register for MISB and LLMB
 ***************************************************************************/
/* HIF_TOP_CTRL :: CRC_MISB_LLMB_CTRL :: reserved0 [31:12] */
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_reserved0_MASK        0xfffff000
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_reserved0_SHIFT       12

/* HIF_TOP_CTRL :: CRC_MISB_LLMB_CTRL :: LLMB_CRC_MODE [11:10] */
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_LLMB_CRC_MODE_MASK    0x00000c00
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_LLMB_CRC_MODE_SHIFT   10

/* HIF_TOP_CTRL :: CRC_MISB_LLMB_CTRL :: MISB_ADDR_CRC_RESET [09:09] */
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_ADDR_CRC_RESET_MASK 0x00000200
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_ADDR_CRC_RESET_SHIFT 9
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_ADDR_CRC_RESET_DISABLE 0
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_ADDR_CRC_RESET_ENABLE 1

/* HIF_TOP_CTRL :: CRC_MISB_LLMB_CTRL :: MISB_ADDR_CRC_ENABLE [08:08] */
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_ADDR_CRC_ENABLE_MASK 0x00000100
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_ADDR_CRC_ENABLE_SHIFT 8
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_ADDR_CRC_ENABLE_DISABLE 0
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_ADDR_CRC_ENABLE_ENABLE 1

/* HIF_TOP_CTRL :: CRC_MISB_LLMB_CTRL :: LLMB_ADDR_CRC_RESET [07:07] */
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_LLMB_ADDR_CRC_RESET_MASK 0x00000080
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_LLMB_ADDR_CRC_RESET_SHIFT 7
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_LLMB_ADDR_CRC_RESET_DISABLE 0
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_LLMB_ADDR_CRC_RESET_ENABLE 1

/* HIF_TOP_CTRL :: CRC_MISB_LLMB_CTRL :: LLMB_ADDR_CRC_ENABLE [06:06] */
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_LLMB_ADDR_CRC_ENABLE_MASK 0x00000040
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_LLMB_ADDR_CRC_ENABLE_SHIFT 6
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_LLMB_ADDR_CRC_ENABLE_DISABLE 0
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_LLMB_ADDR_CRC_ENABLE_ENABLE 1

/* HIF_TOP_CTRL :: CRC_MISB_LLMB_CTRL :: MISB_DATALOAD_CRC_RESET [05:05] */
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_DATALOAD_CRC_RESET_MASK 0x00000020
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_DATALOAD_CRC_RESET_SHIFT 5
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_DATALOAD_CRC_RESET_DISABLE 0
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_DATALOAD_CRC_RESET_ENABLE 1

/* HIF_TOP_CTRL :: CRC_MISB_LLMB_CTRL :: MISB_DATALOAD_CRC_ENABLE [04:04] */
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_DATALOAD_CRC_ENABLE_MASK 0x00000010
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_DATALOAD_CRC_ENABLE_SHIFT 4
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_DATALOAD_CRC_ENABLE_DISABLE 0
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_DATALOAD_CRC_ENABLE_ENABLE 1

/* HIF_TOP_CTRL :: CRC_MISB_LLMB_CTRL :: MISB_DATASTORE_CRC_RESET [03:03] */
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_DATASTORE_CRC_RESET_MASK 0x00000008
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_DATASTORE_CRC_RESET_SHIFT 3
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_DATASTORE_CRC_RESET_DISABLE 0
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_DATASTORE_CRC_RESET_ENABLE 1

/* HIF_TOP_CTRL :: CRC_MISB_LLMB_CTRL :: MISB_DATASTORE_CRC_ENABLE [02:02] */
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_DATASTORE_CRC_ENABLE_MASK 0x00000004
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_DATASTORE_CRC_ENABLE_SHIFT 2
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_DATASTORE_CRC_ENABLE_DISABLE 0
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_MISB_DATASTORE_CRC_ENABLE_ENABLE 1

/* HIF_TOP_CTRL :: CRC_MISB_LLMB_CTRL :: LLMB_DATA_CRC_RESET [01:01] */
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_LLMB_DATA_CRC_RESET_MASK 0x00000002
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_LLMB_DATA_CRC_RESET_SHIFT 1
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_LLMB_DATA_CRC_RESET_DISABLE 0
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_LLMB_DATA_CRC_RESET_ENABLE 1

/* HIF_TOP_CTRL :: CRC_MISB_LLMB_CTRL :: LLMB_DATA_CRC_ENABLE [00:00] */
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_LLMB_DATA_CRC_ENABLE_MASK 0x00000001
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_LLMB_DATA_CRC_ENABLE_SHIFT 0
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_LLMB_DATA_CRC_ENABLE_DISABLE 0
#define BCHP_HIF_TOP_CTRL_CRC_MISB_LLMB_CTRL_LLMB_DATA_CRC_ENABLE_ENABLE 1

/***************************************************************************
 *CRC_LLMB_DATA0 - HIF CRC LLMB result register0
 ***************************************************************************/
/* HIF_TOP_CTRL :: CRC_LLMB_DATA0 :: LLMB_DATA_CRC0 [31:00] */
#define BCHP_HIF_TOP_CTRL_CRC_LLMB_DATA0_LLMB_DATA_CRC0_MASK       0xffffffff
#define BCHP_HIF_TOP_CTRL_CRC_LLMB_DATA0_LLMB_DATA_CRC0_SHIFT      0

/***************************************************************************
 *CRC_LLMB_DATA1 - HIF CRC LLMB result register1
 ***************************************************************************/
/* HIF_TOP_CTRL :: CRC_LLMB_DATA1 :: LLMB_DATA_CRC1 [31:00] */
#define BCHP_HIF_TOP_CTRL_CRC_LLMB_DATA1_LLMB_DATA_CRC1_MASK       0xffffffff
#define BCHP_HIF_TOP_CTRL_CRC_LLMB_DATA1_LLMB_DATA_CRC1_SHIFT      0

/***************************************************************************
 *CRC_MISBSTORE_DATA0 - HIF CRC MISB store data bus result register0
 ***************************************************************************/
/* HIF_TOP_CTRL :: CRC_MISBSTORE_DATA0 :: MISB_DATASTORE_CRC0 [31:00] */
#define BCHP_HIF_TOP_CTRL_CRC_MISBSTORE_DATA0_MISB_DATASTORE_CRC0_MASK 0xffffffff
#define BCHP_HIF_TOP_CTRL_CRC_MISBSTORE_DATA0_MISB_DATASTORE_CRC0_SHIFT 0

/***************************************************************************
 *CRC_MISBSTORE_DATA1 - HIF CRC MISB store data bus result register1
 ***************************************************************************/
/* HIF_TOP_CTRL :: CRC_MISBSTORE_DATA1 :: MISB_DATASTORE_CRC1 [31:00] */
#define BCHP_HIF_TOP_CTRL_CRC_MISBSTORE_DATA1_MISB_DATASTORE_CRC1_MASK 0xffffffff
#define BCHP_HIF_TOP_CTRL_CRC_MISBSTORE_DATA1_MISB_DATASTORE_CRC1_SHIFT 0

/***************************************************************************
 *CRC_MISBLOAD_DATA0 - HIF CRC MISB store data bus result register0
 ***************************************************************************/
/* HIF_TOP_CTRL :: CRC_MISBLOAD_DATA0 :: MISB_DATALOAD_CRC0 [31:00] */
#define BCHP_HIF_TOP_CTRL_CRC_MISBLOAD_DATA0_MISB_DATALOAD_CRC0_MASK 0xffffffff
#define BCHP_HIF_TOP_CTRL_CRC_MISBLOAD_DATA0_MISB_DATALOAD_CRC0_SHIFT 0

/***************************************************************************
 *CRC_MISBLOAD_DATA1 - HIF CRC MISB store data bus result register1
 ***************************************************************************/
/* HIF_TOP_CTRL :: CRC_MISBLOAD_DATA1 :: MISB_DATALOAD_CRC1 [31:00] */
#define BCHP_HIF_TOP_CTRL_CRC_MISBLOAD_DATA1_MISB_DATALOAD_CRC1_MASK 0xffffffff
#define BCHP_HIF_TOP_CTRL_CRC_MISBLOAD_DATA1_MISB_DATALOAD_CRC1_SHIFT 0

/***************************************************************************
 *CRC_LLMB_ADDR - HIF CRC LLMB address bus result register
 ***************************************************************************/
/* HIF_TOP_CTRL :: CRC_LLMB_ADDR :: LLMB_ADDR_CRC [31:00] */
#define BCHP_HIF_TOP_CTRL_CRC_LLMB_ADDR_LLMB_ADDR_CRC_MASK         0xffffffff
#define BCHP_HIF_TOP_CTRL_CRC_LLMB_ADDR_LLMB_ADDR_CRC_SHIFT        0

/***************************************************************************
 *CRC_MISB_ADDR - HIF CRC MISB address bus result register
 ***************************************************************************/
/* HIF_TOP_CTRL :: CRC_MISB_ADDR :: MISB_ADDR_CRC [31:00] */
#define BCHP_HIF_TOP_CTRL_CRC_MISB_ADDR_MISB_ADDR_CRC_MASK         0xffffffff
#define BCHP_HIF_TOP_CTRL_CRC_MISB_ADDR_MISB_ADDR_CRC_SHIFT        0

/***************************************************************************
 *FLASH_TYPE - HIF Decoded Flash Type
 ***************************************************************************/
/* HIF_TOP_CTRL :: FLASH_TYPE :: reserved0 [31:04] */
#define BCHP_HIF_TOP_CTRL_FLASH_TYPE_reserved0_MASK                0xfffffff0
#define BCHP_HIF_TOP_CTRL_FLASH_TYPE_reserved0_SHIFT               4

/* HIF_TOP_CTRL :: FLASH_TYPE :: InvalidStrap [03:03] */
#define BCHP_HIF_TOP_CTRL_FLASH_TYPE_InvalidStrap_MASK             0x00000008
#define BCHP_HIF_TOP_CTRL_FLASH_TYPE_InvalidStrap_SHIFT            3

/* HIF_TOP_CTRL :: FLASH_TYPE :: BUS_MODE_2 [02:02] */
#define BCHP_HIF_TOP_CTRL_FLASH_TYPE_BUS_MODE_2_MASK               0x00000004
#define BCHP_HIF_TOP_CTRL_FLASH_TYPE_BUS_MODE_2_SHIFT              2

/* HIF_TOP_CTRL :: FLASH_TYPE :: FLASH_TYPE [01:00] */
#define BCHP_HIF_TOP_CTRL_FLASH_TYPE_FLASH_TYPE_MASK               0x00000003
#define BCHP_HIF_TOP_CTRL_FLASH_TYPE_FLASH_TYPE_SHIFT              0

#endif /* #ifndef BCHP_HIF_TOP_CTRL_H__ */

/* End of File */
