sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
3.243607
instruction cache misses l2

  l2 cache instruction misses                                  715000

