# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../traffic.srcs/sources_1/new/smart_tcl.vhd" \
"../../../../traffic.srcs/sim_1/new/tb_smart_tcl.vhd" \

# Do not sort compile order
nosort
