// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then
 * the in value is loaded into the memory location specified by address
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way (in=load, sel=address[9..11],
              a=toram0, b=toram1, c=toram2, d=toram3,
              e=toram4, f=toram5, g=toram6, h=toram7);
    RAM512 (in=in, load=toram0, address=address[0..8], out=ram0);
  	RAM512 (in=in, load=toram1, address=address[0..8], out=ram1);
  	RAM512 (in=in, load=toram2, address=address[0..8], out=ram2);
  	RAM512 (in=in, load=toram3, address=address[0..8], out=ram3);
  	RAM512 (in=in, load=toram4, address=address[0..8], out=ram4);
  	RAM512 (in=in, load=toram5, address=address[0..8], out=ram5);
  	RAM512 (in=in, load=toram6, address=address[0..8], out=ram6);
  	RAM512 (in=in, load=toram7, address=address[0..8], out=ram7);
    Mux8Way16 (a=ram0, b=ram1, c=ram2, d=ram3,
               e=ram4, f=ram5, g=ram6, h=ram7,
               sel=address[9..11], out=out);
}
