<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_R_Req_4ff9a954</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_R_Req_4ff9a954'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_R_Req_4ff9a954')">rsnoc_z_H_R_N_A_G2_R_Req_4ff9a954</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.30</td>
<td class="s7 cl rt"><a href="mod2762.html#Line" > 75.00</a></td>
<td class="s6 cl rt"><a href="mod2762.html#Cond" > 64.29</a></td>
<td class="s0 cl rt"><a href="mod2762.html#Toggle" >  5.06</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2762.html#Branch" > 64.86</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2762.html#inst_tag_239033"  onclick="showContent('inst_tag_239033')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Reqb</a></td>
<td class="s4 cl rt"> 46.50</td>
<td class="s7 cl rt"><a href="mod2762.html#inst_tag_239033_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod2762.html#inst_tag_239033_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2762.html#inst_tag_239033_Toggle" >  1.53</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2762.html#inst_tag_239033_Branch" > 59.46</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2762.html#inst_tag_239034"  onclick="showContent('inst_tag_239034')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Reqb</a></td>
<td class="s4 cl rt"> 46.50</td>
<td class="s7 cl rt"><a href="mod2762.html#inst_tag_239034_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod2762.html#inst_tag_239034_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2762.html#inst_tag_239034_Toggle" >  1.53</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2762.html#inst_tag_239034_Branch" > 59.46</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2762.html#inst_tag_239032"  onclick="showContent('inst_tag_239032')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Reqb</a></td>
<td class="s5 cl rt"> 51.42</td>
<td class="s7 cl rt"><a href="mod2762.html#inst_tag_239032_Line" > 75.00</a></td>
<td class="s6 cl rt"><a href="mod2762.html#inst_tag_239032_Cond" > 64.29</a></td>
<td class="s0 cl rt"><a href="mod2762.html#inst_tag_239032_Toggle" >  1.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2762.html#inst_tag_239032_Branch" > 64.86</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2762.html#inst_tag_239031"  onclick="showContent('inst_tag_239031')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Reqb</a></td>
<td class="s5 cl rt"> 52.30</td>
<td class="s7 cl rt"><a href="mod2762.html#inst_tag_239031_Line" > 75.00</a></td>
<td class="s6 cl rt"><a href="mod2762.html#inst_tag_239031_Cond" > 64.29</a></td>
<td class="s0 cl rt"><a href="mod2762.html#inst_tag_239031_Toggle" >  5.06</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2762.html#inst_tag_239031_Branch" > 64.86</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_239033'>
<hr>
<a name="inst_tag_239033"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_239033" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.50</td>
<td class="s7 cl rt"><a href="mod2762.html#inst_tag_239033_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod2762.html#inst_tag_239033_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2762.html#inst_tag_239033_Toggle" >  1.53</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2762.html#inst_tag_239033_Branch" > 59.46</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.69</td>
<td class="s7 cl rt"> 79.07</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  5.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.52</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.73</td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.03</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1348.html#inst_tag_81804" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod773.html#inst_tag_39562" id="tag_urg_inst_39562">Aap</a></td>
<td class="s5 cl rt"> 50.22</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.27</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod773.html#inst_tag_39563" id="tag_urg_inst_39563">Aap_0</a></td>
<td class="s5 cl rt"> 50.22</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.27</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2811.html#inst_tag_250813" id="tag_urg_inst_250813">Awp</a></td>
<td class="s5 cl rt"> 51.96</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.14</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod772.html#inst_tag_39553" id="tag_urg_inst_39553">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_0.html#inst_tag_259532" id="tag_urg_inst_259532">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_0.html#inst_tag_259533" id="tag_urg_inst_259533">ursrrrg129</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_0.html#inst_tag_259531" id="tag_urg_inst_259531">ursrrrg472</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_0.html#inst_tag_259530" id="tag_urg_inst_259530">ursrrrg479</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2045.html#inst_tag_177668" id="tag_urg_inst_177668">usm</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_239034'>
<hr>
<a name="inst_tag_239034"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_239034" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.50</td>
<td class="s7 cl rt"><a href="mod2762.html#inst_tag_239034_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod2762.html#inst_tag_239034_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2762.html#inst_tag_239034_Toggle" >  1.53</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2762.html#inst_tag_239034_Branch" > 59.46</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.69</td>
<td class="s7 cl rt"> 79.07</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  5.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.52</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.73</td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.03</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1348.html#inst_tag_81805" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod773.html#inst_tag_39564" id="tag_urg_inst_39564">Aap</a></td>
<td class="s5 cl rt"> 50.22</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.27</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod773.html#inst_tag_39565" id="tag_urg_inst_39565">Aap_0</a></td>
<td class="s5 cl rt"> 50.22</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.27</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2811.html#inst_tag_250814" id="tag_urg_inst_250814">Awp</a></td>
<td class="s5 cl rt"> 51.96</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.14</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod772.html#inst_tag_39554" id="tag_urg_inst_39554">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_1.html#inst_tag_259601" id="tag_urg_inst_259601">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_1.html#inst_tag_259602" id="tag_urg_inst_259602">ursrrrg129</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_1.html#inst_tag_259600" id="tag_urg_inst_259600">ursrrrg472</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_1.html#inst_tag_259599" id="tag_urg_inst_259599">ursrrrg479</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2045.html#inst_tag_177669" id="tag_urg_inst_177669">usm</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_239032'>
<hr>
<a name="inst_tag_239032"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_239032" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.42</td>
<td class="s7 cl rt"><a href="mod2762.html#inst_tag_239032_Line" > 75.00</a></td>
<td class="s6 cl rt"><a href="mod2762.html#inst_tag_239032_Cond" > 64.29</a></td>
<td class="s0 cl rt"><a href="mod2762.html#inst_tag_239032_Toggle" >  1.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2762.html#inst_tag_239032_Branch" > 64.86</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.73</td>
<td class="s7 cl rt"> 79.07</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s0 cl rt">  5.17</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.37</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.73</td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.03</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1348.html#inst_tag_81803" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod773.html#inst_tag_39560" id="tag_urg_inst_39560">Aap</a></td>
<td class="s5 cl rt"> 50.22</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.27</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod773.html#inst_tag_39561" id="tag_urg_inst_39561">Aap_0</a></td>
<td class="s5 cl rt"> 50.22</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.27</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2811.html#inst_tag_250812" id="tag_urg_inst_250812">Awp</a></td>
<td class="s5 cl rt"> 51.96</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.14</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod772.html#inst_tag_39552" id="tag_urg_inst_39552">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_0.html#inst_tag_259525" id="tag_urg_inst_259525">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_0.html#inst_tag_259526" id="tag_urg_inst_259526">ursrrrg129</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_0.html#inst_tag_259524" id="tag_urg_inst_259524">ursrrrg472</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_0.html#inst_tag_259523" id="tag_urg_inst_259523">ursrrrg479</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2045.html#inst_tag_177667" id="tag_urg_inst_177667">usm</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_239031'>
<hr>
<a name="inst_tag_239031"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_239031" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.30</td>
<td class="s7 cl rt"><a href="mod2762.html#inst_tag_239031_Line" > 75.00</a></td>
<td class="s6 cl rt"><a href="mod2762.html#inst_tag_239031_Cond" > 64.29</a></td>
<td class="s0 cl rt"><a href="mod2762.html#inst_tag_239031_Toggle" >  5.06</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2762.html#inst_tag_239031_Branch" > 64.86</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.71</td>
<td class="s7 cl rt"> 79.07</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s0 cl rt">  9.12</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.37</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.52</td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.40</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1348.html#inst_tag_81802" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod773.html#inst_tag_39558" id="tag_urg_inst_39558">Aap</a></td>
<td class="s5 cl rt"> 52.07</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.83</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod773.html#inst_tag_39559" id="tag_urg_inst_39559">Aap_0</a></td>
<td class="s5 cl rt"> 52.07</td>
<td class="s7 cl rt"> 77.14</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.83</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.23</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2811.html#inst_tag_250811" id="tag_urg_inst_250811">Awp</a></td>
<td class="s5 cl rt"> 52.48</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.72</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod772.html#inst_tag_39551" id="tag_urg_inst_39551">ue</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_0.html#inst_tag_259521" id="tag_urg_inst_259521">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_0.html#inst_tag_259522" id="tag_urg_inst_259522">ursrrrg129</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_0.html#inst_tag_259520" id="tag_urg_inst_259520">ursrrrg472</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_0.html#inst_tag_259519" id="tag_urg_inst_259519">ursrrrg479</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2045.html#inst_tag_177666" id="tag_urg_inst_177666">usm</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_R_Req_4ff9a954'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2762.html" >rsnoc_z_H_R_N_A_G2_R_Req_4ff9a954</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>24</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163402</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163409</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163414</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163419</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163634</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>163641</td><td>0</td><td>0</td><td></td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163658</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>163665</td><td>0</td><td>0</td><td></td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163678</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>163685</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>163700</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
163401                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163402     1/1          		if ( ! Sys_Clk_RstN )
163403     1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
163404     1/1          		else if ( ReqIsPreStrm )
163405     <font color = "red">0/1     ==>  			AddrLsb &lt;= #1.0 ( PreAddrLsb );</font>
                        MISSING_ELSE
163406                  	rsnoc_z_T_C_S_C_L_R_S_M_4 usm( .I( { GenAddrForLen [2:0] ^ GenAddrLsbEnd [2:0] , 1'b1 } ) , .O( u_761f ) );
163407                  	rsnoc_z_T_C_S_C_L_R_E_z_4 ue( .I( u_761f ) , .O( u_dade ) );
163408                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163409     1/1          		if ( ! Sys_Clk_RstN )
163410     1/1          			Len1W &lt;= #1.0 ( 8'b0 );
163411     1/1          		else if ( ReqIsPreStrm )
163412     <font color = "red">0/1     ==>  			Len1W &lt;= #1.0 ( PreLen1W );</font>
                        MISSING_ELSE
163413                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163414     1/1          		if ( ! Sys_Clk_RstN )
163415     1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
163416     1/1          		else if ( ReqIsPreStrm )
163417     <font color = "red">0/1     ==>  			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );</font>
                        MISSING_ELSE
163418                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163419     1/1          		if ( ! Sys_Clk_RstN )
163420     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
163421     1/1          		else if ( EnIdReg )
163422     <font color = "red">0/1     ==>  			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );</font>
                        MISSING_ELSE
163423                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244313003000 Aap(
163424                  		.Rx_0( u_b31_0 )
163425                  	,	.Rx_1( u_b31_1 )
163426                  	,	.Rx_10( u_b31_10 )
163427                  	,	.Rx_2( u_b31_2 )
163428                  	,	.Rx_3( u_b31_3 )
163429                  	,	.Rx_4( u_b31_4 )
163430                  	,	.Rx_5( u_b31_5 )
163431                  	,	.Rx_6( u_b31_6 )
163432                  	,	.RxRdy( u_618 )
163433                  	,	.RxVld( AxiAwB_Valid )
163434                  	,	.Sys_Clk( Sys_Clk )
163435                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
163436                  	,	.Sys_Clk_En( Sys_Clk_En )
163437                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
163438                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
163439                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
163440                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
163441                  	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
163442                  	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
163443                  	,	.Tx_0( u_474f_0 )
163444                  	,	.Tx_1( u_474f_1 )
163445                  	,	.Tx_10( u_474f_10 )
163446                  	,	.Tx_2( u_474f_2 )
163447                  	,	.Tx_3( u_474f_3 )
163448                  	,	.Tx_4( u_474f_4 )
163449                  	,	.Tx_5( u_474f_5 )
163450                  	,	.Tx_6( u_474f_6 )
163451                  	,	.TxRdy( Axi_aw_ready )
163452                  	,	.TxVld( Axi_aw_valid )
163453                  	);
163454                  	assign AxiAwB_Ready = u_618;
163455                  	assign AxiAw_Ready = AxiAwB_Ready;
163456                  	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
163457                  	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
163458                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg479(
163459                  		.Clk( Sys_Clk )
163460                  	,	.Clk_ClkS( Sys_Clk_ClkS )
163461                  	,	.Clk_En( Sys_Clk_En )
163462                  	,	.Clk_EnS( Sys_Clk_EnS )
163463                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
163464                  	,	.Clk_RstN( Sys_Clk_RstN )
163465                  	,	.Clk_Tm( Sys_Clk_Tm )
163466                  	,	.O( WrDataNotVld )
163467                  	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
163468                  	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
163469                  	);
163470                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg472(
163471                  		.Clk( Sys_Clk )
163472                  	,	.Clk_ClkS( Sys_Clk_ClkS )
163473                  	,	.Clk_En( Sys_Clk_En )
163474                  	,	.Clk_EnS( Sys_Clk_EnS )
163475                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
163476                  	,	.Clk_RstN( Sys_Clk_RstN )
163477                  	,	.Clk_Tm( Sys_Clk_Tm )
163478                  	,	.O( WrAddrCyN )
163479                  	,	.Reset( RstWrAddrCyN )
163480                  	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
163481                  	);
163482                  	rsnoc_z_H_R_U_P_F_0f5d69ac_A640180 Awp(
163483                  		.Rx_0( u_2e3f_0 )
163484                  	,	.Rx_2( u_2e3f_2 )
163485                  	,	.Rx_4( u_2e3f_4 )
163486                  	,	.RxRdy( u_658 )
163487                  	,	.RxVld( AxiW_Valid )
163488                  	,	.Sys_Clk( Sys_Clk )
163489                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
163490                  	,	.Sys_Clk_En( Sys_Clk_En )
163491                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
163492                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
163493                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
163494                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
163495                  	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
163496                  	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
163497                  	,	.Tx_0( u_d641_0 )
163498                  	,	.Tx_2( u_d641_2 )
163499                  	,	.Tx_4( u_d641_4 )
163500                  	,	.TxRdy( Axi_w_ready )
163501                  	,	.TxVld( Axi_w_valid )
163502                  	);
163503                  	assign AxiW_Ready = u_658;
163504                  	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
163505                  	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
163506                  	assign Gen_Req_Rdy = AxiRdy;
163507                  	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
163508                  	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
163509                  	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
163510                  	assign u_b175 = Gen_Req_Data [63:60];
163511                  	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
163512                  	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
163513                  	assign AxiAr_Addr = ArAddr;
163514                  	assign AxiArD_Addr = AxiAr_Addr;
163515                  	assign AxiArDB_Addr = AxiArD_Addr;
163516                  	assign u_6808_0 = AxiArDB_Addr;
163517                  	assign AxiAr_Burst = ReqBurst;
163518                  	assign AxiArD_Burst = AxiAr_Burst;
163519                  	assign AxiArDB_Burst = AxiArD_Burst;
163520                  	assign u_6808_1 = AxiArDB_Burst;
163521                  	assign AxiAr_Size = ReqAxiSize;
163522                  	assign AxiArD_Size = AxiAr_Size;
163523                  	assign AxiArDB_Size = AxiArD_Size;
163524                  	assign u_6808_10 = AxiArDB_Size;
163525                  	assign AxiAr_Cache = ReqCacheMap;
163526                  	assign AxiArD_Cache = AxiAr_Cache;
163527                  	assign AxiArDB_Cache = AxiArD_Cache;
163528                  	assign u_6808_2 = AxiArDB_Cache;
163529                  	assign AxiAr_Id = { ReqId };
163530                  	assign AxiArD_Id = AxiAr_Id;
163531                  	assign AxiArDB_Id = AxiArD_Id;
163532                  	assign u_6808_3 = AxiArDB_Id;
163533                  	assign AxiAr_Len = ReqAxiLength;
163534                  	assign AxiArD_Len = AxiAr_Len;
163535                  	assign AxiArDB_Len = AxiArD_Len;
163536                  	assign u_6808_4 = AxiArDB_Len;
163537                  	assign AxiAr_Lock = ReqLock [0];
163538                  	assign AxiArD_Lock = AxiAr_Lock;
163539                  	assign AxiArDB_Lock = AxiArD_Lock;
163540                  	assign u_6808_5 = AxiArDB_Lock;
163541                  	assign AxiAr_Prot = ReqProtMap;
163542                  	assign AxiArD_Prot = AxiAr_Prot;
163543                  	assign AxiArDB_Prot = AxiArD_Prot;
163544                  	assign u_6808_6 = AxiArDB_Prot;
163545                  	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
163546                  	assign AxiArD_Valid = AxiAr_Valid;
163547                  	assign AxiArDB_Valid = AxiArD_Valid;
163548                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163549     1/1          		if ( ! Sys_Clk_RstN )
163550     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
163551     1/1          		else if ( EnRegReq )
163552     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );</font>
                        MISSING_ELSE
163553                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
163554                  		.Clk( Sys_Clk )
163555                  	,	.Clk_ClkS( Sys_Clk_ClkS )
163556                  	,	.Clk_En( Sys_Clk_En )
163557                  	,	.Clk_EnS( Sys_Clk_EnS )
163558                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
163559                  	,	.Clk_RstN( Sys_Clk_RstN )
163560                  	,	.Clk_Tm( Sys_Clk_Tm )
163561                  	,	.O( IsLastReq )
163562                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
163563                  	,		.Set(
163564                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
163565                  		)
163566                  	);
163567                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
163568                  		.Clk( Sys_Clk )
163569                  	,	.Clk_ClkS( Sys_Clk_ClkS )
163570                  	,	.Clk_En( Sys_Clk_En )
163571                  	,	.Clk_EnS( Sys_Clk_EnS )
163572                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
163573                  	,	.Clk_RstN( Sys_Clk_RstN )
163574                  	,	.Clk_Tm( Sys_Clk_Tm )
163575                  	,	.O( EnStream )
163576                  	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
163577                  	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
163578                  	);
163579                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244313003000 Aap_0(
163580                  		.Rx_0( u_6808_0 )
163581                  	,	.Rx_1( u_6808_1 )
163582                  	,	.Rx_10( u_6808_10 )
163583                  	,	.Rx_2( u_6808_2 )
163584                  	,	.Rx_3( u_6808_3 )
163585                  	,	.Rx_4( u_6808_4 )
163586                  	,	.Rx_5( u_6808_5 )
163587                  	,	.Rx_6( u_6808_6 )
163588                  	,	.RxRdy( u_335 )
163589                  	,	.RxVld( AxiArDB_Valid )
163590                  	,	.Sys_Clk( Sys_Clk )
163591                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
163592                  	,	.Sys_Clk_En( Sys_Clk_En )
163593                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
163594                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
163595                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
163596                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
163597                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
163598                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
163599                  	,	.Tx_0( u_a246_0 )
163600                  	,	.Tx_1( u_a246_1 )
163601                  	,	.Tx_10( u_a246_10 )
163602                  	,	.Tx_2( u_a246_2 )
163603                  	,	.Tx_3( u_a246_3 )
163604                  	,	.Tx_4( u_a246_4 )
163605                  	,	.Tx_5( u_a246_5 )
163606                  	,	.Tx_6( u_a246_6 )
163607                  	,	.TxRdy( Axi_ar_ready )
163608                  	,	.TxVld( Axi_ar_valid )
163609                  	);
163610                  	assign Axi_ar_addr = u_a246_0;
163611                  	assign Axi_ar_burst = u_a246_1;
163612                  	assign Axi_ar_cache = u_a246_2;
163613                  	assign Axi_ar_id = u_a246_3;
163614                  	assign Axi_ar_len = u_a246_4;
163615                  	assign Axi_ar_lock = u_a246_5;
163616                  	assign Axi_ar_prot = u_a246_6;
163617                  	assign Axi_ar_size = u_a246_10;
163618                  	assign Axi_aw_addr = u_474f_0;
163619                  	assign Axi_aw_burst = u_474f_1;
163620                  	assign Axi_aw_cache = u_474f_2;
163621                  	assign Axi_aw_id = u_474f_3;
163622                  	assign Axi_aw_len = u_474f_4;
163623                  	assign Axi_aw_lock = u_474f_5;
163624                  	assign Axi_aw_prot = u_474f_6;
163625                  	assign Axi_aw_size = u_474f_10;
163626                  	assign Axi_w_data = u_d641_0;
163627                  	assign Axi_w_last = u_d641_2;
163628                  	assign Axi_w_strb = u_d641_4;
163629                  	assign LockAbort = 1'b0;
163630                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
163631                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
163632                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
163633                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163634     1/1          			if ( ! Sys_Clk_RstN )
163635     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
163636     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
163637     <font color = "red">0/1     ==>  				ReqHead &lt;= #1.0 ( Gen_Req_Last );</font>
                        MISSING_ELSE
163638                  	// synopsys translate_off
163639                  	// synthesis translate_off
163640                  	always @( posedge Sys_Clk )
163641     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
163642     <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
163643                  			&amp;
163644                  			1'b1
163645                  			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
163646                  			) begin
163647     <font color = "grey">unreachable  </font>				dontStop = 0;
163648     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
163649     <font color = "grey">unreachable  </font>				if (!dontStop) begin
163650     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
163651     <font color = "grey">unreachable  </font>					$stop;
163652                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
163653                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
163654                  	// synthesis translate_on
163655                  	// synopsys translate_on
163656                  	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
163657                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163658     1/1          			if ( ! Sys_Clk_RstN )
163659     1/1          				u_14a &lt;= #1.0 ( 1'b0 );
163660     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
163661     <font color = "red">0/1     ==>  				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0011 &gt;= PreStrmWidth ) );</font>
                        MISSING_ELSE
163662                  	// synopsys translate_off
163663                  	// synthesis translate_off
163664                  	always @( posedge Sys_Clk )
163665     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
163666     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
163667     <font color = "grey">unreachable  </font>				dontStop = 0;
163668     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
163669     <font color = "grey">unreachable  </font>				if (!dontStop) begin
163670     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 3.&quot; );
163671     <font color = "grey">unreachable  </font>					$stop;
163672                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
163673                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
163674                  	// synthesis translate_on
163675                  	// synopsys translate_on
163676                  	assign IllStrmLen1W = u_a0f4 &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
163677                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163678     1/1          			if ( ! Sys_Clk_RstN )
163679     1/1          				u_a0f4 &lt;= #1.0 ( 1'b0 );
163680     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
163681     <font color = "red">0/1     ==>  				u_a0f4 &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );</font>
                        MISSING_ELSE
163682                  	// synopsys translate_off
163683                  	// synthesis translate_off
163684                  	always @( posedge Sys_Clk )
163685     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
163686     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
163687     <font color = "grey">unreachable  </font>				dontStop = 0;
163688     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
163689     <font color = "grey">unreachable  </font>				if (!dontStop) begin
163690     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
163691     <font color = "grey">unreachable  </font>					$stop;
163692                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
163693                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
163694                  	// synthesis translate_on
163695                  	// synopsys translate_on
163696                  	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
163697                  	// synopsys translate_off
163698                  	// synthesis translate_off
163699                  	always @( posedge Sys_Clk )
163700     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
163701     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
163702     <font color = "grey">unreachable  </font>				dontStop = 0;
163703     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
163704     <font color = "grey">unreachable  </font>				if (!dontStop) begin
163705     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
163706     <font color = "grey">unreachable  </font>					$stop;
163707                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
163708                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2762.html" >rsnoc_z_H_R_N_A_G2_R_Req_4ff9a954</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163353
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163369
 EXPRESSION (EnStream ? Len1W[2:0] : GenAddrLsbEnd[5:3])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163373
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b011 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163373
 SUB-EXPRESSION (u_8130 ? 3'b011 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163383
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163508
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163512
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2762.html" >rsnoc_z_H_R_N_A_G2_R_Req_4ff9a954</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">652</td>
<td class="rt">33</td>
<td class="rt">5.06  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">326</td>
<td class="rt">28</td>
<td class="rt">8.59  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">326</td>
<td class="rt">5</td>
<td class="rt">1.53  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">652</td>
<td class="rt">33</td>
<td class="rt">5.06  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">326</td>
<td class="rt">28</td>
<td class="rt">8.59  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">326</td>
<td class="rt">5</td>
<td class="rt">1.53  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[15:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[17:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[23:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2762.html" >rsnoc_z_H_R_N_A_G2_R_Req_4ff9a954</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">24</td>
<td class="rt">64.86 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">163353</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">163369</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">163373</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">163383</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">163508</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">163512</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163402</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163409</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163414</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163419</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163549</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163634</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163658</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163678</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163353     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163369     	assign AxiLen = EnStream ? Len1W [2:0] : GenAddrLsbEnd [5:3];
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163373     	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b011 : OneWdSize );
           	                          <font color = "red">-1-</font>                    <font color = "red">-2-</font>   
           	                          <font color = "red">==></font>                    <font color = "red">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163383     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163508     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163512     	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163402     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163403     			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
163404     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
163405     			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163409     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163410     			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
163411     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
163412     			Len1W <= #1.0 ( PreLen1W );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163414     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163415     			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
163416     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
163417     			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163419     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163420     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
163421     		else if ( EnIdReg )
           		     <font color = "red">-2-</font>  
163422     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163549     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163550     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
163551     		else if ( EnRegReq )
           		     <font color = "red">-2-</font>  
163552     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163634     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
163635     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
163636     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "red">-2-</font>  
163637     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163658     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
163659     				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
163660     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "red">-2-</font>  
163661     				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0011 >= PreStrmWidth ) );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163678     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
163679     				u_a0f4 <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
163680     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "red">-2-</font>  
163681     				u_a0f4 <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_239033'>
<a name="inst_tag_239033_Line"></a>
<b>Line Coverage for Instance : <a href="mod2762.html#inst_tag_239033" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>24</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163402</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163409</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163414</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163419</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163634</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>163641</td><td>0</td><td>0</td><td></td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163658</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>163665</td><td>0</td><td>0</td><td></td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163678</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>163685</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>163700</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
163401                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163402     1/1          		if ( ! Sys_Clk_RstN )
163403     1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
163404     1/1          		else if ( ReqIsPreStrm )
163405     <font color = "red">0/1     ==>  			AddrLsb &lt;= #1.0 ( PreAddrLsb );</font>
                        MISSING_ELSE
163406                  	rsnoc_z_T_C_S_C_L_R_S_M_4 usm( .I( { GenAddrForLen [2:0] ^ GenAddrLsbEnd [2:0] , 1'b1 } ) , .O( u_761f ) );
163407                  	rsnoc_z_T_C_S_C_L_R_E_z_4 ue( .I( u_761f ) , .O( u_dade ) );
163408                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163409     1/1          		if ( ! Sys_Clk_RstN )
163410     1/1          			Len1W &lt;= #1.0 ( 8'b0 );
163411     1/1          		else if ( ReqIsPreStrm )
163412     <font color = "red">0/1     ==>  			Len1W &lt;= #1.0 ( PreLen1W );</font>
                        MISSING_ELSE
163413                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163414     1/1          		if ( ! Sys_Clk_RstN )
163415     1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
163416     1/1          		else if ( ReqIsPreStrm )
163417     <font color = "red">0/1     ==>  			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );</font>
                        MISSING_ELSE
163418                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163419     1/1          		if ( ! Sys_Clk_RstN )
163420     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
163421     1/1          		else if ( EnIdReg )
163422     <font color = "red">0/1     ==>  			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );</font>
                        MISSING_ELSE
163423                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244313003000 Aap(
163424                  		.Rx_0( u_b31_0 )
163425                  	,	.Rx_1( u_b31_1 )
163426                  	,	.Rx_10( u_b31_10 )
163427                  	,	.Rx_2( u_b31_2 )
163428                  	,	.Rx_3( u_b31_3 )
163429                  	,	.Rx_4( u_b31_4 )
163430                  	,	.Rx_5( u_b31_5 )
163431                  	,	.Rx_6( u_b31_6 )
163432                  	,	.RxRdy( u_618 )
163433                  	,	.RxVld( AxiAwB_Valid )
163434                  	,	.Sys_Clk( Sys_Clk )
163435                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
163436                  	,	.Sys_Clk_En( Sys_Clk_En )
163437                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
163438                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
163439                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
163440                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
163441                  	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
163442                  	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
163443                  	,	.Tx_0( u_474f_0 )
163444                  	,	.Tx_1( u_474f_1 )
163445                  	,	.Tx_10( u_474f_10 )
163446                  	,	.Tx_2( u_474f_2 )
163447                  	,	.Tx_3( u_474f_3 )
163448                  	,	.Tx_4( u_474f_4 )
163449                  	,	.Tx_5( u_474f_5 )
163450                  	,	.Tx_6( u_474f_6 )
163451                  	,	.TxRdy( Axi_aw_ready )
163452                  	,	.TxVld( Axi_aw_valid )
163453                  	);
163454                  	assign AxiAwB_Ready = u_618;
163455                  	assign AxiAw_Ready = AxiAwB_Ready;
163456                  	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
163457                  	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
163458                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg479(
163459                  		.Clk( Sys_Clk )
163460                  	,	.Clk_ClkS( Sys_Clk_ClkS )
163461                  	,	.Clk_En( Sys_Clk_En )
163462                  	,	.Clk_EnS( Sys_Clk_EnS )
163463                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
163464                  	,	.Clk_RstN( Sys_Clk_RstN )
163465                  	,	.Clk_Tm( Sys_Clk_Tm )
163466                  	,	.O( WrDataNotVld )
163467                  	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
163468                  	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
163469                  	);
163470                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg472(
163471                  		.Clk( Sys_Clk )
163472                  	,	.Clk_ClkS( Sys_Clk_ClkS )
163473                  	,	.Clk_En( Sys_Clk_En )
163474                  	,	.Clk_EnS( Sys_Clk_EnS )
163475                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
163476                  	,	.Clk_RstN( Sys_Clk_RstN )
163477                  	,	.Clk_Tm( Sys_Clk_Tm )
163478                  	,	.O( WrAddrCyN )
163479                  	,	.Reset( RstWrAddrCyN )
163480                  	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
163481                  	);
163482                  	rsnoc_z_H_R_U_P_F_0f5d69ac_A640180 Awp(
163483                  		.Rx_0( u_2e3f_0 )
163484                  	,	.Rx_2( u_2e3f_2 )
163485                  	,	.Rx_4( u_2e3f_4 )
163486                  	,	.RxRdy( u_658 )
163487                  	,	.RxVld( AxiW_Valid )
163488                  	,	.Sys_Clk( Sys_Clk )
163489                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
163490                  	,	.Sys_Clk_En( Sys_Clk_En )
163491                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
163492                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
163493                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
163494                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
163495                  	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
163496                  	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
163497                  	,	.Tx_0( u_d641_0 )
163498                  	,	.Tx_2( u_d641_2 )
163499                  	,	.Tx_4( u_d641_4 )
163500                  	,	.TxRdy( Axi_w_ready )
163501                  	,	.TxVld( Axi_w_valid )
163502                  	);
163503                  	assign AxiW_Ready = u_658;
163504                  	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
163505                  	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
163506                  	assign Gen_Req_Rdy = AxiRdy;
163507                  	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
163508                  	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
163509                  	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
163510                  	assign u_b175 = Gen_Req_Data [63:60];
163511                  	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
163512                  	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
163513                  	assign AxiAr_Addr = ArAddr;
163514                  	assign AxiArD_Addr = AxiAr_Addr;
163515                  	assign AxiArDB_Addr = AxiArD_Addr;
163516                  	assign u_6808_0 = AxiArDB_Addr;
163517                  	assign AxiAr_Burst = ReqBurst;
163518                  	assign AxiArD_Burst = AxiAr_Burst;
163519                  	assign AxiArDB_Burst = AxiArD_Burst;
163520                  	assign u_6808_1 = AxiArDB_Burst;
163521                  	assign AxiAr_Size = ReqAxiSize;
163522                  	assign AxiArD_Size = AxiAr_Size;
163523                  	assign AxiArDB_Size = AxiArD_Size;
163524                  	assign u_6808_10 = AxiArDB_Size;
163525                  	assign AxiAr_Cache = ReqCacheMap;
163526                  	assign AxiArD_Cache = AxiAr_Cache;
163527                  	assign AxiArDB_Cache = AxiArD_Cache;
163528                  	assign u_6808_2 = AxiArDB_Cache;
163529                  	assign AxiAr_Id = { ReqId };
163530                  	assign AxiArD_Id = AxiAr_Id;
163531                  	assign AxiArDB_Id = AxiArD_Id;
163532                  	assign u_6808_3 = AxiArDB_Id;
163533                  	assign AxiAr_Len = ReqAxiLength;
163534                  	assign AxiArD_Len = AxiAr_Len;
163535                  	assign AxiArDB_Len = AxiArD_Len;
163536                  	assign u_6808_4 = AxiArDB_Len;
163537                  	assign AxiAr_Lock = ReqLock [0];
163538                  	assign AxiArD_Lock = AxiAr_Lock;
163539                  	assign AxiArDB_Lock = AxiArD_Lock;
163540                  	assign u_6808_5 = AxiArDB_Lock;
163541                  	assign AxiAr_Prot = ReqProtMap;
163542                  	assign AxiArD_Prot = AxiAr_Prot;
163543                  	assign AxiArDB_Prot = AxiArD_Prot;
163544                  	assign u_6808_6 = AxiArDB_Prot;
163545                  	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
163546                  	assign AxiArD_Valid = AxiAr_Valid;
163547                  	assign AxiArDB_Valid = AxiArD_Valid;
163548                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163549     1/1          		if ( ! Sys_Clk_RstN )
163550     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
163551     1/1          		else if ( EnRegReq )
163552     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );</font>
                        MISSING_ELSE
163553                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
163554                  		.Clk( Sys_Clk )
163555                  	,	.Clk_ClkS( Sys_Clk_ClkS )
163556                  	,	.Clk_En( Sys_Clk_En )
163557                  	,	.Clk_EnS( Sys_Clk_EnS )
163558                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
163559                  	,	.Clk_RstN( Sys_Clk_RstN )
163560                  	,	.Clk_Tm( Sys_Clk_Tm )
163561                  	,	.O( IsLastReq )
163562                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
163563                  	,		.Set(
163564                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
163565                  		)
163566                  	);
163567                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
163568                  		.Clk( Sys_Clk )
163569                  	,	.Clk_ClkS( Sys_Clk_ClkS )
163570                  	,	.Clk_En( Sys_Clk_En )
163571                  	,	.Clk_EnS( Sys_Clk_EnS )
163572                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
163573                  	,	.Clk_RstN( Sys_Clk_RstN )
163574                  	,	.Clk_Tm( Sys_Clk_Tm )
163575                  	,	.O( EnStream )
163576                  	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
163577                  	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
163578                  	);
163579                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244313003000 Aap_0(
163580                  		.Rx_0( u_6808_0 )
163581                  	,	.Rx_1( u_6808_1 )
163582                  	,	.Rx_10( u_6808_10 )
163583                  	,	.Rx_2( u_6808_2 )
163584                  	,	.Rx_3( u_6808_3 )
163585                  	,	.Rx_4( u_6808_4 )
163586                  	,	.Rx_5( u_6808_5 )
163587                  	,	.Rx_6( u_6808_6 )
163588                  	,	.RxRdy( u_335 )
163589                  	,	.RxVld( AxiArDB_Valid )
163590                  	,	.Sys_Clk( Sys_Clk )
163591                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
163592                  	,	.Sys_Clk_En( Sys_Clk_En )
163593                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
163594                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
163595                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
163596                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
163597                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
163598                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
163599                  	,	.Tx_0( u_a246_0 )
163600                  	,	.Tx_1( u_a246_1 )
163601                  	,	.Tx_10( u_a246_10 )
163602                  	,	.Tx_2( u_a246_2 )
163603                  	,	.Tx_3( u_a246_3 )
163604                  	,	.Tx_4( u_a246_4 )
163605                  	,	.Tx_5( u_a246_5 )
163606                  	,	.Tx_6( u_a246_6 )
163607                  	,	.TxRdy( Axi_ar_ready )
163608                  	,	.TxVld( Axi_ar_valid )
163609                  	);
163610                  	assign Axi_ar_addr = u_a246_0;
163611                  	assign Axi_ar_burst = u_a246_1;
163612                  	assign Axi_ar_cache = u_a246_2;
163613                  	assign Axi_ar_id = u_a246_3;
163614                  	assign Axi_ar_len = u_a246_4;
163615                  	assign Axi_ar_lock = u_a246_5;
163616                  	assign Axi_ar_prot = u_a246_6;
163617                  	assign Axi_ar_size = u_a246_10;
163618                  	assign Axi_aw_addr = u_474f_0;
163619                  	assign Axi_aw_burst = u_474f_1;
163620                  	assign Axi_aw_cache = u_474f_2;
163621                  	assign Axi_aw_id = u_474f_3;
163622                  	assign Axi_aw_len = u_474f_4;
163623                  	assign Axi_aw_lock = u_474f_5;
163624                  	assign Axi_aw_prot = u_474f_6;
163625                  	assign Axi_aw_size = u_474f_10;
163626                  	assign Axi_w_data = u_d641_0;
163627                  	assign Axi_w_last = u_d641_2;
163628                  	assign Axi_w_strb = u_d641_4;
163629                  	assign LockAbort = 1'b0;
163630                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
163631                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
163632                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
163633                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163634     1/1          			if ( ! Sys_Clk_RstN )
163635     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
163636     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
163637     <font color = "red">0/1     ==>  				ReqHead &lt;= #1.0 ( Gen_Req_Last );</font>
                        MISSING_ELSE
163638                  	// synopsys translate_off
163639                  	// synthesis translate_off
163640                  	always @( posedge Sys_Clk )
163641     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
163642     <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
163643                  			&amp;
163644                  			1'b1
163645                  			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
163646                  			) begin
163647     <font color = "grey">unreachable  </font>				dontStop = 0;
163648     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
163649     <font color = "grey">unreachable  </font>				if (!dontStop) begin
163650     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
163651     <font color = "grey">unreachable  </font>					$stop;
163652                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
163653                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
163654                  	// synthesis translate_on
163655                  	// synopsys translate_on
163656                  	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
163657                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163658     1/1          			if ( ! Sys_Clk_RstN )
163659     1/1          				u_14a &lt;= #1.0 ( 1'b0 );
163660     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
163661     <font color = "red">0/1     ==>  				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0011 &gt;= PreStrmWidth ) );</font>
                        MISSING_ELSE
163662                  	// synopsys translate_off
163663                  	// synthesis translate_off
163664                  	always @( posedge Sys_Clk )
163665     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
163666     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
163667     <font color = "grey">unreachable  </font>				dontStop = 0;
163668     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
163669     <font color = "grey">unreachable  </font>				if (!dontStop) begin
163670     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 3.&quot; );
163671     <font color = "grey">unreachable  </font>					$stop;
163672                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
163673                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
163674                  	// synthesis translate_on
163675                  	// synopsys translate_on
163676                  	assign IllStrmLen1W = u_a0f4 &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
163677                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163678     1/1          			if ( ! Sys_Clk_RstN )
163679     1/1          				u_a0f4 &lt;= #1.0 ( 1'b0 );
163680     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
163681     <font color = "red">0/1     ==>  				u_a0f4 &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );</font>
                        MISSING_ELSE
163682                  	// synopsys translate_off
163683                  	// synthesis translate_off
163684                  	always @( posedge Sys_Clk )
163685     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
163686     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
163687     <font color = "grey">unreachable  </font>				dontStop = 0;
163688     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
163689     <font color = "grey">unreachable  </font>				if (!dontStop) begin
163690     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
163691     <font color = "grey">unreachable  </font>					$stop;
163692                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
163693                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
163694                  	// synthesis translate_on
163695                  	// synopsys translate_on
163696                  	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
163697                  	// synopsys translate_off
163698                  	// synthesis translate_off
163699                  	always @( posedge Sys_Clk )
163700     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
163701     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
163702     <font color = "grey">unreachable  </font>				dontStop = 0;
163703     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
163704     <font color = "grey">unreachable  </font>				if (!dontStop) begin
163705     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
163706     <font color = "grey">unreachable  </font>					$stop;
163707                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
163708                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_239033_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2762.html#inst_tag_239033" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>14</td><td>7</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>14</td><td>7</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163353
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163369
 EXPRESSION (EnStream ? Len1W[2:0] : GenAddrLsbEnd[5:3])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163373
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b011 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163373
 SUB-EXPRESSION (u_8130 ? 3'b011 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163383
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163508
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163512
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_239033_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2762.html#inst_tag_239033" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">652</td>
<td class="rt">10</td>
<td class="rt">1.53  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">326</td>
<td class="rt">5</td>
<td class="rt">1.53  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">326</td>
<td class="rt">5</td>
<td class="rt">1.53  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">652</td>
<td class="rt">10</td>
<td class="rt">1.53  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">326</td>
<td class="rt">5</td>
<td class="rt">1.53  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">326</td>
<td class="rt">5</td>
<td class="rt">1.53  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_239033_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2762.html#inst_tag_239033" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">22</td>
<td class="rt">59.46 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">163353</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">163369</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">163373</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">163383</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">163508</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">163512</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163402</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163409</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163414</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163419</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163549</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163634</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163658</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163678</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163353     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163369     	assign AxiLen = EnStream ? Len1W [2:0] : GenAddrLsbEnd [5:3];
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163373     	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b011 : OneWdSize );
           	                          <font color = "red">-1-</font>                    <font color = "red">-2-</font>   
           	                          <font color = "red">==></font>                    <font color = "red">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163383     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163508     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163512     	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163402     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163403     			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
163404     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
163405     			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163409     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163410     			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
163411     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
163412     			Len1W <= #1.0 ( PreLen1W );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163414     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163415     			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
163416     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
163417     			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163419     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163420     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
163421     		else if ( EnIdReg )
           		     <font color = "red">-2-</font>  
163422     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163549     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163550     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
163551     		else if ( EnRegReq )
           		     <font color = "red">-2-</font>  
163552     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163634     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
163635     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
163636     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "red">-2-</font>  
163637     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163658     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
163659     				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
163660     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "red">-2-</font>  
163661     				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0011 >= PreStrmWidth ) );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163678     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
163679     				u_a0f4 <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
163680     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "red">-2-</font>  
163681     				u_a0f4 <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_239034'>
<a name="inst_tag_239034_Line"></a>
<b>Line Coverage for Instance : <a href="mod2762.html#inst_tag_239034" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>24</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163402</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163409</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163414</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163419</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163634</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>163641</td><td>0</td><td>0</td><td></td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163658</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>163665</td><td>0</td><td>0</td><td></td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163678</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>163685</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>163700</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
163401                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163402     1/1          		if ( ! Sys_Clk_RstN )
163403     1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
163404     1/1          		else if ( ReqIsPreStrm )
163405     <font color = "red">0/1     ==>  			AddrLsb &lt;= #1.0 ( PreAddrLsb );</font>
                        MISSING_ELSE
163406                  	rsnoc_z_T_C_S_C_L_R_S_M_4 usm( .I( { GenAddrForLen [2:0] ^ GenAddrLsbEnd [2:0] , 1'b1 } ) , .O( u_761f ) );
163407                  	rsnoc_z_T_C_S_C_L_R_E_z_4 ue( .I( u_761f ) , .O( u_dade ) );
163408                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163409     1/1          		if ( ! Sys_Clk_RstN )
163410     1/1          			Len1W &lt;= #1.0 ( 8'b0 );
163411     1/1          		else if ( ReqIsPreStrm )
163412     <font color = "red">0/1     ==>  			Len1W &lt;= #1.0 ( PreLen1W );</font>
                        MISSING_ELSE
163413                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163414     1/1          		if ( ! Sys_Clk_RstN )
163415     1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
163416     1/1          		else if ( ReqIsPreStrm )
163417     <font color = "red">0/1     ==>  			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );</font>
                        MISSING_ELSE
163418                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163419     1/1          		if ( ! Sys_Clk_RstN )
163420     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
163421     1/1          		else if ( EnIdReg )
163422     <font color = "red">0/1     ==>  			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );</font>
                        MISSING_ELSE
163423                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244313003000 Aap(
163424                  		.Rx_0( u_b31_0 )
163425                  	,	.Rx_1( u_b31_1 )
163426                  	,	.Rx_10( u_b31_10 )
163427                  	,	.Rx_2( u_b31_2 )
163428                  	,	.Rx_3( u_b31_3 )
163429                  	,	.Rx_4( u_b31_4 )
163430                  	,	.Rx_5( u_b31_5 )
163431                  	,	.Rx_6( u_b31_6 )
163432                  	,	.RxRdy( u_618 )
163433                  	,	.RxVld( AxiAwB_Valid )
163434                  	,	.Sys_Clk( Sys_Clk )
163435                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
163436                  	,	.Sys_Clk_En( Sys_Clk_En )
163437                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
163438                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
163439                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
163440                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
163441                  	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
163442                  	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
163443                  	,	.Tx_0( u_474f_0 )
163444                  	,	.Tx_1( u_474f_1 )
163445                  	,	.Tx_10( u_474f_10 )
163446                  	,	.Tx_2( u_474f_2 )
163447                  	,	.Tx_3( u_474f_3 )
163448                  	,	.Tx_4( u_474f_4 )
163449                  	,	.Tx_5( u_474f_5 )
163450                  	,	.Tx_6( u_474f_6 )
163451                  	,	.TxRdy( Axi_aw_ready )
163452                  	,	.TxVld( Axi_aw_valid )
163453                  	);
163454                  	assign AxiAwB_Ready = u_618;
163455                  	assign AxiAw_Ready = AxiAwB_Ready;
163456                  	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
163457                  	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
163458                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg479(
163459                  		.Clk( Sys_Clk )
163460                  	,	.Clk_ClkS( Sys_Clk_ClkS )
163461                  	,	.Clk_En( Sys_Clk_En )
163462                  	,	.Clk_EnS( Sys_Clk_EnS )
163463                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
163464                  	,	.Clk_RstN( Sys_Clk_RstN )
163465                  	,	.Clk_Tm( Sys_Clk_Tm )
163466                  	,	.O( WrDataNotVld )
163467                  	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
163468                  	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
163469                  	);
163470                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg472(
163471                  		.Clk( Sys_Clk )
163472                  	,	.Clk_ClkS( Sys_Clk_ClkS )
163473                  	,	.Clk_En( Sys_Clk_En )
163474                  	,	.Clk_EnS( Sys_Clk_EnS )
163475                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
163476                  	,	.Clk_RstN( Sys_Clk_RstN )
163477                  	,	.Clk_Tm( Sys_Clk_Tm )
163478                  	,	.O( WrAddrCyN )
163479                  	,	.Reset( RstWrAddrCyN )
163480                  	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
163481                  	);
163482                  	rsnoc_z_H_R_U_P_F_0f5d69ac_A640180 Awp(
163483                  		.Rx_0( u_2e3f_0 )
163484                  	,	.Rx_2( u_2e3f_2 )
163485                  	,	.Rx_4( u_2e3f_4 )
163486                  	,	.RxRdy( u_658 )
163487                  	,	.RxVld( AxiW_Valid )
163488                  	,	.Sys_Clk( Sys_Clk )
163489                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
163490                  	,	.Sys_Clk_En( Sys_Clk_En )
163491                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
163492                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
163493                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
163494                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
163495                  	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
163496                  	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
163497                  	,	.Tx_0( u_d641_0 )
163498                  	,	.Tx_2( u_d641_2 )
163499                  	,	.Tx_4( u_d641_4 )
163500                  	,	.TxRdy( Axi_w_ready )
163501                  	,	.TxVld( Axi_w_valid )
163502                  	);
163503                  	assign AxiW_Ready = u_658;
163504                  	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
163505                  	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
163506                  	assign Gen_Req_Rdy = AxiRdy;
163507                  	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
163508                  	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
163509                  	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
163510                  	assign u_b175 = Gen_Req_Data [63:60];
163511                  	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
163512                  	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
163513                  	assign AxiAr_Addr = ArAddr;
163514                  	assign AxiArD_Addr = AxiAr_Addr;
163515                  	assign AxiArDB_Addr = AxiArD_Addr;
163516                  	assign u_6808_0 = AxiArDB_Addr;
163517                  	assign AxiAr_Burst = ReqBurst;
163518                  	assign AxiArD_Burst = AxiAr_Burst;
163519                  	assign AxiArDB_Burst = AxiArD_Burst;
163520                  	assign u_6808_1 = AxiArDB_Burst;
163521                  	assign AxiAr_Size = ReqAxiSize;
163522                  	assign AxiArD_Size = AxiAr_Size;
163523                  	assign AxiArDB_Size = AxiArD_Size;
163524                  	assign u_6808_10 = AxiArDB_Size;
163525                  	assign AxiAr_Cache = ReqCacheMap;
163526                  	assign AxiArD_Cache = AxiAr_Cache;
163527                  	assign AxiArDB_Cache = AxiArD_Cache;
163528                  	assign u_6808_2 = AxiArDB_Cache;
163529                  	assign AxiAr_Id = { ReqId };
163530                  	assign AxiArD_Id = AxiAr_Id;
163531                  	assign AxiArDB_Id = AxiArD_Id;
163532                  	assign u_6808_3 = AxiArDB_Id;
163533                  	assign AxiAr_Len = ReqAxiLength;
163534                  	assign AxiArD_Len = AxiAr_Len;
163535                  	assign AxiArDB_Len = AxiArD_Len;
163536                  	assign u_6808_4 = AxiArDB_Len;
163537                  	assign AxiAr_Lock = ReqLock [0];
163538                  	assign AxiArD_Lock = AxiAr_Lock;
163539                  	assign AxiArDB_Lock = AxiArD_Lock;
163540                  	assign u_6808_5 = AxiArDB_Lock;
163541                  	assign AxiAr_Prot = ReqProtMap;
163542                  	assign AxiArD_Prot = AxiAr_Prot;
163543                  	assign AxiArDB_Prot = AxiArD_Prot;
163544                  	assign u_6808_6 = AxiArDB_Prot;
163545                  	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
163546                  	assign AxiArD_Valid = AxiAr_Valid;
163547                  	assign AxiArDB_Valid = AxiArD_Valid;
163548                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163549     1/1          		if ( ! Sys_Clk_RstN )
163550     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
163551     1/1          		else if ( EnRegReq )
163552     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );</font>
                        MISSING_ELSE
163553                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
163554                  		.Clk( Sys_Clk )
163555                  	,	.Clk_ClkS( Sys_Clk_ClkS )
163556                  	,	.Clk_En( Sys_Clk_En )
163557                  	,	.Clk_EnS( Sys_Clk_EnS )
163558                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
163559                  	,	.Clk_RstN( Sys_Clk_RstN )
163560                  	,	.Clk_Tm( Sys_Clk_Tm )
163561                  	,	.O( IsLastReq )
163562                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
163563                  	,		.Set(
163564                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
163565                  		)
163566                  	);
163567                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
163568                  		.Clk( Sys_Clk )
163569                  	,	.Clk_ClkS( Sys_Clk_ClkS )
163570                  	,	.Clk_En( Sys_Clk_En )
163571                  	,	.Clk_EnS( Sys_Clk_EnS )
163572                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
163573                  	,	.Clk_RstN( Sys_Clk_RstN )
163574                  	,	.Clk_Tm( Sys_Clk_Tm )
163575                  	,	.O( EnStream )
163576                  	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
163577                  	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
163578                  	);
163579                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244313003000 Aap_0(
163580                  		.Rx_0( u_6808_0 )
163581                  	,	.Rx_1( u_6808_1 )
163582                  	,	.Rx_10( u_6808_10 )
163583                  	,	.Rx_2( u_6808_2 )
163584                  	,	.Rx_3( u_6808_3 )
163585                  	,	.Rx_4( u_6808_4 )
163586                  	,	.Rx_5( u_6808_5 )
163587                  	,	.Rx_6( u_6808_6 )
163588                  	,	.RxRdy( u_335 )
163589                  	,	.RxVld( AxiArDB_Valid )
163590                  	,	.Sys_Clk( Sys_Clk )
163591                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
163592                  	,	.Sys_Clk_En( Sys_Clk_En )
163593                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
163594                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
163595                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
163596                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
163597                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
163598                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
163599                  	,	.Tx_0( u_a246_0 )
163600                  	,	.Tx_1( u_a246_1 )
163601                  	,	.Tx_10( u_a246_10 )
163602                  	,	.Tx_2( u_a246_2 )
163603                  	,	.Tx_3( u_a246_3 )
163604                  	,	.Tx_4( u_a246_4 )
163605                  	,	.Tx_5( u_a246_5 )
163606                  	,	.Tx_6( u_a246_6 )
163607                  	,	.TxRdy( Axi_ar_ready )
163608                  	,	.TxVld( Axi_ar_valid )
163609                  	);
163610                  	assign Axi_ar_addr = u_a246_0;
163611                  	assign Axi_ar_burst = u_a246_1;
163612                  	assign Axi_ar_cache = u_a246_2;
163613                  	assign Axi_ar_id = u_a246_3;
163614                  	assign Axi_ar_len = u_a246_4;
163615                  	assign Axi_ar_lock = u_a246_5;
163616                  	assign Axi_ar_prot = u_a246_6;
163617                  	assign Axi_ar_size = u_a246_10;
163618                  	assign Axi_aw_addr = u_474f_0;
163619                  	assign Axi_aw_burst = u_474f_1;
163620                  	assign Axi_aw_cache = u_474f_2;
163621                  	assign Axi_aw_id = u_474f_3;
163622                  	assign Axi_aw_len = u_474f_4;
163623                  	assign Axi_aw_lock = u_474f_5;
163624                  	assign Axi_aw_prot = u_474f_6;
163625                  	assign Axi_aw_size = u_474f_10;
163626                  	assign Axi_w_data = u_d641_0;
163627                  	assign Axi_w_last = u_d641_2;
163628                  	assign Axi_w_strb = u_d641_4;
163629                  	assign LockAbort = 1'b0;
163630                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
163631                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
163632                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
163633                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163634     1/1          			if ( ! Sys_Clk_RstN )
163635     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
163636     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
163637     <font color = "red">0/1     ==>  				ReqHead &lt;= #1.0 ( Gen_Req_Last );</font>
                        MISSING_ELSE
163638                  	// synopsys translate_off
163639                  	// synthesis translate_off
163640                  	always @( posedge Sys_Clk )
163641     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
163642     <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
163643                  			&amp;
163644                  			1'b1
163645                  			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
163646                  			) begin
163647     <font color = "grey">unreachable  </font>				dontStop = 0;
163648     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
163649     <font color = "grey">unreachable  </font>				if (!dontStop) begin
163650     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
163651     <font color = "grey">unreachable  </font>					$stop;
163652                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
163653                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
163654                  	// synthesis translate_on
163655                  	// synopsys translate_on
163656                  	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
163657                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163658     1/1          			if ( ! Sys_Clk_RstN )
163659     1/1          				u_14a &lt;= #1.0 ( 1'b0 );
163660     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
163661     <font color = "red">0/1     ==>  				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0011 &gt;= PreStrmWidth ) );</font>
                        MISSING_ELSE
163662                  	// synopsys translate_off
163663                  	// synthesis translate_off
163664                  	always @( posedge Sys_Clk )
163665     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
163666     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
163667     <font color = "grey">unreachable  </font>				dontStop = 0;
163668     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
163669     <font color = "grey">unreachable  </font>				if (!dontStop) begin
163670     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 3.&quot; );
163671     <font color = "grey">unreachable  </font>					$stop;
163672                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
163673                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
163674                  	// synthesis translate_on
163675                  	// synopsys translate_on
163676                  	assign IllStrmLen1W = u_a0f4 &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
163677                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163678     1/1          			if ( ! Sys_Clk_RstN )
163679     1/1          				u_a0f4 &lt;= #1.0 ( 1'b0 );
163680     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
163681     <font color = "red">0/1     ==>  				u_a0f4 &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );</font>
                        MISSING_ELSE
163682                  	// synopsys translate_off
163683                  	// synthesis translate_off
163684                  	always @( posedge Sys_Clk )
163685     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
163686     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
163687     <font color = "grey">unreachable  </font>				dontStop = 0;
163688     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
163689     <font color = "grey">unreachable  </font>				if (!dontStop) begin
163690     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
163691     <font color = "grey">unreachable  </font>					$stop;
163692                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
163693                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
163694                  	// synthesis translate_on
163695                  	// synopsys translate_on
163696                  	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
163697                  	// synopsys translate_off
163698                  	// synthesis translate_off
163699                  	always @( posedge Sys_Clk )
163700     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
163701     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
163702     <font color = "grey">unreachable  </font>				dontStop = 0;
163703     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
163704     <font color = "grey">unreachable  </font>				if (!dontStop) begin
163705     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
163706     <font color = "grey">unreachable  </font>					$stop;
163707                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
163708                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_239034_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2762.html#inst_tag_239034" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>14</td><td>7</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>14</td><td>7</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163353
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163369
 EXPRESSION (EnStream ? Len1W[2:0] : GenAddrLsbEnd[5:3])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163373
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b011 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163373
 SUB-EXPRESSION (u_8130 ? 3'b011 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163383
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163508
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163512
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_239034_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2762.html#inst_tag_239034" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">652</td>
<td class="rt">10</td>
<td class="rt">1.53  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">326</td>
<td class="rt">5</td>
<td class="rt">1.53  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">326</td>
<td class="rt">5</td>
<td class="rt">1.53  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">652</td>
<td class="rt">10</td>
<td class="rt">1.53  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">326</td>
<td class="rt">5</td>
<td class="rt">1.53  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">326</td>
<td class="rt">5</td>
<td class="rt">1.53  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_239034_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2762.html#inst_tag_239034" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">22</td>
<td class="rt">59.46 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">163353</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">163369</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">163373</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">163383</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">163508</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">163512</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163402</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163409</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163414</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163419</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163549</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163634</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163658</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163678</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163353     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163369     	assign AxiLen = EnStream ? Len1W [2:0] : GenAddrLsbEnd [5:3];
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163373     	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b011 : OneWdSize );
           	                          <font color = "red">-1-</font>                    <font color = "red">-2-</font>   
           	                          <font color = "red">==></font>                    <font color = "red">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163383     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163508     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163512     	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163402     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163403     			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
163404     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
163405     			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163409     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163410     			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
163411     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
163412     			Len1W <= #1.0 ( PreLen1W );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163414     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163415     			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
163416     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
163417     			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163419     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163420     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
163421     		else if ( EnIdReg )
           		     <font color = "red">-2-</font>  
163422     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163549     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163550     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
163551     		else if ( EnRegReq )
           		     <font color = "red">-2-</font>  
163552     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163634     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
163635     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
163636     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "red">-2-</font>  
163637     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163658     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
163659     				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
163660     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "red">-2-</font>  
163661     				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0011 >= PreStrmWidth ) );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163678     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
163679     				u_a0f4 <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
163680     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "red">-2-</font>  
163681     				u_a0f4 <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_239032'>
<a name="inst_tag_239032_Line"></a>
<b>Line Coverage for Instance : <a href="mod2762.html#inst_tag_239032" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>24</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163402</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163409</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163414</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163419</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163634</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>163641</td><td>0</td><td>0</td><td></td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163658</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>163665</td><td>0</td><td>0</td><td></td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163678</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>163685</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>163700</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
163401                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163402     1/1          		if ( ! Sys_Clk_RstN )
163403     1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
163404     1/1          		else if ( ReqIsPreStrm )
163405     <font color = "red">0/1     ==>  			AddrLsb &lt;= #1.0 ( PreAddrLsb );</font>
                        MISSING_ELSE
163406                  	rsnoc_z_T_C_S_C_L_R_S_M_4 usm( .I( { GenAddrForLen [2:0] ^ GenAddrLsbEnd [2:0] , 1'b1 } ) , .O( u_761f ) );
163407                  	rsnoc_z_T_C_S_C_L_R_E_z_4 ue( .I( u_761f ) , .O( u_dade ) );
163408                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163409     1/1          		if ( ! Sys_Clk_RstN )
163410     1/1          			Len1W &lt;= #1.0 ( 8'b0 );
163411     1/1          		else if ( ReqIsPreStrm )
163412     <font color = "red">0/1     ==>  			Len1W &lt;= #1.0 ( PreLen1W );</font>
                        MISSING_ELSE
163413                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163414     1/1          		if ( ! Sys_Clk_RstN )
163415     1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
163416     1/1          		else if ( ReqIsPreStrm )
163417     <font color = "red">0/1     ==>  			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );</font>
                        MISSING_ELSE
163418                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163419     1/1          		if ( ! Sys_Clk_RstN )
163420     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
163421     1/1          		else if ( EnIdReg )
163422     <font color = "red">0/1     ==>  			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );</font>
                        MISSING_ELSE
163423                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244313003000 Aap(
163424                  		.Rx_0( u_b31_0 )
163425                  	,	.Rx_1( u_b31_1 )
163426                  	,	.Rx_10( u_b31_10 )
163427                  	,	.Rx_2( u_b31_2 )
163428                  	,	.Rx_3( u_b31_3 )
163429                  	,	.Rx_4( u_b31_4 )
163430                  	,	.Rx_5( u_b31_5 )
163431                  	,	.Rx_6( u_b31_6 )
163432                  	,	.RxRdy( u_618 )
163433                  	,	.RxVld( AxiAwB_Valid )
163434                  	,	.Sys_Clk( Sys_Clk )
163435                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
163436                  	,	.Sys_Clk_En( Sys_Clk_En )
163437                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
163438                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
163439                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
163440                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
163441                  	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
163442                  	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
163443                  	,	.Tx_0( u_474f_0 )
163444                  	,	.Tx_1( u_474f_1 )
163445                  	,	.Tx_10( u_474f_10 )
163446                  	,	.Tx_2( u_474f_2 )
163447                  	,	.Tx_3( u_474f_3 )
163448                  	,	.Tx_4( u_474f_4 )
163449                  	,	.Tx_5( u_474f_5 )
163450                  	,	.Tx_6( u_474f_6 )
163451                  	,	.TxRdy( Axi_aw_ready )
163452                  	,	.TxVld( Axi_aw_valid )
163453                  	);
163454                  	assign AxiAwB_Ready = u_618;
163455                  	assign AxiAw_Ready = AxiAwB_Ready;
163456                  	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
163457                  	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
163458                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg479(
163459                  		.Clk( Sys_Clk )
163460                  	,	.Clk_ClkS( Sys_Clk_ClkS )
163461                  	,	.Clk_En( Sys_Clk_En )
163462                  	,	.Clk_EnS( Sys_Clk_EnS )
163463                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
163464                  	,	.Clk_RstN( Sys_Clk_RstN )
163465                  	,	.Clk_Tm( Sys_Clk_Tm )
163466                  	,	.O( WrDataNotVld )
163467                  	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
163468                  	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
163469                  	);
163470                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg472(
163471                  		.Clk( Sys_Clk )
163472                  	,	.Clk_ClkS( Sys_Clk_ClkS )
163473                  	,	.Clk_En( Sys_Clk_En )
163474                  	,	.Clk_EnS( Sys_Clk_EnS )
163475                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
163476                  	,	.Clk_RstN( Sys_Clk_RstN )
163477                  	,	.Clk_Tm( Sys_Clk_Tm )
163478                  	,	.O( WrAddrCyN )
163479                  	,	.Reset( RstWrAddrCyN )
163480                  	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
163481                  	);
163482                  	rsnoc_z_H_R_U_P_F_0f5d69ac_A640180 Awp(
163483                  		.Rx_0( u_2e3f_0 )
163484                  	,	.Rx_2( u_2e3f_2 )
163485                  	,	.Rx_4( u_2e3f_4 )
163486                  	,	.RxRdy( u_658 )
163487                  	,	.RxVld( AxiW_Valid )
163488                  	,	.Sys_Clk( Sys_Clk )
163489                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
163490                  	,	.Sys_Clk_En( Sys_Clk_En )
163491                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
163492                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
163493                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
163494                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
163495                  	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
163496                  	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
163497                  	,	.Tx_0( u_d641_0 )
163498                  	,	.Tx_2( u_d641_2 )
163499                  	,	.Tx_4( u_d641_4 )
163500                  	,	.TxRdy( Axi_w_ready )
163501                  	,	.TxVld( Axi_w_valid )
163502                  	);
163503                  	assign AxiW_Ready = u_658;
163504                  	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
163505                  	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
163506                  	assign Gen_Req_Rdy = AxiRdy;
163507                  	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
163508                  	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
163509                  	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
163510                  	assign u_b175 = Gen_Req_Data [63:60];
163511                  	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
163512                  	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
163513                  	assign AxiAr_Addr = ArAddr;
163514                  	assign AxiArD_Addr = AxiAr_Addr;
163515                  	assign AxiArDB_Addr = AxiArD_Addr;
163516                  	assign u_6808_0 = AxiArDB_Addr;
163517                  	assign AxiAr_Burst = ReqBurst;
163518                  	assign AxiArD_Burst = AxiAr_Burst;
163519                  	assign AxiArDB_Burst = AxiArD_Burst;
163520                  	assign u_6808_1 = AxiArDB_Burst;
163521                  	assign AxiAr_Size = ReqAxiSize;
163522                  	assign AxiArD_Size = AxiAr_Size;
163523                  	assign AxiArDB_Size = AxiArD_Size;
163524                  	assign u_6808_10 = AxiArDB_Size;
163525                  	assign AxiAr_Cache = ReqCacheMap;
163526                  	assign AxiArD_Cache = AxiAr_Cache;
163527                  	assign AxiArDB_Cache = AxiArD_Cache;
163528                  	assign u_6808_2 = AxiArDB_Cache;
163529                  	assign AxiAr_Id = { ReqId };
163530                  	assign AxiArD_Id = AxiAr_Id;
163531                  	assign AxiArDB_Id = AxiArD_Id;
163532                  	assign u_6808_3 = AxiArDB_Id;
163533                  	assign AxiAr_Len = ReqAxiLength;
163534                  	assign AxiArD_Len = AxiAr_Len;
163535                  	assign AxiArDB_Len = AxiArD_Len;
163536                  	assign u_6808_4 = AxiArDB_Len;
163537                  	assign AxiAr_Lock = ReqLock [0];
163538                  	assign AxiArD_Lock = AxiAr_Lock;
163539                  	assign AxiArDB_Lock = AxiArD_Lock;
163540                  	assign u_6808_5 = AxiArDB_Lock;
163541                  	assign AxiAr_Prot = ReqProtMap;
163542                  	assign AxiArD_Prot = AxiAr_Prot;
163543                  	assign AxiArDB_Prot = AxiArD_Prot;
163544                  	assign u_6808_6 = AxiArDB_Prot;
163545                  	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
163546                  	assign AxiArD_Valid = AxiAr_Valid;
163547                  	assign AxiArDB_Valid = AxiArD_Valid;
163548                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163549     1/1          		if ( ! Sys_Clk_RstN )
163550     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
163551     1/1          		else if ( EnRegReq )
163552     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );</font>
                        MISSING_ELSE
163553                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
163554                  		.Clk( Sys_Clk )
163555                  	,	.Clk_ClkS( Sys_Clk_ClkS )
163556                  	,	.Clk_En( Sys_Clk_En )
163557                  	,	.Clk_EnS( Sys_Clk_EnS )
163558                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
163559                  	,	.Clk_RstN( Sys_Clk_RstN )
163560                  	,	.Clk_Tm( Sys_Clk_Tm )
163561                  	,	.O( IsLastReq )
163562                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
163563                  	,		.Set(
163564                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
163565                  		)
163566                  	);
163567                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
163568                  		.Clk( Sys_Clk )
163569                  	,	.Clk_ClkS( Sys_Clk_ClkS )
163570                  	,	.Clk_En( Sys_Clk_En )
163571                  	,	.Clk_EnS( Sys_Clk_EnS )
163572                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
163573                  	,	.Clk_RstN( Sys_Clk_RstN )
163574                  	,	.Clk_Tm( Sys_Clk_Tm )
163575                  	,	.O( EnStream )
163576                  	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
163577                  	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
163578                  	);
163579                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244313003000 Aap_0(
163580                  		.Rx_0( u_6808_0 )
163581                  	,	.Rx_1( u_6808_1 )
163582                  	,	.Rx_10( u_6808_10 )
163583                  	,	.Rx_2( u_6808_2 )
163584                  	,	.Rx_3( u_6808_3 )
163585                  	,	.Rx_4( u_6808_4 )
163586                  	,	.Rx_5( u_6808_5 )
163587                  	,	.Rx_6( u_6808_6 )
163588                  	,	.RxRdy( u_335 )
163589                  	,	.RxVld( AxiArDB_Valid )
163590                  	,	.Sys_Clk( Sys_Clk )
163591                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
163592                  	,	.Sys_Clk_En( Sys_Clk_En )
163593                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
163594                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
163595                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
163596                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
163597                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
163598                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
163599                  	,	.Tx_0( u_a246_0 )
163600                  	,	.Tx_1( u_a246_1 )
163601                  	,	.Tx_10( u_a246_10 )
163602                  	,	.Tx_2( u_a246_2 )
163603                  	,	.Tx_3( u_a246_3 )
163604                  	,	.Tx_4( u_a246_4 )
163605                  	,	.Tx_5( u_a246_5 )
163606                  	,	.Tx_6( u_a246_6 )
163607                  	,	.TxRdy( Axi_ar_ready )
163608                  	,	.TxVld( Axi_ar_valid )
163609                  	);
163610                  	assign Axi_ar_addr = u_a246_0;
163611                  	assign Axi_ar_burst = u_a246_1;
163612                  	assign Axi_ar_cache = u_a246_2;
163613                  	assign Axi_ar_id = u_a246_3;
163614                  	assign Axi_ar_len = u_a246_4;
163615                  	assign Axi_ar_lock = u_a246_5;
163616                  	assign Axi_ar_prot = u_a246_6;
163617                  	assign Axi_ar_size = u_a246_10;
163618                  	assign Axi_aw_addr = u_474f_0;
163619                  	assign Axi_aw_burst = u_474f_1;
163620                  	assign Axi_aw_cache = u_474f_2;
163621                  	assign Axi_aw_id = u_474f_3;
163622                  	assign Axi_aw_len = u_474f_4;
163623                  	assign Axi_aw_lock = u_474f_5;
163624                  	assign Axi_aw_prot = u_474f_6;
163625                  	assign Axi_aw_size = u_474f_10;
163626                  	assign Axi_w_data = u_d641_0;
163627                  	assign Axi_w_last = u_d641_2;
163628                  	assign Axi_w_strb = u_d641_4;
163629                  	assign LockAbort = 1'b0;
163630                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
163631                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
163632                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
163633                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163634     1/1          			if ( ! Sys_Clk_RstN )
163635     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
163636     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
163637     <font color = "red">0/1     ==>  				ReqHead &lt;= #1.0 ( Gen_Req_Last );</font>
                        MISSING_ELSE
163638                  	// synopsys translate_off
163639                  	// synthesis translate_off
163640                  	always @( posedge Sys_Clk )
163641     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
163642     <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
163643                  			&amp;
163644                  			1'b1
163645                  			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
163646                  			) begin
163647     <font color = "grey">unreachable  </font>				dontStop = 0;
163648     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
163649     <font color = "grey">unreachable  </font>				if (!dontStop) begin
163650     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
163651     <font color = "grey">unreachable  </font>					$stop;
163652                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
163653                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
163654                  	// synthesis translate_on
163655                  	// synopsys translate_on
163656                  	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
163657                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163658     1/1          			if ( ! Sys_Clk_RstN )
163659     1/1          				u_14a &lt;= #1.0 ( 1'b0 );
163660     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
163661     <font color = "red">0/1     ==>  				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0011 &gt;= PreStrmWidth ) );</font>
                        MISSING_ELSE
163662                  	// synopsys translate_off
163663                  	// synthesis translate_off
163664                  	always @( posedge Sys_Clk )
163665     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
163666     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
163667     <font color = "grey">unreachable  </font>				dontStop = 0;
163668     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
163669     <font color = "grey">unreachable  </font>				if (!dontStop) begin
163670     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 3.&quot; );
163671     <font color = "grey">unreachable  </font>					$stop;
163672                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
163673                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
163674                  	// synthesis translate_on
163675                  	// synopsys translate_on
163676                  	assign IllStrmLen1W = u_a0f4 &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
163677                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163678     1/1          			if ( ! Sys_Clk_RstN )
163679     1/1          				u_a0f4 &lt;= #1.0 ( 1'b0 );
163680     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
163681     <font color = "red">0/1     ==>  				u_a0f4 &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );</font>
                        MISSING_ELSE
163682                  	// synopsys translate_off
163683                  	// synthesis translate_off
163684                  	always @( posedge Sys_Clk )
163685     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
163686     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
163687     <font color = "grey">unreachable  </font>				dontStop = 0;
163688     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
163689     <font color = "grey">unreachable  </font>				if (!dontStop) begin
163690     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
163691     <font color = "grey">unreachable  </font>					$stop;
163692                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
163693                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
163694                  	// synthesis translate_on
163695                  	// synopsys translate_on
163696                  	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
163697                  	// synopsys translate_off
163698                  	// synthesis translate_off
163699                  	always @( posedge Sys_Clk )
163700     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
163701     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
163702     <font color = "grey">unreachable  </font>				dontStop = 0;
163703     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
163704     <font color = "grey">unreachable  </font>				if (!dontStop) begin
163705     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
163706     <font color = "grey">unreachable  </font>					$stop;
163707                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
163708                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_239032_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2762.html#inst_tag_239032" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163353
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163369
 EXPRESSION (EnStream ? Len1W[2:0] : GenAddrLsbEnd[5:3])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163373
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b011 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163373
 SUB-EXPRESSION (u_8130 ? 3'b011 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163383
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163508
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163512
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_239032_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2762.html#inst_tag_239032" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">652</td>
<td class="rt">10</td>
<td class="rt">1.53  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">326</td>
<td class="rt">5</td>
<td class="rt">1.53  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">326</td>
<td class="rt">5</td>
<td class="rt">1.53  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">652</td>
<td class="rt">10</td>
<td class="rt">1.53  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">326</td>
<td class="rt">5</td>
<td class="rt">1.53  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">326</td>
<td class="rt">5</td>
<td class="rt">1.53  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_239032_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2762.html#inst_tag_239032" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">24</td>
<td class="rt">64.86 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">163353</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">163369</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">163373</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">163383</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">163508</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">163512</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163402</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163409</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163414</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163419</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163549</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163634</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163658</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163678</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163353     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163369     	assign AxiLen = EnStream ? Len1W [2:0] : GenAddrLsbEnd [5:3];
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163373     	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b011 : OneWdSize );
           	                          <font color = "red">-1-</font>                    <font color = "red">-2-</font>   
           	                          <font color = "red">==></font>                    <font color = "red">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163383     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163508     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163512     	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163402     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163403     			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
163404     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
163405     			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163409     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163410     			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
163411     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
163412     			Len1W <= #1.0 ( PreLen1W );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163414     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163415     			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
163416     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
163417     			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163419     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163420     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
163421     		else if ( EnIdReg )
           		     <font color = "red">-2-</font>  
163422     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163549     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163550     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
163551     		else if ( EnRegReq )
           		     <font color = "red">-2-</font>  
163552     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163634     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
163635     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
163636     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "red">-2-</font>  
163637     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163658     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
163659     				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
163660     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "red">-2-</font>  
163661     				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0011 >= PreStrmWidth ) );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163678     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
163679     				u_a0f4 <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
163680     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "red">-2-</font>  
163681     				u_a0f4 <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_239031'>
<a name="inst_tag_239031_Line"></a>
<b>Line Coverage for Instance : <a href="mod2762.html#inst_tag_239031" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>24</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163402</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163409</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163414</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163419</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163634</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>163641</td><td>0</td><td>0</td><td></td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163658</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>163665</td><td>0</td><td>0</td><td></td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>163678</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>163685</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>163700</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
163401                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163402     1/1          		if ( ! Sys_Clk_RstN )
163403     1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
163404     1/1          		else if ( ReqIsPreStrm )
163405     <font color = "red">0/1     ==>  			AddrLsb &lt;= #1.0 ( PreAddrLsb );</font>
                        MISSING_ELSE
163406                  	rsnoc_z_T_C_S_C_L_R_S_M_4 usm( .I( { GenAddrForLen [2:0] ^ GenAddrLsbEnd [2:0] , 1'b1 } ) , .O( u_761f ) );
163407                  	rsnoc_z_T_C_S_C_L_R_E_z_4 ue( .I( u_761f ) , .O( u_dade ) );
163408                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163409     1/1          		if ( ! Sys_Clk_RstN )
163410     1/1          			Len1W &lt;= #1.0 ( 8'b0 );
163411     1/1          		else if ( ReqIsPreStrm )
163412     <font color = "red">0/1     ==>  			Len1W &lt;= #1.0 ( PreLen1W );</font>
                        MISSING_ELSE
163413                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163414     1/1          		if ( ! Sys_Clk_RstN )
163415     1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
163416     1/1          		else if ( ReqIsPreStrm )
163417     <font color = "red">0/1     ==>  			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );</font>
                        MISSING_ELSE
163418                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163419     1/1          		if ( ! Sys_Clk_RstN )
163420     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
163421     1/1          		else if ( EnIdReg )
163422     <font color = "red">0/1     ==>  			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );</font>
                        MISSING_ELSE
163423                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244313003000 Aap(
163424                  		.Rx_0( u_b31_0 )
163425                  	,	.Rx_1( u_b31_1 )
163426                  	,	.Rx_10( u_b31_10 )
163427                  	,	.Rx_2( u_b31_2 )
163428                  	,	.Rx_3( u_b31_3 )
163429                  	,	.Rx_4( u_b31_4 )
163430                  	,	.Rx_5( u_b31_5 )
163431                  	,	.Rx_6( u_b31_6 )
163432                  	,	.RxRdy( u_618 )
163433                  	,	.RxVld( AxiAwB_Valid )
163434                  	,	.Sys_Clk( Sys_Clk )
163435                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
163436                  	,	.Sys_Clk_En( Sys_Clk_En )
163437                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
163438                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
163439                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
163440                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
163441                  	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
163442                  	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
163443                  	,	.Tx_0( u_474f_0 )
163444                  	,	.Tx_1( u_474f_1 )
163445                  	,	.Tx_10( u_474f_10 )
163446                  	,	.Tx_2( u_474f_2 )
163447                  	,	.Tx_3( u_474f_3 )
163448                  	,	.Tx_4( u_474f_4 )
163449                  	,	.Tx_5( u_474f_5 )
163450                  	,	.Tx_6( u_474f_6 )
163451                  	,	.TxRdy( Axi_aw_ready )
163452                  	,	.TxVld( Axi_aw_valid )
163453                  	);
163454                  	assign AxiAwB_Ready = u_618;
163455                  	assign AxiAw_Ready = AxiAwB_Ready;
163456                  	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
163457                  	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
163458                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg479(
163459                  		.Clk( Sys_Clk )
163460                  	,	.Clk_ClkS( Sys_Clk_ClkS )
163461                  	,	.Clk_En( Sys_Clk_En )
163462                  	,	.Clk_EnS( Sys_Clk_EnS )
163463                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
163464                  	,	.Clk_RstN( Sys_Clk_RstN )
163465                  	,	.Clk_Tm( Sys_Clk_Tm )
163466                  	,	.O( WrDataNotVld )
163467                  	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
163468                  	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
163469                  	);
163470                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg472(
163471                  		.Clk( Sys_Clk )
163472                  	,	.Clk_ClkS( Sys_Clk_ClkS )
163473                  	,	.Clk_En( Sys_Clk_En )
163474                  	,	.Clk_EnS( Sys_Clk_EnS )
163475                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
163476                  	,	.Clk_RstN( Sys_Clk_RstN )
163477                  	,	.Clk_Tm( Sys_Clk_Tm )
163478                  	,	.O( WrAddrCyN )
163479                  	,	.Reset( RstWrAddrCyN )
163480                  	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
163481                  	);
163482                  	rsnoc_z_H_R_U_P_F_0f5d69ac_A640180 Awp(
163483                  		.Rx_0( u_2e3f_0 )
163484                  	,	.Rx_2( u_2e3f_2 )
163485                  	,	.Rx_4( u_2e3f_4 )
163486                  	,	.RxRdy( u_658 )
163487                  	,	.RxVld( AxiW_Valid )
163488                  	,	.Sys_Clk( Sys_Clk )
163489                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
163490                  	,	.Sys_Clk_En( Sys_Clk_En )
163491                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
163492                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
163493                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
163494                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
163495                  	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
163496                  	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
163497                  	,	.Tx_0( u_d641_0 )
163498                  	,	.Tx_2( u_d641_2 )
163499                  	,	.Tx_4( u_d641_4 )
163500                  	,	.TxRdy( Axi_w_ready )
163501                  	,	.TxVld( Axi_w_valid )
163502                  	);
163503                  	assign AxiW_Ready = u_658;
163504                  	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
163505                  	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
163506                  	assign Gen_Req_Rdy = AxiRdy;
163507                  	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
163508                  	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
163509                  	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
163510                  	assign u_b175 = Gen_Req_Data [63:60];
163511                  	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
163512                  	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
163513                  	assign AxiAr_Addr = ArAddr;
163514                  	assign AxiArD_Addr = AxiAr_Addr;
163515                  	assign AxiArDB_Addr = AxiArD_Addr;
163516                  	assign u_6808_0 = AxiArDB_Addr;
163517                  	assign AxiAr_Burst = ReqBurst;
163518                  	assign AxiArD_Burst = AxiAr_Burst;
163519                  	assign AxiArDB_Burst = AxiArD_Burst;
163520                  	assign u_6808_1 = AxiArDB_Burst;
163521                  	assign AxiAr_Size = ReqAxiSize;
163522                  	assign AxiArD_Size = AxiAr_Size;
163523                  	assign AxiArDB_Size = AxiArD_Size;
163524                  	assign u_6808_10 = AxiArDB_Size;
163525                  	assign AxiAr_Cache = ReqCacheMap;
163526                  	assign AxiArD_Cache = AxiAr_Cache;
163527                  	assign AxiArDB_Cache = AxiArD_Cache;
163528                  	assign u_6808_2 = AxiArDB_Cache;
163529                  	assign AxiAr_Id = { ReqId };
163530                  	assign AxiArD_Id = AxiAr_Id;
163531                  	assign AxiArDB_Id = AxiArD_Id;
163532                  	assign u_6808_3 = AxiArDB_Id;
163533                  	assign AxiAr_Len = ReqAxiLength;
163534                  	assign AxiArD_Len = AxiAr_Len;
163535                  	assign AxiArDB_Len = AxiArD_Len;
163536                  	assign u_6808_4 = AxiArDB_Len;
163537                  	assign AxiAr_Lock = ReqLock [0];
163538                  	assign AxiArD_Lock = AxiAr_Lock;
163539                  	assign AxiArDB_Lock = AxiArD_Lock;
163540                  	assign u_6808_5 = AxiArDB_Lock;
163541                  	assign AxiAr_Prot = ReqProtMap;
163542                  	assign AxiArD_Prot = AxiAr_Prot;
163543                  	assign AxiArDB_Prot = AxiArD_Prot;
163544                  	assign u_6808_6 = AxiArDB_Prot;
163545                  	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
163546                  	assign AxiArD_Valid = AxiAr_Valid;
163547                  	assign AxiArDB_Valid = AxiArD_Valid;
163548                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163549     1/1          		if ( ! Sys_Clk_RstN )
163550     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
163551     1/1          		else if ( EnRegReq )
163552     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );</font>
                        MISSING_ELSE
163553                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
163554                  		.Clk( Sys_Clk )
163555                  	,	.Clk_ClkS( Sys_Clk_ClkS )
163556                  	,	.Clk_En( Sys_Clk_En )
163557                  	,	.Clk_EnS( Sys_Clk_EnS )
163558                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
163559                  	,	.Clk_RstN( Sys_Clk_RstN )
163560                  	,	.Clk_Tm( Sys_Clk_Tm )
163561                  	,	.O( IsLastReq )
163562                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
163563                  	,		.Set(
163564                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
163565                  		)
163566                  	);
163567                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
163568                  		.Clk( Sys_Clk )
163569                  	,	.Clk_ClkS( Sys_Clk_ClkS )
163570                  	,	.Clk_En( Sys_Clk_En )
163571                  	,	.Clk_EnS( Sys_Clk_EnS )
163572                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
163573                  	,	.Clk_RstN( Sys_Clk_RstN )
163574                  	,	.Clk_Tm( Sys_Clk_Tm )
163575                  	,	.O( EnStream )
163576                  	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
163577                  	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
163578                  	);
163579                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244313003000 Aap_0(
163580                  		.Rx_0( u_6808_0 )
163581                  	,	.Rx_1( u_6808_1 )
163582                  	,	.Rx_10( u_6808_10 )
163583                  	,	.Rx_2( u_6808_2 )
163584                  	,	.Rx_3( u_6808_3 )
163585                  	,	.Rx_4( u_6808_4 )
163586                  	,	.Rx_5( u_6808_5 )
163587                  	,	.Rx_6( u_6808_6 )
163588                  	,	.RxRdy( u_335 )
163589                  	,	.RxVld( AxiArDB_Valid )
163590                  	,	.Sys_Clk( Sys_Clk )
163591                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
163592                  	,	.Sys_Clk_En( Sys_Clk_En )
163593                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
163594                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
163595                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
163596                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
163597                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
163598                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
163599                  	,	.Tx_0( u_a246_0 )
163600                  	,	.Tx_1( u_a246_1 )
163601                  	,	.Tx_10( u_a246_10 )
163602                  	,	.Tx_2( u_a246_2 )
163603                  	,	.Tx_3( u_a246_3 )
163604                  	,	.Tx_4( u_a246_4 )
163605                  	,	.Tx_5( u_a246_5 )
163606                  	,	.Tx_6( u_a246_6 )
163607                  	,	.TxRdy( Axi_ar_ready )
163608                  	,	.TxVld( Axi_ar_valid )
163609                  	);
163610                  	assign Axi_ar_addr = u_a246_0;
163611                  	assign Axi_ar_burst = u_a246_1;
163612                  	assign Axi_ar_cache = u_a246_2;
163613                  	assign Axi_ar_id = u_a246_3;
163614                  	assign Axi_ar_len = u_a246_4;
163615                  	assign Axi_ar_lock = u_a246_5;
163616                  	assign Axi_ar_prot = u_a246_6;
163617                  	assign Axi_ar_size = u_a246_10;
163618                  	assign Axi_aw_addr = u_474f_0;
163619                  	assign Axi_aw_burst = u_474f_1;
163620                  	assign Axi_aw_cache = u_474f_2;
163621                  	assign Axi_aw_id = u_474f_3;
163622                  	assign Axi_aw_len = u_474f_4;
163623                  	assign Axi_aw_lock = u_474f_5;
163624                  	assign Axi_aw_prot = u_474f_6;
163625                  	assign Axi_aw_size = u_474f_10;
163626                  	assign Axi_w_data = u_d641_0;
163627                  	assign Axi_w_last = u_d641_2;
163628                  	assign Axi_w_strb = u_d641_4;
163629                  	assign LockAbort = 1'b0;
163630                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
163631                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
163632                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
163633                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163634     1/1          			if ( ! Sys_Clk_RstN )
163635     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
163636     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
163637     <font color = "red">0/1     ==>  				ReqHead &lt;= #1.0 ( Gen_Req_Last );</font>
                        MISSING_ELSE
163638                  	// synopsys translate_off
163639                  	// synthesis translate_off
163640                  	always @( posedge Sys_Clk )
163641     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
163642     <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
163643                  			&amp;
163644                  			1'b1
163645                  			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
163646                  			) begin
163647     <font color = "grey">unreachable  </font>				dontStop = 0;
163648     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
163649     <font color = "grey">unreachable  </font>				if (!dontStop) begin
163650     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
163651     <font color = "grey">unreachable  </font>					$stop;
163652                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
163653                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
163654                  	// synthesis translate_on
163655                  	// synopsys translate_on
163656                  	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
163657                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163658     1/1          			if ( ! Sys_Clk_RstN )
163659     1/1          				u_14a &lt;= #1.0 ( 1'b0 );
163660     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
163661     <font color = "red">0/1     ==>  				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0011 &gt;= PreStrmWidth ) );</font>
                        MISSING_ELSE
163662                  	// synopsys translate_off
163663                  	// synthesis translate_off
163664                  	always @( posedge Sys_Clk )
163665     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
163666     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
163667     <font color = "grey">unreachable  </font>				dontStop = 0;
163668     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
163669     <font color = "grey">unreachable  </font>				if (!dontStop) begin
163670     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 3.&quot; );
163671     <font color = "grey">unreachable  </font>					$stop;
163672                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
163673                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
163674                  	// synthesis translate_on
163675                  	// synopsys translate_on
163676                  	assign IllStrmLen1W = u_a0f4 &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
163677                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
163678     1/1          			if ( ! Sys_Clk_RstN )
163679     1/1          				u_a0f4 &lt;= #1.0 ( 1'b0 );
163680     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
163681     <font color = "red">0/1     ==>  				u_a0f4 &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );</font>
                        MISSING_ELSE
163682                  	// synopsys translate_off
163683                  	// synthesis translate_off
163684                  	always @( posedge Sys_Clk )
163685     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
163686     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
163687     <font color = "grey">unreachable  </font>				dontStop = 0;
163688     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
163689     <font color = "grey">unreachable  </font>				if (!dontStop) begin
163690     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
163691     <font color = "grey">unreachable  </font>					$stop;
163692                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
163693                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
163694                  	// synthesis translate_on
163695                  	// synopsys translate_on
163696                  	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
163697                  	// synopsys translate_off
163698                  	// synthesis translate_off
163699                  	always @( posedge Sys_Clk )
163700     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
163701     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
163702     <font color = "grey">unreachable  </font>				dontStop = 0;
163703     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
163704     <font color = "grey">unreachable  </font>				if (!dontStop) begin
163705     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
163706     <font color = "grey">unreachable  </font>					$stop;
163707                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
163708                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_239031_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2762.html#inst_tag_239031" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163353
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163369
 EXPRESSION (EnStream ? Len1W[2:0] : GenAddrLsbEnd[5:3])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163373
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b011 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163373
 SUB-EXPRESSION (u_8130 ? 3'b011 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163383
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163508
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       163512
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_239031_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2762.html#inst_tag_239031" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">652</td>
<td class="rt">33</td>
<td class="rt">5.06  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">326</td>
<td class="rt">28</td>
<td class="rt">8.59  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">326</td>
<td class="rt">5</td>
<td class="rt">1.53  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">5</td>
<td class="rt">10.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">652</td>
<td class="rt">33</td>
<td class="rt">5.06  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">326</td>
<td class="rt">28</td>
<td class="rt">8.59  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">326</td>
<td class="rt">5</td>
<td class="rt">1.53  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[15:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[17:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[23:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_239031_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2762.html#inst_tag_239031" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">24</td>
<td class="rt">64.86 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">163353</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">163369</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">163373</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">163383</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">163508</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">163512</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163402</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163409</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163414</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163419</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163549</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163634</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163658</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">163678</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163353     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163369     	assign AxiLen = EnStream ? Len1W [2:0] : GenAddrLsbEnd [5:3];
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163373     	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b011 : OneWdSize );
           	                          <font color = "red">-1-</font>                    <font color = "red">-2-</font>   
           	                          <font color = "red">==></font>                    <font color = "red">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163383     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163508     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163512     	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163402     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163403     			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
163404     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
163405     			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163409     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163410     			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
163411     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
163412     			Len1W <= #1.0 ( PreLen1W );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163414     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163415     			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
163416     		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
163417     			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163419     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163420     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
163421     		else if ( EnIdReg )
           		     <font color = "red">-2-</font>  
163422     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163549     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
163550     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
163551     		else if ( EnRegReq )
           		     <font color = "red">-2-</font>  
163552     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163634     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
163635     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
163636     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "red">-2-</font>  
163637     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163658     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
163659     				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
163660     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "red">-2-</font>  
163661     				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0011 >= PreStrmWidth ) );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163678     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
163679     				u_a0f4 <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
163680     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "red">-2-</font>  
163681     				u_a0f4 <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_239031">
    <li>
      <a href="#inst_tag_239031_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_239031_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_239031_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_239031_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_239032">
    <li>
      <a href="#inst_tag_239032_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_239032_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_239032_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_239032_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_239033">
    <li>
      <a href="#inst_tag_239033_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_239033_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_239033_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_239033_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_239034">
    <li>
      <a href="#inst_tag_239034_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_239034_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_239034_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_239034_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_R_Req_4ff9a954">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
