{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622857042259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622857042270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 04 18:37:22 2021 " "Processing started: Fri Jun 04 18:37:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622857042270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857042270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857042270 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622857042810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622857042810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052734 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/mux2_1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052737 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddriver.sv 3 3 " "Found 3 design units, including 3 entities, in source file leddriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LEDDriver " "Found entity 1: LEDDriver" {  } { { "LEDDriver.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/LEDDriver.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052740 ""} { "Info" "ISGN_ENTITY_NAME" "2 LEDDriver_Test " "Found entity 2: LEDDriver_Test" {  } { { "LEDDriver.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/LEDDriver.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052740 ""} { "Info" "ISGN_ENTITY_NAME" "3 LEDDriver_TestPhysical " "Found entity 3: LEDDriver_TestPhysical" {  } { { "LEDDriver.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/LEDDriver.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/clock_divider.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052748 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_testbench " "Found entity 2: counter_testbench" {  } { { "counter.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/counter.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TOP top LED_4x2.sv(3) " "Verilog HDL Declaration information at LED_4x2.sv(3): object \"TOP\" differs only in case from object \"top\" in the same scope" {  } { { "LED_4x2.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/LED_4x2.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622857052751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_4x2.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_4x2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED_4x2 " "Found entity 1: LED_4x2" {  } { { "LED_4x2.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/LED_4x2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 2 2 " "Found 2 design units, including 2 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/LFSR.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052754 ""} { "Info" "ISGN_ENTITY_NAME" "2 LFSR_testbench " "Found entity 2: LFSR_testbench" {  } { { "LFSR.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/LFSR.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genpipe.sv 2 2 " "Found 2 design units, including 2 entities, in source file genpipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 genPipe " "Found entity 1: genPipe" {  } { { "genPipe.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/genPipe.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052757 ""} { "Info" "ISGN_ENTITY_NAME" "2 genPipe_testbench " "Found entity 2: genPipe_testbench" {  } { { "genPipe.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/genPipe.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delaycounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file delaycounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 delayCounter " "Found entity 1: delayCounter" {  } { { "delayCounter.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/delayCounter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemap.sv 2 2 " "Found 2 design units, including 2 entities, in source file pipemap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeMap " "Found entity 1: pipeMap" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052762 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipeMap_testbench " "Found entity 2: pipeMap_testbench" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052762 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_1x16.sv(11) " "Verilog HDL information at register_1x16.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "register_1x16.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/register_1x16.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622857052764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1x16.sv 2 2 " "Found 2 design units, including 2 entities, in source file register_1x16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_1x16 " "Found entity 1: register_1x16" {  } { { "register_1x16.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/register_1x16.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052765 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_1x16_testbench " "Found entity 2: register_1x16_testbench" {  } { { "register_1x16.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/register_1x16.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 display.sv(6) " "Verilog HDL Declaration information at display.sv(6): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "display.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/display.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622857052767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 display.sv(6) " "Verilog HDL Declaration information at display.sv(6): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "display.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/display.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622857052768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.sv 1 1 " "Found 1 design units, including 1 entities, in source file display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/display.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/seg7.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052770 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "scoreboard.sv(15) " "Verilog HDL information at scoreboard.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "scoreboard.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/scoreboard.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622857052772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoreboard.sv 2 2 " "Found 2 design units, including 2 entities, in source file scoreboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scoreboard " "Found entity 1: scoreboard" {  } { { "scoreboard.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/scoreboard.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052772 ""} { "Info" "ISGN_ENTITY_NAME" "2 scoreboard_testbench " "Found entity 2: scoreboard_testbench" {  } { { "scoreboard.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/scoreboard.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamecheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file gamecheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameCheck " "Found entity 1: gameCheck" {  } { { "gameCheck.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/gameCheck.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.sv 1 1 " "Found 1 design units, including 1 entities, in source file start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start " "Found entity 1: start" {  } { { "start.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/start.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622857052775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel LED_4x2.sv(68) " "Verilog HDL Implicit Net warning at LED_4x2.sv(68): created implicit net for \"sel\"" {  } { { "LED_4x2.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/LED_4x2.sv" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622857052776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "incrOut2 display.sv(52) " "Verilog HDL Implicit Net warning at display.sv(52): created implicit net for \"incrOut2\"" {  } { { "display.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/display.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622857052776 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622857052828 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC.sv(8) " "Output port \"LEDR\" at DE1_SoC.sv(8) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622857052835 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:divider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:divider\"" {  } { { "DE1_SoC.sv" "divider" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622857052855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDDriver LEDDriver:Driver " "Elaborating entity \"LEDDriver\" for hierarchy \"LEDDriver:Driver\"" {  } { { "DE1_SoC.sv" "Driver" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622857052856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:playfield " "Elaborating entity \"display\" for hierarchy \"display:playfield\"" {  } { { "DE1_SoC.sv" "playfield" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622857052860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_4x2 display:playfield\|LED_4x2:m7 " "Elaborating entity \"LED_4x2\" for hierarchy \"display:playfield\|LED_4x2:m7\"" {  } { { "display.sv" "m7" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/display.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622857052864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delayCounter display:playfield\|LED_4x2:m7\|delayCounter:delay " "Elaborating entity \"delayCounter\" for hierarchy \"display:playfield\|LED_4x2:m7\|delayCounter:delay\"" {  } { { "LED_4x2.sv" "delay" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/LED_4x2.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622857052865 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 delayCounter.sv(20) " "Verilog HDL assignment warning at delayCounter.sv(20): truncated value with size 32 to match size of target (8)" {  } { { "delayCounter.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/delayCounter.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622857052866 "|DE1_SoC|display:playfield|LED_4x2:m7|delayCounter:delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 display:playfield\|LED_4x2:m7\|mux2_1:mux_in0 " "Elaborating entity \"mux2_1\" for hierarchy \"display:playfield\|LED_4x2:m7\|mux2_1:mux_in0\"" {  } { { "LED_4x2.sv" "mux_in0" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/LED_4x2.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622857052867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_4x2 display:playfield\|LED_4x2:m6 " "Elaborating entity \"LED_4x2\" for hierarchy \"display:playfield\|LED_4x2:m6\"" {  } { { "display.sv" "m6" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/display.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622857052869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_4x2 display:playfield\|LED_4x2:m4 " "Elaborating entity \"LED_4x2\" for hierarchy \"display:playfield\|LED_4x2:m4\"" {  } { { "display.sv" "m4" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/display.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622857052873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameCheck display:playfield\|gameCheck:scoreCheck " "Elaborating entity \"gameCheck\" for hierarchy \"display:playfield\|gameCheck:scoreCheck\"" {  } { { "display.sv" "scoreCheck" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/display.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622857052880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreboard display:playfield\|scoreboard:hex1 " "Elaborating entity \"scoreboard\" for hierarchy \"display:playfield\|scoreboard:hex1\"" {  } { { "display.sv" "hex1" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/display.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622857052883 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 scoreboard.sv(24) " "Verilog HDL assignment warning at scoreboard.sv(24): truncated value with size 32 to match size of target (5)" {  } { { "scoreboard.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/scoreboard.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622857052883 "|DE1_SoC|display:playfield|scoreboard:hex1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 display:playfield\|scoreboard:hex1\|seg7:display " "Elaborating entity \"seg7\" for hierarchy \"display:playfield\|scoreboard:hex1\|seg7:display\"" {  } { { "scoreboard.sv" "display" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/scoreboard.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622857052884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start start:game " "Elaborating entity \"start\" for hierarchy \"start:game\"" {  } { { "DE1_SoC.sv" "game" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622857052887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 start.sv(21) " "Verilog HDL assignment warning at start.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "start.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/start.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622857052888 "|DE1_SoC|start:game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delayCounter delayCounter:delay " "Elaborating entity \"delayCounter\" for hierarchy \"delayCounter:delay\"" {  } { { "DE1_SoC.sv" "delay" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622857052890 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 delayCounter.sv(20) " "Verilog HDL assignment warning at delayCounter.sv(20): truncated value with size 32 to match size of target (10)" {  } { { "delayCounter.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/delayCounter.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622857052891 "|DE1_SoC|delayCounter:delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter18 " "Elaborating entity \"counter\" for hierarchy \"counter:counter18\"" {  } { { "DE1_SoC.sv" "counter18" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622857052891 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.sv(15) " "Verilog HDL assignment warning at counter.sv(15): truncated value with size 32 to match size of target (5)" {  } { { "counter.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/counter.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622857052892 "|DE1_SoC|genPipe:pipe|counter:counter18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genPipe genPipe:pipe " "Elaborating entity \"genPipe\" for hierarchy \"genPipe:pipe\"" {  } { { "DE1_SoC.sv" "pipe" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622857052893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR genPipe:pipe\|LFSR:genNum " "Elaborating entity \"LFSR\" for hierarchy \"genPipe:pipe\|LFSR:genNum\"" {  } { { "genPipe.sv" "genNum" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/genPipe.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622857052906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeMap genPipe:pipe\|pipeMap:pipe " "Elaborating entity \"pipeMap\" for hierarchy \"genPipe:pipe\|pipeMap:pipe\"" {  } { { "genPipe.sv" "pipe" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/genPipe.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622857052908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipeMap.sv(20) " "Verilog HDL assignment warning at pipeMap.sv(20): truncated value with size 32 to match size of target (4)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622857052909 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipeMap.sv(21) " "Verilog HDL assignment warning at pipeMap.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622857052909 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipeMap.sv(23) " "Verilog HDL assignment warning at pipeMap.sv(23): truncated value with size 32 to match size of target (4)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622857052909 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipeMap.sv(24) " "Verilog HDL assignment warning at pipeMap.sv(24): truncated value with size 32 to match size of target (4)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622857052909 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "newPipe pipeMap.sv(33) " "Verilog HDL Always Construct warning at pipeMap.sv(33): inferring latch(es) for variable \"newPipe\", which holds its previous value in one or more paths through the always construct" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622857052912 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "pipeMap.sv(33) " "SystemVerilog RTL Coding error at pipeMap.sv(33): always_comb construct does not infer purely combinational logic." {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 33 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1622857052913 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPipe\[0\] pipeMap.sv(33) " "Inferred latch for \"newPipe\[0\]\" at pipeMap.sv(33)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052915 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPipe\[1\] pipeMap.sv(33) " "Inferred latch for \"newPipe\[1\]\" at pipeMap.sv(33)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052915 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPipe\[2\] pipeMap.sv(33) " "Inferred latch for \"newPipe\[2\]\" at pipeMap.sv(33)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052916 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPipe\[3\] pipeMap.sv(33) " "Inferred latch for \"newPipe\[3\]\" at pipeMap.sv(33)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052916 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPipe\[4\] pipeMap.sv(33) " "Inferred latch for \"newPipe\[4\]\" at pipeMap.sv(33)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052916 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPipe\[5\] pipeMap.sv(33) " "Inferred latch for \"newPipe\[5\]\" at pipeMap.sv(33)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052916 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPipe\[6\] pipeMap.sv(33) " "Inferred latch for \"newPipe\[6\]\" at pipeMap.sv(33)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052916 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPipe\[7\] pipeMap.sv(33) " "Inferred latch for \"newPipe\[7\]\" at pipeMap.sv(33)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052917 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPipe\[8\] pipeMap.sv(33) " "Inferred latch for \"newPipe\[8\]\" at pipeMap.sv(33)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052917 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPipe\[9\] pipeMap.sv(33) " "Inferred latch for \"newPipe\[9\]\" at pipeMap.sv(33)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052917 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPipe\[10\] pipeMap.sv(33) " "Inferred latch for \"newPipe\[10\]\" at pipeMap.sv(33)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052917 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPipe\[11\] pipeMap.sv(33) " "Inferred latch for \"newPipe\[11\]\" at pipeMap.sv(33)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052918 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPipe\[12\] pipeMap.sv(33) " "Inferred latch for \"newPipe\[12\]\" at pipeMap.sv(33)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052918 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPipe\[13\] pipeMap.sv(33) " "Inferred latch for \"newPipe\[13\]\" at pipeMap.sv(33)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052918 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPipe\[14\] pipeMap.sv(33) " "Inferred latch for \"newPipe\[14\]\" at pipeMap.sv(33)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052918 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newPipe\[15\] pipeMap.sv(33) " "Inferred latch for \"newPipe\[15\]\" at pipeMap.sv(33)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052918 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "genPipe:pipe\|pipeMap:pipe " "Can't elaborate user hierarchy \"genPipe:pipe\|pipeMap:pipe\"" {  } { { "genPipe.sv" "pipe" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/genPipe.sv" 17 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622857052926 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857052981 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622857053065 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 04 18:37:33 2021 " "Processing ended: Fri Jun 04 18:37:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622857053065 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622857053065 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622857053065 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857053065 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622857053730 ""}
