NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v3.sv","mvau_stream_tb_v3.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v3.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[1,0,3,"Module","Module"],[2,0,4,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[3,0,3,"Signals","Signals"],[4,0,5,"aresetn","aresetn"],[5,0,5,"rready","rready"],[6,0,5,"wready","wready"],[7,0,5,"wmem_wready","wmem_wready"],[8,0,5,"in_v","in_v"],[9,0,5,"in_wgt_v","in_wgt_v"],[10,0,5,"weights","weights"],[11,0,5,"in_wgt_packed","in_wgt_packed"],[12,0,5,"in_wgt_um","in_wgt_um"],[13,0,5,"in_mat","in_mat"],[14,0,5,"in_act","in_act"],[15,0,5,"mvau_beh","mvau_beh"],[16,0,5,"out_v","out_v"],[17,0,5,"out","out"],[18,0,5,"out_packed","out_packed"],[19,0,5,"test_count","test_count"],[20,0,5,"latency","latency"],[21,0,5,"sim_start","sim_start"],[22,0,5,"do_comp","do_comp"],[23,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[24,0,0,"CLK_GEN","CLK_GEN"],[25,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[26,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[27,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[28,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[29,0,2,"CALC_LATENCY","CALC_LATENCY"],[30,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[31,0,1,"Input Ready","Input_Ready"]]);