Model {
  Name			  "sampleModel835"
  System {
    Name		    "sampleModel835"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "7"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      DiscreteFilter
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Product
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [1, 1]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      Inputs		      "*"
    }
    Block {
      BlockType		      DotProduct
      Name		      "cfblk3"
      SID		      "3"
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
    }
    Block {
      BlockType		      Sum
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [2, 1]
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      ShowName		      off
      Inputs		      "|++"
    }
    Block {
      BlockType		      Rounding
      Name		      "cfblk5"
      SID		      "5"
      Position		      [670, 30, 730, 90]
      ZOrder		      5
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk6"
      SID		      "6"
      Ports		      [1, 1]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk7"
      SID		      "7"
      Ports		      [1, 1]
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [85, 0; 0, -35; 475, 0]
      DstBlock		      "cfblk5"
      DstPort		      1
    }
    Line {
      ZOrder		      6
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [40, 0]
      Branch {
	ZOrder			2
	Points			[0, -15]
	DstBlock		"cfblk3"
	DstPort			1
      }
      Branch {
	ZOrder			7
	Points			[0, 15]
	DstBlock		"cfblk3"
	DstPort			2
      }
    }
    Line {
      ZOrder		      8
      SrcBlock		      "cfblk5"
      SrcPort		      1
      Points		      [0, 40]
      Branch {
	ZOrder			4
	Points			[-240, 0]
	DstBlock		"cfblk4"
	DstPort			1
      }
      Branch {
	ZOrder			9
	Points			[0, 5]
	DstBlock		"cfblk4"
	DstPort			2
      }
    }
    Line {
      ZOrder		      10
      SrcBlock		      "cfblk4"
      SrcPort		      1
      Points		      [75, 0; 0, -35; 165, 0]
      DstBlock		      "cfblk6"
      DstPort		      1
    }
    Line {
      ZOrder		      11
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [0, -45; -880, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
    Line {
      ZOrder		      12
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [70, 0; 0, 55; 490, 0]
      DstBlock		      "cfblk7"
      DstPort		      1
    }
    Line {
      ZOrder		      13
      SrcBlock		      "cfblk7"
      SrcPort		      1
      Points		      [0, 65; -880, 0]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
  }
}
