Release 14.6 - xst P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: TopModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopModule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopModule"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : TopModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\netpok\Desktop\Tetrix\RenderModule.v" into library work
Parsing module <RenderModule>.
Analyzing Verilog file "C:\Users\netpok\Desktop\Tetrix\src\TopModule.v" into library work
Parsing module <TopModule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\netpok\Desktop\Tetrix\src\TopModule.v" Line 16: Port PixelCord_x is not connected to this instance

Elaborating module <TopModule>.

Elaborating module <RenderModule>.
WARNING:HDLCompiler:413 - "C:\Users\netpok\Desktop\Tetrix\RenderModule.v" Line 43: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\netpok\Desktop\Tetrix\RenderModule.v" Line 51: Result of 11-bit expression is truncated to fit in 10-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopModule>.
    Related source file is "C:\Users\netpok\Desktop\Tetrix\src\TopModule.v".
INFO:Xst:3210 - "C:\Users\netpok\Desktop\Tetrix\src\TopModule.v" line 16: Output port <PixelCord_x> of the instance <renderer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\netpok\Desktop\Tetrix\src\TopModule.v" line 16: Output port <PixelCord_y> of the instance <renderer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\netpok\Desktop\Tetrix\src\TopModule.v" line 16: Output port <InViewableArea> of the instance <renderer> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <TopModule> synthesized.

Synthesizing Unit <RenderModule>.
    Related source file is "C:\Users\netpok\Desktop\Tetrix\RenderModule.v".
WARNING:Xst:647 - Input <Pixel_Bus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Pixel_Bus_Enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <PixelCord_x> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <PixelCord_y> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <InViewableArea> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 10-bit register for signal <CounterY>.
    Found 1-bit register for signal <Hsync>.
    Found 1-bit register for signal <Vsync>.
    Found 11-bit register for signal <CounterX>.
    Found 11-bit adder for signal <CounterX[10]_GND_2_o_add_3_OUT> created at line 43.
    Found 10-bit adder for signal <CounterY[9]_GND_2_o_add_7_OUT> created at line 51.
    Found 11-bit comparator greater for signal <CounterX[10]_GND_2_o_LessThan_20_o> created at line 71
    Found 10-bit comparator greater for signal <CounterY[9]_PWR_2_o_LessThan_21_o> created at line 71
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <RenderModule> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 1
 11-bit adder                                          : 1
# Registers                                            : 4
 1-bit register                                        : 2
 10-bit register                                       : 1
 11-bit register                                       : 1
# Comparators                                          : 2
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <RenderModule>.
The following registers are absorbed into counter <CounterX>: 1 register on signal <CounterX>.
The following registers are absorbed into counter <CounterY>: 1 register on signal <CounterY>.
Unit <RenderModule> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 2
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TopModule> ...

Optimizing unit <RenderModule> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopModule, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TopModule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 116
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 19
#      LUT2                        : 14
#      LUT3                        : 2
#      LUT4                        : 12
#      LUT6                        : 25
#      MUXCY                       : 19
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 23
#      FD                          : 23
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              23  out of  11440     0%  
 Number of Slice LUTs:                   74  out of   5720     1%  
    Number used as Logic:                74  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     74
   Number with an unused Flip Flop:      51  out of     74    68%  
   Number with an unused LUT:             0  out of     74     0%  
   Number of fully used LUT-FF pairs:    23  out of     74    31%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    102     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_in                             | BUFGP                  | 23    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.730ns (Maximum Frequency: 211.416MHz)
   Minimum input arrival time before clock: 4.318ns
   Maximum output required time after clock: 7.304ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 4.730ns (frequency: 211.416MHz)
  Total number of paths / destination ports: 538 / 23
-------------------------------------------------------------------------
Delay:               4.730ns (Levels of Logic = 3)
  Source:            renderer/CounterX_5 (FF)
  Destination:       renderer/CounterX_10 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: renderer/CounterX_5 to renderer/CounterX_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   1.234  renderer/CounterX_5 (renderer/CounterX_5)
     LUT6:I1->O           14   0.254   1.127  renderer/CounterXmaxed<10>_SW0 (N6)
     LUT6:I5->O           10   0.254   1.008  renderer/rst_CounterXmaxed_OR_32_o1 (renderer/rst_CounterXmaxed_OR_32_o)
     LUT2:I1->O            1   0.254   0.000  renderer/CounterX_10_rstpot (renderer/CounterX_10_rstpot)
     FD:D                      0.074          renderer/CounterX_10
    ----------------------------------------
    Total                      4.730ns (1.361ns logic, 3.369ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              4.318ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       renderer/CounterY_9 (FF)
  Destination Clock: clk_in rising

  Data Path: rst to renderer/CounterY_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   1.296  rst_IBUF (rst_IBUF)
     LUT6:I0->O           10   0.254   1.116  renderer/rst_CounterYmaxed_OR_33_o1 (renderer/rst_CounterYmaxed_OR_33_o)
     LUT4:I2->O            1   0.250   0.000  renderer/CounterY_9_rstpot (renderer/CounterY_9_rstpot)
     FD:D                      0.074          renderer/CounterY_9
    ----------------------------------------
    Total                      4.318ns (1.906ns logic, 2.412ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 54 / 6
-------------------------------------------------------------------------
Offset:              7.304ns (Levels of Logic = 3)
  Source:            renderer/CounterX_7 (FF)
  Destination:       aio<8> (PAD)
  Source Clock:      clk_in rising

  Data Path: renderer/CounterX_7 to aio<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.525   1.665  renderer/CounterX_7 (renderer/CounterX_7)
     LUT6:I1->O            1   0.254   0.910  renderer/CounterX[10]_CounterY[9]_AND_3_o1 (renderer/CounterX[10]_CounterY[9]_AND_3_o)
     LUT3:I0->O            4   0.235   0.803  renderer/CounterX[10]_CounterY[9]_AND_3_o3 (aio_5_OBUF)
     OBUF:I->O                 2.912          aio_8_OBUF (aio<8>)
    ----------------------------------------
    Total                      7.304ns (3.926ns logic, 3.378ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    4.730|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.24 secs
 
--> 

Total memory usage is 188164 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    3 (   0 filtered)

