# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v" \
"../../../../mips_r_i.srcs/sim_1/new/sign_extend_16_to_32_bit_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
