C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/FIFO2.v {1 {vlog -work work -stats=none C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/FIFO2.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module FIFO2

Top level modules:
	FIFO2

} {} {}} C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/audio_codec.v {1 {vlog -work work -stats=none C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/audio_codec.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module audio_codec

Top level modules:
	audio_codec

} {} {}} C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/audio_and_video_config.v {1 {vlog -work work -stats=none C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/audio_and_video_config.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module audio_and_video_config

Top level modules:
	audio_and_video_config

} {} {}} C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/FIFO4.v {1 {vlog -work work -stats=none C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/FIFO4.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module FIFO4

Top level modules:
	FIFO4

} {} {}} C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/part2_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/part2_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module part2_tb

Top level modules:
	part2_tb

} {} {}} C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/Altera_UP_I2C_AV_Auto_Initialize.v {1 {vlog -work work -stats=none C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/Altera_UP_I2C_AV_Auto_Initialize.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Altera_UP_I2C_AV_Auto_Initialize

Top level modules:
	Altera_UP_I2C_AV_Auto_Initialize

} {} {}} C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/FIFO6.v {1 {vlog -work work -stats=none C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/FIFO6.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module FIFO6

Top level modules:
	FIFO6

} {} {}} C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/part3_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/part3_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module part3_tb

Top level modules:
	part3_tb

} {} {}} C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/Altera_UP_I2C.v {1 {vlog -work work -stats=none C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/Altera_UP_I2C.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Altera_UP_I2C

Top level modules:
	Altera_UP_I2C

} {} {}} C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/Altera_UP_SYNC_FIFO.v {1 {vlog -work work -stats=none C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/Altera_UP_SYNC_FIFO.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Altera_UP_SYNC_FIFO

Top level modules:
	Altera_UP_SYNC_FIFO

} {} {}} C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/Altera_UP_Clock_Edge.v {1 {vlog -work work -stats=none C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/Altera_UP_Clock_Edge.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Altera_UP_Clock_Edge

Top level modules:
	Altera_UP_Clock_Edge

} {} {}} C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/Altera_UP_Audio_In_Deserializer.v {1 {vlog -work work -stats=none C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/Altera_UP_Audio_In_Deserializer.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Altera_UP_Audio_In_Deserializer

Top level modules:
	Altera_UP_Audio_In_Deserializer

} {} {}} C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/Altera_UP_I2C_LCM_Auto_Initialize.v {1 {vlog -work work -stats=none C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/Altera_UP_I2C_LCM_Auto_Initialize.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Altera_UP_I2C_LCM_Auto_Initialize

Top level modules:
	Altera_UP_I2C_LCM_Auto_Initialize

} {} {}} C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/Altera_UP_Audio_Out_Serializer.v {1 {vlog -work work -stats=none C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/Altera_UP_Audio_Out_Serializer.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Altera_UP_Audio_Out_Serializer

Top level modules:
	Altera_UP_Audio_Out_Serializer

} {} {}} C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/part1.v {1 {vlog -work work -stats=none C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/part1.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module part1

Top level modules:
	part1

} {} {}} C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/part2.v {1 {vlog -work work -stats=none C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/part2.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module part2
-- Compiling module vDFFE
-- Compiling module noise_generator
-- Compiling module filter

Top level modules:
	part2
	vDFFE

} {} {}} C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/Altera_UP_I2C_DC_Auto_Initialize.v {1 {vlog -work work -stats=none C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/Altera_UP_I2C_DC_Auto_Initialize.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Altera_UP_I2C_DC_Auto_Initialize

Top level modules:
	Altera_UP_I2C_DC_Auto_Initialize

} {} {}} C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/part3.v {1 {vlog -work work -stats=none C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/part3.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module part3
-- Compiling module noise_generator
-- Compiling module accum
-- Compiling module fifo_filter_2
-- Compiling module fifo_filter_4
-- Compiling module fifo_filter_6

Top level modules:
	part3
	accum

} {} {}} C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/clock_generator.v {1 {vlog -work work -stats=none C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/clock_generator.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module clock_generator

Top level modules:
	clock_generator

} {} {}} C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/Altera_UP_Slow_Clock_Generator.v {1 {vlog -work work -stats=none C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/Altera_UP_Slow_Clock_Generator.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Altera_UP_Slow_Clock_Generator

Top level modules:
	Altera_UP_Slow_Clock_Generator

} {} {}} C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/Altera_UP_Audio_Bit_Counter.v {1 {vlog -work work -stats=none C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_individual/Altera_UP_Audio_Bit_Counter.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Altera_UP_Audio_Bit_Counter

Top level modules:
	Altera_UP_Audio_Bit_Counter

} {} {}}
