
*** Running vivado
    with args -log swerv_soc_syscon_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source swerv_soc_syscon_wrapper_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source swerv_soc_syscon_wrapper_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/R9000X/Desktop/jiekou_lab/lab1/ip_rope'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top swerv_soc_syscon_wrapper_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'swerv_soc_syscon_wrapper_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22184
WARNING: [Synth 8-6901] identifier 'Enables_Reg' is used before its declaration [C:/Users/R9000X/Desktop/jiekou_lab/lab1/rtl_src/SystemController/swervolf_syscon.v:220]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/R9000X/Desktop/jiekou_lab/lab1/rtl_src/SystemController/swervolf_syscon.v:223]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/R9000X/Desktop/jiekou_lab/lab1/rtl_src/SystemController/swervolf_syscon.v:224]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/R9000X/Desktop/jiekou_lab/lab1/rtl_src/SystemController/swervolf_syscon.v:225]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/R9000X/Desktop/jiekou_lab/lab1/rtl_src/SystemController/swervolf_syscon.v:226]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/R9000X/Desktop/jiekou_lab/lab1/rtl_src/SystemController/swervolf_syscon.v:295]
ERROR: [Synth 8-2369] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/R9000X/Desktop/jiekou_lab/lab1/rtl_src/SystemController/swervolf_syscon.v:319]
ERROR: [Synth 8-2369] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/R9000X/Desktop/jiekou_lab/lab1/rtl_src/SystemController/swervolf_syscon.v:343]
Failed to read verilog 'C:/Users/R9000X/Desktop/jiekou_lab/lab1/rtl_src/SystemController/swervolf_syscon.v'
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 7 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun Oct  8 11:03:17 2023...
