Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct 29 03:30:06 2024
| Host         : Miles-G14 running 64-bit major release  (build 9200)
| Command      : report_methodology -file RO_PUF_methodology_drc_routed.rpt -pb RO_PUF_methodology_drc_routed.pb -rpx RO_PUF_methodology_drc_routed.rpx
| Design       : RO_PUF
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 11
+-----------+------------------+-----------------------------+------------+
| Rule      | Severity         | Description                 | Violations |
+-----------+------------------+-----------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell | 2          |
| TIMING-23 | Warning          | Combinational loop found    | 9          |
+-----------+------------------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin display_driver/cnt_dig_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin display_driver/cnt_dig_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between ro0/slice0/latch_INST_0/I3 and ro0/slice0/latch_INST_0/O to disable the timing loop
Related violations: <none>

TIMING-23#2 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between ro1/slice0/latch_INST_0/I3 and ro1/slice0/latch_INST_0/O to disable the timing loop
Related violations: <none>

TIMING-23#3 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between ro2/slice0/latch_INST_0/I3 and ro2/slice0/latch_INST_0/O to disable the timing loop
Related violations: <none>

TIMING-23#4 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between ro3/slice0/latch_INST_0/I3 and ro3/slice0/latch_INST_0/O to disable the timing loop
Related violations: <none>

TIMING-23#5 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between ro4/slice0/latch_INST_0/I3 and ro4/slice0/latch_INST_0/O to disable the timing loop
Related violations: <none>

TIMING-23#6 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between ro5/slice0/latch_INST_0/I3 and ro5/slice0/latch_INST_0/O to disable the timing loop
Related violations: <none>

TIMING-23#7 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between ro6/slice0/latch_INST_0/I3 and ro6/slice0/latch_INST_0/O to disable the timing loop
Related violations: <none>

TIMING-23#8 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between ro7/slice0/latch_INST_0/I3 and ro7/slice0/latch_INST_0/O to disable the timing loop
Related violations: <none>

TIMING-23#9 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between ro8/slice0/latch_INST_0/I3 and ro8/slice0/latch_INST_0/O to disable the timing loop
Related violations: <none>


