
*** Running vivado
    with args -log dser_8.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dser_8.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source dser_8.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 338.086 ; gain = 128.648
INFO: [Synth 8-638] synthesizing module 'dser_8' [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/JRFirmware/JRFirmware/firmware_v2016.2/firmware_v2016.2.srcs/sources_1/ip/dser_8/dser_8.v:58]
INFO: [Synth 8-638] synthesizing module 'dser_8_selectio_wiz' [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/JRFirmware/JRFirmware/firmware_v2016.2/firmware_v2016.2.srcs/sources_1/ip/dser_8/dser_8_selectio_wiz.v:56]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:19685]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (2#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:19685]
INFO: [Synth 8-256] done synthesizing module 'dser_8_selectio_wiz' (3#1) [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/JRFirmware/JRFirmware/firmware_v2016.2/firmware_v2016.2.srcs/sources_1/ip/dser_8/dser_8_selectio_wiz.v:56]
INFO: [Synth 8-256] done synthesizing module 'dser_8' (4#1) [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/JRFirmware/JRFirmware/firmware_v2016.2/firmware_v2016.2.srcs/sources_1/ip/dser_8/dser_8.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 375.316 ; gain = 165.879
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 375.316 ; gain = 165.879
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 642.340 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 642.340 ; gain = 432.902
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 642.340 ; gain = 432.902
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 642.340 ; gain = 432.902
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 642.340 ; gain = 432.902
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 642.340 ; gain = 432.902
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:53 ; elapsed = 00:02:00 . Memory (MB): peak = 670.156 ; gain = 460.719
Finished Timing Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:02:00 . Memory (MB): peak = 671.051 ; gain = 461.613
Finished Technology Mapping : Time (s): cpu = 00:01:53 ; elapsed = 00:02:00 . Memory (MB): peak = 680.707 ; gain = 471.270
Finished IO Insertion : Time (s): cpu = 00:01:55 ; elapsed = 00:02:02 . Memory (MB): peak = 680.707 ; gain = 471.270
Finished Renaming Generated Instances : Time (s): cpu = 00:01:55 ; elapsed = 00:02:02 . Memory (MB): peak = 680.707 ; gain = 471.270
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:55 ; elapsed = 00:02:02 . Memory (MB): peak = 680.707 ; gain = 471.270
Finished Renaming Generated Ports : Time (s): cpu = 00:01:55 ; elapsed = 00:02:02 . Memory (MB): peak = 680.707 ; gain = 471.270
Finished Handling Custom Attributes : Time (s): cpu = 00:01:55 ; elapsed = 00:02:02 . Memory (MB): peak = 680.707 ; gain = 471.270
Finished Renaming Generated Nets : Time (s): cpu = 00:01:55 ; elapsed = 00:02:02 . Memory (MB): peak = 680.707 ; gain = 471.270

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |ISERDESE2 |     1|
|2     |LUT1      |     1|
|3     |IBUF      |     1|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:55 ; elapsed = 00:02:02 . Memory (MB): peak = 680.707 ; gain = 471.270
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1118.789 ; gain = 405.090
synth_design: Time (s): cpu = 00:01:57 ; elapsed = 00:02:02 . Memory (MB): peak = 1118.789 ; gain = 860.516
