$date
	Sat Oct 22 18:36:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#324458
b10101 &
b10101 %
1$
b10101 !
1"
#324459
0"
#324462
b1000000 &
b1000000 %
#324466
b100000 &
b100000 %
#324470
b10000 &
b10000 %
#324474
b1000 &
b1000 %
#324478
b100 &
b100 %
#324482
b10 &
b10 %
#324486
b1 &
1#
b1 %
#324490
b0 &
b0 %
0#
0$
#1305992
b11000 !
1"
#1305994
b11000 &
b11000 %
1$
#1305995
0"
#1305998
b1100 &
b1100 %
#1306002
b110 &
b110 %
#1306006
b11 &
b11 %
#1306010
b1010 &
b1010 %
#1306014
b101 &
b101 %
#1306018
b10000 &
b10000 %
#1306022
b1000 &
b1000 %
#1306026
b100 &
b100 %
#1306030
b10 &
b10 %
#1306034
b1 &
b1 %
1#
#1306038
b0 &
0#
b0 %
0$
#2226559
b10110 !
1"
#2226562
b10110 &
b10110 %
1$
#2226563
0"
#2226566
b1011 &
b1011 %
#2226570
b100010 &
b100010 %
#2226574
b10001 &
b10001 %
#2226578
b110100 &
b110100 %
#2226582
b11010 &
b11010 %
#2226586
b1101 &
b1101 %
#2226590
b101000 &
b101000 %
#2226594
b10100 &
b10100 %
#2226598
b1010 &
b1010 %
#2226602
b101 &
b101 %
#2226606
b10000 &
b10000 %
#2226610
b1000 &
b1000 %
#2226614
b100 &
b100 %
#2226618
b10 &
b10 %
#2226622
b1 &
1#
b1 %
#2226626
b0 &
b0 %
0#
0$
#4500012
