                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.0.1 #6227 (Oct  2 2015) (Linux)
                              4 ; This file was generated Fri Oct  2 17:15:21 2015
                              5 ;--------------------------------------------------------
                              6 	.module _modulong
                              7 	.optsdcc -mhc08
                              8 	
                              9 	.area HOME (CODE)
                             10 	.area GSINIT0 (CODE)
                             11 	.area GSINIT (CODE)
                             12 	.area GSFINAL (CODE)
                             13 	.area CSEG (CODE)
                             14 	.area XINIT
                             15 	.area CONST   (CODE)
                             16 	.area DSEG
                             17 	.area OSEG    (OVR)
                             18 	.area BSEG
                             19 	.area XSEG
                             20 	.area XISEG
                             21 ;--------------------------------------------------------
                             22 ; Public variables in this module
                             23 ;--------------------------------------------------------
                             24 	.globl __modulong_PARM_2
                             25 	.globl __modulong_PARM_1
                             26 	.globl __modulong
                             27 ;--------------------------------------------------------
                             28 ;  ram data
                             29 ;--------------------------------------------------------
                             30 	.area DSEG
                             31 ;--------------------------------------------------------
                             32 ; overlayable items in  ram 
                             33 ;--------------------------------------------------------
                             34 	.area	OSEG    (OVR)
   0000                      35 __modulong_sloc0_1_0::
   0000                      36 	.ds 1
   0001                      37 __modulong_sloc1_1_0::
   0001                      38 	.ds 1
                             39 ;--------------------------------------------------------
                             40 ; absolute external ram data
                             41 ;--------------------------------------------------------
                             42 	.area XABS    (ABS)
                             43 ;--------------------------------------------------------
                             44 ; external initialized ram data
                             45 ;--------------------------------------------------------
                             46 	.area XISEG
                             47 ;--------------------------------------------------------
                             48 ; extended address mode data
                             49 ;--------------------------------------------------------
                             50 	.area XSEG
   0000                      51 __modulong_PARM_1:
   0000                      52 	.ds 4
   0004                      53 __modulong_PARM_2:
   0004                      54 	.ds 4
   0008                      55 __modulong_count_1_1:
   0008                      56 	.ds 1
                             57 ;--------------------------------------------------------
                             58 ; global & static initialisations
                             59 ;--------------------------------------------------------
                             60 	.area HOME (CODE)
                             61 	.area GSINIT (CODE)
                             62 	.area GSFINAL (CODE)
                             63 	.area GSINIT (CODE)
                             64 ;--------------------------------------------------------
                             65 ; Home
                             66 ;--------------------------------------------------------
                             67 	.area HOME (CODE)
                             68 	.area HOME (CODE)
                             69 ;--------------------------------------------------------
                             70 ; code
                             71 ;--------------------------------------------------------
                             72 	.area CSEG (CODE)
                             73 ;------------------------------------------------------------
                             74 ;Allocation info for local variables in function '_modulong'
                             75 ;------------------------------------------------------------
                             76 ;a                         Allocated with name '__modulong_PARM_1'
                             77 ;b                         Allocated with name '__modulong_PARM_2'
                             78 ;count                     Allocated with name '__modulong_count_1_1'
                             79 ;sloc0                     Allocated with name '__modulong_sloc0_1_0'
                             80 ;sloc1                     Allocated with name '__modulong_sloc1_1_0'
                             81 ;------------------------------------------------------------
                             82 ;../_modulong.c:340: _modulong (unsigned long a, unsigned long b)
                             83 ;	-----------------------------------------
                             84 ;	 function _modulong
                             85 ;	-----------------------------------------
   0000                      86 __modulong:
                             87 ;../_modulong.c:342: unsigned char count = 0;
   0000 4F                   88 	clra
   0001 C7s00r08             89 	sta	__modulong_count_1_1
                             90 ;../_modulong.c:344: while (!MSB_SET(b))
   0004 3F*00                91 	clr	*__modulong_sloc0_1_0
   0006                      92 00103$:
   0006 C6s00r04             93 	lda	__modulong_PARM_2
   0009 49                   94 	rola
   000A 4F                   95 	clra
   000B 49                   96 	rola
   000C 4D                   97 	tsta
   000D 26 5E                98 	bne	00117$
   000F                      99 00120$:
                            100 ;../_modulong.c:346: b <<= 1;
   000F C6s00r07            101 	lda	(__modulong_PARM_2 + 3)
   0012 CEs00r06            102 	ldx	(__modulong_PARM_2 + 2)
   0015 48                  103 	lsla
   0016 59                  104 	rolx
   0017 C7s00r07            105 	sta	(__modulong_PARM_2 + 3)
   001A CFs00r06            106 	stx	(__modulong_PARM_2 + 2)
   001D C6s00r05            107 	lda	(__modulong_PARM_2 + 1)
   0020 CEs00r04            108 	ldx	__modulong_PARM_2
   0023 49                  109 	rola
   0024 59                  110 	rolx
   0025 C7s00r05            111 	sta	(__modulong_PARM_2 + 1)
   0028 CFs00r04            112 	stx	__modulong_PARM_2
                            113 ;../_modulong.c:347: if (b > a)
   002B C6s00r03            114 	lda	(__modulong_PARM_1 + 3)
   002E C0s00r07            115 	sub	(__modulong_PARM_2 + 3)
   0031 C6s00r02            116 	lda	(__modulong_PARM_1 + 2)
   0034 C2s00r06            117 	sbc	(__modulong_PARM_2 + 2)
   0037 C6s00r01            118 	lda	(__modulong_PARM_1 + 1)
   003A C2s00r05            119 	sbc	(__modulong_PARM_2 + 1)
   003D C6s00r00            120 	lda	__modulong_PARM_1
   0040 C2s00r04            121 	sbc	__modulong_PARM_2
   0043 24 1E               122 	bcc	00102$
   0045                     123 00121$:
                            124 ;../_modulong.c:349: b >>=1;
   0045 C6s00r05            125 	lda	(__modulong_PARM_2 + 1)
   0048 CEs00r04            126 	ldx	__modulong_PARM_2
   004B 54                  127 	lsrx
   004C 46                  128 	rora
   004D C7s00r05            129 	sta	(__modulong_PARM_2 + 1)
   0050 CFs00r04            130 	stx	__modulong_PARM_2
   0053 C6s00r07            131 	lda	(__modulong_PARM_2 + 3)
   0056 CEs00r06            132 	ldx	(__modulong_PARM_2 + 2)
   0059 56                  133 	rorx
   005A 46                  134 	rora
   005B C7s00r07            135 	sta	(__modulong_PARM_2 + 3)
   005E CFs00r06            136 	stx	(__modulong_PARM_2 + 2)
                            137 ;../_modulong.c:350: break;
   0061 20 0A               138 	bra	00117$
   0063                     139 00102$:
                            140 ;../_modulong.c:352: count++;
   0063 3C*00               141 	inc	*__modulong_sloc0_1_0
   0065 B6*00               142 	lda	*__modulong_sloc0_1_0
   0067 C7s00r08            143 	sta	__modulong_count_1_1
   006A CCs00r06            144 	jmp	00103$
                            145 ;../_modulong.c:354: do
   006D                     146 00117$:
   006D C6s00r08            147 	lda	__modulong_count_1_1
   0070 B7*00               148 	sta	*__modulong_sloc0_1_0
   0072                     149 00108$:
                            150 ;../_modulong.c:356: if (a >= b)
   0072 C6s00r03            151 	lda	(__modulong_PARM_1 + 3)
   0075 C0s00r07            152 	sub	(__modulong_PARM_2 + 3)
   0078 C6s00r02            153 	lda	(__modulong_PARM_1 + 2)
   007B C2s00r06            154 	sbc	(__modulong_PARM_2 + 2)
   007E C6s00r01            155 	lda	(__modulong_PARM_1 + 1)
   0081 C2s00r05            156 	sbc	(__modulong_PARM_2 + 1)
   0084 C6s00r00            157 	lda	__modulong_PARM_1
   0087 C2s00r04            158 	sbc	__modulong_PARM_2
   008A 25 24               159 	bcs	00107$
   008C                     160 00122$:
                            161 ;../_modulong.c:357: a -= b;
   008C C6s00r03            162 	lda	(__modulong_PARM_1 + 3)
   008F C0s00r07            163 	sub	(__modulong_PARM_2 + 3)
   0092 C7s00r03            164 	sta	(__modulong_PARM_1 + 3)
   0095 C6s00r02            165 	lda	(__modulong_PARM_1 + 2)
   0098 C2s00r06            166 	sbc	(__modulong_PARM_2 + 2)
   009B C7s00r02            167 	sta	(__modulong_PARM_1 + 2)
   009E C6s00r01            168 	lda	(__modulong_PARM_1 + 1)
   00A1 C2s00r05            169 	sbc	(__modulong_PARM_2 + 1)
   00A4 C7s00r01            170 	sta	(__modulong_PARM_1 + 1)
   00A7 C6s00r00            171 	lda	__modulong_PARM_1
   00AA C2s00r04            172 	sbc	__modulong_PARM_2
   00AD C7s00r00            173 	sta	__modulong_PARM_1
   00B0                     174 00107$:
                            175 ;../_modulong.c:358: b >>= 1;
   00B0 C6s00r05            176 	lda	(__modulong_PARM_2 + 1)
   00B3 CEs00r04            177 	ldx	__modulong_PARM_2
   00B6 54                  178 	lsrx
   00B7 46                  179 	rora
   00B8 C7s00r05            180 	sta	(__modulong_PARM_2 + 1)
   00BB CFs00r04            181 	stx	__modulong_PARM_2
   00BE C6s00r07            182 	lda	(__modulong_PARM_2 + 3)
   00C1 CEs00r06            183 	ldx	(__modulong_PARM_2 + 2)
   00C4 56                  184 	rorx
   00C5 46                  185 	rora
   00C6 C7s00r07            186 	sta	(__modulong_PARM_2 + 3)
   00C9 CFs00r06            187 	stx	(__modulong_PARM_2 + 2)
                            188 ;../_modulong.c:360: while (count--);
   00CC 4E*00*01            189 	mov	*__modulong_sloc0_1_0,*__modulong_sloc1_1_0
   00CF 3A*00               190 	dec	*__modulong_sloc0_1_0
   00D1 3D*01               191 	tst	*__modulong_sloc1_1_0
   00D3 26 9D               192 	bne	00108$
   00D5                     193 00123$:
                            194 ;../_modulong.c:362: return a;
   00D5 C6s00r00            195 	lda	__modulong_PARM_1
   00D8 B7*00               196 	sta	*__ret3
   00DA C6s00r01            197 	lda	(__modulong_PARM_1 + 1)
   00DD B7*00               198 	sta	*__ret2
   00DF CEs00r02            199 	ldx	(__modulong_PARM_1 + 2)
   00E2 C6s00r03            200 	lda	(__modulong_PARM_1 + 3)
   00E5                     201 00111$:
   00E5 81                  202 	rts
                            203 	.area CSEG (CODE)
                            204 	.area CONST   (CODE)
                            205 	.area XINIT
                            206 	.area CABS    (ABS,CODE)
