

================================================================
== Vitis HLS Report for 'equalizer_Pipeline_VITIS_LOOP_56_2'
================================================================
* Date:           Tue Apr 16 16:21:01 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_2  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = alloca i32 1"   --->   Operation 11 'alloca' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%coefs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %coefs"   --->   Operation 13 'read' 'coefs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_data_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_data_V"   --->   Operation 14 'read' 'tmp_data_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_last_V_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tmp_last_V"   --->   Operation 15 'read' 'tmp_last_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln56_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln56"   --->   Operation 16 'read' 'sext_ln56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln56_cast = sext i32 %sext_ln56_read"   --->   Operation 17 'sext' 'sext_ln56_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %input_r_V_dest_V, i1 %input_r_V_id_V, i1 %input_r_V_last_V, i1 %input_r_V_user_V, i4 %input_r_V_strb_V, i4 %input_r_V_keep_V, i32 %input_r_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_11, i32 0, i32 99, void @empty_12, void @empty_13, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %sext_ln56_cast, i64 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %tmp_data_V_read, i32 %tmp_data_V_1"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%br_ln0 = br void %while.cond3"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = phi i1 %tmp_last_V_2, void %if.end10, i1 %tmp_last_V_read, void %newFuncRoot"   --->   Operation 23 'phi' 'tmp_last_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = load i32 %tmp_data_V_1" [equalizer.cpp:63]   --->   Operation 24 'load' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.47ns)   --->   "%icmp_ln57 = icmp_eq  i32 %tmp_data_V_2, i32 43962" [equalizer.cpp:57]   --->   Operation 27 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %if.end10, void %sw.epilog.loopexit.exitStub" [equalizer.cpp:57]   --->   Operation 28 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_load = load i64 %i" [equalizer.cpp:63]   --->   Operation 29 'load' 'i_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln63)   --->   "%shl_ln63 = shl i64 %i_load, i64 2" [equalizer.cpp:63]   --->   Operation 30 'shl' 'shl_ln63' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln63 = add i64 %shl_ln63, i64 %coefs_read" [equalizer.cpp:63]   --->   Operation 31 'add' 'add_ln63' <Predicate = (!icmp_ln57)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln63, i32 2, i32 63" [equalizer.cpp:63]   --->   Operation 32 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i62 %trunc_ln1" [equalizer.cpp:63]   --->   Operation 33 'sext' 'sext_ln63' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln63" [equalizer.cpp:63]   --->   Operation 34 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 35 'read' 'empty' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue i44 %empty"   --->   Operation 36 'extractvalue' 'tmp_data_V_3' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue i44 %empty"   --->   Operation 37 'extractvalue' 'tmp_last_V_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.52ns)   --->   "%add_ln66 = add i64 %i_load, i64 1" [equalizer.cpp:66]   --->   Operation 38 'add' 'add_ln66' <Predicate = (!icmp_ln57)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln56 = store i64 %add_ln66, i64 %i" [equalizer.cpp:56]   --->   Operation 39 'store' 'store_ln56' <Predicate = (!icmp_ln57)> <Delay = 1.58>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln56 = store i32 %tmp_data_V_3, i32 %tmp_data_V_1" [equalizer.cpp:56]   --->   Operation 40 'store' 'store_ln56' <Predicate = (!icmp_ln57)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 41 [1/1] (14.6ns)   --->   "%gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:63]   --->   Operation 41 'writereq' 'gmem_addr_1_req' <Predicate = (!icmp_ln57)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 42 [1/1] (14.6ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %tmp_data_V_2, i4 15" [equalizer.cpp:63]   --->   Operation 42 'write' 'write_ln63' <Predicate = (!icmp_ln57)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 43 [5/5] (14.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [equalizer.cpp:63]   --->   Operation 43 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln57)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 44 [4/5] (14.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [equalizer.cpp:63]   --->   Operation 44 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln57)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 45 [3/5] (14.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [equalizer.cpp:63]   --->   Operation 45 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln57)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 46 [2/5] (14.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [equalizer.cpp:63]   --->   Operation 46 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln57)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln283 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tmp_last_V_1_out, i1 %tmp_last_V_1"   --->   Operation 50 'write' 'write_ln283' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [equalizer.cpp:63]   --->   Operation 47 'specloopname' 'specloopname_ln63' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_9 : Operation 48 [1/5] (14.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [equalizer.cpp:63]   --->   Operation 48 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln57)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln56 = br void %while.cond3" [equalizer.cpp:56]   --->   Operation 49 'br' 'br_ln56' <Predicate = (!icmp_ln57)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln56]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ coefs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tmp_last_V_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_data_V_1      (alloca       ) [ 0110000000]
i                 (alloca       ) [ 0110000000]
coefs_read        (read         ) [ 0110000000]
tmp_data_V_read   (read         ) [ 0000000000]
tmp_last_V_read   (read         ) [ 0111111111]
sext_ln56_read    (read         ) [ 0000000000]
sext_ln56_cast    (sext         ) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
store_ln0         (store        ) [ 0000000000]
store_ln0         (store        ) [ 0000000000]
br_ln0            (br           ) [ 0111111111]
tmp_last_V_1      (phi          ) [ 0111111110]
tmp_data_V_2      (load         ) [ 0101100000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000]
specpipeline_ln0  (specpipeline ) [ 0000000000]
icmp_ln57         (icmp         ) [ 0111111111]
br_ln57           (br           ) [ 0000000000]
i_load            (load         ) [ 0000000000]
shl_ln63          (shl          ) [ 0000000000]
add_ln63          (add          ) [ 0000000000]
trunc_ln1         (partselect   ) [ 0000000000]
sext_ln63         (sext         ) [ 0000000000]
gmem_addr         (getelementptr) [ 0101111111]
empty             (read         ) [ 0000000000]
tmp_data_V_3      (extractvalue ) [ 0000000000]
tmp_last_V_2      (extractvalue ) [ 0111111111]
add_ln66          (add          ) [ 0000000000]
store_ln56        (store        ) [ 0000000000]
store_ln56        (store        ) [ 0000000000]
gmem_addr_1_req   (writereq     ) [ 0000000000]
write_ln63        (write        ) [ 0000000000]
specloopname_ln63 (specloopname ) [ 0000000000]
gmem_addr_1_resp  (writeresp    ) [ 0000000000]
br_ln56           (br           ) [ 0110000001]
write_ln283       (write        ) [ 0000000000]
ret_ln0           (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln56">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln56"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="coefs">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coefs"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_r_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_r_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_r_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_r_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_r_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_r_V_id_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_r_V_dest_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="tmp_last_V_1_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_last_V_1_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_data_V_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="coefs_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coefs_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_data_V_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_last_V_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_last_V_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sext_ln56_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln56_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="empty_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="44" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="0" index="3" bw="4" slack="0"/>
<pin id="127" dir="0" index="4" bw="1" slack="0"/>
<pin id="128" dir="0" index="5" bw="1" slack="0"/>
<pin id="129" dir="0" index="6" bw="1" slack="0"/>
<pin id="130" dir="0" index="7" bw="1" slack="0"/>
<pin id="131" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_writeresp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_1_req/3 gmem_addr_1_resp/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="write_ln63_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="2"/>
<pin id="150" dir="0" index="2" bw="32" slack="2"/>
<pin id="151" dir="0" index="3" bw="1" slack="0"/>
<pin id="152" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln63/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_ln283_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="6"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln283/8 "/>
</bind>
</comp>

<comp id="163" class="1005" name="tmp_last_V_1_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="6"/>
<pin id="165" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_last_V_1_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="1" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_1/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sext_ln56_cast_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56_cast/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln0_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_data_V_2_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_data_V_2/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln57_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="17" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="i_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="1"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="shl_ln63_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="3" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln63/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln63_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="1"/>
<pin id="209" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="trunc_ln1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="62" slack="0"/>
<pin id="213" dir="0" index="1" bw="64" slack="0"/>
<pin id="214" dir="0" index="2" bw="3" slack="0"/>
<pin id="215" dir="0" index="3" bw="7" slack="0"/>
<pin id="216" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sext_ln63_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="62" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="gmem_addr_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="62" slack="0"/>
<pin id="228" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_data_V_3_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="44" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_3/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_last_V_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="44" slack="0"/>
<pin id="237" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_2/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln66_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln56_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="0" index="1" bw="64" slack="1"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln56_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="1"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="255" class="1005" name="tmp_data_V_1_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="262" class="1005" name="i_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="269" class="1005" name="coefs_read_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="coefs_read "/>
</bind>
</comp>

<comp id="274" class="1005" name="tmp_last_V_read_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_read "/>
</bind>
</comp>

<comp id="279" class="1005" name="tmp_data_V_2_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="2"/>
<pin id="281" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="284" class="1005" name="icmp_ln57_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

<comp id="288" class="1005" name="gmem_addr_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_last_V_2_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="132"><net_src comp="72" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="122" pin=5"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="122" pin=6"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="122" pin=7"/></net>

<net id="145"><net_src comp="76" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="78" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="80" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="155"><net_src comp="82" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="161"><net_src comp="88" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="163" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="173"><net_src comp="167" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="177"><net_src comp="116" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="104" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="195"><net_src comp="188" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="62" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="204"><net_src comp="197" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="64" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="66" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="206" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="219"><net_src comp="68" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="220"><net_src comp="70" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="224"><net_src comp="211" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="6" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="221" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="122" pin="8"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="122" pin="8"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="197" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="74" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="231" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="90" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="265"><net_src comp="94" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="272"><net_src comp="98" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="277"><net_src comp="110" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="282"><net_src comp="188" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="287"><net_src comp="191" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="225" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="297"><net_src comp="235" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="167" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 4 5 6 7 8 9 }
	Port: tmp_last_V_1_out | {8 }
 - Input state : 
	Port: equalizer_Pipeline_VITIS_LOOP_56_2 : sext_ln56 | {1 }
	Port: equalizer_Pipeline_VITIS_LOOP_56_2 : tmp_last_V | {1 }
	Port: equalizer_Pipeline_VITIS_LOOP_56_2 : tmp_data_V | {1 }
	Port: equalizer_Pipeline_VITIS_LOOP_56_2 : coefs | {1 }
	Port: equalizer_Pipeline_VITIS_LOOP_56_2 : input_r_V_data_V | {2 }
	Port: equalizer_Pipeline_VITIS_LOOP_56_2 : input_r_V_keep_V | {2 }
	Port: equalizer_Pipeline_VITIS_LOOP_56_2 : input_r_V_strb_V | {2 }
	Port: equalizer_Pipeline_VITIS_LOOP_56_2 : input_r_V_user_V | {2 }
	Port: equalizer_Pipeline_VITIS_LOOP_56_2 : input_r_V_last_V | {2 }
	Port: equalizer_Pipeline_VITIS_LOOP_56_2 : input_r_V_id_V | {2 }
	Port: equalizer_Pipeline_VITIS_LOOP_56_2 : input_r_V_dest_V | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln57 : 1
		br_ln57 : 2
		shl_ln63 : 1
		add_ln63 : 1
		trunc_ln1 : 2
		sext_ln63 : 3
		gmem_addr : 4
		add_ln66 : 1
		store_ln56 : 2
		store_ln56 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln63_fu_206       |    0    |    71   |
|          |       add_ln66_fu_239       |    0    |    71   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln57_fu_191      |    0    |    18   |
|----------|-----------------------------|---------|---------|
|          |    coefs_read_read_fu_98    |    0    |    0    |
|          | tmp_data_V_read_read_fu_104 |    0    |    0    |
|   read   | tmp_last_V_read_read_fu_110 |    0    |    0    |
|          |  sext_ln56_read_read_fu_116 |    0    |    0    |
|          |      empty_read_fu_122      |    0    |    0    |
|----------|-----------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_140    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln63_write_fu_147   |    0    |    0    |
|          |   write_ln283_write_fu_156  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln56_cast_fu_174    |    0    |    0    |
|          |       sext_ln63_fu_221      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|    shl   |       shl_ln63_fu_200       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|       trunc_ln1_fu_211      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|extractvalue|     tmp_data_V_3_fu_231     |    0    |    0    |
|          |     tmp_last_V_2_fu_235     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   160   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   coefs_read_reg_269  |   64   |
|   gmem_addr_reg_288   |   32   |
|       i_reg_262       |   64   |
|   icmp_ln57_reg_284   |    1   |
|  tmp_data_V_1_reg_255 |   32   |
|  tmp_data_V_2_reg_279 |   32   |
|  tmp_last_V_1_reg_163 |    1   |
|  tmp_last_V_2_reg_294 |    1   |
|tmp_last_V_read_reg_274|    1   |
+-----------------------+--------+
|         Total         |   228  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_140 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||  1.588  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   160  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   228  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   228  |   160  |
+-----------+--------+--------+--------+
