// Seed: 1501776268
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    input wor id_3,
    output supply0 id_4,
    output supply0 id_5,
    input wire id_6,
    output uwire id_7,
    input supply0 id_8
    , id_22,
    input tri0 id_9,
    output wire id_10,
    output tri1 id_11,
    input tri0 id_12,
    output tri1 id_13,
    input supply0 id_14,
    output uwire id_15,
    output tri id_16,
    output wor id_17,
    input tri id_18,
    output wand id_19,
    output tri1 id_20
);
  assign id_7 = 1'd0;
  wire id_23;
  wire id_24;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1
    , id_11,
    output wire id_2,
    input uwire id_3,
    input wire id_4,
    input supply0 id_5,
    output tri1 id_6,
    input uwire id_7,
    input wire id_8,
    output wand id_9
);
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_5,
      id_6,
      id_2,
      id_5,
      id_9,
      id_1,
      id_0,
      id_9,
      id_6,
      id_5,
      id_9,
      id_3,
      id_9,
      id_6,
      id_6,
      id_8,
      id_6,
      id_2
  );
  assign modCall_1.type_10 = 0;
endmodule
