{"version":"1.1.0","info":[["/home/guilherme/Projects/VFH/connectivity_verification/tests/direct.v",[[[[[["top",[[0,0],[0,20]],[[0,7],[0,10]],[],["module"]],[3,0]],[[["a",[[0,11],[0,18]],[[0,17],[0,18]],["top"],["port","inout"]],["inv",[[1,4],[1,22]],[[1,13],[1,16]],["top"],["instance","inverter"]]]]],[[["inverter",[[4,0],[4,35]],[[4,7],[4,15]],[],["module"]],[6,9]],[[["a",[[4,16],[4,23]],[[4,22],[4,23]],["inverter"],["port","input"]],["b",[[4,25],[4,33]],[[4,32],[4,33]],["inverter"],["port","output"]]]]]]],null,0]],["/home/guilherme/Projects/VFH/connectivity_verification/tests/example.v",[[[[[["top",[[0,0],[0,68]],[[0,7],[0,10]],[],["module"]],[6,9]],[[["A",[[0,11],[0,24]],[[0,23],[0,24]],["top"],["port","logic"]],["G",[[0,26],[0,27]],[[0,26],[0,27]],["top"],["port","A"]],["B",[[0,29],[0,42]],[[0,41],[0,42]],["top"],["port","logic"]],["E",[[0,44],[0,45]],[[0,44],[0,45]],["top"],["port","B"]],["C",[[0,47],[0,60]],[[0,59],[0,60]],["top"],["port","logic"]],["D",[[0,62],[0,63]],[[0,62],[0,63]],["top"],["port","C"]],["F",[[0,65],[0,66]],[[0,65],[0,66]],["top"],["port","D"]]]]]]],null,0]],["/home/guilherme/Projects/VFH/connectivity_verification/tests/flop.v",[[[[[["top",[[0,0],[6,2]],[[0,7],[0,10]],[],["module"]],[11,0]],[[["clk",[[2,4],[2,19]],[[2,16],[2,19]],["top"],["port","logic"]],["rstn",[[2,21],[2,25]],[[2,21],[2,25]],["top"],["port","clk"]],["A",[[3,4],[3,23]],[[3,22],[3,23]],["top"],["port","logic"]],["sum",[[4,4],[4,26]],[[4,23],[4,26]],["top"],["port","logic"]],["carry",[[5,4],[5,22]],[[5,17],[5,22]],["top"],["port","logic"]],["flop_out",[[7,4],[7,24]],[[7,16],[7,24]],["top"],["variable","logic"]],["flop_inst",[[8,4],[8,42]],[[8,9],[8,18]],["top"],["instance","flop"]],["adder_inst",[[9,4],[9,53]],[[9,10],[9,20]],["top"],["instance","adder"]]]]],[[["flop",[[12,0],[17,2]],[[12,7],[12,11]],[],["module"]],[22,0]],[[["clk",[[14,4],[14,19]],[[14,16],[14,19]],["flop"],["port","logic"]],["rstn",[[14,21],[14,25]],[[14,21],[14,25]],["flop"],["port","clk"]],["in",[[15,4],[15,24]],[[15,22],[15,24]],["flop"],["port","logic"]],["out",[[16,4],[16,26]],[[16,23],[16,26]],["flop"],["port","logic"]]]]],[[["adder",[[23,0],[29,2]],[[23,7],[23,12]],[],["module"]],[40,9]],[[["clk",[[25,4],[25,19]],[[25,16],[25,19]],["adder"],["port","logic"]],["rstn",[[25,21],[25,25]],[[25,21],[25,25]],["adder"],["port","clk"]],["in",[[26,4],[26,24]],[[26,22],[26,24]],["adder"],["port","logic"]],["sum",[[27,4],[27,26]],[[27,23],[27,26]],["adder"],["port","logic"]],["carry",[[28,4],[28,22]],[[28,17],[28,22]],["adder"],["port","logic"]],["tmp_sum",[[30,4],[30,23]],[[30,16],[30,23]],["adder"],["variable","logic"]]]]]]],null,0]],["/home/guilherme/Projects/VFH/connectivity_verification/tests/fully_connected.v",[[[[[["top",[[0,0],[0,41]],[[0,7],[0,10]],[],["module"]],[3,0]],[[["a0",[[0,11],[0,19]],[[0,17],[0,19]],["top"],["port","inout"]],["a1",[[0,21],[0,29]],[[0,27],[0,29]],["top"],["port","inout"]],["a2",[[0,31],[0,39]],[[0,37],[0,39]],["top"],["port","inout"]],["inst",[[1,4],[1,28]],[[1,20],[1,24]],["top"],["instance","fully_connected"]]]]],[[["fully_connected",[[4,0],[4,53]],[[4,7],[4,22]],[],["module"]],[13,9]],[[["a0",[[4,23],[4,31]],[[4,29],[4,31]],["fully_connected"],["port","inout"]],["a1",[[4,33],[4,41]],[[4,39],[4,41]],["fully_connected"],["port","inout"]],["a2",[[4,43],[4,51]],[[4,49],[4,51]],["fully_connected"],["port","inout"]],["d0",[[5,4],[5,11]],[[5,9],[5,11]],["fully_connected"],["variable","wire"]],["b0",[[6,4],[6,11]],[[6,9],[6,11]],["fully_connected"],["variable","wire"]],["b1",[[6,4],[6,15]],[[6,13],[6,15]],["fully_connected"],["variable","b0"]],["b2",[[6,4],[6,19]],[[6,17],[6,19]],["fully_connected"],["variable","b1"]]]]]]],null,0]],["/home/guilherme/Projects/VFH/connectivity_verification/tests/self_disabling.v",[[[[[["d_flip_flop",[[0,0],[0,65]],[[0,7],[0,18]],[],["module"]],[7,0]],[[["clk",[[0,19],[0,28]],[[0,25],[0,28]],["d_flip_flop"],["port","input"]],["rst",[[0,30],[0,39]],[[0,36],[0,39]],["d_flip_flop"],["port","input"]],["data",[[0,41],[0,51]],[[0,47],[0,51]],["d_flip_flop"],["port","input"]],["out",[[0,53],[0,63]],[[0,60],[0,63]],["d_flip_flop"],["port","output"]],["dff",[[1,4],[1,11]],[[1,8],[1,11]],["d_flip_flop"],["variable","reg"]]]]],[[["top",[[8,0],[8,57]],[[8,7],[8,10]],[],["module"]],[13,9]],[[["clk",[[8,11],[8,20]],[[8,17],[8,20]],["top"],["port","input"]],["rst",[[8,22],[8,31]],[[8,28],[8,31]],["top"],["port","input"]],["data",[[8,33],[8,43]],[[8,39],[8,43]],["top"],["port","input"]],["out",[[8,45],[8,55]],[[8,52],[8,55]],["top"],["port","output"]],["gclk",[[9,4],[9,13]],[[9,9],[9,13]],["top"],["variable","wire"]],["self",[[9,4],[9,19]],[[9,15],[9,19]],["top"],["variable","gclk"]],["dff",[[11,4],[11,42]],[[11,16],[11,19]],["top"],["instance","d_flip_flop"]]]]]]],null,0]],["/home/guilherme/Projects/VFH/connectivity_verification/tests/two_paths.v",[[[[[["top",[[0,0],[0,51]],[[0,7],[0,10]],[],["module"]],[3,0]],[[["a0",[[0,11],[0,19]],[[0,17],[0,19]],["top"],["port","inout"]],["a1",[[0,21],[0,29]],[[0,27],[0,29]],["top"],["port","inout"]],["a2",[[0,31],[0,39]],[[0,37],[0,39]],["top"],["port","inout"]],["a3",[[0,41],[0,49]],[[0,47],[0,49]],["top"],["port","inout"]],["t",[[1,4],[1,19]],[[1,14],[1,15]],["top"],["instance","two_paths"]]]]],[[["two_paths",[[4,0],[4,57]],[[4,7],[4,16]],[],["module"]],[9,9]],[[["a0",[[4,17],[4,25]],[[4,23],[4,25]],["two_paths"],["port","inout"]],["a1",[[4,27],[4,35]],[[4,33],[4,35]],["two_paths"],["port","inout"]],["a2",[[4,37],[4,45]],[[4,43],[4,45]],["two_paths"],["port","inout"]],["a3",[[4,47],[4,55]],[[4,53],[4,55]],["two_paths"],["port","inout"]]]]]]],null,0]]]}