;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @10, @2
	SPL <127, 109
	SPL <127, 109
	MOV -17, <-20
	SUB @121, 103
	MOV 1, <20
	JMZ -17, @-20
	ADD 210, @60
	SUB 10, 0
	MOV 1, 0
	SLT -1, <-20
	SPL @300, 91
	CMP @121, 103
	SUB @10, @2
	SLT @10, 2
	SUB 10, 0
	JMZ -17, @-20
	ADD 210, @60
	SUB @121, 103
	SUB @21, -6
	SPL <127, #106
	SLT #0, -19
	SUB @21, -6
	SUB @121, 103
	JMN -1, @-20
	JMP @172, #200
	JMP @172, #200
	CMP #0, -19
	MOV -17, <-20
	MOV -17, <-20
	JMZ -17, @-20
	CMP -207, <-120
	SLT -1, <-20
	CMP -207, <-120
	SUB -17, <-20
	SUB 10, 0
	SUB 10, 0
	SPL <10, 5
	SPL @300, 90
	SPL 0, <402
	DJN 0, #20
	DJN -1, @-20
	CMP -207, <-120
	MOV -7, <-20
	SUB @127, 106
	SUB @127, 106
