
SmartEnergyMaster.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a94  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000174  08003ba0  08003ba0  00004ba0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d14  08003d14  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  08003d14  08003d14  00004d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003d1c  08003d1c  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d1c  08003d1c  00004d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003d20  08003d20  00004d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003d24  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000210  2000005c  08003d80  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000026c  08003d80  0000526c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ac1b  00000000  00000000  00005085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001eb0  00000000  00000000  0000fca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009d0  00000000  00000000  00011b50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000078f  00000000  00000000  00012520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000178f0  00000000  00000000  00012caf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e697  00000000  00000000  0002a59f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000825ab  00000000  00000000  00038c36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bb1e1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002be0  00000000  00000000  000bb224  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000bde04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003b88 	.word	0x08003b88

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08003b88 	.word	0x08003b88

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 800015c:	b480      	push	{r7}
 800015e:	b083      	sub	sp, #12
 8000160:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000162:	4b0e      	ldr	r3, [pc, #56]	@ (800019c <MX_GPIO_Init+0x40>)
 8000164:	699b      	ldr	r3, [r3, #24]
 8000166:	4a0d      	ldr	r2, [pc, #52]	@ (800019c <MX_GPIO_Init+0x40>)
 8000168:	f043 0304 	orr.w	r3, r3, #4
 800016c:	6193      	str	r3, [r2, #24]
 800016e:	4b0b      	ldr	r3, [pc, #44]	@ (800019c <MX_GPIO_Init+0x40>)
 8000170:	699b      	ldr	r3, [r3, #24]
 8000172:	f003 0304 	and.w	r3, r3, #4
 8000176:	607b      	str	r3, [r7, #4]
 8000178:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800017a:	4b08      	ldr	r3, [pc, #32]	@ (800019c <MX_GPIO_Init+0x40>)
 800017c:	699b      	ldr	r3, [r3, #24]
 800017e:	4a07      	ldr	r2, [pc, #28]	@ (800019c <MX_GPIO_Init+0x40>)
 8000180:	f043 0308 	orr.w	r3, r3, #8
 8000184:	6193      	str	r3, [r2, #24]
 8000186:	4b05      	ldr	r3, [pc, #20]	@ (800019c <MX_GPIO_Init+0x40>)
 8000188:	699b      	ldr	r3, [r3, #24]
 800018a:	f003 0308 	and.w	r3, r3, #8
 800018e:	603b      	str	r3, [r7, #0]
 8000190:	683b      	ldr	r3, [r7, #0]

}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	40021000 	.word	0x40021000

080001a0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80001a0:	b580      	push	{r7, lr}
 80001a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80001a4:	4b12      	ldr	r3, [pc, #72]	@ (80001f0 <MX_I2C1_Init+0x50>)
 80001a6:	4a13      	ldr	r2, [pc, #76]	@ (80001f4 <MX_I2C1_Init+0x54>)
 80001a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80001aa:	4b11      	ldr	r3, [pc, #68]	@ (80001f0 <MX_I2C1_Init+0x50>)
 80001ac:	4a12      	ldr	r2, [pc, #72]	@ (80001f8 <MX_I2C1_Init+0x58>)
 80001ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80001b0:	4b0f      	ldr	r3, [pc, #60]	@ (80001f0 <MX_I2C1_Init+0x50>)
 80001b2:	2200      	movs	r2, #0
 80001b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80001b6:	4b0e      	ldr	r3, [pc, #56]	@ (80001f0 <MX_I2C1_Init+0x50>)
 80001b8:	2200      	movs	r2, #0
 80001ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80001bc:	4b0c      	ldr	r3, [pc, #48]	@ (80001f0 <MX_I2C1_Init+0x50>)
 80001be:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80001c2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80001c4:	4b0a      	ldr	r3, [pc, #40]	@ (80001f0 <MX_I2C1_Init+0x50>)
 80001c6:	2200      	movs	r2, #0
 80001c8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80001ca:	4b09      	ldr	r3, [pc, #36]	@ (80001f0 <MX_I2C1_Init+0x50>)
 80001cc:	2200      	movs	r2, #0
 80001ce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80001d0:	4b07      	ldr	r3, [pc, #28]	@ (80001f0 <MX_I2C1_Init+0x50>)
 80001d2:	2200      	movs	r2, #0
 80001d4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80001d6:	4b06      	ldr	r3, [pc, #24]	@ (80001f0 <MX_I2C1_Init+0x50>)
 80001d8:	2200      	movs	r2, #0
 80001da:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <MX_I2C1_Init+0x50>)
 80001de:	f000 fd27 	bl	8000c30 <HAL_I2C_Init>
 80001e2:	4603      	mov	r3, r0
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d001      	beq.n	80001ec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80001e8:	f000 f8ff 	bl	80003ea <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80001ec:	bf00      	nop
 80001ee:	bd80      	pop	{r7, pc}
 80001f0:	20000078 	.word	0x20000078
 80001f4:	40005400 	.word	0x40005400
 80001f8:	00061a80 	.word	0x00061a80

080001fc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b088      	sub	sp, #32
 8000200:	af00      	add	r7, sp, #0
 8000202:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000204:	f107 0310 	add.w	r3, r7, #16
 8000208:	2200      	movs	r2, #0
 800020a:	601a      	str	r2, [r3, #0]
 800020c:	605a      	str	r2, [r3, #4]
 800020e:	609a      	str	r2, [r3, #8]
 8000210:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	681b      	ldr	r3, [r3, #0]
 8000216:	4a16      	ldr	r2, [pc, #88]	@ (8000270 <HAL_I2C_MspInit+0x74>)
 8000218:	4293      	cmp	r3, r2
 800021a:	d125      	bne.n	8000268 <HAL_I2C_MspInit+0x6c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800021c:	4b15      	ldr	r3, [pc, #84]	@ (8000274 <HAL_I2C_MspInit+0x78>)
 800021e:	699b      	ldr	r3, [r3, #24]
 8000220:	4a14      	ldr	r2, [pc, #80]	@ (8000274 <HAL_I2C_MspInit+0x78>)
 8000222:	f043 0308 	orr.w	r3, r3, #8
 8000226:	6193      	str	r3, [r2, #24]
 8000228:	4b12      	ldr	r3, [pc, #72]	@ (8000274 <HAL_I2C_MspInit+0x78>)
 800022a:	699b      	ldr	r3, [r3, #24]
 800022c:	f003 0308 	and.w	r3, r3, #8
 8000230:	60fb      	str	r3, [r7, #12]
 8000232:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000234:	23c0      	movs	r3, #192	@ 0xc0
 8000236:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000238:	2312      	movs	r3, #18
 800023a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800023c:	2300      	movs	r3, #0
 800023e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000240:	2303      	movs	r3, #3
 8000242:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000244:	f107 0310 	add.w	r3, r7, #16
 8000248:	4619      	mov	r1, r3
 800024a:	480b      	ldr	r0, [pc, #44]	@ (8000278 <HAL_I2C_MspInit+0x7c>)
 800024c:	f000 fb74 	bl	8000938 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000250:	4b08      	ldr	r3, [pc, #32]	@ (8000274 <HAL_I2C_MspInit+0x78>)
 8000252:	69db      	ldr	r3, [r3, #28]
 8000254:	4a07      	ldr	r2, [pc, #28]	@ (8000274 <HAL_I2C_MspInit+0x78>)
 8000256:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800025a:	61d3      	str	r3, [r2, #28]
 800025c:	4b05      	ldr	r3, [pc, #20]	@ (8000274 <HAL_I2C_MspInit+0x78>)
 800025e:	69db      	ldr	r3, [r3, #28]
 8000260:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000264:	60bb      	str	r3, [r7, #8]
 8000266:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000268:	bf00      	nop
 800026a:	3720      	adds	r7, #32
 800026c:	46bd      	mov	sp, r7
 800026e:	bd80      	pop	{r7, pc}
 8000270:	40005400 	.word	0x40005400
 8000274:	40021000 	.word	0x40021000
 8000278:	40010c00 	.word	0x40010c00

0800027c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800027c:	b590      	push	{r4, r7, lr}
 800027e:	b09f      	sub	sp, #124	@ 0x7c
 8000280:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000282:	f000 f9ef 	bl	8000664 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000286:	f000 f86f 	bl	8000368 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800028a:	f7ff ff67 	bl	800015c <MX_GPIO_Init>
  MX_I2C1_Init();
 800028e:	f7ff ff87 	bl	80001a0 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000292:	f000 f94b 	bl	800052c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  ESP8266_Init(&huart1);
 8000296:	482c      	ldr	r0, [pc, #176]	@ (8000348 <main+0xcc>)
 8000298:	f002 fdca 	bl	8002e30 <ESP8266_Init>
  ESP8266_ConnectWiFi();
 800029c:	f002 fe24 	bl	8002ee8 <ESP8266_ConnectWiFi>
  SSD1306_Init(&hi2c1);
 80002a0:	482a      	ldr	r0, [pc, #168]	@ (800034c <main+0xd0>)
 80002a2:	f002 fee1 	bl	8003068 <SSD1306_Init>
  SSD1306_Clear();
 80002a6:	f002 ff43 	bl	8003130 <SSD1306_Clear>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  uint32_t voltage = 0, current = 0, power = 0;
 80002aa:	2300      	movs	r3, #0
 80002ac:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80002ae:	2300      	movs	r3, #0
 80002b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80002b2:	2300      	movs	r3, #0
 80002b4:	667b      	str	r3, [r7, #100]	@ 0x64
	  char buffer[100];

	  ADE7953_ReadRegister(&hi2c1, ADE7953_REG_VRMS, &voltage, 3);
 80002b6:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 80002ba:	2303      	movs	r3, #3
 80002bc:	2131      	movs	r1, #49	@ 0x31
 80002be:	4823      	ldr	r0, [pc, #140]	@ (800034c <main+0xd0>)
 80002c0:	f002 fd68 	bl	8002d94 <ADE7953_ReadRegister>
	  ADE7953_ReadRegister(&hi2c1, ADE7953_REG_IRMSA, &current, 3);
 80002c4:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 80002c8:	2303      	movs	r3, #3
 80002ca:	2132      	movs	r1, #50	@ 0x32
 80002cc:	481f      	ldr	r0, [pc, #124]	@ (800034c <main+0xd0>)
 80002ce:	f002 fd61 	bl	8002d94 <ADE7953_ReadRegister>
	  ADE7953_ReadRegister(&hi2c1, ADE7953_REG_WATT, &power, 3);
 80002d2:	f107 0264 	add.w	r2, r7, #100	@ 0x64
 80002d6:	2303      	movs	r3, #3
 80002d8:	2130      	movs	r1, #48	@ 0x30
 80002da:	481c      	ldr	r0, [pc, #112]	@ (800034c <main+0xd0>)
 80002dc:	f002 fd5a 	bl	8002d94 <ADE7953_ReadRegister>

	  sprintf(buffer, "GET /upload?V=%lu&C=%lu&P=%lu HTTP/1.1\r\nHost: %s\r\n\r\n",
 80002e0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80002e2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80002e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80002e6:	4638      	mov	r0, r7
 80002e8:	4c19      	ldr	r4, [pc, #100]	@ (8000350 <main+0xd4>)
 80002ea:	9401      	str	r4, [sp, #4]
 80002ec:	9300      	str	r3, [sp, #0]
 80002ee:	460b      	mov	r3, r1
 80002f0:	4918      	ldr	r1, [pc, #96]	@ (8000354 <main+0xd8>)
 80002f2:	f002 ff83 	bl	80031fc <siprintf>
			  voltage, current, power, SERVER_IP);

	  ESP8266_SendCommand("AT+CIPSTART=\"TCP\",\"your_server.com\",80\r\n", "OK", 2000);
 80002f6:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80002fa:	4917      	ldr	r1, [pc, #92]	@ (8000358 <main+0xdc>)
 80002fc:	4817      	ldr	r0, [pc, #92]	@ (800035c <main+0xe0>)
 80002fe:	f002 fdaf 	bl	8002e60 <ESP8266_SendCommand>
	  ESP8266_SendData(buffer);
 8000302:	463b      	mov	r3, r7
 8000304:	4618      	mov	r0, r3
 8000306:	f002 fe19 	bl	8002f3c <ESP8266_SendData>
	  ESP8266_CloseConnection();
 800030a:	f002 fe51 	bl	8002fb0 <ESP8266_CloseConnection>

	  // Display on OLED
	  SSD1306_Clear();
 800030e:	f002 ff0f 	bl	8003130 <SSD1306_Clear>
	  SSD1306_SetCursor(0, 0);
 8000312:	2100      	movs	r1, #0
 8000314:	2000      	movs	r0, #0
 8000316:	f002 ff33 	bl	8003180 <SSD1306_SetCursor>
	  SSD1306_Print("Voltage:");
 800031a:	4811      	ldr	r0, [pc, #68]	@ (8000360 <main+0xe4>)
 800031c:	f002 ff52 	bl	80031c4 <SSD1306_Print>
	  SSD1306_SetCursor(0, 2);
 8000320:	2102      	movs	r1, #2
 8000322:	2000      	movs	r0, #0
 8000324:	f002 ff2c 	bl	8003180 <SSD1306_SetCursor>
	  sprintf(buffer, "%lu V", voltage);
 8000328:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800032a:	463b      	mov	r3, r7
 800032c:	490d      	ldr	r1, [pc, #52]	@ (8000364 <main+0xe8>)
 800032e:	4618      	mov	r0, r3
 8000330:	f002 ff64 	bl	80031fc <siprintf>
	  SSD1306_Print(buffer);
 8000334:	463b      	mov	r3, r7
 8000336:	4618      	mov	r0, r3
 8000338:	f002 ff44 	bl	80031c4 <SSD1306_Print>

	  HAL_Delay(5000);
 800033c:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000340:	f000 f9f2 	bl	8000728 <HAL_Delay>
  {
 8000344:	bf00      	nop
 8000346:	e7b0      	b.n	80002aa <main+0x2e>
 8000348:	200000d0 	.word	0x200000d0
 800034c:	20000078 	.word	0x20000078
 8000350:	08003bd8 	.word	0x08003bd8
 8000354:	08003ba0 	.word	0x08003ba0
 8000358:	08003be8 	.word	0x08003be8
 800035c:	08003bec 	.word	0x08003bec
 8000360:	08003c18 	.word	0x08003c18
 8000364:	08003c24 	.word	0x08003c24

08000368 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b090      	sub	sp, #64	@ 0x40
 800036c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800036e:	f107 0318 	add.w	r3, r7, #24
 8000372:	2228      	movs	r2, #40	@ 0x28
 8000374:	2100      	movs	r1, #0
 8000376:	4618      	mov	r0, r3
 8000378:	f002 ff60 	bl	800323c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800037c:	1d3b      	adds	r3, r7, #4
 800037e:	2200      	movs	r2, #0
 8000380:	601a      	str	r2, [r3, #0]
 8000382:	605a      	str	r2, [r3, #4]
 8000384:	609a      	str	r2, [r3, #8]
 8000386:	60da      	str	r2, [r3, #12]
 8000388:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800038a:	2302      	movs	r3, #2
 800038c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800038e:	2301      	movs	r3, #1
 8000390:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000392:	2310      	movs	r3, #16
 8000394:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000396:	2302      	movs	r3, #2
 8000398:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800039a:	2300      	movs	r3, #0
 800039c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800039e:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80003a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003a4:	f107 0318 	add.w	r3, r7, #24
 80003a8:	4618      	mov	r0, r3
 80003aa:	f001 fe27 	bl	8001ffc <HAL_RCC_OscConfig>
 80003ae:	4603      	mov	r3, r0
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d001      	beq.n	80003b8 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80003b4:	f000 f819 	bl	80003ea <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003b8:	230f      	movs	r3, #15
 80003ba:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003bc:	2302      	movs	r3, #2
 80003be:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003c0:	2300      	movs	r3, #0
 80003c2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80003c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003ca:	2300      	movs	r3, #0
 80003cc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003ce:	1d3b      	adds	r3, r7, #4
 80003d0:	2102      	movs	r1, #2
 80003d2:	4618      	mov	r0, r3
 80003d4:	f002 f894 	bl	8002500 <HAL_RCC_ClockConfig>
 80003d8:	4603      	mov	r3, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d001      	beq.n	80003e2 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80003de:	f000 f804 	bl	80003ea <Error_Handler>
  }
}
 80003e2:	bf00      	nop
 80003e4:	3740      	adds	r7, #64	@ 0x40
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bd80      	pop	{r7, pc}

080003ea <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003ea:	b480      	push	{r7}
 80003ec:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003ee:	b672      	cpsid	i
}
 80003f0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003f2:	bf00      	nop
 80003f4:	e7fd      	b.n	80003f2 <Error_Handler+0x8>
	...

080003f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	b085      	sub	sp, #20
 80003fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003fe:	4b15      	ldr	r3, [pc, #84]	@ (8000454 <HAL_MspInit+0x5c>)
 8000400:	699b      	ldr	r3, [r3, #24]
 8000402:	4a14      	ldr	r2, [pc, #80]	@ (8000454 <HAL_MspInit+0x5c>)
 8000404:	f043 0301 	orr.w	r3, r3, #1
 8000408:	6193      	str	r3, [r2, #24]
 800040a:	4b12      	ldr	r3, [pc, #72]	@ (8000454 <HAL_MspInit+0x5c>)
 800040c:	699b      	ldr	r3, [r3, #24]
 800040e:	f003 0301 	and.w	r3, r3, #1
 8000412:	60bb      	str	r3, [r7, #8]
 8000414:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000416:	4b0f      	ldr	r3, [pc, #60]	@ (8000454 <HAL_MspInit+0x5c>)
 8000418:	69db      	ldr	r3, [r3, #28]
 800041a:	4a0e      	ldr	r2, [pc, #56]	@ (8000454 <HAL_MspInit+0x5c>)
 800041c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000420:	61d3      	str	r3, [r2, #28]
 8000422:	4b0c      	ldr	r3, [pc, #48]	@ (8000454 <HAL_MspInit+0x5c>)
 8000424:	69db      	ldr	r3, [r3, #28]
 8000426:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800042a:	607b      	str	r3, [r7, #4]
 800042c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800042e:	4b0a      	ldr	r3, [pc, #40]	@ (8000458 <HAL_MspInit+0x60>)
 8000430:	685b      	ldr	r3, [r3, #4]
 8000432:	60fb      	str	r3, [r7, #12]
 8000434:	68fb      	ldr	r3, [r7, #12]
 8000436:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800043a:	60fb      	str	r3, [r7, #12]
 800043c:	68fb      	ldr	r3, [r7, #12]
 800043e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000442:	60fb      	str	r3, [r7, #12]
 8000444:	4a04      	ldr	r2, [pc, #16]	@ (8000458 <HAL_MspInit+0x60>)
 8000446:	68fb      	ldr	r3, [r7, #12]
 8000448:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800044a:	bf00      	nop
 800044c:	3714      	adds	r7, #20
 800044e:	46bd      	mov	sp, r7
 8000450:	bc80      	pop	{r7}
 8000452:	4770      	bx	lr
 8000454:	40021000 	.word	0x40021000
 8000458:	40010000 	.word	0x40010000

0800045c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800045c:	b480      	push	{r7}
 800045e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000460:	bf00      	nop
 8000462:	e7fd      	b.n	8000460 <NMI_Handler+0x4>

08000464 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000464:	b480      	push	{r7}
 8000466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000468:	bf00      	nop
 800046a:	e7fd      	b.n	8000468 <HardFault_Handler+0x4>

0800046c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800046c:	b480      	push	{r7}
 800046e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000470:	bf00      	nop
 8000472:	e7fd      	b.n	8000470 <MemManage_Handler+0x4>

08000474 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000474:	b480      	push	{r7}
 8000476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000478:	bf00      	nop
 800047a:	e7fd      	b.n	8000478 <BusFault_Handler+0x4>

0800047c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800047c:	b480      	push	{r7}
 800047e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000480:	bf00      	nop
 8000482:	e7fd      	b.n	8000480 <UsageFault_Handler+0x4>

08000484 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000488:	bf00      	nop
 800048a:	46bd      	mov	sp, r7
 800048c:	bc80      	pop	{r7}
 800048e:	4770      	bx	lr

08000490 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000490:	b480      	push	{r7}
 8000492:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000494:	bf00      	nop
 8000496:	46bd      	mov	sp, r7
 8000498:	bc80      	pop	{r7}
 800049a:	4770      	bx	lr

0800049c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800049c:	b480      	push	{r7}
 800049e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004a0:	bf00      	nop
 80004a2:	46bd      	mov	sp, r7
 80004a4:	bc80      	pop	{r7}
 80004a6:	4770      	bx	lr

080004a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004ac:	f000 f920 	bl	80006f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004b0:	bf00      	nop
 80004b2:	bd80      	pop	{r7, pc}

080004b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b086      	sub	sp, #24
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80004bc:	4a14      	ldr	r2, [pc, #80]	@ (8000510 <_sbrk+0x5c>)
 80004be:	4b15      	ldr	r3, [pc, #84]	@ (8000514 <_sbrk+0x60>)
 80004c0:	1ad3      	subs	r3, r2, r3
 80004c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80004c4:	697b      	ldr	r3, [r7, #20]
 80004c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80004c8:	4b13      	ldr	r3, [pc, #76]	@ (8000518 <_sbrk+0x64>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d102      	bne.n	80004d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80004d0:	4b11      	ldr	r3, [pc, #68]	@ (8000518 <_sbrk+0x64>)
 80004d2:	4a12      	ldr	r2, [pc, #72]	@ (800051c <_sbrk+0x68>)
 80004d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80004d6:	4b10      	ldr	r3, [pc, #64]	@ (8000518 <_sbrk+0x64>)
 80004d8:	681a      	ldr	r2, [r3, #0]
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	4413      	add	r3, r2
 80004de:	693a      	ldr	r2, [r7, #16]
 80004e0:	429a      	cmp	r2, r3
 80004e2:	d207      	bcs.n	80004f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80004e4:	f002 fec8 	bl	8003278 <__errno>
 80004e8:	4603      	mov	r3, r0
 80004ea:	220c      	movs	r2, #12
 80004ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80004ee:	f04f 33ff 	mov.w	r3, #4294967295
 80004f2:	e009      	b.n	8000508 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80004f4:	4b08      	ldr	r3, [pc, #32]	@ (8000518 <_sbrk+0x64>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80004fa:	4b07      	ldr	r3, [pc, #28]	@ (8000518 <_sbrk+0x64>)
 80004fc:	681a      	ldr	r2, [r3, #0]
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	4413      	add	r3, r2
 8000502:	4a05      	ldr	r2, [pc, #20]	@ (8000518 <_sbrk+0x64>)
 8000504:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000506:	68fb      	ldr	r3, [r7, #12]
}
 8000508:	4618      	mov	r0, r3
 800050a:	3718      	adds	r7, #24
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}
 8000510:	20001800 	.word	0x20001800
 8000514:	00000400 	.word	0x00000400
 8000518:	200000cc 	.word	0x200000cc
 800051c:	20000270 	.word	0x20000270

08000520 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000524:	bf00      	nop
 8000526:	46bd      	mov	sp, r7
 8000528:	bc80      	pop	{r7}
 800052a:	4770      	bx	lr

0800052c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000530:	4b11      	ldr	r3, [pc, #68]	@ (8000578 <MX_USART1_UART_Init+0x4c>)
 8000532:	4a12      	ldr	r2, [pc, #72]	@ (800057c <MX_USART1_UART_Init+0x50>)
 8000534:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000536:	4b10      	ldr	r3, [pc, #64]	@ (8000578 <MX_USART1_UART_Init+0x4c>)
 8000538:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800053c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800053e:	4b0e      	ldr	r3, [pc, #56]	@ (8000578 <MX_USART1_UART_Init+0x4c>)
 8000540:	2200      	movs	r2, #0
 8000542:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000544:	4b0c      	ldr	r3, [pc, #48]	@ (8000578 <MX_USART1_UART_Init+0x4c>)
 8000546:	2200      	movs	r2, #0
 8000548:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800054a:	4b0b      	ldr	r3, [pc, #44]	@ (8000578 <MX_USART1_UART_Init+0x4c>)
 800054c:	2200      	movs	r2, #0
 800054e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000550:	4b09      	ldr	r3, [pc, #36]	@ (8000578 <MX_USART1_UART_Init+0x4c>)
 8000552:	220c      	movs	r2, #12
 8000554:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000556:	4b08      	ldr	r3, [pc, #32]	@ (8000578 <MX_USART1_UART_Init+0x4c>)
 8000558:	2200      	movs	r2, #0
 800055a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800055c:	4b06      	ldr	r3, [pc, #24]	@ (8000578 <MX_USART1_UART_Init+0x4c>)
 800055e:	2200      	movs	r2, #0
 8000560:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000562:	4805      	ldr	r0, [pc, #20]	@ (8000578 <MX_USART1_UART_Init+0x4c>)
 8000564:	f002 f95a 	bl	800281c <HAL_UART_Init>
 8000568:	4603      	mov	r3, r0
 800056a:	2b00      	cmp	r3, #0
 800056c:	d001      	beq.n	8000572 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800056e:	f7ff ff3c 	bl	80003ea <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000572:	bf00      	nop
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	200000d0 	.word	0x200000d0
 800057c:	40013800 	.word	0x40013800

08000580 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b088      	sub	sp, #32
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000588:	f107 0310 	add.w	r3, r7, #16
 800058c:	2200      	movs	r2, #0
 800058e:	601a      	str	r2, [r3, #0]
 8000590:	605a      	str	r2, [r3, #4]
 8000592:	609a      	str	r2, [r3, #8]
 8000594:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	4a1c      	ldr	r2, [pc, #112]	@ (800060c <HAL_UART_MspInit+0x8c>)
 800059c:	4293      	cmp	r3, r2
 800059e:	d131      	bne.n	8000604 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80005a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000610 <HAL_UART_MspInit+0x90>)
 80005a2:	699b      	ldr	r3, [r3, #24]
 80005a4:	4a1a      	ldr	r2, [pc, #104]	@ (8000610 <HAL_UART_MspInit+0x90>)
 80005a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005aa:	6193      	str	r3, [r2, #24]
 80005ac:	4b18      	ldr	r3, [pc, #96]	@ (8000610 <HAL_UART_MspInit+0x90>)
 80005ae:	699b      	ldr	r3, [r3, #24]
 80005b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005b4:	60fb      	str	r3, [r7, #12]
 80005b6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b8:	4b15      	ldr	r3, [pc, #84]	@ (8000610 <HAL_UART_MspInit+0x90>)
 80005ba:	699b      	ldr	r3, [r3, #24]
 80005bc:	4a14      	ldr	r2, [pc, #80]	@ (8000610 <HAL_UART_MspInit+0x90>)
 80005be:	f043 0304 	orr.w	r3, r3, #4
 80005c2:	6193      	str	r3, [r2, #24]
 80005c4:	4b12      	ldr	r3, [pc, #72]	@ (8000610 <HAL_UART_MspInit+0x90>)
 80005c6:	699b      	ldr	r3, [r3, #24]
 80005c8:	f003 0304 	and.w	r3, r3, #4
 80005cc:	60bb      	str	r3, [r7, #8]
 80005ce:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80005d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80005d4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005d6:	2302      	movs	r3, #2
 80005d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005da:	2303      	movs	r3, #3
 80005dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005de:	f107 0310 	add.w	r3, r7, #16
 80005e2:	4619      	mov	r1, r3
 80005e4:	480b      	ldr	r0, [pc, #44]	@ (8000614 <HAL_UART_MspInit+0x94>)
 80005e6:	f000 f9a7 	bl	8000938 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80005ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005f0:	2300      	movs	r3, #0
 80005f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f4:	2300      	movs	r3, #0
 80005f6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005f8:	f107 0310 	add.w	r3, r7, #16
 80005fc:	4619      	mov	r1, r3
 80005fe:	4805      	ldr	r0, [pc, #20]	@ (8000614 <HAL_UART_MspInit+0x94>)
 8000600:	f000 f99a 	bl	8000938 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000604:	bf00      	nop
 8000606:	3720      	adds	r7, #32
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	40013800 	.word	0x40013800
 8000610:	40021000 	.word	0x40021000
 8000614:	40010800 	.word	0x40010800

08000618 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000618:	f7ff ff82 	bl	8000520 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800061c:	480b      	ldr	r0, [pc, #44]	@ (800064c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800061e:	490c      	ldr	r1, [pc, #48]	@ (8000650 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000620:	4a0c      	ldr	r2, [pc, #48]	@ (8000654 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000622:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000624:	e002      	b.n	800062c <LoopCopyDataInit>

08000626 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000626:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000628:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800062a:	3304      	adds	r3, #4

0800062c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800062c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800062e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000630:	d3f9      	bcc.n	8000626 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000632:	4a09      	ldr	r2, [pc, #36]	@ (8000658 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000634:	4c09      	ldr	r4, [pc, #36]	@ (800065c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000636:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000638:	e001      	b.n	800063e <LoopFillZerobss>

0800063a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800063a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800063c:	3204      	adds	r2, #4

0800063e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800063e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000640:	d3fb      	bcc.n	800063a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000642:	f002 fe1f 	bl	8003284 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000646:	f7ff fe19 	bl	800027c <main>
  bx lr
 800064a:	4770      	bx	lr
  ldr r0, =_sdata
 800064c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000650:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000654:	08003d24 	.word	0x08003d24
  ldr r2, =_sbss
 8000658:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800065c:	2000026c 	.word	0x2000026c

08000660 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000660:	e7fe      	b.n	8000660 <ADC1_2_IRQHandler>
	...

08000664 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000668:	4b08      	ldr	r3, [pc, #32]	@ (800068c <HAL_Init+0x28>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4a07      	ldr	r2, [pc, #28]	@ (800068c <HAL_Init+0x28>)
 800066e:	f043 0310 	orr.w	r3, r3, #16
 8000672:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000674:	2003      	movs	r0, #3
 8000676:	f000 f92b 	bl	80008d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800067a:	200f      	movs	r0, #15
 800067c:	f000 f808 	bl	8000690 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000680:	f7ff feba 	bl	80003f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000684:	2300      	movs	r3, #0
}
 8000686:	4618      	mov	r0, r3
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	40022000 	.word	0x40022000

08000690 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000698:	4b12      	ldr	r3, [pc, #72]	@ (80006e4 <HAL_InitTick+0x54>)
 800069a:	681a      	ldr	r2, [r3, #0]
 800069c:	4b12      	ldr	r3, [pc, #72]	@ (80006e8 <HAL_InitTick+0x58>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	4619      	mov	r1, r3
 80006a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80006aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80006ae:	4618      	mov	r0, r3
 80006b0:	f000 f935 	bl	800091e <HAL_SYSTICK_Config>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006ba:	2301      	movs	r3, #1
 80006bc:	e00e      	b.n	80006dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	2b0f      	cmp	r3, #15
 80006c2:	d80a      	bhi.n	80006da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006c4:	2200      	movs	r2, #0
 80006c6:	6879      	ldr	r1, [r7, #4]
 80006c8:	f04f 30ff 	mov.w	r0, #4294967295
 80006cc:	f000 f90b 	bl	80008e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006d0:	4a06      	ldr	r2, [pc, #24]	@ (80006ec <HAL_InitTick+0x5c>)
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80006d6:	2300      	movs	r3, #0
 80006d8:	e000      	b.n	80006dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006da:	2301      	movs	r3, #1
}
 80006dc:	4618      	mov	r0, r3
 80006de:	3708      	adds	r7, #8
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	20000000 	.word	0x20000000
 80006e8:	20000008 	.word	0x20000008
 80006ec:	20000004 	.word	0x20000004

080006f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006f4:	4b05      	ldr	r3, [pc, #20]	@ (800070c <HAL_IncTick+0x1c>)
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	461a      	mov	r2, r3
 80006fa:	4b05      	ldr	r3, [pc, #20]	@ (8000710 <HAL_IncTick+0x20>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	4413      	add	r3, r2
 8000700:	4a03      	ldr	r2, [pc, #12]	@ (8000710 <HAL_IncTick+0x20>)
 8000702:	6013      	str	r3, [r2, #0]
}
 8000704:	bf00      	nop
 8000706:	46bd      	mov	sp, r7
 8000708:	bc80      	pop	{r7}
 800070a:	4770      	bx	lr
 800070c:	20000008 	.word	0x20000008
 8000710:	20000118 	.word	0x20000118

08000714 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  return uwTick;
 8000718:	4b02      	ldr	r3, [pc, #8]	@ (8000724 <HAL_GetTick+0x10>)
 800071a:	681b      	ldr	r3, [r3, #0]
}
 800071c:	4618      	mov	r0, r3
 800071e:	46bd      	mov	sp, r7
 8000720:	bc80      	pop	{r7}
 8000722:	4770      	bx	lr
 8000724:	20000118 	.word	0x20000118

08000728 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b084      	sub	sp, #16
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000730:	f7ff fff0 	bl	8000714 <HAL_GetTick>
 8000734:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800073a:	68fb      	ldr	r3, [r7, #12]
 800073c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000740:	d005      	beq.n	800074e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000742:	4b0a      	ldr	r3, [pc, #40]	@ (800076c <HAL_Delay+0x44>)
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	461a      	mov	r2, r3
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	4413      	add	r3, r2
 800074c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800074e:	bf00      	nop
 8000750:	f7ff ffe0 	bl	8000714 <HAL_GetTick>
 8000754:	4602      	mov	r2, r0
 8000756:	68bb      	ldr	r3, [r7, #8]
 8000758:	1ad3      	subs	r3, r2, r3
 800075a:	68fa      	ldr	r2, [r7, #12]
 800075c:	429a      	cmp	r2, r3
 800075e:	d8f7      	bhi.n	8000750 <HAL_Delay+0x28>
  {
  }
}
 8000760:	bf00      	nop
 8000762:	bf00      	nop
 8000764:	3710      	adds	r7, #16
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	20000008 	.word	0x20000008

08000770 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000770:	b480      	push	{r7}
 8000772:	b085      	sub	sp, #20
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	f003 0307 	and.w	r3, r3, #7
 800077e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000780:	4b0c      	ldr	r3, [pc, #48]	@ (80007b4 <__NVIC_SetPriorityGrouping+0x44>)
 8000782:	68db      	ldr	r3, [r3, #12]
 8000784:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000786:	68ba      	ldr	r2, [r7, #8]
 8000788:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800078c:	4013      	ands	r3, r2
 800078e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000794:	68bb      	ldr	r3, [r7, #8]
 8000796:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000798:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800079c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007a2:	4a04      	ldr	r2, [pc, #16]	@ (80007b4 <__NVIC_SetPriorityGrouping+0x44>)
 80007a4:	68bb      	ldr	r3, [r7, #8]
 80007a6:	60d3      	str	r3, [r2, #12]
}
 80007a8:	bf00      	nop
 80007aa:	3714      	adds	r7, #20
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bc80      	pop	{r7}
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	e000ed00 	.word	0xe000ed00

080007b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007bc:	4b04      	ldr	r3, [pc, #16]	@ (80007d0 <__NVIC_GetPriorityGrouping+0x18>)
 80007be:	68db      	ldr	r3, [r3, #12]
 80007c0:	0a1b      	lsrs	r3, r3, #8
 80007c2:	f003 0307 	and.w	r3, r3, #7
}
 80007c6:	4618      	mov	r0, r3
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bc80      	pop	{r7}
 80007cc:	4770      	bx	lr
 80007ce:	bf00      	nop
 80007d0:	e000ed00 	.word	0xe000ed00

080007d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b083      	sub	sp, #12
 80007d8:	af00      	add	r7, sp, #0
 80007da:	4603      	mov	r3, r0
 80007dc:	6039      	str	r1, [r7, #0]
 80007de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	db0a      	blt.n	80007fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	b2da      	uxtb	r2, r3
 80007ec:	490c      	ldr	r1, [pc, #48]	@ (8000820 <__NVIC_SetPriority+0x4c>)
 80007ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007f2:	0112      	lsls	r2, r2, #4
 80007f4:	b2d2      	uxtb	r2, r2
 80007f6:	440b      	add	r3, r1
 80007f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007fc:	e00a      	b.n	8000814 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007fe:	683b      	ldr	r3, [r7, #0]
 8000800:	b2da      	uxtb	r2, r3
 8000802:	4908      	ldr	r1, [pc, #32]	@ (8000824 <__NVIC_SetPriority+0x50>)
 8000804:	79fb      	ldrb	r3, [r7, #7]
 8000806:	f003 030f 	and.w	r3, r3, #15
 800080a:	3b04      	subs	r3, #4
 800080c:	0112      	lsls	r2, r2, #4
 800080e:	b2d2      	uxtb	r2, r2
 8000810:	440b      	add	r3, r1
 8000812:	761a      	strb	r2, [r3, #24]
}
 8000814:	bf00      	nop
 8000816:	370c      	adds	r7, #12
 8000818:	46bd      	mov	sp, r7
 800081a:	bc80      	pop	{r7}
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop
 8000820:	e000e100 	.word	0xe000e100
 8000824:	e000ed00 	.word	0xe000ed00

08000828 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000828:	b480      	push	{r7}
 800082a:	b089      	sub	sp, #36	@ 0x24
 800082c:	af00      	add	r7, sp, #0
 800082e:	60f8      	str	r0, [r7, #12]
 8000830:	60b9      	str	r1, [r7, #8]
 8000832:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	f003 0307 	and.w	r3, r3, #7
 800083a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800083c:	69fb      	ldr	r3, [r7, #28]
 800083e:	f1c3 0307 	rsb	r3, r3, #7
 8000842:	2b04      	cmp	r3, #4
 8000844:	bf28      	it	cs
 8000846:	2304      	movcs	r3, #4
 8000848:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800084a:	69fb      	ldr	r3, [r7, #28]
 800084c:	3304      	adds	r3, #4
 800084e:	2b06      	cmp	r3, #6
 8000850:	d902      	bls.n	8000858 <NVIC_EncodePriority+0x30>
 8000852:	69fb      	ldr	r3, [r7, #28]
 8000854:	3b03      	subs	r3, #3
 8000856:	e000      	b.n	800085a <NVIC_EncodePriority+0x32>
 8000858:	2300      	movs	r3, #0
 800085a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800085c:	f04f 32ff 	mov.w	r2, #4294967295
 8000860:	69bb      	ldr	r3, [r7, #24]
 8000862:	fa02 f303 	lsl.w	r3, r2, r3
 8000866:	43da      	mvns	r2, r3
 8000868:	68bb      	ldr	r3, [r7, #8]
 800086a:	401a      	ands	r2, r3
 800086c:	697b      	ldr	r3, [r7, #20]
 800086e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000870:	f04f 31ff 	mov.w	r1, #4294967295
 8000874:	697b      	ldr	r3, [r7, #20]
 8000876:	fa01 f303 	lsl.w	r3, r1, r3
 800087a:	43d9      	mvns	r1, r3
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000880:	4313      	orrs	r3, r2
         );
}
 8000882:	4618      	mov	r0, r3
 8000884:	3724      	adds	r7, #36	@ 0x24
 8000886:	46bd      	mov	sp, r7
 8000888:	bc80      	pop	{r7}
 800088a:	4770      	bx	lr

0800088c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	3b01      	subs	r3, #1
 8000898:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800089c:	d301      	bcc.n	80008a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800089e:	2301      	movs	r3, #1
 80008a0:	e00f      	b.n	80008c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008a2:	4a0a      	ldr	r2, [pc, #40]	@ (80008cc <SysTick_Config+0x40>)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	3b01      	subs	r3, #1
 80008a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008aa:	210f      	movs	r1, #15
 80008ac:	f04f 30ff 	mov.w	r0, #4294967295
 80008b0:	f7ff ff90 	bl	80007d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008b4:	4b05      	ldr	r3, [pc, #20]	@ (80008cc <SysTick_Config+0x40>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008ba:	4b04      	ldr	r3, [pc, #16]	@ (80008cc <SysTick_Config+0x40>)
 80008bc:	2207      	movs	r2, #7
 80008be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008c0:	2300      	movs	r3, #0
}
 80008c2:	4618      	mov	r0, r3
 80008c4:	3708      	adds	r7, #8
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	e000e010 	.word	0xe000e010

080008d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008d8:	6878      	ldr	r0, [r7, #4]
 80008da:	f7ff ff49 	bl	8000770 <__NVIC_SetPriorityGrouping>
}
 80008de:	bf00      	nop
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}

080008e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008e6:	b580      	push	{r7, lr}
 80008e8:	b086      	sub	sp, #24
 80008ea:	af00      	add	r7, sp, #0
 80008ec:	4603      	mov	r3, r0
 80008ee:	60b9      	str	r1, [r7, #8]
 80008f0:	607a      	str	r2, [r7, #4]
 80008f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008f4:	2300      	movs	r3, #0
 80008f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008f8:	f7ff ff5e 	bl	80007b8 <__NVIC_GetPriorityGrouping>
 80008fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008fe:	687a      	ldr	r2, [r7, #4]
 8000900:	68b9      	ldr	r1, [r7, #8]
 8000902:	6978      	ldr	r0, [r7, #20]
 8000904:	f7ff ff90 	bl	8000828 <NVIC_EncodePriority>
 8000908:	4602      	mov	r2, r0
 800090a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800090e:	4611      	mov	r1, r2
 8000910:	4618      	mov	r0, r3
 8000912:	f7ff ff5f 	bl	80007d4 <__NVIC_SetPriority>
}
 8000916:	bf00      	nop
 8000918:	3718      	adds	r7, #24
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}

0800091e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800091e:	b580      	push	{r7, lr}
 8000920:	b082      	sub	sp, #8
 8000922:	af00      	add	r7, sp, #0
 8000924:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000926:	6878      	ldr	r0, [r7, #4]
 8000928:	f7ff ffb0 	bl	800088c <SysTick_Config>
 800092c:	4603      	mov	r3, r0
}
 800092e:	4618      	mov	r0, r3
 8000930:	3708      	adds	r7, #8
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
	...

08000938 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000938:	b480      	push	{r7}
 800093a:	b08b      	sub	sp, #44	@ 0x2c
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
 8000940:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000942:	2300      	movs	r3, #0
 8000944:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000946:	2300      	movs	r3, #0
 8000948:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800094a:	e161      	b.n	8000c10 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800094c:	2201      	movs	r2, #1
 800094e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000950:	fa02 f303 	lsl.w	r3, r2, r3
 8000954:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000956:	683b      	ldr	r3, [r7, #0]
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	69fa      	ldr	r2, [r7, #28]
 800095c:	4013      	ands	r3, r2
 800095e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000960:	69ba      	ldr	r2, [r7, #24]
 8000962:	69fb      	ldr	r3, [r7, #28]
 8000964:	429a      	cmp	r2, r3
 8000966:	f040 8150 	bne.w	8000c0a <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	685b      	ldr	r3, [r3, #4]
 800096e:	4a97      	ldr	r2, [pc, #604]	@ (8000bcc <HAL_GPIO_Init+0x294>)
 8000970:	4293      	cmp	r3, r2
 8000972:	d05e      	beq.n	8000a32 <HAL_GPIO_Init+0xfa>
 8000974:	4a95      	ldr	r2, [pc, #596]	@ (8000bcc <HAL_GPIO_Init+0x294>)
 8000976:	4293      	cmp	r3, r2
 8000978:	d875      	bhi.n	8000a66 <HAL_GPIO_Init+0x12e>
 800097a:	4a95      	ldr	r2, [pc, #596]	@ (8000bd0 <HAL_GPIO_Init+0x298>)
 800097c:	4293      	cmp	r3, r2
 800097e:	d058      	beq.n	8000a32 <HAL_GPIO_Init+0xfa>
 8000980:	4a93      	ldr	r2, [pc, #588]	@ (8000bd0 <HAL_GPIO_Init+0x298>)
 8000982:	4293      	cmp	r3, r2
 8000984:	d86f      	bhi.n	8000a66 <HAL_GPIO_Init+0x12e>
 8000986:	4a93      	ldr	r2, [pc, #588]	@ (8000bd4 <HAL_GPIO_Init+0x29c>)
 8000988:	4293      	cmp	r3, r2
 800098a:	d052      	beq.n	8000a32 <HAL_GPIO_Init+0xfa>
 800098c:	4a91      	ldr	r2, [pc, #580]	@ (8000bd4 <HAL_GPIO_Init+0x29c>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d869      	bhi.n	8000a66 <HAL_GPIO_Init+0x12e>
 8000992:	4a91      	ldr	r2, [pc, #580]	@ (8000bd8 <HAL_GPIO_Init+0x2a0>)
 8000994:	4293      	cmp	r3, r2
 8000996:	d04c      	beq.n	8000a32 <HAL_GPIO_Init+0xfa>
 8000998:	4a8f      	ldr	r2, [pc, #572]	@ (8000bd8 <HAL_GPIO_Init+0x2a0>)
 800099a:	4293      	cmp	r3, r2
 800099c:	d863      	bhi.n	8000a66 <HAL_GPIO_Init+0x12e>
 800099e:	4a8f      	ldr	r2, [pc, #572]	@ (8000bdc <HAL_GPIO_Init+0x2a4>)
 80009a0:	4293      	cmp	r3, r2
 80009a2:	d046      	beq.n	8000a32 <HAL_GPIO_Init+0xfa>
 80009a4:	4a8d      	ldr	r2, [pc, #564]	@ (8000bdc <HAL_GPIO_Init+0x2a4>)
 80009a6:	4293      	cmp	r3, r2
 80009a8:	d85d      	bhi.n	8000a66 <HAL_GPIO_Init+0x12e>
 80009aa:	2b12      	cmp	r3, #18
 80009ac:	d82a      	bhi.n	8000a04 <HAL_GPIO_Init+0xcc>
 80009ae:	2b12      	cmp	r3, #18
 80009b0:	d859      	bhi.n	8000a66 <HAL_GPIO_Init+0x12e>
 80009b2:	a201      	add	r2, pc, #4	@ (adr r2, 80009b8 <HAL_GPIO_Init+0x80>)
 80009b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009b8:	08000a33 	.word	0x08000a33
 80009bc:	08000a0d 	.word	0x08000a0d
 80009c0:	08000a1f 	.word	0x08000a1f
 80009c4:	08000a61 	.word	0x08000a61
 80009c8:	08000a67 	.word	0x08000a67
 80009cc:	08000a67 	.word	0x08000a67
 80009d0:	08000a67 	.word	0x08000a67
 80009d4:	08000a67 	.word	0x08000a67
 80009d8:	08000a67 	.word	0x08000a67
 80009dc:	08000a67 	.word	0x08000a67
 80009e0:	08000a67 	.word	0x08000a67
 80009e4:	08000a67 	.word	0x08000a67
 80009e8:	08000a67 	.word	0x08000a67
 80009ec:	08000a67 	.word	0x08000a67
 80009f0:	08000a67 	.word	0x08000a67
 80009f4:	08000a67 	.word	0x08000a67
 80009f8:	08000a67 	.word	0x08000a67
 80009fc:	08000a15 	.word	0x08000a15
 8000a00:	08000a29 	.word	0x08000a29
 8000a04:	4a76      	ldr	r2, [pc, #472]	@ (8000be0 <HAL_GPIO_Init+0x2a8>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d013      	beq.n	8000a32 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a0a:	e02c      	b.n	8000a66 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	68db      	ldr	r3, [r3, #12]
 8000a10:	623b      	str	r3, [r7, #32]
          break;
 8000a12:	e029      	b.n	8000a68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	68db      	ldr	r3, [r3, #12]
 8000a18:	3304      	adds	r3, #4
 8000a1a:	623b      	str	r3, [r7, #32]
          break;
 8000a1c:	e024      	b.n	8000a68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	68db      	ldr	r3, [r3, #12]
 8000a22:	3308      	adds	r3, #8
 8000a24:	623b      	str	r3, [r7, #32]
          break;
 8000a26:	e01f      	b.n	8000a68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	68db      	ldr	r3, [r3, #12]
 8000a2c:	330c      	adds	r3, #12
 8000a2e:	623b      	str	r3, [r7, #32]
          break;
 8000a30:	e01a      	b.n	8000a68 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	689b      	ldr	r3, [r3, #8]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d102      	bne.n	8000a40 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a3a:	2304      	movs	r3, #4
 8000a3c:	623b      	str	r3, [r7, #32]
          break;
 8000a3e:	e013      	b.n	8000a68 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	689b      	ldr	r3, [r3, #8]
 8000a44:	2b01      	cmp	r3, #1
 8000a46:	d105      	bne.n	8000a54 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a48:	2308      	movs	r3, #8
 8000a4a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	69fa      	ldr	r2, [r7, #28]
 8000a50:	611a      	str	r2, [r3, #16]
          break;
 8000a52:	e009      	b.n	8000a68 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a54:	2308      	movs	r3, #8
 8000a56:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	69fa      	ldr	r2, [r7, #28]
 8000a5c:	615a      	str	r2, [r3, #20]
          break;
 8000a5e:	e003      	b.n	8000a68 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a60:	2300      	movs	r3, #0
 8000a62:	623b      	str	r3, [r7, #32]
          break;
 8000a64:	e000      	b.n	8000a68 <HAL_GPIO_Init+0x130>
          break;
 8000a66:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a68:	69bb      	ldr	r3, [r7, #24]
 8000a6a:	2bff      	cmp	r3, #255	@ 0xff
 8000a6c:	d801      	bhi.n	8000a72 <HAL_GPIO_Init+0x13a>
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	e001      	b.n	8000a76 <HAL_GPIO_Init+0x13e>
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	3304      	adds	r3, #4
 8000a76:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000a78:	69bb      	ldr	r3, [r7, #24]
 8000a7a:	2bff      	cmp	r3, #255	@ 0xff
 8000a7c:	d802      	bhi.n	8000a84 <HAL_GPIO_Init+0x14c>
 8000a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a80:	009b      	lsls	r3, r3, #2
 8000a82:	e002      	b.n	8000a8a <HAL_GPIO_Init+0x152>
 8000a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a86:	3b08      	subs	r3, #8
 8000a88:	009b      	lsls	r3, r3, #2
 8000a8a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	681a      	ldr	r2, [r3, #0]
 8000a90:	210f      	movs	r1, #15
 8000a92:	693b      	ldr	r3, [r7, #16]
 8000a94:	fa01 f303 	lsl.w	r3, r1, r3
 8000a98:	43db      	mvns	r3, r3
 8000a9a:	401a      	ands	r2, r3
 8000a9c:	6a39      	ldr	r1, [r7, #32]
 8000a9e:	693b      	ldr	r3, [r7, #16]
 8000aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8000aa4:	431a      	orrs	r2, r3
 8000aa6:	697b      	ldr	r3, [r7, #20]
 8000aa8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	685b      	ldr	r3, [r3, #4]
 8000aae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	f000 80a9 	beq.w	8000c0a <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000ab8:	4b4a      	ldr	r3, [pc, #296]	@ (8000be4 <HAL_GPIO_Init+0x2ac>)
 8000aba:	699b      	ldr	r3, [r3, #24]
 8000abc:	4a49      	ldr	r2, [pc, #292]	@ (8000be4 <HAL_GPIO_Init+0x2ac>)
 8000abe:	f043 0301 	orr.w	r3, r3, #1
 8000ac2:	6193      	str	r3, [r2, #24]
 8000ac4:	4b47      	ldr	r3, [pc, #284]	@ (8000be4 <HAL_GPIO_Init+0x2ac>)
 8000ac6:	699b      	ldr	r3, [r3, #24]
 8000ac8:	f003 0301 	and.w	r3, r3, #1
 8000acc:	60bb      	str	r3, [r7, #8]
 8000ace:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000ad0:	4a45      	ldr	r2, [pc, #276]	@ (8000be8 <HAL_GPIO_Init+0x2b0>)
 8000ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ad4:	089b      	lsrs	r3, r3, #2
 8000ad6:	3302      	adds	r3, #2
 8000ad8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000adc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ae0:	f003 0303 	and.w	r3, r3, #3
 8000ae4:	009b      	lsls	r3, r3, #2
 8000ae6:	220f      	movs	r2, #15
 8000ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8000aec:	43db      	mvns	r3, r3
 8000aee:	68fa      	ldr	r2, [r7, #12]
 8000af0:	4013      	ands	r3, r2
 8000af2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	4a3d      	ldr	r2, [pc, #244]	@ (8000bec <HAL_GPIO_Init+0x2b4>)
 8000af8:	4293      	cmp	r3, r2
 8000afa:	d00d      	beq.n	8000b18 <HAL_GPIO_Init+0x1e0>
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	4a3c      	ldr	r2, [pc, #240]	@ (8000bf0 <HAL_GPIO_Init+0x2b8>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d007      	beq.n	8000b14 <HAL_GPIO_Init+0x1dc>
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	4a3b      	ldr	r2, [pc, #236]	@ (8000bf4 <HAL_GPIO_Init+0x2bc>)
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d101      	bne.n	8000b10 <HAL_GPIO_Init+0x1d8>
 8000b0c:	2302      	movs	r3, #2
 8000b0e:	e004      	b.n	8000b1a <HAL_GPIO_Init+0x1e2>
 8000b10:	2303      	movs	r3, #3
 8000b12:	e002      	b.n	8000b1a <HAL_GPIO_Init+0x1e2>
 8000b14:	2301      	movs	r3, #1
 8000b16:	e000      	b.n	8000b1a <HAL_GPIO_Init+0x1e2>
 8000b18:	2300      	movs	r3, #0
 8000b1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b1c:	f002 0203 	and.w	r2, r2, #3
 8000b20:	0092      	lsls	r2, r2, #2
 8000b22:	4093      	lsls	r3, r2
 8000b24:	68fa      	ldr	r2, [r7, #12]
 8000b26:	4313      	orrs	r3, r2
 8000b28:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b2a:	492f      	ldr	r1, [pc, #188]	@ (8000be8 <HAL_GPIO_Init+0x2b0>)
 8000b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b2e:	089b      	lsrs	r3, r3, #2
 8000b30:	3302      	adds	r3, #2
 8000b32:	68fa      	ldr	r2, [r7, #12]
 8000b34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	685b      	ldr	r3, [r3, #4]
 8000b3c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d006      	beq.n	8000b52 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b44:	4b2c      	ldr	r3, [pc, #176]	@ (8000bf8 <HAL_GPIO_Init+0x2c0>)
 8000b46:	689a      	ldr	r2, [r3, #8]
 8000b48:	492b      	ldr	r1, [pc, #172]	@ (8000bf8 <HAL_GPIO_Init+0x2c0>)
 8000b4a:	69bb      	ldr	r3, [r7, #24]
 8000b4c:	4313      	orrs	r3, r2
 8000b4e:	608b      	str	r3, [r1, #8]
 8000b50:	e006      	b.n	8000b60 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000b52:	4b29      	ldr	r3, [pc, #164]	@ (8000bf8 <HAL_GPIO_Init+0x2c0>)
 8000b54:	689a      	ldr	r2, [r3, #8]
 8000b56:	69bb      	ldr	r3, [r7, #24]
 8000b58:	43db      	mvns	r3, r3
 8000b5a:	4927      	ldr	r1, [pc, #156]	@ (8000bf8 <HAL_GPIO_Init+0x2c0>)
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	685b      	ldr	r3, [r3, #4]
 8000b64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d006      	beq.n	8000b7a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000b6c:	4b22      	ldr	r3, [pc, #136]	@ (8000bf8 <HAL_GPIO_Init+0x2c0>)
 8000b6e:	68da      	ldr	r2, [r3, #12]
 8000b70:	4921      	ldr	r1, [pc, #132]	@ (8000bf8 <HAL_GPIO_Init+0x2c0>)
 8000b72:	69bb      	ldr	r3, [r7, #24]
 8000b74:	4313      	orrs	r3, r2
 8000b76:	60cb      	str	r3, [r1, #12]
 8000b78:	e006      	b.n	8000b88 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b7a:	4b1f      	ldr	r3, [pc, #124]	@ (8000bf8 <HAL_GPIO_Init+0x2c0>)
 8000b7c:	68da      	ldr	r2, [r3, #12]
 8000b7e:	69bb      	ldr	r3, [r7, #24]
 8000b80:	43db      	mvns	r3, r3
 8000b82:	491d      	ldr	r1, [pc, #116]	@ (8000bf8 <HAL_GPIO_Init+0x2c0>)
 8000b84:	4013      	ands	r3, r2
 8000b86:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	685b      	ldr	r3, [r3, #4]
 8000b8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d006      	beq.n	8000ba2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000b94:	4b18      	ldr	r3, [pc, #96]	@ (8000bf8 <HAL_GPIO_Init+0x2c0>)
 8000b96:	685a      	ldr	r2, [r3, #4]
 8000b98:	4917      	ldr	r1, [pc, #92]	@ (8000bf8 <HAL_GPIO_Init+0x2c0>)
 8000b9a:	69bb      	ldr	r3, [r7, #24]
 8000b9c:	4313      	orrs	r3, r2
 8000b9e:	604b      	str	r3, [r1, #4]
 8000ba0:	e006      	b.n	8000bb0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000ba2:	4b15      	ldr	r3, [pc, #84]	@ (8000bf8 <HAL_GPIO_Init+0x2c0>)
 8000ba4:	685a      	ldr	r2, [r3, #4]
 8000ba6:	69bb      	ldr	r3, [r7, #24]
 8000ba8:	43db      	mvns	r3, r3
 8000baa:	4913      	ldr	r1, [pc, #76]	@ (8000bf8 <HAL_GPIO_Init+0x2c0>)
 8000bac:	4013      	ands	r3, r2
 8000bae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	685b      	ldr	r3, [r3, #4]
 8000bb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d01f      	beq.n	8000bfc <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf8 <HAL_GPIO_Init+0x2c0>)
 8000bbe:	681a      	ldr	r2, [r3, #0]
 8000bc0:	490d      	ldr	r1, [pc, #52]	@ (8000bf8 <HAL_GPIO_Init+0x2c0>)
 8000bc2:	69bb      	ldr	r3, [r7, #24]
 8000bc4:	4313      	orrs	r3, r2
 8000bc6:	600b      	str	r3, [r1, #0]
 8000bc8:	e01f      	b.n	8000c0a <HAL_GPIO_Init+0x2d2>
 8000bca:	bf00      	nop
 8000bcc:	10320000 	.word	0x10320000
 8000bd0:	10310000 	.word	0x10310000
 8000bd4:	10220000 	.word	0x10220000
 8000bd8:	10210000 	.word	0x10210000
 8000bdc:	10120000 	.word	0x10120000
 8000be0:	10110000 	.word	0x10110000
 8000be4:	40021000 	.word	0x40021000
 8000be8:	40010000 	.word	0x40010000
 8000bec:	40010800 	.word	0x40010800
 8000bf0:	40010c00 	.word	0x40010c00
 8000bf4:	40011000 	.word	0x40011000
 8000bf8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000bfc:	4b0b      	ldr	r3, [pc, #44]	@ (8000c2c <HAL_GPIO_Init+0x2f4>)
 8000bfe:	681a      	ldr	r2, [r3, #0]
 8000c00:	69bb      	ldr	r3, [r7, #24]
 8000c02:	43db      	mvns	r3, r3
 8000c04:	4909      	ldr	r1, [pc, #36]	@ (8000c2c <HAL_GPIO_Init+0x2f4>)
 8000c06:	4013      	ands	r3, r2
 8000c08:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c0c:	3301      	adds	r3, #1
 8000c0e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	681a      	ldr	r2, [r3, #0]
 8000c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c16:	fa22 f303 	lsr.w	r3, r2, r3
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	f47f ae96 	bne.w	800094c <HAL_GPIO_Init+0x14>
  }
}
 8000c20:	bf00      	nop
 8000c22:	bf00      	nop
 8000c24:	372c      	adds	r7, #44	@ 0x2c
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bc80      	pop	{r7}
 8000c2a:	4770      	bx	lr
 8000c2c:	40010400 	.word	0x40010400

08000c30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b084      	sub	sp, #16
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d101      	bne.n	8000c42 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	e12b      	b.n	8000e9a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000c48:	b2db      	uxtb	r3, r3
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d106      	bne.n	8000c5c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	2200      	movs	r2, #0
 8000c52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000c56:	6878      	ldr	r0, [r7, #4]
 8000c58:	f7ff fad0 	bl	80001fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2224      	movs	r2, #36	@ 0x24
 8000c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	681a      	ldr	r2, [r3, #0]
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	f022 0201 	bic.w	r2, r2, #1
 8000c72:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000c82:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	681a      	ldr	r2, [r3, #0]
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8000c92:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000c94:	f001 fd7c 	bl	8002790 <HAL_RCC_GetPCLK1Freq>
 8000c98:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	4a81      	ldr	r2, [pc, #516]	@ (8000ea4 <HAL_I2C_Init+0x274>)
 8000ca0:	4293      	cmp	r3, r2
 8000ca2:	d807      	bhi.n	8000cb4 <HAL_I2C_Init+0x84>
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	4a80      	ldr	r2, [pc, #512]	@ (8000ea8 <HAL_I2C_Init+0x278>)
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	bf94      	ite	ls
 8000cac:	2301      	movls	r3, #1
 8000cae:	2300      	movhi	r3, #0
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	e006      	b.n	8000cc2 <HAL_I2C_Init+0x92>
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	4a7d      	ldr	r2, [pc, #500]	@ (8000eac <HAL_I2C_Init+0x27c>)
 8000cb8:	4293      	cmp	r3, r2
 8000cba:	bf94      	ite	ls
 8000cbc:	2301      	movls	r3, #1
 8000cbe:	2300      	movhi	r3, #0
 8000cc0:	b2db      	uxtb	r3, r3
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d001      	beq.n	8000cca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	e0e7      	b.n	8000e9a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	4a78      	ldr	r2, [pc, #480]	@ (8000eb0 <HAL_I2C_Init+0x280>)
 8000cce:	fba2 2303 	umull	r2, r3, r2, r3
 8000cd2:	0c9b      	lsrs	r3, r3, #18
 8000cd4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	685b      	ldr	r3, [r3, #4]
 8000cdc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	68ba      	ldr	r2, [r7, #8]
 8000ce6:	430a      	orrs	r2, r1
 8000ce8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	6a1b      	ldr	r3, [r3, #32]
 8000cf0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	4a6a      	ldr	r2, [pc, #424]	@ (8000ea4 <HAL_I2C_Init+0x274>)
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	d802      	bhi.n	8000d04 <HAL_I2C_Init+0xd4>
 8000cfe:	68bb      	ldr	r3, [r7, #8]
 8000d00:	3301      	adds	r3, #1
 8000d02:	e009      	b.n	8000d18 <HAL_I2C_Init+0xe8>
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000d0a:	fb02 f303 	mul.w	r3, r2, r3
 8000d0e:	4a69      	ldr	r2, [pc, #420]	@ (8000eb4 <HAL_I2C_Init+0x284>)
 8000d10:	fba2 2303 	umull	r2, r3, r2, r3
 8000d14:	099b      	lsrs	r3, r3, #6
 8000d16:	3301      	adds	r3, #1
 8000d18:	687a      	ldr	r2, [r7, #4]
 8000d1a:	6812      	ldr	r2, [r2, #0]
 8000d1c:	430b      	orrs	r3, r1
 8000d1e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	69db      	ldr	r3, [r3, #28]
 8000d26:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8000d2a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	495c      	ldr	r1, [pc, #368]	@ (8000ea4 <HAL_I2C_Init+0x274>)
 8000d34:	428b      	cmp	r3, r1
 8000d36:	d819      	bhi.n	8000d6c <HAL_I2C_Init+0x13c>
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	1e59      	subs	r1, r3, #1
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	005b      	lsls	r3, r3, #1
 8000d42:	fbb1 f3f3 	udiv	r3, r1, r3
 8000d46:	1c59      	adds	r1, r3, #1
 8000d48:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8000d4c:	400b      	ands	r3, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d00a      	beq.n	8000d68 <HAL_I2C_Init+0x138>
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	1e59      	subs	r1, r3, #1
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	005b      	lsls	r3, r3, #1
 8000d5c:	fbb1 f3f3 	udiv	r3, r1, r3
 8000d60:	3301      	adds	r3, #1
 8000d62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d66:	e051      	b.n	8000e0c <HAL_I2C_Init+0x1dc>
 8000d68:	2304      	movs	r3, #4
 8000d6a:	e04f      	b.n	8000e0c <HAL_I2C_Init+0x1dc>
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	689b      	ldr	r3, [r3, #8]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d111      	bne.n	8000d98 <HAL_I2C_Init+0x168>
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	1e58      	subs	r0, r3, #1
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	6859      	ldr	r1, [r3, #4]
 8000d7c:	460b      	mov	r3, r1
 8000d7e:	005b      	lsls	r3, r3, #1
 8000d80:	440b      	add	r3, r1
 8000d82:	fbb0 f3f3 	udiv	r3, r0, r3
 8000d86:	3301      	adds	r3, #1
 8000d88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	bf0c      	ite	eq
 8000d90:	2301      	moveq	r3, #1
 8000d92:	2300      	movne	r3, #0
 8000d94:	b2db      	uxtb	r3, r3
 8000d96:	e012      	b.n	8000dbe <HAL_I2C_Init+0x18e>
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	1e58      	subs	r0, r3, #1
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	6859      	ldr	r1, [r3, #4]
 8000da0:	460b      	mov	r3, r1
 8000da2:	009b      	lsls	r3, r3, #2
 8000da4:	440b      	add	r3, r1
 8000da6:	0099      	lsls	r1, r3, #2
 8000da8:	440b      	add	r3, r1
 8000daa:	fbb0 f3f3 	udiv	r3, r0, r3
 8000dae:	3301      	adds	r3, #1
 8000db0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	bf0c      	ite	eq
 8000db8:	2301      	moveq	r3, #1
 8000dba:	2300      	movne	r3, #0
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <HAL_I2C_Init+0x196>
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	e022      	b.n	8000e0c <HAL_I2C_Init+0x1dc>
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	689b      	ldr	r3, [r3, #8]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d10e      	bne.n	8000dec <HAL_I2C_Init+0x1bc>
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	1e58      	subs	r0, r3, #1
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	6859      	ldr	r1, [r3, #4]
 8000dd6:	460b      	mov	r3, r1
 8000dd8:	005b      	lsls	r3, r3, #1
 8000dda:	440b      	add	r3, r1
 8000ddc:	fbb0 f3f3 	udiv	r3, r0, r3
 8000de0:	3301      	adds	r3, #1
 8000de2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000de6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000dea:	e00f      	b.n	8000e0c <HAL_I2C_Init+0x1dc>
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	1e58      	subs	r0, r3, #1
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	6859      	ldr	r1, [r3, #4]
 8000df4:	460b      	mov	r3, r1
 8000df6:	009b      	lsls	r3, r3, #2
 8000df8:	440b      	add	r3, r1
 8000dfa:	0099      	lsls	r1, r3, #2
 8000dfc:	440b      	add	r3, r1
 8000dfe:	fbb0 f3f3 	udiv	r3, r0, r3
 8000e02:	3301      	adds	r3, #1
 8000e04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000e08:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000e0c:	6879      	ldr	r1, [r7, #4]
 8000e0e:	6809      	ldr	r1, [r1, #0]
 8000e10:	4313      	orrs	r3, r2
 8000e12:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	69da      	ldr	r2, [r3, #28]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6a1b      	ldr	r3, [r3, #32]
 8000e26:	431a      	orrs	r2, r3
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	430a      	orrs	r2, r1
 8000e2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	689b      	ldr	r3, [r3, #8]
 8000e36:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8000e3a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000e3e:	687a      	ldr	r2, [r7, #4]
 8000e40:	6911      	ldr	r1, [r2, #16]
 8000e42:	687a      	ldr	r2, [r7, #4]
 8000e44:	68d2      	ldr	r2, [r2, #12]
 8000e46:	4311      	orrs	r1, r2
 8000e48:	687a      	ldr	r2, [r7, #4]
 8000e4a:	6812      	ldr	r2, [r2, #0]
 8000e4c:	430b      	orrs	r3, r1
 8000e4e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	68db      	ldr	r3, [r3, #12]
 8000e56:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	695a      	ldr	r2, [r3, #20]
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	699b      	ldr	r3, [r3, #24]
 8000e62:	431a      	orrs	r2, r3
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	430a      	orrs	r2, r1
 8000e6a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	681a      	ldr	r2, [r3, #0]
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f042 0201 	orr.w	r2, r2, #1
 8000e7a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2200      	movs	r2, #0
 8000e80:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	2220      	movs	r2, #32
 8000e86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2200      	movs	r2, #0
 8000e94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8000e98:	2300      	movs	r3, #0
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3710      	adds	r7, #16
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	000186a0 	.word	0x000186a0
 8000ea8:	001e847f 	.word	0x001e847f
 8000eac:	003d08ff 	.word	0x003d08ff
 8000eb0:	431bde83 	.word	0x431bde83
 8000eb4:	10624dd3 	.word	0x10624dd3

08000eb8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b088      	sub	sp, #32
 8000ebc:	af02      	add	r7, sp, #8
 8000ebe:	60f8      	str	r0, [r7, #12]
 8000ec0:	607a      	str	r2, [r7, #4]
 8000ec2:	461a      	mov	r2, r3
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	817b      	strh	r3, [r7, #10]
 8000ec8:	4613      	mov	r3, r2
 8000eca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8000ecc:	f7ff fc22 	bl	8000714 <HAL_GetTick>
 8000ed0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	2b20      	cmp	r3, #32
 8000edc:	f040 80e0 	bne.w	80010a0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	9300      	str	r3, [sp, #0]
 8000ee4:	2319      	movs	r3, #25
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	4970      	ldr	r1, [pc, #448]	@ (80010ac <HAL_I2C_Master_Transmit+0x1f4>)
 8000eea:	68f8      	ldr	r0, [r7, #12]
 8000eec:	f000 fe50 	bl	8001b90 <I2C_WaitOnFlagUntilTimeout>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8000ef6:	2302      	movs	r3, #2
 8000ef8:	e0d3      	b.n	80010a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d101      	bne.n	8000f08 <HAL_I2C_Master_Transmit+0x50>
 8000f04:	2302      	movs	r3, #2
 8000f06:	e0cc      	b.n	80010a2 <HAL_I2C_Master_Transmit+0x1ea>
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f003 0301 	and.w	r3, r3, #1
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d007      	beq.n	8000f2e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f042 0201 	orr.w	r2, r2, #1
 8000f2c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8000f3c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	2221      	movs	r2, #33	@ 0x21
 8000f42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	2210      	movs	r2, #16
 8000f4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	2200      	movs	r2, #0
 8000f52:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	687a      	ldr	r2, [r7, #4]
 8000f58:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	893a      	ldrh	r2, [r7, #8]
 8000f5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000f64:	b29a      	uxth	r2, r3
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	4a50      	ldr	r2, [pc, #320]	@ (80010b0 <HAL_I2C_Master_Transmit+0x1f8>)
 8000f6e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8000f70:	8979      	ldrh	r1, [r7, #10]
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	6a3a      	ldr	r2, [r7, #32]
 8000f76:	68f8      	ldr	r0, [r7, #12]
 8000f78:	f000 fc0a 	bl	8001790 <I2C_MasterRequestWrite>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8000f82:	2301      	movs	r3, #1
 8000f84:	e08d      	b.n	80010a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000f86:	2300      	movs	r3, #0
 8000f88:	613b      	str	r3, [r7, #16]
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	695b      	ldr	r3, [r3, #20]
 8000f90:	613b      	str	r3, [r7, #16]
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	699b      	ldr	r3, [r3, #24]
 8000f98:	613b      	str	r3, [r7, #16]
 8000f9a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8000f9c:	e066      	b.n	800106c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000f9e:	697a      	ldr	r2, [r7, #20]
 8000fa0:	6a39      	ldr	r1, [r7, #32]
 8000fa2:	68f8      	ldr	r0, [r7, #12]
 8000fa4:	f000 ff0e 	bl	8001dc4 <I2C_WaitOnTXEFlagUntilTimeout>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d00d      	beq.n	8000fca <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb2:	2b04      	cmp	r3, #4
 8000fb4:	d107      	bne.n	8000fc6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000fc4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e06b      	b.n	80010a2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fce:	781a      	ldrb	r2, [r3, #0]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fda:	1c5a      	adds	r2, r3, #1
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000fe4:	b29b      	uxth	r3, r3
 8000fe6:	3b01      	subs	r3, #1
 8000fe8:	b29a      	uxth	r2, r3
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000ff2:	3b01      	subs	r3, #1
 8000ff4:	b29a      	uxth	r2, r3
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	695b      	ldr	r3, [r3, #20]
 8001000:	f003 0304 	and.w	r3, r3, #4
 8001004:	2b04      	cmp	r3, #4
 8001006:	d11b      	bne.n	8001040 <HAL_I2C_Master_Transmit+0x188>
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800100c:	2b00      	cmp	r3, #0
 800100e:	d017      	beq.n	8001040 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001014:	781a      	ldrb	r2, [r3, #0]
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001020:	1c5a      	adds	r2, r3, #1
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800102a:	b29b      	uxth	r3, r3
 800102c:	3b01      	subs	r3, #1
 800102e:	b29a      	uxth	r2, r3
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001038:	3b01      	subs	r3, #1
 800103a:	b29a      	uxth	r2, r3
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001040:	697a      	ldr	r2, [r7, #20]
 8001042:	6a39      	ldr	r1, [r7, #32]
 8001044:	68f8      	ldr	r0, [r7, #12]
 8001046:	f000 ff05 	bl	8001e54 <I2C_WaitOnBTFFlagUntilTimeout>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d00d      	beq.n	800106c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001054:	2b04      	cmp	r3, #4
 8001056:	d107      	bne.n	8001068 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001066:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001068:	2301      	movs	r3, #1
 800106a:	e01a      	b.n	80010a2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001070:	2b00      	cmp	r3, #0
 8001072:	d194      	bne.n	8000f9e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001082:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	2220      	movs	r2, #32
 8001088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	2200      	movs	r2, #0
 8001090:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	2200      	movs	r2, #0
 8001098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800109c:	2300      	movs	r3, #0
 800109e:	e000      	b.n	80010a2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80010a0:	2302      	movs	r3, #2
  }
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3718      	adds	r7, #24
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	00100002 	.word	0x00100002
 80010b0:	ffff0000 	.word	0xffff0000

080010b4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b088      	sub	sp, #32
 80010b8:	af02      	add	r7, sp, #8
 80010ba:	60f8      	str	r0, [r7, #12]
 80010bc:	4608      	mov	r0, r1
 80010be:	4611      	mov	r1, r2
 80010c0:	461a      	mov	r2, r3
 80010c2:	4603      	mov	r3, r0
 80010c4:	817b      	strh	r3, [r7, #10]
 80010c6:	460b      	mov	r3, r1
 80010c8:	813b      	strh	r3, [r7, #8]
 80010ca:	4613      	mov	r3, r2
 80010cc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80010ce:	f7ff fb21 	bl	8000714 <HAL_GetTick>
 80010d2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	2b20      	cmp	r3, #32
 80010de:	f040 80d9 	bne.w	8001294 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	2319      	movs	r3, #25
 80010e8:	2201      	movs	r2, #1
 80010ea:	496d      	ldr	r1, [pc, #436]	@ (80012a0 <HAL_I2C_Mem_Write+0x1ec>)
 80010ec:	68f8      	ldr	r0, [r7, #12]
 80010ee:	f000 fd4f 	bl	8001b90 <I2C_WaitOnFlagUntilTimeout>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80010f8:	2302      	movs	r3, #2
 80010fa:	e0cc      	b.n	8001296 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001102:	2b01      	cmp	r3, #1
 8001104:	d101      	bne.n	800110a <HAL_I2C_Mem_Write+0x56>
 8001106:	2302      	movs	r3, #2
 8001108:	e0c5      	b.n	8001296 <HAL_I2C_Mem_Write+0x1e2>
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	2201      	movs	r2, #1
 800110e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f003 0301 	and.w	r3, r3, #1
 800111c:	2b01      	cmp	r3, #1
 800111e:	d007      	beq.n	8001130 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f042 0201 	orr.w	r2, r2, #1
 800112e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800113e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	2221      	movs	r2, #33	@ 0x21
 8001144:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	2240      	movs	r2, #64	@ 0x40
 800114c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	2200      	movs	r2, #0
 8001154:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	6a3a      	ldr	r2, [r7, #32]
 800115a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001160:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001166:	b29a      	uxth	r2, r3
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	4a4d      	ldr	r2, [pc, #308]	@ (80012a4 <HAL_I2C_Mem_Write+0x1f0>)
 8001170:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001172:	88f8      	ldrh	r0, [r7, #6]
 8001174:	893a      	ldrh	r2, [r7, #8]
 8001176:	8979      	ldrh	r1, [r7, #10]
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	9301      	str	r3, [sp, #4]
 800117c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800117e:	9300      	str	r3, [sp, #0]
 8001180:	4603      	mov	r3, r0
 8001182:	68f8      	ldr	r0, [r7, #12]
 8001184:	f000 fb86 	bl	8001894 <I2C_RequestMemoryWrite>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d052      	beq.n	8001234 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800118e:	2301      	movs	r3, #1
 8001190:	e081      	b.n	8001296 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001192:	697a      	ldr	r2, [r7, #20]
 8001194:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001196:	68f8      	ldr	r0, [r7, #12]
 8001198:	f000 fe14 	bl	8001dc4 <I2C_WaitOnTXEFlagUntilTimeout>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d00d      	beq.n	80011be <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011a6:	2b04      	cmp	r3, #4
 80011a8:	d107      	bne.n	80011ba <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	681a      	ldr	r2, [r3, #0]
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80011b8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	e06b      	b.n	8001296 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011c2:	781a      	ldrb	r2, [r3, #0]
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011ce:	1c5a      	adds	r2, r3, #1
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80011d8:	3b01      	subs	r3, #1
 80011da:	b29a      	uxth	r2, r3
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80011e4:	b29b      	uxth	r3, r3
 80011e6:	3b01      	subs	r3, #1
 80011e8:	b29a      	uxth	r2, r3
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	695b      	ldr	r3, [r3, #20]
 80011f4:	f003 0304 	and.w	r3, r3, #4
 80011f8:	2b04      	cmp	r3, #4
 80011fa:	d11b      	bne.n	8001234 <HAL_I2C_Mem_Write+0x180>
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001200:	2b00      	cmp	r3, #0
 8001202:	d017      	beq.n	8001234 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001208:	781a      	ldrb	r2, [r3, #0]
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001214:	1c5a      	adds	r2, r3, #1
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800121e:	3b01      	subs	r3, #1
 8001220:	b29a      	uxth	r2, r3
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800122a:	b29b      	uxth	r3, r3
 800122c:	3b01      	subs	r3, #1
 800122e:	b29a      	uxth	r2, r3
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001238:	2b00      	cmp	r3, #0
 800123a:	d1aa      	bne.n	8001192 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800123c:	697a      	ldr	r2, [r7, #20]
 800123e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001240:	68f8      	ldr	r0, [r7, #12]
 8001242:	f000 fe07 	bl	8001e54 <I2C_WaitOnBTFFlagUntilTimeout>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d00d      	beq.n	8001268 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001250:	2b04      	cmp	r3, #4
 8001252:	d107      	bne.n	8001264 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001262:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001264:	2301      	movs	r3, #1
 8001266:	e016      	b.n	8001296 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001276:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	2220      	movs	r2, #32
 800127c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	2200      	movs	r2, #0
 8001284:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	2200      	movs	r2, #0
 800128c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001290:	2300      	movs	r3, #0
 8001292:	e000      	b.n	8001296 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8001294:	2302      	movs	r3, #2
  }
}
 8001296:	4618      	mov	r0, r3
 8001298:	3718      	adds	r7, #24
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	00100002 	.word	0x00100002
 80012a4:	ffff0000 	.word	0xffff0000

080012a8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b08c      	sub	sp, #48	@ 0x30
 80012ac:	af02      	add	r7, sp, #8
 80012ae:	60f8      	str	r0, [r7, #12]
 80012b0:	4608      	mov	r0, r1
 80012b2:	4611      	mov	r1, r2
 80012b4:	461a      	mov	r2, r3
 80012b6:	4603      	mov	r3, r0
 80012b8:	817b      	strh	r3, [r7, #10]
 80012ba:	460b      	mov	r3, r1
 80012bc:	813b      	strh	r3, [r7, #8]
 80012be:	4613      	mov	r3, r2
 80012c0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80012c2:	2300      	movs	r3, #0
 80012c4:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80012c6:	f7ff fa25 	bl	8000714 <HAL_GetTick>
 80012ca:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	2b20      	cmp	r3, #32
 80012d6:	f040 8250 	bne.w	800177a <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80012da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012dc:	9300      	str	r3, [sp, #0]
 80012de:	2319      	movs	r3, #25
 80012e0:	2201      	movs	r2, #1
 80012e2:	4982      	ldr	r1, [pc, #520]	@ (80014ec <HAL_I2C_Mem_Read+0x244>)
 80012e4:	68f8      	ldr	r0, [r7, #12]
 80012e6:	f000 fc53 	bl	8001b90 <I2C_WaitOnFlagUntilTimeout>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80012f0:	2302      	movs	r3, #2
 80012f2:	e243      	b.n	800177c <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80012fa:	2b01      	cmp	r3, #1
 80012fc:	d101      	bne.n	8001302 <HAL_I2C_Mem_Read+0x5a>
 80012fe:	2302      	movs	r3, #2
 8001300:	e23c      	b.n	800177c <HAL_I2C_Mem_Read+0x4d4>
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	2201      	movs	r2, #1
 8001306:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f003 0301 	and.w	r3, r3, #1
 8001314:	2b01      	cmp	r3, #1
 8001316:	d007      	beq.n	8001328 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f042 0201 	orr.w	r2, r2, #1
 8001326:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001336:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	2222      	movs	r2, #34	@ 0x22
 800133c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	2240      	movs	r2, #64	@ 0x40
 8001344:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	2200      	movs	r2, #0
 800134c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001352:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001358:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800135e:	b29a      	uxth	r2, r3
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	4a62      	ldr	r2, [pc, #392]	@ (80014f0 <HAL_I2C_Mem_Read+0x248>)
 8001368:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800136a:	88f8      	ldrh	r0, [r7, #6]
 800136c:	893a      	ldrh	r2, [r7, #8]
 800136e:	8979      	ldrh	r1, [r7, #10]
 8001370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001372:	9301      	str	r3, [sp, #4]
 8001374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001376:	9300      	str	r3, [sp, #0]
 8001378:	4603      	mov	r3, r0
 800137a:	68f8      	ldr	r0, [r7, #12]
 800137c:	f000 fb20 	bl	80019c0 <I2C_RequestMemoryRead>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	e1f8      	b.n	800177c <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800138e:	2b00      	cmp	r3, #0
 8001390:	d113      	bne.n	80013ba <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001392:	2300      	movs	r3, #0
 8001394:	61fb      	str	r3, [r7, #28]
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	695b      	ldr	r3, [r3, #20]
 800139c:	61fb      	str	r3, [r7, #28]
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	699b      	ldr	r3, [r3, #24]
 80013a4:	61fb      	str	r3, [r7, #28]
 80013a6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	e1cc      	b.n	8001754 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d11e      	bne.n	8001400 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80013d0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80013d2:	b672      	cpsid	i
}
 80013d4:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80013d6:	2300      	movs	r3, #0
 80013d8:	61bb      	str	r3, [r7, #24]
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	695b      	ldr	r3, [r3, #20]
 80013e0:	61bb      	str	r3, [r7, #24]
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	699b      	ldr	r3, [r3, #24]
 80013e8:	61bb      	str	r3, [r7, #24]
 80013ea:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80013fa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80013fc:	b662      	cpsie	i
}
 80013fe:	e035      	b.n	800146c <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001404:	2b02      	cmp	r3, #2
 8001406:	d11e      	bne.n	8001446 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001416:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001418:	b672      	cpsid	i
}
 800141a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800141c:	2300      	movs	r3, #0
 800141e:	617b      	str	r3, [r7, #20]
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	695b      	ldr	r3, [r3, #20]
 8001426:	617b      	str	r3, [r7, #20]
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	699b      	ldr	r3, [r3, #24]
 800142e:	617b      	str	r3, [r7, #20]
 8001430:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001440:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001442:	b662      	cpsie	i
}
 8001444:	e012      	b.n	800146c <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001454:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001456:	2300      	movs	r3, #0
 8001458:	613b      	str	r3, [r7, #16]
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	695b      	ldr	r3, [r3, #20]
 8001460:	613b      	str	r3, [r7, #16]
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	699b      	ldr	r3, [r3, #24]
 8001468:	613b      	str	r3, [r7, #16]
 800146a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800146c:	e172      	b.n	8001754 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001472:	2b03      	cmp	r3, #3
 8001474:	f200 811f 	bhi.w	80016b6 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800147c:	2b01      	cmp	r3, #1
 800147e:	d123      	bne.n	80014c8 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001480:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001482:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001484:	68f8      	ldr	r0, [r7, #12]
 8001486:	f000 fd2d 	bl	8001ee4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8001490:	2301      	movs	r3, #1
 8001492:	e173      	b.n	800177c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	691a      	ldr	r2, [r3, #16]
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800149e:	b2d2      	uxtb	r2, r2
 80014a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014a6:	1c5a      	adds	r2, r3, #1
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80014b0:	3b01      	subs	r3, #1
 80014b2:	b29a      	uxth	r2, r3
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80014bc:	b29b      	uxth	r3, r3
 80014be:	3b01      	subs	r3, #1
 80014c0:	b29a      	uxth	r2, r3
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80014c6:	e145      	b.n	8001754 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80014cc:	2b02      	cmp	r3, #2
 80014ce:	d152      	bne.n	8001576 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80014d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014d2:	9300      	str	r3, [sp, #0]
 80014d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014d6:	2200      	movs	r2, #0
 80014d8:	4906      	ldr	r1, [pc, #24]	@ (80014f4 <HAL_I2C_Mem_Read+0x24c>)
 80014da:	68f8      	ldr	r0, [r7, #12]
 80014dc:	f000 fb58 	bl	8001b90 <I2C_WaitOnFlagUntilTimeout>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d008      	beq.n	80014f8 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80014e6:	2301      	movs	r3, #1
 80014e8:	e148      	b.n	800177c <HAL_I2C_Mem_Read+0x4d4>
 80014ea:	bf00      	nop
 80014ec:	00100002 	.word	0x00100002
 80014f0:	ffff0000 	.word	0xffff0000
 80014f4:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80014f8:	b672      	cpsid	i
}
 80014fa:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800150a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	691a      	ldr	r2, [r3, #16]
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001516:	b2d2      	uxtb	r2, r2
 8001518:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800151e:	1c5a      	adds	r2, r3, #1
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001528:	3b01      	subs	r3, #1
 800152a:	b29a      	uxth	r2, r3
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001534:	b29b      	uxth	r3, r3
 8001536:	3b01      	subs	r3, #1
 8001538:	b29a      	uxth	r2, r3
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800153e:	b662      	cpsie	i
}
 8001540:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	691a      	ldr	r2, [r3, #16]
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800154c:	b2d2      	uxtb	r2, r2
 800154e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001554:	1c5a      	adds	r2, r3, #1
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800155e:	3b01      	subs	r3, #1
 8001560:	b29a      	uxth	r2, r3
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800156a:	b29b      	uxth	r3, r3
 800156c:	3b01      	subs	r3, #1
 800156e:	b29a      	uxth	r2, r3
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001574:	e0ee      	b.n	8001754 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001578:	9300      	str	r3, [sp, #0]
 800157a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800157c:	2200      	movs	r2, #0
 800157e:	4981      	ldr	r1, [pc, #516]	@ (8001784 <HAL_I2C_Mem_Read+0x4dc>)
 8001580:	68f8      	ldr	r0, [r7, #12]
 8001582:	f000 fb05 	bl	8001b90 <I2C_WaitOnFlagUntilTimeout>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	e0f5      	b.n	800177c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800159e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80015a0:	b672      	cpsid	i
}
 80015a2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	691a      	ldr	r2, [r3, #16]
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015ae:	b2d2      	uxtb	r2, r2
 80015b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015b6:	1c5a      	adds	r2, r3, #1
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015c0:	3b01      	subs	r3, #1
 80015c2:	b29a      	uxth	r2, r3
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80015cc:	b29b      	uxth	r3, r3
 80015ce:	3b01      	subs	r3, #1
 80015d0:	b29a      	uxth	r2, r3
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80015d6:	4b6c      	ldr	r3, [pc, #432]	@ (8001788 <HAL_I2C_Mem_Read+0x4e0>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	08db      	lsrs	r3, r3, #3
 80015dc:	4a6b      	ldr	r2, [pc, #428]	@ (800178c <HAL_I2C_Mem_Read+0x4e4>)
 80015de:	fba2 2303 	umull	r2, r3, r2, r3
 80015e2:	0a1a      	lsrs	r2, r3, #8
 80015e4:	4613      	mov	r3, r2
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	4413      	add	r3, r2
 80015ea:	00da      	lsls	r2, r3, #3
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80015f0:	6a3b      	ldr	r3, [r7, #32]
 80015f2:	3b01      	subs	r3, #1
 80015f4:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80015f6:	6a3b      	ldr	r3, [r7, #32]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d118      	bne.n	800162e <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	2200      	movs	r2, #0
 8001600:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	2220      	movs	r2, #32
 8001606:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	2200      	movs	r2, #0
 800160e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001616:	f043 0220 	orr.w	r2, r3, #32
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800161e:	b662      	cpsie	i
}
 8001620:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	2200      	movs	r2, #0
 8001626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	e0a6      	b.n	800177c <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	695b      	ldr	r3, [r3, #20]
 8001634:	f003 0304 	and.w	r3, r3, #4
 8001638:	2b04      	cmp	r3, #4
 800163a:	d1d9      	bne.n	80015f0 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800164a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	691a      	ldr	r2, [r3, #16]
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001656:	b2d2      	uxtb	r2, r2
 8001658:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800165e:	1c5a      	adds	r2, r3, #1
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001668:	3b01      	subs	r3, #1
 800166a:	b29a      	uxth	r2, r3
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001674:	b29b      	uxth	r3, r3
 8001676:	3b01      	subs	r3, #1
 8001678:	b29a      	uxth	r2, r3
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800167e:	b662      	cpsie	i
}
 8001680:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	691a      	ldr	r2, [r3, #16]
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800168c:	b2d2      	uxtb	r2, r2
 800168e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001694:	1c5a      	adds	r2, r3, #1
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800169e:	3b01      	subs	r3, #1
 80016a0:	b29a      	uxth	r2, r3
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80016aa:	b29b      	uxth	r3, r3
 80016ac:	3b01      	subs	r3, #1
 80016ae:	b29a      	uxth	r2, r3
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80016b4:	e04e      	b.n	8001754 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80016b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016b8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80016ba:	68f8      	ldr	r0, [r7, #12]
 80016bc:	f000 fc12 	bl	8001ee4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	e058      	b.n	800177c <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	691a      	ldr	r2, [r3, #16]
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016d4:	b2d2      	uxtb	r2, r2
 80016d6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016dc:	1c5a      	adds	r2, r3, #1
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80016e6:	3b01      	subs	r3, #1
 80016e8:	b29a      	uxth	r2, r3
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	3b01      	subs	r3, #1
 80016f6:	b29a      	uxth	r2, r3
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	695b      	ldr	r3, [r3, #20]
 8001702:	f003 0304 	and.w	r3, r3, #4
 8001706:	2b04      	cmp	r3, #4
 8001708:	d124      	bne.n	8001754 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800170e:	2b03      	cmp	r3, #3
 8001710:	d107      	bne.n	8001722 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001720:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	691a      	ldr	r2, [r3, #16]
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800172c:	b2d2      	uxtb	r2, r2
 800172e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001734:	1c5a      	adds	r2, r3, #1
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800173e:	3b01      	subs	r3, #1
 8001740:	b29a      	uxth	r2, r3
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800174a:	b29b      	uxth	r3, r3
 800174c:	3b01      	subs	r3, #1
 800174e:	b29a      	uxth	r2, r3
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001758:	2b00      	cmp	r3, #0
 800175a:	f47f ae88 	bne.w	800146e <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	2220      	movs	r2, #32
 8001762:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	2200      	movs	r2, #0
 800176a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	2200      	movs	r2, #0
 8001772:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001776:	2300      	movs	r3, #0
 8001778:	e000      	b.n	800177c <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 800177a:	2302      	movs	r3, #2
  }
}
 800177c:	4618      	mov	r0, r3
 800177e:	3728      	adds	r7, #40	@ 0x28
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	00010004 	.word	0x00010004
 8001788:	20000000 	.word	0x20000000
 800178c:	14f8b589 	.word	0x14f8b589

08001790 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b088      	sub	sp, #32
 8001794:	af02      	add	r7, sp, #8
 8001796:	60f8      	str	r0, [r7, #12]
 8001798:	607a      	str	r2, [r7, #4]
 800179a:	603b      	str	r3, [r7, #0]
 800179c:	460b      	mov	r3, r1
 800179e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017a4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	2b08      	cmp	r3, #8
 80017aa:	d006      	beq.n	80017ba <I2C_MasterRequestWrite+0x2a>
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d003      	beq.n	80017ba <I2C_MasterRequestWrite+0x2a>
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80017b8:	d108      	bne.n	80017cc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80017c8:	601a      	str	r2, [r3, #0]
 80017ca:	e00b      	b.n	80017e4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d0:	2b12      	cmp	r3, #18
 80017d2:	d107      	bne.n	80017e4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80017e2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	9300      	str	r3, [sp, #0]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2200      	movs	r2, #0
 80017ec:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80017f0:	68f8      	ldr	r0, [r7, #12]
 80017f2:	f000 f9cd 	bl	8001b90 <I2C_WaitOnFlagUntilTimeout>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d00d      	beq.n	8001818 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001806:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800180a:	d103      	bne.n	8001814 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001812:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001814:	2303      	movs	r3, #3
 8001816:	e035      	b.n	8001884 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	691b      	ldr	r3, [r3, #16]
 800181c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001820:	d108      	bne.n	8001834 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001822:	897b      	ldrh	r3, [r7, #10]
 8001824:	b2db      	uxtb	r3, r3
 8001826:	461a      	mov	r2, r3
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001830:	611a      	str	r2, [r3, #16]
 8001832:	e01b      	b.n	800186c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001834:	897b      	ldrh	r3, [r7, #10]
 8001836:	11db      	asrs	r3, r3, #7
 8001838:	b2db      	uxtb	r3, r3
 800183a:	f003 0306 	and.w	r3, r3, #6
 800183e:	b2db      	uxtb	r3, r3
 8001840:	f063 030f 	orn	r3, r3, #15
 8001844:	b2da      	uxtb	r2, r3
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	490e      	ldr	r1, [pc, #56]	@ (800188c <I2C_MasterRequestWrite+0xfc>)
 8001852:	68f8      	ldr	r0, [r7, #12]
 8001854:	f000 fa16 	bl	8001c84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e010      	b.n	8001884 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001862:	897b      	ldrh	r3, [r7, #10]
 8001864:	b2da      	uxtb	r2, r3
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	687a      	ldr	r2, [r7, #4]
 8001870:	4907      	ldr	r1, [pc, #28]	@ (8001890 <I2C_MasterRequestWrite+0x100>)
 8001872:	68f8      	ldr	r0, [r7, #12]
 8001874:	f000 fa06 	bl	8001c84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e000      	b.n	8001884 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001882:	2300      	movs	r3, #0
}
 8001884:	4618      	mov	r0, r3
 8001886:	3718      	adds	r7, #24
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	00010008 	.word	0x00010008
 8001890:	00010002 	.word	0x00010002

08001894 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b088      	sub	sp, #32
 8001898:	af02      	add	r7, sp, #8
 800189a:	60f8      	str	r0, [r7, #12]
 800189c:	4608      	mov	r0, r1
 800189e:	4611      	mov	r1, r2
 80018a0:	461a      	mov	r2, r3
 80018a2:	4603      	mov	r3, r0
 80018a4:	817b      	strh	r3, [r7, #10]
 80018a6:	460b      	mov	r3, r1
 80018a8:	813b      	strh	r3, [r7, #8]
 80018aa:	4613      	mov	r3, r2
 80018ac:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80018bc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80018be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c0:	9300      	str	r3, [sp, #0]
 80018c2:	6a3b      	ldr	r3, [r7, #32]
 80018c4:	2200      	movs	r2, #0
 80018c6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80018ca:	68f8      	ldr	r0, [r7, #12]
 80018cc:	f000 f960 	bl	8001b90 <I2C_WaitOnFlagUntilTimeout>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d00d      	beq.n	80018f2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80018e4:	d103      	bne.n	80018ee <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018ec:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80018ee:	2303      	movs	r3, #3
 80018f0:	e05f      	b.n	80019b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80018f2:	897b      	ldrh	r3, [r7, #10]
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	461a      	mov	r2, r3
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001900:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001904:	6a3a      	ldr	r2, [r7, #32]
 8001906:	492d      	ldr	r1, [pc, #180]	@ (80019bc <I2C_RequestMemoryWrite+0x128>)
 8001908:	68f8      	ldr	r0, [r7, #12]
 800190a:	f000 f9bb 	bl	8001c84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	e04c      	b.n	80019b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001918:	2300      	movs	r3, #0
 800191a:	617b      	str	r3, [r7, #20]
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	695b      	ldr	r3, [r3, #20]
 8001922:	617b      	str	r3, [r7, #20]
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	699b      	ldr	r3, [r3, #24]
 800192a:	617b      	str	r3, [r7, #20]
 800192c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800192e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001930:	6a39      	ldr	r1, [r7, #32]
 8001932:	68f8      	ldr	r0, [r7, #12]
 8001934:	f000 fa46 	bl	8001dc4 <I2C_WaitOnTXEFlagUntilTimeout>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d00d      	beq.n	800195a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001942:	2b04      	cmp	r3, #4
 8001944:	d107      	bne.n	8001956 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001954:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e02b      	b.n	80019b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800195a:	88fb      	ldrh	r3, [r7, #6]
 800195c:	2b01      	cmp	r3, #1
 800195e:	d105      	bne.n	800196c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001960:	893b      	ldrh	r3, [r7, #8]
 8001962:	b2da      	uxtb	r2, r3
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	611a      	str	r2, [r3, #16]
 800196a:	e021      	b.n	80019b0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800196c:	893b      	ldrh	r3, [r7, #8]
 800196e:	0a1b      	lsrs	r3, r3, #8
 8001970:	b29b      	uxth	r3, r3
 8001972:	b2da      	uxtb	r2, r3
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800197a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800197c:	6a39      	ldr	r1, [r7, #32]
 800197e:	68f8      	ldr	r0, [r7, #12]
 8001980:	f000 fa20 	bl	8001dc4 <I2C_WaitOnTXEFlagUntilTimeout>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d00d      	beq.n	80019a6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198e:	2b04      	cmp	r3, #4
 8001990:	d107      	bne.n	80019a2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80019a0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80019a2:	2301      	movs	r3, #1
 80019a4:	e005      	b.n	80019b2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80019a6:	893b      	ldrh	r3, [r7, #8]
 80019a8:	b2da      	uxtb	r2, r3
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80019b0:	2300      	movs	r3, #0
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3718      	adds	r7, #24
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	00010002 	.word	0x00010002

080019c0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b088      	sub	sp, #32
 80019c4:	af02      	add	r7, sp, #8
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	4608      	mov	r0, r1
 80019ca:	4611      	mov	r1, r2
 80019cc:	461a      	mov	r2, r3
 80019ce:	4603      	mov	r3, r0
 80019d0:	817b      	strh	r3, [r7, #10]
 80019d2:	460b      	mov	r3, r1
 80019d4:	813b      	strh	r3, [r7, #8]
 80019d6:	4613      	mov	r3, r2
 80019d8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80019e8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80019f8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80019fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019fc:	9300      	str	r3, [sp, #0]
 80019fe:	6a3b      	ldr	r3, [r7, #32]
 8001a00:	2200      	movs	r2, #0
 8001a02:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001a06:	68f8      	ldr	r0, [r7, #12]
 8001a08:	f000 f8c2 	bl	8001b90 <I2C_WaitOnFlagUntilTimeout>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d00d      	beq.n	8001a2e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a20:	d103      	bne.n	8001a2a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a28:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e0aa      	b.n	8001b84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001a2e:	897b      	ldrh	r3, [r7, #10]
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	461a      	mov	r2, r3
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001a3c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a40:	6a3a      	ldr	r2, [r7, #32]
 8001a42:	4952      	ldr	r1, [pc, #328]	@ (8001b8c <I2C_RequestMemoryRead+0x1cc>)
 8001a44:	68f8      	ldr	r0, [r7, #12]
 8001a46:	f000 f91d 	bl	8001c84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8001a50:	2301      	movs	r3, #1
 8001a52:	e097      	b.n	8001b84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001a54:	2300      	movs	r3, #0
 8001a56:	617b      	str	r3, [r7, #20]
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	695b      	ldr	r3, [r3, #20]
 8001a5e:	617b      	str	r3, [r7, #20]
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	699b      	ldr	r3, [r3, #24]
 8001a66:	617b      	str	r3, [r7, #20]
 8001a68:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a6c:	6a39      	ldr	r1, [r7, #32]
 8001a6e:	68f8      	ldr	r0, [r7, #12]
 8001a70:	f000 f9a8 	bl	8001dc4 <I2C_WaitOnTXEFlagUntilTimeout>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d00d      	beq.n	8001a96 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a7e:	2b04      	cmp	r3, #4
 8001a80:	d107      	bne.n	8001a92 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001a90:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e076      	b.n	8001b84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001a96:	88fb      	ldrh	r3, [r7, #6]
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d105      	bne.n	8001aa8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001a9c:	893b      	ldrh	r3, [r7, #8]
 8001a9e:	b2da      	uxtb	r2, r3
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	611a      	str	r2, [r3, #16]
 8001aa6:	e021      	b.n	8001aec <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001aa8:	893b      	ldrh	r3, [r7, #8]
 8001aaa:	0a1b      	lsrs	r3, r3, #8
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	b2da      	uxtb	r2, r3
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ab6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ab8:	6a39      	ldr	r1, [r7, #32]
 8001aba:	68f8      	ldr	r0, [r7, #12]
 8001abc:	f000 f982 	bl	8001dc4 <I2C_WaitOnTXEFlagUntilTimeout>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d00d      	beq.n	8001ae2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aca:	2b04      	cmp	r3, #4
 8001acc:	d107      	bne.n	8001ade <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001adc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e050      	b.n	8001b84 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001ae2:	893b      	ldrh	r3, [r7, #8]
 8001ae4:	b2da      	uxtb	r2, r3
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001aec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001aee:	6a39      	ldr	r1, [r7, #32]
 8001af0:	68f8      	ldr	r0, [r7, #12]
 8001af2:	f000 f967 	bl	8001dc4 <I2C_WaitOnTXEFlagUntilTimeout>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d00d      	beq.n	8001b18 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b00:	2b04      	cmp	r3, #4
 8001b02:	d107      	bne.n	8001b14 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b12:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e035      	b.n	8001b84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001b26:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b2a:	9300      	str	r3, [sp, #0]
 8001b2c:	6a3b      	ldr	r3, [r7, #32]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001b34:	68f8      	ldr	r0, [r7, #12]
 8001b36:	f000 f82b 	bl	8001b90 <I2C_WaitOnFlagUntilTimeout>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d00d      	beq.n	8001b5c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001b4e:	d103      	bne.n	8001b58 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b56:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001b58:	2303      	movs	r3, #3
 8001b5a:	e013      	b.n	8001b84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001b5c:	897b      	ldrh	r3, [r7, #10]
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	f043 0301 	orr.w	r3, r3, #1
 8001b64:	b2da      	uxtb	r2, r3
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b6e:	6a3a      	ldr	r2, [r7, #32]
 8001b70:	4906      	ldr	r1, [pc, #24]	@ (8001b8c <I2C_RequestMemoryRead+0x1cc>)
 8001b72:	68f8      	ldr	r0, [r7, #12]
 8001b74:	f000 f886 	bl	8001c84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e000      	b.n	8001b84 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8001b82:	2300      	movs	r3, #0
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3718      	adds	r7, #24
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	00010002 	.word	0x00010002

08001b90 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b084      	sub	sp, #16
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	60f8      	str	r0, [r7, #12]
 8001b98:	60b9      	str	r1, [r7, #8]
 8001b9a:	603b      	str	r3, [r7, #0]
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001ba0:	e048      	b.n	8001c34 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ba8:	d044      	beq.n	8001c34 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001baa:	f7fe fdb3 	bl	8000714 <HAL_GetTick>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	69bb      	ldr	r3, [r7, #24]
 8001bb2:	1ad3      	subs	r3, r2, r3
 8001bb4:	683a      	ldr	r2, [r7, #0]
 8001bb6:	429a      	cmp	r2, r3
 8001bb8:	d302      	bcc.n	8001bc0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d139      	bne.n	8001c34 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	0c1b      	lsrs	r3, r3, #16
 8001bc4:	b2db      	uxtb	r3, r3
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d10d      	bne.n	8001be6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	695b      	ldr	r3, [r3, #20]
 8001bd0:	43da      	mvns	r2, r3
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	b29b      	uxth	r3, r3
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	bf0c      	ite	eq
 8001bdc:	2301      	moveq	r3, #1
 8001bde:	2300      	movne	r3, #0
 8001be0:	b2db      	uxtb	r3, r3
 8001be2:	461a      	mov	r2, r3
 8001be4:	e00c      	b.n	8001c00 <I2C_WaitOnFlagUntilTimeout+0x70>
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	699b      	ldr	r3, [r3, #24]
 8001bec:	43da      	mvns	r2, r3
 8001bee:	68bb      	ldr	r3, [r7, #8]
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	b29b      	uxth	r3, r3
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	bf0c      	ite	eq
 8001bf8:	2301      	moveq	r3, #1
 8001bfa:	2300      	movne	r3, #0
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	461a      	mov	r2, r3
 8001c00:	79fb      	ldrb	r3, [r7, #7]
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d116      	bne.n	8001c34 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	2220      	movs	r2, #32
 8001c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	2200      	movs	r2, #0
 8001c18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c20:	f043 0220 	orr.w	r2, r3, #32
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	e023      	b.n	8001c7c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	0c1b      	lsrs	r3, r3, #16
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d10d      	bne.n	8001c5a <I2C_WaitOnFlagUntilTimeout+0xca>
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	695b      	ldr	r3, [r3, #20]
 8001c44:	43da      	mvns	r2, r3
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	4013      	ands	r3, r2
 8001c4a:	b29b      	uxth	r3, r3
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	bf0c      	ite	eq
 8001c50:	2301      	moveq	r3, #1
 8001c52:	2300      	movne	r3, #0
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	461a      	mov	r2, r3
 8001c58:	e00c      	b.n	8001c74 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	699b      	ldr	r3, [r3, #24]
 8001c60:	43da      	mvns	r2, r3
 8001c62:	68bb      	ldr	r3, [r7, #8]
 8001c64:	4013      	ands	r3, r2
 8001c66:	b29b      	uxth	r3, r3
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	bf0c      	ite	eq
 8001c6c:	2301      	moveq	r3, #1
 8001c6e:	2300      	movne	r3, #0
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	461a      	mov	r2, r3
 8001c74:	79fb      	ldrb	r3, [r7, #7]
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d093      	beq.n	8001ba2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001c7a:	2300      	movs	r3, #0
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3710      	adds	r7, #16
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	60f8      	str	r0, [r7, #12]
 8001c8c:	60b9      	str	r1, [r7, #8]
 8001c8e:	607a      	str	r2, [r7, #4]
 8001c90:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001c92:	e071      	b.n	8001d78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	695b      	ldr	r3, [r3, #20]
 8001c9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ca2:	d123      	bne.n	8001cec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001cb2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001cbc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	2200      	movs	r2, #0
 8001cd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd8:	f043 0204 	orr.w	r2, r3, #4
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e067      	b.n	8001dbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cf2:	d041      	beq.n	8001d78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001cf4:	f7fe fd0e 	bl	8000714 <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	687a      	ldr	r2, [r7, #4]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d302      	bcc.n	8001d0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d136      	bne.n	8001d78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001d0a:	68bb      	ldr	r3, [r7, #8]
 8001d0c:	0c1b      	lsrs	r3, r3, #16
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d10c      	bne.n	8001d2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	695b      	ldr	r3, [r3, #20]
 8001d1a:	43da      	mvns	r2, r3
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	4013      	ands	r3, r2
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	bf14      	ite	ne
 8001d26:	2301      	movne	r3, #1
 8001d28:	2300      	moveq	r3, #0
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	e00b      	b.n	8001d46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	699b      	ldr	r3, [r3, #24]
 8001d34:	43da      	mvns	r2, r3
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	4013      	ands	r3, r2
 8001d3a:	b29b      	uxth	r3, r3
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	bf14      	ite	ne
 8001d40:	2301      	movne	r3, #1
 8001d42:	2300      	moveq	r3, #0
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d016      	beq.n	8001d78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	2220      	movs	r2, #32
 8001d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d64:	f043 0220 	orr.w	r2, r3, #32
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	e021      	b.n	8001dbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	0c1b      	lsrs	r3, r3, #16
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d10c      	bne.n	8001d9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	695b      	ldr	r3, [r3, #20]
 8001d88:	43da      	mvns	r2, r3
 8001d8a:	68bb      	ldr	r3, [r7, #8]
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	bf14      	ite	ne
 8001d94:	2301      	movne	r3, #1
 8001d96:	2300      	moveq	r3, #0
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	e00b      	b.n	8001db4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	699b      	ldr	r3, [r3, #24]
 8001da2:	43da      	mvns	r2, r3
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	4013      	ands	r3, r2
 8001da8:	b29b      	uxth	r3, r3
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	bf14      	ite	ne
 8001dae:	2301      	movne	r3, #1
 8001db0:	2300      	moveq	r3, #0
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	f47f af6d 	bne.w	8001c94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8001dba:	2300      	movs	r3, #0
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3710      	adds	r7, #16
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}

08001dc4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	60f8      	str	r0, [r7, #12]
 8001dcc:	60b9      	str	r1, [r7, #8]
 8001dce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001dd0:	e034      	b.n	8001e3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001dd2:	68f8      	ldr	r0, [r7, #12]
 8001dd4:	f000 f8e3 	bl	8001f9e <I2C_IsAcknowledgeFailed>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e034      	b.n	8001e4c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001de2:	68bb      	ldr	r3, [r7, #8]
 8001de4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001de8:	d028      	beq.n	8001e3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001dea:	f7fe fc93 	bl	8000714 <HAL_GetTick>
 8001dee:	4602      	mov	r2, r0
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	68ba      	ldr	r2, [r7, #8]
 8001df6:	429a      	cmp	r2, r3
 8001df8:	d302      	bcc.n	8001e00 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d11d      	bne.n	8001e3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	695b      	ldr	r3, [r3, #20]
 8001e06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e0a:	2b80      	cmp	r3, #128	@ 0x80
 8001e0c:	d016      	beq.n	8001e3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	2200      	movs	r2, #0
 8001e12:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	2220      	movs	r2, #32
 8001e18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e28:	f043 0220 	orr.w	r2, r3, #32
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2200      	movs	r2, #0
 8001e34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	e007      	b.n	8001e4c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	695b      	ldr	r3, [r3, #20]
 8001e42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e46:	2b80      	cmp	r3, #128	@ 0x80
 8001e48:	d1c3      	bne.n	8001dd2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001e4a:	2300      	movs	r3, #0
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	3710      	adds	r7, #16
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	60f8      	str	r0, [r7, #12]
 8001e5c:	60b9      	str	r1, [r7, #8]
 8001e5e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001e60:	e034      	b.n	8001ecc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001e62:	68f8      	ldr	r0, [r7, #12]
 8001e64:	f000 f89b 	bl	8001f9e <I2C_IsAcknowledgeFailed>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e034      	b.n	8001edc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e78:	d028      	beq.n	8001ecc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e7a:	f7fe fc4b 	bl	8000714 <HAL_GetTick>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	1ad3      	subs	r3, r2, r3
 8001e84:	68ba      	ldr	r2, [r7, #8]
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d302      	bcc.n	8001e90 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d11d      	bne.n	8001ecc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	695b      	ldr	r3, [r3, #20]
 8001e96:	f003 0304 	and.w	r3, r3, #4
 8001e9a:	2b04      	cmp	r3, #4
 8001e9c:	d016      	beq.n	8001ecc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	2220      	movs	r2, #32
 8001ea8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb8:	f043 0220 	orr.w	r2, r3, #32
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e007      	b.n	8001edc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	695b      	ldr	r3, [r3, #20]
 8001ed2:	f003 0304 	and.w	r3, r3, #4
 8001ed6:	2b04      	cmp	r3, #4
 8001ed8:	d1c3      	bne.n	8001e62 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001eda:	2300      	movs	r3, #0
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3710      	adds	r7, #16
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	60f8      	str	r0, [r7, #12]
 8001eec:	60b9      	str	r1, [r7, #8]
 8001eee:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001ef0:	e049      	b.n	8001f86 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	695b      	ldr	r3, [r3, #20]
 8001ef8:	f003 0310 	and.w	r3, r3, #16
 8001efc:	2b10      	cmp	r3, #16
 8001efe:	d119      	bne.n	8001f34 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f06f 0210 	mvn.w	r2, #16
 8001f08:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	2220      	movs	r2, #32
 8001f14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	e030      	b.n	8001f96 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f34:	f7fe fbee 	bl	8000714 <HAL_GetTick>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	1ad3      	subs	r3, r2, r3
 8001f3e:	68ba      	ldr	r2, [r7, #8]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d302      	bcc.n	8001f4a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d11d      	bne.n	8001f86 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	695b      	ldr	r3, [r3, #20]
 8001f50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f54:	2b40      	cmp	r3, #64	@ 0x40
 8001f56:	d016      	beq.n	8001f86 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	2220      	movs	r2, #32
 8001f62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f72:	f043 0220 	orr.w	r2, r3, #32
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e007      	b.n	8001f96 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	695b      	ldr	r3, [r3, #20]
 8001f8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f90:	2b40      	cmp	r3, #64	@ 0x40
 8001f92:	d1ae      	bne.n	8001ef2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001f94:	2300      	movs	r3, #0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3710      	adds	r7, #16
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}

08001f9e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001f9e:	b480      	push	{r7}
 8001fa0:	b083      	sub	sp, #12
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	695b      	ldr	r3, [r3, #20]
 8001fac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fb4:	d11b      	bne.n	8001fee <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001fbe:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2220      	movs	r2, #32
 8001fca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fda:	f043 0204 	orr.w	r2, r3, #4
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e000      	b.n	8001ff0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8001fee:	2300      	movs	r3, #0
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	370c      	adds	r7, #12
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bc80      	pop	{r7}
 8001ff8:	4770      	bx	lr
	...

08001ffc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d101      	bne.n	800200e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e272      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0301 	and.w	r3, r3, #1
 8002016:	2b00      	cmp	r3, #0
 8002018:	f000 8087 	beq.w	800212a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800201c:	4b92      	ldr	r3, [pc, #584]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f003 030c 	and.w	r3, r3, #12
 8002024:	2b04      	cmp	r3, #4
 8002026:	d00c      	beq.n	8002042 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002028:	4b8f      	ldr	r3, [pc, #572]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f003 030c 	and.w	r3, r3, #12
 8002030:	2b08      	cmp	r3, #8
 8002032:	d112      	bne.n	800205a <HAL_RCC_OscConfig+0x5e>
 8002034:	4b8c      	ldr	r3, [pc, #560]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800203c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002040:	d10b      	bne.n	800205a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002042:	4b89      	ldr	r3, [pc, #548]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800204a:	2b00      	cmp	r3, #0
 800204c:	d06c      	beq.n	8002128 <HAL_RCC_OscConfig+0x12c>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d168      	bne.n	8002128 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	e24c      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002062:	d106      	bne.n	8002072 <HAL_RCC_OscConfig+0x76>
 8002064:	4b80      	ldr	r3, [pc, #512]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a7f      	ldr	r2, [pc, #508]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 800206a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800206e:	6013      	str	r3, [r2, #0]
 8002070:	e02e      	b.n	80020d0 <HAL_RCC_OscConfig+0xd4>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d10c      	bne.n	8002094 <HAL_RCC_OscConfig+0x98>
 800207a:	4b7b      	ldr	r3, [pc, #492]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a7a      	ldr	r2, [pc, #488]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 8002080:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002084:	6013      	str	r3, [r2, #0]
 8002086:	4b78      	ldr	r3, [pc, #480]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a77      	ldr	r2, [pc, #476]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 800208c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002090:	6013      	str	r3, [r2, #0]
 8002092:	e01d      	b.n	80020d0 <HAL_RCC_OscConfig+0xd4>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800209c:	d10c      	bne.n	80020b8 <HAL_RCC_OscConfig+0xbc>
 800209e:	4b72      	ldr	r3, [pc, #456]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a71      	ldr	r2, [pc, #452]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80020a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020a8:	6013      	str	r3, [r2, #0]
 80020aa:	4b6f      	ldr	r3, [pc, #444]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a6e      	ldr	r2, [pc, #440]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80020b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020b4:	6013      	str	r3, [r2, #0]
 80020b6:	e00b      	b.n	80020d0 <HAL_RCC_OscConfig+0xd4>
 80020b8:	4b6b      	ldr	r3, [pc, #428]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a6a      	ldr	r2, [pc, #424]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80020be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020c2:	6013      	str	r3, [r2, #0]
 80020c4:	4b68      	ldr	r3, [pc, #416]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a67      	ldr	r2, [pc, #412]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80020ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020ce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d013      	beq.n	8002100 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d8:	f7fe fb1c 	bl	8000714 <HAL_GetTick>
 80020dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020de:	e008      	b.n	80020f2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020e0:	f7fe fb18 	bl	8000714 <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	2b64      	cmp	r3, #100	@ 0x64
 80020ec:	d901      	bls.n	80020f2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e200      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020f2:	4b5d      	ldr	r3, [pc, #372]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d0f0      	beq.n	80020e0 <HAL_RCC_OscConfig+0xe4>
 80020fe:	e014      	b.n	800212a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002100:	f7fe fb08 	bl	8000714 <HAL_GetTick>
 8002104:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002106:	e008      	b.n	800211a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002108:	f7fe fb04 	bl	8000714 <HAL_GetTick>
 800210c:	4602      	mov	r2, r0
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	1ad3      	subs	r3, r2, r3
 8002112:	2b64      	cmp	r3, #100	@ 0x64
 8002114:	d901      	bls.n	800211a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002116:	2303      	movs	r3, #3
 8002118:	e1ec      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800211a:	4b53      	ldr	r3, [pc, #332]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d1f0      	bne.n	8002108 <HAL_RCC_OscConfig+0x10c>
 8002126:	e000      	b.n	800212a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002128:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0302 	and.w	r3, r3, #2
 8002132:	2b00      	cmp	r3, #0
 8002134:	d063      	beq.n	80021fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002136:	4b4c      	ldr	r3, [pc, #304]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f003 030c 	and.w	r3, r3, #12
 800213e:	2b00      	cmp	r3, #0
 8002140:	d00b      	beq.n	800215a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002142:	4b49      	ldr	r3, [pc, #292]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	f003 030c 	and.w	r3, r3, #12
 800214a:	2b08      	cmp	r3, #8
 800214c:	d11c      	bne.n	8002188 <HAL_RCC_OscConfig+0x18c>
 800214e:	4b46      	ldr	r3, [pc, #280]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d116      	bne.n	8002188 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800215a:	4b43      	ldr	r3, [pc, #268]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0302 	and.w	r3, r3, #2
 8002162:	2b00      	cmp	r3, #0
 8002164:	d005      	beq.n	8002172 <HAL_RCC_OscConfig+0x176>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	691b      	ldr	r3, [r3, #16]
 800216a:	2b01      	cmp	r3, #1
 800216c:	d001      	beq.n	8002172 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e1c0      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002172:	4b3d      	ldr	r3, [pc, #244]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	695b      	ldr	r3, [r3, #20]
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	4939      	ldr	r1, [pc, #228]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 8002182:	4313      	orrs	r3, r2
 8002184:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002186:	e03a      	b.n	80021fe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	691b      	ldr	r3, [r3, #16]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d020      	beq.n	80021d2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002190:	4b36      	ldr	r3, [pc, #216]	@ (800226c <HAL_RCC_OscConfig+0x270>)
 8002192:	2201      	movs	r2, #1
 8002194:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002196:	f7fe fabd 	bl	8000714 <HAL_GetTick>
 800219a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800219c:	e008      	b.n	80021b0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800219e:	f7fe fab9 	bl	8000714 <HAL_GetTick>
 80021a2:	4602      	mov	r2, r0
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	1ad3      	subs	r3, r2, r3
 80021a8:	2b02      	cmp	r3, #2
 80021aa:	d901      	bls.n	80021b0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80021ac:	2303      	movs	r3, #3
 80021ae:	e1a1      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021b0:	4b2d      	ldr	r3, [pc, #180]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 0302 	and.w	r3, r3, #2
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d0f0      	beq.n	800219e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021bc:	4b2a      	ldr	r3, [pc, #168]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	695b      	ldr	r3, [r3, #20]
 80021c8:	00db      	lsls	r3, r3, #3
 80021ca:	4927      	ldr	r1, [pc, #156]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80021cc:	4313      	orrs	r3, r2
 80021ce:	600b      	str	r3, [r1, #0]
 80021d0:	e015      	b.n	80021fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021d2:	4b26      	ldr	r3, [pc, #152]	@ (800226c <HAL_RCC_OscConfig+0x270>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021d8:	f7fe fa9c 	bl	8000714 <HAL_GetTick>
 80021dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021de:	e008      	b.n	80021f2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021e0:	f7fe fa98 	bl	8000714 <HAL_GetTick>
 80021e4:	4602      	mov	r2, r0
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d901      	bls.n	80021f2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80021ee:	2303      	movs	r3, #3
 80021f0:	e180      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021f2:	4b1d      	ldr	r3, [pc, #116]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 0302 	and.w	r3, r3, #2
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d1f0      	bne.n	80021e0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 0308 	and.w	r3, r3, #8
 8002206:	2b00      	cmp	r3, #0
 8002208:	d03a      	beq.n	8002280 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	699b      	ldr	r3, [r3, #24]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d019      	beq.n	8002246 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002212:	4b17      	ldr	r3, [pc, #92]	@ (8002270 <HAL_RCC_OscConfig+0x274>)
 8002214:	2201      	movs	r2, #1
 8002216:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002218:	f7fe fa7c 	bl	8000714 <HAL_GetTick>
 800221c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800221e:	e008      	b.n	8002232 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002220:	f7fe fa78 	bl	8000714 <HAL_GetTick>
 8002224:	4602      	mov	r2, r0
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	2b02      	cmp	r3, #2
 800222c:	d901      	bls.n	8002232 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800222e:	2303      	movs	r3, #3
 8002230:	e160      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002232:	4b0d      	ldr	r3, [pc, #52]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 8002234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002236:	f003 0302 	and.w	r3, r3, #2
 800223a:	2b00      	cmp	r3, #0
 800223c:	d0f0      	beq.n	8002220 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800223e:	2001      	movs	r0, #1
 8002240:	f000 face 	bl	80027e0 <RCC_Delay>
 8002244:	e01c      	b.n	8002280 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002246:	4b0a      	ldr	r3, [pc, #40]	@ (8002270 <HAL_RCC_OscConfig+0x274>)
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800224c:	f7fe fa62 	bl	8000714 <HAL_GetTick>
 8002250:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002252:	e00f      	b.n	8002274 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002254:	f7fe fa5e 	bl	8000714 <HAL_GetTick>
 8002258:	4602      	mov	r2, r0
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	2b02      	cmp	r3, #2
 8002260:	d908      	bls.n	8002274 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002262:	2303      	movs	r3, #3
 8002264:	e146      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
 8002266:	bf00      	nop
 8002268:	40021000 	.word	0x40021000
 800226c:	42420000 	.word	0x42420000
 8002270:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002274:	4b92      	ldr	r3, [pc, #584]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002278:	f003 0302 	and.w	r3, r3, #2
 800227c:	2b00      	cmp	r3, #0
 800227e:	d1e9      	bne.n	8002254 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 0304 	and.w	r3, r3, #4
 8002288:	2b00      	cmp	r3, #0
 800228a:	f000 80a6 	beq.w	80023da <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800228e:	2300      	movs	r3, #0
 8002290:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002292:	4b8b      	ldr	r3, [pc, #556]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002294:	69db      	ldr	r3, [r3, #28]
 8002296:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d10d      	bne.n	80022ba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800229e:	4b88      	ldr	r3, [pc, #544]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 80022a0:	69db      	ldr	r3, [r3, #28]
 80022a2:	4a87      	ldr	r2, [pc, #540]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 80022a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022a8:	61d3      	str	r3, [r2, #28]
 80022aa:	4b85      	ldr	r3, [pc, #532]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 80022ac:	69db      	ldr	r3, [r3, #28]
 80022ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022b2:	60bb      	str	r3, [r7, #8]
 80022b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022b6:	2301      	movs	r3, #1
 80022b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ba:	4b82      	ldr	r3, [pc, #520]	@ (80024c4 <HAL_RCC_OscConfig+0x4c8>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d118      	bne.n	80022f8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022c6:	4b7f      	ldr	r3, [pc, #508]	@ (80024c4 <HAL_RCC_OscConfig+0x4c8>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a7e      	ldr	r2, [pc, #504]	@ (80024c4 <HAL_RCC_OscConfig+0x4c8>)
 80022cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022d2:	f7fe fa1f 	bl	8000714 <HAL_GetTick>
 80022d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022d8:	e008      	b.n	80022ec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022da:	f7fe fa1b 	bl	8000714 <HAL_GetTick>
 80022de:	4602      	mov	r2, r0
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	1ad3      	subs	r3, r2, r3
 80022e4:	2b64      	cmp	r3, #100	@ 0x64
 80022e6:	d901      	bls.n	80022ec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80022e8:	2303      	movs	r3, #3
 80022ea:	e103      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ec:	4b75      	ldr	r3, [pc, #468]	@ (80024c4 <HAL_RCC_OscConfig+0x4c8>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d0f0      	beq.n	80022da <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d106      	bne.n	800230e <HAL_RCC_OscConfig+0x312>
 8002300:	4b6f      	ldr	r3, [pc, #444]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002302:	6a1b      	ldr	r3, [r3, #32]
 8002304:	4a6e      	ldr	r2, [pc, #440]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002306:	f043 0301 	orr.w	r3, r3, #1
 800230a:	6213      	str	r3, [r2, #32]
 800230c:	e02d      	b.n	800236a <HAL_RCC_OscConfig+0x36e>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d10c      	bne.n	8002330 <HAL_RCC_OscConfig+0x334>
 8002316:	4b6a      	ldr	r3, [pc, #424]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002318:	6a1b      	ldr	r3, [r3, #32]
 800231a:	4a69      	ldr	r2, [pc, #420]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 800231c:	f023 0301 	bic.w	r3, r3, #1
 8002320:	6213      	str	r3, [r2, #32]
 8002322:	4b67      	ldr	r3, [pc, #412]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002324:	6a1b      	ldr	r3, [r3, #32]
 8002326:	4a66      	ldr	r2, [pc, #408]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002328:	f023 0304 	bic.w	r3, r3, #4
 800232c:	6213      	str	r3, [r2, #32]
 800232e:	e01c      	b.n	800236a <HAL_RCC_OscConfig+0x36e>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	2b05      	cmp	r3, #5
 8002336:	d10c      	bne.n	8002352 <HAL_RCC_OscConfig+0x356>
 8002338:	4b61      	ldr	r3, [pc, #388]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 800233a:	6a1b      	ldr	r3, [r3, #32]
 800233c:	4a60      	ldr	r2, [pc, #384]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 800233e:	f043 0304 	orr.w	r3, r3, #4
 8002342:	6213      	str	r3, [r2, #32]
 8002344:	4b5e      	ldr	r3, [pc, #376]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002346:	6a1b      	ldr	r3, [r3, #32]
 8002348:	4a5d      	ldr	r2, [pc, #372]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 800234a:	f043 0301 	orr.w	r3, r3, #1
 800234e:	6213      	str	r3, [r2, #32]
 8002350:	e00b      	b.n	800236a <HAL_RCC_OscConfig+0x36e>
 8002352:	4b5b      	ldr	r3, [pc, #364]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002354:	6a1b      	ldr	r3, [r3, #32]
 8002356:	4a5a      	ldr	r2, [pc, #360]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002358:	f023 0301 	bic.w	r3, r3, #1
 800235c:	6213      	str	r3, [r2, #32]
 800235e:	4b58      	ldr	r3, [pc, #352]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002360:	6a1b      	ldr	r3, [r3, #32]
 8002362:	4a57      	ldr	r2, [pc, #348]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002364:	f023 0304 	bic.w	r3, r3, #4
 8002368:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	68db      	ldr	r3, [r3, #12]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d015      	beq.n	800239e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002372:	f7fe f9cf 	bl	8000714 <HAL_GetTick>
 8002376:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002378:	e00a      	b.n	8002390 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800237a:	f7fe f9cb 	bl	8000714 <HAL_GetTick>
 800237e:	4602      	mov	r2, r0
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	1ad3      	subs	r3, r2, r3
 8002384:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002388:	4293      	cmp	r3, r2
 800238a:	d901      	bls.n	8002390 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800238c:	2303      	movs	r3, #3
 800238e:	e0b1      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002390:	4b4b      	ldr	r3, [pc, #300]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002392:	6a1b      	ldr	r3, [r3, #32]
 8002394:	f003 0302 	and.w	r3, r3, #2
 8002398:	2b00      	cmp	r3, #0
 800239a:	d0ee      	beq.n	800237a <HAL_RCC_OscConfig+0x37e>
 800239c:	e014      	b.n	80023c8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800239e:	f7fe f9b9 	bl	8000714 <HAL_GetTick>
 80023a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023a4:	e00a      	b.n	80023bc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023a6:	f7fe f9b5 	bl	8000714 <HAL_GetTick>
 80023aa:	4602      	mov	r2, r0
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	1ad3      	subs	r3, r2, r3
 80023b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d901      	bls.n	80023bc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80023b8:	2303      	movs	r3, #3
 80023ba:	e09b      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023bc:	4b40      	ldr	r3, [pc, #256]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 80023be:	6a1b      	ldr	r3, [r3, #32]
 80023c0:	f003 0302 	and.w	r3, r3, #2
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d1ee      	bne.n	80023a6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80023c8:	7dfb      	ldrb	r3, [r7, #23]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d105      	bne.n	80023da <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023ce:	4b3c      	ldr	r3, [pc, #240]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 80023d0:	69db      	ldr	r3, [r3, #28]
 80023d2:	4a3b      	ldr	r2, [pc, #236]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 80023d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023d8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	69db      	ldr	r3, [r3, #28]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	f000 8087 	beq.w	80024f2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023e4:	4b36      	ldr	r3, [pc, #216]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f003 030c 	and.w	r3, r3, #12
 80023ec:	2b08      	cmp	r3, #8
 80023ee:	d061      	beq.n	80024b4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	69db      	ldr	r3, [r3, #28]
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d146      	bne.n	8002486 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023f8:	4b33      	ldr	r3, [pc, #204]	@ (80024c8 <HAL_RCC_OscConfig+0x4cc>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023fe:	f7fe f989 	bl	8000714 <HAL_GetTick>
 8002402:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002404:	e008      	b.n	8002418 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002406:	f7fe f985 	bl	8000714 <HAL_GetTick>
 800240a:	4602      	mov	r2, r0
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	2b02      	cmp	r3, #2
 8002412:	d901      	bls.n	8002418 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002414:	2303      	movs	r3, #3
 8002416:	e06d      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002418:	4b29      	ldr	r3, [pc, #164]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002420:	2b00      	cmp	r3, #0
 8002422:	d1f0      	bne.n	8002406 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6a1b      	ldr	r3, [r3, #32]
 8002428:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800242c:	d108      	bne.n	8002440 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800242e:	4b24      	ldr	r3, [pc, #144]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	4921      	ldr	r1, [pc, #132]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 800243c:	4313      	orrs	r3, r2
 800243e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002440:	4b1f      	ldr	r3, [pc, #124]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6a19      	ldr	r1, [r3, #32]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002450:	430b      	orrs	r3, r1
 8002452:	491b      	ldr	r1, [pc, #108]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002454:	4313      	orrs	r3, r2
 8002456:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002458:	4b1b      	ldr	r3, [pc, #108]	@ (80024c8 <HAL_RCC_OscConfig+0x4cc>)
 800245a:	2201      	movs	r2, #1
 800245c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800245e:	f7fe f959 	bl	8000714 <HAL_GetTick>
 8002462:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002464:	e008      	b.n	8002478 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002466:	f7fe f955 	bl	8000714 <HAL_GetTick>
 800246a:	4602      	mov	r2, r0
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	2b02      	cmp	r3, #2
 8002472:	d901      	bls.n	8002478 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002474:	2303      	movs	r3, #3
 8002476:	e03d      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002478:	4b11      	ldr	r3, [pc, #68]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002480:	2b00      	cmp	r3, #0
 8002482:	d0f0      	beq.n	8002466 <HAL_RCC_OscConfig+0x46a>
 8002484:	e035      	b.n	80024f2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002486:	4b10      	ldr	r3, [pc, #64]	@ (80024c8 <HAL_RCC_OscConfig+0x4cc>)
 8002488:	2200      	movs	r2, #0
 800248a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800248c:	f7fe f942 	bl	8000714 <HAL_GetTick>
 8002490:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002492:	e008      	b.n	80024a6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002494:	f7fe f93e 	bl	8000714 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d901      	bls.n	80024a6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80024a2:	2303      	movs	r3, #3
 80024a4:	e026      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024a6:	4b06      	ldr	r3, [pc, #24]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d1f0      	bne.n	8002494 <HAL_RCC_OscConfig+0x498>
 80024b2:	e01e      	b.n	80024f2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	69db      	ldr	r3, [r3, #28]
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d107      	bne.n	80024cc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e019      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
 80024c0:	40021000 	.word	0x40021000
 80024c4:	40007000 	.word	0x40007000
 80024c8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80024cc:	4b0b      	ldr	r3, [pc, #44]	@ (80024fc <HAL_RCC_OscConfig+0x500>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6a1b      	ldr	r3, [r3, #32]
 80024dc:	429a      	cmp	r2, r3
 80024de:	d106      	bne.n	80024ee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024ea:	429a      	cmp	r2, r3
 80024ec:	d001      	beq.n	80024f2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e000      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80024f2:	2300      	movs	r3, #0
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3718      	adds	r7, #24
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	40021000 	.word	0x40021000

08002500 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d101      	bne.n	8002514 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e0d0      	b.n	80026b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002514:	4b6a      	ldr	r3, [pc, #424]	@ (80026c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0307 	and.w	r3, r3, #7
 800251c:	683a      	ldr	r2, [r7, #0]
 800251e:	429a      	cmp	r2, r3
 8002520:	d910      	bls.n	8002544 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002522:	4b67      	ldr	r3, [pc, #412]	@ (80026c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f023 0207 	bic.w	r2, r3, #7
 800252a:	4965      	ldr	r1, [pc, #404]	@ (80026c0 <HAL_RCC_ClockConfig+0x1c0>)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	4313      	orrs	r3, r2
 8002530:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002532:	4b63      	ldr	r3, [pc, #396]	@ (80026c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 0307 	and.w	r3, r3, #7
 800253a:	683a      	ldr	r2, [r7, #0]
 800253c:	429a      	cmp	r2, r3
 800253e:	d001      	beq.n	8002544 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e0b8      	b.n	80026b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 0302 	and.w	r3, r3, #2
 800254c:	2b00      	cmp	r3, #0
 800254e:	d020      	beq.n	8002592 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f003 0304 	and.w	r3, r3, #4
 8002558:	2b00      	cmp	r3, #0
 800255a:	d005      	beq.n	8002568 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800255c:	4b59      	ldr	r3, [pc, #356]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	4a58      	ldr	r2, [pc, #352]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002562:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002566:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f003 0308 	and.w	r3, r3, #8
 8002570:	2b00      	cmp	r3, #0
 8002572:	d005      	beq.n	8002580 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002574:	4b53      	ldr	r3, [pc, #332]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	4a52      	ldr	r2, [pc, #328]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 800257a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800257e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002580:	4b50      	ldr	r3, [pc, #320]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	494d      	ldr	r1, [pc, #308]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 800258e:	4313      	orrs	r3, r2
 8002590:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	2b00      	cmp	r3, #0
 800259c:	d040      	beq.n	8002620 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d107      	bne.n	80025b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025a6:	4b47      	ldr	r3, [pc, #284]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d115      	bne.n	80025de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e07f      	b.n	80026b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	2b02      	cmp	r3, #2
 80025bc:	d107      	bne.n	80025ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025be:	4b41      	ldr	r3, [pc, #260]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d109      	bne.n	80025de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e073      	b.n	80026b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025ce:	4b3d      	ldr	r3, [pc, #244]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 0302 	and.w	r3, r3, #2
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d101      	bne.n	80025de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e06b      	b.n	80026b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025de:	4b39      	ldr	r3, [pc, #228]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f023 0203 	bic.w	r2, r3, #3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	4936      	ldr	r1, [pc, #216]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 80025ec:	4313      	orrs	r3, r2
 80025ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025f0:	f7fe f890 	bl	8000714 <HAL_GetTick>
 80025f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025f6:	e00a      	b.n	800260e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025f8:	f7fe f88c 	bl	8000714 <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002606:	4293      	cmp	r3, r2
 8002608:	d901      	bls.n	800260e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e053      	b.n	80026b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800260e:	4b2d      	ldr	r3, [pc, #180]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f003 020c 	and.w	r2, r3, #12
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	429a      	cmp	r2, r3
 800261e:	d1eb      	bne.n	80025f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002620:	4b27      	ldr	r3, [pc, #156]	@ (80026c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0307 	and.w	r3, r3, #7
 8002628:	683a      	ldr	r2, [r7, #0]
 800262a:	429a      	cmp	r2, r3
 800262c:	d210      	bcs.n	8002650 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800262e:	4b24      	ldr	r3, [pc, #144]	@ (80026c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f023 0207 	bic.w	r2, r3, #7
 8002636:	4922      	ldr	r1, [pc, #136]	@ (80026c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	4313      	orrs	r3, r2
 800263c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800263e:	4b20      	ldr	r3, [pc, #128]	@ (80026c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0307 	and.w	r3, r3, #7
 8002646:	683a      	ldr	r2, [r7, #0]
 8002648:	429a      	cmp	r2, r3
 800264a:	d001      	beq.n	8002650 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	e032      	b.n	80026b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0304 	and.w	r3, r3, #4
 8002658:	2b00      	cmp	r3, #0
 800265a:	d008      	beq.n	800266e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800265c:	4b19      	ldr	r3, [pc, #100]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	4916      	ldr	r1, [pc, #88]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 800266a:	4313      	orrs	r3, r2
 800266c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0308 	and.w	r3, r3, #8
 8002676:	2b00      	cmp	r3, #0
 8002678:	d009      	beq.n	800268e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800267a:	4b12      	ldr	r3, [pc, #72]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	691b      	ldr	r3, [r3, #16]
 8002686:	00db      	lsls	r3, r3, #3
 8002688:	490e      	ldr	r1, [pc, #56]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 800268a:	4313      	orrs	r3, r2
 800268c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800268e:	f000 f821 	bl	80026d4 <HAL_RCC_GetSysClockFreq>
 8002692:	4602      	mov	r2, r0
 8002694:	4b0b      	ldr	r3, [pc, #44]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	091b      	lsrs	r3, r3, #4
 800269a:	f003 030f 	and.w	r3, r3, #15
 800269e:	490a      	ldr	r1, [pc, #40]	@ (80026c8 <HAL_RCC_ClockConfig+0x1c8>)
 80026a0:	5ccb      	ldrb	r3, [r1, r3]
 80026a2:	fa22 f303 	lsr.w	r3, r2, r3
 80026a6:	4a09      	ldr	r2, [pc, #36]	@ (80026cc <HAL_RCC_ClockConfig+0x1cc>)
 80026a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80026aa:	4b09      	ldr	r3, [pc, #36]	@ (80026d0 <HAL_RCC_ClockConfig+0x1d0>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4618      	mov	r0, r3
 80026b0:	f7fd ffee 	bl	8000690 <HAL_InitTick>

  return HAL_OK;
 80026b4:	2300      	movs	r3, #0
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3710      	adds	r7, #16
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	40022000 	.word	0x40022000
 80026c4:	40021000 	.word	0x40021000
 80026c8:	08003cb4 	.word	0x08003cb4
 80026cc:	20000000 	.word	0x20000000
 80026d0:	20000004 	.word	0x20000004

080026d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b087      	sub	sp, #28
 80026d8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80026da:	2300      	movs	r3, #0
 80026dc:	60fb      	str	r3, [r7, #12]
 80026de:	2300      	movs	r3, #0
 80026e0:	60bb      	str	r3, [r7, #8]
 80026e2:	2300      	movs	r3, #0
 80026e4:	617b      	str	r3, [r7, #20]
 80026e6:	2300      	movs	r3, #0
 80026e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80026ea:	2300      	movs	r3, #0
 80026ec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80026ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002768 <HAL_RCC_GetSysClockFreq+0x94>)
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	f003 030c 	and.w	r3, r3, #12
 80026fa:	2b04      	cmp	r3, #4
 80026fc:	d002      	beq.n	8002704 <HAL_RCC_GetSysClockFreq+0x30>
 80026fe:	2b08      	cmp	r3, #8
 8002700:	d003      	beq.n	800270a <HAL_RCC_GetSysClockFreq+0x36>
 8002702:	e027      	b.n	8002754 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002704:	4b19      	ldr	r3, [pc, #100]	@ (800276c <HAL_RCC_GetSysClockFreq+0x98>)
 8002706:	613b      	str	r3, [r7, #16]
      break;
 8002708:	e027      	b.n	800275a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	0c9b      	lsrs	r3, r3, #18
 800270e:	f003 030f 	and.w	r3, r3, #15
 8002712:	4a17      	ldr	r2, [pc, #92]	@ (8002770 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002714:	5cd3      	ldrb	r3, [r2, r3]
 8002716:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d010      	beq.n	8002744 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002722:	4b11      	ldr	r3, [pc, #68]	@ (8002768 <HAL_RCC_GetSysClockFreq+0x94>)
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	0c5b      	lsrs	r3, r3, #17
 8002728:	f003 0301 	and.w	r3, r3, #1
 800272c:	4a11      	ldr	r2, [pc, #68]	@ (8002774 <HAL_RCC_GetSysClockFreq+0xa0>)
 800272e:	5cd3      	ldrb	r3, [r2, r3]
 8002730:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4a0d      	ldr	r2, [pc, #52]	@ (800276c <HAL_RCC_GetSysClockFreq+0x98>)
 8002736:	fb03 f202 	mul.w	r2, r3, r2
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002740:	617b      	str	r3, [r7, #20]
 8002742:	e004      	b.n	800274e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	4a0c      	ldr	r2, [pc, #48]	@ (8002778 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002748:	fb02 f303 	mul.w	r3, r2, r3
 800274c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	613b      	str	r3, [r7, #16]
      break;
 8002752:	e002      	b.n	800275a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002754:	4b05      	ldr	r3, [pc, #20]	@ (800276c <HAL_RCC_GetSysClockFreq+0x98>)
 8002756:	613b      	str	r3, [r7, #16]
      break;
 8002758:	bf00      	nop
    }
  }
  return sysclockfreq;
 800275a:	693b      	ldr	r3, [r7, #16]
}
 800275c:	4618      	mov	r0, r3
 800275e:	371c      	adds	r7, #28
 8002760:	46bd      	mov	sp, r7
 8002762:	bc80      	pop	{r7}
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	40021000 	.word	0x40021000
 800276c:	007a1200 	.word	0x007a1200
 8002770:	08003ccc 	.word	0x08003ccc
 8002774:	08003cdc 	.word	0x08003cdc
 8002778:	003d0900 	.word	0x003d0900

0800277c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800277c:	b480      	push	{r7}
 800277e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002780:	4b02      	ldr	r3, [pc, #8]	@ (800278c <HAL_RCC_GetHCLKFreq+0x10>)
 8002782:	681b      	ldr	r3, [r3, #0]
}
 8002784:	4618      	mov	r0, r3
 8002786:	46bd      	mov	sp, r7
 8002788:	bc80      	pop	{r7}
 800278a:	4770      	bx	lr
 800278c:	20000000 	.word	0x20000000

08002790 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002794:	f7ff fff2 	bl	800277c <HAL_RCC_GetHCLKFreq>
 8002798:	4602      	mov	r2, r0
 800279a:	4b05      	ldr	r3, [pc, #20]	@ (80027b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	0a1b      	lsrs	r3, r3, #8
 80027a0:	f003 0307 	and.w	r3, r3, #7
 80027a4:	4903      	ldr	r1, [pc, #12]	@ (80027b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027a6:	5ccb      	ldrb	r3, [r1, r3]
 80027a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	40021000 	.word	0x40021000
 80027b4:	08003cc4 	.word	0x08003cc4

080027b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80027bc:	f7ff ffde 	bl	800277c <HAL_RCC_GetHCLKFreq>
 80027c0:	4602      	mov	r2, r0
 80027c2:	4b05      	ldr	r3, [pc, #20]	@ (80027d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	0adb      	lsrs	r3, r3, #11
 80027c8:	f003 0307 	and.w	r3, r3, #7
 80027cc:	4903      	ldr	r1, [pc, #12]	@ (80027dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80027ce:	5ccb      	ldrb	r3, [r1, r3]
 80027d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	40021000 	.word	0x40021000
 80027dc:	08003cc4 	.word	0x08003cc4

080027e0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b085      	sub	sp, #20
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80027e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002814 <RCC_Delay+0x34>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a0a      	ldr	r2, [pc, #40]	@ (8002818 <RCC_Delay+0x38>)
 80027ee:	fba2 2303 	umull	r2, r3, r2, r3
 80027f2:	0a5b      	lsrs	r3, r3, #9
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	fb02 f303 	mul.w	r3, r2, r3
 80027fa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80027fc:	bf00      	nop
  }
  while (Delay --);
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	1e5a      	subs	r2, r3, #1
 8002802:	60fa      	str	r2, [r7, #12]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d1f9      	bne.n	80027fc <RCC_Delay+0x1c>
}
 8002808:	bf00      	nop
 800280a:	bf00      	nop
 800280c:	3714      	adds	r7, #20
 800280e:	46bd      	mov	sp, r7
 8002810:	bc80      	pop	{r7}
 8002812:	4770      	bx	lr
 8002814:	20000000 	.word	0x20000000
 8002818:	10624dd3 	.word	0x10624dd3

0800281c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e042      	b.n	80028b4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002834:	b2db      	uxtb	r3, r3
 8002836:	2b00      	cmp	r3, #0
 8002838:	d106      	bne.n	8002848 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f7fd fe9c 	bl	8000580 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2224      	movs	r2, #36	@ 0x24
 800284c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	68da      	ldr	r2, [r3, #12]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800285e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002860:	6878      	ldr	r0, [r7, #4]
 8002862:	f000 fa09 	bl	8002c78 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	691a      	ldr	r2, [r3, #16]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002874:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	695a      	ldr	r2, [r3, #20]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002884:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	68da      	ldr	r2, [r3, #12]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002894:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2200      	movs	r2, #0
 800289a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2220      	movs	r2, #32
 80028a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2220      	movs	r2, #32
 80028a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80028b2:	2300      	movs	r3, #0
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3708      	adds	r7, #8
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}

080028bc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b08a      	sub	sp, #40	@ 0x28
 80028c0:	af02      	add	r7, sp, #8
 80028c2:	60f8      	str	r0, [r7, #12]
 80028c4:	60b9      	str	r1, [r7, #8]
 80028c6:	603b      	str	r3, [r7, #0]
 80028c8:	4613      	mov	r3, r2
 80028ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80028cc:	2300      	movs	r3, #0
 80028ce:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	2b20      	cmp	r3, #32
 80028da:	d175      	bne.n	80029c8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d002      	beq.n	80028e8 <HAL_UART_Transmit+0x2c>
 80028e2:	88fb      	ldrh	r3, [r7, #6]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d101      	bne.n	80028ec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	e06e      	b.n	80029ca <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2200      	movs	r2, #0
 80028f0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2221      	movs	r2, #33	@ 0x21
 80028f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80028fa:	f7fd ff0b 	bl	8000714 <HAL_GetTick>
 80028fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	88fa      	ldrh	r2, [r7, #6]
 8002904:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	88fa      	ldrh	r2, [r7, #6]
 800290a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002914:	d108      	bne.n	8002928 <HAL_UART_Transmit+0x6c>
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d104      	bne.n	8002928 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800291e:	2300      	movs	r3, #0
 8002920:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	61bb      	str	r3, [r7, #24]
 8002926:	e003      	b.n	8002930 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800292c:	2300      	movs	r3, #0
 800292e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002930:	e02e      	b.n	8002990 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	9300      	str	r3, [sp, #0]
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	2200      	movs	r2, #0
 800293a:	2180      	movs	r1, #128	@ 0x80
 800293c:	68f8      	ldr	r0, [r7, #12]
 800293e:	f000 f8df 	bl	8002b00 <UART_WaitOnFlagUntilTimeout>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d005      	beq.n	8002954 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2220      	movs	r2, #32
 800294c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002950:	2303      	movs	r3, #3
 8002952:	e03a      	b.n	80029ca <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d10b      	bne.n	8002972 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800295a:	69bb      	ldr	r3, [r7, #24]
 800295c:	881b      	ldrh	r3, [r3, #0]
 800295e:	461a      	mov	r2, r3
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002968:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	3302      	adds	r3, #2
 800296e:	61bb      	str	r3, [r7, #24]
 8002970:	e007      	b.n	8002982 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	781a      	ldrb	r2, [r3, #0]
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	3301      	adds	r3, #1
 8002980:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002986:	b29b      	uxth	r3, r3
 8002988:	3b01      	subs	r3, #1
 800298a:	b29a      	uxth	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002994:	b29b      	uxth	r3, r3
 8002996:	2b00      	cmp	r3, #0
 8002998:	d1cb      	bne.n	8002932 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	9300      	str	r3, [sp, #0]
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	2200      	movs	r2, #0
 80029a2:	2140      	movs	r1, #64	@ 0x40
 80029a4:	68f8      	ldr	r0, [r7, #12]
 80029a6:	f000 f8ab 	bl	8002b00 <UART_WaitOnFlagUntilTimeout>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d005      	beq.n	80029bc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2220      	movs	r2, #32
 80029b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e006      	b.n	80029ca <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2220      	movs	r2, #32
 80029c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80029c4:	2300      	movs	r3, #0
 80029c6:	e000      	b.n	80029ca <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80029c8:	2302      	movs	r3, #2
  }
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3720      	adds	r7, #32
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}

080029d2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029d2:	b580      	push	{r7, lr}
 80029d4:	b08a      	sub	sp, #40	@ 0x28
 80029d6:	af02      	add	r7, sp, #8
 80029d8:	60f8      	str	r0, [r7, #12]
 80029da:	60b9      	str	r1, [r7, #8]
 80029dc:	603b      	str	r3, [r7, #0]
 80029de:	4613      	mov	r3, r2
 80029e0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80029e2:	2300      	movs	r3, #0
 80029e4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	2b20      	cmp	r3, #32
 80029f0:	f040 8081 	bne.w	8002af6 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d002      	beq.n	8002a00 <HAL_UART_Receive+0x2e>
 80029fa:	88fb      	ldrh	r3, [r7, #6]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d101      	bne.n	8002a04 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e079      	b.n	8002af8 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2200      	movs	r2, #0
 8002a08:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2222      	movs	r2, #34	@ 0x22
 8002a0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2200      	movs	r2, #0
 8002a16:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a18:	f7fd fe7c 	bl	8000714 <HAL_GetTick>
 8002a1c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	88fa      	ldrh	r2, [r7, #6]
 8002a22:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	88fa      	ldrh	r2, [r7, #6]
 8002a28:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a32:	d108      	bne.n	8002a46 <HAL_UART_Receive+0x74>
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	691b      	ldr	r3, [r3, #16]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d104      	bne.n	8002a46 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	61bb      	str	r3, [r7, #24]
 8002a44:	e003      	b.n	8002a4e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002a4e:	e047      	b.n	8002ae0 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	9300      	str	r3, [sp, #0]
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	2200      	movs	r2, #0
 8002a58:	2120      	movs	r1, #32
 8002a5a:	68f8      	ldr	r0, [r7, #12]
 8002a5c:	f000 f850 	bl	8002b00 <UART_WaitOnFlagUntilTimeout>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d005      	beq.n	8002a72 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2220      	movs	r2, #32
 8002a6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e042      	b.n	8002af8 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002a72:	69fb      	ldr	r3, [r7, #28]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d10c      	bne.n	8002a92 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	b29b      	uxth	r3, r3
 8002a80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a84:	b29a      	uxth	r2, r3
 8002a86:	69bb      	ldr	r3, [r7, #24]
 8002a88:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002a8a:	69bb      	ldr	r3, [r7, #24]
 8002a8c:	3302      	adds	r3, #2
 8002a8e:	61bb      	str	r3, [r7, #24]
 8002a90:	e01f      	b.n	8002ad2 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a9a:	d007      	beq.n	8002aac <HAL_UART_Receive+0xda>
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d10a      	bne.n	8002aba <HAL_UART_Receive+0xe8>
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	691b      	ldr	r3, [r3, #16]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d106      	bne.n	8002aba <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	b2da      	uxtb	r2, r3
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	701a      	strb	r2, [r3, #0]
 8002ab8:	e008      	b.n	8002acc <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ac6:	b2da      	uxtb	r2, r3
 8002ac8:	69fb      	ldr	r3, [r7, #28]
 8002aca:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	3301      	adds	r3, #1
 8002ad0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	3b01      	subs	r3, #1
 8002ada:	b29a      	uxth	r2, r3
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1b2      	bne.n	8002a50 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2220      	movs	r2, #32
 8002aee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8002af2:	2300      	movs	r3, #0
 8002af4:	e000      	b.n	8002af8 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002af6:	2302      	movs	r3, #2
  }
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3720      	adds	r7, #32
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b086      	sub	sp, #24
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	60f8      	str	r0, [r7, #12]
 8002b08:	60b9      	str	r1, [r7, #8]
 8002b0a:	603b      	str	r3, [r7, #0]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b10:	e03b      	b.n	8002b8a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b12:	6a3b      	ldr	r3, [r7, #32]
 8002b14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b18:	d037      	beq.n	8002b8a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b1a:	f7fd fdfb 	bl	8000714 <HAL_GetTick>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	6a3a      	ldr	r2, [r7, #32]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d302      	bcc.n	8002b30 <UART_WaitOnFlagUntilTimeout+0x30>
 8002b2a:	6a3b      	ldr	r3, [r7, #32]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d101      	bne.n	8002b34 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002b30:	2303      	movs	r3, #3
 8002b32:	e03a      	b.n	8002baa <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	f003 0304 	and.w	r3, r3, #4
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d023      	beq.n	8002b8a <UART_WaitOnFlagUntilTimeout+0x8a>
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	2b80      	cmp	r3, #128	@ 0x80
 8002b46:	d020      	beq.n	8002b8a <UART_WaitOnFlagUntilTimeout+0x8a>
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	2b40      	cmp	r3, #64	@ 0x40
 8002b4c:	d01d      	beq.n	8002b8a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0308 	and.w	r3, r3, #8
 8002b58:	2b08      	cmp	r3, #8
 8002b5a:	d116      	bne.n	8002b8a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	617b      	str	r3, [r7, #20]
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	617b      	str	r3, [r7, #20]
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	617b      	str	r3, [r7, #20]
 8002b70:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b72:	68f8      	ldr	r0, [r7, #12]
 8002b74:	f000 f81d 	bl	8002bb2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2208      	movs	r2, #8
 8002b7c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2200      	movs	r2, #0
 8002b82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e00f      	b.n	8002baa <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	4013      	ands	r3, r2
 8002b94:	68ba      	ldr	r2, [r7, #8]
 8002b96:	429a      	cmp	r2, r3
 8002b98:	bf0c      	ite	eq
 8002b9a:	2301      	moveq	r3, #1
 8002b9c:	2300      	movne	r3, #0
 8002b9e:	b2db      	uxtb	r3, r3
 8002ba0:	461a      	mov	r2, r3
 8002ba2:	79fb      	ldrb	r3, [r7, #7]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d0b4      	beq.n	8002b12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3718      	adds	r7, #24
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}

08002bb2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002bb2:	b480      	push	{r7}
 8002bb4:	b095      	sub	sp, #84	@ 0x54
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	330c      	adds	r3, #12
 8002bc0:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bc4:	e853 3f00 	ldrex	r3, [r3]
 8002bc8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bcc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002bd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	330c      	adds	r3, #12
 8002bd8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002bda:	643a      	str	r2, [r7, #64]	@ 0x40
 8002bdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bde:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002be0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002be2:	e841 2300 	strex	r3, r2, [r1]
 8002be6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002be8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d1e5      	bne.n	8002bba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	3314      	adds	r3, #20
 8002bf4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bf6:	6a3b      	ldr	r3, [r7, #32]
 8002bf8:	e853 3f00 	ldrex	r3, [r3]
 8002bfc:	61fb      	str	r3, [r7, #28]
   return(result);
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	f023 0301 	bic.w	r3, r3, #1
 8002c04:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	3314      	adds	r3, #20
 8002c0c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c10:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c12:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c16:	e841 2300 	strex	r3, r2, [r1]
 8002c1a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d1e5      	bne.n	8002bee <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d119      	bne.n	8002c5e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	330c      	adds	r3, #12
 8002c30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	e853 3f00 	ldrex	r3, [r3]
 8002c38:	60bb      	str	r3, [r7, #8]
   return(result);
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	f023 0310 	bic.w	r3, r3, #16
 8002c40:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	330c      	adds	r3, #12
 8002c48:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002c4a:	61ba      	str	r2, [r7, #24]
 8002c4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c4e:	6979      	ldr	r1, [r7, #20]
 8002c50:	69ba      	ldr	r2, [r7, #24]
 8002c52:	e841 2300 	strex	r3, r2, [r1]
 8002c56:	613b      	str	r3, [r7, #16]
   return(result);
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1e5      	bne.n	8002c2a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2220      	movs	r2, #32
 8002c62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002c6c:	bf00      	nop
 8002c6e:	3754      	adds	r7, #84	@ 0x54
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bc80      	pop	{r7}
 8002c74:	4770      	bx	lr
	...

08002c78 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	691b      	ldr	r3, [r3, #16]
 8002c86:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	68da      	ldr	r2, [r3, #12]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	430a      	orrs	r2, r1
 8002c94:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	689a      	ldr	r2, [r3, #8]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	691b      	ldr	r3, [r3, #16]
 8002c9e:	431a      	orrs	r2, r3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	695b      	ldr	r3, [r3, #20]
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	68db      	ldr	r3, [r3, #12]
 8002cae:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002cb2:	f023 030c 	bic.w	r3, r3, #12
 8002cb6:	687a      	ldr	r2, [r7, #4]
 8002cb8:	6812      	ldr	r2, [r2, #0]
 8002cba:	68b9      	ldr	r1, [r7, #8]
 8002cbc:	430b      	orrs	r3, r1
 8002cbe:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	695b      	ldr	r3, [r3, #20]
 8002cc6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	699a      	ldr	r2, [r3, #24]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	430a      	orrs	r2, r1
 8002cd4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a2c      	ldr	r2, [pc, #176]	@ (8002d8c <UART_SetConfig+0x114>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d103      	bne.n	8002ce8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002ce0:	f7ff fd6a 	bl	80027b8 <HAL_RCC_GetPCLK2Freq>
 8002ce4:	60f8      	str	r0, [r7, #12]
 8002ce6:	e002      	b.n	8002cee <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002ce8:	f7ff fd52 	bl	8002790 <HAL_RCC_GetPCLK1Freq>
 8002cec:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002cee:	68fa      	ldr	r2, [r7, #12]
 8002cf0:	4613      	mov	r3, r2
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	4413      	add	r3, r2
 8002cf6:	009a      	lsls	r2, r3, #2
 8002cf8:	441a      	add	r2, r3
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d04:	4a22      	ldr	r2, [pc, #136]	@ (8002d90 <UART_SetConfig+0x118>)
 8002d06:	fba2 2303 	umull	r2, r3, r2, r3
 8002d0a:	095b      	lsrs	r3, r3, #5
 8002d0c:	0119      	lsls	r1, r3, #4
 8002d0e:	68fa      	ldr	r2, [r7, #12]
 8002d10:	4613      	mov	r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	4413      	add	r3, r2
 8002d16:	009a      	lsls	r2, r3, #2
 8002d18:	441a      	add	r2, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d24:	4b1a      	ldr	r3, [pc, #104]	@ (8002d90 <UART_SetConfig+0x118>)
 8002d26:	fba3 0302 	umull	r0, r3, r3, r2
 8002d2a:	095b      	lsrs	r3, r3, #5
 8002d2c:	2064      	movs	r0, #100	@ 0x64
 8002d2e:	fb00 f303 	mul.w	r3, r0, r3
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	011b      	lsls	r3, r3, #4
 8002d36:	3332      	adds	r3, #50	@ 0x32
 8002d38:	4a15      	ldr	r2, [pc, #84]	@ (8002d90 <UART_SetConfig+0x118>)
 8002d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d3e:	095b      	lsrs	r3, r3, #5
 8002d40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d44:	4419      	add	r1, r3
 8002d46:	68fa      	ldr	r2, [r7, #12]
 8002d48:	4613      	mov	r3, r2
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	4413      	add	r3, r2
 8002d4e:	009a      	lsls	r2, r3, #2
 8002d50:	441a      	add	r2, r3
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8002d90 <UART_SetConfig+0x118>)
 8002d5e:	fba3 0302 	umull	r0, r3, r3, r2
 8002d62:	095b      	lsrs	r3, r3, #5
 8002d64:	2064      	movs	r0, #100	@ 0x64
 8002d66:	fb00 f303 	mul.w	r3, r0, r3
 8002d6a:	1ad3      	subs	r3, r2, r3
 8002d6c:	011b      	lsls	r3, r3, #4
 8002d6e:	3332      	adds	r3, #50	@ 0x32
 8002d70:	4a07      	ldr	r2, [pc, #28]	@ (8002d90 <UART_SetConfig+0x118>)
 8002d72:	fba2 2303 	umull	r2, r3, r2, r3
 8002d76:	095b      	lsrs	r3, r3, #5
 8002d78:	f003 020f 	and.w	r2, r3, #15
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	440a      	add	r2, r1
 8002d82:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002d84:	bf00      	nop
 8002d86:	3710      	adds	r7, #16
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	40013800 	.word	0x40013800
 8002d90:	51eb851f 	.word	0x51eb851f

08002d94 <ADE7953_ReadRegister>:
        data[i] = (value >> (8 * (size - 1 - i))) & 0xFF;
    }

    return HAL_I2C_Mem_Write(hi2c, ADE7953_I2C_ADDRESS << 1, reg, I2C_MEMADD_SIZE_8BIT, data, size, 100);
}
HAL_StatusTypeDef ADE7953_ReadRegister(I2C_HandleTypeDef *hi2c, uint8_t reg, uint32_t *value, uint8_t size) {
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b08a      	sub	sp, #40	@ 0x28
 8002d98:	af04      	add	r7, sp, #16
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	607a      	str	r2, [r7, #4]
 8002d9e:	461a      	mov	r2, r3
 8002da0:	460b      	mov	r3, r1
 8002da2:	72fb      	strb	r3, [r7, #11]
 8002da4:	4613      	mov	r3, r2
 8002da6:	72bb      	strb	r3, [r7, #10]
    if (!hi2c || !value) return HAL_ERROR;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d002      	beq.n	8002db4 <ADE7953_ReadRegister+0x20>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d101      	bne.n	8002db8 <ADE7953_ReadRegister+0x24>
 8002db4:	2301      	movs	r3, #1
 8002db6:	e037      	b.n	8002e28 <ADE7953_ReadRegister+0x94>

    uint8_t data[4] = {0};  // Buffer for up to 32-bit data
 8002db8:	2300      	movs	r3, #0
 8002dba:	613b      	str	r3, [r7, #16]

    // Read data from ADE7953 register
    HAL_StatusTypeDef status = HAL_I2C_Mem_Read(hi2c, ADE7953_I2C_ADDRESS << 1, reg, I2C_MEMADD_SIZE_8BIT, data, size, 100);
 8002dbc:	7afb      	ldrb	r3, [r7, #11]
 8002dbe:	b29a      	uxth	r2, r3
 8002dc0:	7abb      	ldrb	r3, [r7, #10]
 8002dc2:	b29b      	uxth	r3, r3
 8002dc4:	2164      	movs	r1, #100	@ 0x64
 8002dc6:	9102      	str	r1, [sp, #8]
 8002dc8:	9301      	str	r3, [sp, #4]
 8002dca:	f107 0310 	add.w	r3, r7, #16
 8002dce:	9300      	str	r3, [sp, #0]
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	2170      	movs	r1, #112	@ 0x70
 8002dd4:	68f8      	ldr	r0, [r7, #12]
 8002dd6:	f7fe fa67 	bl	80012a8 <HAL_I2C_Mem_Read>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	75bb      	strb	r3, [r7, #22]
    if (status != HAL_OK) return status;
 8002dde:	7dbb      	ldrb	r3, [r7, #22]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d001      	beq.n	8002de8 <ADE7953_ReadRegister+0x54>
 8002de4:	7dbb      	ldrb	r3, [r7, #22]
 8002de6:	e01f      	b.n	8002e28 <ADE7953_ReadRegister+0x94>

    // Convert received data (Big-Endian) to 32-bit integer
    *value = 0;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2200      	movs	r2, #0
 8002dec:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < size; i++) {
 8002dee:	2300      	movs	r3, #0
 8002df0:	75fb      	strb	r3, [r7, #23]
 8002df2:	e014      	b.n	8002e1e <ADE7953_ReadRegister+0x8a>
        *value |= (uint32_t)data[i] << (8 * (size - 1 - i));
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	7dfb      	ldrb	r3, [r7, #23]
 8002dfa:	3318      	adds	r3, #24
 8002dfc:	443b      	add	r3, r7
 8002dfe:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8002e02:	4618      	mov	r0, r3
 8002e04:	7abb      	ldrb	r3, [r7, #10]
 8002e06:	1e59      	subs	r1, r3, #1
 8002e08:	7dfb      	ldrb	r3, [r7, #23]
 8002e0a:	1acb      	subs	r3, r1, r3
 8002e0c:	00db      	lsls	r3, r3, #3
 8002e0e:	fa00 f303 	lsl.w	r3, r0, r3
 8002e12:	431a      	orrs	r2, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < size; i++) {
 8002e18:	7dfb      	ldrb	r3, [r7, #23]
 8002e1a:	3301      	adds	r3, #1
 8002e1c:	75fb      	strb	r3, [r7, #23]
 8002e1e:	7dfa      	ldrb	r2, [r7, #23]
 8002e20:	7abb      	ldrb	r3, [r7, #10]
 8002e22:	429a      	cmp	r2, r3
 8002e24:	d3e6      	bcc.n	8002df4 <ADE7953_ReadRegister+0x60>
    }

    return HAL_OK;
 8002e26:	2300      	movs	r3, #0
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3718      	adds	r7, #24
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}

08002e30 <ESP8266_Init>:
 */


#include "ESP8226.h"
static UART_HandleTypeDef *ESP8226;
ESP8266_Status ESP8266_Init(UART_HandleTypeDef *huart){
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b082      	sub	sp, #8
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
	if(!huart)return ESP8266_ERROR;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d101      	bne.n	8002e42 <ESP8266_Init+0x12>
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e007      	b.n	8002e52 <ESP8266_Init+0x22>
	ESP8226=huart;
 8002e42:	4a06      	ldr	r2, [pc, #24]	@ (8002e5c <ESP8266_Init+0x2c>)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6013      	str	r3, [r2, #0]
	HAL_Delay(1000);
 8002e48:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002e4c:	f7fd fc6c 	bl	8000728 <HAL_Delay>
	return ESP8266_OK;
 8002e50:	2300      	movs	r3, #0
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3708      	adds	r7, #8
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	2000011c 	.word	0x2000011c

08002e60 <ESP8266_SendCommand>:
ESP8266_Status ESP8266_SendCommand(char *command, char *expected_response, uint32_t timeout){
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b09e      	sub	sp, #120	@ 0x78
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	60f8      	str	r0, [r7, #12]
 8002e68:	60b9      	str	r1, [r7, #8]
 8002e6a:	607a      	str	r2, [r7, #4]
	if(!command||!expected_response) return ESP8266_ERROR;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d002      	beq.n	8002e78 <ESP8266_SendCommand+0x18>
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d101      	bne.n	8002e7c <ESP8266_SendCommand+0x1c>
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e02f      	b.n	8002edc <ESP8266_SendCommand+0x7c>
	char response[100]={0};
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	613b      	str	r3, [r7, #16]
 8002e80:	f107 0314 	add.w	r3, r7, #20
 8002e84:	2260      	movs	r2, #96	@ 0x60
 8002e86:	2100      	movs	r1, #0
 8002e88:	4618      	mov	r0, r3
 8002e8a:	f000 f9d7 	bl	800323c <memset>
	HAL_StatusTypeDef ststus=HAL_UART_Transmit(ESP8226,  (uint8_t *)command, sizeof(command), 100);
 8002e8e:	4b15      	ldr	r3, [pc, #84]	@ (8002ee4 <ESP8266_SendCommand+0x84>)
 8002e90:	6818      	ldr	r0, [r3, #0]
 8002e92:	2364      	movs	r3, #100	@ 0x64
 8002e94:	2204      	movs	r2, #4
 8002e96:	68f9      	ldr	r1, [r7, #12]
 8002e98:	f7ff fd10 	bl	80028bc <HAL_UART_Transmit>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	HAL_Delay(timeout);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f7fd fc40 	bl	8000728 <HAL_Delay>
	if(ststus==HAL_ERROR) return ESP8266_ERROR;
 8002ea8:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d101      	bne.n	8002eb4 <ESP8266_SendCommand+0x54>
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e013      	b.n	8002edc <ESP8266_SendCommand+0x7c>

    HAL_UART_Receive(ESP8226, (uint8_t *)response, sizeof(response), timeout);
 8002eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8002ee4 <ESP8266_SendCommand+0x84>)
 8002eb6:	6818      	ldr	r0, [r3, #0]
 8002eb8:	f107 0110 	add.w	r1, r7, #16
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2264      	movs	r2, #100	@ 0x64
 8002ec0:	f7ff fd87 	bl	80029d2 <HAL_UART_Receive>
    return (strstr(response, expected_response) != NULL) ?ESP8266_OK : ESP8266_NOT_CONNECTED;
 8002ec4:	f107 0310 	add.w	r3, r7, #16
 8002ec8:	68b9      	ldr	r1, [r7, #8]
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f000 f9be 	bl	800324c <strstr>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <ESP8266_SendCommand+0x7a>
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	e000      	b.n	8002edc <ESP8266_SendCommand+0x7c>
 8002eda:	2303      	movs	r3, #3
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3778      	adds	r7, #120	@ 0x78
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	2000011c 	.word	0x2000011c

08002ee8 <ESP8266_ConnectWiFi>:
ESP8266_Status ESP8266_ConnectWiFi(void){
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b09a      	sub	sp, #104	@ 0x68
 8002eec:	af00      	add	r7, sp, #0
	if(ESP8266_CheckConnection()==ESP8266_CONNECTED)return ESP8266_CONNECTED;
 8002eee:	f000 f86f 	bl	8002fd0 <ESP8266_CheckConnection>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	2b04      	cmp	r3, #4
 8002ef6:	d101      	bne.n	8002efc <ESP8266_ConnectWiFi+0x14>
 8002ef8:	2304      	movs	r3, #4
 8002efa:	e012      	b.n	8002f22 <ESP8266_ConnectWiFi+0x3a>
	char CMD[100];
	sprintf(CMD,"AT+CWSAP=\"%s\",\"%s\"\r\n",WIFI_SSID,WIFI_PASS);
 8002efc:	1d38      	adds	r0, r7, #4
 8002efe:	4b0b      	ldr	r3, [pc, #44]	@ (8002f2c <ESP8266_ConnectWiFi+0x44>)
 8002f00:	4a0b      	ldr	r2, [pc, #44]	@ (8002f30 <ESP8266_ConnectWiFi+0x48>)
 8002f02:	490c      	ldr	r1, [pc, #48]	@ (8002f34 <ESP8266_ConnectWiFi+0x4c>)
 8002f04:	f000 f97a 	bl	80031fc <siprintf>
	return ESP8266_SendCommand(CMD, "WIFI CONNECTED", 5000) ? ESP8266_CONNECTED : ESP8266_NOT_CONNECTED;
 8002f08:	1d3b      	adds	r3, r7, #4
 8002f0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f0e:	490a      	ldr	r1, [pc, #40]	@ (8002f38 <ESP8266_ConnectWiFi+0x50>)
 8002f10:	4618      	mov	r0, r3
 8002f12:	f7ff ffa5 	bl	8002e60 <ESP8266_SendCommand>
 8002f16:	4603      	mov	r3, r0
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d001      	beq.n	8002f20 <ESP8266_ConnectWiFi+0x38>
 8002f1c:	2304      	movs	r3, #4
 8002f1e:	e000      	b.n	8002f22 <ESP8266_ConnectWiFi+0x3a>
 8002f20:	2303      	movs	r3, #3
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3768      	adds	r7, #104	@ 0x68
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	08003c2c 	.word	0x08003c2c
 8002f30:	08003c40 	.word	0x08003c40
 8002f34:	08003c50 	.word	0x08003c50
 8002f38:	08003c68 	.word	0x08003c68

08002f3c <ESP8266_SendData>:
ESP8266_Status ESP8266_SendData(char *data){
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b090      	sub	sp, #64	@ 0x40
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
	if(ESP8266_CheckConnection()!=ESP8266_CONNECTED)return ESP8266_NOT_CONNECTED;
 8002f44:	f000 f844 	bl	8002fd0 <ESP8266_CheckConnection>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b04      	cmp	r3, #4
 8002f4c:	d001      	beq.n	8002f52 <ESP8266_SendData+0x16>
 8002f4e:	2303      	movs	r3, #3
 8002f50:	e023      	b.n	8002f9a <ESP8266_SendData+0x5e>
	char CMD[50];
	sprintf(CMD,"AT+CIPSEND=%d\r\n",(int)strlen(data));
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	f7fd f8fa 	bl	800014c <strlen>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	461a      	mov	r2, r3
 8002f5c:	f107 030c 	add.w	r3, r7, #12
 8002f60:	4910      	ldr	r1, [pc, #64]	@ (8002fa4 <ESP8266_SendData+0x68>)
 8002f62:	4618      	mov	r0, r3
 8002f64:	f000 f94a 	bl	80031fc <siprintf>
	if(ESP8266_SendCommand(CMD, ">", 1000)!=ESP8266_OK)return ESP8266_ERROR;
 8002f68:	f107 030c 	add.w	r3, r7, #12
 8002f6c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002f70:	490d      	ldr	r1, [pc, #52]	@ (8002fa8 <ESP8266_SendData+0x6c>)
 8002f72:	4618      	mov	r0, r3
 8002f74:	f7ff ff74 	bl	8002e60 <ESP8266_SendCommand>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d001      	beq.n	8002f82 <ESP8266_SendData+0x46>
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e00b      	b.n	8002f9a <ESP8266_SendData+0x5e>
    return ESP8266_SendCommand(data, "SEND OK", 2000) ? ESP8266_OK : ESP8266_SEND_FAILED;
 8002f82:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002f86:	4909      	ldr	r1, [pc, #36]	@ (8002fac <ESP8266_SendData+0x70>)
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f7ff ff69 	bl	8002e60 <ESP8266_SendCommand>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d001      	beq.n	8002f98 <ESP8266_SendData+0x5c>
 8002f94:	2300      	movs	r3, #0
 8002f96:	e000      	b.n	8002f9a <ESP8266_SendData+0x5e>
 8002f98:	2305      	movs	r3, #5
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3740      	adds	r7, #64	@ 0x40
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	08003c78 	.word	0x08003c78
 8002fa8:	08003c88 	.word	0x08003c88
 8002fac:	08003c8c 	.word	0x08003c8c

08002fb0 <ESP8266_CloseConnection>:
ESP8266_Status ESP8266_CloseConnection(void){
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	af00      	add	r7, sp, #0
	return ESP8266_SendCommand("AT+CIPCLOSE\r\n", "OK", 1000);
 8002fb4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002fb8:	4903      	ldr	r1, [pc, #12]	@ (8002fc8 <ESP8266_CloseConnection+0x18>)
 8002fba:	4804      	ldr	r0, [pc, #16]	@ (8002fcc <ESP8266_CloseConnection+0x1c>)
 8002fbc:	f7ff ff50 	bl	8002e60 <ESP8266_SendCommand>
 8002fc0:	4603      	mov	r3, r0
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	08003c94 	.word	0x08003c94
 8002fcc:	08003c98 	.word	0x08003c98

08002fd0 <ESP8266_CheckConnection>:

ESP8266_Status ESP8266_CheckConnection(void){
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b09a      	sub	sp, #104	@ 0x68
 8002fd4:	af00      	add	r7, sp, #0
	char Respones[100]={0};
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	607b      	str	r3, [r7, #4]
 8002fda:	f107 0308 	add.w	r3, r7, #8
 8002fde:	2260      	movs	r2, #96	@ 0x60
 8002fe0:	2100      	movs	r1, #0
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f000 f92a 	bl	800323c <memset>
	ESP8266_SendCommand("AT+CWJAP?\r\n","OK", 2000);
 8002fe8:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002fec:	490d      	ldr	r1, [pc, #52]	@ (8003024 <ESP8266_CheckConnection+0x54>)
 8002fee:	480e      	ldr	r0, [pc, #56]	@ (8003028 <ESP8266_CheckConnection+0x58>)
 8002ff0:	f7ff ff36 	bl	8002e60 <ESP8266_SendCommand>
	HAL_UART_Receive(ESP8226, (uint8_t *)Respones, sizeof(Respones), 2000);
 8002ff4:	4b0d      	ldr	r3, [pc, #52]	@ (800302c <ESP8266_CheckConnection+0x5c>)
 8002ff6:	6818      	ldr	r0, [r3, #0]
 8002ff8:	1d39      	adds	r1, r7, #4
 8002ffa:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002ffe:	2264      	movs	r2, #100	@ 0x64
 8003000:	f7ff fce7 	bl	80029d2 <HAL_UART_Receive>
	return (strstr(Respones, WIFI_SSID) != NULL) ? ESP8266_CONNECTED : ESP8266_NOT_CONNECTED;
 8003004:	1d3b      	adds	r3, r7, #4
 8003006:	490a      	ldr	r1, [pc, #40]	@ (8003030 <ESP8266_CheckConnection+0x60>)
 8003008:	4618      	mov	r0, r3
 800300a:	f000 f91f 	bl	800324c <strstr>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d001      	beq.n	8003018 <ESP8266_CheckConnection+0x48>
 8003014:	2304      	movs	r3, #4
 8003016:	e000      	b.n	800301a <ESP8266_CheckConnection+0x4a>
 8003018:	2303      	movs	r3, #3
}
 800301a:	4618      	mov	r0, r3
 800301c:	3768      	adds	r7, #104	@ 0x68
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	08003c94 	.word	0x08003c94
 8003028:	08003ca8 	.word	0x08003ca8
 800302c:	2000011c 	.word	0x2000011c
 8003030:	08003c40 	.word	0x08003c40

08003034 <SSD1306_WriteCommand>:

#include "ssd1306.h"

static I2C_HandleTypeDef *oled_i2c;

void SSD1306_WriteCommand(uint8_t command) {
 8003034:	b580      	push	{r7, lr}
 8003036:	b086      	sub	sp, #24
 8003038:	af02      	add	r7, sp, #8
 800303a:	4603      	mov	r3, r0
 800303c:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2] = {0x00, command};
 800303e:	2300      	movs	r3, #0
 8003040:	733b      	strb	r3, [r7, #12]
 8003042:	79fb      	ldrb	r3, [r7, #7]
 8003044:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(oled_i2c, SSD1306_I2C_ADDR << 1, data, 2, 100);
 8003046:	4b07      	ldr	r3, [pc, #28]	@ (8003064 <SSD1306_WriteCommand+0x30>)
 8003048:	6818      	ldr	r0, [r3, #0]
 800304a:	f107 020c 	add.w	r2, r7, #12
 800304e:	2364      	movs	r3, #100	@ 0x64
 8003050:	9300      	str	r3, [sp, #0]
 8003052:	2302      	movs	r3, #2
 8003054:	2178      	movs	r1, #120	@ 0x78
 8003056:	f7fd ff2f 	bl	8000eb8 <HAL_I2C_Master_Transmit>
}
 800305a:	bf00      	nop
 800305c:	3710      	adds	r7, #16
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	20000120 	.word	0x20000120

08003068 <SSD1306_Init>:

void SSD1306_Init(I2C_HandleTypeDef *hi2c) {
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
    oled_i2c = hi2c;
 8003070:	4a2e      	ldr	r2, [pc, #184]	@ (800312c <SSD1306_Init+0xc4>)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6013      	str	r3, [r2, #0]
    HAL_Delay(100);
 8003076:	2064      	movs	r0, #100	@ 0x64
 8003078:	f7fd fb56 	bl	8000728 <HAL_Delay>

    SSD1306_WriteCommand(0xAE);  // Display off
 800307c:	20ae      	movs	r0, #174	@ 0xae
 800307e:	f7ff ffd9 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0x20);  // Set Memory Addressing Mode
 8003082:	2020      	movs	r0, #32
 8003084:	f7ff ffd6 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0x10);  // Page Addressing Mode
 8003088:	2010      	movs	r0, #16
 800308a:	f7ff ffd3 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0xB0);  // Set Page Start Address
 800308e:	20b0      	movs	r0, #176	@ 0xb0
 8003090:	f7ff ffd0 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0xC8);  // COM Output Scan Direction
 8003094:	20c8      	movs	r0, #200	@ 0xc8
 8003096:	f7ff ffcd 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0x00);  // Set lower column address
 800309a:	2000      	movs	r0, #0
 800309c:	f7ff ffca 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0x10);  // Set higher column address
 80030a0:	2010      	movs	r0, #16
 80030a2:	f7ff ffc7 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0x40);  // Start line address
 80030a6:	2040      	movs	r0, #64	@ 0x40
 80030a8:	f7ff ffc4 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0x81);  // Contrast control
 80030ac:	2081      	movs	r0, #129	@ 0x81
 80030ae:	f7ff ffc1 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0xFF);
 80030b2:	20ff      	movs	r0, #255	@ 0xff
 80030b4:	f7ff ffbe 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0xA1);  // Segment remap
 80030b8:	20a1      	movs	r0, #161	@ 0xa1
 80030ba:	f7ff ffbb 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0xA6);  // Normal display
 80030be:	20a6      	movs	r0, #166	@ 0xa6
 80030c0:	f7ff ffb8 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0xA8);  // Set Multiplex Ratio
 80030c4:	20a8      	movs	r0, #168	@ 0xa8
 80030c6:	f7ff ffb5 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0x3F);
 80030ca:	203f      	movs	r0, #63	@ 0x3f
 80030cc:	f7ff ffb2 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0xA4);  // Entire display ON
 80030d0:	20a4      	movs	r0, #164	@ 0xa4
 80030d2:	f7ff ffaf 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0xD3);  // Set Display Offset
 80030d6:	20d3      	movs	r0, #211	@ 0xd3
 80030d8:	f7ff ffac 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0x00);
 80030dc:	2000      	movs	r0, #0
 80030de:	f7ff ffa9 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0xD5);  // Set Display Clock Divide Ratio
 80030e2:	20d5      	movs	r0, #213	@ 0xd5
 80030e4:	f7ff ffa6 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0xF0);
 80030e8:	20f0      	movs	r0, #240	@ 0xf0
 80030ea:	f7ff ffa3 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0xD9);  // Set Precharge Period
 80030ee:	20d9      	movs	r0, #217	@ 0xd9
 80030f0:	f7ff ffa0 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0x22);
 80030f4:	2022      	movs	r0, #34	@ 0x22
 80030f6:	f7ff ff9d 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0xDA);  // Set COM Pins Hardware Configuration
 80030fa:	20da      	movs	r0, #218	@ 0xda
 80030fc:	f7ff ff9a 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0x12);
 8003100:	2012      	movs	r0, #18
 8003102:	f7ff ff97 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0xDB);  // Set VCOMH
 8003106:	20db      	movs	r0, #219	@ 0xdb
 8003108:	f7ff ff94 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0x20);
 800310c:	2020      	movs	r0, #32
 800310e:	f7ff ff91 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0x8D);  // Enable Charge Pump Regulator
 8003112:	208d      	movs	r0, #141	@ 0x8d
 8003114:	f7ff ff8e 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0x14);
 8003118:	2014      	movs	r0, #20
 800311a:	f7ff ff8b 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0xAF);  // Display ON
 800311e:	20af      	movs	r0, #175	@ 0xaf
 8003120:	f7ff ff88 	bl	8003034 <SSD1306_WriteCommand>
}
 8003124:	bf00      	nop
 8003126:	3708      	adds	r7, #8
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	20000120 	.word	0x20000120

08003130 <SSD1306_Clear>:

void SSD1306_Clear(void) {
 8003130:	b580      	push	{r7, lr}
 8003132:	f5ad 6d82 	sub.w	sp, sp, #1040	@ 0x410
 8003136:	af04      	add	r7, sp, #16
    uint8_t buffer[1024] = {0};
 8003138:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 800313c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003140:	2200      	movs	r2, #0
 8003142:	601a      	str	r2, [r3, #0]
 8003144:	3304      	adds	r3, #4
 8003146:	f44f 727f 	mov.w	r2, #1020	@ 0x3fc
 800314a:	2100      	movs	r1, #0
 800314c:	4618      	mov	r0, r3
 800314e:	f000 f875 	bl	800323c <memset>
    HAL_I2C_Mem_Write(oled_i2c, SSD1306_I2C_ADDR << 1, 0x40, I2C_MEMADD_SIZE_8BIT, buffer, 1024, 1000);
 8003152:	4b0a      	ldr	r3, [pc, #40]	@ (800317c <SSD1306_Clear+0x4c>)
 8003154:	6818      	ldr	r0, [r3, #0]
 8003156:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800315a:	9302      	str	r3, [sp, #8]
 800315c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003160:	9301      	str	r3, [sp, #4]
 8003162:	463b      	mov	r3, r7
 8003164:	9300      	str	r3, [sp, #0]
 8003166:	2301      	movs	r3, #1
 8003168:	2240      	movs	r2, #64	@ 0x40
 800316a:	2178      	movs	r1, #120	@ 0x78
 800316c:	f7fd ffa2 	bl	80010b4 <HAL_I2C_Mem_Write>
}
 8003170:	bf00      	nop
 8003172:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	20000120 	.word	0x20000120

08003180 <SSD1306_SetCursor>:

void SSD1306_SetCursor(uint8_t x, uint8_t y) {
 8003180:	b580      	push	{r7, lr}
 8003182:	b082      	sub	sp, #8
 8003184:	af00      	add	r7, sp, #0
 8003186:	4603      	mov	r3, r0
 8003188:	460a      	mov	r2, r1
 800318a:	71fb      	strb	r3, [r7, #7]
 800318c:	4613      	mov	r3, r2
 800318e:	71bb      	strb	r3, [r7, #6]
    SSD1306_WriteCommand(0xB0 + y);
 8003190:	79bb      	ldrb	r3, [r7, #6]
 8003192:	3b50      	subs	r3, #80	@ 0x50
 8003194:	b2db      	uxtb	r3, r3
 8003196:	4618      	mov	r0, r3
 8003198:	f7ff ff4c 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(x & 0x0F);
 800319c:	79fb      	ldrb	r3, [r7, #7]
 800319e:	f003 030f 	and.w	r3, r3, #15
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	4618      	mov	r0, r3
 80031a6:	f7ff ff45 	bl	8003034 <SSD1306_WriteCommand>
    SSD1306_WriteCommand(0x10 | (x >> 4));
 80031aa:	79fb      	ldrb	r3, [r7, #7]
 80031ac:	091b      	lsrs	r3, r3, #4
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	f043 0310 	orr.w	r3, r3, #16
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	4618      	mov	r0, r3
 80031b8:	f7ff ff3c 	bl	8003034 <SSD1306_WriteCommand>
}
 80031bc:	bf00      	nop
 80031be:	3708      	adds	r7, #8
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}

080031c4 <SSD1306_Print>:

void SSD1306_Print(char *str) {
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af02      	add	r7, sp, #8
 80031ca:	6078      	str	r0, [r7, #4]
    while (*str) {
 80031cc:	e00a      	b.n	80031e4 <SSD1306_Print+0x20>
        HAL_I2C_Master_Transmit(oled_i2c, SSD1306_I2C_ADDR << 1, (uint8_t *)str++, 1, 100);
 80031ce:	4b0a      	ldr	r3, [pc, #40]	@ (80031f8 <SSD1306_Print+0x34>)
 80031d0:	6818      	ldr	r0, [r3, #0]
 80031d2:	687a      	ldr	r2, [r7, #4]
 80031d4:	1c53      	adds	r3, r2, #1
 80031d6:	607b      	str	r3, [r7, #4]
 80031d8:	2364      	movs	r3, #100	@ 0x64
 80031da:	9300      	str	r3, [sp, #0]
 80031dc:	2301      	movs	r3, #1
 80031de:	2178      	movs	r1, #120	@ 0x78
 80031e0:	f7fd fe6a 	bl	8000eb8 <HAL_I2C_Master_Transmit>
    while (*str) {
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	781b      	ldrb	r3, [r3, #0]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d1f0      	bne.n	80031ce <SSD1306_Print+0xa>
    }
}
 80031ec:	bf00      	nop
 80031ee:	bf00      	nop
 80031f0:	3708      	adds	r7, #8
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	20000120 	.word	0x20000120

080031fc <siprintf>:
 80031fc:	b40e      	push	{r1, r2, r3}
 80031fe:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003202:	b500      	push	{lr}
 8003204:	b09c      	sub	sp, #112	@ 0x70
 8003206:	ab1d      	add	r3, sp, #116	@ 0x74
 8003208:	9002      	str	r0, [sp, #8]
 800320a:	9006      	str	r0, [sp, #24]
 800320c:	9107      	str	r1, [sp, #28]
 800320e:	9104      	str	r1, [sp, #16]
 8003210:	4808      	ldr	r0, [pc, #32]	@ (8003234 <siprintf+0x38>)
 8003212:	4909      	ldr	r1, [pc, #36]	@ (8003238 <siprintf+0x3c>)
 8003214:	f853 2b04 	ldr.w	r2, [r3], #4
 8003218:	9105      	str	r1, [sp, #20]
 800321a:	6800      	ldr	r0, [r0, #0]
 800321c:	a902      	add	r1, sp, #8
 800321e:	9301      	str	r3, [sp, #4]
 8003220:	f000 f9a8 	bl	8003574 <_svfiprintf_r>
 8003224:	2200      	movs	r2, #0
 8003226:	9b02      	ldr	r3, [sp, #8]
 8003228:	701a      	strb	r2, [r3, #0]
 800322a:	b01c      	add	sp, #112	@ 0x70
 800322c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003230:	b003      	add	sp, #12
 8003232:	4770      	bx	lr
 8003234:	2000000c 	.word	0x2000000c
 8003238:	ffff0208 	.word	0xffff0208

0800323c <memset>:
 800323c:	4603      	mov	r3, r0
 800323e:	4402      	add	r2, r0
 8003240:	4293      	cmp	r3, r2
 8003242:	d100      	bne.n	8003246 <memset+0xa>
 8003244:	4770      	bx	lr
 8003246:	f803 1b01 	strb.w	r1, [r3], #1
 800324a:	e7f9      	b.n	8003240 <memset+0x4>

0800324c <strstr>:
 800324c:	780a      	ldrb	r2, [r1, #0]
 800324e:	b570      	push	{r4, r5, r6, lr}
 8003250:	b96a      	cbnz	r2, 800326e <strstr+0x22>
 8003252:	bd70      	pop	{r4, r5, r6, pc}
 8003254:	429a      	cmp	r2, r3
 8003256:	d109      	bne.n	800326c <strstr+0x20>
 8003258:	460c      	mov	r4, r1
 800325a:	4605      	mov	r5, r0
 800325c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8003260:	2b00      	cmp	r3, #0
 8003262:	d0f6      	beq.n	8003252 <strstr+0x6>
 8003264:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003268:	429e      	cmp	r6, r3
 800326a:	d0f7      	beq.n	800325c <strstr+0x10>
 800326c:	3001      	adds	r0, #1
 800326e:	7803      	ldrb	r3, [r0, #0]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d1ef      	bne.n	8003254 <strstr+0x8>
 8003274:	4618      	mov	r0, r3
 8003276:	e7ec      	b.n	8003252 <strstr+0x6>

08003278 <__errno>:
 8003278:	4b01      	ldr	r3, [pc, #4]	@ (8003280 <__errno+0x8>)
 800327a:	6818      	ldr	r0, [r3, #0]
 800327c:	4770      	bx	lr
 800327e:	bf00      	nop
 8003280:	2000000c 	.word	0x2000000c

08003284 <__libc_init_array>:
 8003284:	b570      	push	{r4, r5, r6, lr}
 8003286:	2600      	movs	r6, #0
 8003288:	4d0c      	ldr	r5, [pc, #48]	@ (80032bc <__libc_init_array+0x38>)
 800328a:	4c0d      	ldr	r4, [pc, #52]	@ (80032c0 <__libc_init_array+0x3c>)
 800328c:	1b64      	subs	r4, r4, r5
 800328e:	10a4      	asrs	r4, r4, #2
 8003290:	42a6      	cmp	r6, r4
 8003292:	d109      	bne.n	80032a8 <__libc_init_array+0x24>
 8003294:	f000 fc78 	bl	8003b88 <_init>
 8003298:	2600      	movs	r6, #0
 800329a:	4d0a      	ldr	r5, [pc, #40]	@ (80032c4 <__libc_init_array+0x40>)
 800329c:	4c0a      	ldr	r4, [pc, #40]	@ (80032c8 <__libc_init_array+0x44>)
 800329e:	1b64      	subs	r4, r4, r5
 80032a0:	10a4      	asrs	r4, r4, #2
 80032a2:	42a6      	cmp	r6, r4
 80032a4:	d105      	bne.n	80032b2 <__libc_init_array+0x2e>
 80032a6:	bd70      	pop	{r4, r5, r6, pc}
 80032a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80032ac:	4798      	blx	r3
 80032ae:	3601      	adds	r6, #1
 80032b0:	e7ee      	b.n	8003290 <__libc_init_array+0xc>
 80032b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80032b6:	4798      	blx	r3
 80032b8:	3601      	adds	r6, #1
 80032ba:	e7f2      	b.n	80032a2 <__libc_init_array+0x1e>
 80032bc:	08003d1c 	.word	0x08003d1c
 80032c0:	08003d1c 	.word	0x08003d1c
 80032c4:	08003d1c 	.word	0x08003d1c
 80032c8:	08003d20 	.word	0x08003d20

080032cc <__retarget_lock_acquire_recursive>:
 80032cc:	4770      	bx	lr

080032ce <__retarget_lock_release_recursive>:
 80032ce:	4770      	bx	lr

080032d0 <_free_r>:
 80032d0:	b538      	push	{r3, r4, r5, lr}
 80032d2:	4605      	mov	r5, r0
 80032d4:	2900      	cmp	r1, #0
 80032d6:	d040      	beq.n	800335a <_free_r+0x8a>
 80032d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80032dc:	1f0c      	subs	r4, r1, #4
 80032de:	2b00      	cmp	r3, #0
 80032e0:	bfb8      	it	lt
 80032e2:	18e4      	addlt	r4, r4, r3
 80032e4:	f000 f8de 	bl	80034a4 <__malloc_lock>
 80032e8:	4a1c      	ldr	r2, [pc, #112]	@ (800335c <_free_r+0x8c>)
 80032ea:	6813      	ldr	r3, [r2, #0]
 80032ec:	b933      	cbnz	r3, 80032fc <_free_r+0x2c>
 80032ee:	6063      	str	r3, [r4, #4]
 80032f0:	6014      	str	r4, [r2, #0]
 80032f2:	4628      	mov	r0, r5
 80032f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80032f8:	f000 b8da 	b.w	80034b0 <__malloc_unlock>
 80032fc:	42a3      	cmp	r3, r4
 80032fe:	d908      	bls.n	8003312 <_free_r+0x42>
 8003300:	6820      	ldr	r0, [r4, #0]
 8003302:	1821      	adds	r1, r4, r0
 8003304:	428b      	cmp	r3, r1
 8003306:	bf01      	itttt	eq
 8003308:	6819      	ldreq	r1, [r3, #0]
 800330a:	685b      	ldreq	r3, [r3, #4]
 800330c:	1809      	addeq	r1, r1, r0
 800330e:	6021      	streq	r1, [r4, #0]
 8003310:	e7ed      	b.n	80032ee <_free_r+0x1e>
 8003312:	461a      	mov	r2, r3
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	b10b      	cbz	r3, 800331c <_free_r+0x4c>
 8003318:	42a3      	cmp	r3, r4
 800331a:	d9fa      	bls.n	8003312 <_free_r+0x42>
 800331c:	6811      	ldr	r1, [r2, #0]
 800331e:	1850      	adds	r0, r2, r1
 8003320:	42a0      	cmp	r0, r4
 8003322:	d10b      	bne.n	800333c <_free_r+0x6c>
 8003324:	6820      	ldr	r0, [r4, #0]
 8003326:	4401      	add	r1, r0
 8003328:	1850      	adds	r0, r2, r1
 800332a:	4283      	cmp	r3, r0
 800332c:	6011      	str	r1, [r2, #0]
 800332e:	d1e0      	bne.n	80032f2 <_free_r+0x22>
 8003330:	6818      	ldr	r0, [r3, #0]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	4408      	add	r0, r1
 8003336:	6010      	str	r0, [r2, #0]
 8003338:	6053      	str	r3, [r2, #4]
 800333a:	e7da      	b.n	80032f2 <_free_r+0x22>
 800333c:	d902      	bls.n	8003344 <_free_r+0x74>
 800333e:	230c      	movs	r3, #12
 8003340:	602b      	str	r3, [r5, #0]
 8003342:	e7d6      	b.n	80032f2 <_free_r+0x22>
 8003344:	6820      	ldr	r0, [r4, #0]
 8003346:	1821      	adds	r1, r4, r0
 8003348:	428b      	cmp	r3, r1
 800334a:	bf01      	itttt	eq
 800334c:	6819      	ldreq	r1, [r3, #0]
 800334e:	685b      	ldreq	r3, [r3, #4]
 8003350:	1809      	addeq	r1, r1, r0
 8003352:	6021      	streq	r1, [r4, #0]
 8003354:	6063      	str	r3, [r4, #4]
 8003356:	6054      	str	r4, [r2, #4]
 8003358:	e7cb      	b.n	80032f2 <_free_r+0x22>
 800335a:	bd38      	pop	{r3, r4, r5, pc}
 800335c:	20000268 	.word	0x20000268

08003360 <sbrk_aligned>:
 8003360:	b570      	push	{r4, r5, r6, lr}
 8003362:	4e0f      	ldr	r6, [pc, #60]	@ (80033a0 <sbrk_aligned+0x40>)
 8003364:	460c      	mov	r4, r1
 8003366:	6831      	ldr	r1, [r6, #0]
 8003368:	4605      	mov	r5, r0
 800336a:	b911      	cbnz	r1, 8003372 <sbrk_aligned+0x12>
 800336c:	f000 fbaa 	bl	8003ac4 <_sbrk_r>
 8003370:	6030      	str	r0, [r6, #0]
 8003372:	4621      	mov	r1, r4
 8003374:	4628      	mov	r0, r5
 8003376:	f000 fba5 	bl	8003ac4 <_sbrk_r>
 800337a:	1c43      	adds	r3, r0, #1
 800337c:	d103      	bne.n	8003386 <sbrk_aligned+0x26>
 800337e:	f04f 34ff 	mov.w	r4, #4294967295
 8003382:	4620      	mov	r0, r4
 8003384:	bd70      	pop	{r4, r5, r6, pc}
 8003386:	1cc4      	adds	r4, r0, #3
 8003388:	f024 0403 	bic.w	r4, r4, #3
 800338c:	42a0      	cmp	r0, r4
 800338e:	d0f8      	beq.n	8003382 <sbrk_aligned+0x22>
 8003390:	1a21      	subs	r1, r4, r0
 8003392:	4628      	mov	r0, r5
 8003394:	f000 fb96 	bl	8003ac4 <_sbrk_r>
 8003398:	3001      	adds	r0, #1
 800339a:	d1f2      	bne.n	8003382 <sbrk_aligned+0x22>
 800339c:	e7ef      	b.n	800337e <sbrk_aligned+0x1e>
 800339e:	bf00      	nop
 80033a0:	20000264 	.word	0x20000264

080033a4 <_malloc_r>:
 80033a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80033a8:	1ccd      	adds	r5, r1, #3
 80033aa:	f025 0503 	bic.w	r5, r5, #3
 80033ae:	3508      	adds	r5, #8
 80033b0:	2d0c      	cmp	r5, #12
 80033b2:	bf38      	it	cc
 80033b4:	250c      	movcc	r5, #12
 80033b6:	2d00      	cmp	r5, #0
 80033b8:	4606      	mov	r6, r0
 80033ba:	db01      	blt.n	80033c0 <_malloc_r+0x1c>
 80033bc:	42a9      	cmp	r1, r5
 80033be:	d904      	bls.n	80033ca <_malloc_r+0x26>
 80033c0:	230c      	movs	r3, #12
 80033c2:	6033      	str	r3, [r6, #0]
 80033c4:	2000      	movs	r0, #0
 80033c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80033ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80034a0 <_malloc_r+0xfc>
 80033ce:	f000 f869 	bl	80034a4 <__malloc_lock>
 80033d2:	f8d8 3000 	ldr.w	r3, [r8]
 80033d6:	461c      	mov	r4, r3
 80033d8:	bb44      	cbnz	r4, 800342c <_malloc_r+0x88>
 80033da:	4629      	mov	r1, r5
 80033dc:	4630      	mov	r0, r6
 80033de:	f7ff ffbf 	bl	8003360 <sbrk_aligned>
 80033e2:	1c43      	adds	r3, r0, #1
 80033e4:	4604      	mov	r4, r0
 80033e6:	d158      	bne.n	800349a <_malloc_r+0xf6>
 80033e8:	f8d8 4000 	ldr.w	r4, [r8]
 80033ec:	4627      	mov	r7, r4
 80033ee:	2f00      	cmp	r7, #0
 80033f0:	d143      	bne.n	800347a <_malloc_r+0xd6>
 80033f2:	2c00      	cmp	r4, #0
 80033f4:	d04b      	beq.n	800348e <_malloc_r+0xea>
 80033f6:	6823      	ldr	r3, [r4, #0]
 80033f8:	4639      	mov	r1, r7
 80033fa:	4630      	mov	r0, r6
 80033fc:	eb04 0903 	add.w	r9, r4, r3
 8003400:	f000 fb60 	bl	8003ac4 <_sbrk_r>
 8003404:	4581      	cmp	r9, r0
 8003406:	d142      	bne.n	800348e <_malloc_r+0xea>
 8003408:	6821      	ldr	r1, [r4, #0]
 800340a:	4630      	mov	r0, r6
 800340c:	1a6d      	subs	r5, r5, r1
 800340e:	4629      	mov	r1, r5
 8003410:	f7ff ffa6 	bl	8003360 <sbrk_aligned>
 8003414:	3001      	adds	r0, #1
 8003416:	d03a      	beq.n	800348e <_malloc_r+0xea>
 8003418:	6823      	ldr	r3, [r4, #0]
 800341a:	442b      	add	r3, r5
 800341c:	6023      	str	r3, [r4, #0]
 800341e:	f8d8 3000 	ldr.w	r3, [r8]
 8003422:	685a      	ldr	r2, [r3, #4]
 8003424:	bb62      	cbnz	r2, 8003480 <_malloc_r+0xdc>
 8003426:	f8c8 7000 	str.w	r7, [r8]
 800342a:	e00f      	b.n	800344c <_malloc_r+0xa8>
 800342c:	6822      	ldr	r2, [r4, #0]
 800342e:	1b52      	subs	r2, r2, r5
 8003430:	d420      	bmi.n	8003474 <_malloc_r+0xd0>
 8003432:	2a0b      	cmp	r2, #11
 8003434:	d917      	bls.n	8003466 <_malloc_r+0xc2>
 8003436:	1961      	adds	r1, r4, r5
 8003438:	42a3      	cmp	r3, r4
 800343a:	6025      	str	r5, [r4, #0]
 800343c:	bf18      	it	ne
 800343e:	6059      	strne	r1, [r3, #4]
 8003440:	6863      	ldr	r3, [r4, #4]
 8003442:	bf08      	it	eq
 8003444:	f8c8 1000 	streq.w	r1, [r8]
 8003448:	5162      	str	r2, [r4, r5]
 800344a:	604b      	str	r3, [r1, #4]
 800344c:	4630      	mov	r0, r6
 800344e:	f000 f82f 	bl	80034b0 <__malloc_unlock>
 8003452:	f104 000b 	add.w	r0, r4, #11
 8003456:	1d23      	adds	r3, r4, #4
 8003458:	f020 0007 	bic.w	r0, r0, #7
 800345c:	1ac2      	subs	r2, r0, r3
 800345e:	bf1c      	itt	ne
 8003460:	1a1b      	subne	r3, r3, r0
 8003462:	50a3      	strne	r3, [r4, r2]
 8003464:	e7af      	b.n	80033c6 <_malloc_r+0x22>
 8003466:	6862      	ldr	r2, [r4, #4]
 8003468:	42a3      	cmp	r3, r4
 800346a:	bf0c      	ite	eq
 800346c:	f8c8 2000 	streq.w	r2, [r8]
 8003470:	605a      	strne	r2, [r3, #4]
 8003472:	e7eb      	b.n	800344c <_malloc_r+0xa8>
 8003474:	4623      	mov	r3, r4
 8003476:	6864      	ldr	r4, [r4, #4]
 8003478:	e7ae      	b.n	80033d8 <_malloc_r+0x34>
 800347a:	463c      	mov	r4, r7
 800347c:	687f      	ldr	r7, [r7, #4]
 800347e:	e7b6      	b.n	80033ee <_malloc_r+0x4a>
 8003480:	461a      	mov	r2, r3
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	42a3      	cmp	r3, r4
 8003486:	d1fb      	bne.n	8003480 <_malloc_r+0xdc>
 8003488:	2300      	movs	r3, #0
 800348a:	6053      	str	r3, [r2, #4]
 800348c:	e7de      	b.n	800344c <_malloc_r+0xa8>
 800348e:	230c      	movs	r3, #12
 8003490:	4630      	mov	r0, r6
 8003492:	6033      	str	r3, [r6, #0]
 8003494:	f000 f80c 	bl	80034b0 <__malloc_unlock>
 8003498:	e794      	b.n	80033c4 <_malloc_r+0x20>
 800349a:	6005      	str	r5, [r0, #0]
 800349c:	e7d6      	b.n	800344c <_malloc_r+0xa8>
 800349e:	bf00      	nop
 80034a0:	20000268 	.word	0x20000268

080034a4 <__malloc_lock>:
 80034a4:	4801      	ldr	r0, [pc, #4]	@ (80034ac <__malloc_lock+0x8>)
 80034a6:	f7ff bf11 	b.w	80032cc <__retarget_lock_acquire_recursive>
 80034aa:	bf00      	nop
 80034ac:	20000260 	.word	0x20000260

080034b0 <__malloc_unlock>:
 80034b0:	4801      	ldr	r0, [pc, #4]	@ (80034b8 <__malloc_unlock+0x8>)
 80034b2:	f7ff bf0c 	b.w	80032ce <__retarget_lock_release_recursive>
 80034b6:	bf00      	nop
 80034b8:	20000260 	.word	0x20000260

080034bc <__ssputs_r>:
 80034bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034c0:	461f      	mov	r7, r3
 80034c2:	688e      	ldr	r6, [r1, #8]
 80034c4:	4682      	mov	sl, r0
 80034c6:	42be      	cmp	r6, r7
 80034c8:	460c      	mov	r4, r1
 80034ca:	4690      	mov	r8, r2
 80034cc:	680b      	ldr	r3, [r1, #0]
 80034ce:	d82d      	bhi.n	800352c <__ssputs_r+0x70>
 80034d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80034d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80034d8:	d026      	beq.n	8003528 <__ssputs_r+0x6c>
 80034da:	6965      	ldr	r5, [r4, #20]
 80034dc:	6909      	ldr	r1, [r1, #16]
 80034de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80034e2:	eba3 0901 	sub.w	r9, r3, r1
 80034e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80034ea:	1c7b      	adds	r3, r7, #1
 80034ec:	444b      	add	r3, r9
 80034ee:	106d      	asrs	r5, r5, #1
 80034f0:	429d      	cmp	r5, r3
 80034f2:	bf38      	it	cc
 80034f4:	461d      	movcc	r5, r3
 80034f6:	0553      	lsls	r3, r2, #21
 80034f8:	d527      	bpl.n	800354a <__ssputs_r+0x8e>
 80034fa:	4629      	mov	r1, r5
 80034fc:	f7ff ff52 	bl	80033a4 <_malloc_r>
 8003500:	4606      	mov	r6, r0
 8003502:	b360      	cbz	r0, 800355e <__ssputs_r+0xa2>
 8003504:	464a      	mov	r2, r9
 8003506:	6921      	ldr	r1, [r4, #16]
 8003508:	f000 fafa 	bl	8003b00 <memcpy>
 800350c:	89a3      	ldrh	r3, [r4, #12]
 800350e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003512:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003516:	81a3      	strh	r3, [r4, #12]
 8003518:	6126      	str	r6, [r4, #16]
 800351a:	444e      	add	r6, r9
 800351c:	6026      	str	r6, [r4, #0]
 800351e:	463e      	mov	r6, r7
 8003520:	6165      	str	r5, [r4, #20]
 8003522:	eba5 0509 	sub.w	r5, r5, r9
 8003526:	60a5      	str	r5, [r4, #8]
 8003528:	42be      	cmp	r6, r7
 800352a:	d900      	bls.n	800352e <__ssputs_r+0x72>
 800352c:	463e      	mov	r6, r7
 800352e:	4632      	mov	r2, r6
 8003530:	4641      	mov	r1, r8
 8003532:	6820      	ldr	r0, [r4, #0]
 8003534:	f000 faac 	bl	8003a90 <memmove>
 8003538:	2000      	movs	r0, #0
 800353a:	68a3      	ldr	r3, [r4, #8]
 800353c:	1b9b      	subs	r3, r3, r6
 800353e:	60a3      	str	r3, [r4, #8]
 8003540:	6823      	ldr	r3, [r4, #0]
 8003542:	4433      	add	r3, r6
 8003544:	6023      	str	r3, [r4, #0]
 8003546:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800354a:	462a      	mov	r2, r5
 800354c:	f000 fae6 	bl	8003b1c <_realloc_r>
 8003550:	4606      	mov	r6, r0
 8003552:	2800      	cmp	r0, #0
 8003554:	d1e0      	bne.n	8003518 <__ssputs_r+0x5c>
 8003556:	4650      	mov	r0, sl
 8003558:	6921      	ldr	r1, [r4, #16]
 800355a:	f7ff feb9 	bl	80032d0 <_free_r>
 800355e:	230c      	movs	r3, #12
 8003560:	f8ca 3000 	str.w	r3, [sl]
 8003564:	89a3      	ldrh	r3, [r4, #12]
 8003566:	f04f 30ff 	mov.w	r0, #4294967295
 800356a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800356e:	81a3      	strh	r3, [r4, #12]
 8003570:	e7e9      	b.n	8003546 <__ssputs_r+0x8a>
	...

08003574 <_svfiprintf_r>:
 8003574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003578:	4698      	mov	r8, r3
 800357a:	898b      	ldrh	r3, [r1, #12]
 800357c:	4607      	mov	r7, r0
 800357e:	061b      	lsls	r3, r3, #24
 8003580:	460d      	mov	r5, r1
 8003582:	4614      	mov	r4, r2
 8003584:	b09d      	sub	sp, #116	@ 0x74
 8003586:	d510      	bpl.n	80035aa <_svfiprintf_r+0x36>
 8003588:	690b      	ldr	r3, [r1, #16]
 800358a:	b973      	cbnz	r3, 80035aa <_svfiprintf_r+0x36>
 800358c:	2140      	movs	r1, #64	@ 0x40
 800358e:	f7ff ff09 	bl	80033a4 <_malloc_r>
 8003592:	6028      	str	r0, [r5, #0]
 8003594:	6128      	str	r0, [r5, #16]
 8003596:	b930      	cbnz	r0, 80035a6 <_svfiprintf_r+0x32>
 8003598:	230c      	movs	r3, #12
 800359a:	603b      	str	r3, [r7, #0]
 800359c:	f04f 30ff 	mov.w	r0, #4294967295
 80035a0:	b01d      	add	sp, #116	@ 0x74
 80035a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035a6:	2340      	movs	r3, #64	@ 0x40
 80035a8:	616b      	str	r3, [r5, #20]
 80035aa:	2300      	movs	r3, #0
 80035ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80035ae:	2320      	movs	r3, #32
 80035b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80035b4:	2330      	movs	r3, #48	@ 0x30
 80035b6:	f04f 0901 	mov.w	r9, #1
 80035ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80035be:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003758 <_svfiprintf_r+0x1e4>
 80035c2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80035c6:	4623      	mov	r3, r4
 80035c8:	469a      	mov	sl, r3
 80035ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80035ce:	b10a      	cbz	r2, 80035d4 <_svfiprintf_r+0x60>
 80035d0:	2a25      	cmp	r2, #37	@ 0x25
 80035d2:	d1f9      	bne.n	80035c8 <_svfiprintf_r+0x54>
 80035d4:	ebba 0b04 	subs.w	fp, sl, r4
 80035d8:	d00b      	beq.n	80035f2 <_svfiprintf_r+0x7e>
 80035da:	465b      	mov	r3, fp
 80035dc:	4622      	mov	r2, r4
 80035de:	4629      	mov	r1, r5
 80035e0:	4638      	mov	r0, r7
 80035e2:	f7ff ff6b 	bl	80034bc <__ssputs_r>
 80035e6:	3001      	adds	r0, #1
 80035e8:	f000 80a7 	beq.w	800373a <_svfiprintf_r+0x1c6>
 80035ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80035ee:	445a      	add	r2, fp
 80035f0:	9209      	str	r2, [sp, #36]	@ 0x24
 80035f2:	f89a 3000 	ldrb.w	r3, [sl]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	f000 809f 	beq.w	800373a <_svfiprintf_r+0x1c6>
 80035fc:	2300      	movs	r3, #0
 80035fe:	f04f 32ff 	mov.w	r2, #4294967295
 8003602:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003606:	f10a 0a01 	add.w	sl, sl, #1
 800360a:	9304      	str	r3, [sp, #16]
 800360c:	9307      	str	r3, [sp, #28]
 800360e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003612:	931a      	str	r3, [sp, #104]	@ 0x68
 8003614:	4654      	mov	r4, sl
 8003616:	2205      	movs	r2, #5
 8003618:	f814 1b01 	ldrb.w	r1, [r4], #1
 800361c:	484e      	ldr	r0, [pc, #312]	@ (8003758 <_svfiprintf_r+0x1e4>)
 800361e:	f000 fa61 	bl	8003ae4 <memchr>
 8003622:	9a04      	ldr	r2, [sp, #16]
 8003624:	b9d8      	cbnz	r0, 800365e <_svfiprintf_r+0xea>
 8003626:	06d0      	lsls	r0, r2, #27
 8003628:	bf44      	itt	mi
 800362a:	2320      	movmi	r3, #32
 800362c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003630:	0711      	lsls	r1, r2, #28
 8003632:	bf44      	itt	mi
 8003634:	232b      	movmi	r3, #43	@ 0x2b
 8003636:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800363a:	f89a 3000 	ldrb.w	r3, [sl]
 800363e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003640:	d015      	beq.n	800366e <_svfiprintf_r+0xfa>
 8003642:	4654      	mov	r4, sl
 8003644:	2000      	movs	r0, #0
 8003646:	f04f 0c0a 	mov.w	ip, #10
 800364a:	9a07      	ldr	r2, [sp, #28]
 800364c:	4621      	mov	r1, r4
 800364e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003652:	3b30      	subs	r3, #48	@ 0x30
 8003654:	2b09      	cmp	r3, #9
 8003656:	d94b      	bls.n	80036f0 <_svfiprintf_r+0x17c>
 8003658:	b1b0      	cbz	r0, 8003688 <_svfiprintf_r+0x114>
 800365a:	9207      	str	r2, [sp, #28]
 800365c:	e014      	b.n	8003688 <_svfiprintf_r+0x114>
 800365e:	eba0 0308 	sub.w	r3, r0, r8
 8003662:	fa09 f303 	lsl.w	r3, r9, r3
 8003666:	4313      	orrs	r3, r2
 8003668:	46a2      	mov	sl, r4
 800366a:	9304      	str	r3, [sp, #16]
 800366c:	e7d2      	b.n	8003614 <_svfiprintf_r+0xa0>
 800366e:	9b03      	ldr	r3, [sp, #12]
 8003670:	1d19      	adds	r1, r3, #4
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	9103      	str	r1, [sp, #12]
 8003676:	2b00      	cmp	r3, #0
 8003678:	bfbb      	ittet	lt
 800367a:	425b      	neglt	r3, r3
 800367c:	f042 0202 	orrlt.w	r2, r2, #2
 8003680:	9307      	strge	r3, [sp, #28]
 8003682:	9307      	strlt	r3, [sp, #28]
 8003684:	bfb8      	it	lt
 8003686:	9204      	strlt	r2, [sp, #16]
 8003688:	7823      	ldrb	r3, [r4, #0]
 800368a:	2b2e      	cmp	r3, #46	@ 0x2e
 800368c:	d10a      	bne.n	80036a4 <_svfiprintf_r+0x130>
 800368e:	7863      	ldrb	r3, [r4, #1]
 8003690:	2b2a      	cmp	r3, #42	@ 0x2a
 8003692:	d132      	bne.n	80036fa <_svfiprintf_r+0x186>
 8003694:	9b03      	ldr	r3, [sp, #12]
 8003696:	3402      	adds	r4, #2
 8003698:	1d1a      	adds	r2, r3, #4
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	9203      	str	r2, [sp, #12]
 800369e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80036a2:	9305      	str	r3, [sp, #20]
 80036a4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800375c <_svfiprintf_r+0x1e8>
 80036a8:	2203      	movs	r2, #3
 80036aa:	4650      	mov	r0, sl
 80036ac:	7821      	ldrb	r1, [r4, #0]
 80036ae:	f000 fa19 	bl	8003ae4 <memchr>
 80036b2:	b138      	cbz	r0, 80036c4 <_svfiprintf_r+0x150>
 80036b4:	2240      	movs	r2, #64	@ 0x40
 80036b6:	9b04      	ldr	r3, [sp, #16]
 80036b8:	eba0 000a 	sub.w	r0, r0, sl
 80036bc:	4082      	lsls	r2, r0
 80036be:	4313      	orrs	r3, r2
 80036c0:	3401      	adds	r4, #1
 80036c2:	9304      	str	r3, [sp, #16]
 80036c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036c8:	2206      	movs	r2, #6
 80036ca:	4825      	ldr	r0, [pc, #148]	@ (8003760 <_svfiprintf_r+0x1ec>)
 80036cc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80036d0:	f000 fa08 	bl	8003ae4 <memchr>
 80036d4:	2800      	cmp	r0, #0
 80036d6:	d036      	beq.n	8003746 <_svfiprintf_r+0x1d2>
 80036d8:	4b22      	ldr	r3, [pc, #136]	@ (8003764 <_svfiprintf_r+0x1f0>)
 80036da:	bb1b      	cbnz	r3, 8003724 <_svfiprintf_r+0x1b0>
 80036dc:	9b03      	ldr	r3, [sp, #12]
 80036de:	3307      	adds	r3, #7
 80036e0:	f023 0307 	bic.w	r3, r3, #7
 80036e4:	3308      	adds	r3, #8
 80036e6:	9303      	str	r3, [sp, #12]
 80036e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80036ea:	4433      	add	r3, r6
 80036ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80036ee:	e76a      	b.n	80035c6 <_svfiprintf_r+0x52>
 80036f0:	460c      	mov	r4, r1
 80036f2:	2001      	movs	r0, #1
 80036f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80036f8:	e7a8      	b.n	800364c <_svfiprintf_r+0xd8>
 80036fa:	2300      	movs	r3, #0
 80036fc:	f04f 0c0a 	mov.w	ip, #10
 8003700:	4619      	mov	r1, r3
 8003702:	3401      	adds	r4, #1
 8003704:	9305      	str	r3, [sp, #20]
 8003706:	4620      	mov	r0, r4
 8003708:	f810 2b01 	ldrb.w	r2, [r0], #1
 800370c:	3a30      	subs	r2, #48	@ 0x30
 800370e:	2a09      	cmp	r2, #9
 8003710:	d903      	bls.n	800371a <_svfiprintf_r+0x1a6>
 8003712:	2b00      	cmp	r3, #0
 8003714:	d0c6      	beq.n	80036a4 <_svfiprintf_r+0x130>
 8003716:	9105      	str	r1, [sp, #20]
 8003718:	e7c4      	b.n	80036a4 <_svfiprintf_r+0x130>
 800371a:	4604      	mov	r4, r0
 800371c:	2301      	movs	r3, #1
 800371e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003722:	e7f0      	b.n	8003706 <_svfiprintf_r+0x192>
 8003724:	ab03      	add	r3, sp, #12
 8003726:	9300      	str	r3, [sp, #0]
 8003728:	462a      	mov	r2, r5
 800372a:	4638      	mov	r0, r7
 800372c:	4b0e      	ldr	r3, [pc, #56]	@ (8003768 <_svfiprintf_r+0x1f4>)
 800372e:	a904      	add	r1, sp, #16
 8003730:	f3af 8000 	nop.w
 8003734:	1c42      	adds	r2, r0, #1
 8003736:	4606      	mov	r6, r0
 8003738:	d1d6      	bne.n	80036e8 <_svfiprintf_r+0x174>
 800373a:	89ab      	ldrh	r3, [r5, #12]
 800373c:	065b      	lsls	r3, r3, #25
 800373e:	f53f af2d 	bmi.w	800359c <_svfiprintf_r+0x28>
 8003742:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003744:	e72c      	b.n	80035a0 <_svfiprintf_r+0x2c>
 8003746:	ab03      	add	r3, sp, #12
 8003748:	9300      	str	r3, [sp, #0]
 800374a:	462a      	mov	r2, r5
 800374c:	4638      	mov	r0, r7
 800374e:	4b06      	ldr	r3, [pc, #24]	@ (8003768 <_svfiprintf_r+0x1f4>)
 8003750:	a904      	add	r1, sp, #16
 8003752:	f000 f87d 	bl	8003850 <_printf_i>
 8003756:	e7ed      	b.n	8003734 <_svfiprintf_r+0x1c0>
 8003758:	08003cde 	.word	0x08003cde
 800375c:	08003ce4 	.word	0x08003ce4
 8003760:	08003ce8 	.word	0x08003ce8
 8003764:	00000000 	.word	0x00000000
 8003768:	080034bd 	.word	0x080034bd

0800376c <_printf_common>:
 800376c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003770:	4616      	mov	r6, r2
 8003772:	4698      	mov	r8, r3
 8003774:	688a      	ldr	r2, [r1, #8]
 8003776:	690b      	ldr	r3, [r1, #16]
 8003778:	4607      	mov	r7, r0
 800377a:	4293      	cmp	r3, r2
 800377c:	bfb8      	it	lt
 800377e:	4613      	movlt	r3, r2
 8003780:	6033      	str	r3, [r6, #0]
 8003782:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003786:	460c      	mov	r4, r1
 8003788:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800378c:	b10a      	cbz	r2, 8003792 <_printf_common+0x26>
 800378e:	3301      	adds	r3, #1
 8003790:	6033      	str	r3, [r6, #0]
 8003792:	6823      	ldr	r3, [r4, #0]
 8003794:	0699      	lsls	r1, r3, #26
 8003796:	bf42      	ittt	mi
 8003798:	6833      	ldrmi	r3, [r6, #0]
 800379a:	3302      	addmi	r3, #2
 800379c:	6033      	strmi	r3, [r6, #0]
 800379e:	6825      	ldr	r5, [r4, #0]
 80037a0:	f015 0506 	ands.w	r5, r5, #6
 80037a4:	d106      	bne.n	80037b4 <_printf_common+0x48>
 80037a6:	f104 0a19 	add.w	sl, r4, #25
 80037aa:	68e3      	ldr	r3, [r4, #12]
 80037ac:	6832      	ldr	r2, [r6, #0]
 80037ae:	1a9b      	subs	r3, r3, r2
 80037b0:	42ab      	cmp	r3, r5
 80037b2:	dc2b      	bgt.n	800380c <_printf_common+0xa0>
 80037b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80037b8:	6822      	ldr	r2, [r4, #0]
 80037ba:	3b00      	subs	r3, #0
 80037bc:	bf18      	it	ne
 80037be:	2301      	movne	r3, #1
 80037c0:	0692      	lsls	r2, r2, #26
 80037c2:	d430      	bmi.n	8003826 <_printf_common+0xba>
 80037c4:	4641      	mov	r1, r8
 80037c6:	4638      	mov	r0, r7
 80037c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80037cc:	47c8      	blx	r9
 80037ce:	3001      	adds	r0, #1
 80037d0:	d023      	beq.n	800381a <_printf_common+0xae>
 80037d2:	6823      	ldr	r3, [r4, #0]
 80037d4:	6922      	ldr	r2, [r4, #16]
 80037d6:	f003 0306 	and.w	r3, r3, #6
 80037da:	2b04      	cmp	r3, #4
 80037dc:	bf14      	ite	ne
 80037de:	2500      	movne	r5, #0
 80037e0:	6833      	ldreq	r3, [r6, #0]
 80037e2:	f04f 0600 	mov.w	r6, #0
 80037e6:	bf08      	it	eq
 80037e8:	68e5      	ldreq	r5, [r4, #12]
 80037ea:	f104 041a 	add.w	r4, r4, #26
 80037ee:	bf08      	it	eq
 80037f0:	1aed      	subeq	r5, r5, r3
 80037f2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80037f6:	bf08      	it	eq
 80037f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80037fc:	4293      	cmp	r3, r2
 80037fe:	bfc4      	itt	gt
 8003800:	1a9b      	subgt	r3, r3, r2
 8003802:	18ed      	addgt	r5, r5, r3
 8003804:	42b5      	cmp	r5, r6
 8003806:	d11a      	bne.n	800383e <_printf_common+0xd2>
 8003808:	2000      	movs	r0, #0
 800380a:	e008      	b.n	800381e <_printf_common+0xb2>
 800380c:	2301      	movs	r3, #1
 800380e:	4652      	mov	r2, sl
 8003810:	4641      	mov	r1, r8
 8003812:	4638      	mov	r0, r7
 8003814:	47c8      	blx	r9
 8003816:	3001      	adds	r0, #1
 8003818:	d103      	bne.n	8003822 <_printf_common+0xb6>
 800381a:	f04f 30ff 	mov.w	r0, #4294967295
 800381e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003822:	3501      	adds	r5, #1
 8003824:	e7c1      	b.n	80037aa <_printf_common+0x3e>
 8003826:	2030      	movs	r0, #48	@ 0x30
 8003828:	18e1      	adds	r1, r4, r3
 800382a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800382e:	1c5a      	adds	r2, r3, #1
 8003830:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003834:	4422      	add	r2, r4
 8003836:	3302      	adds	r3, #2
 8003838:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800383c:	e7c2      	b.n	80037c4 <_printf_common+0x58>
 800383e:	2301      	movs	r3, #1
 8003840:	4622      	mov	r2, r4
 8003842:	4641      	mov	r1, r8
 8003844:	4638      	mov	r0, r7
 8003846:	47c8      	blx	r9
 8003848:	3001      	adds	r0, #1
 800384a:	d0e6      	beq.n	800381a <_printf_common+0xae>
 800384c:	3601      	adds	r6, #1
 800384e:	e7d9      	b.n	8003804 <_printf_common+0x98>

08003850 <_printf_i>:
 8003850:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003854:	7e0f      	ldrb	r7, [r1, #24]
 8003856:	4691      	mov	r9, r2
 8003858:	2f78      	cmp	r7, #120	@ 0x78
 800385a:	4680      	mov	r8, r0
 800385c:	460c      	mov	r4, r1
 800385e:	469a      	mov	sl, r3
 8003860:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003862:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003866:	d807      	bhi.n	8003878 <_printf_i+0x28>
 8003868:	2f62      	cmp	r7, #98	@ 0x62
 800386a:	d80a      	bhi.n	8003882 <_printf_i+0x32>
 800386c:	2f00      	cmp	r7, #0
 800386e:	f000 80d3 	beq.w	8003a18 <_printf_i+0x1c8>
 8003872:	2f58      	cmp	r7, #88	@ 0x58
 8003874:	f000 80ba 	beq.w	80039ec <_printf_i+0x19c>
 8003878:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800387c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003880:	e03a      	b.n	80038f8 <_printf_i+0xa8>
 8003882:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003886:	2b15      	cmp	r3, #21
 8003888:	d8f6      	bhi.n	8003878 <_printf_i+0x28>
 800388a:	a101      	add	r1, pc, #4	@ (adr r1, 8003890 <_printf_i+0x40>)
 800388c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003890:	080038e9 	.word	0x080038e9
 8003894:	080038fd 	.word	0x080038fd
 8003898:	08003879 	.word	0x08003879
 800389c:	08003879 	.word	0x08003879
 80038a0:	08003879 	.word	0x08003879
 80038a4:	08003879 	.word	0x08003879
 80038a8:	080038fd 	.word	0x080038fd
 80038ac:	08003879 	.word	0x08003879
 80038b0:	08003879 	.word	0x08003879
 80038b4:	08003879 	.word	0x08003879
 80038b8:	08003879 	.word	0x08003879
 80038bc:	080039ff 	.word	0x080039ff
 80038c0:	08003927 	.word	0x08003927
 80038c4:	080039b9 	.word	0x080039b9
 80038c8:	08003879 	.word	0x08003879
 80038cc:	08003879 	.word	0x08003879
 80038d0:	08003a21 	.word	0x08003a21
 80038d4:	08003879 	.word	0x08003879
 80038d8:	08003927 	.word	0x08003927
 80038dc:	08003879 	.word	0x08003879
 80038e0:	08003879 	.word	0x08003879
 80038e4:	080039c1 	.word	0x080039c1
 80038e8:	6833      	ldr	r3, [r6, #0]
 80038ea:	1d1a      	adds	r2, r3, #4
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	6032      	str	r2, [r6, #0]
 80038f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80038f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80038f8:	2301      	movs	r3, #1
 80038fa:	e09e      	b.n	8003a3a <_printf_i+0x1ea>
 80038fc:	6833      	ldr	r3, [r6, #0]
 80038fe:	6820      	ldr	r0, [r4, #0]
 8003900:	1d19      	adds	r1, r3, #4
 8003902:	6031      	str	r1, [r6, #0]
 8003904:	0606      	lsls	r6, r0, #24
 8003906:	d501      	bpl.n	800390c <_printf_i+0xbc>
 8003908:	681d      	ldr	r5, [r3, #0]
 800390a:	e003      	b.n	8003914 <_printf_i+0xc4>
 800390c:	0645      	lsls	r5, r0, #25
 800390e:	d5fb      	bpl.n	8003908 <_printf_i+0xb8>
 8003910:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003914:	2d00      	cmp	r5, #0
 8003916:	da03      	bge.n	8003920 <_printf_i+0xd0>
 8003918:	232d      	movs	r3, #45	@ 0x2d
 800391a:	426d      	negs	r5, r5
 800391c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003920:	230a      	movs	r3, #10
 8003922:	4859      	ldr	r0, [pc, #356]	@ (8003a88 <_printf_i+0x238>)
 8003924:	e011      	b.n	800394a <_printf_i+0xfa>
 8003926:	6821      	ldr	r1, [r4, #0]
 8003928:	6833      	ldr	r3, [r6, #0]
 800392a:	0608      	lsls	r0, r1, #24
 800392c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003930:	d402      	bmi.n	8003938 <_printf_i+0xe8>
 8003932:	0649      	lsls	r1, r1, #25
 8003934:	bf48      	it	mi
 8003936:	b2ad      	uxthmi	r5, r5
 8003938:	2f6f      	cmp	r7, #111	@ 0x6f
 800393a:	6033      	str	r3, [r6, #0]
 800393c:	bf14      	ite	ne
 800393e:	230a      	movne	r3, #10
 8003940:	2308      	moveq	r3, #8
 8003942:	4851      	ldr	r0, [pc, #324]	@ (8003a88 <_printf_i+0x238>)
 8003944:	2100      	movs	r1, #0
 8003946:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800394a:	6866      	ldr	r6, [r4, #4]
 800394c:	2e00      	cmp	r6, #0
 800394e:	bfa8      	it	ge
 8003950:	6821      	ldrge	r1, [r4, #0]
 8003952:	60a6      	str	r6, [r4, #8]
 8003954:	bfa4      	itt	ge
 8003956:	f021 0104 	bicge.w	r1, r1, #4
 800395a:	6021      	strge	r1, [r4, #0]
 800395c:	b90d      	cbnz	r5, 8003962 <_printf_i+0x112>
 800395e:	2e00      	cmp	r6, #0
 8003960:	d04b      	beq.n	80039fa <_printf_i+0x1aa>
 8003962:	4616      	mov	r6, r2
 8003964:	fbb5 f1f3 	udiv	r1, r5, r3
 8003968:	fb03 5711 	mls	r7, r3, r1, r5
 800396c:	5dc7      	ldrb	r7, [r0, r7]
 800396e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003972:	462f      	mov	r7, r5
 8003974:	42bb      	cmp	r3, r7
 8003976:	460d      	mov	r5, r1
 8003978:	d9f4      	bls.n	8003964 <_printf_i+0x114>
 800397a:	2b08      	cmp	r3, #8
 800397c:	d10b      	bne.n	8003996 <_printf_i+0x146>
 800397e:	6823      	ldr	r3, [r4, #0]
 8003980:	07df      	lsls	r7, r3, #31
 8003982:	d508      	bpl.n	8003996 <_printf_i+0x146>
 8003984:	6923      	ldr	r3, [r4, #16]
 8003986:	6861      	ldr	r1, [r4, #4]
 8003988:	4299      	cmp	r1, r3
 800398a:	bfde      	ittt	le
 800398c:	2330      	movle	r3, #48	@ 0x30
 800398e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003992:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003996:	1b92      	subs	r2, r2, r6
 8003998:	6122      	str	r2, [r4, #16]
 800399a:	464b      	mov	r3, r9
 800399c:	4621      	mov	r1, r4
 800399e:	4640      	mov	r0, r8
 80039a0:	f8cd a000 	str.w	sl, [sp]
 80039a4:	aa03      	add	r2, sp, #12
 80039a6:	f7ff fee1 	bl	800376c <_printf_common>
 80039aa:	3001      	adds	r0, #1
 80039ac:	d14a      	bne.n	8003a44 <_printf_i+0x1f4>
 80039ae:	f04f 30ff 	mov.w	r0, #4294967295
 80039b2:	b004      	add	sp, #16
 80039b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039b8:	6823      	ldr	r3, [r4, #0]
 80039ba:	f043 0320 	orr.w	r3, r3, #32
 80039be:	6023      	str	r3, [r4, #0]
 80039c0:	2778      	movs	r7, #120	@ 0x78
 80039c2:	4832      	ldr	r0, [pc, #200]	@ (8003a8c <_printf_i+0x23c>)
 80039c4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80039c8:	6823      	ldr	r3, [r4, #0]
 80039ca:	6831      	ldr	r1, [r6, #0]
 80039cc:	061f      	lsls	r7, r3, #24
 80039ce:	f851 5b04 	ldr.w	r5, [r1], #4
 80039d2:	d402      	bmi.n	80039da <_printf_i+0x18a>
 80039d4:	065f      	lsls	r7, r3, #25
 80039d6:	bf48      	it	mi
 80039d8:	b2ad      	uxthmi	r5, r5
 80039da:	6031      	str	r1, [r6, #0]
 80039dc:	07d9      	lsls	r1, r3, #31
 80039de:	bf44      	itt	mi
 80039e0:	f043 0320 	orrmi.w	r3, r3, #32
 80039e4:	6023      	strmi	r3, [r4, #0]
 80039e6:	b11d      	cbz	r5, 80039f0 <_printf_i+0x1a0>
 80039e8:	2310      	movs	r3, #16
 80039ea:	e7ab      	b.n	8003944 <_printf_i+0xf4>
 80039ec:	4826      	ldr	r0, [pc, #152]	@ (8003a88 <_printf_i+0x238>)
 80039ee:	e7e9      	b.n	80039c4 <_printf_i+0x174>
 80039f0:	6823      	ldr	r3, [r4, #0]
 80039f2:	f023 0320 	bic.w	r3, r3, #32
 80039f6:	6023      	str	r3, [r4, #0]
 80039f8:	e7f6      	b.n	80039e8 <_printf_i+0x198>
 80039fa:	4616      	mov	r6, r2
 80039fc:	e7bd      	b.n	800397a <_printf_i+0x12a>
 80039fe:	6833      	ldr	r3, [r6, #0]
 8003a00:	6825      	ldr	r5, [r4, #0]
 8003a02:	1d18      	adds	r0, r3, #4
 8003a04:	6961      	ldr	r1, [r4, #20]
 8003a06:	6030      	str	r0, [r6, #0]
 8003a08:	062e      	lsls	r6, r5, #24
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	d501      	bpl.n	8003a12 <_printf_i+0x1c2>
 8003a0e:	6019      	str	r1, [r3, #0]
 8003a10:	e002      	b.n	8003a18 <_printf_i+0x1c8>
 8003a12:	0668      	lsls	r0, r5, #25
 8003a14:	d5fb      	bpl.n	8003a0e <_printf_i+0x1be>
 8003a16:	8019      	strh	r1, [r3, #0]
 8003a18:	2300      	movs	r3, #0
 8003a1a:	4616      	mov	r6, r2
 8003a1c:	6123      	str	r3, [r4, #16]
 8003a1e:	e7bc      	b.n	800399a <_printf_i+0x14a>
 8003a20:	6833      	ldr	r3, [r6, #0]
 8003a22:	2100      	movs	r1, #0
 8003a24:	1d1a      	adds	r2, r3, #4
 8003a26:	6032      	str	r2, [r6, #0]
 8003a28:	681e      	ldr	r6, [r3, #0]
 8003a2a:	6862      	ldr	r2, [r4, #4]
 8003a2c:	4630      	mov	r0, r6
 8003a2e:	f000 f859 	bl	8003ae4 <memchr>
 8003a32:	b108      	cbz	r0, 8003a38 <_printf_i+0x1e8>
 8003a34:	1b80      	subs	r0, r0, r6
 8003a36:	6060      	str	r0, [r4, #4]
 8003a38:	6863      	ldr	r3, [r4, #4]
 8003a3a:	6123      	str	r3, [r4, #16]
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a42:	e7aa      	b.n	800399a <_printf_i+0x14a>
 8003a44:	4632      	mov	r2, r6
 8003a46:	4649      	mov	r1, r9
 8003a48:	4640      	mov	r0, r8
 8003a4a:	6923      	ldr	r3, [r4, #16]
 8003a4c:	47d0      	blx	sl
 8003a4e:	3001      	adds	r0, #1
 8003a50:	d0ad      	beq.n	80039ae <_printf_i+0x15e>
 8003a52:	6823      	ldr	r3, [r4, #0]
 8003a54:	079b      	lsls	r3, r3, #30
 8003a56:	d413      	bmi.n	8003a80 <_printf_i+0x230>
 8003a58:	68e0      	ldr	r0, [r4, #12]
 8003a5a:	9b03      	ldr	r3, [sp, #12]
 8003a5c:	4298      	cmp	r0, r3
 8003a5e:	bfb8      	it	lt
 8003a60:	4618      	movlt	r0, r3
 8003a62:	e7a6      	b.n	80039b2 <_printf_i+0x162>
 8003a64:	2301      	movs	r3, #1
 8003a66:	4632      	mov	r2, r6
 8003a68:	4649      	mov	r1, r9
 8003a6a:	4640      	mov	r0, r8
 8003a6c:	47d0      	blx	sl
 8003a6e:	3001      	adds	r0, #1
 8003a70:	d09d      	beq.n	80039ae <_printf_i+0x15e>
 8003a72:	3501      	adds	r5, #1
 8003a74:	68e3      	ldr	r3, [r4, #12]
 8003a76:	9903      	ldr	r1, [sp, #12]
 8003a78:	1a5b      	subs	r3, r3, r1
 8003a7a:	42ab      	cmp	r3, r5
 8003a7c:	dcf2      	bgt.n	8003a64 <_printf_i+0x214>
 8003a7e:	e7eb      	b.n	8003a58 <_printf_i+0x208>
 8003a80:	2500      	movs	r5, #0
 8003a82:	f104 0619 	add.w	r6, r4, #25
 8003a86:	e7f5      	b.n	8003a74 <_printf_i+0x224>
 8003a88:	08003cef 	.word	0x08003cef
 8003a8c:	08003d00 	.word	0x08003d00

08003a90 <memmove>:
 8003a90:	4288      	cmp	r0, r1
 8003a92:	b510      	push	{r4, lr}
 8003a94:	eb01 0402 	add.w	r4, r1, r2
 8003a98:	d902      	bls.n	8003aa0 <memmove+0x10>
 8003a9a:	4284      	cmp	r4, r0
 8003a9c:	4623      	mov	r3, r4
 8003a9e:	d807      	bhi.n	8003ab0 <memmove+0x20>
 8003aa0:	1e43      	subs	r3, r0, #1
 8003aa2:	42a1      	cmp	r1, r4
 8003aa4:	d008      	beq.n	8003ab8 <memmove+0x28>
 8003aa6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003aaa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003aae:	e7f8      	b.n	8003aa2 <memmove+0x12>
 8003ab0:	4601      	mov	r1, r0
 8003ab2:	4402      	add	r2, r0
 8003ab4:	428a      	cmp	r2, r1
 8003ab6:	d100      	bne.n	8003aba <memmove+0x2a>
 8003ab8:	bd10      	pop	{r4, pc}
 8003aba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003abe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003ac2:	e7f7      	b.n	8003ab4 <memmove+0x24>

08003ac4 <_sbrk_r>:
 8003ac4:	b538      	push	{r3, r4, r5, lr}
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	4d05      	ldr	r5, [pc, #20]	@ (8003ae0 <_sbrk_r+0x1c>)
 8003aca:	4604      	mov	r4, r0
 8003acc:	4608      	mov	r0, r1
 8003ace:	602b      	str	r3, [r5, #0]
 8003ad0:	f7fc fcf0 	bl	80004b4 <_sbrk>
 8003ad4:	1c43      	adds	r3, r0, #1
 8003ad6:	d102      	bne.n	8003ade <_sbrk_r+0x1a>
 8003ad8:	682b      	ldr	r3, [r5, #0]
 8003ada:	b103      	cbz	r3, 8003ade <_sbrk_r+0x1a>
 8003adc:	6023      	str	r3, [r4, #0]
 8003ade:	bd38      	pop	{r3, r4, r5, pc}
 8003ae0:	2000025c 	.word	0x2000025c

08003ae4 <memchr>:
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	b510      	push	{r4, lr}
 8003ae8:	b2c9      	uxtb	r1, r1
 8003aea:	4402      	add	r2, r0
 8003aec:	4293      	cmp	r3, r2
 8003aee:	4618      	mov	r0, r3
 8003af0:	d101      	bne.n	8003af6 <memchr+0x12>
 8003af2:	2000      	movs	r0, #0
 8003af4:	e003      	b.n	8003afe <memchr+0x1a>
 8003af6:	7804      	ldrb	r4, [r0, #0]
 8003af8:	3301      	adds	r3, #1
 8003afa:	428c      	cmp	r4, r1
 8003afc:	d1f6      	bne.n	8003aec <memchr+0x8>
 8003afe:	bd10      	pop	{r4, pc}

08003b00 <memcpy>:
 8003b00:	440a      	add	r2, r1
 8003b02:	4291      	cmp	r1, r2
 8003b04:	f100 33ff 	add.w	r3, r0, #4294967295
 8003b08:	d100      	bne.n	8003b0c <memcpy+0xc>
 8003b0a:	4770      	bx	lr
 8003b0c:	b510      	push	{r4, lr}
 8003b0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b12:	4291      	cmp	r1, r2
 8003b14:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b18:	d1f9      	bne.n	8003b0e <memcpy+0xe>
 8003b1a:	bd10      	pop	{r4, pc}

08003b1c <_realloc_r>:
 8003b1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b20:	4680      	mov	r8, r0
 8003b22:	4615      	mov	r5, r2
 8003b24:	460c      	mov	r4, r1
 8003b26:	b921      	cbnz	r1, 8003b32 <_realloc_r+0x16>
 8003b28:	4611      	mov	r1, r2
 8003b2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003b2e:	f7ff bc39 	b.w	80033a4 <_malloc_r>
 8003b32:	b92a      	cbnz	r2, 8003b40 <_realloc_r+0x24>
 8003b34:	f7ff fbcc 	bl	80032d0 <_free_r>
 8003b38:	2400      	movs	r4, #0
 8003b3a:	4620      	mov	r0, r4
 8003b3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b40:	f000 f81a 	bl	8003b78 <_malloc_usable_size_r>
 8003b44:	4285      	cmp	r5, r0
 8003b46:	4606      	mov	r6, r0
 8003b48:	d802      	bhi.n	8003b50 <_realloc_r+0x34>
 8003b4a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003b4e:	d8f4      	bhi.n	8003b3a <_realloc_r+0x1e>
 8003b50:	4629      	mov	r1, r5
 8003b52:	4640      	mov	r0, r8
 8003b54:	f7ff fc26 	bl	80033a4 <_malloc_r>
 8003b58:	4607      	mov	r7, r0
 8003b5a:	2800      	cmp	r0, #0
 8003b5c:	d0ec      	beq.n	8003b38 <_realloc_r+0x1c>
 8003b5e:	42b5      	cmp	r5, r6
 8003b60:	462a      	mov	r2, r5
 8003b62:	4621      	mov	r1, r4
 8003b64:	bf28      	it	cs
 8003b66:	4632      	movcs	r2, r6
 8003b68:	f7ff ffca 	bl	8003b00 <memcpy>
 8003b6c:	4621      	mov	r1, r4
 8003b6e:	4640      	mov	r0, r8
 8003b70:	f7ff fbae 	bl	80032d0 <_free_r>
 8003b74:	463c      	mov	r4, r7
 8003b76:	e7e0      	b.n	8003b3a <_realloc_r+0x1e>

08003b78 <_malloc_usable_size_r>:
 8003b78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b7c:	1f18      	subs	r0, r3, #4
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	bfbc      	itt	lt
 8003b82:	580b      	ldrlt	r3, [r1, r0]
 8003b84:	18c0      	addlt	r0, r0, r3
 8003b86:	4770      	bx	lr

08003b88 <_init>:
 8003b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b8a:	bf00      	nop
 8003b8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b8e:	bc08      	pop	{r3}
 8003b90:	469e      	mov	lr, r3
 8003b92:	4770      	bx	lr

08003b94 <_fini>:
 8003b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b96:	bf00      	nop
 8003b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b9a:	bc08      	pop	{r3}
 8003b9c:	469e      	mov	lr, r3
 8003b9e:	4770      	bx	lr
