#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar 15 15:10:25 2021
# Process ID: 6068
# Current directory: C:/Users/JoseFraireJr/MIPS_DataPath/MIPS_DataPath.runs/synth_1
# Command line: vivado.exe -log DataPath.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DataPath.tcl
# Log file: C:/Users/JoseFraireJr/MIPS_DataPath/MIPS_DataPath.runs/synth_1/DataPath.vds
# Journal file: C:/Users/JoseFraireJr/MIPS_DataPath/MIPS_DataPath.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DataPath.tcl -notrace
Command: synth_design -top DataPath -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12856
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.305 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/Users/JoseFraireJr/MIPS_DataPath/MIPS_DataPath.srcs/sources_1/new/DataPath.v:3]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/JoseFraireJr/MIPS_DataPath/MIPS_DataPath.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/JoseFraireJr/MIPS_DataPath/MIPS_DataPath.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'PCADD' [C:/Users/JoseFraireJr/MIPS_DataPath/MIPS_DataPath.srcs/sources_1/new/PCADD.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PCADD' (2#1) [C:/Users/JoseFraireJr/MIPS_DataPath/MIPS_DataPath.srcs/sources_1/new/PCADD.v:3]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/JoseFraireJr/MIPS_DataPath/MIPS_DataPath.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (3#1) [C:/Users/JoseFraireJr/MIPS_DataPath/MIPS_DataPath.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/JoseFraireJr/MIPS_DataPath/MIPS_DataPath.srcs/sources_1/imports/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [C:/Users/JoseFraireJr/MIPS_DataPath/MIPS_DataPath.srcs/sources_1/imports/new/ALU.v:23]
WARNING: [Synth 8-7071] port 'N' of module 'ALU' is unconnected for instance 'alu' [C:/Users/JoseFraireJr/MIPS_DataPath/MIPS_DataPath.srcs/sources_1/new/DataPath.v:20]
WARNING: [Synth 8-7071] port 'Z' of module 'ALU' is unconnected for instance 'alu' [C:/Users/JoseFraireJr/MIPS_DataPath/MIPS_DataPath.srcs/sources_1/new/DataPath.v:20]
WARNING: [Synth 8-7071] port 'C' of module 'ALU' is unconnected for instance 'alu' [C:/Users/JoseFraireJr/MIPS_DataPath/MIPS_DataPath.srcs/sources_1/new/DataPath.v:20]
WARNING: [Synth 8-7071] port 'V' of module 'ALU' is unconnected for instance 'alu' [C:/Users/JoseFraireJr/MIPS_DataPath/MIPS_DataPath.srcs/sources_1/new/DataPath.v:20]
WARNING: [Synth 8-7023] instance 'alu' of module 'ALU' has 8 connections declared, but only 4 given [C:/Users/JoseFraireJr/MIPS_DataPath/MIPS_DataPath.srcs/sources_1/new/DataPath.v:20]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [C:/Users/JoseFraireJr/MIPS_DataPath/MIPS_DataPath.srcs/sources_1/imports/Downloads/Instruction_Memory.v:23]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (5#1) [C:/Users/JoseFraireJr/MIPS_DataPath/MIPS_DataPath.srcs/sources_1/imports/Downloads/Instruction_Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile32' [C:/Users/JoseFraireJr/MIPS_DataPath/MIPS_DataPath.srcs/sources_1/imports/Downloads/regfile32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile32' (6#1) [C:/Users/JoseFraireJr/MIPS_DataPath/MIPS_DataPath.srcs/sources_1/imports/Downloads/regfile32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (7#1) [C:/Users/JoseFraireJr/MIPS_DataPath/MIPS_DataPath.srcs/sources_1/new/DataPath.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1017.305 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1017.305 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1017.305 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1017.305 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 33    
+---Muxes : 
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:46 . Memory (MB): peak = 1027.547 ; gain = 10.242
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:46 . Memory (MB): peak = 1027.547 ; gain = 10.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:46 . Memory (MB): peak = 1027.547 ; gain = 10.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:51 . Memory (MB): peak = 1027.547 ; gain = 10.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:51 . Memory (MB): peak = 1027.547 ; gain = 10.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:51 . Memory (MB): peak = 1027.547 ; gain = 10.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:51 . Memory (MB): peak = 1027.547 ; gain = 10.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:51 . Memory (MB): peak = 1027.547 ; gain = 10.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:51 . Memory (MB): peak = 1027.547 ; gain = 10.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    32|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:51 . Memory (MB): peak = 1027.547 ; gain = 10.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:00:51 . Memory (MB): peak = 1027.547 ; gain = 10.242
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:51 . Memory (MB): peak = 1027.547 ; gain = 10.242
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1027.547 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1027.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 1027.547 ; gain = 10.242
INFO: [Common 17-1381] The checkpoint 'C:/Users/JoseFraireJr/MIPS_DataPath/MIPS_DataPath.runs/synth_1/DataPath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DataPath_utilization_synth.rpt -pb DataPath_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 15 15:11:30 2021...
