{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573606339402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573606339411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 18:52:19 2019 " "Processing started: Tue Nov 12 18:52:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573606339411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606339411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica6 -c practica6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica6 -c practica6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606339426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573606340931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573606340931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica6 " "Found entity 1: practica6" {  } { { "practica6.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica_6/practica6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573606351727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606351727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_4x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_4x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_4x4-Behavioral " "Found design unit 1: registro_4x4-Behavioral" {  } { { "registro_4x4.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/registro_4x4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573606353301 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_4x4 " "Found entity 1: registro_4x4" {  } { { "registro_4x4.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/registro_4x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573606353301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606353301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuenciador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file secuenciador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 secuenciador " "Found entity 1: secuenciador" {  } { { "secuenciador.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica_6/secuenciador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573606353308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606353308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-Behavioral " "Found design unit 1: incrementador-Behavioral" {  } { { "incrementador.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/incrementador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573606353321 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/incrementador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573606353321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606353321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-Behavioral " "Found design unit 1: memoria-Behavioral" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/memoria.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573606353329 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/memoria.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573606353329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606353329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_datos-Behavioral " "Found design unit 1: divisor_datos-Behavioral" {  } { { "divisor_datos.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/divisor_datos.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573606353342 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_datos " "Found entity 1: divisor_datos" {  } { { "divisor_datos.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/divisor_datos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573606353342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606353342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x4x1_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x4x1_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2X4X1_1-Behavioral " "Found design unit 1: mux_2X4X1_1-Behavioral" {  } { { "mux_2X4X1_1.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/mux_2X4X1_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573606353353 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2X4X1_1 " "Found entity 1: mux_2X4X1_1" {  } { { "mux_2X4X1_1.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/mux_2X4X1_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573606353353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606353353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1x2x1_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_1x2x1_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1X2X1_4-Behavioral " "Found design unit 1: mux_1X2X1_4-Behavioral" {  } { { "mux_1X2X1_4.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/mux_1X2X1_4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573606353363 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1X2X1_4 " "Found entity 1: mux_1X2X1_4" {  } { { "mux_1X2X1_4.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/mux_1X2X1_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573606353363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606353363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_interna.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_interna.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_interna-Behavioral " "Found design unit 1: logica_interna-Behavioral" {  } { { "logica_interna.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/logica_interna.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573606353375 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_interna " "Found entity 1: logica_interna" {  } { { "logica_interna.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/logica_interna.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573606353375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606353375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_transf_4x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_transf_4x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_transf_4x4-Behavioral " "Found design unit 1: registro_transf_4x4-Behavioral" {  } { { "registro_transf_4x4.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/registro_transf_4x4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573606353388 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_transf_4x4 " "Found entity 1: registro_transf_4x4" {  } { { "registro_transf_4x4.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/registro_transf_4x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573606353388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606353388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_int_4x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_int_4x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_int_4x4-Behavioral " "Found design unit 1: registro_int_4x4-Behavioral" {  } { { "registro_int_4x4.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/registro_int_4x4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573606353399 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_int_4x4 " "Found entity 1: registro_int_4x4" {  } { { "registro_int_4x4.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/registro_int_4x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573606353399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606353399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensa_boton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensa_boton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensa_boton-Behavioral " "Found design unit 1: sensa_boton-Behavioral" {  } { { "sensa_boton.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/sensa_boton.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573606353412 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensa_boton " "Found entity 1: sensa_boton" {  } { { "sensa_boton.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/sensa_boton.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573606353412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606353412 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica6 " "Elaborating entity \"practica6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573606353626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secuenciador secuenciador:SEC_1 " "Elaborating entity \"secuenciador\" for hierarchy \"secuenciador:SEC_1\"" {  } { { "practica6.bdf" "SEC_1" { Schematic "C:/Users/ramse/Downloads/Practica_6/practica6.bdf" { { 328 216 464 456 "SEC_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573606353863 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "mux_1X2X1_4 MUX_1 " "Block or symbol \"mux_1X2X1_4\" of instance \"MUX_1\" overlaps another block or symbol" {  } { { "secuenciador.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica_6/secuenciador.bdf" { { 432 -96 96 544 "MUX_1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1573606353864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_4x4 secuenciador:SEC_1\|registro_4x4:REG_1 " "Elaborating entity \"registro_4x4\" for hierarchy \"secuenciador:SEC_1\|registro_4x4:REG_1\"" {  } { { "secuenciador.bdf" "REG_1" { Schematic "C:/Users/ramse/Downloads/Practica_6/secuenciador.bdf" { { 400 256 488 512 "REG_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573606353879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1X2X1_4 secuenciador:SEC_1\|mux_1X2X1_4:MUX_1 " "Elaborating entity \"mux_1X2X1_4\" for hierarchy \"secuenciador:SEC_1\|mux_1X2X1_4:MUX_1\"" {  } { { "secuenciador.bdf" "MUX_1" { Schematic "C:/Users/ramse/Downloads/Practica_6/secuenciador.bdf" { { 432 -96 96 544 "MUX_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573606354192 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SALIDA mux_1X2X1_4.vhd(13) " "VHDL Process Statement warning at mux_1X2X1_4.vhd(13): inferring latch(es) for signal or variable \"SALIDA\", which holds its previous value in one or more paths through the process" {  } { { "mux_1X2X1_4.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/mux_1X2X1_4.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1573606354214 "|practica6|secuenciador:SEC_1|mux_1X2X1_4:MUX_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SALIDA\[0\] mux_1X2X1_4.vhd(13) " "Inferred latch for \"SALIDA\[0\]\" at mux_1X2X1_4.vhd(13)" {  } { { "mux_1X2X1_4.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/mux_1X2X1_4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606354216 "|practica6|secuenciador:SEC_1|mux_1X2X1_4:MUX_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SALIDA\[1\] mux_1X2X1_4.vhd(13) " "Inferred latch for \"SALIDA\[1\]\" at mux_1X2X1_4.vhd(13)" {  } { { "mux_1X2X1_4.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/mux_1X2X1_4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606354216 "|practica6|secuenciador:SEC_1|mux_1X2X1_4:MUX_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SALIDA\[2\] mux_1X2X1_4.vhd(13) " "Inferred latch for \"SALIDA\[2\]\" at mux_1X2X1_4.vhd(13)" {  } { { "mux_1X2X1_4.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/mux_1X2X1_4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606354216 "|practica6|secuenciador:SEC_1|mux_1X2X1_4:MUX_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SALIDA\[3\] mux_1X2X1_4.vhd(13) " "Inferred latch for \"SALIDA\[3\]\" at mux_1X2X1_4.vhd(13)" {  } { { "mux_1X2X1_4.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/mux_1X2X1_4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606354216 "|practica6|secuenciador:SEC_1|mux_1X2X1_4:MUX_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador secuenciador:SEC_1\|incrementador:INC_1 " "Elaborating entity \"incrementador\" for hierarchy \"secuenciador:SEC_1\|incrementador:INC_1\"" {  } { { "secuenciador.bdf" "INC_1" { Schematic "C:/Users/ramse/Downloads/Practica_6/secuenciador.bdf" { { 312 24 256 392 "INC_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573606354253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_interna logica_interna:LOG_INT_1 " "Elaborating entity \"logica_interna\" for hierarchy \"logica_interna:LOG_INT_1\"" {  } { { "practica6.bdf" "LOG_INT_1" { Schematic "C:/Users/ramse/Downloads/Practica_6/practica6.bdf" { { 600 520 688 712 "LOG_INT_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573606354275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2X4X1_1 mux_2X4X1_1:MUX_1 " "Elaborating entity \"mux_2X4X1_1\" for hierarchy \"mux_2X4X1_1:MUX_1\"" {  } { { "practica6.bdf" "MUX_1" { Schematic "C:/Users/ramse/Downloads/Practica_6/practica6.bdf" { { 184 784 960 328 "MUX_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573606354294 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SALIDA mux_2X4X1_1.vhd(15) " "VHDL Process Statement warning at mux_2X4X1_1.vhd(15): inferring latch(es) for signal or variable \"SALIDA\", which holds its previous value in one or more paths through the process" {  } { { "mux_2X4X1_1.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/mux_2X4X1_1.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1573606354294 "|practica6|mux_2X4X1_1:MUX_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SALIDA mux_2X4X1_1.vhd(15) " "Inferred latch for \"SALIDA\" at mux_2X4X1_1.vhd(15)" {  } { { "mux_2X4X1_1.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/mux_2X4X1_1.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606354294 "|practica6|mux_2X4X1_1:MUX_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_datos divisor_datos:DIV_1 " "Elaborating entity \"divisor_datos\" for hierarchy \"divisor_datos:DIV_1\"" {  } { { "practica6.bdf" "DIV_1" { Schematic "C:/Users/ramse/Downloads/Practica_6/practica6.bdf" { { 440 504 744 584 "DIV_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573606354311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:MEM_1 " "Elaborating entity \"memoria\" for hierarchy \"memoria:MEM_1\"" {  } { { "practica6.bdf" "MEM_1" { Schematic "C:/Users/ramse/Downloads/Practica_6/practica6.bdf" { { 328 504 736 408 "MEM_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573606354347 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATOS memoria.vhd(13) " "VHDL Process Statement warning at memoria.vhd(13): inferring latch(es) for signal or variable \"DATOS\", which holds its previous value in one or more paths through the process" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/memoria.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1573606354348 "|practica6|memoria:MEM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATOS\[0\] memoria.vhd(13) " "Inferred latch for \"DATOS\[0\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606354349 "|practica6|memoria:MEM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATOS\[1\] memoria.vhd(13) " "Inferred latch for \"DATOS\[1\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606354349 "|practica6|memoria:MEM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATOS\[2\] memoria.vhd(13) " "Inferred latch for \"DATOS\[2\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606354349 "|practica6|memoria:MEM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATOS\[3\] memoria.vhd(13) " "Inferred latch for \"DATOS\[3\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606354349 "|practica6|memoria:MEM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATOS\[4\] memoria.vhd(13) " "Inferred latch for \"DATOS\[4\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606354350 "|practica6|memoria:MEM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATOS\[5\] memoria.vhd(13) " "Inferred latch for \"DATOS\[5\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606354350 "|practica6|memoria:MEM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATOS\[6\] memoria.vhd(13) " "Inferred latch for \"DATOS\[6\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606354350 "|practica6|memoria:MEM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATOS\[7\] memoria.vhd(13) " "Inferred latch for \"DATOS\[7\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606354350 "|practica6|memoria:MEM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATOS\[8\] memoria.vhd(13) " "Inferred latch for \"DATOS\[8\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606354350 "|practica6|memoria:MEM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATOS\[9\] memoria.vhd(13) " "Inferred latch for \"DATOS\[9\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606354350 "|practica6|memoria:MEM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATOS\[10\] memoria.vhd(13) " "Inferred latch for \"DATOS\[10\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606354350 "|practica6|memoria:MEM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATOS\[11\] memoria.vhd(13) " "Inferred latch for \"DATOS\[11\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606354350 "|practica6|memoria:MEM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATOS\[12\] memoria.vhd(13) " "Inferred latch for \"DATOS\[12\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606354351 "|practica6|memoria:MEM_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_transf_4x4 registro_transf_4x4:REG_TRANSF_1 " "Elaborating entity \"registro_transf_4x4\" for hierarchy \"registro_transf_4x4:REG_TRANSF_1\"" {  } { { "practica6.bdf" "REG_TRANSF_1" { Schematic "C:/Users/ramse/Downloads/Practica_6/practica6.bdf" { { 496 -192 40 608 "REG_TRANSF_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573606354370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_int_4x4 registro_int_4x4:REG_INT_1 " "Elaborating entity \"registro_int_4x4\" for hierarchy \"registro_int_4x4:REG_INT_1\"" {  } { { "practica6.bdf" "REG_INT_1" { Schematic "C:/Users/ramse/Downloads/Practica_6/practica6.bdf" { { 376 -192 40 488 "REG_INT_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573606354388 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:SEC_1\|mux_1X2X1_4:MUX_1\|SALIDA\[3\]\" " "Converted tri-state node feeding \"secuenciador:SEC_1\|mux_1X2X1_4:MUX_1\|SALIDA\[3\]\" into a selector" {  } { { "mux_1X2X1_4.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/mux_1X2X1_4.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1573606355158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:SEC_1\|mux_1X2X1_4:MUX_1\|SALIDA\[2\]\" " "Converted tri-state node feeding \"secuenciador:SEC_1\|mux_1X2X1_4:MUX_1\|SALIDA\[2\]\" into a selector" {  } { { "mux_1X2X1_4.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/mux_1X2X1_4.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1573606355158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:SEC_1\|mux_1X2X1_4:MUX_1\|SALIDA\[1\]\" " "Converted tri-state node feeding \"secuenciador:SEC_1\|mux_1X2X1_4:MUX_1\|SALIDA\[1\]\" into a selector" {  } { { "mux_1X2X1_4.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/mux_1X2X1_4.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1573606355158 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:SEC_1\|mux_1X2X1_4:MUX_1\|SALIDA\[0\]\" " "Converted tri-state node feeding \"secuenciador:SEC_1\|mux_1X2X1_4:MUX_1\|SALIDA\[0\]\" into a selector" {  } { { "mux_1X2X1_4.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/mux_1X2X1_4.vhd" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1573606355158 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1573606355158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_2X4X1_1:MUX_1\|SALIDA " "LATCH primitive \"mux_2X4X1_1:MUX_1\|SALIDA\" is permanently enabled" {  } { { "mux_2X4X1_1.vhd" "" { Text "C:/Users/ramse/Downloads/Practica_6/mux_2X4X1_1.vhd" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1573606355549 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573606356345 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573606358147 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573606358147 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573606359336 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573606359336 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573606359336 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573606359336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573606359377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 18:52:39 2019 " "Processing ended: Tue Nov 12 18:52:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573606359377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573606359377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573606359377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573606359377 ""}
