Warning (10273): Verilog HDL warning at main_decoder.v(38): extended using "x" or "z" File: /home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/main_decoder.v Line: 38
Warning (10273): Verilog HDL warning at imm_extend.v(19): extended using "x" or "z" File: /home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/imm_extend.v Line: 19
Warning (10268): Verilog HDL information at alu.v(12): always construct contains both blocking and non-blocking assignments File: /home/harsha/QuartusFinal/quartus/bin/t1c_riscv_cpu/code/components/alu.v Line: 12
