

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:38:27 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_18 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68|  0.680 us|  0.680 us|   69|   69|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 35 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 36 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add20414_loc = alloca i64 1"   --->   Operation 37 'alloca' 'add20414_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_loc11 = alloca i64 1"   --->   Operation 38 'alloca' 'p_loc11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_loc10 = alloca i64 1"   --->   Operation 39 'alloca' 'p_loc10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_loc9 = alloca i64 1"   --->   Operation 40 'alloca' 'p_loc9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_loc8 = alloca i64 1"   --->   Operation 41 'alloca' 'p_loc8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 42 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add27418_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add27418_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add33720_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add33720_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add301_122_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add301_122_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add239_124_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add239_124_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add371_126_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add371_126_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arg1_r = alloca i64 1" [d3.cpp:11]   --->   Operation 48 'alloca' 'arg1_r' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg1_r_1 = alloca i64 1" [d3.cpp:11]   --->   Operation 49 'alloca' 'arg1_r_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%out1_w = alloca i64 1" [d3.cpp:12]   --->   Operation 50 'alloca' 'out1_w' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arr = alloca i64 1" [d3.cpp:13]   --->   Operation 51 'alloca' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arr_1 = alloca i64 1" [d3.cpp:13]   --->   Operation 52 'alloca' 'arr_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arr_2 = alloca i64 1" [d3.cpp:13]   --->   Operation 53 'alloca' 'arr_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arr_3 = alloca i64 1" [d3.cpp:13]   --->   Operation 54 'alloca' 'arr_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d3.cpp:17]   --->   Operation 55 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d3.cpp:126]   --->   Operation 56 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln" [d3.cpp:17]   --->   Operation 57 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17" [d3.cpp:17]   --->   Operation 58 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 60 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 60 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 61 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 61 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 62 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 62 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 63 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 64 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 65 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 66 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1, i64 %arr_2, i64 %arr_3"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r, i32 %arg1_r_1" [d3.cpp:17]   --->   Operation 68 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1, i64 %arr_2, i64 %arr_3"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r, i32 %arg1_r_1" [d3.cpp:17]   --->   Operation 70 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.67>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%arg1_r_1_addr_1 = getelementptr i32 %arg1_r_1, i64 0, i64 4"   --->   Operation 71 'getelementptr' 'arg1_r_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [2/2] (0.67ns)   --->   "%arg1_r_1_load = load i3 %arg1_r_1_addr_1"   --->   Operation 72 'load' 'arg1_r_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 13 <SV = 12> <Delay = 4.09>
ST_13 : Operation 73 [1/2] (0.67ns)   --->   "%arg1_r_1_load = load i3 %arg1_r_1_addr_1"   --->   Operation 73 'load' 'arg1_r_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_13 : [1/1] (0.57ns)   --->   Input mux for Operation 74 '%mul16 = mul i32 %arg1_r_1_load, i32 38'
ST_13 : Operation 74 [1/1] (2.84ns)   --->   "%mul16 = mul i32 %arg1_r_1_load, i32 38"   --->   Operation 74 'mul' 'mul16' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 75 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i64 %arr_3, i64 %arr_2, i64 %arr_1, i64 %arr, i32 %arg1_r, i32 %mul16, i32 %arg1_r_1, i32 %mul16"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i64 %arr_3, i64 %arr_2, i64 %arr_1, i64 %arr, i32 %arg1_r, i32 %mul16, i32 %arg1_r_1, i32 %mul16"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.67>
ST_16 : Operation 77 [1/1] (0.00ns)   --->   "%arg1_r_addr_2 = getelementptr i32 %arg1_r, i64 0, i64 4"   --->   Operation 77 'getelementptr' 'arg1_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 78 [2/2] (0.67ns)   --->   "%arg1_r_load = load i3 %arg1_r_addr_2"   --->   Operation 78 'load' 'arg1_r_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 17 <SV = 16> <Delay = 0.67>
ST_17 : Operation 79 [1/2] (0.67ns)   --->   "%arg1_r_load = load i3 %arg1_r_addr_2"   --->   Operation 79 'load' 'arg1_r_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_17 : Operation 80 [1/1] (0.00ns)   --->   "%arg1_r_1_addr_2 = getelementptr i32 %arg1_r_1, i64 0, i64 3" [d3.cpp:40]   --->   Operation 80 'getelementptr' 'arg1_r_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 81 [2/2] (0.67ns)   --->   "%arg1_r_1_load_2 = load i3 %arg1_r_1_addr_2" [d3.cpp:40]   --->   Operation 81 'load' 'arg1_r_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_17 : Operation 82 [1/1] (0.00ns)   --->   "%arg1_r_addr_3 = getelementptr i32 %arg1_r, i64 0, i64 3" [d3.cpp:40]   --->   Operation 82 'getelementptr' 'arg1_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 83 [2/2] (0.67ns)   --->   "%arg1_r_load_2 = load i3 %arg1_r_addr_3" [d3.cpp:40]   --->   Operation 83 'load' 'arg1_r_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_17 : Operation 84 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 1" [d3.cpp:40]   --->   Operation 84 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 85 [2/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr_1" [d3.cpp:40]   --->   Operation 85 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_17 : Operation 86 [1/1] (0.00ns)   --->   "%arg1_r_1_addr_3 = getelementptr i32 %arg1_r_1, i64 0, i64 2" [d3.cpp:40]   --->   Operation 86 'getelementptr' 'arg1_r_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "%arg1_r_addr_4 = getelementptr i32 %arg1_r, i64 0, i64 2" [d3.cpp:40]   --->   Operation 87 'getelementptr' 'arg1_r_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 88 [2/2] (0.67ns)   --->   "%arg1_r_1_load_3 = load i3 %arg1_r_1_addr_3" [d3.cpp:40]   --->   Operation 88 'load' 'arg1_r_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_17 : Operation 89 [2/2] (0.67ns)   --->   "%arg1_r_load_3 = load i3 %arg1_r_addr_4" [d3.cpp:40]   --->   Operation 89 'load' 'arg1_r_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 18 <SV = 17> <Delay = 4.09>
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "%arg1_r_addr = getelementptr i32 %arg1_r, i64 0, i64 0"   --->   Operation 90 'getelementptr' 'arg1_r_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 91 [1/1] (0.00ns)   --->   "%arg1_r_1_addr = getelementptr i32 %arg1_r_1, i64 0, i64 0"   --->   Operation 91 'getelementptr' 'arg1_r_1_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 0"   --->   Operation 92 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 93 [1/1] (0.00ns)   --->   "%arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 0"   --->   Operation 93 'getelementptr' 'arr_2_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 94 [1/1] (0.00ns)   --->   "%arr_3_addr = getelementptr i64 %arr_3, i64 0, i64 0"   --->   Operation 94 'getelementptr' 'arr_3_addr' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.57ns)   --->   Input mux for Operation 95 '%mul45 = mul i32 %arg1_r_load, i32 19'
ST_18 : Operation 95 [1/1] (2.84ns)   --->   "%mul45 = mul i32 %arg1_r_load, i32 19"   --->   Operation 95 'mul' 'mul45' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 96 [1/2] (0.67ns)   --->   "%arg1_r_1_load_2 = load i3 %arg1_r_1_addr_2" [d3.cpp:40]   --->   Operation 96 'load' 'arg1_r_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_18 : Operation 97 [2/2] (0.67ns)   --->   "%arr_3_load = load i2 %arr_3_addr" [d3.cpp:40]   --->   Operation 97 'load' 'arr_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_18 : Operation 98 [1/2] (0.67ns)   --->   "%arg1_r_load_2 = load i3 %arg1_r_addr_3" [d3.cpp:40]   --->   Operation 98 'load' 'arg1_r_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_18 : Operation 99 [1/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr_1" [d3.cpp:40]   --->   Operation 99 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "%arr_1_addr_1 = getelementptr i64 %arr_1, i64 0, i64 1" [d3.cpp:40]   --->   Operation 100 'getelementptr' 'arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 101 [1/1] (0.00ns)   --->   "%arr_2_addr_1 = getelementptr i64 %arr_2, i64 0, i64 1" [d3.cpp:40]   --->   Operation 101 'getelementptr' 'arr_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 102 [1/1] (0.00ns)   --->   "%arg1_r_1_addr_4 = getelementptr i32 %arg1_r_1, i64 0, i64 1" [d3.cpp:40]   --->   Operation 102 'getelementptr' 'arg1_r_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "%arr_3_addr_1 = getelementptr i64 %arr_3, i64 0, i64 1" [d3.cpp:40]   --->   Operation 103 'getelementptr' 'arr_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%arg1_r_addr_5 = getelementptr i32 %arg1_r, i64 0, i64 1" [d3.cpp:40]   --->   Operation 104 'getelementptr' 'arg1_r_addr_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%arr_addr_2 = getelementptr i64 %arr, i64 0, i64 2" [d3.cpp:40]   --->   Operation 105 'getelementptr' 'arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 106 [1/1] (0.00ns)   --->   "%arr_1_addr_2 = getelementptr i64 %arr_1, i64 0, i64 2"   --->   Operation 106 'getelementptr' 'arr_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 107 [1/2] (0.67ns)   --->   "%arg1_r_1_load_3 = load i3 %arg1_r_1_addr_3" [d3.cpp:40]   --->   Operation 107 'load' 'arg1_r_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_18 : Operation 108 [1/2] (0.67ns)   --->   "%arg1_r_load_3 = load i3 %arg1_r_addr_4" [d3.cpp:40]   --->   Operation 108 'load' 'arg1_r_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_18 : Operation 109 [2/2] (0.67ns)   --->   "%arg1_r_1_load_4 = load i3 %arg1_r_1_addr_4" [d3.cpp:40]   --->   Operation 109 'load' 'arg1_r_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_18 : Operation 110 [2/2] (0.67ns)   --->   "%arg1_r_load_4 = load i3 %arg1_r_addr_5" [d3.cpp:40]   --->   Operation 110 'load' 'arg1_r_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_18 : Operation 111 [2/2] (0.67ns)   --->   "%arg1_r_load_5 = load i3 %arg1_r_addr" [d3.cpp:50]   --->   Operation 111 'load' 'arg1_r_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_18 : Operation 112 [2/2] (0.67ns)   --->   "%arg1_r_1_load_5 = load i3 %arg1_r_1_addr" [d3.cpp:50]   --->   Operation 112 'load' 'arg1_r_1_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_18 : Operation 113 [2/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr_1" [d3.cpp:40]   --->   Operation 113 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_18 : Operation 114 [2/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr_1" [d3.cpp:40]   --->   Operation 114 'load' 'arr_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_18 : Operation 115 [2/2] (0.67ns)   --->   "%arr_3_load_1 = load i2 %arr_3_addr_1" [d3.cpp:40]   --->   Operation 115 'load' 'arr_3_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_18 : Operation 116 [2/2] (0.67ns)   --->   "%arr_load_1 = load i2 %arr_addr_2" [d3.cpp:40]   --->   Operation 116 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_18 : Operation 117 [2/2] (0.67ns)   --->   "%arr_1_load_1 = load i2 %arr_1_addr_2" [d3.cpp:50]   --->   Operation 117 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_18 : Operation 118 [2/2] (0.67ns)   --->   "%arr_load_2 = load i2 %arr_addr" [d3.cpp:60]   --->   Operation 118 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_18 : Operation 119 [2/2] (0.67ns)   --->   "%arr_2_load_1 = load i2 %arr_2_addr" [d3.cpp:62]   --->   Operation 119 'load' 'arr_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_18 : [1/1] (0.57ns)   --->   Input mux for Operation 120 '%mul219 = mul i32 %arg1_r_1_load_2, i32 38'
ST_18 : Operation 120 [1/1] (2.84ns)   --->   "%mul219 = mul i32 %arg1_r_1_load_2, i32 38" [d3.cpp:40]   --->   Operation 120 'mul' 'mul219' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.57ns)   --->   Input mux for Operation 121 '%mul244 = mul i32 %arg1_r_load_2, i32 19'
ST_18 : Operation 121 [1/1] (2.84ns)   --->   "%mul244 = mul i32 %arg1_r_load_2, i32 19" [d3.cpp:40]   --->   Operation 121 'mul' 'mul244' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.57ns)   --->   Input mux for Operation 122 '%mul316 = mul i32 %arg1_r_1_load_3, i32 38'
ST_18 : Operation 122 [1/1] (2.84ns)   --->   "%mul316 = mul i32 %arg1_r_1_load_3, i32 38" [d3.cpp:40]   --->   Operation 122 'mul' 'mul316' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.08>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 0"   --->   Operation 123 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%conv17 = zext i32 %mul16"   --->   Operation 124 'zext' 'conv17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%conv46 = zext i32 %mul45"   --->   Operation 125 'zext' 'conv46' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i32 %arg1_r_1_load_2" [d3.cpp:40]   --->   Operation 126 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln40_6 = zext i32 %mul45" [d3.cpp:40]   --->   Operation 127 'zext' 'zext_ln40_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln40_7 = zext i32 %arg1_r_1_load_2" [d3.cpp:40]   --->   Operation 128 'zext' 'zext_ln40_7' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.66ns)   --->   Input mux for Operation 129 '%mul_ln40_1 = mul i63 %zext_ln40_6, i63 %zext_ln40_7'
ST_19 : Operation 129 [1/1] (2.75ns)   --->   "%mul_ln40_1 = mul i63 %zext_ln40_6, i63 %zext_ln40_7" [d3.cpp:40]   --->   Operation 129 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_1, i1 0" [d3.cpp:40]   --->   Operation 130 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 131 [1/2] (0.67ns)   --->   "%arr_3_load = load i2 %arr_3_addr" [d3.cpp:40]   --->   Operation 131 'load' 'arr_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i32 %arg1_r_load_2" [d3.cpp:40]   --->   Operation 132 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln40_8 = zext i32 %arg1_r_load_2" [d3.cpp:40]   --->   Operation 133 'zext' 'zext_ln40_8' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.66ns)   --->   Input mux for Operation 134 '%mul_ln40 = mul i63 %zext_ln40_6, i63 %zext_ln40_8'
ST_19 : Operation 134 [1/1] (2.75ns)   --->   "%mul_ln40 = mul i63 %zext_ln40_6, i63 %zext_ln40_8" [d3.cpp:40]   --->   Operation 134 'mul' 'mul_ln40' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln40_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40, i1 0" [d3.cpp:40]   --->   Operation 135 'bitconcatenate' 'shl_ln40_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 136 [1/1] (1.08ns)   --->   "%add_ln40 = add i64 %arr_load, i64 %shl_ln40_1" [d3.cpp:40]   --->   Operation 136 'add' 'add_ln40' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln50 = shl i32 %arg1_r_1_load, i32 1" [d3.cpp:50]   --->   Operation 137 'shl' 'shl_ln50' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %shl_ln50" [d3.cpp:50]   --->   Operation 138 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i32 %arg1_r_1_load_3" [d3.cpp:40]   --->   Operation 139 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln40_9 = zext i32 %arg1_r_1_load_3" [d3.cpp:40]   --->   Operation 140 'zext' 'zext_ln40_9' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.66ns)   --->   Input mux for Operation 141 '%mul_ln40_2 = mul i63 %zext_ln40_6, i63 %zext_ln40_9'
ST_19 : Operation 141 [1/1] (2.75ns)   --->   "%mul_ln40_2 = mul i63 %zext_ln40_6, i63 %zext_ln40_9" [d3.cpp:40]   --->   Operation 141 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln40_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_2, i1 0" [d3.cpp:40]   --->   Operation 142 'bitconcatenate' 'shl_ln40_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i32 %arg1_r_load_3" [d3.cpp:40]   --->   Operation 143 'zext' 'zext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln40_10 = zext i32 %arg1_r_load_3" [d3.cpp:40]   --->   Operation 144 'zext' 'zext_ln40_10' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.66ns)   --->   Input mux for Operation 145 '%mul_ln40_3 = mul i63 %zext_ln40_6, i63 %zext_ln40_10'
ST_19 : Operation 145 [1/1] (2.75ns)   --->   "%mul_ln40_3 = mul i63 %zext_ln40_6, i63 %zext_ln40_10" [d3.cpp:40]   --->   Operation 145 'mul' 'mul_ln40_3' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln40_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_3, i1 0" [d3.cpp:40]   --->   Operation 146 'bitconcatenate' 'shl_ln40_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 147 [1/2] (0.67ns)   --->   "%arg1_r_1_load_4 = load i3 %arg1_r_1_addr_4" [d3.cpp:40]   --->   Operation 147 'load' 'arg1_r_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i32 %arg1_r_1_load_4" [d3.cpp:40]   --->   Operation 148 'zext' 'zext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln40_11 = zext i32 %arg1_r_1_load_4" [d3.cpp:40]   --->   Operation 149 'zext' 'zext_ln40_11' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.66ns)   --->   Input mux for Operation 150 '%mul_ln40_4 = mul i63 %zext_ln40_6, i63 %zext_ln40_11'
ST_19 : Operation 150 [1/1] (2.75ns)   --->   "%mul_ln40_4 = mul i63 %zext_ln40_6, i63 %zext_ln40_11" [d3.cpp:40]   --->   Operation 150 'mul' 'mul_ln40_4' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln40_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_4, i1 0" [d3.cpp:40]   --->   Operation 151 'bitconcatenate' 'shl_ln40_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 152 [1/2] (0.67ns)   --->   "%arg1_r_load_4 = load i3 %arg1_r_addr_5" [d3.cpp:40]   --->   Operation 152 'load' 'arg1_r_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i32 %arg1_r_load_4" [d3.cpp:40]   --->   Operation 153 'zext' 'zext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln40_12 = zext i32 %arg1_r_load_4" [d3.cpp:40]   --->   Operation 154 'zext' 'zext_ln40_12' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.66ns)   --->   Input mux for Operation 155 '%mul_ln40_5 = mul i63 %zext_ln40_6, i63 %zext_ln40_12'
ST_19 : Operation 155 [1/1] (2.75ns)   --->   "%mul_ln40_5 = mul i63 %zext_ln40_6, i63 %zext_ln40_12" [d3.cpp:40]   --->   Operation 155 'mul' 'mul_ln40_5' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln40_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_5, i1 0" [d3.cpp:40]   --->   Operation 156 'bitconcatenate' 'shl_ln40_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/2] (0.67ns)   --->   "%arg1_r_load_5 = load i3 %arg1_r_addr" [d3.cpp:50]   --->   Operation 157 'load' 'arg1_r_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %arg1_r_load_5" [d3.cpp:50]   --->   Operation 158 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 159 '%mul_ln50 = mul i64 %zext_ln50_1, i64 %zext_ln50'
ST_19 : Operation 159 [1/1] (2.58ns)   --->   "%mul_ln50 = mul i64 %zext_ln50_1, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 159 'mul' 'mul_ln50' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 160 [1/2] (0.67ns)   --->   "%arg1_r_1_load_5 = load i3 %arg1_r_1_addr" [d3.cpp:50]   --->   Operation 160 'load' 'arg1_r_1_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i32 %arg1_r_1_load_5" [d3.cpp:50]   --->   Operation 161 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln50_1 = shl i32 %arg1_r_load, i32 1" [d3.cpp:50]   --->   Operation 162 'shl' 'shl_ln50_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i32 %shl_ln50_1" [d3.cpp:50]   --->   Operation 163 'zext' 'zext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 164 '%mul_ln50_1 = mul i64 %zext_ln50_2, i64 %zext_ln50_3'
ST_19 : Operation 164 [1/1] (2.58ns)   --->   "%mul_ln50_1 = mul i64 %zext_ln50_2, i64 %zext_ln50_3" [d3.cpp:50]   --->   Operation 164 'mul' 'mul_ln50_1' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln50_2 = shl i32 %arg1_r_1_load_2, i32 1" [d3.cpp:50]   --->   Operation 165 'shl' 'shl_ln50_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i32 %shl_ln50_2" [d3.cpp:50]   --->   Operation 166 'zext' 'zext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 167 '%mul_ln50_2 = mul i64 %zext_ln40_5, i64 %zext_ln50_4'
ST_19 : Operation 167 [1/1] (2.58ns)   --->   "%mul_ln50_2 = mul i64 %zext_ln40_5, i64 %zext_ln50_4" [d3.cpp:50]   --->   Operation 167 'mul' 'mul_ln50_2' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln50_3 = shl i32 %arg1_r_load_2, i32 1" [d3.cpp:50]   --->   Operation 168 'shl' 'shl_ln50_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i32 %shl_ln50_3" [d3.cpp:50]   --->   Operation 169 'zext' 'zext_ln50_5' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 170 '%mul_ln50_3 = mul i64 %zext_ln40_4, i64 %zext_ln50_5'
ST_19 : Operation 170 [1/1] (2.58ns)   --->   "%mul_ln50_3 = mul i64 %zext_ln40_4, i64 %zext_ln50_5" [d3.cpp:50]   --->   Operation 170 'mul' 'mul_ln50_3' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln50_4 = shl i32 %arg1_r_1_load_3, i32 1" [d3.cpp:50]   --->   Operation 171 'shl' 'shl_ln50_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln50_6 = zext i32 %shl_ln50_4" [d3.cpp:50]   --->   Operation 172 'zext' 'zext_ln50_6' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 173 '%mul_ln50_4 = mul i64 %zext_ln40_3, i64 %zext_ln50_6'
ST_19 : Operation 173 [1/1] (2.58ns)   --->   "%mul_ln50_4 = mul i64 %zext_ln40_3, i64 %zext_ln50_6" [d3.cpp:50]   --->   Operation 173 'mul' 'mul_ln50_4' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%conv153 = zext i32 %arg1_r_load"   --->   Operation 174 'zext' 'conv153' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 175 '%mul157 = mul i64 %conv46, i64 %conv153'
ST_19 : Operation 175 [1/1] (2.58ns)   --->   "%mul157 = mul i64 %conv46, i64 %conv153"   --->   Operation 175 'mul' 'mul157' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 176 '%mul_ln60 = mul i64 %zext_ln50_1, i64 %zext_ln50_3'
ST_19 : Operation 176 [1/1] (2.58ns)   --->   "%mul_ln60 = mul i64 %zext_ln50_1, i64 %zext_ln50_3" [d3.cpp:60]   --->   Operation 176 'mul' 'mul_ln60' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 177 '%mul_ln61 = mul i64 %zext_ln50_1, i64 %zext_ln50_4'
ST_19 : Operation 177 [1/1] (2.58ns)   --->   "%mul_ln61 = mul i64 %zext_ln50_1, i64 %zext_ln50_4" [d3.cpp:61]   --->   Operation 177 'mul' 'mul_ln61' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 178 '%mul_ln62 = mul i64 %zext_ln50_1, i64 %zext_ln50_5'
ST_19 : Operation 178 [1/1] (2.58ns)   --->   "%mul_ln62 = mul i64 %zext_ln50_1, i64 %zext_ln50_5" [d3.cpp:62]   --->   Operation 178 'mul' 'mul_ln62' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 179 '%mul_ln64 = mul i64 %zext_ln50_1, i64 %zext_ln50_6'
ST_19 : Operation 179 [1/1] (2.58ns)   --->   "%mul_ln64 = mul i64 %zext_ln50_1, i64 %zext_ln50_6" [d3.cpp:64]   --->   Operation 179 'mul' 'mul_ln64' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln60 = shl i32 %arg1_r_1_load_2, i32 2" [d3.cpp:60]   --->   Operation 180 'shl' 'shl_ln60' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %shl_ln60" [d3.cpp:60]   --->   Operation 181 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 182 '%mul_ln60_1 = mul i64 %zext_ln50_2, i64 %zext_ln60'
ST_19 : Operation 182 [1/1] (2.58ns)   --->   "%mul_ln60_1 = mul i64 %zext_ln50_2, i64 %zext_ln60" [d3.cpp:60]   --->   Operation 182 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 183 '%mul_ln61_1 = mul i64 %zext_ln50_2, i64 %zext_ln50_5'
ST_19 : Operation 183 [1/1] (2.58ns)   --->   "%mul_ln61_1 = mul i64 %zext_ln50_2, i64 %zext_ln50_5" [d3.cpp:61]   --->   Operation 183 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i32 %shl_ln50_4" [d3.cpp:62]   --->   Operation 184 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i32 %arg1_r_1_load_5" [d3.cpp:62]   --->   Operation 185 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.66ns)   --->   Input mux for Operation 186 '%mul_ln62_1 = mul i63 %zext_ln62, i63 %zext_ln62_1'
ST_19 : Operation 186 [1/1] (2.75ns)   --->   "%mul_ln62_1 = mul i63 %zext_ln62, i63 %zext_ln62_1" [d3.cpp:62]   --->   Operation 186 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln62_1, i1 0" [d3.cpp:62]   --->   Operation 187 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%shl_ln64 = shl i32 %arg1_r_load_3, i32 1" [d3.cpp:64]   --->   Operation 188 'shl' 'shl_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i32 %shl_ln64" [d3.cpp:64]   --->   Operation 189 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 190 '%mul_ln64_1 = mul i64 %zext_ln50_2, i64 %zext_ln64'
ST_19 : Operation 190 [1/1] (2.58ns)   --->   "%mul_ln64_1 = mul i64 %zext_ln50_2, i64 %zext_ln64" [d3.cpp:64]   --->   Operation 190 'mul' 'mul_ln64_1' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 191 '%mul_ln60_2 = mul i64 %zext_ln40_5, i64 %zext_ln50_5'
ST_19 : Operation 191 [1/1] (2.58ns)   --->   "%mul_ln60_2 = mul i64 %zext_ln40_5, i64 %zext_ln50_5" [d3.cpp:60]   --->   Operation 191 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 192 '%mul_ln61_2 = mul i64 %zext_ln40_5, i64 %zext_ln50_6'
ST_19 : Operation 192 [1/1] (2.58ns)   --->   "%mul_ln61_2 = mul i64 %zext_ln40_5, i64 %zext_ln50_6" [d3.cpp:61]   --->   Operation 192 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 193 '%mul_ln62_2 = mul i64 %zext_ln40_5, i64 %zext_ln64'
ST_19 : Operation 193 [1/1] (2.58ns)   --->   "%mul_ln62_2 = mul i64 %zext_ln40_5, i64 %zext_ln64" [d3.cpp:62]   --->   Operation 193 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln64_1 = shl i32 %arg1_r_1_load_4, i32 1" [d3.cpp:64]   --->   Operation 194 'shl' 'shl_ln64_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i32 %shl_ln64_1" [d3.cpp:64]   --->   Operation 195 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 196 '%mul_ln64_2 = mul i64 %zext_ln40_5, i64 %zext_ln64_1'
ST_19 : Operation 196 [1/1] (2.58ns)   --->   "%mul_ln64_2 = mul i64 %zext_ln40_5, i64 %zext_ln64_1" [d3.cpp:64]   --->   Operation 196 'mul' 'mul_ln64_2' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 197 [1/1] (1.08ns)   --->   "%add_ln64 = add i64 %arr_3_load, i64 %mul_ln64_2" [d3.cpp:64]   --->   Operation 197 'add' 'add_ln64' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1 = add i64 %shl_ln1, i64 %mul_ln64_1" [d3.cpp:64]   --->   Operation 198 'add' 'add_ln64_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 199 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln64_3 = add i64 %add_ln64_1, i64 %mul_ln64" [d3.cpp:64]   --->   Operation 199 'add' 'add_ln64_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i64 %add_ln64" [d3.cpp:64]   --->   Operation 200 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = trunc i64 %add_ln64_3" [d3.cpp:64]   --->   Operation 201 'trunc' 'trunc_ln64_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 202 [1/1] (1.08ns)   --->   "%add_ln64_2 = add i64 %add_ln64_3, i64 %add_ln64" [d3.cpp:64]   --->   Operation 202 'add' 'add_ln64_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln60_1 = shl i32 %arg1_r_1_load_3, i32 2" [d3.cpp:60]   --->   Operation 203 'shl' 'shl_ln60_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i32 %shl_ln60_1" [d3.cpp:60]   --->   Operation 204 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 205 '%mul_ln60_3 = mul i64 %zext_ln40_4, i64 %zext_ln60_1'
ST_19 : Operation 205 [1/1] (2.58ns)   --->   "%mul_ln60_3 = mul i64 %zext_ln40_4, i64 %zext_ln60_1" [d3.cpp:60]   --->   Operation 205 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 206 '%mul_ln61_3 = mul i64 %zext_ln40_4, i64 %zext_ln64'
ST_19 : Operation 206 [1/1] (2.58ns)   --->   "%mul_ln61_3 = mul i64 %zext_ln40_4, i64 %zext_ln64" [d3.cpp:61]   --->   Operation 206 'mul' 'mul_ln61_3' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 207 '%mul_ln62_3 = mul i64 %zext_ln64_1, i64 %zext_ln40_4'
ST_19 : Operation 207 [1/1] (2.58ns)   --->   "%mul_ln62_3 = mul i64 %zext_ln64_1, i64 %zext_ln40_4" [d3.cpp:62]   --->   Operation 207 'mul' 'mul_ln62_3' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 208 [1/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr_1" [d3.cpp:40]   --->   Operation 208 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_19 : Operation 209 [1/1] (1.08ns)   --->   "%add_ln40_1 = add i64 %arr_1_load, i64 %shl_ln40_2" [d3.cpp:40]   --->   Operation 209 'add' 'add_ln40_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 210 [1/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr_1" [d3.cpp:40]   --->   Operation 210 'load' 'arr_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_19 : Operation 211 [1/1] (1.08ns)   --->   "%add_ln40_2 = add i64 %arr_2_load, i64 %shl_ln40_3" [d3.cpp:40]   --->   Operation 211 'add' 'add_ln40_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 212 [1/2] (0.67ns)   --->   "%arr_3_load_1 = load i2 %arr_3_addr_1" [d3.cpp:40]   --->   Operation 212 'load' 'arr_3_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_19 : Operation 213 [1/1] (1.08ns)   --->   "%add_ln40_3 = add i64 %arr_3_load_1, i64 %shl_ln40_4" [d3.cpp:40]   --->   Operation 213 'add' 'add_ln40_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 214 [1/2] (0.67ns)   --->   "%arr_load_1 = load i2 %arr_addr_2" [d3.cpp:40]   --->   Operation 214 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_19 : Operation 215 [1/1] (1.08ns)   --->   "%add_ln40_4 = add i64 %arr_load_1, i64 %shl_ln40_5" [d3.cpp:40]   --->   Operation 215 'add' 'add_ln40_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 216 [1/2] (0.67ns)   --->   "%arr_1_load_1 = load i2 %arr_1_addr_2" [d3.cpp:50]   --->   Operation 216 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_19 : Operation 217 [1/1] (1.08ns)   --->   "%add_ln50 = add i64 %mul_ln50_2, i64 %mul_ln50" [d3.cpp:50]   --->   Operation 217 'add' 'add_ln50' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_1 = add i64 %mul_ln50_3, i64 %mul_ln50_1" [d3.cpp:50]   --->   Operation 218 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 219 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_2 = add i64 %add_ln50_1, i64 %mul_ln50_4" [d3.cpp:50]   --->   Operation 219 'add' 'add_ln50_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i64 %add_ln50" [d3.cpp:50]   --->   Operation 220 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i64 %add_ln50_2" [d3.cpp:50]   --->   Operation 221 'trunc' 'trunc_ln50_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_3 = add i64 %add_ln50_2, i64 %add_ln50" [d3.cpp:50]   --->   Operation 222 'add' 'add_ln50_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln50_2 = trunc i64 %arr_1_load_1" [d3.cpp:50]   --->   Operation 223 'trunc' 'trunc_ln50_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 224 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_4 = add i64 %arr_1_load_1, i64 %add_ln50_3" [d3.cpp:50]   --->   Operation 224 'add' 'add_ln50_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 225 [1/2] (0.67ns)   --->   "%arr_load_2 = load i2 %arr_addr" [d3.cpp:60]   --->   Operation 225 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_19 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60 = add i64 %arr_load_2, i64 %mul_ln60_2" [d3.cpp:60]   --->   Operation 226 'add' 'add_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_1 = add i64 %mul_ln60, i64 %mul_ln60_1" [d3.cpp:60]   --->   Operation 227 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 228 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln60_2 = add i64 %add_ln60_1, i64 %mul_ln60_3" [d3.cpp:60]   --->   Operation 228 'add' 'add_ln60_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 229 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln60_3 = add i64 %add_ln60_2, i64 %add_ln60" [d3.cpp:60]   --->   Operation 229 'add' 'add_ln60_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 230 [2/2] (0.67ns)   --->   "%arr_1_load_2 = load i2 %arr_1_addr" [d3.cpp:61]   --->   Operation 230 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_19 : Operation 231 [1/1] (1.08ns)   --->   "%add_ln61 = add i64 %mul_ln61_3, i64 %mul_ln61" [d3.cpp:61]   --->   Operation 231 'add' 'add_ln61' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 232 [1/1] (1.08ns)   --->   "%add_ln61_1 = add i64 %mul_ln61_2, i64 %mul_ln61_1" [d3.cpp:61]   --->   Operation 232 'add' 'add_ln61_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i64 %add_ln61" [d3.cpp:61]   --->   Operation 233 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = trunc i64 %add_ln61_1" [d3.cpp:61]   --->   Operation 234 'trunc' 'trunc_ln61_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 235 [1/2] (0.67ns)   --->   "%arr_2_load_1 = load i2 %arr_2_addr" [d3.cpp:62]   --->   Operation 235 'load' 'arr_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_19 : Operation 236 [1/1] (1.08ns)   --->   "%add_ln62 = add i64 %mul157, i64 %mul_ln62_2" [d3.cpp:62]   --->   Operation 236 'add' 'add_ln62' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 237 [1/1] (1.08ns)   --->   "%add_ln62_2 = add i64 %mul_ln62_3, i64 %mul_ln62" [d3.cpp:62]   --->   Operation 237 'add' 'add_ln62_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i64 %add_ln62" [d3.cpp:62]   --->   Operation 238 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = trunc i64 %add_ln62_2" [d3.cpp:62]   --->   Operation 239 'trunc' 'trunc_ln62_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 240 [1/1] (1.08ns)   --->   "%add_ln62_1 = add i64 %add_ln62_2, i64 %add_ln62" [d3.cpp:62]   --->   Operation 240 'add' 'add_ln62_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln62_2 = trunc i63 %mul_ln62_1" [d3.cpp:62]   --->   Operation 241 'trunc' 'trunc_ln62_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 242 [1/1] (0.95ns)   --->   "%add_ln62_4 = add i26 %trunc_ln62_1, i26 %trunc_ln62" [d3.cpp:62]   --->   Operation 242 'add' 'add_ln62_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln62_3 = trunc i64 %arr_2_load_1" [d3.cpp:62]   --->   Operation 243 'trunc' 'trunc_ln62_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_5 = add i64 %add_ln62_1, i64 %shl_ln4" [d3.cpp:62]   --->   Operation 244 'add' 'add_ln62_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 245 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln62_3 = add i64 %add_ln62_5, i64 %arr_2_load_1" [d3.cpp:62]   --->   Operation 245 'add' 'add_ln62_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 246 [1/1] (0.67ns)   --->   "%store_ln50 = store i64 %add_ln50_4, i2 %arr_1_addr_2" [d3.cpp:50]   --->   Operation 246 'store' 'store_ln50' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_19 : Operation 247 [1/1] (0.67ns)   --->   "%store_ln64 = store i64 %add_ln64_2, i2 %arr_3_addr" [d3.cpp:64]   --->   Operation 247 'store' 'store_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 248 '%mul202 = mul i64 %zext_ln40_3, i64 %zext_ln40_3'
ST_19 : Operation 248 [1/1] (2.58ns)   --->   "%mul202 = mul i64 %zext_ln40_3, i64 %zext_ln40_3" [d3.cpp:40]   --->   Operation 248 'mul' 'mul202' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 249 [1/1] (0.00ns)   --->   "%conv206 = zext i32 %arg1_r_1_load"   --->   Operation 249 'zext' 'conv206' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 250 '%mul211 = mul i64 %conv17, i64 %conv206'
ST_19 : Operation 250 [1/1] (2.58ns)   --->   "%mul211 = mul i64 %conv17, i64 %conv206"   --->   Operation 250 'mul' 'mul211' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 251 [1/1] (0.00ns)   --->   "%conv220 = zext i32 %mul219" [d3.cpp:40]   --->   Operation 251 'zext' 'conv220' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 252 '%mul221 = mul i64 %zext_ln40_1, i64 %conv220'
ST_19 : Operation 252 [1/1] (2.58ns)   --->   "%mul221 = mul i64 %zext_ln40_1, i64 %conv220" [d3.cpp:40]   --->   Operation 252 'mul' 'mul221' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 253 '%mul229 = mul i64 %zext_ln50_1, i64 %zext_ln64_1'
ST_19 : Operation 253 [1/1] (2.58ns)   --->   "%mul229 = mul i64 %zext_ln50_1, i64 %zext_ln64_1" [d3.cpp:50]   --->   Operation 253 'mul' 'mul229' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 254 [1/1] (0.00ns)   --->   "%empty_31 = shl i32 %arg1_r_load_4, i32 1" [d3.cpp:40]   --->   Operation 254 'shl' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 255 [1/1] (0.00ns)   --->   "%conv236 = zext i32 %empty_31" [d3.cpp:40]   --->   Operation 255 'zext' 'conv236' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 256 '%mul237 = mul i64 %zext_ln50_2, i64 %conv236'
ST_19 : Operation 256 [1/1] (2.58ns)   --->   "%mul237 = mul i64 %zext_ln50_2, i64 %conv236" [d3.cpp:50]   --->   Operation 256 'mul' 'mul237' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "%conv245 = zext i32 %mul244" [d3.cpp:40]   --->   Operation 257 'zext' 'conv245' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 258 '%mul246 = mul i64 %conv245, i64 %zext_ln40_1'
ST_19 : Operation 258 [1/1] (2.58ns)   --->   "%mul246 = mul i64 %conv245, i64 %zext_ln40_1" [d3.cpp:40]   --->   Operation 258 'mul' 'mul246' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 259 '%mul254 = mul i64 %zext_ln50_1, i64 %conv236'
ST_19 : Operation 259 [1/1] (2.58ns)   --->   "%mul254 = mul i64 %zext_ln50_1, i64 %conv236" [d3.cpp:50]   --->   Operation 259 'mul' 'mul254' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 260 [1/1] (0.00ns)   --->   "%empty_32 = shl i32 %arg1_r_1_load_5, i32 1" [d3.cpp:50]   --->   Operation 260 'shl' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 261 [1/1] (0.00ns)   --->   "%conv261 = zext i32 %empty_32" [d3.cpp:50]   --->   Operation 261 'zext' 'conv261' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 262 '%mul262 = mul i64 %conv261, i64 %zext_ln50_2'
ST_19 : Operation 262 [1/1] (2.58ns)   --->   "%mul262 = mul i64 %conv261, i64 %zext_ln50_2" [d3.cpp:50]   --->   Operation 262 'mul' 'mul262' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 263 [1/1] (0.00ns)   --->   "%mul219_cast = zext i32 %mul219" [d3.cpp:40]   --->   Operation 263 'zext' 'mul219_cast' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.66ns)   --->   Input mux for Operation 264 '%mul2721428 = mul i63 %mul219_cast, i63 %zext_ln40_9'
ST_19 : Operation 264 [1/1] (2.75ns)   --->   "%mul2721428 = mul i63 %mul219_cast, i63 %zext_ln40_9" [d3.cpp:40]   --->   Operation 264 'mul' 'mul2721428' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 265 [1/1] (0.00ns)   --->   "%mul2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2721428, i1 0" [d3.cpp:40]   --->   Operation 265 'bitconcatenate' 'mul2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 266 [1/1] (0.00ns)   --->   "%mul244_cast = zext i32 %mul244" [d3.cpp:40]   --->   Operation 266 'zext' 'mul244_cast' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.66ns)   --->   Input mux for Operation 267 '%mul2821326 = mul i63 %mul244_cast, i63 %zext_ln40_9'
ST_19 : Operation 267 [1/1] (2.75ns)   --->   "%mul2821326 = mul i63 %mul244_cast, i63 %zext_ln40_9" [d3.cpp:40]   --->   Operation 267 'mul' 'mul2821326' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 268 [1/1] (0.00ns)   --->   "%mul3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2821326, i1 0" [d3.cpp:40]   --->   Operation 268 'bitconcatenate' 'mul3' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 269 '%mul290 = mul i64 %conv261, i64 %zext_ln50_1'
ST_19 : Operation 269 [1/1] (2.58ns)   --->   "%mul290 = mul i64 %conv261, i64 %zext_ln50_1" [d3.cpp:50]   --->   Operation 269 'mul' 'mul290' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 270 '%mul299 = mul i64 %zext_ln40_3, i64 %conv220'
ST_19 : Operation 270 [1/1] (2.58ns)   --->   "%mul299 = mul i64 %zext_ln40_3, i64 %conv220" [d3.cpp:40]   --->   Operation 270 'mul' 'mul299' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.66ns)   --->   Input mux for Operation 271 '%mul3091224 = mul i63 %mul244_cast, i63 %zext_ln40_10'
ST_19 : Operation 271 [1/1] (2.75ns)   --->   "%mul3091224 = mul i63 %mul244_cast, i63 %zext_ln40_10" [d3.cpp:40]   --->   Operation 271 'mul' 'mul3091224' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 272 [1/1] (0.00ns)   --->   "%mul4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3091224, i1 0" [d3.cpp:40]   --->   Operation 272 'bitconcatenate' 'mul4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 273 [1/1] (0.00ns)   --->   "%conv317 = zext i32 %mul316" [d3.cpp:40]   --->   Operation 273 'zext' 'conv317' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 274 '%mul318 = mul i64 %conv317, i64 %zext_ln40_2'
ST_19 : Operation 274 [1/1] (2.58ns)   --->   "%mul318 = mul i64 %conv317, i64 %zext_ln40_2" [d3.cpp:40]   --->   Operation 274 'mul' 'mul318' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 275 '%mul325 = mul i64 %zext_ln50_1, i64 %zext_ln50_1'
ST_19 : Operation 275 [1/1] (2.58ns)   --->   "%mul325 = mul i64 %zext_ln50_1, i64 %zext_ln50_1" [d3.cpp:50]   --->   Operation 275 'mul' 'mul325' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.66ns)   --->   Input mux for Operation 276 '%mul3351122 = mul i63 %mul219_cast, i63 %zext_ln40_11'
ST_19 : Operation 276 [1/1] (2.75ns)   --->   "%mul3351122 = mul i63 %mul219_cast, i63 %zext_ln40_11" [d3.cpp:40]   --->   Operation 276 'mul' 'mul3351122' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 277 [1/1] (0.00ns)   --->   "%mul5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3351122, i1 0" [d3.cpp:40]   --->   Operation 277 'bitconcatenate' 'mul5' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 278 '%mul344 = mul i64 %zext_ln50_1, i64 %zext_ln64'
ST_19 : Operation 278 [1/1] (2.58ns)   --->   "%mul344 = mul i64 %zext_ln50_1, i64 %zext_ln64" [d3.cpp:50]   --->   Operation 278 'mul' 'mul344' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 279 [1/1] (0.00ns)   --->   "%empty_33 = shl i32 %arg1_r_1_load_4, i32 2" [d3.cpp:40]   --->   Operation 279 'shl' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 280 [1/1] (0.00ns)   --->   "%conv352 = zext i32 %empty_33" [d3.cpp:40]   --->   Operation 280 'zext' 'conv352' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 281 '%mul353 = mul i64 %zext_ln50_2, i64 %conv352'
ST_19 : Operation 281 [1/1] (2.58ns)   --->   "%mul353 = mul i64 %zext_ln50_2, i64 %conv352" [d3.cpp:50]   --->   Operation 281 'mul' 'mul353' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 282 '%mul360 = mul i64 %zext_ln40_5, i64 %zext_ln40_5'
ST_19 : Operation 282 [1/1] (2.58ns)   --->   "%mul360 = mul i64 %zext_ln40_5, i64 %zext_ln40_5" [d3.cpp:40]   --->   Operation 282 'mul' 'mul360' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.83ns)   --->   Input mux for Operation 283 '%mul369 = mul i64 %conv220, i64 %zext_ln40'
ST_19 : Operation 283 [1/1] (2.58ns)   --->   "%mul369 = mul i64 %conv220, i64 %zext_ln40" [d3.cpp:40]   --->   Operation 283 'mul' 'mul369' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 284 [2/2] (0.42ns)   --->   "%call_ln40 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %add_ln40, i64 %add_ln40_1, i64 %add_ln40_3, i64 %add_ln40_4, i64 %add_ln40_2, i64 %add_ln60_3, i64 %mul211, i64 %mul202, i64 %mul254, i64 %mul262, i64 %mul2, i64 %mul246, i64 %mul5, i64 %mul325, i64 %mul4, i64 %mul318, i64 %mul344, i64 %mul353, i64 %mul360, i64 %mul369, i64 %mul3, i64 %mul290, i64 %mul299, i64 %mul221, i64 %mul237, i64 %mul229, i64 %add371_126_loc, i64 %add239_124_loc, i64 %add301_122_loc, i64 %add33720_loc, i64 %add27418_loc, i64 %p_loc, i64 %p_loc8, i64 %p_loc9, i64 %p_loc10, i64 %p_loc11, i64 %add20414_loc" [d3.cpp:40]   --->   Operation 284 'call' 'call_ln40' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.17>
ST_20 : Operation 285 [1/2] (0.67ns)   --->   "%arr_1_load_2 = load i2 %arr_1_addr" [d3.cpp:61]   --->   Operation 285 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_20 : Operation 286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_2 = add i64 %add_ln61_1, i64 %add_ln61" [d3.cpp:61]   --->   Operation 286 'add' 'add_ln61_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln61_2 = trunc i64 %arr_1_load_2" [d3.cpp:61]   --->   Operation 287 'trunc' 'trunc_ln61_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 288 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln61_3 = add i64 %arr_1_load_2, i64 %add_ln61_2" [d3.cpp:61]   --->   Operation 288 'add' 'add_ln61_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 289 [1/1] (0.67ns)   --->   "%store_ln61 = store i64 %add_ln61_3, i2 %arr_1_addr" [d3.cpp:61]   --->   Operation 289 'store' 'store_ln61' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_20 : Operation 290 [1/1] (0.67ns)   --->   "%store_ln63 = store i64 %add_ln62_3, i2 %arr_2_addr" [d3.cpp:63]   --->   Operation 290 'store' 'store_ln63' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_20 : Operation 291 [1/2] (0.67ns)   --->   "%call_ln40 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %add_ln40, i64 %add_ln40_1, i64 %add_ln40_3, i64 %add_ln40_4, i64 %add_ln40_2, i64 %add_ln60_3, i64 %mul211, i64 %mul202, i64 %mul254, i64 %mul262, i64 %mul2, i64 %mul246, i64 %mul5, i64 %mul325, i64 %mul4, i64 %mul318, i64 %mul344, i64 %mul353, i64 %mul360, i64 %mul369, i64 %mul3, i64 %mul290, i64 %mul299, i64 %mul221, i64 %mul237, i64 %mul229, i64 %add371_126_loc, i64 %add239_124_loc, i64 %add301_122_loc, i64 %add33720_loc, i64 %add27418_loc, i64 %p_loc, i64 %p_loc8, i64 %p_loc9, i64 %p_loc10, i64 %p_loc11, i64 %add20414_loc" [d3.cpp:40]   --->   Operation 291 'call' 'call_ln40' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.09>
ST_21 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln62_2, i1 0" [d3.cpp:62]   --->   Operation 292 'bitconcatenate' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 293 [1/1] (0.00ns)   --->   "%add371_126_loc_load = load i64 %add371_126_loc"   --->   Operation 293 'load' 'add371_126_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 294 [1/1] (0.00ns)   --->   "%add239_124_loc_load = load i64 %add239_124_loc"   --->   Operation 294 'load' 'add239_124_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 295 [1/1] (0.00ns)   --->   "%add301_122_loc_load = load i64 %add301_122_loc"   --->   Operation 295 'load' 'add301_122_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 296 [1/1] (0.00ns)   --->   "%add33720_loc_load = load i64 %add33720_loc"   --->   Operation 296 'load' 'add33720_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 297 [1/1] (0.00ns)   --->   "%add27418_loc_load = load i64 %add27418_loc"   --->   Operation 297 'load' 'add27418_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 298 [1/1] (0.00ns)   --->   "%p_loc_load = load i64 %p_loc"   --->   Operation 298 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 299 [1/1] (0.00ns)   --->   "%p_loc8_load = load i64 %p_loc8"   --->   Operation 299 'load' 'p_loc8_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 300 [1/1] (0.00ns)   --->   "%p_loc9_load = load i64 %p_loc9"   --->   Operation 300 'load' 'p_loc9_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 301 [1/1] (0.00ns)   --->   "%p_loc10_load = load i64 %p_loc10"   --->   Operation 301 'load' 'p_loc10_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 302 [1/1] (0.00ns)   --->   "%p_loc11_load = load i64 %p_loc11"   --->   Operation 302 'load' 'p_loc11_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 303 [1/1] (0.67ns)   --->   "%store_ln89 = store i64 %add27418_loc_load, i2 %arr_2_addr_1" [d3.cpp:89]   --->   Operation 303 'store' 'store_ln89' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_21 : Operation 304 [1/1] (0.67ns)   --->   "%store_ln100 = store i64 %add33720_loc_load, i2 %arr_addr_2" [d3.cpp:100]   --->   Operation 304 'store' 'store_ln100' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_21 : Operation 305 [1/1] (0.67ns)   --->   "%store_ln94 = store i64 %add301_122_loc_load, i2 %arr_3_addr_1" [d3.cpp:94]   --->   Operation 305 'store' 'store_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_21 : Operation 306 [1/1] (0.67ns)   --->   "%store_ln83 = store i64 %add239_124_loc_load, i2 %arr_1_addr_1" [d3.cpp:83]   --->   Operation 306 'store' 'store_ln83' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_21 : Operation 307 [1/1] (0.67ns)   --->   "%store_ln106 = store i64 %add371_126_loc_load, i2 %arr_addr_1" [d3.cpp:106]   --->   Operation 307 'store' 'store_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_21 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i64 %p_loc11_load" [d3.cpp:113]   --->   Operation 308 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 309 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %p_loc11_load, i32 26, i32 63" [d3.cpp:113]   --->   Operation 309 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i38 %lshr_ln4" [d3.cpp:113]   --->   Operation 310 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln113_1 = trunc i64 %p_loc10_load" [d3.cpp:113]   --->   Operation 311 'trunc' 'trunc_ln113_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln113_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %p_loc11_load, i32 26, i32 50" [d3.cpp:113]   --->   Operation 312 'partselect' 'trunc_ln113_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 313 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %zext_ln113_2, i64 %p_loc10_load" [d3.cpp:113]   --->   Operation 313 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 314 [1/1] (0.00ns)   --->   "%lshr_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113, i32 25, i32 63" [d3.cpp:113]   --->   Operation 314 'partselect' 'lshr_ln113_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i39 %lshr_ln113_1" [d3.cpp:113]   --->   Operation 315 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln113_2 = trunc i64 %p_loc9_load" [d3.cpp:113]   --->   Operation 316 'trunc' 'trunc_ln113_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln113_5 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113, i32 25, i32 50" [d3.cpp:113]   --->   Operation 317 'partselect' 'trunc_ln113_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 318 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %zext_ln113_3, i64 %p_loc9_load" [d3.cpp:113]   --->   Operation 318 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 319 [1/1] (0.00ns)   --->   "%lshr_ln113_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 63" [d3.cpp:113]   --->   Operation 319 'partselect' 'lshr_ln113_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i38 %lshr_ln113_2" [d3.cpp:113]   --->   Operation 320 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln113_4 = trunc i64 %p_loc8_load" [d3.cpp:113]   --->   Operation 321 'trunc' 'trunc_ln113_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln113_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 50" [d3.cpp:113]   --->   Operation 322 'partselect' 'trunc_ln113_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 323 [1/1] (1.08ns)   --->   "%add_ln113_2 = add i64 %zext_ln113_4, i64 %p_loc8_load" [d3.cpp:113]   --->   Operation 323 'add' 'add_ln113_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 324 [1/1] (0.00ns)   --->   "%lshr_ln113_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 63" [d3.cpp:113]   --->   Operation 324 'partselect' 'lshr_ln113_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i39 %lshr_ln113_3" [d3.cpp:113]   --->   Operation 325 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln113_6 = trunc i64 %p_loc_load" [d3.cpp:113]   --->   Operation 326 'trunc' 'trunc_ln113_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln113_9 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 50" [d3.cpp:113]   --->   Operation 327 'partselect' 'trunc_ln113_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 328 [1/1] (1.08ns)   --->   "%add_ln113_3 = add i64 %zext_ln113_5, i64 %p_loc_load" [d3.cpp:113]   --->   Operation 328 'add' 'add_ln113_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 329 [1/1] (0.00ns)   --->   "%lshr_ln113_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 63" [d3.cpp:113]   --->   Operation 329 'partselect' 'lshr_ln113_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i38 %lshr_ln113_4" [d3.cpp:113]   --->   Operation 330 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_10 = add i25 %trunc_ln64_1, i25 %trunc_ln64" [d3.cpp:113]   --->   Operation 331 'add' 'add_ln113_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln113_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 50" [d3.cpp:113]   --->   Operation 332 'partselect' 'trunc_ln113_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 333 [1/1] (1.08ns)   --->   "%add_ln113_4 = add i64 %zext_ln113_6, i64 %add_ln64_2" [d3.cpp:113]   --->   Operation 333 'add' 'add_ln113_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 334 [1/1] (0.00ns)   --->   "%lshr_ln113_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 63" [d3.cpp:113]   --->   Operation 334 'partselect' 'lshr_ln113_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i39 %lshr_ln113_5" [d3.cpp:113]   --->   Operation 335 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln113_8 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 50" [d3.cpp:113]   --->   Operation 336 'partselect' 'trunc_ln113_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 337 [1/1] (1.08ns)   --->   "%add_ln113_5 = add i64 %zext_ln113_7, i64 %add_ln62_3" [d3.cpp:113]   --->   Operation 337 'add' 'add_ln113_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 338 [1/1] (0.00ns)   --->   "%lshr_ln113_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 63" [d3.cpp:113]   --->   Operation 338 'partselect' 'lshr_ln113_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln113_10 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 50" [d3.cpp:113]   --->   Operation 339 'partselect' 'trunc_ln113_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 340 [1/1] (0.94ns)   --->   "%add_ln114_2 = add i25 %trunc_ln113_3, i25 %trunc_ln113_1" [d3.cpp:114]   --->   Operation 340 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 341 [1/1] (0.95ns)   --->   "%add_ln115_2 = add i26 %trunc_ln113_5, i26 %trunc_ln113_2" [d3.cpp:115]   --->   Operation 341 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 342 [1/1] (0.94ns)   --->   "%add_ln116 = add i25 %trunc_ln113_7, i25 %trunc_ln113_4" [d3.cpp:116]   --->   Operation 342 'add' 'add_ln116' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 343 [1/1] (0.95ns)   --->   "%add_ln117 = add i26 %trunc_ln113_9, i26 %trunc_ln113_6" [d3.cpp:117]   --->   Operation 343 'add' 'add_ln117' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 344 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln118 = add i25 %trunc_ln113_s, i25 %add_ln113_10" [d3.cpp:118]   --->   Operation 344 'add' 'add_ln118' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_1 = add i26 %add_ln62_4, i26 %trunc_ln5" [d3.cpp:119]   --->   Operation 345 'add' 'add_ln119_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 346 [1/1] (0.95ns)   --->   "%add_ln119_2 = add i26 %trunc_ln62_3, i26 %trunc_ln113_8" [d3.cpp:119]   --->   Operation 346 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 347 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln119 = add i26 %add_ln119_2, i26 %add_ln119_1" [d3.cpp:119]   --->   Operation 347 'add' 'add_ln119' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 3.82>
ST_22 : Operation 348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_5 = add i25 %trunc_ln50_1, i25 %trunc_ln50" [d3.cpp:50]   --->   Operation 348 'add' 'add_ln50_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_4 = add i25 %trunc_ln61_1, i25 %trunc_ln61" [d3.cpp:61]   --->   Operation 349 'add' 'add_ln61_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 350 [1/1] (0.00ns)   --->   "%add20414_loc_load = load i64 %add20414_loc"   --->   Operation 350 'load' 'add20414_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 351 [1/1] (0.67ns)   --->   "%store_ln77 = store i64 %add20414_loc_load, i2 %arr_addr" [d3.cpp:77]   --->   Operation 351 'store' 'store_ln77' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_22 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i38 %lshr_ln113_6" [d3.cpp:113]   --->   Operation 352 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 353 [1/1] (1.08ns)   --->   "%add_ln113_6 = add i64 %zext_ln113_8, i64 %add_ln61_3" [d3.cpp:113]   --->   Operation 353 'add' 'add_ln113_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 354 [1/1] (0.00ns)   --->   "%lshr_ln113_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 63" [d3.cpp:113]   --->   Operation 354 'partselect' 'lshr_ln113_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i39 %lshr_ln113_7" [d3.cpp:113]   --->   Operation 355 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln113_11 = trunc i64 %add20414_loc_load" [d3.cpp:113]   --->   Operation 356 'trunc' 'trunc_ln113_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln113_12 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 50" [d3.cpp:113]   --->   Operation 357 'partselect' 'trunc_ln113_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 358 [1/1] (1.08ns)   --->   "%add_ln113_7 = add i64 %zext_ln113_9, i64 %add20414_loc_load" [d3.cpp:113]   --->   Operation 358 'add' 'add_ln113_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 359 [1/1] (0.00ns)   --->   "%lshr_ln113_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 63" [d3.cpp:113]   --->   Operation 359 'partselect' 'lshr_ln113_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i38 %lshr_ln113_8" [d3.cpp:113]   --->   Operation 360 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln113_13 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 50" [d3.cpp:113]   --->   Operation 361 'partselect' 'trunc_ln113_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 362 [1/1] (1.08ns)   --->   "%add_ln113_8 = add i64 %zext_ln113_10, i64 %add_ln50_4" [d3.cpp:113]   --->   Operation 362 'add' 'add_ln113_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln113_14 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_8, i32 25, i32 63" [d3.cpp:113]   --->   Operation 363 'partselect' 'trunc_ln113_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 364 [1/1] (0.94ns)   --->   "%add_ln120_1 = add i25 %trunc_ln61_2, i25 %trunc_ln113_10" [d3.cpp:120]   --->   Operation 364 'add' 'add_ln120_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 365 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln120 = add i25 %add_ln120_1, i25 %add_ln61_4" [d3.cpp:120]   --->   Operation 365 'add' 'add_ln120' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 366 [1/1] (0.95ns)   --->   "%add_ln121 = add i26 %trunc_ln113_12, i26 %trunc_ln113_11" [d3.cpp:121]   --->   Operation 366 'add' 'add_ln121' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 367 [1/1] (0.94ns)   --->   "%add_ln122_1 = add i25 %trunc_ln50_2, i25 %trunc_ln113_13" [d3.cpp:122]   --->   Operation 367 'add' 'add_ln122_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 368 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln122 = add i25 %add_ln122_1, i25 %add_ln50_5" [d3.cpp:122]   --->   Operation 368 'add' 'add_ln122' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 6.13>
ST_23 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i39 %trunc_ln113_14" [d3.cpp:113]   --->   Operation 369 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 370 [1/1] (3.45ns)   --->   "%mul_ln113 = mul i44 %zext_ln113, i44 19" [d3.cpp:113]   --->   Operation 370 'mul' 'mul_ln113' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln113_15 = trunc i44 %mul_ln113" [d3.cpp:113]   --->   Operation 371 'trunc' 'trunc_ln113_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 372 [1/1] (0.95ns)   --->   "%add_ln113_9 = add i26 %trunc_ln113_15, i26 %trunc_ln113" [d3.cpp:113]   --->   Operation 372 'add' 'add_ln113_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i26 %add_ln113_9" [d3.cpp:113]   --->   Operation 373 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 374 [1/1] (0.00ns)   --->   "%out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 0" [d3.cpp:113]   --->   Operation 374 'getelementptr' 'out1_w_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 375 [1/1] (0.67ns)   --->   "%store_ln113 = store i27 %zext_ln113_1, i4 %out1_w_addr" [d3.cpp:113]   --->   Operation 375 'store' 'store_ln113' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_23 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i26 %trunc_ln113" [d3.cpp:114]   --->   Operation 376 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 377 [1/1] (1.06ns)   --->   "%add_ln114 = add i44 %mul_ln113, i44 %zext_ln114" [d3.cpp:114]   --->   Operation 377 'add' 'add_ln114' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln114, i32 26, i32 43" [d3.cpp:114]   --->   Operation 378 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 379 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 380 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 381 [1/1] (0.94ns)   --->   "%add_ln114_1 = add i25 %zext_ln114_3, i25 %add_ln114_2" [d3.cpp:114]   --->   Operation 381 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i25 %add_ln114_1" [d3.cpp:114]   --->   Operation 382 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 383 [1/1] (0.00ns)   --->   "%out1_w_addr_1 = getelementptr i27 %out1_w, i64 0, i64 1" [d3.cpp:114]   --->   Operation 383 'getelementptr' 'out1_w_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 384 [1/1] (0.67ns)   --->   "%store_ln114 = store i27 %zext_ln114_1, i4 %out1_w_addr_1" [d3.cpp:114]   --->   Operation 384 'store' 'store_ln114' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_23 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i25 %add_ln114_2" [d3.cpp:115]   --->   Operation 385 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 386 [1/1] (0.94ns)   --->   "%add_ln115 = add i26 %zext_ln114_2, i26 %zext_ln115" [d3.cpp:115]   --->   Operation 386 'add' 'add_ln115' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 387 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln115, i32 25" [d3.cpp:115]   --->   Operation 387 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 1.63>
ST_24 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i1 %tmp" [d3.cpp:115]   --->   Operation 388 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i26 %add_ln115_2" [d3.cpp:115]   --->   Operation 389 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 390 [1/1] (0.95ns)   --->   "%add_ln115_1 = add i27 %zext_ln115_2, i27 %zext_ln115_1" [d3.cpp:115]   --->   Operation 390 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 391 [1/1] (0.00ns)   --->   "%out1_w_addr_2 = getelementptr i27 %out1_w, i64 0, i64 2" [d3.cpp:115]   --->   Operation 391 'getelementptr' 'out1_w_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 392 [1/1] (0.67ns)   --->   "%store_ln115 = store i27 %add_ln115_1, i4 %out1_w_addr_2" [d3.cpp:115]   --->   Operation 392 'store' 'store_ln115' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_24 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i25 %add_ln116" [d3.cpp:116]   --->   Operation 393 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 394 [1/1] (0.00ns)   --->   "%out1_w_addr_3 = getelementptr i27 %out1_w, i64 0, i64 3" [d3.cpp:116]   --->   Operation 394 'getelementptr' 'out1_w_addr_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 395 [1/1] (0.67ns)   --->   "%store_ln116 = store i27 %zext_ln116, i4 %out1_w_addr_3" [d3.cpp:116]   --->   Operation 395 'store' 'store_ln116' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 25 <SV = 24> <Delay = 0.67>
ST_25 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i26 %add_ln117" [d3.cpp:117]   --->   Operation 396 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 397 [1/1] (0.00ns)   --->   "%out1_w_addr_4 = getelementptr i27 %out1_w, i64 0, i64 4" [d3.cpp:117]   --->   Operation 397 'getelementptr' 'out1_w_addr_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 398 [1/1] (0.67ns)   --->   "%store_ln117 = store i27 %zext_ln117, i4 %out1_w_addr_4" [d3.cpp:117]   --->   Operation 398 'store' 'store_ln117' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_25 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i25 %add_ln118" [d3.cpp:118]   --->   Operation 399 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 400 [1/1] (0.00ns)   --->   "%out1_w_addr_5 = getelementptr i27 %out1_w, i64 0, i64 5" [d3.cpp:118]   --->   Operation 400 'getelementptr' 'out1_w_addr_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 401 [1/1] (0.67ns)   --->   "%store_ln118 = store i27 %zext_ln118, i4 %out1_w_addr_5" [d3.cpp:118]   --->   Operation 401 'store' 'store_ln118' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 26 <SV = 25> <Delay = 0.67>
ST_26 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i26 %add_ln119" [d3.cpp:119]   --->   Operation 402 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 403 [1/1] (0.00ns)   --->   "%out1_w_addr_6 = getelementptr i27 %out1_w, i64 0, i64 6" [d3.cpp:119]   --->   Operation 403 'getelementptr' 'out1_w_addr_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 404 [1/1] (0.67ns)   --->   "%store_ln119 = store i27 %zext_ln119, i4 %out1_w_addr_6" [d3.cpp:119]   --->   Operation 404 'store' 'store_ln119' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_26 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i25 %add_ln120" [d3.cpp:120]   --->   Operation 405 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 406 [1/1] (0.00ns)   --->   "%out1_w_addr_7 = getelementptr i27 %out1_w, i64 0, i64 7" [d3.cpp:120]   --->   Operation 406 'getelementptr' 'out1_w_addr_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 407 [1/1] (0.67ns)   --->   "%store_ln120 = store i27 %zext_ln120, i4 %out1_w_addr_7" [d3.cpp:120]   --->   Operation 407 'store' 'store_ln120' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i26 %add_ln121" [d3.cpp:121]   --->   Operation 408 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 409 [1/1] (0.00ns)   --->   "%out1_w_addr_8 = getelementptr i27 %out1_w, i64 0, i64 8" [d3.cpp:121]   --->   Operation 409 'getelementptr' 'out1_w_addr_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 410 [1/1] (0.67ns)   --->   "%store_ln121 = store i27 %zext_ln121, i4 %out1_w_addr_8" [d3.cpp:121]   --->   Operation 410 'store' 'store_ln121' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_27 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i25 %add_ln122" [d3.cpp:122]   --->   Operation 411 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 412 [1/1] (0.00ns)   --->   "%out1_w_addr_9 = getelementptr i27 %out1_w, i64 0, i64 9" [d3.cpp:122]   --->   Operation 412 'getelementptr' 'out1_w_addr_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 413 [1/1] (0.67ns)   --->   "%store_ln122 = store i27 %zext_ln122, i4 %out1_w_addr_9" [d3.cpp:122]   --->   Operation 413 'store' 'store_ln122' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_27 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i62 %trunc_ln7" [d3.cpp:126]   --->   Operation 414 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 415 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln126" [d3.cpp:126]   --->   Operation 415 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 416 [1/1] (7.30ns)   --->   "%empty_34 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d3.cpp:126]   --->   Operation 416 'writereq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 417 [2/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln7, i27 %out1_w" [d3.cpp:126]   --->   Operation 417 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 418 [1/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln7, i27 %out1_w" [d3.cpp:126]   --->   Operation 418 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 419 [5/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 419 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 420 [4/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 420 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 421 [3/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 421 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 422 [2/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 422 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 423 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [d3.cpp:3]   --->   Operation 423 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 424 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 10, void @empty_4, void @empty_13, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 424 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 425 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 425 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 426 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_0, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 426 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 427 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 427 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 428 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_11, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 428 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 429 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 429 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 430 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 430 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 431 [1/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 431 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 432 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [d3.cpp:131]   --->   Operation 432 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg1_read') on port 'arg1' [4]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d3.cpp:17) [41]  (0.000 ns)
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [42]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [42]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [42]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [42]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [42]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [42]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [42]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [42]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arg1_r_1_addr_1') [44]  (0.000 ns)
	'load' operation ('arg1_r_1_load') on array 'arg1_r', d3.cpp:11 [45]  (0.677 ns)

 <State 13>: 4.097ns
The critical path consists of the following:
	'load' operation ('arg1_r_1_load') on array 'arg1_r', d3.cpp:11 [45]  (0.677 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul16') [46]  (2.846 ns)

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arg1_r_addr_2') [49]  (0.000 ns)
	'load' operation ('arg1_r_load') on array 'arg1_r', d3.cpp:11 [50]  (0.677 ns)

 <State 17>: 0.677ns
The critical path consists of the following:
	'load' operation ('arg1_r_load') on array 'arg1_r', d3.cpp:11 [50]  (0.677 ns)

 <State 18>: 4.097ns
The critical path consists of the following:
	'load' operation ('arg1_r_1_load_2', d3.cpp:40) on array 'arg1_r', d3.cpp:11 [54]  (0.677 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul219', d3.cpp:40) [203]  (2.846 ns)

 <State 19>: 7.086ns
The critical path consists of the following:
	'load' operation ('arg1_r_1_load_4', d3.cpp:40) on array 'arg1_r', d3.cpp:11 [91]  (0.677 ns)
	multiplexor before operation 'mul' with delay (0.830 ns)
'mul' operation ('mul_ln62_3', d3.cpp:62) [151]  (2.590 ns)
	'add' operation ('add_ln62_2', d3.cpp:62) [186]  (1.085 ns)
	'add' operation ('add_ln62_1', d3.cpp:62) [189]  (1.085 ns)
	'add' operation ('add_ln62_5', d3.cpp:62) [194]  (0.000 ns)
	'add' operation ('add_ln62_3', d3.cpp:62) [195]  (0.819 ns)

 <State 20>: 2.173ns
The critical path consists of the following:
	'load' operation ('arr_1_load_2', d3.cpp:61) on array 'arr', d3.cpp:13 [175]  (0.677 ns)
	'add' operation ('add_ln61_3', d3.cpp:61) [183]  (0.819 ns)
	'store' operation ('store_ln61', d3.cpp:61) of variable 'add_ln61_3', d3.cpp:61 on array 'arr', d3.cpp:13 [198]  (0.677 ns)

 <State 21>: 7.094ns
The critical path consists of the following:
	'load' operation ('p_loc10_load') on local variable 'p_loc10' [248]  (0.000 ns)
	'add' operation ('add_ln113', d3.cpp:113) [262]  (1.085 ns)
	'add' operation ('add_ln113_1', d3.cpp:113) [267]  (1.085 ns)
	'add' operation ('add_ln113_2', d3.cpp:113) [272]  (1.085 ns)
	'add' operation ('add_ln113_3', d3.cpp:113) [277]  (1.085 ns)
	'add' operation ('add_ln113_4', d3.cpp:113) [282]  (1.085 ns)
	'add' operation ('add_ln119_2', d3.cpp:119) [340]  (0.955 ns)
	'add' operation ('add_ln119', d3.cpp:119) [341]  (0.715 ns)

 <State 22>: 3.826ns
The critical path consists of the following:
	'add' operation ('add_ln113_6', d3.cpp:113) [290]  (1.085 ns)
	'add' operation ('add_ln113_7', d3.cpp:113) [295]  (1.085 ns)
	'add' operation ('add_ln122_1', d3.cpp:122) [354]  (0.945 ns)
	'add' operation ('add_ln122', d3.cpp:122) [355]  (0.712 ns)

 <State 23>: 6.139ns
The critical path consists of the following:
	'mul' operation ('mul_ln113', d3.cpp:113) [302]  (3.455 ns)
	'add' operation ('add_ln114', d3.cpp:114) [309]  (1.062 ns)
	'add' operation ('add_ln114_1', d3.cpp:114) [314]  (0.945 ns)
	'store' operation ('store_ln114', d3.cpp:114) of variable 'zext_ln114_1', d3.cpp:114 on array 'out1_w', d3.cpp:12 [317]  (0.677 ns)

 <State 24>: 1.632ns
The critical path consists of the following:
	'add' operation ('add_ln115_1', d3.cpp:115) [324]  (0.955 ns)
	'store' operation ('store_ln115', d3.cpp:115) of variable 'add_ln115_1', d3.cpp:115 on array 'out1_w', d3.cpp:12 [326]  (0.677 ns)

 <State 25>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln117', d3.cpp:117) of variable 'zext_ln117', d3.cpp:117 on array 'out1_w', d3.cpp:12 [334]  (0.677 ns)

 <State 26>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln119', d3.cpp:119) of variable 'zext_ln119', d3.cpp:119 on array 'out1_w', d3.cpp:12 [344]  (0.677 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d3.cpp:126) [361]  (0.000 ns)
	bus request operation ('empty_34', d3.cpp:126) on port 'mem' (d3.cpp:126) [362]  (7.300 ns)

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d3.cpp:131) on port 'mem' (d3.cpp:131) [364]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d3.cpp:131) on port 'mem' (d3.cpp:131) [364]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d3.cpp:131) on port 'mem' (d3.cpp:131) [364]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d3.cpp:131) on port 'mem' (d3.cpp:131) [364]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d3.cpp:131) on port 'mem' (d3.cpp:131) [364]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
