5 9 3 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd exclude5.vcd -o exclude5.cdd -v exclude5.v -ec
3 0 $root $root NA 0 0
3 0 main main exclude5.v 1 27
2 1 11 50008 1 0 20004 0 0 1 4 0
2 2 11 10001 0 1 400 0 0 b
2 3 11 10008 1 37 1006 1 2
2 4 12 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 5 12 20003 1 0 20004 0 0 64 0 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
2 6 12 10003 2 2c 2000a 4 5 64 2 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
2 7 13 50008 1 0 20008 0 0 1 4 1
2 8 13 10001 0 1 400 0 0 b
2 9 13 10008 1 37 a 7 8
2 10 16 1a001a 1 1 4 0 0 a
2 11 16 190019 1 1b 20008 10 0 1 2 1002
2 12 16 140014 0 1 400 0 0 d
2 13 16 14001a 1 38 600a 11 12
2 14 16 110011 2 1 c 0 0 b
2 15 16 9000f 0 2a 20000 0 0 1 2 2
2 16 16 90011 3 27 2100a 14 15 1 2 2
1 b 3 830005 1 0 0 0 1 1 102
1 d 3 30008 1 0 0 0 1 1 2
1 c 4 30005 1 0 0 0 1 1 1002
1 a 16 5001a 1 0 0 0 1 1 2
4 9 0 0
4 6 9 0
4 3 6 6
4 13 16 16
4 16 13 0
