================================================================================ 
Commit: d72d591f77bd744aa133b9f116aae5ccaffc1544 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 28 14:31:48 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to v161

Original commit date: Mon Aug 27 12:05:01 2018 -0700
Change-Id: Ia440ece5cf9c582dd9403018515dbf99234a08bb
Original commit hash: 02702a72b21bb02c5c0421de5f68ae7bf70988f4

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 3693362954662035f5cd3a04e11dbbad0b310a02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 28 14:31:46 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate CFL P0 Patch 0x9E

Update CFL P0 with Patch 0x9E

Original commit date: Mon Aug 27 10:51:37 2018 -0700
Change-Id: Ie45f8bbd7b99ece9d398aa8dfbadf5af3a7c3986
Original commit hash: f23fbfda29f636640b8874eefefe7950e8409cb1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 4d8dffe8148f36008ba920d50c23ea1ad26bebbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 28 14:31:44 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] CNL Weekly Update_FSP/RC

Sun Aug 26 12:06:21 2018 -0700
Original commit date: Sun Aug 26 12:06:21 2018 -0700
Original commit hash: ecd1928eb1609fd04e01e642b7c25435b62ec185

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 391d396bd38fd23427825253f919b8bbf412ee1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 27 12:45:20 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Weekly Update BIOS ID

Increment BIOS Major Version and reset Minor Version to 0

Thu Aug 23 15:52:36 2018 -0700
Original commit date: Thu Aug 23 15:52:36 2018 -0700
Original commit hash: e774cb576fdb3495d2b5855e81661fb338a88880

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 79c1319d0ebe2074831012a9db4f7e08b1cc7be2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 27 12:45:18 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Delay in detection of SD card while hot plugin

Revert RTD3 code on PCIe slots

Original commit date: Thu Aug 23 19:29:12 2018 +0800
Change-Id: I5d4390fe8ed4caf6f99895048f74aaae7b3b5581
Original commit hash: 4e02f12d80e6f9201356192f3f1d166600b2d289

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflS82RvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflS82RvpTbtRtd3.asl

================================================================================ 
Commit: c297374df54c079a5c019faaa18a740b16e7fdf3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 27 12:45:17 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Wed Aug 22 11:38:50 2018 -0700
Original commit date: Wed Aug 22 11:38:50 2018 -0700
Original commit hash: d3f42c5c7adfeb6a79a8496e154002ef7ef8e011

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 45e5ab7f2ebb80e06ad120d283b11719ac67c6ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 27 12:45:15 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Tue Aug 21 11:35:43 2018 -0700
Original commit date: Tue Aug 21 11:35:43 2018 -0700
Original commit hash: 9a260088587acb2d85f84bd5eb3e51e04ec1f833

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 24e1cc30cd64da7c6ef9b18b6337645416a45ed1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 24 15:02:36 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Auto-Commit FSP

Mon Aug 20 16:51:07 2018 -0700
Original commit date: Mon Aug 20 16:51:07 2018 -0700
Original commit hash: 86917dcf5d523f39e7bb75434b0d1aded89684c4

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: 7b9d556313661ec6118939ccff30524b0ff6824d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 24 15:02:34 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Mon Aug 20 15:50:52 2018 -0700
Original commit date: Mon Aug 20 15:50:52 2018 -0700
Original commit hash: 5e30501a94826ca83df7e3e73ac91ece3b4cb035

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 194db135b94b45dd2618befd27d88bd7e6db05af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 24 15:02:33 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Weekly Update BIOS ID

Increment BIOS Major Version and reset Minor Version to 0

Mon Aug 20 15:39:35 2018 -0700
Original commit date: Mon Aug 20 15:39:35 2018 -0700
Original commit hash: cb0229c4f9b3310d3e7c0820024312e575cd7ddb

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: b493e61e5114a526e840b5e8c95156e31080346b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 24 15:02:31 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate CFL P0 Patch 0x9C

Update CFL P0 with Patch 0x9C

Original commit date: Mon Aug 20 13:19:28 2018 -0700
Change-Id: I51db4a06335270a8695ae05e4f26552e2e77ad9a
Original commit hash: 761e363fd0dad103cadea4d8697c6c5771ce5102

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: a6904b6550d2b595120c7f6deb1f7e1423386140 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 24 15:02:29 2018 -0700 
-------------------------------------------------------------------------------- 
Updated for CPU for FSP/ RC 7.x.40.30 feedback

Original commit date: Mon Aug 20 10:55:40 2018 +0800
Change-Id: I78cbf465f865e5c90ccc27d206e7203a000dfb23
Original commit hash: 74a8f84b278237092c971e4f4129d14d24dfe5fc

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspCpuPolicyInitLib.c

================================================================================ 
Commit: 1164a3c29df0dec80b5c0a2114dcd26b1ee2bad0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 24 15:02:28 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Update HSIO ChipsetInit Version 10 for CNP-H B1

Original commit date: Wed Aug 15 15:07:14 2018 -0700
Change-Id: I48c8991b825fd6e5d39cd86796fe84a276ca7107
Original commit hash: b473bb6de9d72bd15a95f5594a47ed19133d2511

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchHChipsetInitTable_Bx.bin
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchHChipsetInitTable_Bx_Edbc.bin
CannonLakeSiliconPkg/Pch/Include/Private/CnlPchHHsioBx.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchHHsioBx.c

================================================================================ 
Commit: 7e99eeaa9986c3c9ca51055a56e3a5a6457d9501 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 24 15:02:26 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] CNL Weekly Update_FSP/RC

Sun Aug 19 12:05:08 2018 -0700
Original commit date: Sun Aug 19 12:05:08 2018 -0700
Original commit hash: 3340d83f024fcb007dd9abb4fe05458ca1861e64

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8a2bf4f04ff7811d7c1c882785e16af4ea5808f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 24 15:02:24 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sat Aug 18 11:36:52 2018 -0700
Original commit date: Sat Aug 18 11:36:52 2018 -0700
Original commit hash: d66c8cbbaa9d1c044810f78a32bb3163617e5b7a

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 5e5578c135ea2a801b8bd39b411eb8dbe1703cec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 24 15:02:23 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Fri Aug 17 11:34:45 2018 -0700
Original commit date: Fri Aug 17 11:34:45 2018 -0700
Original commit hash: b9e1942cd4c55e60f2db9cba3dd84f570b91d6f1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: da80f18d0eddfd8e9838a13adc4a2b8f48d1bfb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 24 15:02:21 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Thu Aug 16 13:40:46 2018 -0700
Original commit date: Thu Aug 16 13:40:46 2018 -0700
Original commit hash: cea8ce799ace5c8a07f2826df161e401e1fb7bb6

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c7bc72ea0a94f78663a38fed71b53a670fedabce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:41:19 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Weekly Update BIOS ID

Increment BIOS Major Version and reset Minor Version to 0

Wed Aug 15 15:01:30 2018 -0700
Original commit date: Wed Aug 15 15:01:30 2018 -0700
Original commit hash: e5eb24c9395d2112d74988c692df72b526eeb657

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ebe028e87ac29026b4ed08fedd1969901361da2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:41:16 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Wed Aug 15 12:00:25 2018 -0700
Original commit date: Wed Aug 15 12:00:25 2018 -0700
Original commit hash: 903deae631caf833091b5f94cfbab8070835da6e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c113feff02a0fed0865f3b0c3530c3ba7dd825a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:41:13 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate CFL D0/U0/B0/P0 and WHL W0 Patch 0x9A

Update CFL D0/U0/B0/P0 and WHL W0 with Patch 0x9A

Original commit date: Tue Aug 14 12:23:31 2018 -0700
Change-Id: I36601b20f60c96ba7921ec192601ecc78c5e5167
Original commit hash: 7409157437b3e61a8701ba87799294935fb55d01

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: d43b0373eb13f202f92b1ca2591d0a6888b2346b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:41:11 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Update Update xHCI BIOS programming setting based on silicon design

Attestation-link: CannonLakePlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Thu Aug 9 15:37:48 2018 +0200
Change-Id: I1cac7d2747bde5d558de1db894f823228a8da123
Original commit hash: 2b3004b0c768a4287ccf553480283c8b0002632a

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: c9c6d66567481eb8788f1528aab203e080ee60d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:41:09 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Mon Aug 13 11:36:05 2018 -0700
Original commit date: Mon Aug 13 11:36:05 2018 -0700
Original commit hash: 666622b6a4d8f888a0e2ac4d62f4370589c6900c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 59c4b5fe12f2d0a574337fb728d1e115c8efe322 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:41:07 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] CNL Weekly Update_FSP/RC

Sun Aug 12 12:05:24 2018 -0700
Original commit date: Sun Aug 12 12:05:24 2018 -0700
Original commit hash: ab2ad8773d58ee02a4181698690bafe44e6800f1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: dc202a6b13e4b603dbb6199ffbc190aacffc01d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:41:05 2018 -0700 
-------------------------------------------------------------------------------- 
[[CFL-H62-CNP][Audio][I2S]]:Observing YB for Realtec HW codec in device manager for I2S codec
 - Revert "[WHL] Add additional resources for INT34C2 device"

Resolution: This reverts commit 32486a8b189c50e1e6a4fd6a9d7044ca3c60b6fd.
Impacted: All CFL/WHL/CNL platforms.

Original commit date: Fri Aug 10 17:42:31 2018 +0800
Change-Id: I3ad0e7e95adc9bbb7271e19aec1312d8901b6a26
Original commit hash: 2a9f1c3fcd544300e07c6fa0ae981b8ea8c80795

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HdaI2sCodec.asl

================================================================================ 
Commit: d5e55b087c879ffc2b16acb27562b57061f65f1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:41:01 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Thu Aug 9 11:34:30 2018 -0700
Original commit date: Thu Aug 9 11:34:30 2018 -0700
Original commit hash: 033371eb74434aaf26ee3ad46bb29a5dfff4fd0e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1dbf6eda071ce03a29ca5fc2a839f55d1c235834 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:59 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Tue Aug 7 11:35:58 2018 -0700
Original commit date: Tue Aug 7 11:35:58 2018 -0700
Original commit hash: 836537c31bcfd30644c25d3b423bccd94604eb86

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: de3698ed7c98df9e5e7a09e69ace25c44c4148bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:57 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Weekly Update BIOS ID

Increment BIOS Major Version and reset Minor Version to 0

Mon Aug 6 19:51:57 2018 -0700
Original commit date: Mon Aug 6 19:51:57 2018 -0700
Original commit hash: 2c35c76970c0bf339f94f826a498d9daaa87477a

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 6769e1efa39b6b084c4d61797e80564d3901104a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:55 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Auto-Commit FSP

Mon Aug 6 19:10:16 2018 -0700
Original commit date: Mon Aug 6 19:10:16 2018 -0700
Original commit hash: 7aad1f51836eba5b76579d1a9dab67cb68dc5918

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: fe2e91c498b8cf0089c6942ad311d3406d69e9d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:53 2018 -0700 
-------------------------------------------------------------------------------- 
[CFL] Add RTD3 code for CFL- S 8+2 RVP

Add RTD3 support for PCIe slots and M.2 slot on CFL-S 8+2 board

Original commit date: Wed Jul 25 12:27:10 2018 +0800
Change-Id: I6783c87c1b08a74cd9711d87f3b3bc32044c3a67
Original commit hash: 2f32762817cf461c924066ae23307b02e4fea7b2

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.inf
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflS82RvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflS82RvpTbtRtd3.asl
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
CannonLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: d40660202bcddb64e308bf065480df717d2ca33b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:49 2018 -0700 
-------------------------------------------------------------------------------- 
CFL [CNP-PCH] New CFL Platform VR POR file WW3118

Added CFL UR 15W 43e and CFL UR 28W 43e.
Added WHL U 2+1

Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed Aug 1 13:35:47 2018 -0700
Change-Id: Ia1bbaf9ede51591a3b0205be052c7cc868f83ebb
Original commit hash: ba72a847593b36c8ee289886adabbbe14c566e1d

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIgd.h

================================================================================ 
Commit: 232fa8a96261c1e0c684f1e6288073122d43feb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:47 2018 -0700 
-------------------------------------------------------------------------------- 
"CFL:Memory VDDQ Value are not reflecting in BIOS after changing from XTU GUI"

Updated XTU BIOS interface implementation for VDDQ control

Original commit date: Tue Jul 31 17:59:03 2018 -0700
Change-Id: I579788fa414d8111328c363e3dc4e6f75bffe544
Original commit hash: 8d2e03592dc06d8beb84b446eeea6a7d6257bb99

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.c
CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c
CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.asl

================================================================================ 
Commit: b91ec20bc0a0b1d6b9711f60d8dd5f39787f087e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:44 2018 -0700 
-------------------------------------------------------------------------------- 
_PSD not loaded in ASL if EIST is disabled and is required for HWP.

Original commit date: Tue Jul 24 23:08:25 2018 +0530
Change-Id: Ic3e1b70874aac24efcf829ba0037a83165a9497d
Original commit hash: 1fd9de18b829b304ae60dec7b349aacb3d060f83

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/AcpiTables/CpuAcpiTables.inf
CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApIst.asl
CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Ist.asl
CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Psd.asl
CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
CannonLakeSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
CannonLakeSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
CannonLakeSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.h

================================================================================ 
Commit: ec4869dfd74836f147a5a52d8fa2a3c20f17f106 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:42 2018 -0700 
-------------------------------------------------------------------------------- 
[WHL] Putting D0 constraint on root port controller is not valid for WWAN PEP

Put D2 constraint on CDC MBIM instead of putting D0 constraint on root port
controller for supporting WWAN D0/L1.2 only

Original commit date: Mon Jul 23 11:50:05 2018 +0800
Change-Id: I45c779f81e1bf719ce955c9cd20a02c9461f8a43
Original commit hash: abb5b4a3c88dbd36917fb0d8e704328a34ae4e4d

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 0f08f928aa73de13db88f77ffe8ba68ac8cc7653 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:40 2018 -0700 
-------------------------------------------------------------------------------- 
[CFL][CNP][OC] TjMax Offset Overclocking feature on CFL-S 8+2 K SKU

Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Jul 25 18:22:54 2018 -0700
Change-Id: I1d5c3f5bff1fe27646f6cb8431f260433ac774db
Original commit hash: 2d1185d3f19694c87aa95d8e351453ef15765a29

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuOcInitLib/CpuOcInit.c

================================================================================ 
Commit: 7d47af5761daa9ef07279b0a3c06e5e659f3908d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:36 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Fix BIOS programming error based on silicon design

Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Jul 23 10:53:36 2018 -0700
Change-Id: I201241ee32ed0c798c6afccb2e10924c6e6bd577
Original commit hash: ffaf5df640bcb17aae712687bdbb48d7aec6d35c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c

================================================================================ 
Commit: 47178db996cf9796788da4e6c564577a2d04107f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:34 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Clear UHS II features support in SD card capabilities bypass

Our integrated SD card controller advertises support for UHS II
features by default which is not actually true and might cause
undefined driver behavior. To prevent that BIOS will clear support
for such unsupported features.

Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Jul 30 15:50:16 2018 +0200
Change-Id: I5d3eed33b11358bae6e8aa850cf80ce9c65f5a1e
Original commit hash: 947a8ef700c53e308842f7730946e04fdbcf9723

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsSdHc.c

================================================================================ 
Commit: 6b49297448f39820735c1e17a9fb420d5cb1ba42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:32 2018 -0700 
-------------------------------------------------------------------------------- 
TBT TR Support: Always assert Force Power On before sending GO2SX

Removed the cases of not asserting Force Power On, RTD3-enabled or
device(s) attached.

Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu May 31 16:02:20 2018 +0800
Change-Id: I399b4dc8a7b4a84a0dc243d6f3ecca37daa03dda
Original commit hash: 768ff9bd38f19f6c14008425fbc07d0231c1d2b4

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmm.c

================================================================================ 
Commit: 6d7485f097adc31b850dd97412d48aa7c03432b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:29 2018 -0700 
-------------------------------------------------------------------------------- 
DPTF IETM _OSC ACPI method does not handle dynamic policies properly

For DPTF dynamic policies, the depedency on IDSP is no longer needed for CFL and WHL. Adding new package of all existing policy guilds and removing dependency on IDPS by not comparing test UUID with input UUID.

Original commit date: Thu May 31 15:25:51 2018 -0700
Change-Id: I8d4108995921ca21691b3e7bed8641c28c94c7dd
Original commit hash: e9823bac8ea6b9d9d87632a72185968efbc4088e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl

================================================================================ 
Commit: 25d80b1d3d8c6bc6e0e37d8494afb7a4b86ef213 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:27 2018 -0700 
-------------------------------------------------------------------------------- 
[CFL- S82/CNP] BIOS is not handing off IMON offset value in expected format to pcode

Imon Offset changed to S1.5.8 format based on updated CFL spec.
The FSP code was converting 16bit data to 8bit data. Fixed this data loss.

Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Jul 4 22:01:06 2018 -0700
Change-Id: Ifc10b3fbbc4be75af025778512800ced099ffd88
Original commit hash: 8ae413c115cce2d5ccbb4fc917d4c86e12c7f6c5

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspCpuPolicyInitLib.c
CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c

================================================================================ 
Commit: 5dd28b6cff4f5fe185f87f082e516f4e515b68c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:25 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Aug 6 22:45:09 2018 +0000
Original commit date: Mon Aug 6 22:45:09 2018 +0000
Original commit hash: ed406ec730e08bdbb0b16c4cba59d558da981d40

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0fda9211f911756d8c617366970fa545e12587fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:22 2018 -0700 
-------------------------------------------------------------------------------- 
Package/Module: CannonlakeSiliconPkg [EV][MRC] - Required MRC changes by EV for FTS

#changes:
# 1. Dimm odt training slot1 odt park calibration based on training of slot1 (was based on slot0 training) -
# 2. Dimm odt training optimization function changed in margin training mode to be more rd/wr balanced based on UPM limits.
#    CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommon.h
#    CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcCrosser.h
#    CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcCrosser.c
#
# 3. RoundTripLatency step fix keeps IOLatency register value from under/overflow. In this case initial latency values are restored. Without this fix TAT step failed in long flyby topology.
# 4. TurnAroundLatency step fix adding guardband to DQS PI so it would stay greater then 64ticks while sweeping for margins (hw fifo restriction)
#    CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcCrosser.h
#    CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
#    CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
#    CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

Original commit date: Sun Jul 22 11:01:49 2018 +0300
Change-Id: I02b9f58e5e52a7bf982f2894e710df277f636fb7
Original commit hash: 25f15688590aebb7d74ab1d6282f7e433fecbce2

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommon.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcCrosser.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 864cad611d58387e60d1843199841744e8e8eb07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:20 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg: [CNL] Skip TCG PP processing if untrusted consoles are detected.

Resolution:
  1. The new implementation for processing physical presence will verify that
  both input and output consoles are trusted before proceeding; if the check
  fails BIOS will return before processing physical presence and will display a
  warning message, allowing the user to acknowledge untrusted consoles must be
  removed in order to proceed.

  2. Add platform touch panel and PEG port as platform trusted devices.

  3. On every boot the ConOut variable is filtered, removing any untrusted
  devices and all display devices to allow proper device detection and
  connection.

Impacted Platform: CNL

Original commit date: Mon Jul 2 15:11:53 2018 -0700
Change-Id: Ieaa7058bc83320f0dc72f47db8a92e46c68ddc6f
Original commit hash: d0a7bfb61dd0743306b4040b34d27a5893682556

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h

================================================================================ 
Commit: 190de036f4d91d21bd63fc1cb2fa64b765530fd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:17 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Correcting USB port map for CFL-S82
USB Exposed Port System Test failing due to mismatch in number of ports mapping
Corrected the CFL-S82 port mappings according to the TOPS USB2.0 settings. Using Option1 for the TBT disable case and Option 2 for TBT enable case.

Tracker-link: <http link to related tracker>
Attestation-link:  CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Jul 24 14:32:51 2018 +0530
Change-Id: I802d6e3be5501fef6d0f27a42c71fb64b26a2cd4
Original commit hash: 4e87863bb75ee119d2dfaa97158d583f4b70a8e7

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCflSDdr4TbtRvp.asl
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: 2017c8e626761ac716742a33ddbab01f977d0097 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:15 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] FlashWrite need SMI rendezvous

When we write flash region in SMM, the SMI handler disables flash protection (DisableBiosWriteProtect).
So there is a requirement that all CPU threads are in SMM, before the flash protection is disabled.
Suggestion: Check if AP is available in SMM before DisableBiosWriteProtect().

Original commit date: Fri Jul 27 19:29:30 2018 +0800
Change-Id: I70aa4237b3b67c5c2e5d79ff4efe12c2c0d21c1d
Original commit hash: 0d45b2b4cb9c280ed08d1ca2d12ac82b0dbc6c5d

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Include/Private/Library/PchSpiCommonLib.h
CannonLakeSiliconPkg/Pch/Library/PeiSpiLib/PchSpi.c
CannonLakeSiliconPkg/Pch/Library/Private/BasePchSpiCommonLib/SpiCommon.c
CannonLakeSiliconPkg/Pch/Spi/RuntimeDxe/PchSpi.c
CannonLakeSiliconPkg/Pch/Spi/Smm/PchSpi.c
CannonLakeSiliconPkg/Pch/Spi/Smm/PchSpiSmm.inf

================================================================================ 
Commit: 0d929e126e40d210640f4b83c91c4cd62a7e238a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:13 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] WOV client Application is showing error after CS and OED yellow bang is observed in device manager along with red cross on Sound Icon on desktop.
Voltage Margining is disabled when Gbe with SLP_S0 is supported.

Original commit date: Mon Jul 30 22:10:31 2018 -0700
Change-Id: Ia3b11ebc76261cec3b8e90e2f564412e4c58faff
Original commit hash: ed35f6d8e496f1e1f33818043a909fa65dde127e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 78eef658d71ea6040f606a36b487e4ed13ea28ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:08 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Disable remapping support for Teton Glacier devices

BIOS shall not enable HW remapping for PCIe Port when TG is detected
TG are really two devices with link width x2 (2x2) and enabling hardware remapping on it
would result in loosing one x2 controller.

Attestation-link: TigerLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Aug 1 14:56:52 2018 +0200
Change-Id: I6c3021fb94d38b17b3fc6bf8601d13729d4c0da1
Original commit hash: b156bce88938f331749fad39d4c719ee55390dab

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiRstPrivateLib/PeiRstPrivateLib.c

================================================================================ 
Commit: 1155ab76e151acf439b73cbf3efdaaff127c4f1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:06 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Mon Aug 6 11:37:05 2018 -0700
Original commit date: Mon Aug 6 11:37:05 2018 -0700
Original commit hash: 6c3b55a5a90adfa37071421c2a7bfbeeb575900b

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 88b5f3251a8d00c5459ea8a78a86da87d23e6c32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:04 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg: Update year number in copyright

Update year number in copyright according to RC review.

Original commit date: Fri Aug 3 18:47:12 2018 +0800
Change-Id: I665f5c404486be6e63d68cf0c569b519471373ff
Original commit hash: 66cd107657183a50c6f2660ccd2aead3957c4d22

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.h
CannonLakePlatSamplePkg/Vtio/Dxe/VtioDxe.h

================================================================================ 
Commit: b2ec2517136a4da9e22c3928c95736adc7137dd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:02 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] CNL Weekly Update_FSP/RC

Sun Aug 5 12:10:20 2018 -0700
Original commit date: Sun Aug 5 12:10:20 2018 -0700
Original commit hash: 6c32dc5c86fa72bb00370551d2b2c0257b6d3b26

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 926348d853eb4b096798fe36b786b8a255d999d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:40:00 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sun Aug 5 11:35:27 2018 -0700
Original commit date: Sun Aug 5 11:35:27 2018 -0700
Original commit hash: f9757f272ea6a1cf5dd2242f47a669a7c1e6406d

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d0e4e3fbbe70ebb9582b8a81492b80d6002eda95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:39:58 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sat Aug 4 11:37:11 2018 -0700
Original commit date: Sat Aug 4 11:37:11 2018 -0700
Original commit hash: 5e90d9a41d0694338790a3ae5e760f25aeddc9b5

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2f25fdcc431b1a98a1b6233d54309602c9350fb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:39:56 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Fri Aug 3 11:35:37 2018 -0700
Original commit date: Fri Aug 3 11:35:37 2018 -0700
Original commit hash: 838ab9e2d0347191da0cbebbee3364c946169064

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 080386c2525e80e1c31075cb96a1a41d0ce557f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:39:54 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Thu Aug 2 11:35:55 2018 -0700
Original commit date: Thu Aug 2 11:35:55 2018 -0700
Original commit hash: cb67e3e8ba760085149c29a82f4f1a40261e8b85

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3256f3a9eecd177dc1f761300822f610fededbf3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:39:52 2018 -0700 
-------------------------------------------------------------------------------- 
[CFL][WHL][TCSS] Get TBT Security Level showing "UnKnow"

Root cause: the system not enumerate tbt pci bridge when execute get/set security level
Solution: enumerate tbt pci bridge before execute get/set security level

Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Jul 23 10:16:55 2018 +0800
Change-Id: I95ff4c7f71645ee5ae793672534992d8131c2b98
Original commit hash: 7453d5d72fde2db43722b57ed76ac977ac8d4c20

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.c
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/TbtDxe.c

================================================================================ 
Commit: 855a1db0ff92e1d8a787651c033cac4c5fa4524a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:39:49 2018 -0700 
-------------------------------------------------------------------------------- 
Fix CFL MerlinX build

Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Jul 31 13:44:03 2018 -0700
Change-Id: If6b2a8a6fd6e1505a5f5adf2ed287b5d579b04d7
Original commit hash: f049732cba1a53be3bdab8cb06777f93995e6951

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf

================================================================================ 
Commit: c3b1559bcc2f88405f71ae43d2cf9ba5aa2ece38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:39:47 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Wed Aug 1 11:35:22 2018 -0700
Original commit date: Wed Aug 1 11:35:22 2018 -0700
Original commit hash: e2a9d844f21a1a2cabe79f1b8ff13896b0e88b85

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3f369d92f39d9d332d8e40b36998dd1b44b1d836 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:39:45 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Tue Jul 31 11:35:20 2018 -0700
Original commit date: Tue Jul 31 11:35:20 2018 -0700
Original commit hash: 3b168d6575e0e7e5151b26a49dc93b594b9d3dc7

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2345c0c0522eca6bc8650aab80c7bdb33b7a9fe3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:39:43 2018 -0700 
-------------------------------------------------------------------------------- 
Include 17.0.0.1030 Unlocked RST

Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP P
Original commit date: Mon Jul 30 13:06:06 2018 -0700
Change-Id: I08faea4937b1420f433ea3e6542be6f46bc96f9e
Original commit hash: 24656a30f4f833b6f13845264d0e1865096144c1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: aa5d72a546e62da765ddf27ac51b6eae354cd500 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:39:40 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Mon Jul 30 11:35:41 2018 -0700
Original commit date: Mon Jul 30 11:35:41 2018 -0700
Original commit hash: 17bc460baaf71cae27f97cb1f38b9d627ebb7f61

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: effd8a781f52291c9268e25642efdb2845f4d35b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:39:38 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] CNL Weekly Update_FSP/RC

Sun Jul 29 12:05:17 2018 -0700
Original commit date: Sun Jul 29 12:05:17 2018 -0700
Original commit hash: 5fdd1e6bf7e286fa293a330323dc8494c9226e6b

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 221b3f3e72e038482ebb579bcb3ba164e198fdab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:39:36 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sun Jul 29 11:35:25 2018 -0700
Original commit date: Sun Jul 29 11:35:25 2018 -0700
Original commit hash: f60bf7c31ec624472e65725ea08b4028411ed971

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ea823a70c5c3343bfdd69d2b6d531718917d4405 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Aug 18 11:39:33 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sat Jul 28 11:35:34 2018 -0700
Original commit date: Sat Jul 28 11:35:34 2018 -0700
Original commit hash: 387a8df95d36b5810162062e0591cd729c24470e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec
