Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr  3 09:19:52 2024
| Host         : DESKTOP-BI92BUO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file opt_report_timing_summary_0.rpt -pb opt_report_timing_summary_0.pb -rpx opt_report_timing_summary_0.rpx
| Design       : XADCInterface
| Device       : xa7a15t-cpg236
| Speed File   : -1I  PRODUCTION 1.16 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (13)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (13)
-------------------------------
 There are 13 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.997        0.000                      0                   29       -0.149       -0.719                     10                   29        4.500        0.000                       0                    19  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 41.666}       83.333          12.000          
  clk_adc_clk_wiz_0     {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_adc_clk_wiz_0_1   {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      16.667        0.000                       0                     1  
  clk_adc_clk_wiz_0           5.997        0.000                      0                   29        0.139        0.000                      0                   29        4.500        0.000                       0                    15  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_adc_clk_wiz_0_1         6.013        0.000                      0                   29        0.139        0.000                      0                   29        4.500        0.000                       0                    15  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_adc_clk_wiz_0_1  clk_adc_clk_wiz_0          5.997        0.000                      0                   29       -0.149       -0.719                     10                   29  
clk_adc_clk_wiz_0    clk_adc_clk_wiz_0_1        5.997        0.000                      0                   29       -0.149       -0.719                     10                   29  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084               clock_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667               clock_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666               clock_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667               clock_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666               clock_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666               clock_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_adc_clk_wiz_0
  To Clock:  clk_adc_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.467 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[0]/C
                         clock pessimism              0.531     8.503    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.467 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[10]/C
                         clock pessimism              0.531     8.503    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.467 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[11]/C
                         clock pessimism              0.531     8.503    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.467 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[1]/C
                         clock pessimism              0.531     8.503    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.467 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[2]/C
                         clock pessimism              0.531     8.503    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.467 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[3]/C
                         clock pessimism              0.531     8.503    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.467 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[4]/C
                         clock pessimism              0.531     8.503    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.467 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[5]/C
                         clock pessimism              0.531     8.503    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.467 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
                         clock pessimism              0.531     8.503    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.467 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[7]/C
                         clock pessimism              0.531     8.503    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.256ns (65.847%)  route 0.133ns (34.153%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 f  pwmCnt_reg[0]/Q
                         net (fo=3, unplaced)         0.133    -0.571    pwmCnt_reg[0]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.526 r  pwmCnt[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.526    pwmCnt[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.456 r  pwmCnt_reg[0]_i_2/O[0]
                         net (fo=1, unplaced)         0.000    -0.456    pwmCnt_reg[0]_i_2_n_7
                         FDRE                                         r  pwmCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[0]/C
                         clock pessimism              0.280    -0.700    
                         FDRE (Hold_fdre_C_D)         0.105    -0.595    pwmCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.292ns (68.742%)  route 0.133ns (31.258%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 f  pwmCnt_reg[0]/Q
                         net (fo=3, unplaced)         0.133    -0.571    pwmCnt_reg[0]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.526 r  pwmCnt[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.526    pwmCnt[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.420 r  pwmCnt_reg[0]_i_2/O[1]
                         net (fo=1, unplaced)         0.000    -0.420    pwmCnt_reg[0]_i_2_n_6
                         FDRE                                         r  pwmCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[1]/C
                         clock pessimism              0.280    -0.700    
                         FDRE (Hold_fdre_C_D)         0.105    -0.595    pwmCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.332ns (71.432%)  route 0.133ns (28.568%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 f  pwmCnt_reg[0]/Q
                         net (fo=3, unplaced)         0.133    -0.571    pwmCnt_reg[0]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.526 r  pwmCnt[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.526    pwmCnt[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146    -0.380 r  pwmCnt_reg[0]_i_2/O[2]
                         net (fo=1, unplaced)         0.000    -0.380    pwmCnt_reg[0]_i_2_n_5
                         FDRE                                         r  pwmCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[2]/C
                         clock pessimism              0.280    -0.700    
                         FDRE (Hold_fdre_C_D)         0.105    -0.595    pwmCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 pwmCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.249ns (53.088%)  route 0.220ns (46.912%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[11]/Q
                         net (fo=4, unplaced)         0.220    -0.484    pwmCnt_reg[11]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.376 r  pwmCnt_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.376    pwmCnt_reg[8]_i_1_n_4
                         FDRE                                         r  pwmCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[11]/C
                         clock pessimism              0.280    -0.700    
                         FDRE (Hold_fdre_C_D)         0.105    -0.595    pwmCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 pwmCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.249ns (53.088%)  route 0.220ns (46.912%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[3]/Q
                         net (fo=4, unplaced)         0.220    -0.484    pwmCnt_reg[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.376 r  pwmCnt_reg[0]_i_2/O[3]
                         net (fo=1, unplaced)         0.000    -0.376    pwmCnt_reg[0]_i_2_n_4
                         FDRE                                         r  pwmCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[3]/C
                         clock pessimism              0.280    -0.700    
                         FDRE (Hold_fdre_C_D)         0.105    -0.595    pwmCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 pwmCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.249ns (53.088%)  route 0.220ns (46.912%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[7]/Q
                         net (fo=4, unplaced)         0.220    -0.484    pwmCnt_reg[7]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.376 r  pwmCnt_reg[4]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.376    pwmCnt_reg[4]_i_1_n_4
                         FDRE                                         r  pwmCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[7]/C
                         clock pessimism              0.280    -0.700    
                         FDRE (Hold_fdre_C_D)         0.105    -0.595    pwmCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 pwmCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.256ns (53.873%)  route 0.219ns (46.127%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[4]/Q
                         net (fo=4, unplaced)         0.219    -0.485    pwmCnt_reg[4]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.370 r  pwmCnt_reg[4]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.370    pwmCnt_reg[4]_i_1_n_7
                         FDRE                                         r  pwmCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[4]/C
                         clock pessimism              0.280    -0.700    
                         FDRE (Hold_fdre_C_D)         0.105    -0.595    pwmCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.256ns (53.873%)  route 0.219ns (46.127%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[8]/Q
                         net (fo=4, unplaced)         0.219    -0.485    pwmCnt_reg[8]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.370 r  pwmCnt_reg[8]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.370    pwmCnt_reg[8]_i_1_n_7
                         FDRE                                         r  pwmCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[8]/C
                         clock pessimism              0.280    -0.700    
                         FDRE (Hold_fdre_C_D)         0.105    -0.595    pwmCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 pwmCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.292ns (57.122%)  route 0.219ns (42.878%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[4]/Q
                         net (fo=4, unplaced)         0.219    -0.485    pwmCnt_reg[4]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.334 r  pwmCnt_reg[4]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.334    pwmCnt_reg[4]_i_1_n_6
                         FDRE                                         r  pwmCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[5]/C
                         clock pessimism              0.280    -0.700    
                         FDRE (Hold_fdre_C_D)         0.105    -0.595    pwmCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.292ns (57.122%)  route 0.219ns (42.878%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[8]/Q
                         net (fo=4, unplaced)         0.219    -0.485    pwmCnt_reg[8]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.334 r  pwmCnt_reg[8]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.334    pwmCnt_reg[8]_i_1_n_6
                         FDRE                                         r  pwmCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[9]/C
                         clock pessimism              0.280    -0.700    
                         FDRE (Hold_fdre_C_D)         0.105    -0.595    pwmCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_adc_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0  XADC_channel4/U0/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845                 clock_pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751                 clock_pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                 pwmCnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                 pwmCnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                 pwmCnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                 pwmCnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                 pwmCnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                 pwmCnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                 pwmCnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360               clock_pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clock_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178               clock_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084               clock_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084               clock_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667               clock_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027              clock_pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081               clock_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670               clock_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670               clock_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670               clock_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660               clock_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660               clock_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_adc_clk_wiz_0_1
  To Clock:  clk_adc_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.466 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[0]/C
                         clock pessimism              0.531     8.502    
                         clock uncertainty           -0.272     8.230    
                         FDRE (Setup_fdre_C_R)       -0.433     7.797    pwmCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.466 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[10]/C
                         clock pessimism              0.531     8.502    
                         clock uncertainty           -0.272     8.230    
                         FDRE (Setup_fdre_C_R)       -0.433     7.797    pwmCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.466 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[11]/C
                         clock pessimism              0.531     8.502    
                         clock uncertainty           -0.272     8.230    
                         FDRE (Setup_fdre_C_R)       -0.433     7.797    pwmCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.466 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[1]/C
                         clock pessimism              0.531     8.502    
                         clock uncertainty           -0.272     8.230    
                         FDRE (Setup_fdre_C_R)       -0.433     7.797    pwmCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.466 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[2]/C
                         clock pessimism              0.531     8.502    
                         clock uncertainty           -0.272     8.230    
                         FDRE (Setup_fdre_C_R)       -0.433     7.797    pwmCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.466 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[3]/C
                         clock pessimism              0.531     8.502    
                         clock uncertainty           -0.272     8.230    
                         FDRE (Setup_fdre_C_R)       -0.433     7.797    pwmCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.466 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[4]/C
                         clock pessimism              0.531     8.502    
                         clock uncertainty           -0.272     8.230    
                         FDRE (Setup_fdre_C_R)       -0.433     7.797    pwmCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.466 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[5]/C
                         clock pessimism              0.531     8.502    
                         clock uncertainty           -0.272     8.230    
                         FDRE (Setup_fdre_C_R)       -0.433     7.797    pwmCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.466 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
                         clock pessimism              0.531     8.502    
                         clock uncertainty           -0.272     8.230    
                         FDRE (Setup_fdre_C_R)       -0.433     7.797    pwmCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.466 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[7]/C
                         clock pessimism              0.531     8.502    
                         clock uncertainty           -0.272     8.230    
                         FDRE (Setup_fdre_C_R)       -0.433     7.797    pwmCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  6.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.256ns (65.847%)  route 0.133ns (34.153%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 f  pwmCnt_reg[0]/Q
                         net (fo=3, unplaced)         0.133    -0.571    pwmCnt_reg[0]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.526 r  pwmCnt[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.526    pwmCnt[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.456 r  pwmCnt_reg[0]_i_2/O[0]
                         net (fo=1, unplaced)         0.000    -0.456    pwmCnt_reg[0]_i_2_n_7
                         FDRE                                         r  pwmCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[0]/C
                         clock pessimism              0.280    -0.700    
                         FDRE (Hold_fdre_C_D)         0.105    -0.595    pwmCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.292ns (68.742%)  route 0.133ns (31.258%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 f  pwmCnt_reg[0]/Q
                         net (fo=3, unplaced)         0.133    -0.571    pwmCnt_reg[0]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.526 r  pwmCnt[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.526    pwmCnt[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.420 r  pwmCnt_reg[0]_i_2/O[1]
                         net (fo=1, unplaced)         0.000    -0.420    pwmCnt_reg[0]_i_2_n_6
                         FDRE                                         r  pwmCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[1]/C
                         clock pessimism              0.280    -0.700    
                         FDRE (Hold_fdre_C_D)         0.105    -0.595    pwmCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.332ns (71.432%)  route 0.133ns (28.568%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 f  pwmCnt_reg[0]/Q
                         net (fo=3, unplaced)         0.133    -0.571    pwmCnt_reg[0]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.526 r  pwmCnt[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.526    pwmCnt[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146    -0.380 r  pwmCnt_reg[0]_i_2/O[2]
                         net (fo=1, unplaced)         0.000    -0.380    pwmCnt_reg[0]_i_2_n_5
                         FDRE                                         r  pwmCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[2]/C
                         clock pessimism              0.280    -0.700    
                         FDRE (Hold_fdre_C_D)         0.105    -0.595    pwmCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 pwmCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.249ns (53.088%)  route 0.220ns (46.912%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[11]/Q
                         net (fo=4, unplaced)         0.220    -0.484    pwmCnt_reg[11]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.376 r  pwmCnt_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.376    pwmCnt_reg[8]_i_1_n_4
                         FDRE                                         r  pwmCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[11]/C
                         clock pessimism              0.280    -0.700    
                         FDRE (Hold_fdre_C_D)         0.105    -0.595    pwmCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 pwmCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.249ns (53.088%)  route 0.220ns (46.912%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[3]/Q
                         net (fo=4, unplaced)         0.220    -0.484    pwmCnt_reg[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.376 r  pwmCnt_reg[0]_i_2/O[3]
                         net (fo=1, unplaced)         0.000    -0.376    pwmCnt_reg[0]_i_2_n_4
                         FDRE                                         r  pwmCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[3]/C
                         clock pessimism              0.280    -0.700    
                         FDRE (Hold_fdre_C_D)         0.105    -0.595    pwmCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 pwmCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.249ns (53.088%)  route 0.220ns (46.912%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[7]/Q
                         net (fo=4, unplaced)         0.220    -0.484    pwmCnt_reg[7]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.376 r  pwmCnt_reg[4]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.376    pwmCnt_reg[4]_i_1_n_4
                         FDRE                                         r  pwmCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[7]/C
                         clock pessimism              0.280    -0.700    
                         FDRE (Hold_fdre_C_D)         0.105    -0.595    pwmCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 pwmCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.256ns (53.873%)  route 0.219ns (46.127%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[4]/Q
                         net (fo=4, unplaced)         0.219    -0.485    pwmCnt_reg[4]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.370 r  pwmCnt_reg[4]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.370    pwmCnt_reg[4]_i_1_n_7
                         FDRE                                         r  pwmCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[4]/C
                         clock pessimism              0.280    -0.700    
                         FDRE (Hold_fdre_C_D)         0.105    -0.595    pwmCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.256ns (53.873%)  route 0.219ns (46.127%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[8]/Q
                         net (fo=4, unplaced)         0.219    -0.485    pwmCnt_reg[8]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.370 r  pwmCnt_reg[8]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.370    pwmCnt_reg[8]_i_1_n_7
                         FDRE                                         r  pwmCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[8]/C
                         clock pessimism              0.280    -0.700    
                         FDRE (Hold_fdre_C_D)         0.105    -0.595    pwmCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 pwmCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.292ns (57.122%)  route 0.219ns (42.878%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[4]/Q
                         net (fo=4, unplaced)         0.219    -0.485    pwmCnt_reg[4]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.334 r  pwmCnt_reg[4]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.334    pwmCnt_reg[4]_i_1_n_6
                         FDRE                                         r  pwmCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[5]/C
                         clock pessimism              0.280    -0.700    
                         FDRE (Hold_fdre_C_D)         0.105    -0.595    pwmCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.292ns (57.122%)  route 0.219ns (42.878%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[8]/Q
                         net (fo=4, unplaced)         0.219    -0.485    pwmCnt_reg[8]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.334 r  pwmCnt_reg[8]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.334    pwmCnt_reg[8]_i_1_n_6
                         FDRE                                         r  pwmCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[9]/C
                         clock pessimism              0.280    -0.700    
                         FDRE (Hold_fdre_C_D)         0.105    -0.595    pwmCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_adc_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0  XADC_channel4/U0/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844                 clock_pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751                 clock_pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                 pwmCnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                 pwmCnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                 pwmCnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                 pwmCnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                 pwmCnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                 pwmCnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                 pwmCnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360               clock_pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                 pwmCnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clock_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175               clock_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081               clock_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081               clock_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670               clock_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030              clock_pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_adc_clk_wiz_0_1
  To Clock:  clk_adc_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.997ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -0.149ns,  Total Violation       -0.719ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.467 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[0]/C
                         clock pessimism              0.531     8.503    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.467 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[10]/C
                         clock pessimism              0.531     8.503    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.467 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[11]/C
                         clock pessimism              0.531     8.503    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.467 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[1]/C
                         clock pessimism              0.531     8.503    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.467 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[2]/C
                         clock pessimism              0.531     8.503    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.467 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[3]/C
                         clock pessimism              0.531     8.503    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.467 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[4]/C
                         clock pessimism              0.531     8.503    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.467 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[5]/C
                         clock pessimism              0.531     8.503    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.467 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
                         clock pessimism              0.531     8.503    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0 rise@10.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.467 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[7]/C
                         clock pessimism              0.531     8.503    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.149ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.256ns (65.847%)  route 0.133ns (34.153%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 f  pwmCnt_reg[0]/Q
                         net (fo=3, unplaced)         0.133    -0.571    pwmCnt_reg[0]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.526 r  pwmCnt[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.526    pwmCnt[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.456 r  pwmCnt_reg[0]_i_2/O[0]
                         net (fo=1, unplaced)         0.000    -0.456    pwmCnt_reg[0]_i_2_n_7
                         FDRE                                         r  pwmCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[0]/C
                         clock pessimism              0.280    -0.700    
                         clock uncertainty            0.288    -0.412    
                         FDRE (Hold_fdre_C_D)         0.105    -0.307    pwmCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.113ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.292ns (68.742%)  route 0.133ns (31.258%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 f  pwmCnt_reg[0]/Q
                         net (fo=3, unplaced)         0.133    -0.571    pwmCnt_reg[0]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.526 r  pwmCnt[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.526    pwmCnt[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.420 r  pwmCnt_reg[0]_i_2/O[1]
                         net (fo=1, unplaced)         0.000    -0.420    pwmCnt_reg[0]_i_2_n_6
                         FDRE                                         r  pwmCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[1]/C
                         clock pessimism              0.280    -0.700    
                         clock uncertainty            0.288    -0.412    
                         FDRE (Hold_fdre_C_D)         0.105    -0.307    pwmCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.073ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.332ns (71.432%)  route 0.133ns (28.568%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 f  pwmCnt_reg[0]/Q
                         net (fo=3, unplaced)         0.133    -0.571    pwmCnt_reg[0]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.526 r  pwmCnt[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.526    pwmCnt[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146    -0.380 r  pwmCnt_reg[0]_i_2/O[2]
                         net (fo=1, unplaced)         0.000    -0.380    pwmCnt_reg[0]_i_2_n_5
                         FDRE                                         r  pwmCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[2]/C
                         clock pessimism              0.280    -0.700    
                         clock uncertainty            0.288    -0.412    
                         FDRE (Hold_fdre_C_D)         0.105    -0.307    pwmCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 pwmCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.249ns (53.088%)  route 0.220ns (46.912%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[11]/Q
                         net (fo=4, unplaced)         0.220    -0.484    pwmCnt_reg[11]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.376 r  pwmCnt_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.376    pwmCnt_reg[8]_i_1_n_4
                         FDRE                                         r  pwmCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[11]/C
                         clock pessimism              0.280    -0.700    
                         clock uncertainty            0.288    -0.412    
                         FDRE (Hold_fdre_C_D)         0.105    -0.307    pwmCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 pwmCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.249ns (53.088%)  route 0.220ns (46.912%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[3]/Q
                         net (fo=4, unplaced)         0.220    -0.484    pwmCnt_reg[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.376 r  pwmCnt_reg[0]_i_2/O[3]
                         net (fo=1, unplaced)         0.000    -0.376    pwmCnt_reg[0]_i_2_n_4
                         FDRE                                         r  pwmCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[3]/C
                         clock pessimism              0.280    -0.700    
                         clock uncertainty            0.288    -0.412    
                         FDRE (Hold_fdre_C_D)         0.105    -0.307    pwmCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 pwmCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.249ns (53.088%)  route 0.220ns (46.912%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[7]/Q
                         net (fo=4, unplaced)         0.220    -0.484    pwmCnt_reg[7]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.376 r  pwmCnt_reg[4]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.376    pwmCnt_reg[4]_i_1_n_4
                         FDRE                                         r  pwmCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[7]/C
                         clock pessimism              0.280    -0.700    
                         clock uncertainty            0.288    -0.412    
                         FDRE (Hold_fdre_C_D)         0.105    -0.307    pwmCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.063ns  (arrival time - required time)
  Source:                 pwmCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.256ns (53.873%)  route 0.219ns (46.127%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[4]/Q
                         net (fo=4, unplaced)         0.219    -0.485    pwmCnt_reg[4]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.370 r  pwmCnt_reg[4]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.370    pwmCnt_reg[4]_i_1_n_7
                         FDRE                                         r  pwmCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[4]/C
                         clock pessimism              0.280    -0.700    
                         clock uncertainty            0.288    -0.412    
                         FDRE (Hold_fdre_C_D)         0.105    -0.307    pwmCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.063ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.256ns (53.873%)  route 0.219ns (46.127%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[8]/Q
                         net (fo=4, unplaced)         0.219    -0.485    pwmCnt_reg[8]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.370 r  pwmCnt_reg[8]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.370    pwmCnt_reg[8]_i_1_n_7
                         FDRE                                         r  pwmCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[8]/C
                         clock pessimism              0.280    -0.700    
                         clock uncertainty            0.288    -0.412    
                         FDRE (Hold_fdre_C_D)         0.105    -0.307    pwmCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.027ns  (arrival time - required time)
  Source:                 pwmCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.292ns (57.122%)  route 0.219ns (42.878%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[4]/Q
                         net (fo=4, unplaced)         0.219    -0.485    pwmCnt_reg[4]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.334 r  pwmCnt_reg[4]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.334    pwmCnt_reg[4]_i_1_n_6
                         FDRE                                         r  pwmCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[5]/C
                         clock pessimism              0.280    -0.700    
                         clock uncertainty            0.288    -0.412    
                         FDRE (Hold_fdre_C_D)         0.105    -0.307    pwmCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.027ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0 rise@0.000ns - clk_adc_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.292ns (57.122%)  route 0.219ns (42.878%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[8]/Q
                         net (fo=4, unplaced)         0.219    -0.485    pwmCnt_reg[8]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.334 r  pwmCnt_reg[8]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.334    pwmCnt_reg[8]_i_1_n_6
                         FDRE                                         r  pwmCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[9]/C
                         clock pessimism              0.280    -0.700    
                         clock uncertainty            0.288    -0.412    
                         FDRE (Hold_fdre_C_D)         0.105    -0.307    pwmCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                 -0.027    





---------------------------------------------------------------------------------------------------
From Clock:  clk_adc_clk_wiz_0
  To Clock:  clk_adc_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.997ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -0.149ns,  Total Violation       -0.719ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.466 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[0]/C
                         clock pessimism              0.531     8.502    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.466 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[10]/C
                         clock pessimism              0.531     8.502    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.466 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[11]/C
                         clock pessimism              0.531     8.502    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.466 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[1]/C
                         clock pessimism              0.531     8.502    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.466 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[2]/C
                         clock pessimism              0.531     8.502    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.466 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[3]/C
                         clock pessimism              0.531     8.502    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.466 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[4]/C
                         clock pessimism              0.531     8.502    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.466 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[5]/C
                         clock pessimism              0.531     8.502    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.466 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
                         clock pessimism              0.531     8.502    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pwmCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_adc_clk_wiz_0_1 rise@10.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.875ns (27.893%)  route 2.262ns (72.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.060    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.108    -3.048 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.800    -2.248    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.152 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.800    -1.352    clk_adc
                         FDRE                                         r  pwmCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  pwmCnt_reg[6]/Q
                         net (fo=4, unplaced)         0.989     0.093    pwmCnt_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.388 r  pwmCnt[0]_i_3/O
                         net (fo=1, unplaced)         0.449     0.837    pwmCnt[0]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.961 r  pwmCnt[0]_i_1/O
                         net (fo=12, unplaced)        0.824     1.785    clear
                         FDRE                                         r  pwmCnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.844    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378     6.466 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760     7.226    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.317 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.655     7.972    clk_adc
                         FDRE                                         r  pwmCnt_reg[7]/C
                         clock pessimism              0.531     8.502    
                         clock uncertainty           -0.288     8.215    
                         FDRE (Setup_fdre_C_R)       -0.433     7.782    pwmCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  5.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.149ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.256ns (65.847%)  route 0.133ns (34.153%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 f  pwmCnt_reg[0]/Q
                         net (fo=3, unplaced)         0.133    -0.571    pwmCnt_reg[0]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.526 r  pwmCnt[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.526    pwmCnt[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.456 r  pwmCnt_reg[0]_i_2/O[0]
                         net (fo=1, unplaced)         0.000    -0.456    pwmCnt_reg[0]_i_2_n_7
                         FDRE                                         r  pwmCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[0]/C
                         clock pessimism              0.280    -0.700    
                         clock uncertainty            0.288    -0.412    
                         FDRE (Hold_fdre_C_D)         0.105    -0.307    pwmCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.113ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.292ns (68.742%)  route 0.133ns (31.258%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 f  pwmCnt_reg[0]/Q
                         net (fo=3, unplaced)         0.133    -0.571    pwmCnt_reg[0]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.526 r  pwmCnt[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.526    pwmCnt[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.420 r  pwmCnt_reg[0]_i_2/O[1]
                         net (fo=1, unplaced)         0.000    -0.420    pwmCnt_reg[0]_i_2_n_6
                         FDRE                                         r  pwmCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[1]/C
                         clock pessimism              0.280    -0.700    
                         clock uncertainty            0.288    -0.412    
                         FDRE (Hold_fdre_C_D)         0.105    -0.307    pwmCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.073ns  (arrival time - required time)
  Source:                 pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.332ns (71.432%)  route 0.133ns (28.568%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 f  pwmCnt_reg[0]/Q
                         net (fo=3, unplaced)         0.133    -0.571    pwmCnt_reg[0]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.526 r  pwmCnt[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.526    pwmCnt[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146    -0.380 r  pwmCnt_reg[0]_i_2/O[2]
                         net (fo=1, unplaced)         0.000    -0.380    pwmCnt_reg[0]_i_2_n_5
                         FDRE                                         r  pwmCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[2]/C
                         clock pessimism              0.280    -0.700    
                         clock uncertainty            0.288    -0.412    
                         FDRE (Hold_fdre_C_D)         0.105    -0.307    pwmCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 pwmCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.249ns (53.088%)  route 0.220ns (46.912%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[11]/Q
                         net (fo=4, unplaced)         0.220    -0.484    pwmCnt_reg[11]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.376 r  pwmCnt_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.376    pwmCnt_reg[8]_i_1_n_4
                         FDRE                                         r  pwmCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[11]/C
                         clock pessimism              0.280    -0.700    
                         clock uncertainty            0.288    -0.412    
                         FDRE (Hold_fdre_C_D)         0.105    -0.307    pwmCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 pwmCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.249ns (53.088%)  route 0.220ns (46.912%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[3]/Q
                         net (fo=4, unplaced)         0.220    -0.484    pwmCnt_reg[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.376 r  pwmCnt_reg[0]_i_2/O[3]
                         net (fo=1, unplaced)         0.000    -0.376    pwmCnt_reg[0]_i_2_n_4
                         FDRE                                         r  pwmCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[3]/C
                         clock pessimism              0.280    -0.700    
                         clock uncertainty            0.288    -0.412    
                         FDRE (Hold_fdre_C_D)         0.105    -0.307    pwmCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 pwmCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.249ns (53.088%)  route 0.220ns (46.912%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[7]/Q
                         net (fo=4, unplaced)         0.220    -0.484    pwmCnt_reg[7]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.376 r  pwmCnt_reg[4]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.376    pwmCnt_reg[4]_i_1_n_4
                         FDRE                                         r  pwmCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[7]/C
                         clock pessimism              0.280    -0.700    
                         clock uncertainty            0.288    -0.412    
                         FDRE (Hold_fdre_C_D)         0.105    -0.307    pwmCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.063ns  (arrival time - required time)
  Source:                 pwmCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.256ns (53.873%)  route 0.219ns (46.127%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[4]/Q
                         net (fo=4, unplaced)         0.219    -0.485    pwmCnt_reg[4]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.370 r  pwmCnt_reg[4]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.370    pwmCnt_reg[4]_i_1_n_7
                         FDRE                                         r  pwmCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[4]/C
                         clock pessimism              0.280    -0.700    
                         clock uncertainty            0.288    -0.412    
                         FDRE (Hold_fdre_C_D)         0.105    -0.307    pwmCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.063ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.256ns (53.873%)  route 0.219ns (46.127%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[8]/Q
                         net (fo=4, unplaced)         0.219    -0.485    pwmCnt_reg[8]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.370 r  pwmCnt_reg[8]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.370    pwmCnt_reg[8]_i_1_n_7
                         FDRE                                         r  pwmCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[8]/C
                         clock pessimism              0.280    -0.700    
                         clock uncertainty            0.288    -0.412    
                         FDRE (Hold_fdre_C_D)         0.105    -0.307    pwmCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.027ns  (arrival time - required time)
  Source:                 pwmCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.292ns (57.122%)  route 0.219ns (42.878%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[4]/Q
                         net (fo=4, unplaced)         0.219    -0.485    pwmCnt_reg[4]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.334 r  pwmCnt_reg[4]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.334    pwmCnt_reg[4]_i_1_n_6
                         FDRE                                         r  pwmCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[5]/C
                         clock pessimism              0.280    -0.700    
                         clock uncertainty            0.288    -0.412    
                         FDRE (Hold_fdre_C_D)         0.105    -0.307    pwmCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.027ns  (arrival time - required time)
  Source:                 pwmCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwmCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_adc_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_adc_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_adc_clk_wiz_0_1 rise@0.000ns - clk_adc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.292ns (57.122%)  route 0.219ns (42.878%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.571ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_adc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.358    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    -1.418 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.081    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.055 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.210    -0.845    clk_adc
                         FDRE                                         r  pwmCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  pwmCnt_reg[8]/Q
                         net (fo=4, unplaced)         0.219    -0.485    pwmCnt_reg[8]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.334 r  pwmCnt_reg[8]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.334    pwmCnt_reg[8]_i_1_n_6
                         FDRE                                         r  pwmCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_adc_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_pll/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_pll/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.691    clock_pll/inst/clk_in_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    -1.719 r  clock_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.355    -1.364    clock_pll/inst/clk_adc_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.335 r  clock_pll/inst/clkout2_buf/O
                         net (fo=13, unplaced)        0.355    -0.980    clk_adc
                         FDRE                                         r  pwmCnt_reg[9]/C
                         clock pessimism              0.280    -0.700    
                         clock uncertainty            0.288    -0.412    
                         FDRE (Hold_fdre_C_D)         0.105    -0.307    pwmCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                 -0.027    





