diff --git a/include/configs/udx710_3h10_nse.h b/include/configs/udx710_3h10_nse.h
index 4bc2907..45448ac 100644
--- a/include/configs/udx710_3h10_nse.h
+++ b/include/configs/udx710_3h10_nse.h
@@ -27,12 +27,12 @@
 #define CONFIG_SPL_BAK
 #define CONFIG_MISC_INIT_R                     /* call misc_init_r()	      */
 #define CONFIG_BOARD_LATE_INIT         /* call board_late_init() */
-//#define CONFIG_SUPPORT_RAW_INITRD
+/*#define CONFIG_SUPPORT_RAW_INITRD*/
 #define CONFIG_SPRD_NO_SD
 
 /* Cache Definitions */
-//#define CONFIG_SYS_DCACHE_OFF
-//#define CONFIG_SYS_ICACHE_OFF
+/*#define CONFIG_SYS_DCACHE_OFF*/
+/*#define CONFIG_SYS_ICACHE_OFF*/
 
 #define CONFIG_IDENT_STRING		"orca"
 
@@ -80,20 +80,20 @@
 #define CONFIG_SUPPORT_LOWPOWER
 
 /* DCDCCORE drop config when chip into deep sleep */
-//#define CONFIG_DCDCCORE_DEEP_DROP_EN
-#define CONFIG_DCDCCORE_DEEP_DROP_VOL 			600 //mV
+/*#define CONFIG_DCDCCORE_DEEP_DROP_EN*/
+#define CONFIG_DCDCCORE_DEEP_DROP_VOL 			600 /*mV*/
 
 /* DCDCCORE drop step config */
-//#define CONFIG_DCDCCORE_DROP_STEP_EN
-#define CONFIG_DCDCCORE_DROP_STEP_VOL			20 //mV
-#define CONFIG_DCDCCORE_DROP_STEP_DLY			4  //(4 + 1) * 32k clock / step
+/*#define CONFIG_DCDCCORE_DROP_STEP_EN*/
+#define CONFIG_DCDCCORE_DROP_STEP_VOL			20 /*mV*/
+#define CONFIG_DCDCCORE_DROP_STEP_DLY			4  /*(4 + 1) * 32k clock step */
 
 /* DCDCGPU drop config when chip into deep sleep */
 #define CONFIG_DCDCGPU_DEEP_DROP_EN     1
-#define CONFIG_DCDCGPU_DEEP_DROP_VOL    (600 * 1000U) / 3125U //600mV
+#define CONFIG_DCDCGPU_DEEP_DROP_VOL    (600 * 1000U) / 3125U /*600mV*/
 
 /* Debug config */
-//#define CONFIG_DEBUG_DCDCLDO_FORCE_ON
+/*#define CONFIG_DEBUG_DCDCLDO_FORCE_ON*/
 /* Orca Lowpower feature support end */
 
 
@@ -141,11 +141,11 @@
 #define CONFIG_CMD_IMI
 #define CONFIG_CMD_MEMORY
 #define CONFIG_CMD_MII
-//#define CONFIG_CMD_NET
+/*#define CONFIG_CMD_NET*/
 #define CONFIG_CMD_PING
 #define CONFIG_CMD_SAVEENV
 #define CONFIG_CMD_RUN
-//#define CONFIG_CMD_BOOTD
+/*#define CONFIG_CMD_BOOTD*/
 #define CONFIG_CMD_ECHO
 #define CONFIG_CMD_SOURCE
 #define CONFIG_CMD_FAT
@@ -209,19 +209,19 @@
 #define CONFIG_BOOTARGS MEM_INIT_PARA" loglevel=7 console=ttyS0,115200n8 init=/init " MTDPARTS_DEFAULT
 
 /*auto boot with normal mode*/
-//#define CONFIG_AUTOBOOT
+/*#define CONFIG_AUTOBOOT*/
 
 /*boot with modem*/
 #define BOOT_NATIVE_LINUX_MODEM  1
 
-//#define CONFIG_MINI_TRUSTZONE
+/*#define CONFIG_MINI_TRUSTZONE*/
 
 #define CONFIG_SUPPORT_NR
-//#define CONFIG_SUPPORT_LTE
-//#define CONFIG_ADVANCED_LTE
+/*#define CONFIG_SUPPORT_LTE*/
+/*#define CONFIG_ADVANCED_LTE*/
 
-//#define CONFIG_SUPPORT_WLTE
-//#define CONFIG_SUPPORT_GSM
+/*#define CONFIG_SUPPORT_WLTE*/
+/*#define CONFIG_SUPPORT_GSM*/
 
 /* boot vector is bin start + header(0x80 bytes) in word size */
 #define CONFIG_SUPPORT_AGDSP
@@ -308,7 +308,7 @@
 
 #define CALIBRATION_FLAG_CP1	0x8da20000
 
-//#define CONFIG_DWC_OTG
+/*#define CONFIG_DWC_OTG*/
 #define CONFIG_MODEM_CALIBERATE
 #define CALIBRATE_ENUM_MS 15000
 #define CALIBRATE_IO_MS 2000
@@ -330,7 +330,7 @@
 #define PWR_KEY_DETECT_CNT  2
 #define ALARM_LEAD_SET_MS 0 /* time set for alarm boot in advancd */
 #define LOW_BAT_VOL            3500 /*phone battery voltage low than this value will not boot up*/
-#define LOW_BAT_VOL_CHG        3300    //3.3V charger connect
+#define LOW_BAT_VOL_CHG        3300    /*3.3V charger connect*/
 
 
 /*for device tree*/
@@ -339,7 +339,7 @@
 #define DT_SOC_VER     0x20000
 
 
-#define SIMLOCK_ADR      (0x891FE800+0x4)   //0x4 just for data header
+#define SIMLOCK_ADR      (0x891FE800+0x4)   /*0x4 just for data header*/
 
 #define KERNEL_ADR      0x80080000
 #define DT_ADR          0x85400000
@@ -385,21 +385,21 @@
 #define UID_DOUBLE 0
 
 /*7S reset config*/
-#define CONFIG_7S_RST_MODULE_EN		1	//0:disable module; 1:enable module
+#define CONFIG_7S_RST_MODULE_EN		1	/*0:disable module; 1:enable module*/
 
 #ifdef DEBUG
-#define CONFIG_7S_RST_SW_MODE	1	//0:hw reset,1:arm reset,power keep on	//soft for debug version
+#define CONFIG_7S_RST_SW_MODE	1	/*0:hw reset,1:arm reset,power keep on*/	/*soft for debug version*/
 #else
-#define CONFIG_7S_RST_SW_MODE	0	//0:hw reset,1:arm reset,power keep on	//hard for user version
+#define CONFIG_7S_RST_SW_MODE	0	/*0:hw reset,1:arm reset,power keep on	*//*hard for user version*/
 #endif
 
-#define CONFIG_7S_RST_SHORT_MODE	1	//0:long press then release key to trigger;1:press key some time to trigger
-#define CONFIG_7S_RST_2KEY_MODE		0	//0:1Key--Normal mode; 1:2KEY
-#define CONFIG_7S_RST_THRESHOLD		7	//7S, hold key down for this time to trigger
+#define CONFIG_7S_RST_SHORT_MODE	1	/*0:long press then release key to trigger;1:press key some time to trigger*/
+#define CONFIG_7S_RST_2KEY_MODE		0	/*0:1Key--Normal mode; 1:2KEY*/
+#define CONFIG_7S_RST_THRESHOLD		7	/*7S, hold key down for this time to trigger*/
 
  /*SMPL config*/
-//#define CONFIG_SMPL_EN
-#define CONFIG_SMPL_THRESHOLD 	0		//one step is 0.25S
+/*#define CONFIG_SMPL_EN*/
+#define CONFIG_SMPL_THRESHOLD 	0		/*one step is 0.25S*/
 
 /* Chip Driver Macro Definitions End*/
 /*active arm7 ram before access to it*/
