$date
	Sat Oct 24 19:46:16 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 12 ! q [11:0] $end
$var reg 1 " clk $end
$var reg 12 # d [11:0] $end
$var reg 1 $ enabled $end
$var reg 1 % load $end
$var reg 1 & reset $end
$scope module U1 $end
$var wire 1 " clk $end
$var wire 12 ' d [11:0] $end
$var wire 1 $ enabled $end
$var wire 1 % load $end
$var wire 1 & reset $end
$var reg 12 ( q [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 (
b1100100 '
0&
0%
1$
b1100100 #
0"
b1 !
$end
#1
b10 !
b10 (
1"
#2
0"
#3
1"
0$
#4
0"
#5
1"
#6
0"
#7
1"
#8
0"
#9
1"
#10
b11 !
b11 (
0"
1%
1$
#11
b100 !
b100 (
1"
#12
0"
#13
b101 !
b101 (
1"
#14
0"
#15
b0 !
b0 (
1"
1&
#16
0"
0&
#17
b1 !
b1 (
1"
#18
0"
#19
b10 !
b10 (
1"
#20
0"
#21
b11 !
b11 (
1"
#22
0"
#23
b0 !
b0 (
1"
1&
#24
0"
0&
#25
b1 !
b1 (
1"
