
STM32_F103_PS2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002638  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000174  08002744  08002744  00003744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080028b8  080028b8  00004038  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080028b8  080028b8  00004038  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080028b8  080028b8  00004038  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080028b8  080028b8  000038b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080028bc  080028bc  000038bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000038  20000000  080028c0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000138  20000038  080028f8  00004038  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000170  080028f8  00004170  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004038  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008b30  00000000  00000000  00004061  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019db  00000000  00000000  0000cb91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009a8  00000000  00000000  0000e570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000076d  00000000  00000000  0000ef18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016a2b  00000000  00000000  0000f685  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aaf5  00000000  00000000  000260b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000846f7  00000000  00000000  00030ba5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b529c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002748  00000000  00000000  000b52e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000b7a28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000038 	.word	0x20000038
 8000128:	00000000 	.word	0x00000000
 800012c:	0800272c 	.word	0x0800272c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000003c 	.word	0x2000003c
 8000148:	0800272c 	.word	0x0800272c

0800014c <Keyboard_Init>:
 *      Author: Dong Bao
 */

#include "keyboard.h"

void Keyboard_Init(Keyboard_HandleTypeDef *key, GPIO_TypeDef *column_port, GPIO_TypeDef *row_port, uint8_t column, uint8_t row) {
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	607a      	str	r2, [r7, #4]
 8000158:	70fb      	strb	r3, [r7, #3]
	key->column_port = column_port;
 800015a:	68fb      	ldr	r3, [r7, #12]
 800015c:	68ba      	ldr	r2, [r7, #8]
 800015e:	605a      	str	r2, [r3, #4]
	key->row_port = row_port;
 8000160:	68fb      	ldr	r3, [r7, #12]
 8000162:	687a      	ldr	r2, [r7, #4]
 8000164:	601a      	str	r2, [r3, #0]
	key->row_size = row;
 8000166:	68fb      	ldr	r3, [r7, #12]
 8000168:	7e3a      	ldrb	r2, [r7, #24]
 800016a:	721a      	strb	r2, [r3, #8]
	key->column_size = column;
 800016c:	68fb      	ldr	r3, [r7, #12]
 800016e:	78fa      	ldrb	r2, [r7, #3]
 8000170:	725a      	strb	r2, [r3, #9]
}
 8000172:	bf00      	nop
 8000174:	3714      	adds	r7, #20
 8000176:	46bd      	mov	sp, r7
 8000178:	bc80      	pop	{r7}
 800017a:	4770      	bx	lr

0800017c <Send_Code>:

void Send_Code(PS2_HandleTypeDef *ps2, uint32_t keycode, uint8_t keyState) {
 800017c:	b580      	push	{r7, lr}
 800017e:	b084      	sub	sp, #16
 8000180:	af00      	add	r7, sp, #0
 8000182:	60f8      	str	r0, [r7, #12]
 8000184:	60b9      	str	r1, [r7, #8]
 8000186:	4613      	mov	r3, r2
 8000188:	71fb      	strb	r3, [r7, #7]
	HAL_TIM_Base_Stop_IT(&htim2);
 800018a:	4830      	ldr	r0, [pc, #192]	@ (800024c <Send_Code+0xd0>)
 800018c:	f001 ff24 	bl	8001fd8 <HAL_TIM_Base_Stop_IT>

	if( keyState ){
 8000190:	79fb      	ldrb	r3, [r7, #7]
 8000192:	2b00      	cmp	r3, #0
 8000194:	d020      	beq.n	80001d8 <Send_Code+0x5c>
		// check if extended code
		if( (keycode & 0xff0000) == 0xe00000 ){
 8000196:	68bb      	ldr	r3, [r7, #8]
 8000198:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800019c:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 80001a0:	d111      	bne.n	80001c6 <Send_Code+0x4a>
			// transmit extension, then keycode
			PS2_Transmit(ps2, EXT);
 80001a2:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 80001a6:	68f8      	ldr	r0, [r7, #12]
 80001a8:	f000 fdac 	bl	8000d04 <PS2_Transmit>
			delay_us(BREAK); // BREAK period between code and extension/state transmission
 80001ac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80001b0:	f000 fd70 	bl	8000c94 <delay_us>
			PS2_Transmit(ps2, keycode);
 80001b4:	68b9      	ldr	r1, [r7, #8]
 80001b6:	68f8      	ldr	r0, [r7, #12]
 80001b8:	f000 fda4 	bl	8000d04 <PS2_Transmit>
			delay_us(BREAK);
 80001bc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80001c0:	f000 fd68 	bl	8000c94 <delay_us>
 80001c4:	e03a      	b.n	800023c <Send_Code+0xc0>
		}else{
			PS2_Transmit(ps2, keycode);
 80001c6:	68b9      	ldr	r1, [r7, #8]
 80001c8:	68f8      	ldr	r0, [r7, #12]
 80001ca:	f000 fd9b 	bl	8000d04 <PS2_Transmit>
			delay_us(BREAK);
 80001ce:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80001d2:	f000 fd5f 	bl	8000c94 <delay_us>
 80001d6:	e031      	b.n	800023c <Send_Code+0xc0>
		}
	}else{ // else the keyState is zero, indicating to send the code for releasing a key
		// check if extended code
		if( (keycode & 0xff0000) == 0xe00000 ){
 80001d8:	68bb      	ldr	r3, [r7, #8]
 80001da:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80001de:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 80001e2:	d11a      	bne.n	800021a <Send_Code+0x9e>
			// transmit extension, then release code, then finally keycode
			PS2_Transmit(ps2, EXT);
 80001e4:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 80001e8:	68f8      	ldr	r0, [r7, #12]
 80001ea:	f000 fd8b 	bl	8000d04 <PS2_Transmit>
			delay_us(BREAK);
 80001ee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80001f2:	f000 fd4f 	bl	8000c94 <delay_us>
			PS2_Transmit(ps2, REL);
 80001f6:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 80001fa:	68f8      	ldr	r0, [r7, #12]
 80001fc:	f000 fd82 	bl	8000d04 <PS2_Transmit>
			delay_us(BREAK);
 8000200:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000204:	f000 fd46 	bl	8000c94 <delay_us>
			PS2_Transmit(ps2, keycode);
 8000208:	68b9      	ldr	r1, [r7, #8]
 800020a:	68f8      	ldr	r0, [r7, #12]
 800020c:	f000 fd7a 	bl	8000d04 <PS2_Transmit>
			delay_us(BREAK);
 8000210:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000214:	f000 fd3e 	bl	8000c94 <delay_us>
 8000218:	e010      	b.n	800023c <Send_Code+0xc0>
		}else{
			// transmit release code, then keycode
			PS2_Transmit(ps2, REL);
 800021a:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 800021e:	68f8      	ldr	r0, [r7, #12]
 8000220:	f000 fd70 	bl	8000d04 <PS2_Transmit>
			delay_us(BREAK);
 8000224:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000228:	f000 fd34 	bl	8000c94 <delay_us>
			PS2_Transmit(ps2, keycode);
 800022c:	68b9      	ldr	r1, [r7, #8]
 800022e:	68f8      	ldr	r0, [r7, #12]
 8000230:	f000 fd68 	bl	8000d04 <PS2_Transmit>
			delay_us(BREAK);
 8000234:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000238:	f000 fd2c 	bl	8000c94 <delay_us>
		}
	}

	HAL_TIM_Base_Start_IT(&htim2);
 800023c:	4803      	ldr	r0, [pc, #12]	@ (800024c <Send_Code+0xd0>)
 800023e:	f001 fe79 	bl	8001f34 <HAL_TIM_Base_Start_IT>
}
 8000242:	bf00      	nop
 8000244:	3710      	adds	r7, #16
 8000246:	46bd      	mov	sp, r7
 8000248:	bd80      	pop	{r7, pc}
 800024a:	bf00      	nop
 800024c:	2000009c 	.word	0x2000009c

08000250 <Follow_Command>:

void Follow_Command(PS2_HandleTypeDef *ps2, uint32_t command) {
 8000250:	b580      	push	{r7, lr}
 8000252:	b084      	sub	sp, #16
 8000254:	af00      	add	r7, sp, #0
 8000256:	6078      	str	r0, [r7, #4]
 8000258:	6039      	str	r1, [r7, #0]
	command &= 0xff; // truncates command for below switch statement
 800025a:	683b      	ldr	r3, [r7, #0]
 800025c:	b2db      	uxtb	r3, r3
 800025e:	603b      	str	r3, [r7, #0]
    uint32_t arg; // for receiving bytes back from the host when necessary
    switch( command ){
 8000260:	683b      	ldr	r3, [r7, #0]
 8000262:	3bed      	subs	r3, #237	@ 0xed
 8000264:	2b12      	cmp	r3, #18
 8000266:	f200 8128 	bhi.w	80004ba <Follow_Command+0x26a>
 800026a:	a201      	add	r2, pc, #4	@ (adr r2, 8000270 <Follow_Command+0x20>)
 800026c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000270:	080002bd 	.word	0x080002bd
 8000274:	080002ff 	.word	0x080002ff
 8000278:	080004bb 	.word	0x080004bb
 800027c:	0800030b 	.word	0x0800030b
 8000280:	080004bb 	.word	0x080004bb
 8000284:	08000341 	.word	0x08000341
 8000288:	08000369 	.word	0x08000369
 800028c:	08000433 	.word	0x08000433
 8000290:	08000445 	.word	0x08000445
 8000294:	0800048d 	.word	0x0800048d
 8000298:	0800048d 	.word	0x0800048d
 800029c:	0800048d 	.word	0x0800048d
 80002a0:	0800048d 	.word	0x0800048d
 80002a4:	0800048d 	.word	0x0800048d
 80002a8:	08000499 	.word	0x08000499
 80002ac:	08000499 	.word	0x08000499
 80002b0:	08000499 	.word	0x08000499
 80002b4:	08000457 	.word	0x08000457
 80002b8:	0800046f 	.word	0x0800046f
        case 0xed: // set LEDs
        	PS2_Transmit(ps2, ACK);      // acknowledge
 80002bc:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 80002c0:	6878      	ldr	r0, [r7, #4]
 80002c2:	f000 fd1f 	bl	8000d04 <PS2_Transmit>
            PS2_Receive(ps2, &arg);    // read argument byte from host
 80002c6:	f107 030c 	add.w	r3, r7, #12
 80002ca:	4619      	mov	r1, r3
 80002cc:	6878      	ldr	r0, [r7, #4]
 80002ce:	f000 fd65 	bl	8000d9c <PS2_Receive>
            PS2_Transmit(ps2, ACK);      // acknowledge
 80002d2:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 80002d6:	6878      	ldr	r0, [r7, #4]
 80002d8:	f000 fd14 	bl	8000d04 <PS2_Transmit>
            // check state of CapsLock LED (bit 2), the only "lock-key" present on version 1.0 of this keyboard
            if( (arg & 0x04) ){
 80002dc:	68fb      	ldr	r3, [r7, #12]
 80002de:	f003 0304 	and.w	r3, r3, #4
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d005      	beq.n	80002f2 <Follow_Command+0xa2>
                HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); // set CapsLock LED
 80002e6:	2201      	movs	r2, #1
 80002e8:	2101      	movs	r1, #1
 80002ea:	4879      	ldr	r0, [pc, #484]	@ (80004d0 <Follow_Command+0x280>)
 80002ec:	f001 f991 	bl	8001612 <HAL_GPIO_WritePin>
            }else{
            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); // clear CapsLock LED // 1111 0111
            }// other LEDs would be: bit 0 == ScrollLock, bit 1 == NumberLock, bit 3 == International purposes (unused in US KBs)
            break;
 80002f0:	e0ea      	b.n	80004c8 <Follow_Command+0x278>
            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); // clear CapsLock LED // 1111 0111
 80002f2:	2200      	movs	r2, #0
 80002f4:	2101      	movs	r1, #1
 80002f6:	4876      	ldr	r0, [pc, #472]	@ (80004d0 <Follow_Command+0x280>)
 80002f8:	f001 f98b 	bl	8001612 <HAL_GPIO_WritePin>
            break;
 80002fc:	e0e4      	b.n	80004c8 <Follow_Command+0x278>
        case 0xee: // echo
        	PS2_Transmit(ps2, 0x03ee);   // respond to host with an echo back
 80002fe:	f240 31ee 	movw	r1, #1006	@ 0x3ee
 8000302:	6878      	ldr	r0, [r7, #4]
 8000304:	f000 fcfe 	bl	8000d04 <PS2_Transmit>
            break;
 8000308:	e0de      	b.n	80004c8 <Follow_Command+0x278>
        case 0xf0: // scan code set
        	PS2_Transmit(ps2, ACK);      // acknowledge
 800030a:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 800030e:	6878      	ldr	r0, [r7, #4]
 8000310:	f000 fcf8 	bl	8000d04 <PS2_Transmit>
            PS2_Receive(ps2, &arg);    // read argument byte from host
 8000314:	f107 030c 	add.w	r3, r7, #12
 8000318:	4619      	mov	r1, r3
 800031a:	6878      	ldr	r0, [r7, #4]
 800031c:	f000 fd3e 	bl	8000d9c <PS2_Receive>
            PS2_Transmit(ps2, ACK);      // acknowledge
 8000320:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 8000324:	6878      	ldr	r0, [r7, #4]
 8000326:	f000 fced 	bl	8000d04 <PS2_Transmit>
            // if the argument received is 0, respond with current scan code set (which is 0x02)
            if( !(arg & 0xff) )
 800032a:	68fb      	ldr	r3, [r7, #12]
 800032c:	b2db      	uxtb	r3, r3
 800032e:	2b00      	cmp	r3, #0
 8000330:	f040 80c9 	bne.w	80004c6 <Follow_Command+0x276>
            	PS2_Transmit(ps2, 0x0341); // respond with scan code set (firmware is hardcoded as always Set 2 or code 0x41)
 8000334:	f240 3141 	movw	r1, #833	@ 0x341
 8000338:	6878      	ldr	r0, [r7, #4]
 800033a:	f000 fce3 	bl	8000d04 <PS2_Transmit>
            break;
 800033e:	e0c2      	b.n	80004c6 <Follow_Command+0x276>
        case 0xf2: // read ID
            // respond with device id of 0xab83 (host appears to sometimes disregard the second/low byte, although this may only be due to having seperate ports for KB and mouse)
        	PS2_Transmit(ps2, ACK);      // acknowledge
 8000340:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 8000344:	6878      	ldr	r0, [r7, #4]
 8000346:	f000 fcdd 	bl	8000d04 <PS2_Transmit>
        	PS2_Transmit(ps2, 0x02ab);
 800034a:	f240 21ab 	movw	r1, #683	@ 0x2ab
 800034e:	6878      	ldr	r0, [r7, #4]
 8000350:	f000 fcd8 	bl	8000d04 <PS2_Transmit>
            delay_us(BREAK);    // brief delay to ensure reception
 8000354:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000358:	f000 fc9c 	bl	8000c94 <delay_us>
            PS2_Transmit(ps2, 0x0283);
 800035c:	f240 2183 	movw	r1, #643	@ 0x283
 8000360:	6878      	ldr	r0, [r7, #4]
 8000362:	f000 fccf 	bl	8000d04 <PS2_Transmit>
            break;
 8000366:	e0af      	b.n	80004c8 <Follow_Command+0x278>
        case 0xf3: // set typematic delay / auto-repeat rate of keycodes
        	PS2_Transmit(ps2, ACK);      // acknowledge
 8000368:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 800036c:	6878      	ldr	r0, [r7, #4]
 800036e:	f000 fcc9 	bl	8000d04 <PS2_Transmit>
            PS2_Receive(ps2, &arg);    // read the argument from host
 8000372:	f107 030c 	add.w	r3, r7, #12
 8000376:	4619      	mov	r1, r3
 8000378:	6878      	ldr	r0, [r7, #4]
 800037a:	f000 fd0f 	bl	8000d9c <PS2_Receive>
            PS2_Transmit(ps2, ACK);      // acknowledge
 800037e:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 8000382:	6878      	ldr	r0, [r7, #4]
 8000384:	f000 fcbe 	bl	8000d04 <PS2_Transmit>
            // set requested repeat rate (bits 0-4 of arg, 000X-XXXX) // (1000 / REPEAT_RATE * 10) cps
            if( (arg & 0x1F) >= 0x18 && (arg & 0x1F) <= 0x1F )
 8000388:	68fb      	ldr	r3, [r7, #12]
 800038a:	f003 031f 	and.w	r3, r3, #31
 800038e:	2b17      	cmp	r3, #23
 8000390:	d903      	bls.n	800039a <Follow_Command+0x14a>
                REPEAT_RATE = 50; // 2 cps
 8000392:	4b50      	ldr	r3, [pc, #320]	@ (80004d4 <Follow_Command+0x284>)
 8000394:	2232      	movs	r2, #50	@ 0x32
 8000396:	701a      	strb	r2, [r3, #0]
 8000398:	e02c      	b.n	80003f4 <Follow_Command+0x1a4>
            else if( (arg & 0x1F) >= 0x10 && (arg & 0x1F) <= 0x17 )
 800039a:	68fb      	ldr	r3, [r7, #12]
 800039c:	f003 0310 	and.w	r3, r3, #16
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d008      	beq.n	80003b6 <Follow_Command+0x166>
 80003a4:	68fb      	ldr	r3, [r7, #12]
 80003a6:	f003 031f 	and.w	r3, r3, #31
 80003aa:	2b17      	cmp	r3, #23
 80003ac:	d803      	bhi.n	80003b6 <Follow_Command+0x166>
                REPEAT_RATE = 25; // 4 cps
 80003ae:	4b49      	ldr	r3, [pc, #292]	@ (80004d4 <Follow_Command+0x284>)
 80003b0:	2219      	movs	r2, #25
 80003b2:	701a      	strb	r2, [r3, #0]
 80003b4:	e01e      	b.n	80003f4 <Follow_Command+0x1a4>
            else if( (arg & 0x1F) >= 0x08 && (arg & 0x1F) <= 0x0f )
 80003b6:	68fb      	ldr	r3, [r7, #12]
 80003b8:	f003 0318 	and.w	r3, r3, #24
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d008      	beq.n	80003d2 <Follow_Command+0x182>
 80003c0:	68fb      	ldr	r3, [r7, #12]
 80003c2:	f003 0310 	and.w	r3, r3, #16
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d103      	bne.n	80003d2 <Follow_Command+0x182>
                REPEAT_RATE = 12; // 8.3 cps
 80003ca:	4b42      	ldr	r3, [pc, #264]	@ (80004d4 <Follow_Command+0x284>)
 80003cc:	220c      	movs	r2, #12
 80003ce:	701a      	strb	r2, [r3, #0]
 80003d0:	e010      	b.n	80003f4 <Follow_Command+0x1a4>
            else if( (arg & 0x1F) >= 0x04 && (arg & 0x1F) <= 0x07 )
 80003d2:	68fb      	ldr	r3, [r7, #12]
 80003d4:	f003 031c 	and.w	r3, r3, #28
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d008      	beq.n	80003ee <Follow_Command+0x19e>
 80003dc:	68fb      	ldr	r3, [r7, #12]
 80003de:	f003 0318 	and.w	r3, r3, #24
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d103      	bne.n	80003ee <Follow_Command+0x19e>
                REPEAT_RATE = 6; // 16.6 cps
 80003e6:	4b3b      	ldr	r3, [pc, #236]	@ (80004d4 <Follow_Command+0x284>)
 80003e8:	2206      	movs	r2, #6
 80003ea:	701a      	strb	r2, [r3, #0]
 80003ec:	e002      	b.n	80003f4 <Follow_Command+0x1a4>
            else
                REPEAT_RATE = 3; // 33.3 cps
 80003ee:	4b39      	ldr	r3, [pc, #228]	@ (80004d4 <Follow_Command+0x284>)
 80003f0:	2203      	movs	r2, #3
 80003f2:	701a      	strb	r2, [r3, #0]
            // set the requested delay before keys repeat (bits 5-6 of arg, 0XX0-0000) // (REPEAT_DELAY * 10) milliseconds
            if( (arg & 0x60) == 0x20 )      // 0x01
 80003f4:	68fb      	ldr	r3, [r7, #12]
 80003f6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80003fa:	2b20      	cmp	r3, #32
 80003fc:	d103      	bne.n	8000406 <Follow_Command+0x1b6>
                REPEAT_DELAY = 50; // 500ms
 80003fe:	4b36      	ldr	r3, [pc, #216]	@ (80004d8 <Follow_Command+0x288>)
 8000400:	2232      	movs	r2, #50	@ 0x32
 8000402:	701a      	strb	r2, [r3, #0]
                REPEAT_DELAY = 75; // 750ms
            else if( (arg & 0x60) == 0x60 ) // 0x11
                REPEAT_DELAY = 100; // 1000ms
            else                            // 0x00
                REPEAT_DELAY = 25; // 250ms
            break;
 8000404:	e060      	b.n	80004c8 <Follow_Command+0x278>
            else if( (arg & 0x60) == 0x40 ) // 0x10
 8000406:	68fb      	ldr	r3, [r7, #12]
 8000408:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800040c:	2b40      	cmp	r3, #64	@ 0x40
 800040e:	d103      	bne.n	8000418 <Follow_Command+0x1c8>
                REPEAT_DELAY = 75; // 750ms
 8000410:	4b31      	ldr	r3, [pc, #196]	@ (80004d8 <Follow_Command+0x288>)
 8000412:	224b      	movs	r2, #75	@ 0x4b
 8000414:	701a      	strb	r2, [r3, #0]
            break;
 8000416:	e057      	b.n	80004c8 <Follow_Command+0x278>
            else if( (arg & 0x60) == 0x60 ) // 0x11
 8000418:	68fb      	ldr	r3, [r7, #12]
 800041a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800041e:	2b60      	cmp	r3, #96	@ 0x60
 8000420:	d103      	bne.n	800042a <Follow_Command+0x1da>
                REPEAT_DELAY = 100; // 1000ms
 8000422:	4b2d      	ldr	r3, [pc, #180]	@ (80004d8 <Follow_Command+0x288>)
 8000424:	2264      	movs	r2, #100	@ 0x64
 8000426:	701a      	strb	r2, [r3, #0]
            break;
 8000428:	e04e      	b.n	80004c8 <Follow_Command+0x278>
                REPEAT_DELAY = 25; // 250ms
 800042a:	4b2b      	ldr	r3, [pc, #172]	@ (80004d8 <Follow_Command+0x288>)
 800042c:	2219      	movs	r2, #25
 800042e:	701a      	strb	r2, [r3, #0]
            break;
 8000430:	e04a      	b.n	80004c8 <Follow_Command+0x278>
        case 0xf4: // enable (enables key-matrix scanning)
        	PS2_Transmit(ps2, ACK);      // acknowledge
 8000432:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 8000436:	6878      	ldr	r0, [r7, #4]
 8000438:	f000 fc64 	bl	8000d04 <PS2_Transmit>
            EN = 1;
 800043c:	4b27      	ldr	r3, [pc, #156]	@ (80004dc <Follow_Command+0x28c>)
 800043e:	2201      	movs	r2, #1
 8000440:	701a      	strb	r2, [r3, #0]
            break;
 8000442:	e041      	b.n	80004c8 <Follow_Command+0x278>
        case 0xf5: // disable (disables key-matrix scanning)
        	PS2_Transmit(ps2, ACK);      // acknowledge
 8000444:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 8000448:	6878      	ldr	r0, [r7, #4]
 800044a:	f000 fc5b 	bl	8000d04 <PS2_Transmit>
            EN = 0;
 800044e:	4b23      	ldr	r3, [pc, #140]	@ (80004dc <Follow_Command+0x28c>)
 8000450:	2200      	movs	r2, #0
 8000452:	701a      	strb	r2, [r3, #0]
            break;
 8000454:	e038      	b.n	80004c8 <Follow_Command+0x278>
        case 0xfe: // resend last byte
        	PS2_Transmit(ps2, ACK);      // acknowledge
 8000456:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 800045a:	6878      	ldr	r0, [r7, #4]
 800045c:	f000 fc52 	bl	8000d04 <PS2_Transmit>
        	PS2_Transmit(ps2, LAST_BYTE);// last byte sent (seems seldom to be called)
 8000460:	4b1f      	ldr	r3, [pc, #124]	@ (80004e0 <Follow_Command+0x290>)
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	4619      	mov	r1, r3
 8000466:	6878      	ldr	r0, [r7, #4]
 8000468:	f000 fc4c 	bl	8000d04 <PS2_Transmit>
            break;
 800046c:	e02c      	b.n	80004c8 <Follow_Command+0x278>
        case 0xff: // reset
        	PS2_Transmit(ps2, ACK);      // acknowledge
 800046e:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 8000472:	6878      	ldr	r0, [r7, #4]
 8000474:	f000 fc46 	bl	8000d04 <PS2_Transmit>
            delay_us(BREAK);    // brief delay for "simulating" a reset, but also to ensure reception
 8000478:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800047c:	f000 fc0a 	bl	8000c94 <delay_us>
            PS2_Transmit(ps2, 0x03aa);   // report BAT successful
 8000480:	f240 31aa 	movw	r1, #938	@ 0x3aa
 8000484:	6878      	ldr	r0, [r7, #4]
 8000486:	f000 fc3d 	bl	8000d04 <PS2_Transmit>
            break;
 800048a:	e01d      	b.n	80004c8 <Follow_Command+0x278>
        case 0xf6: // set default
        case 0xf7: // set all keys to typematic/autorepeat
        case 0xf8: // set all keys to make/release
        case 0xf9: // set all keys to make only
        case 0xfa: // set all keys to typematic/autorepeat/make/release
        	PS2_Transmit(ps2, ACK);      // acknowledge
 800048c:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 8000490:	6878      	ldr	r0, [r7, #4]
 8000492:	f000 fc37 	bl	8000d04 <PS2_Transmit>
            break;
 8000496:	e017      	b.n	80004c8 <Follow_Command+0x278>
        case 0xfb: // set specific key to typematic/autorepeat only
        case 0xfc: // set specific key to make/release
        case 0xfd: // set specific key to make only
        	PS2_Transmit(ps2, ACK);      // acknowledge
 8000498:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 800049c:	6878      	ldr	r0, [r7, #4]
 800049e:	f000 fc31 	bl	8000d04 <PS2_Transmit>
            PS2_Receive(ps2, &arg);    // read argument byte from host
 80004a2:	f107 030c 	add.w	r3, r7, #12
 80004a6:	4619      	mov	r1, r3
 80004a8:	6878      	ldr	r0, [r7, #4]
 80004aa:	f000 fc77 	bl	8000d9c <PS2_Receive>
            PS2_Transmit(ps2, ACK);      // acknowledge
 80004ae:	f240 31fa 	movw	r1, #1018	@ 0x3fa
 80004b2:	6878      	ldr	r0, [r7, #4]
 80004b4:	f000 fc26 	bl	8000d04 <PS2_Transmit>
            break;
 80004b8:	e006      	b.n	80004c8 <Follow_Command+0x278>
        default: // command unknown or reception error
        	PS2_Transmit(ps2, RE);   // resend
 80004ba:	f240 21fe 	movw	r1, #766	@ 0x2fe
 80004be:	6878      	ldr	r0, [r7, #4]
 80004c0:	f000 fc20 	bl	8000d04 <PS2_Transmit>
            //P2 |= 0x20;       // DEBUGGING LED
            break;
 80004c4:	e000      	b.n	80004c8 <Follow_Command+0x278>
            break;
 80004c6:	bf00      	nop
    }//end_switch
}
 80004c8:	bf00      	nop
 80004ca:	3710      	adds	r7, #16
 80004cc:	46bd      	mov	sp, r7
 80004ce:	bd80      	pop	{r7, pc}
 80004d0:	40010c00 	.word	0x40010c00
 80004d4:	20000029 	.word	0x20000029
 80004d8:	2000002a 	.word	0x2000002a
 80004dc:	20000028 	.word	0x20000028
 80004e0:	20000108 	.word	0x20000108

080004e4 <Key_Check>:

void Key_Check(PS2_HandleTypeDef *ps2, Keyboard_HandleTypeDef *key, uint16_t *column_pin, uint16_t *row_pin) {
 80004e4:	b590      	push	{r4, r7, lr}
 80004e6:	b085      	sub	sp, #20
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	60f8      	str	r0, [r7, #12]
 80004ec:	60b9      	str	r1, [r7, #8]
 80004ee:	607a      	str	r2, [r7, #4]
 80004f0:	603b      	str	r3, [r7, #0]
	start:
		// check if host is attempting to communicate or inhibit communications
		if(!PS2_Check_Clock(ps2)) {
 80004f2:	68fb      	ldr	r3, [r7, #12]
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	689b      	ldr	r3, [r3, #8]
 80004f8:	68fa      	ldr	r2, [r7, #12]
 80004fa:	8a92      	ldrh	r2, [r2, #20]
 80004fc:	4013      	ands	r3, r2
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d103      	bne.n	800050a <Key_Check+0x26>
			//P2 |= 0x20; // DEBUGGING LED (one method I sometimes employ in debugging is to have certain LEDs light under certain conditions)
			delay_us(200);
 8000502:	20c8      	movs	r0, #200	@ 0xc8
 8000504:	f000 fbc6 	bl	8000c94 <delay_us>
 8000508:	e1c4      	b.n	8000894 <Key_Check+0x3b0>
		// check if host is ready to transmit
		}else if(PS2_Check_Clock(ps2) && !PS2_Read_Data(ps2)) {
 800050a:	68fb      	ldr	r3, [r7, #12]
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	689b      	ldr	r3, [r3, #8]
 8000510:	68fa      	ldr	r2, [r7, #12]
 8000512:	8a92      	ldrh	r2, [r2, #20]
 8000514:	4013      	ands	r3, r2
 8000516:	2b00      	cmp	r3, #0
 8000518:	d018      	beq.n	800054c <Key_Check+0x68>
 800051a:	68fb      	ldr	r3, [r7, #12]
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	689b      	ldr	r3, [r3, #8]
 8000520:	68fa      	ldr	r2, [r7, #12]
 8000522:	8ad2      	ldrh	r2, [r2, #22]
 8000524:	4013      	ands	r3, r2
 8000526:	2b00      	cmp	r3, #0
 8000528:	d110      	bne.n	800054c <Key_Check+0x68>
			HAL_TIM_Base_Stop_IT(&htim2);
 800052a:	48a2      	ldr	r0, [pc, #648]	@ (80007b4 <Key_Check+0x2d0>)
 800052c:	f001 fd54 	bl	8001fd8 <HAL_TIM_Base_Stop_IT>
			PS2_Receive(ps2, &buffer);
 8000530:	49a1      	ldr	r1, [pc, #644]	@ (80007b8 <Key_Check+0x2d4>)
 8000532:	68f8      	ldr	r0, [r7, #12]
 8000534:	f000 fc32 	bl	8000d9c <PS2_Receive>
			Follow_Command(ps2, buffer);
 8000538:	4b9f      	ldr	r3, [pc, #636]	@ (80007b8 <Key_Check+0x2d4>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	4619      	mov	r1, r3
 800053e:	68f8      	ldr	r0, [r7, #12]
 8000540:	f7ff fe86 	bl	8000250 <Follow_Command>
			HAL_TIM_Base_Start_IT(&htim2);
 8000544:	489b      	ldr	r0, [pc, #620]	@ (80007b4 <Key_Check+0x2d0>)
 8000546:	f001 fcf5 	bl	8001f34 <HAL_TIM_Base_Start_IT>
 800054a:	e1a3      	b.n	8000894 <Key_Check+0x3b0>
		// otherwise, if key-matrix scanning is enabled, proceed with scanning for keypresses
		}
		else if( EN ){
 800054c:	4b9b      	ldr	r3, [pc, #620]	@ (80007bc <Key_Check+0x2d8>)
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	2b00      	cmp	r3, #0
 8000552:	f000 819f 	beq.w	8000894 <Key_Check+0x3b0>
			//P2 |= 0x10; // DEBUGGING LED
			// loops for checking key matrix for pressed keys, first checking Port 1 (bits 1 to 8) columns then Port 3 (bits 1 to 6) columns
			//P3 = 0x00, P1 = 0x01;
			for(i = 0; i < key->column_size; i++) {
 8000556:	4b9a      	ldr	r3, [pc, #616]	@ (80007c0 <Key_Check+0x2dc>)
 8000558:	2200      	movs	r2, #0
 800055a:	701a      	strb	r2, [r3, #0]
 800055c:	e193      	b.n	8000886 <Key_Check+0x3a2>
				HAL_GPIO_WritePin(key->column_port, column_pin[i], GPIO_PIN_SET);
 800055e:	68bb      	ldr	r3, [r7, #8]
 8000560:	6858      	ldr	r0, [r3, #4]
 8000562:	4b97      	ldr	r3, [pc, #604]	@ (80007c0 <Key_Check+0x2dc>)
 8000564:	781b      	ldrb	r3, [r3, #0]
 8000566:	005b      	lsls	r3, r3, #1
 8000568:	687a      	ldr	r2, [r7, #4]
 800056a:	4413      	add	r3, r2
 800056c:	881b      	ldrh	r3, [r3, #0]
 800056e:	2201      	movs	r2, #1
 8000570:	4619      	mov	r1, r3
 8000572:	f001 f84e 	bl	8001612 <HAL_GPIO_WritePin>
				// check 0.0 to 0.5 for active/past  input
				for(j = 0; j < key->row_size; j++) {
 8000576:	4b93      	ldr	r3, [pc, #588]	@ (80007c4 <Key_Check+0x2e0>)
 8000578:	2200      	movs	r2, #0
 800057a:	701a      	strb	r2, [r3, #0]
 800057c:	e166      	b.n	800084c <Key_Check+0x368>
					// check if clock is being pulled low before each keyscan, as device is expected to abort scanning if host requests transmission
					if(!PS2_Check_Clock(ps2)) {
 800057e:	68fb      	ldr	r3, [r7, #12]
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	689b      	ldr	r3, [r3, #8]
 8000584:	68fa      	ldr	r2, [r7, #12]
 8000586:	8a92      	ldrh	r2, [r2, #20]
 8000588:	4013      	ands	r3, r2
 800058a:	2b00      	cmp	r3, #0
 800058c:	d100      	bne.n	8000590 <Key_Check+0xac>
						goto start;
 800058e:	e7b0      	b.n	80004f2 <Key_Check+0xe>
					}
					// if j-th Port bit is active high, determine delay then transmit code
					if(HAL_GPIO_ReadPin(key->row_port, row_pin[j])) { //P0 & (0x01 << j
 8000590:	68bb      	ldr	r3, [r7, #8]
 8000592:	6818      	ldr	r0, [r3, #0]
 8000594:	4b8b      	ldr	r3, [pc, #556]	@ (80007c4 <Key_Check+0x2e0>)
 8000596:	781b      	ldrb	r3, [r3, #0]
 8000598:	005b      	lsls	r3, r3, #1
 800059a:	683a      	ldr	r2, [r7, #0]
 800059c:	4413      	add	r3, r2
 800059e:	881b      	ldrh	r3, [r3, #0]
 80005a0:	4619      	mov	r1, r3
 80005a2:	f001 f81f 	bl	80015e4 <HAL_GPIO_ReadPin>
 80005a6:	4603      	mov	r3, r0
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	f000 8117 	beq.w	80007dc <Key_Check+0x2f8>
						// if the key was not priorly active, immediately transmit code
						if( !keyStamps[i][j] ) {
 80005ae:	4b84      	ldr	r3, [pc, #528]	@ (80007c0 <Key_Check+0x2dc>)
 80005b0:	781b      	ldrb	r3, [r3, #0]
 80005b2:	4619      	mov	r1, r3
 80005b4:	4b83      	ldr	r3, [pc, #524]	@ (80007c4 <Key_Check+0x2e0>)
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	4618      	mov	r0, r3
 80005ba:	4a83      	ldr	r2, [pc, #524]	@ (80007c8 <Key_Check+0x2e4>)
 80005bc:	460b      	mov	r3, r1
 80005be:	005b      	lsls	r3, r3, #1
 80005c0:	440b      	add	r3, r1
 80005c2:	005b      	lsls	r3, r3, #1
 80005c4:	4413      	add	r3, r2
 80005c6:	4403      	add	r3, r0
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d124      	bne.n	8000618 <Key_Check+0x134>
							Send_Code(ps2, KEY_SCAN_CODES[i][j], 1 );
 80005ce:	4b7c      	ldr	r3, [pc, #496]	@ (80007c0 <Key_Check+0x2dc>)
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	4619      	mov	r1, r3
 80005d4:	4b7b      	ldr	r3, [pc, #492]	@ (80007c4 <Key_Check+0x2e0>)
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	4618      	mov	r0, r3
 80005da:	4a7c      	ldr	r2, [pc, #496]	@ (80007cc <Key_Check+0x2e8>)
 80005dc:	460b      	mov	r3, r1
 80005de:	005b      	lsls	r3, r3, #1
 80005e0:	440b      	add	r3, r1
 80005e2:	005b      	lsls	r3, r3, #1
 80005e4:	4403      	add	r3, r0
 80005e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005ea:	2201      	movs	r2, #1
 80005ec:	4619      	mov	r1, r3
 80005ee:	68f8      	ldr	r0, [r7, #12]
 80005f0:	f7ff fdc4 	bl	800017c <Send_Code>
							keyStamps[i][j] = ELAPSED_TIME; // update key time-stamp
 80005f4:	4b72      	ldr	r3, [pc, #456]	@ (80007c0 <Key_Check+0x2dc>)
 80005f6:	781b      	ldrb	r3, [r3, #0]
 80005f8:	4619      	mov	r1, r3
 80005fa:	4b72      	ldr	r3, [pc, #456]	@ (80007c4 <Key_Check+0x2e0>)
 80005fc:	781b      	ldrb	r3, [r3, #0]
 80005fe:	461c      	mov	r4, r3
 8000600:	4b73      	ldr	r3, [pc, #460]	@ (80007d0 <Key_Check+0x2ec>)
 8000602:	7818      	ldrb	r0, [r3, #0]
 8000604:	4a70      	ldr	r2, [pc, #448]	@ (80007c8 <Key_Check+0x2e4>)
 8000606:	460b      	mov	r3, r1
 8000608:	005b      	lsls	r3, r3, #1
 800060a:	440b      	add	r3, r1
 800060c:	005b      	lsls	r3, r3, #1
 800060e:	4413      	add	r3, r2
 8000610:	4423      	add	r3, r4
 8000612:	4602      	mov	r2, r0
 8000614:	701a      	strb	r2, [r3, #0]
 8000616:	e113      	b.n	8000840 <Key_Check+0x35c>
						}
						// if key was active, determine if the REPEAT_DELAY has been met or already was met
						else if( keyStamps[i][j] >= 128 || // high bit indicates REPEAT_DELAY already was met and key is in repeating mode
 8000618:	4b69      	ldr	r3, [pc, #420]	@ (80007c0 <Key_Check+0x2dc>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	4619      	mov	r1, r3
 800061e:	4b69      	ldr	r3, [pc, #420]	@ (80007c4 <Key_Check+0x2e0>)
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	4618      	mov	r0, r3
 8000624:	4a68      	ldr	r2, [pc, #416]	@ (80007c8 <Key_Check+0x2e4>)
 8000626:	460b      	mov	r3, r1
 8000628:	005b      	lsls	r3, r3, #1
 800062a:	440b      	add	r3, r1
 800062c:	005b      	lsls	r3, r3, #1
 800062e:	4413      	add	r3, r2
 8000630:	4403      	add	r3, r0
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	b25b      	sxtb	r3, r3
 8000636:	2b00      	cmp	r3, #0
 8000638:	db52      	blt.n	80006e0 <Key_Check+0x1fc>
								(ELAPSED_TIME > keyStamps[i][j] && (ELAPSED_TIME - keyStamps[i][j] >= REPEAT_DELAY)) ||
 800063a:	4b61      	ldr	r3, [pc, #388]	@ (80007c0 <Key_Check+0x2dc>)
 800063c:	781b      	ldrb	r3, [r3, #0]
 800063e:	4619      	mov	r1, r3
 8000640:	4b60      	ldr	r3, [pc, #384]	@ (80007c4 <Key_Check+0x2e0>)
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	4618      	mov	r0, r3
 8000646:	4a60      	ldr	r2, [pc, #384]	@ (80007c8 <Key_Check+0x2e4>)
 8000648:	460b      	mov	r3, r1
 800064a:	005b      	lsls	r3, r3, #1
 800064c:	440b      	add	r3, r1
 800064e:	005b      	lsls	r3, r3, #1
 8000650:	4413      	add	r3, r2
 8000652:	4403      	add	r3, r0
 8000654:	781a      	ldrb	r2, [r3, #0]
 8000656:	4b5e      	ldr	r3, [pc, #376]	@ (80007d0 <Key_Check+0x2ec>)
 8000658:	781b      	ldrb	r3, [r3, #0]
						else if( keyStamps[i][j] >= 128 || // high bit indicates REPEAT_DELAY already was met and key is in repeating mode
 800065a:	429a      	cmp	r2, r3
 800065c:	d215      	bcs.n	800068a <Key_Check+0x1a6>
								(ELAPSED_TIME > keyStamps[i][j] && (ELAPSED_TIME - keyStamps[i][j] >= REPEAT_DELAY)) ||
 800065e:	4b5c      	ldr	r3, [pc, #368]	@ (80007d0 <Key_Check+0x2ec>)
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	4618      	mov	r0, r3
 8000664:	4b56      	ldr	r3, [pc, #344]	@ (80007c0 <Key_Check+0x2dc>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	4619      	mov	r1, r3
 800066a:	4b56      	ldr	r3, [pc, #344]	@ (80007c4 <Key_Check+0x2e0>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	461c      	mov	r4, r3
 8000670:	4a55      	ldr	r2, [pc, #340]	@ (80007c8 <Key_Check+0x2e4>)
 8000672:	460b      	mov	r3, r1
 8000674:	005b      	lsls	r3, r3, #1
 8000676:	440b      	add	r3, r1
 8000678:	005b      	lsls	r3, r3, #1
 800067a:	4413      	add	r3, r2
 800067c:	4423      	add	r3, r4
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	1ac3      	subs	r3, r0, r3
 8000682:	4a54      	ldr	r2, [pc, #336]	@ (80007d4 <Key_Check+0x2f0>)
 8000684:	7812      	ldrb	r2, [r2, #0]
 8000686:	4293      	cmp	r3, r2
 8000688:	da2a      	bge.n	80006e0 <Key_Check+0x1fc>
								(ELAPSED_TIME < keyStamps[i][j] && ((127 - keyStamps[i][j]) + ELAPSED_TIME >= REPEAT_DELAY))
 800068a:	4b4d      	ldr	r3, [pc, #308]	@ (80007c0 <Key_Check+0x2dc>)
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	4619      	mov	r1, r3
 8000690:	4b4c      	ldr	r3, [pc, #304]	@ (80007c4 <Key_Check+0x2e0>)
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	4618      	mov	r0, r3
 8000696:	4a4c      	ldr	r2, [pc, #304]	@ (80007c8 <Key_Check+0x2e4>)
 8000698:	460b      	mov	r3, r1
 800069a:	005b      	lsls	r3, r3, #1
 800069c:	440b      	add	r3, r1
 800069e:	005b      	lsls	r3, r3, #1
 80006a0:	4413      	add	r3, r2
 80006a2:	4403      	add	r3, r0
 80006a4:	781a      	ldrb	r2, [r3, #0]
 80006a6:	4b4a      	ldr	r3, [pc, #296]	@ (80007d0 <Key_Check+0x2ec>)
 80006a8:	781b      	ldrb	r3, [r3, #0]
								(ELAPSED_TIME > keyStamps[i][j] && (ELAPSED_TIME - keyStamps[i][j] >= REPEAT_DELAY)) ||
 80006aa:	429a      	cmp	r2, r3
 80006ac:	f240 80c8 	bls.w	8000840 <Key_Check+0x35c>
								(ELAPSED_TIME < keyStamps[i][j] && ((127 - keyStamps[i][j]) + ELAPSED_TIME >= REPEAT_DELAY))
 80006b0:	4b43      	ldr	r3, [pc, #268]	@ (80007c0 <Key_Check+0x2dc>)
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	4619      	mov	r1, r3
 80006b6:	4b43      	ldr	r3, [pc, #268]	@ (80007c4 <Key_Check+0x2e0>)
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	4618      	mov	r0, r3
 80006bc:	4a42      	ldr	r2, [pc, #264]	@ (80007c8 <Key_Check+0x2e4>)
 80006be:	460b      	mov	r3, r1
 80006c0:	005b      	lsls	r3, r3, #1
 80006c2:	440b      	add	r3, r1
 80006c4:	005b      	lsls	r3, r3, #1
 80006c6:	4413      	add	r3, r2
 80006c8:	4403      	add	r3, r0
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 80006d0:	4a3f      	ldr	r2, [pc, #252]	@ (80007d0 <Key_Check+0x2ec>)
 80006d2:	7812      	ldrb	r2, [r2, #0]
 80006d4:	4413      	add	r3, r2
 80006d6:	4a3f      	ldr	r2, [pc, #252]	@ (80007d4 <Key_Check+0x2f0>)
 80006d8:	7812      	ldrb	r2, [r2, #0]
 80006da:	4293      	cmp	r3, r2
 80006dc:	f2c0 80b0 	blt.w	8000840 <Key_Check+0x35c>
						) {
							keyStamps[i][j] |= 0x80; // set the high-bit of the byte to indicate key is in repeating mode
 80006e0:	4b37      	ldr	r3, [pc, #220]	@ (80007c0 <Key_Check+0x2dc>)
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	4619      	mov	r1, r3
 80006e6:	4b37      	ldr	r3, [pc, #220]	@ (80007c4 <Key_Check+0x2e0>)
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	4618      	mov	r0, r3
 80006ec:	4a36      	ldr	r2, [pc, #216]	@ (80007c8 <Key_Check+0x2e4>)
 80006ee:	460b      	mov	r3, r1
 80006f0:	005b      	lsls	r3, r3, #1
 80006f2:	440b      	add	r3, r1
 80006f4:	005b      	lsls	r3, r3, #1
 80006f6:	4413      	add	r3, r2
 80006f8:	4403      	add	r3, r0
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	4a30      	ldr	r2, [pc, #192]	@ (80007c0 <Key_Check+0x2dc>)
 80006fe:	7812      	ldrb	r2, [r2, #0]
 8000700:	4611      	mov	r1, r2
 8000702:	4a30      	ldr	r2, [pc, #192]	@ (80007c4 <Key_Check+0x2e0>)
 8000704:	7812      	ldrb	r2, [r2, #0]
 8000706:	4614      	mov	r4, r2
 8000708:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800070c:	b2d8      	uxtb	r0, r3
 800070e:	4a2e      	ldr	r2, [pc, #184]	@ (80007c8 <Key_Check+0x2e4>)
 8000710:	460b      	mov	r3, r1
 8000712:	005b      	lsls	r3, r3, #1
 8000714:	440b      	add	r3, r1
 8000716:	005b      	lsls	r3, r3, #1
 8000718:	4413      	add	r3, r2
 800071a:	4423      	add	r3, r4
 800071c:	4602      	mov	r2, r0
 800071e:	701a      	strb	r2, [r3, #0]
							// proceed to repeat the keycode at the specified REPEAT_RATE interval
							if( ELAPSED_TIME % REPEAT_RATE == 0 && (keyStamps[i][j] & 0x7f) != ELAPSED_TIME ) {
 8000720:	4b2b      	ldr	r3, [pc, #172]	@ (80007d0 <Key_Check+0x2ec>)
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	4a2c      	ldr	r2, [pc, #176]	@ (80007d8 <Key_Check+0x2f4>)
 8000726:	7812      	ldrb	r2, [r2, #0]
 8000728:	fbb3 f1f2 	udiv	r1, r3, r2
 800072c:	fb01 f202 	mul.w	r2, r1, r2
 8000730:	1a9b      	subs	r3, r3, r2
 8000732:	b2db      	uxtb	r3, r3
 8000734:	2b00      	cmp	r3, #0
 8000736:	f040 8083 	bne.w	8000840 <Key_Check+0x35c>
 800073a:	4b21      	ldr	r3, [pc, #132]	@ (80007c0 <Key_Check+0x2dc>)
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	4619      	mov	r1, r3
 8000740:	4b20      	ldr	r3, [pc, #128]	@ (80007c4 <Key_Check+0x2e0>)
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	4618      	mov	r0, r3
 8000746:	4a20      	ldr	r2, [pc, #128]	@ (80007c8 <Key_Check+0x2e4>)
 8000748:	460b      	mov	r3, r1
 800074a:	005b      	lsls	r3, r3, #1
 800074c:	440b      	add	r3, r1
 800074e:	005b      	lsls	r3, r3, #1
 8000750:	4413      	add	r3, r2
 8000752:	4403      	add	r3, r0
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800075a:	4a1d      	ldr	r2, [pc, #116]	@ (80007d0 <Key_Check+0x2ec>)
 800075c:	7812      	ldrb	r2, [r2, #0]
 800075e:	4293      	cmp	r3, r2
 8000760:	d06e      	beq.n	8000840 <Key_Check+0x35c>
								keyStamps[i][j] = 0x80 | ELAPSED_TIME; // update key time-stamp in repeating mode
 8000762:	4b1b      	ldr	r3, [pc, #108]	@ (80007d0 <Key_Check+0x2ec>)
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	4a16      	ldr	r2, [pc, #88]	@ (80007c0 <Key_Check+0x2dc>)
 8000768:	7812      	ldrb	r2, [r2, #0]
 800076a:	4611      	mov	r1, r2
 800076c:	4a15      	ldr	r2, [pc, #84]	@ (80007c4 <Key_Check+0x2e0>)
 800076e:	7812      	ldrb	r2, [r2, #0]
 8000770:	4614      	mov	r4, r2
 8000772:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000776:	b2d8      	uxtb	r0, r3
 8000778:	4a13      	ldr	r2, [pc, #76]	@ (80007c8 <Key_Check+0x2e4>)
 800077a:	460b      	mov	r3, r1
 800077c:	005b      	lsls	r3, r3, #1
 800077e:	440b      	add	r3, r1
 8000780:	005b      	lsls	r3, r3, #1
 8000782:	4413      	add	r3, r2
 8000784:	4423      	add	r3, r4
 8000786:	4602      	mov	r2, r0
 8000788:	701a      	strb	r2, [r3, #0]
								Send_Code(ps2, KEY_SCAN_CODES[i][j], 1 );
 800078a:	4b0d      	ldr	r3, [pc, #52]	@ (80007c0 <Key_Check+0x2dc>)
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	4619      	mov	r1, r3
 8000790:	4b0c      	ldr	r3, [pc, #48]	@ (80007c4 <Key_Check+0x2e0>)
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	4618      	mov	r0, r3
 8000796:	4a0d      	ldr	r2, [pc, #52]	@ (80007cc <Key_Check+0x2e8>)
 8000798:	460b      	mov	r3, r1
 800079a:	005b      	lsls	r3, r3, #1
 800079c:	440b      	add	r3, r1
 800079e:	005b      	lsls	r3, r3, #1
 80007a0:	4403      	add	r3, r0
 80007a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007a6:	2201      	movs	r2, #1
 80007a8:	4619      	mov	r1, r3
 80007aa:	68f8      	ldr	r0, [r7, #12]
 80007ac:	f7ff fce6 	bl	800017c <Send_Code>
 80007b0:	e046      	b.n	8000840 <Key_Check+0x35c>
 80007b2:	bf00      	nop
 80007b4:	2000009c 	.word	0x2000009c
 80007b8:	20000168 	.word	0x20000168
 80007bc:	20000028 	.word	0x20000028
 80007c0:	20000164 	.word	0x20000164
 80007c4:	20000165 	.word	0x20000165
 80007c8:	20000110 	.word	0x20000110
 80007cc:	08002744 	.word	0x08002744
 80007d0:	2000010c 	.word	0x2000010c
 80007d4:	2000002a 	.word	0x2000002a
 80007d8:	20000029 	.word	0x20000029
							}
						}
					// else if it was active, transmit released state
					}else if( keyStamps[i][j] ) {
 80007dc:	4b31      	ldr	r3, [pc, #196]	@ (80008a4 <Key_Check+0x3c0>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	4619      	mov	r1, r3
 80007e2:	4b31      	ldr	r3, [pc, #196]	@ (80008a8 <Key_Check+0x3c4>)
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	4618      	mov	r0, r3
 80007e8:	4a30      	ldr	r2, [pc, #192]	@ (80008ac <Key_Check+0x3c8>)
 80007ea:	460b      	mov	r3, r1
 80007ec:	005b      	lsls	r3, r3, #1
 80007ee:	440b      	add	r3, r1
 80007f0:	005b      	lsls	r3, r3, #1
 80007f2:	4413      	add	r3, r2
 80007f4:	4403      	add	r3, r0
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d021      	beq.n	8000840 <Key_Check+0x35c>
						Send_Code(ps2, KEY_SCAN_CODES[i][j], 0 );
 80007fc:	4b29      	ldr	r3, [pc, #164]	@ (80008a4 <Key_Check+0x3c0>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	4619      	mov	r1, r3
 8000802:	4b29      	ldr	r3, [pc, #164]	@ (80008a8 <Key_Check+0x3c4>)
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	4618      	mov	r0, r3
 8000808:	4a29      	ldr	r2, [pc, #164]	@ (80008b0 <Key_Check+0x3cc>)
 800080a:	460b      	mov	r3, r1
 800080c:	005b      	lsls	r3, r3, #1
 800080e:	440b      	add	r3, r1
 8000810:	005b      	lsls	r3, r3, #1
 8000812:	4403      	add	r3, r0
 8000814:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000818:	2200      	movs	r2, #0
 800081a:	4619      	mov	r1, r3
 800081c:	68f8      	ldr	r0, [r7, #12]
 800081e:	f7ff fcad 	bl	800017c <Send_Code>
						keyStamps[i][j] = 0; // clear key time-stamp
 8000822:	4b20      	ldr	r3, [pc, #128]	@ (80008a4 <Key_Check+0x3c0>)
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	4619      	mov	r1, r3
 8000828:	4b1f      	ldr	r3, [pc, #124]	@ (80008a8 <Key_Check+0x3c4>)
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	4618      	mov	r0, r3
 800082e:	4a1f      	ldr	r2, [pc, #124]	@ (80008ac <Key_Check+0x3c8>)
 8000830:	460b      	mov	r3, r1
 8000832:	005b      	lsls	r3, r3, #1
 8000834:	440b      	add	r3, r1
 8000836:	005b      	lsls	r3, r3, #1
 8000838:	4413      	add	r3, r2
 800083a:	4403      	add	r3, r0
 800083c:	2200      	movs	r2, #0
 800083e:	701a      	strb	r2, [r3, #0]
				for(j = 0; j < key->row_size; j++) {
 8000840:	4b19      	ldr	r3, [pc, #100]	@ (80008a8 <Key_Check+0x3c4>)
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	3301      	adds	r3, #1
 8000846:	b2da      	uxtb	r2, r3
 8000848:	4b17      	ldr	r3, [pc, #92]	@ (80008a8 <Key_Check+0x3c4>)
 800084a:	701a      	strb	r2, [r3, #0]
 800084c:	68bb      	ldr	r3, [r7, #8]
 800084e:	7a1a      	ldrb	r2, [r3, #8]
 8000850:	4b15      	ldr	r3, [pc, #84]	@ (80008a8 <Key_Check+0x3c4>)
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	429a      	cmp	r2, r3
 8000856:	f63f ae92 	bhi.w	800057e <Key_Check+0x9a>
					}
				}//end_for_rows
				HAL_GPIO_WritePin(key->column_port, column_pin[i], GPIO_PIN_RESET);
 800085a:	68bb      	ldr	r3, [r7, #8]
 800085c:	6858      	ldr	r0, [r3, #4]
 800085e:	4b11      	ldr	r3, [pc, #68]	@ (80008a4 <Key_Check+0x3c0>)
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	005b      	lsls	r3, r3, #1
 8000864:	687a      	ldr	r2, [r7, #4]
 8000866:	4413      	add	r3, r2
 8000868:	881b      	ldrh	r3, [r3, #0]
 800086a:	2200      	movs	r2, #0
 800086c:	4619      	mov	r1, r3
 800086e:	f000 fed0 	bl	8001612 <HAL_GPIO_WritePin>
				// NOTE: SFR requires a max of 700 nano-seconds to set the Port data for valid output, which without parasitic capacitance is negligable
				delay_us(500); // fixes potential ghost bug! (ie, parasitic capacitance in circuit causing ghost key-presses in bottom row)
 8000872:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000876:	f000 fa0d 	bl	8000c94 <delay_us>
			for(i = 0; i < key->column_size; i++) {
 800087a:	4b0a      	ldr	r3, [pc, #40]	@ (80008a4 <Key_Check+0x3c0>)
 800087c:	781b      	ldrb	r3, [r3, #0]
 800087e:	3301      	adds	r3, #1
 8000880:	b2da      	uxtb	r2, r3
 8000882:	4b08      	ldr	r3, [pc, #32]	@ (80008a4 <Key_Check+0x3c0>)
 8000884:	701a      	strb	r2, [r3, #0]
 8000886:	68bb      	ldr	r3, [r7, #8]
 8000888:	7a5a      	ldrb	r2, [r3, #9]
 800088a:	4b06      	ldr	r3, [pc, #24]	@ (80008a4 <Key_Check+0x3c0>)
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	429a      	cmp	r2, r3
 8000890:	f63f ae65 	bhi.w	800055e <Key_Check+0x7a>
			}//end_for_columns
		}//end_if_else
		delay_us(200);
 8000894:	20c8      	movs	r0, #200	@ 0xc8
 8000896:	f000 f9fd 	bl	8000c94 <delay_us>
}
 800089a:	bf00      	nop
 800089c:	3714      	adds	r7, #20
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd90      	pop	{r4, r7, pc}
 80008a2:	bf00      	nop
 80008a4:	20000164 	.word	0x20000164
 80008a8:	20000165 	.word	0x20000165
 80008ac:	20000110 	.word	0x20000110
 80008b0:	08002744 	.word	0x08002744

080008b4 <HAL_TIM_PeriodElapsedCallback>:

unsigned char keyStamps[14][6];
uint8_t i = 0, j = 0;
uint32_t buffer = 0;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80008b4:	b480      	push	{r7}
 80008b6:	b083      	sub	sp, #12
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80008c4:	d10d      	bne.n	80008e2 <HAL_TIM_PeriodElapsedCallback+0x2e>
        ELAPSED_TIME++;
 80008c6:	4b0c      	ldr	r3, [pc, #48]	@ (80008f8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	3301      	adds	r3, #1
 80008cc:	b2da      	uxtb	r2, r3
 80008ce:	4b0a      	ldr	r3, [pc, #40]	@ (80008f8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80008d0:	701a      	strb	r2, [r3, #0]
        if (ELAPSED_TIME > 127)
 80008d2:	4b09      	ldr	r3, [pc, #36]	@ (80008f8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	b25b      	sxtb	r3, r3
 80008d8:	2b00      	cmp	r3, #0
 80008da:	da02      	bge.n	80008e2 <HAL_TIM_PeriodElapsedCallback+0x2e>
            ELAPSED_TIME = 0;
 80008dc:	4b06      	ldr	r3, [pc, #24]	@ (80008f8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80008de:	2200      	movs	r2, #0
 80008e0:	701a      	strb	r2, [r3, #0]
    }
    __HAL_TIM_CLEAR_FLAG(&htim2, TIM_FLAG_UPDATE);
 80008e2:	4b06      	ldr	r3, [pc, #24]	@ (80008fc <HAL_TIM_PeriodElapsedCallback+0x48>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	f06f 0201 	mvn.w	r2, #1
 80008ea:	611a      	str	r2, [r3, #16]
}
 80008ec:	bf00      	nop
 80008ee:	370c      	adds	r7, #12
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bc80      	pop	{r7}
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop
 80008f8:	2000010c 	.word	0x2000010c
 80008fc:	2000009c 	.word	0x2000009c

08000900 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000906:	f000 fb79 	bl	8000ffc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800090a:	f000 f833 	bl	8000974 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800090e:	f000 f915 	bl	8000b3c <MX_GPIO_Init>
  MX_TIM1_Init();
 8000912:	f000 f875 	bl	8000a00 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000916:	f000 f8c5 	bl	8000aa4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 800091a:	480e      	ldr	r0, [pc, #56]	@ (8000954 <main+0x54>)
 800091c:	f001 fac0 	bl	8001ea0 <HAL_TIM_Base_Start>
  PS2_Init(&ps2, GPIOB, GPIO_PIN_12, GPIO_PIN_13);
 8000920:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000924:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000928:	490b      	ldr	r1, [pc, #44]	@ (8000958 <main+0x58>)
 800092a:	480c      	ldr	r0, [pc, #48]	@ (800095c <main+0x5c>)
 800092c:	f000 f9d0 	bl	8000cd0 <PS2_Init>
  Keyboard_Init(&key, GPIOA, GPIOB, 14, 6);
 8000930:	2306      	movs	r3, #6
 8000932:	9300      	str	r3, [sp, #0]
 8000934:	230e      	movs	r3, #14
 8000936:	4a08      	ldr	r2, [pc, #32]	@ (8000958 <main+0x58>)
 8000938:	4909      	ldr	r1, [pc, #36]	@ (8000960 <main+0x60>)
 800093a:	480a      	ldr	r0, [pc, #40]	@ (8000964 <main+0x64>)
 800093c:	f7ff fc06 	bl	800014c <Keyboard_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 8000940:	4809      	ldr	r0, [pc, #36]	@ (8000968 <main+0x68>)
 8000942:	f001 faf7 	bl	8001f34 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Key_Check(&ps2, &key, column_pin, row_pin);
 8000946:	4b09      	ldr	r3, [pc, #36]	@ (800096c <main+0x6c>)
 8000948:	4a09      	ldr	r2, [pc, #36]	@ (8000970 <main+0x70>)
 800094a:	4906      	ldr	r1, [pc, #24]	@ (8000964 <main+0x64>)
 800094c:	4803      	ldr	r0, [pc, #12]	@ (800095c <main+0x5c>)
 800094e:	f7ff fdc9 	bl	80004e4 <Key_Check>
 8000952:	e7f8      	b.n	8000946 <main+0x46>
 8000954:	20000054 	.word	0x20000054
 8000958:	40010c00 	.word	0x40010c00
 800095c:	200000e4 	.word	0x200000e4
 8000960:	40010800 	.word	0x40010800
 8000964:	200000fc 	.word	0x200000fc
 8000968:	2000009c 	.word	0x2000009c
 800096c:	2000001c 	.word	0x2000001c
 8000970:	20000000 	.word	0x20000000

08000974 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b090      	sub	sp, #64	@ 0x40
 8000978:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800097a:	f107 0318 	add.w	r3, r7, #24
 800097e:	2228      	movs	r2, #40	@ 0x28
 8000980:	2100      	movs	r1, #0
 8000982:	4618      	mov	r0, r3
 8000984:	f001 fea6 	bl	80026d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000988:	1d3b      	adds	r3, r7, #4
 800098a:	2200      	movs	r2, #0
 800098c:	601a      	str	r2, [r3, #0]
 800098e:	605a      	str	r2, [r3, #4]
 8000990:	609a      	str	r2, [r3, #8]
 8000992:	60da      	str	r2, [r3, #12]
 8000994:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000996:	2301      	movs	r3, #1
 8000998:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800099a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800099e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80009a0:	2300      	movs	r3, #0
 80009a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009a4:	2301      	movs	r3, #1
 80009a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009a8:	2302      	movs	r3, #2
 80009aa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009ac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009b0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80009b2:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80009b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009b8:	f107 0318 	add.w	r3, r7, #24
 80009bc:	4618      	mov	r0, r3
 80009be:	f000 fe41 	bl	8001644 <HAL_RCC_OscConfig>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80009c8:	f000 f97c 	bl	8000cc4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009cc:	230f      	movs	r3, #15
 80009ce:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009d0:	2302      	movs	r3, #2
 80009d2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009d4:	2300      	movs	r3, #0
 80009d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009de:	2300      	movs	r3, #0
 80009e0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009e2:	1d3b      	adds	r3, r7, #4
 80009e4:	2102      	movs	r1, #2
 80009e6:	4618      	mov	r0, r3
 80009e8:	f001 f8ae 	bl	8001b48 <HAL_RCC_ClockConfig>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80009f2:	f000 f967 	bl	8000cc4 <Error_Handler>
  }
}
 80009f6:	bf00      	nop
 80009f8:	3740      	adds	r7, #64	@ 0x40
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
	...

08000a00 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b086      	sub	sp, #24
 8000a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a06:	f107 0308 	add.w	r3, r7, #8
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	605a      	str	r2, [r3, #4]
 8000a10:	609a      	str	r2, [r3, #8]
 8000a12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a14:	463b      	mov	r3, r7
 8000a16:	2200      	movs	r2, #0
 8000a18:	601a      	str	r2, [r3, #0]
 8000a1a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000a9c <MX_TIM1_Init+0x9c>)
 8000a1e:	4a20      	ldr	r2, [pc, #128]	@ (8000aa0 <MX_TIM1_Init+0xa0>)
 8000a20:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 359;
 8000a22:	4b1e      	ldr	r3, [pc, #120]	@ (8000a9c <MX_TIM1_Init+0x9c>)
 8000a24:	f240 1267 	movw	r2, #359	@ 0x167
 8000a28:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a2a:	4b1c      	ldr	r3, [pc, #112]	@ (8000a9c <MX_TIM1_Init+0x9c>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000a30:	4b1a      	ldr	r3, [pc, #104]	@ (8000a9c <MX_TIM1_Init+0x9c>)
 8000a32:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a36:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a38:	4b18      	ldr	r3, [pc, #96]	@ (8000a9c <MX_TIM1_Init+0x9c>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a3e:	4b17      	ldr	r3, [pc, #92]	@ (8000a9c <MX_TIM1_Init+0x9c>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000a44:	4b15      	ldr	r3, [pc, #84]	@ (8000a9c <MX_TIM1_Init+0x9c>)
 8000a46:	2280      	movs	r2, #128	@ 0x80
 8000a48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a4a:	4814      	ldr	r0, [pc, #80]	@ (8000a9c <MX_TIM1_Init+0x9c>)
 8000a4c:	f001 f9d8 	bl	8001e00 <HAL_TIM_Base_Init>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000a56:	f000 f935 	bl	8000cc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a5a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a5e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a60:	f107 0308 	add.w	r3, r7, #8
 8000a64:	4619      	mov	r1, r3
 8000a66:	480d      	ldr	r0, [pc, #52]	@ (8000a9c <MX_TIM1_Init+0x9c>)
 8000a68:	f001 fbd4 	bl	8002214 <HAL_TIM_ConfigClockSource>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000a72:	f000 f927 	bl	8000cc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a76:	2300      	movs	r3, #0
 8000a78:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a7e:	463b      	mov	r3, r7
 8000a80:	4619      	mov	r1, r3
 8000a82:	4806      	ldr	r0, [pc, #24]	@ (8000a9c <MX_TIM1_Init+0x9c>)
 8000a84:	f001 fdb6 	bl	80025f4 <HAL_TIMEx_MasterConfigSynchronization>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8000a8e:	f000 f919 	bl	8000cc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000a92:	bf00      	nop
 8000a94:	3718      	adds	r7, #24
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	20000054 	.word	0x20000054
 8000aa0:	40012c00 	.word	0x40012c00

08000aa4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b086      	sub	sp, #24
 8000aa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aaa:	f107 0308 	add.w	r3, r7, #8
 8000aae:	2200      	movs	r2, #0
 8000ab0:	601a      	str	r2, [r3, #0]
 8000ab2:	605a      	str	r2, [r3, #4]
 8000ab4:	609a      	str	r2, [r3, #8]
 8000ab6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ab8:	463b      	mov	r3, r7
 8000aba:	2200      	movs	r2, #0
 8000abc:	601a      	str	r2, [r3, #0]
 8000abe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ac0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b38 <MX_TIM2_Init+0x94>)
 8000ac2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ac6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8000ac8:	4b1b      	ldr	r3, [pc, #108]	@ (8000b38 <MX_TIM2_Init+0x94>)
 8000aca:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000ace:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ad0:	4b19      	ldr	r3, [pc, #100]	@ (8000b38 <MX_TIM2_Init+0x94>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8000ad6:	4b18      	ldr	r3, [pc, #96]	@ (8000b38 <MX_TIM2_Init+0x94>)
 8000ad8:	2263      	movs	r2, #99	@ 0x63
 8000ada:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000adc:	4b16      	ldr	r3, [pc, #88]	@ (8000b38 <MX_TIM2_Init+0x94>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ae2:	4b15      	ldr	r3, [pc, #84]	@ (8000b38 <MX_TIM2_Init+0x94>)
 8000ae4:	2280      	movs	r2, #128	@ 0x80
 8000ae6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ae8:	4813      	ldr	r0, [pc, #76]	@ (8000b38 <MX_TIM2_Init+0x94>)
 8000aea:	f001 f989 	bl	8001e00 <HAL_TIM_Base_Init>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d001      	beq.n	8000af8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000af4:	f000 f8e6 	bl	8000cc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000af8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000afc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000afe:	f107 0308 	add.w	r3, r7, #8
 8000b02:	4619      	mov	r1, r3
 8000b04:	480c      	ldr	r0, [pc, #48]	@ (8000b38 <MX_TIM2_Init+0x94>)
 8000b06:	f001 fb85 	bl	8002214 <HAL_TIM_ConfigClockSource>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000b10:	f000 f8d8 	bl	8000cc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b14:	2300      	movs	r3, #0
 8000b16:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b1c:	463b      	mov	r3, r7
 8000b1e:	4619      	mov	r1, r3
 8000b20:	4805      	ldr	r0, [pc, #20]	@ (8000b38 <MX_TIM2_Init+0x94>)
 8000b22:	f001 fd67 	bl	80025f4 <HAL_TIMEx_MasterConfigSynchronization>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d001      	beq.n	8000b30 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000b2c:	f000 f8ca 	bl	8000cc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b30:	bf00      	nop
 8000b32:	3718      	adds	r7, #24
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	2000009c 	.word	0x2000009c

08000b3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b088      	sub	sp, #32
 8000b40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b42:	f107 0310 	add.w	r3, r7, #16
 8000b46:	2200      	movs	r2, #0
 8000b48:	601a      	str	r2, [r3, #0]
 8000b4a:	605a      	str	r2, [r3, #4]
 8000b4c:	609a      	str	r2, [r3, #8]
 8000b4e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b50:	4b4c      	ldr	r3, [pc, #304]	@ (8000c84 <MX_GPIO_Init+0x148>)
 8000b52:	699b      	ldr	r3, [r3, #24]
 8000b54:	4a4b      	ldr	r2, [pc, #300]	@ (8000c84 <MX_GPIO_Init+0x148>)
 8000b56:	f043 0310 	orr.w	r3, r3, #16
 8000b5a:	6193      	str	r3, [r2, #24]
 8000b5c:	4b49      	ldr	r3, [pc, #292]	@ (8000c84 <MX_GPIO_Init+0x148>)
 8000b5e:	699b      	ldr	r3, [r3, #24]
 8000b60:	f003 0310 	and.w	r3, r3, #16
 8000b64:	60fb      	str	r3, [r7, #12]
 8000b66:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b68:	4b46      	ldr	r3, [pc, #280]	@ (8000c84 <MX_GPIO_Init+0x148>)
 8000b6a:	699b      	ldr	r3, [r3, #24]
 8000b6c:	4a45      	ldr	r2, [pc, #276]	@ (8000c84 <MX_GPIO_Init+0x148>)
 8000b6e:	f043 0320 	orr.w	r3, r3, #32
 8000b72:	6193      	str	r3, [r2, #24]
 8000b74:	4b43      	ldr	r3, [pc, #268]	@ (8000c84 <MX_GPIO_Init+0x148>)
 8000b76:	699b      	ldr	r3, [r3, #24]
 8000b78:	f003 0320 	and.w	r3, r3, #32
 8000b7c:	60bb      	str	r3, [r7, #8]
 8000b7e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b80:	4b40      	ldr	r3, [pc, #256]	@ (8000c84 <MX_GPIO_Init+0x148>)
 8000b82:	699b      	ldr	r3, [r3, #24]
 8000b84:	4a3f      	ldr	r2, [pc, #252]	@ (8000c84 <MX_GPIO_Init+0x148>)
 8000b86:	f043 0304 	orr.w	r3, r3, #4
 8000b8a:	6193      	str	r3, [r2, #24]
 8000b8c:	4b3d      	ldr	r3, [pc, #244]	@ (8000c84 <MX_GPIO_Init+0x148>)
 8000b8e:	699b      	ldr	r3, [r3, #24]
 8000b90:	f003 0304 	and.w	r3, r3, #4
 8000b94:	607b      	str	r3, [r7, #4]
 8000b96:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b98:	4b3a      	ldr	r3, [pc, #232]	@ (8000c84 <MX_GPIO_Init+0x148>)
 8000b9a:	699b      	ldr	r3, [r3, #24]
 8000b9c:	4a39      	ldr	r2, [pc, #228]	@ (8000c84 <MX_GPIO_Init+0x148>)
 8000b9e:	f043 0308 	orr.w	r3, r3, #8
 8000ba2:	6193      	str	r3, [r2, #24]
 8000ba4:	4b37      	ldr	r3, [pc, #220]	@ (8000c84 <MX_GPIO_Init+0x148>)
 8000ba6:	699b      	ldr	r3, [r3, #24]
 8000ba8:	f003 0308 	and.w	r3, r3, #8
 8000bac:	603b      	str	r3, [r7, #0]
 8000bae:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bb6:	4834      	ldr	r0, [pc, #208]	@ (8000c88 <MX_GPIO_Init+0x14c>)
 8000bb8:	f000 fd2b 	bl	8001612 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	f649 71ff 	movw	r1, #40959	@ 0x9fff
 8000bc2:	4832      	ldr	r0, [pc, #200]	@ (8000c8c <MX_GPIO_Init+0x150>)
 8000bc4:	f000 fd25 	bl	8001612 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8000bc8:	2200      	movs	r2, #0
 8000bca:	2107      	movs	r1, #7
 8000bcc:	4830      	ldr	r0, [pc, #192]	@ (8000c90 <MX_GPIO_Init+0x154>)
 8000bce:	f000 fd20 	bl	8001612 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_SET);
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000bd8:	482d      	ldr	r0, [pc, #180]	@ (8000c90 <MX_GPIO_Init+0x154>)
 8000bda:	f000 fd1a 	bl	8001612 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000bde:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000be2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be4:	2301      	movs	r3, #1
 8000be6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bec:	2302      	movs	r3, #2
 8000bee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bf0:	f107 0310 	add.w	r3, r7, #16
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	4824      	ldr	r0, [pc, #144]	@ (8000c88 <MX_GPIO_Init+0x14c>)
 8000bf8:	f000 fb70 	bl	80012dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7
                           PA8 PA9 PA10 PA11
                           PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000bfc:	f649 73ff 	movw	r3, #40959	@ 0x9fff
 8000c00:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c02:	2301      	movs	r3, #1
 8000c04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c06:	2302      	movs	r3, #2
 8000c08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c0a:	2302      	movs	r3, #2
 8000c0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0e:	f107 0310 	add.w	r3, r7, #16
 8000c12:	4619      	mov	r1, r3
 8000c14:	481d      	ldr	r0, [pc, #116]	@ (8000c8c <MX_GPIO_Init+0x150>)
 8000c16:	f000 fb61 	bl	80012dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000c1a:	2307      	movs	r3, #7
 8000c1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c22:	2302      	movs	r3, #2
 8000c24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c26:	2302      	movs	r3, #2
 8000c28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c2a:	f107 0310 	add.w	r3, r7, #16
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4817      	ldr	r0, [pc, #92]	@ (8000c90 <MX_GPIO_Init+0x154>)
 8000c32:	f000 fb53 	bl	80012dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000c36:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000c3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000c3c:	2311      	movs	r3, #17
 8000c3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c40:	2300      	movs	r3, #0
 8000c42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c44:	2303      	movs	r3, #3
 8000c46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c48:	f107 0310 	add.w	r3, r7, #16
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	4810      	ldr	r0, [pc, #64]	@ (8000c90 <MX_GPIO_Init+0x154>)
 8000c50:	f000 fb44 	bl	80012dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 PB6
                           PB7 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000c54:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 8000c58:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c5e:	2302      	movs	r3, #2
 8000c60:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c62:	f107 0310 	add.w	r3, r7, #16
 8000c66:	4619      	mov	r1, r3
 8000c68:	4809      	ldr	r0, [pc, #36]	@ (8000c90 <MX_GPIO_Init+0x154>)
 8000c6a:	f000 fb37 	bl	80012dc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_SET);
 8000c6e:	2201      	movs	r2, #1
 8000c70:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000c74:	4806      	ldr	r0, [pc, #24]	@ (8000c90 <MX_GPIO_Init+0x154>)
 8000c76:	f000 fccc 	bl	8001612 <HAL_GPIO_WritePin>
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c7a:	bf00      	nop
 8000c7c:	3720      	adds	r7, #32
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	40021000 	.word	0x40021000
 8000c88:	40011000 	.word	0x40011000
 8000c8c:	40010800 	.word	0x40010800
 8000c90:	40010c00 	.word	0x40010c00

08000c94 <delay_us>:

/* USER CODE BEGIN 4 */
void delay_us(uint16_t time) {
 8000c94:	b480      	push	{r7}
 8000c96:	b083      	sub	sp, #12
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8000c9e:	4b08      	ldr	r3, [pc, #32]	@ (8000cc0 <delay_us+0x2c>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	625a      	str	r2, [r3, #36]	@ 0x24
	while(__HAL_TIM_GET_COUNTER(&htim1) < time);
 8000ca6:	bf00      	nop
 8000ca8:	4b05      	ldr	r3, [pc, #20]	@ (8000cc0 <delay_us+0x2c>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000cae:	88fb      	ldrh	r3, [r7, #6]
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	d3f9      	bcc.n	8000ca8 <delay_us+0x14>
}
 8000cb4:	bf00      	nop
 8000cb6:	bf00      	nop
 8000cb8:	370c      	adds	r7, #12
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bc80      	pop	{r7}
 8000cbe:	4770      	bx	lr
 8000cc0:	20000054 	.word	0x20000054

08000cc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cc8:	b672      	cpsid	i
}
 8000cca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ccc:	bf00      	nop
 8000cce:	e7fd      	b.n	8000ccc <Error_Handler+0x8>

08000cd0 <PS2_Init>:
 *      Author: Dong Bao
 */

#include "ps2.h"

void PS2_Init(PS2_HandleTypeDef *ps2, GPIO_TypeDef *gpio_port, uint16_t pin_clk, uint16_t pin_data) {
 8000cd0:	b480      	push	{r7}
 8000cd2:	b085      	sub	sp, #20
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	60f8      	str	r0, [r7, #12]
 8000cd8:	60b9      	str	r1, [r7, #8]
 8000cda:	4611      	mov	r1, r2
 8000cdc:	461a      	mov	r2, r3
 8000cde:	460b      	mov	r3, r1
 8000ce0:	80fb      	strh	r3, [r7, #6]
 8000ce2:	4613      	mov	r3, r2
 8000ce4:	80bb      	strh	r3, [r7, #4]
	ps2->ps2_port = gpio_port;
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	68ba      	ldr	r2, [r7, #8]
 8000cea:	601a      	str	r2, [r3, #0]
	ps2->ps2_clk_pin = pin_clk;
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	88fa      	ldrh	r2, [r7, #6]
 8000cf0:	829a      	strh	r2, [r3, #20]
	ps2->ps2_data_pin = pin_data;
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	88ba      	ldrh	r2, [r7, #4]
 8000cf6:	82da      	strh	r2, [r3, #22]
}
 8000cf8:	bf00      	nop
 8000cfa:	3714      	adds	r7, #20
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bc80      	pop	{r7}
 8000d00:	4770      	bx	lr
	...

08000d04 <PS2_Transmit>:

void PS2_Transmit(PS2_HandleTypeDef *ps2, uint32_t keycode) {
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b084      	sub	sp, #16
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
 8000d0c:	6039      	str	r1, [r7, #0]
	LAST_BYTE = keycode;
 8000d0e:	4a22      	ldr	r2, [pc, #136]	@ (8000d98 <PS2_Transmit+0x94>)
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	6013      	str	r3, [r2, #0]
	keycode <<= 1;
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	005b      	lsls	r3, r3, #1
 8000d18:	603b      	str	r3, [r7, #0]

	for (int i = 0; i < 11; i++) {
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	60fb      	str	r3, [r7, #12]
 8000d1e:	e02b      	b.n	8000d78 <PS2_Transmit+0x74>
		PS2_Set_Clock();
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	8a9a      	ldrh	r2, [r3, #20]
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	611a      	str	r2, [r3, #16]

		PS2_Write_Data(ps2, (uint8_t)keycode);
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	f003 0301 	and.w	r3, r3, #1
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d002      	beq.n	8000d3c <PS2_Transmit+0x38>
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	8adb      	ldrh	r3, [r3, #22]
 8000d3a:	e002      	b.n	8000d42 <PS2_Transmit+0x3e>
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	8adb      	ldrh	r3, [r3, #22]
 8000d40:	041b      	lsls	r3, r3, #16
 8000d42:	687a      	ldr	r2, [r7, #4]
 8000d44:	6812      	ldr	r2, [r2, #0]
 8000d46:	6113      	str	r3, [r2, #16]

		PS2_Reset_Clock();
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	8a9b      	ldrh	r3, [r3, #20]
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	0412      	lsls	r2, r2, #16
 8000d54:	611a      	str	r2, [r3, #16]

		keycode >>= 1;
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	085b      	lsrs	r3, r3, #1
 8000d5a:	603b      	str	r3, [r7, #0]

		delay_us(16);
 8000d5c:	2010      	movs	r0, #16
 8000d5e:	f7ff ff99 	bl	8000c94 <delay_us>
		PS2_Set_Clock();
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	8a9a      	ldrh	r2, [r3, #20]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	611a      	str	r2, [r3, #16]
		delay_us(14);
 8000d6c:	200e      	movs	r0, #14
 8000d6e:	f7ff ff91 	bl	8000c94 <delay_us>
	for (int i = 0; i < 11; i++) {
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	3301      	adds	r3, #1
 8000d76:	60fb      	str	r3, [r7, #12]
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	2b0a      	cmp	r3, #10
 8000d7c:	ddd0      	ble.n	8000d20 <PS2_Transmit+0x1c>
	}

	PS2_Set_Data_Clock();
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	8a9a      	ldrh	r2, [r3, #20]
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	8adb      	ldrh	r3, [r3, #22]
 8000d86:	4313      	orrs	r3, r2
 8000d88:	b29a      	uxth	r2, r3
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	611a      	str	r2, [r3, #16]
}
 8000d90:	bf00      	nop
 8000d92:	3710      	adds	r7, #16
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	20000108 	.word	0x20000108

08000d9c <PS2_Receive>:

void PS2_Receive(PS2_HandleTypeDef *ps2, uint32_t *rxdata) {
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b084      	sub	sp, #16
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
 8000da4:	6039      	str	r1, [r7, #0]
	while(!(PS2_Check_Clock(ps2) && !PS2_Read_Data(ps2)));
 8000da6:	bf00      	nop
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	689b      	ldr	r3, [r3, #8]
 8000dae:	687a      	ldr	r2, [r7, #4]
 8000db0:	8a92      	ldrh	r2, [r2, #20]
 8000db2:	4013      	ands	r3, r2
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d0f7      	beq.n	8000da8 <PS2_Receive+0xc>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	689b      	ldr	r3, [r3, #8]
 8000dbe:	687a      	ldr	r2, [r7, #4]
 8000dc0:	8ad2      	ldrh	r2, [r2, #22]
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d1ef      	bne.n	8000da8 <PS2_Receive+0xc>

	uint8_t index = 0;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	73fb      	strb	r3, [r7, #15]

	for(index = 0; index < 10; index++) {
 8000dcc:	2300      	movs	r3, #0
 8000dce:	73fb      	strb	r3, [r7, #15]
 8000dd0:	e026      	b.n	8000e20 <PS2_Receive+0x84>
		PS2_Reset_Clock();
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	8a9b      	ldrh	r3, [r3, #20]
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	0412      	lsls	r2, r2, #16
 8000dde:	611a      	str	r2, [r3, #16]

		delay_us(16);
 8000de0:	2010      	movs	r0, #16
 8000de2:	f7ff ff57 	bl	8000c94 <delay_us>

		PS2_Set_Clock();
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	8a9a      	ldrh	r2, [r3, #20]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	611a      	str	r2, [r3, #16]

		*rxdata |= (PS2_Read_Data(ps2) << index);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	689b      	ldr	r3, [r3, #8]
 8000df6:	687a      	ldr	r2, [r7, #4]
 8000df8:	8ad2      	ldrh	r2, [r2, #22]
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d001      	beq.n	8000e04 <PS2_Receive+0x68>
 8000e00:	2201      	movs	r2, #1
 8000e02:	e000      	b.n	8000e06 <PS2_Receive+0x6a>
 8000e04:	2200      	movs	r2, #0
 8000e06:	7bfb      	ldrb	r3, [r7, #15]
 8000e08:	409a      	lsls	r2, r3
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	431a      	orrs	r2, r3
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	601a      	str	r2, [r3, #0]
		delay_us(16);
 8000e14:	2010      	movs	r0, #16
 8000e16:	f7ff ff3d 	bl	8000c94 <delay_us>
	for(index = 0; index < 10; index++) {
 8000e1a:	7bfb      	ldrb	r3, [r7, #15]
 8000e1c:	3301      	adds	r3, #1
 8000e1e:	73fb      	strb	r3, [r7, #15]
 8000e20:	7bfb      	ldrb	r3, [r7, #15]
 8000e22:	2b09      	cmp	r3, #9
 8000e24:	d9d5      	bls.n	8000dd2 <PS2_Receive+0x36>
	}

	PS2_Write_Data(ps2, PS2_RESET);
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	8adb      	ldrh	r3, [r3, #22]
 8000e2a:	461a      	mov	r2, r3
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	0412      	lsls	r2, r2, #16
 8000e32:	611a      	str	r2, [r3, #16]
	PS2_Reset_Clock();
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	8a9b      	ldrh	r3, [r3, #20]
 8000e38:	461a      	mov	r2, r3
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	0412      	lsls	r2, r2, #16
 8000e40:	611a      	str	r2, [r3, #16]
	delay_us(16);
 8000e42:	2010      	movs	r0, #16
 8000e44:	f7ff ff26 	bl	8000c94 <delay_us>

	PS2_Set_Data_Clock();
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	8a9a      	ldrh	r2, [r3, #20]
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	8adb      	ldrh	r3, [r3, #22]
 8000e50:	4313      	orrs	r3, r2
 8000e52:	b29a      	uxth	r2, r3
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	611a      	str	r2, [r3, #16]
}
 8000e5a:	bf00      	nop
 8000e5c:	3710      	adds	r7, #16
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
	...

08000e64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b085      	sub	sp, #20
 8000e68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e6a:	4b15      	ldr	r3, [pc, #84]	@ (8000ec0 <HAL_MspInit+0x5c>)
 8000e6c:	699b      	ldr	r3, [r3, #24]
 8000e6e:	4a14      	ldr	r2, [pc, #80]	@ (8000ec0 <HAL_MspInit+0x5c>)
 8000e70:	f043 0301 	orr.w	r3, r3, #1
 8000e74:	6193      	str	r3, [r2, #24]
 8000e76:	4b12      	ldr	r3, [pc, #72]	@ (8000ec0 <HAL_MspInit+0x5c>)
 8000e78:	699b      	ldr	r3, [r3, #24]
 8000e7a:	f003 0301 	and.w	r3, r3, #1
 8000e7e:	60bb      	str	r3, [r7, #8]
 8000e80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e82:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec0 <HAL_MspInit+0x5c>)
 8000e84:	69db      	ldr	r3, [r3, #28]
 8000e86:	4a0e      	ldr	r2, [pc, #56]	@ (8000ec0 <HAL_MspInit+0x5c>)
 8000e88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e8c:	61d3      	str	r3, [r2, #28]
 8000e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec0 <HAL_MspInit+0x5c>)
 8000e90:	69db      	ldr	r3, [r3, #28]
 8000e92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e96:	607b      	str	r3, [r7, #4]
 8000e98:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000e9a:	4b0a      	ldr	r3, [pc, #40]	@ (8000ec4 <HAL_MspInit+0x60>)
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	60fb      	str	r3, [r7, #12]
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000ea6:	60fb      	str	r3, [r7, #12]
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000eae:	60fb      	str	r3, [r7, #12]
 8000eb0:	4a04      	ldr	r2, [pc, #16]	@ (8000ec4 <HAL_MspInit+0x60>)
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eb6:	bf00      	nop
 8000eb8:	3714      	adds	r7, #20
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bc80      	pop	{r7}
 8000ebe:	4770      	bx	lr
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	40010000 	.word	0x40010000

08000ec8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a16      	ldr	r2, [pc, #88]	@ (8000f30 <HAL_TIM_Base_MspInit+0x68>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d10c      	bne.n	8000ef4 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000eda:	4b16      	ldr	r3, [pc, #88]	@ (8000f34 <HAL_TIM_Base_MspInit+0x6c>)
 8000edc:	699b      	ldr	r3, [r3, #24]
 8000ede:	4a15      	ldr	r2, [pc, #84]	@ (8000f34 <HAL_TIM_Base_MspInit+0x6c>)
 8000ee0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000ee4:	6193      	str	r3, [r2, #24]
 8000ee6:	4b13      	ldr	r3, [pc, #76]	@ (8000f34 <HAL_TIM_Base_MspInit+0x6c>)
 8000ee8:	699b      	ldr	r3, [r3, #24]
 8000eea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000eee:	60fb      	str	r3, [r7, #12]
 8000ef0:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000ef2:	e018      	b.n	8000f26 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000efc:	d113      	bne.n	8000f26 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000efe:	4b0d      	ldr	r3, [pc, #52]	@ (8000f34 <HAL_TIM_Base_MspInit+0x6c>)
 8000f00:	69db      	ldr	r3, [r3, #28]
 8000f02:	4a0c      	ldr	r2, [pc, #48]	@ (8000f34 <HAL_TIM_Base_MspInit+0x6c>)
 8000f04:	f043 0301 	orr.w	r3, r3, #1
 8000f08:	61d3      	str	r3, [r2, #28]
 8000f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f34 <HAL_TIM_Base_MspInit+0x6c>)
 8000f0c:	69db      	ldr	r3, [r3, #28]
 8000f0e:	f003 0301 	and.w	r3, r3, #1
 8000f12:	60bb      	str	r3, [r7, #8]
 8000f14:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2100      	movs	r1, #0
 8000f1a:	201c      	movs	r0, #28
 8000f1c:	f000 f9a7 	bl	800126e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f20:	201c      	movs	r0, #28
 8000f22:	f000 f9c0 	bl	80012a6 <HAL_NVIC_EnableIRQ>
}
 8000f26:	bf00      	nop
 8000f28:	3710      	adds	r7, #16
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	40012c00 	.word	0x40012c00
 8000f34:	40021000 	.word	0x40021000

08000f38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f3c:	bf00      	nop
 8000f3e:	e7fd      	b.n	8000f3c <NMI_Handler+0x4>

08000f40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f44:	bf00      	nop
 8000f46:	e7fd      	b.n	8000f44 <HardFault_Handler+0x4>

08000f48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f4c:	bf00      	nop
 8000f4e:	e7fd      	b.n	8000f4c <MemManage_Handler+0x4>

08000f50 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f54:	bf00      	nop
 8000f56:	e7fd      	b.n	8000f54 <BusFault_Handler+0x4>

08000f58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f5c:	bf00      	nop
 8000f5e:	e7fd      	b.n	8000f5c <UsageFault_Handler+0x4>

08000f60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f64:	bf00      	nop
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bc80      	pop	{r7}
 8000f6a:	4770      	bx	lr

08000f6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f70:	bf00      	nop
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bc80      	pop	{r7}
 8000f76:	4770      	bx	lr

08000f78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f7c:	bf00      	nop
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bc80      	pop	{r7}
 8000f82:	4770      	bx	lr

08000f84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f88:	f000 f87e 	bl	8001088 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f8c:	bf00      	nop
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000f94:	4802      	ldr	r0, [pc, #8]	@ (8000fa0 <TIM2_IRQHandler+0x10>)
 8000f96:	f001 f84d 	bl	8002034 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000f9a:	bf00      	nop
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	2000009c 	.word	0x2000009c

08000fa4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fa8:	bf00      	nop
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bc80      	pop	{r7}
 8000fae:	4770      	bx	lr

08000fb0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000fb0:	f7ff fff8 	bl	8000fa4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fb4:	480b      	ldr	r0, [pc, #44]	@ (8000fe4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000fb6:	490c      	ldr	r1, [pc, #48]	@ (8000fe8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000fb8:	4a0c      	ldr	r2, [pc, #48]	@ (8000fec <LoopFillZerobss+0x16>)
  movs r3, #0
 8000fba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fbc:	e002      	b.n	8000fc4 <LoopCopyDataInit>

08000fbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fc2:	3304      	adds	r3, #4

08000fc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fc8:	d3f9      	bcc.n	8000fbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fca:	4a09      	ldr	r2, [pc, #36]	@ (8000ff0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000fcc:	4c09      	ldr	r4, [pc, #36]	@ (8000ff4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000fce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fd0:	e001      	b.n	8000fd6 <LoopFillZerobss>

08000fd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fd4:	3204      	adds	r2, #4

08000fd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fd8:	d3fb      	bcc.n	8000fd2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fda:	f001 fb83 	bl	80026e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000fde:	f7ff fc8f 	bl	8000900 <main>
  bx lr
 8000fe2:	4770      	bx	lr
  ldr r0, =_sdata
 8000fe4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fe8:	20000038 	.word	0x20000038
  ldr r2, =_sidata
 8000fec:	080028c0 	.word	0x080028c0
  ldr r2, =_sbss
 8000ff0:	20000038 	.word	0x20000038
  ldr r4, =_ebss
 8000ff4:	20000170 	.word	0x20000170

08000ff8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ff8:	e7fe      	b.n	8000ff8 <ADC1_2_IRQHandler>
	...

08000ffc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001000:	4b08      	ldr	r3, [pc, #32]	@ (8001024 <HAL_Init+0x28>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a07      	ldr	r2, [pc, #28]	@ (8001024 <HAL_Init+0x28>)
 8001006:	f043 0310 	orr.w	r3, r3, #16
 800100a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800100c:	2003      	movs	r0, #3
 800100e:	f000 f923 	bl	8001258 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001012:	200f      	movs	r0, #15
 8001014:	f000 f808 	bl	8001028 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001018:	f7ff ff24 	bl	8000e64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800101c:	2300      	movs	r3, #0
}
 800101e:	4618      	mov	r0, r3
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	40022000 	.word	0x40022000

08001028 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001030:	4b12      	ldr	r3, [pc, #72]	@ (800107c <HAL_InitTick+0x54>)
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	4b12      	ldr	r3, [pc, #72]	@ (8001080 <HAL_InitTick+0x58>)
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	4619      	mov	r1, r3
 800103a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800103e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001042:	fbb2 f3f3 	udiv	r3, r2, r3
 8001046:	4618      	mov	r0, r3
 8001048:	f000 f93b 	bl	80012c2 <HAL_SYSTICK_Config>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001052:	2301      	movs	r3, #1
 8001054:	e00e      	b.n	8001074 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2b0f      	cmp	r3, #15
 800105a:	d80a      	bhi.n	8001072 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800105c:	2200      	movs	r2, #0
 800105e:	6879      	ldr	r1, [r7, #4]
 8001060:	f04f 30ff 	mov.w	r0, #4294967295
 8001064:	f000 f903 	bl	800126e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001068:	4a06      	ldr	r2, [pc, #24]	@ (8001084 <HAL_InitTick+0x5c>)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800106e:	2300      	movs	r3, #0
 8001070:	e000      	b.n	8001074 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001072:	2301      	movs	r3, #1
}
 8001074:	4618      	mov	r0, r3
 8001076:	3708      	adds	r7, #8
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	2000002c 	.word	0x2000002c
 8001080:	20000034 	.word	0x20000034
 8001084:	20000030 	.word	0x20000030

08001088 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800108c:	4b05      	ldr	r3, [pc, #20]	@ (80010a4 <HAL_IncTick+0x1c>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	461a      	mov	r2, r3
 8001092:	4b05      	ldr	r3, [pc, #20]	@ (80010a8 <HAL_IncTick+0x20>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4413      	add	r3, r2
 8001098:	4a03      	ldr	r2, [pc, #12]	@ (80010a8 <HAL_IncTick+0x20>)
 800109a:	6013      	str	r3, [r2, #0]
}
 800109c:	bf00      	nop
 800109e:	46bd      	mov	sp, r7
 80010a0:	bc80      	pop	{r7}
 80010a2:	4770      	bx	lr
 80010a4:	20000034 	.word	0x20000034
 80010a8:	2000016c 	.word	0x2000016c

080010ac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  return uwTick;
 80010b0:	4b02      	ldr	r3, [pc, #8]	@ (80010bc <HAL_GetTick+0x10>)
 80010b2:	681b      	ldr	r3, [r3, #0]
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bc80      	pop	{r7}
 80010ba:	4770      	bx	lr
 80010bc:	2000016c 	.word	0x2000016c

080010c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b085      	sub	sp, #20
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	f003 0307 	and.w	r3, r3, #7
 80010ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001104 <__NVIC_SetPriorityGrouping+0x44>)
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010d6:	68ba      	ldr	r2, [r7, #8]
 80010d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010dc:	4013      	ands	r3, r2
 80010de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010e4:	68bb      	ldr	r3, [r7, #8]
 80010e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80010ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010f2:	4a04      	ldr	r2, [pc, #16]	@ (8001104 <__NVIC_SetPriorityGrouping+0x44>)
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	60d3      	str	r3, [r2, #12]
}
 80010f8:	bf00      	nop
 80010fa:	3714      	adds	r7, #20
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bc80      	pop	{r7}
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	e000ed00 	.word	0xe000ed00

08001108 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800110c:	4b04      	ldr	r3, [pc, #16]	@ (8001120 <__NVIC_GetPriorityGrouping+0x18>)
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	0a1b      	lsrs	r3, r3, #8
 8001112:	f003 0307 	and.w	r3, r3, #7
}
 8001116:	4618      	mov	r0, r3
 8001118:	46bd      	mov	sp, r7
 800111a:	bc80      	pop	{r7}
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	e000ed00 	.word	0xe000ed00

08001124 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001124:	b480      	push	{r7}
 8001126:	b083      	sub	sp, #12
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800112e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001132:	2b00      	cmp	r3, #0
 8001134:	db0b      	blt.n	800114e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001136:	79fb      	ldrb	r3, [r7, #7]
 8001138:	f003 021f 	and.w	r2, r3, #31
 800113c:	4906      	ldr	r1, [pc, #24]	@ (8001158 <__NVIC_EnableIRQ+0x34>)
 800113e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001142:	095b      	lsrs	r3, r3, #5
 8001144:	2001      	movs	r0, #1
 8001146:	fa00 f202 	lsl.w	r2, r0, r2
 800114a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800114e:	bf00      	nop
 8001150:	370c      	adds	r7, #12
 8001152:	46bd      	mov	sp, r7
 8001154:	bc80      	pop	{r7}
 8001156:	4770      	bx	lr
 8001158:	e000e100 	.word	0xe000e100

0800115c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	6039      	str	r1, [r7, #0]
 8001166:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001168:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116c:	2b00      	cmp	r3, #0
 800116e:	db0a      	blt.n	8001186 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	b2da      	uxtb	r2, r3
 8001174:	490c      	ldr	r1, [pc, #48]	@ (80011a8 <__NVIC_SetPriority+0x4c>)
 8001176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117a:	0112      	lsls	r2, r2, #4
 800117c:	b2d2      	uxtb	r2, r2
 800117e:	440b      	add	r3, r1
 8001180:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001184:	e00a      	b.n	800119c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	b2da      	uxtb	r2, r3
 800118a:	4908      	ldr	r1, [pc, #32]	@ (80011ac <__NVIC_SetPriority+0x50>)
 800118c:	79fb      	ldrb	r3, [r7, #7]
 800118e:	f003 030f 	and.w	r3, r3, #15
 8001192:	3b04      	subs	r3, #4
 8001194:	0112      	lsls	r2, r2, #4
 8001196:	b2d2      	uxtb	r2, r2
 8001198:	440b      	add	r3, r1
 800119a:	761a      	strb	r2, [r3, #24]
}
 800119c:	bf00      	nop
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bc80      	pop	{r7}
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	e000e100 	.word	0xe000e100
 80011ac:	e000ed00 	.word	0xe000ed00

080011b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b089      	sub	sp, #36	@ 0x24
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	60f8      	str	r0, [r7, #12]
 80011b8:	60b9      	str	r1, [r7, #8]
 80011ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	f003 0307 	and.w	r3, r3, #7
 80011c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011c4:	69fb      	ldr	r3, [r7, #28]
 80011c6:	f1c3 0307 	rsb	r3, r3, #7
 80011ca:	2b04      	cmp	r3, #4
 80011cc:	bf28      	it	cs
 80011ce:	2304      	movcs	r3, #4
 80011d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	3304      	adds	r3, #4
 80011d6:	2b06      	cmp	r3, #6
 80011d8:	d902      	bls.n	80011e0 <NVIC_EncodePriority+0x30>
 80011da:	69fb      	ldr	r3, [r7, #28]
 80011dc:	3b03      	subs	r3, #3
 80011de:	e000      	b.n	80011e2 <NVIC_EncodePriority+0x32>
 80011e0:	2300      	movs	r3, #0
 80011e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011e4:	f04f 32ff 	mov.w	r2, #4294967295
 80011e8:	69bb      	ldr	r3, [r7, #24]
 80011ea:	fa02 f303 	lsl.w	r3, r2, r3
 80011ee:	43da      	mvns	r2, r3
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	401a      	ands	r2, r3
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011f8:	f04f 31ff 	mov.w	r1, #4294967295
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001202:	43d9      	mvns	r1, r3
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001208:	4313      	orrs	r3, r2
         );
}
 800120a:	4618      	mov	r0, r3
 800120c:	3724      	adds	r7, #36	@ 0x24
 800120e:	46bd      	mov	sp, r7
 8001210:	bc80      	pop	{r7}
 8001212:	4770      	bx	lr

08001214 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	3b01      	subs	r3, #1
 8001220:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001224:	d301      	bcc.n	800122a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001226:	2301      	movs	r3, #1
 8001228:	e00f      	b.n	800124a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800122a:	4a0a      	ldr	r2, [pc, #40]	@ (8001254 <SysTick_Config+0x40>)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	3b01      	subs	r3, #1
 8001230:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001232:	210f      	movs	r1, #15
 8001234:	f04f 30ff 	mov.w	r0, #4294967295
 8001238:	f7ff ff90 	bl	800115c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800123c:	4b05      	ldr	r3, [pc, #20]	@ (8001254 <SysTick_Config+0x40>)
 800123e:	2200      	movs	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001242:	4b04      	ldr	r3, [pc, #16]	@ (8001254 <SysTick_Config+0x40>)
 8001244:	2207      	movs	r2, #7
 8001246:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001248:	2300      	movs	r3, #0
}
 800124a:	4618      	mov	r0, r3
 800124c:	3708      	adds	r7, #8
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	e000e010 	.word	0xe000e010

08001258 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f7ff ff2d 	bl	80010c0 <__NVIC_SetPriorityGrouping>
}
 8001266:	bf00      	nop
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}

0800126e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800126e:	b580      	push	{r7, lr}
 8001270:	b086      	sub	sp, #24
 8001272:	af00      	add	r7, sp, #0
 8001274:	4603      	mov	r3, r0
 8001276:	60b9      	str	r1, [r7, #8]
 8001278:	607a      	str	r2, [r7, #4]
 800127a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800127c:	2300      	movs	r3, #0
 800127e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001280:	f7ff ff42 	bl	8001108 <__NVIC_GetPriorityGrouping>
 8001284:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001286:	687a      	ldr	r2, [r7, #4]
 8001288:	68b9      	ldr	r1, [r7, #8]
 800128a:	6978      	ldr	r0, [r7, #20]
 800128c:	f7ff ff90 	bl	80011b0 <NVIC_EncodePriority>
 8001290:	4602      	mov	r2, r0
 8001292:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001296:	4611      	mov	r1, r2
 8001298:	4618      	mov	r0, r3
 800129a:	f7ff ff5f 	bl	800115c <__NVIC_SetPriority>
}
 800129e:	bf00      	nop
 80012a0:	3718      	adds	r7, #24
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}

080012a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012a6:	b580      	push	{r7, lr}
 80012a8:	b082      	sub	sp, #8
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	4603      	mov	r3, r0
 80012ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff ff35 	bl	8001124 <__NVIC_EnableIRQ>
}
 80012ba:	bf00      	nop
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}

080012c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012c2:	b580      	push	{r7, lr}
 80012c4:	b082      	sub	sp, #8
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f7ff ffa2 	bl	8001214 <SysTick_Config>
 80012d0:	4603      	mov	r3, r0
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3708      	adds	r7, #8
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
	...

080012dc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012dc:	b480      	push	{r7}
 80012de:	b08b      	sub	sp, #44	@ 0x2c
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012e6:	2300      	movs	r3, #0
 80012e8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80012ea:	2300      	movs	r3, #0
 80012ec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012ee:	e169      	b.n	80015c4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80012f0:	2201      	movs	r2, #1
 80012f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012f4:	fa02 f303 	lsl.w	r3, r2, r3
 80012f8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	69fa      	ldr	r2, [r7, #28]
 8001300:	4013      	ands	r3, r2
 8001302:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001304:	69ba      	ldr	r2, [r7, #24]
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	429a      	cmp	r2, r3
 800130a:	f040 8158 	bne.w	80015be <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	4a9a      	ldr	r2, [pc, #616]	@ (800157c <HAL_GPIO_Init+0x2a0>)
 8001314:	4293      	cmp	r3, r2
 8001316:	d05e      	beq.n	80013d6 <HAL_GPIO_Init+0xfa>
 8001318:	4a98      	ldr	r2, [pc, #608]	@ (800157c <HAL_GPIO_Init+0x2a0>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d875      	bhi.n	800140a <HAL_GPIO_Init+0x12e>
 800131e:	4a98      	ldr	r2, [pc, #608]	@ (8001580 <HAL_GPIO_Init+0x2a4>)
 8001320:	4293      	cmp	r3, r2
 8001322:	d058      	beq.n	80013d6 <HAL_GPIO_Init+0xfa>
 8001324:	4a96      	ldr	r2, [pc, #600]	@ (8001580 <HAL_GPIO_Init+0x2a4>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d86f      	bhi.n	800140a <HAL_GPIO_Init+0x12e>
 800132a:	4a96      	ldr	r2, [pc, #600]	@ (8001584 <HAL_GPIO_Init+0x2a8>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d052      	beq.n	80013d6 <HAL_GPIO_Init+0xfa>
 8001330:	4a94      	ldr	r2, [pc, #592]	@ (8001584 <HAL_GPIO_Init+0x2a8>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d869      	bhi.n	800140a <HAL_GPIO_Init+0x12e>
 8001336:	4a94      	ldr	r2, [pc, #592]	@ (8001588 <HAL_GPIO_Init+0x2ac>)
 8001338:	4293      	cmp	r3, r2
 800133a:	d04c      	beq.n	80013d6 <HAL_GPIO_Init+0xfa>
 800133c:	4a92      	ldr	r2, [pc, #584]	@ (8001588 <HAL_GPIO_Init+0x2ac>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d863      	bhi.n	800140a <HAL_GPIO_Init+0x12e>
 8001342:	4a92      	ldr	r2, [pc, #584]	@ (800158c <HAL_GPIO_Init+0x2b0>)
 8001344:	4293      	cmp	r3, r2
 8001346:	d046      	beq.n	80013d6 <HAL_GPIO_Init+0xfa>
 8001348:	4a90      	ldr	r2, [pc, #576]	@ (800158c <HAL_GPIO_Init+0x2b0>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d85d      	bhi.n	800140a <HAL_GPIO_Init+0x12e>
 800134e:	2b12      	cmp	r3, #18
 8001350:	d82a      	bhi.n	80013a8 <HAL_GPIO_Init+0xcc>
 8001352:	2b12      	cmp	r3, #18
 8001354:	d859      	bhi.n	800140a <HAL_GPIO_Init+0x12e>
 8001356:	a201      	add	r2, pc, #4	@ (adr r2, 800135c <HAL_GPIO_Init+0x80>)
 8001358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800135c:	080013d7 	.word	0x080013d7
 8001360:	080013b1 	.word	0x080013b1
 8001364:	080013c3 	.word	0x080013c3
 8001368:	08001405 	.word	0x08001405
 800136c:	0800140b 	.word	0x0800140b
 8001370:	0800140b 	.word	0x0800140b
 8001374:	0800140b 	.word	0x0800140b
 8001378:	0800140b 	.word	0x0800140b
 800137c:	0800140b 	.word	0x0800140b
 8001380:	0800140b 	.word	0x0800140b
 8001384:	0800140b 	.word	0x0800140b
 8001388:	0800140b 	.word	0x0800140b
 800138c:	0800140b 	.word	0x0800140b
 8001390:	0800140b 	.word	0x0800140b
 8001394:	0800140b 	.word	0x0800140b
 8001398:	0800140b 	.word	0x0800140b
 800139c:	0800140b 	.word	0x0800140b
 80013a0:	080013b9 	.word	0x080013b9
 80013a4:	080013cd 	.word	0x080013cd
 80013a8:	4a79      	ldr	r2, [pc, #484]	@ (8001590 <HAL_GPIO_Init+0x2b4>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d013      	beq.n	80013d6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80013ae:	e02c      	b.n	800140a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	68db      	ldr	r3, [r3, #12]
 80013b4:	623b      	str	r3, [r7, #32]
          break;
 80013b6:	e029      	b.n	800140c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	68db      	ldr	r3, [r3, #12]
 80013bc:	3304      	adds	r3, #4
 80013be:	623b      	str	r3, [r7, #32]
          break;
 80013c0:	e024      	b.n	800140c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	68db      	ldr	r3, [r3, #12]
 80013c6:	3308      	adds	r3, #8
 80013c8:	623b      	str	r3, [r7, #32]
          break;
 80013ca:	e01f      	b.n	800140c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	330c      	adds	r3, #12
 80013d2:	623b      	str	r3, [r7, #32]
          break;
 80013d4:	e01a      	b.n	800140c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	689b      	ldr	r3, [r3, #8]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d102      	bne.n	80013e4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80013de:	2304      	movs	r3, #4
 80013e0:	623b      	str	r3, [r7, #32]
          break;
 80013e2:	e013      	b.n	800140c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d105      	bne.n	80013f8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013ec:	2308      	movs	r3, #8
 80013ee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	69fa      	ldr	r2, [r7, #28]
 80013f4:	611a      	str	r2, [r3, #16]
          break;
 80013f6:	e009      	b.n	800140c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013f8:	2308      	movs	r3, #8
 80013fa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	69fa      	ldr	r2, [r7, #28]
 8001400:	615a      	str	r2, [r3, #20]
          break;
 8001402:	e003      	b.n	800140c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001404:	2300      	movs	r3, #0
 8001406:	623b      	str	r3, [r7, #32]
          break;
 8001408:	e000      	b.n	800140c <HAL_GPIO_Init+0x130>
          break;
 800140a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800140c:	69bb      	ldr	r3, [r7, #24]
 800140e:	2bff      	cmp	r3, #255	@ 0xff
 8001410:	d801      	bhi.n	8001416 <HAL_GPIO_Init+0x13a>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	e001      	b.n	800141a <HAL_GPIO_Init+0x13e>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	3304      	adds	r3, #4
 800141a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800141c:	69bb      	ldr	r3, [r7, #24]
 800141e:	2bff      	cmp	r3, #255	@ 0xff
 8001420:	d802      	bhi.n	8001428 <HAL_GPIO_Init+0x14c>
 8001422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	e002      	b.n	800142e <HAL_GPIO_Init+0x152>
 8001428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800142a:	3b08      	subs	r3, #8
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	681a      	ldr	r2, [r3, #0]
 8001434:	210f      	movs	r1, #15
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	fa01 f303 	lsl.w	r3, r1, r3
 800143c:	43db      	mvns	r3, r3
 800143e:	401a      	ands	r2, r3
 8001440:	6a39      	ldr	r1, [r7, #32]
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	fa01 f303 	lsl.w	r3, r1, r3
 8001448:	431a      	orrs	r2, r3
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001456:	2b00      	cmp	r3, #0
 8001458:	f000 80b1 	beq.w	80015be <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800145c:	4b4d      	ldr	r3, [pc, #308]	@ (8001594 <HAL_GPIO_Init+0x2b8>)
 800145e:	699b      	ldr	r3, [r3, #24]
 8001460:	4a4c      	ldr	r2, [pc, #304]	@ (8001594 <HAL_GPIO_Init+0x2b8>)
 8001462:	f043 0301 	orr.w	r3, r3, #1
 8001466:	6193      	str	r3, [r2, #24]
 8001468:	4b4a      	ldr	r3, [pc, #296]	@ (8001594 <HAL_GPIO_Init+0x2b8>)
 800146a:	699b      	ldr	r3, [r3, #24]
 800146c:	f003 0301 	and.w	r3, r3, #1
 8001470:	60bb      	str	r3, [r7, #8]
 8001472:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001474:	4a48      	ldr	r2, [pc, #288]	@ (8001598 <HAL_GPIO_Init+0x2bc>)
 8001476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001478:	089b      	lsrs	r3, r3, #2
 800147a:	3302      	adds	r3, #2
 800147c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001480:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001484:	f003 0303 	and.w	r3, r3, #3
 8001488:	009b      	lsls	r3, r3, #2
 800148a:	220f      	movs	r2, #15
 800148c:	fa02 f303 	lsl.w	r3, r2, r3
 8001490:	43db      	mvns	r3, r3
 8001492:	68fa      	ldr	r2, [r7, #12]
 8001494:	4013      	ands	r3, r2
 8001496:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	4a40      	ldr	r2, [pc, #256]	@ (800159c <HAL_GPIO_Init+0x2c0>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d013      	beq.n	80014c8 <HAL_GPIO_Init+0x1ec>
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	4a3f      	ldr	r2, [pc, #252]	@ (80015a0 <HAL_GPIO_Init+0x2c4>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d00d      	beq.n	80014c4 <HAL_GPIO_Init+0x1e8>
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	4a3e      	ldr	r2, [pc, #248]	@ (80015a4 <HAL_GPIO_Init+0x2c8>)
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d007      	beq.n	80014c0 <HAL_GPIO_Init+0x1e4>
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	4a3d      	ldr	r2, [pc, #244]	@ (80015a8 <HAL_GPIO_Init+0x2cc>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d101      	bne.n	80014bc <HAL_GPIO_Init+0x1e0>
 80014b8:	2303      	movs	r3, #3
 80014ba:	e006      	b.n	80014ca <HAL_GPIO_Init+0x1ee>
 80014bc:	2304      	movs	r3, #4
 80014be:	e004      	b.n	80014ca <HAL_GPIO_Init+0x1ee>
 80014c0:	2302      	movs	r3, #2
 80014c2:	e002      	b.n	80014ca <HAL_GPIO_Init+0x1ee>
 80014c4:	2301      	movs	r3, #1
 80014c6:	e000      	b.n	80014ca <HAL_GPIO_Init+0x1ee>
 80014c8:	2300      	movs	r3, #0
 80014ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014cc:	f002 0203 	and.w	r2, r2, #3
 80014d0:	0092      	lsls	r2, r2, #2
 80014d2:	4093      	lsls	r3, r2
 80014d4:	68fa      	ldr	r2, [r7, #12]
 80014d6:	4313      	orrs	r3, r2
 80014d8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80014da:	492f      	ldr	r1, [pc, #188]	@ (8001598 <HAL_GPIO_Init+0x2bc>)
 80014dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014de:	089b      	lsrs	r3, r3, #2
 80014e0:	3302      	adds	r3, #2
 80014e2:	68fa      	ldr	r2, [r7, #12]
 80014e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d006      	beq.n	8001502 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80014f4:	4b2d      	ldr	r3, [pc, #180]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 80014f6:	689a      	ldr	r2, [r3, #8]
 80014f8:	492c      	ldr	r1, [pc, #176]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 80014fa:	69bb      	ldr	r3, [r7, #24]
 80014fc:	4313      	orrs	r3, r2
 80014fe:	608b      	str	r3, [r1, #8]
 8001500:	e006      	b.n	8001510 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001502:	4b2a      	ldr	r3, [pc, #168]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 8001504:	689a      	ldr	r2, [r3, #8]
 8001506:	69bb      	ldr	r3, [r7, #24]
 8001508:	43db      	mvns	r3, r3
 800150a:	4928      	ldr	r1, [pc, #160]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 800150c:	4013      	ands	r3, r2
 800150e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001518:	2b00      	cmp	r3, #0
 800151a:	d006      	beq.n	800152a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800151c:	4b23      	ldr	r3, [pc, #140]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 800151e:	68da      	ldr	r2, [r3, #12]
 8001520:	4922      	ldr	r1, [pc, #136]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 8001522:	69bb      	ldr	r3, [r7, #24]
 8001524:	4313      	orrs	r3, r2
 8001526:	60cb      	str	r3, [r1, #12]
 8001528:	e006      	b.n	8001538 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800152a:	4b20      	ldr	r3, [pc, #128]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 800152c:	68da      	ldr	r2, [r3, #12]
 800152e:	69bb      	ldr	r3, [r7, #24]
 8001530:	43db      	mvns	r3, r3
 8001532:	491e      	ldr	r1, [pc, #120]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 8001534:	4013      	ands	r3, r2
 8001536:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001540:	2b00      	cmp	r3, #0
 8001542:	d006      	beq.n	8001552 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001544:	4b19      	ldr	r3, [pc, #100]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 8001546:	685a      	ldr	r2, [r3, #4]
 8001548:	4918      	ldr	r1, [pc, #96]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 800154a:	69bb      	ldr	r3, [r7, #24]
 800154c:	4313      	orrs	r3, r2
 800154e:	604b      	str	r3, [r1, #4]
 8001550:	e006      	b.n	8001560 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001552:	4b16      	ldr	r3, [pc, #88]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 8001554:	685a      	ldr	r2, [r3, #4]
 8001556:	69bb      	ldr	r3, [r7, #24]
 8001558:	43db      	mvns	r3, r3
 800155a:	4914      	ldr	r1, [pc, #80]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 800155c:	4013      	ands	r3, r2
 800155e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001568:	2b00      	cmp	r3, #0
 800156a:	d021      	beq.n	80015b0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800156c:	4b0f      	ldr	r3, [pc, #60]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	490e      	ldr	r1, [pc, #56]	@ (80015ac <HAL_GPIO_Init+0x2d0>)
 8001572:	69bb      	ldr	r3, [r7, #24]
 8001574:	4313      	orrs	r3, r2
 8001576:	600b      	str	r3, [r1, #0]
 8001578:	e021      	b.n	80015be <HAL_GPIO_Init+0x2e2>
 800157a:	bf00      	nop
 800157c:	10320000 	.word	0x10320000
 8001580:	10310000 	.word	0x10310000
 8001584:	10220000 	.word	0x10220000
 8001588:	10210000 	.word	0x10210000
 800158c:	10120000 	.word	0x10120000
 8001590:	10110000 	.word	0x10110000
 8001594:	40021000 	.word	0x40021000
 8001598:	40010000 	.word	0x40010000
 800159c:	40010800 	.word	0x40010800
 80015a0:	40010c00 	.word	0x40010c00
 80015a4:	40011000 	.word	0x40011000
 80015a8:	40011400 	.word	0x40011400
 80015ac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80015b0:	4b0b      	ldr	r3, [pc, #44]	@ (80015e0 <HAL_GPIO_Init+0x304>)
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	69bb      	ldr	r3, [r7, #24]
 80015b6:	43db      	mvns	r3, r3
 80015b8:	4909      	ldr	r1, [pc, #36]	@ (80015e0 <HAL_GPIO_Init+0x304>)
 80015ba:	4013      	ands	r3, r2
 80015bc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80015be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c0:	3301      	adds	r3, #1
 80015c2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ca:	fa22 f303 	lsr.w	r3, r2, r3
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	f47f ae8e 	bne.w	80012f0 <HAL_GPIO_Init+0x14>
  }
}
 80015d4:	bf00      	nop
 80015d6:	bf00      	nop
 80015d8:	372c      	adds	r7, #44	@ 0x2c
 80015da:	46bd      	mov	sp, r7
 80015dc:	bc80      	pop	{r7}
 80015de:	4770      	bx	lr
 80015e0:	40010400 	.word	0x40010400

080015e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b085      	sub	sp, #20
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	460b      	mov	r3, r1
 80015ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	689a      	ldr	r2, [r3, #8]
 80015f4:	887b      	ldrh	r3, [r7, #2]
 80015f6:	4013      	ands	r3, r2
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d002      	beq.n	8001602 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80015fc:	2301      	movs	r3, #1
 80015fe:	73fb      	strb	r3, [r7, #15]
 8001600:	e001      	b.n	8001606 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001602:	2300      	movs	r3, #0
 8001604:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001606:	7bfb      	ldrb	r3, [r7, #15]
}
 8001608:	4618      	mov	r0, r3
 800160a:	3714      	adds	r7, #20
 800160c:	46bd      	mov	sp, r7
 800160e:	bc80      	pop	{r7}
 8001610:	4770      	bx	lr

08001612 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001612:	b480      	push	{r7}
 8001614:	b083      	sub	sp, #12
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
 800161a:	460b      	mov	r3, r1
 800161c:	807b      	strh	r3, [r7, #2]
 800161e:	4613      	mov	r3, r2
 8001620:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001622:	787b      	ldrb	r3, [r7, #1]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d003      	beq.n	8001630 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001628:	887a      	ldrh	r2, [r7, #2]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800162e:	e003      	b.n	8001638 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001630:	887b      	ldrh	r3, [r7, #2]
 8001632:	041a      	lsls	r2, r3, #16
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	611a      	str	r2, [r3, #16]
}
 8001638:	bf00      	nop
 800163a:	370c      	adds	r7, #12
 800163c:	46bd      	mov	sp, r7
 800163e:	bc80      	pop	{r7}
 8001640:	4770      	bx	lr
	...

08001644 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d101      	bne.n	8001656 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	e272      	b.n	8001b3c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	2b00      	cmp	r3, #0
 8001660:	f000 8087 	beq.w	8001772 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001664:	4b92      	ldr	r3, [pc, #584]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f003 030c 	and.w	r3, r3, #12
 800166c:	2b04      	cmp	r3, #4
 800166e:	d00c      	beq.n	800168a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001670:	4b8f      	ldr	r3, [pc, #572]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f003 030c 	and.w	r3, r3, #12
 8001678:	2b08      	cmp	r3, #8
 800167a:	d112      	bne.n	80016a2 <HAL_RCC_OscConfig+0x5e>
 800167c:	4b8c      	ldr	r3, [pc, #560]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001684:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001688:	d10b      	bne.n	80016a2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800168a:	4b89      	ldr	r3, [pc, #548]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001692:	2b00      	cmp	r3, #0
 8001694:	d06c      	beq.n	8001770 <HAL_RCC_OscConfig+0x12c>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d168      	bne.n	8001770 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e24c      	b.n	8001b3c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016aa:	d106      	bne.n	80016ba <HAL_RCC_OscConfig+0x76>
 80016ac:	4b80      	ldr	r3, [pc, #512]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a7f      	ldr	r2, [pc, #508]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80016b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016b6:	6013      	str	r3, [r2, #0]
 80016b8:	e02e      	b.n	8001718 <HAL_RCC_OscConfig+0xd4>
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d10c      	bne.n	80016dc <HAL_RCC_OscConfig+0x98>
 80016c2:	4b7b      	ldr	r3, [pc, #492]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a7a      	ldr	r2, [pc, #488]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80016c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016cc:	6013      	str	r3, [r2, #0]
 80016ce:	4b78      	ldr	r3, [pc, #480]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a77      	ldr	r2, [pc, #476]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80016d4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016d8:	6013      	str	r3, [r2, #0]
 80016da:	e01d      	b.n	8001718 <HAL_RCC_OscConfig+0xd4>
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80016e4:	d10c      	bne.n	8001700 <HAL_RCC_OscConfig+0xbc>
 80016e6:	4b72      	ldr	r3, [pc, #456]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a71      	ldr	r2, [pc, #452]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80016ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016f0:	6013      	str	r3, [r2, #0]
 80016f2:	4b6f      	ldr	r3, [pc, #444]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a6e      	ldr	r2, [pc, #440]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80016f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016fc:	6013      	str	r3, [r2, #0]
 80016fe:	e00b      	b.n	8001718 <HAL_RCC_OscConfig+0xd4>
 8001700:	4b6b      	ldr	r3, [pc, #428]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a6a      	ldr	r2, [pc, #424]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 8001706:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800170a:	6013      	str	r3, [r2, #0]
 800170c:	4b68      	ldr	r3, [pc, #416]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a67      	ldr	r2, [pc, #412]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 8001712:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001716:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d013      	beq.n	8001748 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001720:	f7ff fcc4 	bl	80010ac <HAL_GetTick>
 8001724:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001726:	e008      	b.n	800173a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001728:	f7ff fcc0 	bl	80010ac <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	2b64      	cmp	r3, #100	@ 0x64
 8001734:	d901      	bls.n	800173a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e200      	b.n	8001b3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800173a:	4b5d      	ldr	r3, [pc, #372]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001742:	2b00      	cmp	r3, #0
 8001744:	d0f0      	beq.n	8001728 <HAL_RCC_OscConfig+0xe4>
 8001746:	e014      	b.n	8001772 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001748:	f7ff fcb0 	bl	80010ac <HAL_GetTick>
 800174c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800174e:	e008      	b.n	8001762 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001750:	f7ff fcac 	bl	80010ac <HAL_GetTick>
 8001754:	4602      	mov	r2, r0
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	2b64      	cmp	r3, #100	@ 0x64
 800175c:	d901      	bls.n	8001762 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800175e:	2303      	movs	r3, #3
 8001760:	e1ec      	b.n	8001b3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001762:	4b53      	ldr	r3, [pc, #332]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d1f0      	bne.n	8001750 <HAL_RCC_OscConfig+0x10c>
 800176e:	e000      	b.n	8001772 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001770:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 0302 	and.w	r3, r3, #2
 800177a:	2b00      	cmp	r3, #0
 800177c:	d063      	beq.n	8001846 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800177e:	4b4c      	ldr	r3, [pc, #304]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	f003 030c 	and.w	r3, r3, #12
 8001786:	2b00      	cmp	r3, #0
 8001788:	d00b      	beq.n	80017a2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800178a:	4b49      	ldr	r3, [pc, #292]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	f003 030c 	and.w	r3, r3, #12
 8001792:	2b08      	cmp	r3, #8
 8001794:	d11c      	bne.n	80017d0 <HAL_RCC_OscConfig+0x18c>
 8001796:	4b46      	ldr	r3, [pc, #280]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d116      	bne.n	80017d0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017a2:	4b43      	ldr	r3, [pc, #268]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d005      	beq.n	80017ba <HAL_RCC_OscConfig+0x176>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	691b      	ldr	r3, [r3, #16]
 80017b2:	2b01      	cmp	r3, #1
 80017b4:	d001      	beq.n	80017ba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	e1c0      	b.n	8001b3c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017ba:	4b3d      	ldr	r3, [pc, #244]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	695b      	ldr	r3, [r3, #20]
 80017c6:	00db      	lsls	r3, r3, #3
 80017c8:	4939      	ldr	r1, [pc, #228]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80017ca:	4313      	orrs	r3, r2
 80017cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017ce:	e03a      	b.n	8001846 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	691b      	ldr	r3, [r3, #16]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d020      	beq.n	800181a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017d8:	4b36      	ldr	r3, [pc, #216]	@ (80018b4 <HAL_RCC_OscConfig+0x270>)
 80017da:	2201      	movs	r2, #1
 80017dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017de:	f7ff fc65 	bl	80010ac <HAL_GetTick>
 80017e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017e4:	e008      	b.n	80017f8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017e6:	f7ff fc61 	bl	80010ac <HAL_GetTick>
 80017ea:	4602      	mov	r2, r0
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	1ad3      	subs	r3, r2, r3
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d901      	bls.n	80017f8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80017f4:	2303      	movs	r3, #3
 80017f6:	e1a1      	b.n	8001b3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017f8:	4b2d      	ldr	r3, [pc, #180]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f003 0302 	and.w	r3, r3, #2
 8001800:	2b00      	cmp	r3, #0
 8001802:	d0f0      	beq.n	80017e6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001804:	4b2a      	ldr	r3, [pc, #168]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	695b      	ldr	r3, [r3, #20]
 8001810:	00db      	lsls	r3, r3, #3
 8001812:	4927      	ldr	r1, [pc, #156]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 8001814:	4313      	orrs	r3, r2
 8001816:	600b      	str	r3, [r1, #0]
 8001818:	e015      	b.n	8001846 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800181a:	4b26      	ldr	r3, [pc, #152]	@ (80018b4 <HAL_RCC_OscConfig+0x270>)
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001820:	f7ff fc44 	bl	80010ac <HAL_GetTick>
 8001824:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001826:	e008      	b.n	800183a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001828:	f7ff fc40 	bl	80010ac <HAL_GetTick>
 800182c:	4602      	mov	r2, r0
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	2b02      	cmp	r3, #2
 8001834:	d901      	bls.n	800183a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001836:	2303      	movs	r3, #3
 8001838:	e180      	b.n	8001b3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800183a:	4b1d      	ldr	r3, [pc, #116]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f003 0302 	and.w	r3, r3, #2
 8001842:	2b00      	cmp	r3, #0
 8001844:	d1f0      	bne.n	8001828 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f003 0308 	and.w	r3, r3, #8
 800184e:	2b00      	cmp	r3, #0
 8001850:	d03a      	beq.n	80018c8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	699b      	ldr	r3, [r3, #24]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d019      	beq.n	800188e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800185a:	4b17      	ldr	r3, [pc, #92]	@ (80018b8 <HAL_RCC_OscConfig+0x274>)
 800185c:	2201      	movs	r2, #1
 800185e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001860:	f7ff fc24 	bl	80010ac <HAL_GetTick>
 8001864:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001866:	e008      	b.n	800187a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001868:	f7ff fc20 	bl	80010ac <HAL_GetTick>
 800186c:	4602      	mov	r2, r0
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	2b02      	cmp	r3, #2
 8001874:	d901      	bls.n	800187a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001876:	2303      	movs	r3, #3
 8001878:	e160      	b.n	8001b3c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800187a:	4b0d      	ldr	r3, [pc, #52]	@ (80018b0 <HAL_RCC_OscConfig+0x26c>)
 800187c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800187e:	f003 0302 	and.w	r3, r3, #2
 8001882:	2b00      	cmp	r3, #0
 8001884:	d0f0      	beq.n	8001868 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001886:	2001      	movs	r0, #1
 8001888:	f000 fa9c 	bl	8001dc4 <RCC_Delay>
 800188c:	e01c      	b.n	80018c8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800188e:	4b0a      	ldr	r3, [pc, #40]	@ (80018b8 <HAL_RCC_OscConfig+0x274>)
 8001890:	2200      	movs	r2, #0
 8001892:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001894:	f7ff fc0a 	bl	80010ac <HAL_GetTick>
 8001898:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800189a:	e00f      	b.n	80018bc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800189c:	f7ff fc06 	bl	80010ac <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d908      	bls.n	80018bc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80018aa:	2303      	movs	r3, #3
 80018ac:	e146      	b.n	8001b3c <HAL_RCC_OscConfig+0x4f8>
 80018ae:	bf00      	nop
 80018b0:	40021000 	.word	0x40021000
 80018b4:	42420000 	.word	0x42420000
 80018b8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018bc:	4b92      	ldr	r3, [pc, #584]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 80018be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018c0:	f003 0302 	and.w	r3, r3, #2
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d1e9      	bne.n	800189c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 0304 	and.w	r3, r3, #4
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	f000 80a6 	beq.w	8001a22 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018d6:	2300      	movs	r3, #0
 80018d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018da:	4b8b      	ldr	r3, [pc, #556]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 80018dc:	69db      	ldr	r3, [r3, #28]
 80018de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d10d      	bne.n	8001902 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018e6:	4b88      	ldr	r3, [pc, #544]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 80018e8:	69db      	ldr	r3, [r3, #28]
 80018ea:	4a87      	ldr	r2, [pc, #540]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 80018ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018f0:	61d3      	str	r3, [r2, #28]
 80018f2:	4b85      	ldr	r3, [pc, #532]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 80018f4:	69db      	ldr	r3, [r3, #28]
 80018f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018fa:	60bb      	str	r3, [r7, #8]
 80018fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018fe:	2301      	movs	r3, #1
 8001900:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001902:	4b82      	ldr	r3, [pc, #520]	@ (8001b0c <HAL_RCC_OscConfig+0x4c8>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800190a:	2b00      	cmp	r3, #0
 800190c:	d118      	bne.n	8001940 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800190e:	4b7f      	ldr	r3, [pc, #508]	@ (8001b0c <HAL_RCC_OscConfig+0x4c8>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a7e      	ldr	r2, [pc, #504]	@ (8001b0c <HAL_RCC_OscConfig+0x4c8>)
 8001914:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001918:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800191a:	f7ff fbc7 	bl	80010ac <HAL_GetTick>
 800191e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001920:	e008      	b.n	8001934 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001922:	f7ff fbc3 	bl	80010ac <HAL_GetTick>
 8001926:	4602      	mov	r2, r0
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	1ad3      	subs	r3, r2, r3
 800192c:	2b64      	cmp	r3, #100	@ 0x64
 800192e:	d901      	bls.n	8001934 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001930:	2303      	movs	r3, #3
 8001932:	e103      	b.n	8001b3c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001934:	4b75      	ldr	r3, [pc, #468]	@ (8001b0c <HAL_RCC_OscConfig+0x4c8>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800193c:	2b00      	cmp	r3, #0
 800193e:	d0f0      	beq.n	8001922 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	2b01      	cmp	r3, #1
 8001946:	d106      	bne.n	8001956 <HAL_RCC_OscConfig+0x312>
 8001948:	4b6f      	ldr	r3, [pc, #444]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 800194a:	6a1b      	ldr	r3, [r3, #32]
 800194c:	4a6e      	ldr	r2, [pc, #440]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 800194e:	f043 0301 	orr.w	r3, r3, #1
 8001952:	6213      	str	r3, [r2, #32]
 8001954:	e02d      	b.n	80019b2 <HAL_RCC_OscConfig+0x36e>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	68db      	ldr	r3, [r3, #12]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d10c      	bne.n	8001978 <HAL_RCC_OscConfig+0x334>
 800195e:	4b6a      	ldr	r3, [pc, #424]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 8001960:	6a1b      	ldr	r3, [r3, #32]
 8001962:	4a69      	ldr	r2, [pc, #420]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 8001964:	f023 0301 	bic.w	r3, r3, #1
 8001968:	6213      	str	r3, [r2, #32]
 800196a:	4b67      	ldr	r3, [pc, #412]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 800196c:	6a1b      	ldr	r3, [r3, #32]
 800196e:	4a66      	ldr	r2, [pc, #408]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 8001970:	f023 0304 	bic.w	r3, r3, #4
 8001974:	6213      	str	r3, [r2, #32]
 8001976:	e01c      	b.n	80019b2 <HAL_RCC_OscConfig+0x36e>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	2b05      	cmp	r3, #5
 800197e:	d10c      	bne.n	800199a <HAL_RCC_OscConfig+0x356>
 8001980:	4b61      	ldr	r3, [pc, #388]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 8001982:	6a1b      	ldr	r3, [r3, #32]
 8001984:	4a60      	ldr	r2, [pc, #384]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 8001986:	f043 0304 	orr.w	r3, r3, #4
 800198a:	6213      	str	r3, [r2, #32]
 800198c:	4b5e      	ldr	r3, [pc, #376]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 800198e:	6a1b      	ldr	r3, [r3, #32]
 8001990:	4a5d      	ldr	r2, [pc, #372]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 8001992:	f043 0301 	orr.w	r3, r3, #1
 8001996:	6213      	str	r3, [r2, #32]
 8001998:	e00b      	b.n	80019b2 <HAL_RCC_OscConfig+0x36e>
 800199a:	4b5b      	ldr	r3, [pc, #364]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 800199c:	6a1b      	ldr	r3, [r3, #32]
 800199e:	4a5a      	ldr	r2, [pc, #360]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 80019a0:	f023 0301 	bic.w	r3, r3, #1
 80019a4:	6213      	str	r3, [r2, #32]
 80019a6:	4b58      	ldr	r3, [pc, #352]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 80019a8:	6a1b      	ldr	r3, [r3, #32]
 80019aa:	4a57      	ldr	r2, [pc, #348]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 80019ac:	f023 0304 	bic.w	r3, r3, #4
 80019b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	68db      	ldr	r3, [r3, #12]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d015      	beq.n	80019e6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019ba:	f7ff fb77 	bl	80010ac <HAL_GetTick>
 80019be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019c0:	e00a      	b.n	80019d8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019c2:	f7ff fb73 	bl	80010ac <HAL_GetTick>
 80019c6:	4602      	mov	r2, r0
 80019c8:	693b      	ldr	r3, [r7, #16]
 80019ca:	1ad3      	subs	r3, r2, r3
 80019cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d901      	bls.n	80019d8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80019d4:	2303      	movs	r3, #3
 80019d6:	e0b1      	b.n	8001b3c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019d8:	4b4b      	ldr	r3, [pc, #300]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 80019da:	6a1b      	ldr	r3, [r3, #32]
 80019dc:	f003 0302 	and.w	r3, r3, #2
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d0ee      	beq.n	80019c2 <HAL_RCC_OscConfig+0x37e>
 80019e4:	e014      	b.n	8001a10 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019e6:	f7ff fb61 	bl	80010ac <HAL_GetTick>
 80019ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019ec:	e00a      	b.n	8001a04 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019ee:	f7ff fb5d 	bl	80010ac <HAL_GetTick>
 80019f2:	4602      	mov	r2, r0
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	1ad3      	subs	r3, r2, r3
 80019f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d901      	bls.n	8001a04 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001a00:	2303      	movs	r3, #3
 8001a02:	e09b      	b.n	8001b3c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a04:	4b40      	ldr	r3, [pc, #256]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 8001a06:	6a1b      	ldr	r3, [r3, #32]
 8001a08:	f003 0302 	and.w	r3, r3, #2
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d1ee      	bne.n	80019ee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001a10:	7dfb      	ldrb	r3, [r7, #23]
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d105      	bne.n	8001a22 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a16:	4b3c      	ldr	r3, [pc, #240]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 8001a18:	69db      	ldr	r3, [r3, #28]
 8001a1a:	4a3b      	ldr	r2, [pc, #236]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 8001a1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001a20:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	69db      	ldr	r3, [r3, #28]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	f000 8087 	beq.w	8001b3a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a2c:	4b36      	ldr	r3, [pc, #216]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f003 030c 	and.w	r3, r3, #12
 8001a34:	2b08      	cmp	r3, #8
 8001a36:	d061      	beq.n	8001afc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	69db      	ldr	r3, [r3, #28]
 8001a3c:	2b02      	cmp	r3, #2
 8001a3e:	d146      	bne.n	8001ace <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a40:	4b33      	ldr	r3, [pc, #204]	@ (8001b10 <HAL_RCC_OscConfig+0x4cc>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a46:	f7ff fb31 	bl	80010ac <HAL_GetTick>
 8001a4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a4c:	e008      	b.n	8001a60 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a4e:	f7ff fb2d 	bl	80010ac <HAL_GetTick>
 8001a52:	4602      	mov	r2, r0
 8001a54:	693b      	ldr	r3, [r7, #16]
 8001a56:	1ad3      	subs	r3, r2, r3
 8001a58:	2b02      	cmp	r3, #2
 8001a5a:	d901      	bls.n	8001a60 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	e06d      	b.n	8001b3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a60:	4b29      	ldr	r3, [pc, #164]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d1f0      	bne.n	8001a4e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6a1b      	ldr	r3, [r3, #32]
 8001a70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a74:	d108      	bne.n	8001a88 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001a76:	4b24      	ldr	r3, [pc, #144]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	4921      	ldr	r1, [pc, #132]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 8001a84:	4313      	orrs	r3, r2
 8001a86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a88:	4b1f      	ldr	r3, [pc, #124]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6a19      	ldr	r1, [r3, #32]
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a98:	430b      	orrs	r3, r1
 8001a9a:	491b      	ldr	r1, [pc, #108]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001aa0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b10 <HAL_RCC_OscConfig+0x4cc>)
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa6:	f7ff fb01 	bl	80010ac <HAL_GetTick>
 8001aaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001aac:	e008      	b.n	8001ac0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aae:	f7ff fafd 	bl	80010ac <HAL_GetTick>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	693b      	ldr	r3, [r7, #16]
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d901      	bls.n	8001ac0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001abc:	2303      	movs	r3, #3
 8001abe:	e03d      	b.n	8001b3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ac0:	4b11      	ldr	r3, [pc, #68]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d0f0      	beq.n	8001aae <HAL_RCC_OscConfig+0x46a>
 8001acc:	e035      	b.n	8001b3a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ace:	4b10      	ldr	r3, [pc, #64]	@ (8001b10 <HAL_RCC_OscConfig+0x4cc>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad4:	f7ff faea 	bl	80010ac <HAL_GetTick>
 8001ad8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ada:	e008      	b.n	8001aee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001adc:	f7ff fae6 	bl	80010ac <HAL_GetTick>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d901      	bls.n	8001aee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e026      	b.n	8001b3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001aee:	4b06      	ldr	r3, [pc, #24]	@ (8001b08 <HAL_RCC_OscConfig+0x4c4>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d1f0      	bne.n	8001adc <HAL_RCC_OscConfig+0x498>
 8001afa:	e01e      	b.n	8001b3a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	69db      	ldr	r3, [r3, #28]
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	d107      	bne.n	8001b14 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	e019      	b.n	8001b3c <HAL_RCC_OscConfig+0x4f8>
 8001b08:	40021000 	.word	0x40021000
 8001b0c:	40007000 	.word	0x40007000
 8001b10:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b14:	4b0b      	ldr	r3, [pc, #44]	@ (8001b44 <HAL_RCC_OscConfig+0x500>)
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6a1b      	ldr	r3, [r3, #32]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d106      	bne.n	8001b36 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b32:	429a      	cmp	r2, r3
 8001b34:	d001      	beq.n	8001b3a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e000      	b.n	8001b3c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001b3a:	2300      	movs	r3, #0
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3718      	adds	r7, #24
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	40021000 	.word	0x40021000

08001b48 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d101      	bne.n	8001b5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e0d0      	b.n	8001cfe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b5c:	4b6a      	ldr	r3, [pc, #424]	@ (8001d08 <HAL_RCC_ClockConfig+0x1c0>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f003 0307 	and.w	r3, r3, #7
 8001b64:	683a      	ldr	r2, [r7, #0]
 8001b66:	429a      	cmp	r2, r3
 8001b68:	d910      	bls.n	8001b8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b6a:	4b67      	ldr	r3, [pc, #412]	@ (8001d08 <HAL_RCC_ClockConfig+0x1c0>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f023 0207 	bic.w	r2, r3, #7
 8001b72:	4965      	ldr	r1, [pc, #404]	@ (8001d08 <HAL_RCC_ClockConfig+0x1c0>)
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	4313      	orrs	r3, r2
 8001b78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b7a:	4b63      	ldr	r3, [pc, #396]	@ (8001d08 <HAL_RCC_ClockConfig+0x1c0>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 0307 	and.w	r3, r3, #7
 8001b82:	683a      	ldr	r2, [r7, #0]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d001      	beq.n	8001b8c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	e0b8      	b.n	8001cfe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f003 0302 	and.w	r3, r3, #2
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d020      	beq.n	8001bda <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 0304 	and.w	r3, r3, #4
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d005      	beq.n	8001bb0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ba4:	4b59      	ldr	r3, [pc, #356]	@ (8001d0c <HAL_RCC_ClockConfig+0x1c4>)
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	4a58      	ldr	r2, [pc, #352]	@ (8001d0c <HAL_RCC_ClockConfig+0x1c4>)
 8001baa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001bae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f003 0308 	and.w	r3, r3, #8
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d005      	beq.n	8001bc8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001bbc:	4b53      	ldr	r3, [pc, #332]	@ (8001d0c <HAL_RCC_ClockConfig+0x1c4>)
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	4a52      	ldr	r2, [pc, #328]	@ (8001d0c <HAL_RCC_ClockConfig+0x1c4>)
 8001bc2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001bc6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bc8:	4b50      	ldr	r3, [pc, #320]	@ (8001d0c <HAL_RCC_ClockConfig+0x1c4>)
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	494d      	ldr	r1, [pc, #308]	@ (8001d0c <HAL_RCC_ClockConfig+0x1c4>)
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f003 0301 	and.w	r3, r3, #1
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d040      	beq.n	8001c68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d107      	bne.n	8001bfe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bee:	4b47      	ldr	r3, [pc, #284]	@ (8001d0c <HAL_RCC_ClockConfig+0x1c4>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d115      	bne.n	8001c26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e07f      	b.n	8001cfe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	2b02      	cmp	r3, #2
 8001c04:	d107      	bne.n	8001c16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c06:	4b41      	ldr	r3, [pc, #260]	@ (8001d0c <HAL_RCC_ClockConfig+0x1c4>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d109      	bne.n	8001c26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e073      	b.n	8001cfe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c16:	4b3d      	ldr	r3, [pc, #244]	@ (8001d0c <HAL_RCC_ClockConfig+0x1c4>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d101      	bne.n	8001c26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e06b      	b.n	8001cfe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c26:	4b39      	ldr	r3, [pc, #228]	@ (8001d0c <HAL_RCC_ClockConfig+0x1c4>)
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	f023 0203 	bic.w	r2, r3, #3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	4936      	ldr	r1, [pc, #216]	@ (8001d0c <HAL_RCC_ClockConfig+0x1c4>)
 8001c34:	4313      	orrs	r3, r2
 8001c36:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c38:	f7ff fa38 	bl	80010ac <HAL_GetTick>
 8001c3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c3e:	e00a      	b.n	8001c56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c40:	f7ff fa34 	bl	80010ac <HAL_GetTick>
 8001c44:	4602      	mov	r2, r0
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d901      	bls.n	8001c56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e053      	b.n	8001cfe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c56:	4b2d      	ldr	r3, [pc, #180]	@ (8001d0c <HAL_RCC_ClockConfig+0x1c4>)
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f003 020c 	and.w	r2, r3, #12
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d1eb      	bne.n	8001c40 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c68:	4b27      	ldr	r3, [pc, #156]	@ (8001d08 <HAL_RCC_ClockConfig+0x1c0>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 0307 	and.w	r3, r3, #7
 8001c70:	683a      	ldr	r2, [r7, #0]
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d210      	bcs.n	8001c98 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c76:	4b24      	ldr	r3, [pc, #144]	@ (8001d08 <HAL_RCC_ClockConfig+0x1c0>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f023 0207 	bic.w	r2, r3, #7
 8001c7e:	4922      	ldr	r1, [pc, #136]	@ (8001d08 <HAL_RCC_ClockConfig+0x1c0>)
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c86:	4b20      	ldr	r3, [pc, #128]	@ (8001d08 <HAL_RCC_ClockConfig+0x1c0>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0307 	and.w	r3, r3, #7
 8001c8e:	683a      	ldr	r2, [r7, #0]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d001      	beq.n	8001c98 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001c94:	2301      	movs	r3, #1
 8001c96:	e032      	b.n	8001cfe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 0304 	and.w	r3, r3, #4
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d008      	beq.n	8001cb6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ca4:	4b19      	ldr	r3, [pc, #100]	@ (8001d0c <HAL_RCC_ClockConfig+0x1c4>)
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	4916      	ldr	r1, [pc, #88]	@ (8001d0c <HAL_RCC_ClockConfig+0x1c4>)
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f003 0308 	and.w	r3, r3, #8
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d009      	beq.n	8001cd6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001cc2:	4b12      	ldr	r3, [pc, #72]	@ (8001d0c <HAL_RCC_ClockConfig+0x1c4>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	691b      	ldr	r3, [r3, #16]
 8001cce:	00db      	lsls	r3, r3, #3
 8001cd0:	490e      	ldr	r1, [pc, #56]	@ (8001d0c <HAL_RCC_ClockConfig+0x1c4>)
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001cd6:	f000 f821 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	4b0b      	ldr	r3, [pc, #44]	@ (8001d0c <HAL_RCC_ClockConfig+0x1c4>)
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	091b      	lsrs	r3, r3, #4
 8001ce2:	f003 030f 	and.w	r3, r3, #15
 8001ce6:	490a      	ldr	r1, [pc, #40]	@ (8001d10 <HAL_RCC_ClockConfig+0x1c8>)
 8001ce8:	5ccb      	ldrb	r3, [r1, r3]
 8001cea:	fa22 f303 	lsr.w	r3, r2, r3
 8001cee:	4a09      	ldr	r2, [pc, #36]	@ (8001d14 <HAL_RCC_ClockConfig+0x1cc>)
 8001cf0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001cf2:	4b09      	ldr	r3, [pc, #36]	@ (8001d18 <HAL_RCC_ClockConfig+0x1d0>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f7ff f996 	bl	8001028 <HAL_InitTick>

  return HAL_OK;
 8001cfc:	2300      	movs	r3, #0
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3710      	adds	r7, #16
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	40022000 	.word	0x40022000
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	08002894 	.word	0x08002894
 8001d14:	2000002c 	.word	0x2000002c
 8001d18:	20000030 	.word	0x20000030

08001d1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b087      	sub	sp, #28
 8001d20:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d22:	2300      	movs	r3, #0
 8001d24:	60fb      	str	r3, [r7, #12]
 8001d26:	2300      	movs	r3, #0
 8001d28:	60bb      	str	r3, [r7, #8]
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	617b      	str	r3, [r7, #20]
 8001d2e:	2300      	movs	r3, #0
 8001d30:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001d32:	2300      	movs	r3, #0
 8001d34:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001d36:	4b1e      	ldr	r3, [pc, #120]	@ (8001db0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	f003 030c 	and.w	r3, r3, #12
 8001d42:	2b04      	cmp	r3, #4
 8001d44:	d002      	beq.n	8001d4c <HAL_RCC_GetSysClockFreq+0x30>
 8001d46:	2b08      	cmp	r3, #8
 8001d48:	d003      	beq.n	8001d52 <HAL_RCC_GetSysClockFreq+0x36>
 8001d4a:	e027      	b.n	8001d9c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d4c:	4b19      	ldr	r3, [pc, #100]	@ (8001db4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d4e:	613b      	str	r3, [r7, #16]
      break;
 8001d50:	e027      	b.n	8001da2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	0c9b      	lsrs	r3, r3, #18
 8001d56:	f003 030f 	and.w	r3, r3, #15
 8001d5a:	4a17      	ldr	r2, [pc, #92]	@ (8001db8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001d5c:	5cd3      	ldrb	r3, [r2, r3]
 8001d5e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d010      	beq.n	8001d8c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001d6a:	4b11      	ldr	r3, [pc, #68]	@ (8001db0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	0c5b      	lsrs	r3, r3, #17
 8001d70:	f003 0301 	and.w	r3, r3, #1
 8001d74:	4a11      	ldr	r2, [pc, #68]	@ (8001dbc <HAL_RCC_GetSysClockFreq+0xa0>)
 8001d76:	5cd3      	ldrb	r3, [r2, r3]
 8001d78:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a0d      	ldr	r2, [pc, #52]	@ (8001db4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d7e:	fb03 f202 	mul.w	r2, r3, r2
 8001d82:	68bb      	ldr	r3, [r7, #8]
 8001d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d88:	617b      	str	r3, [r7, #20]
 8001d8a:	e004      	b.n	8001d96 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	4a0c      	ldr	r2, [pc, #48]	@ (8001dc0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001d90:	fb02 f303 	mul.w	r3, r2, r3
 8001d94:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	613b      	str	r3, [r7, #16]
      break;
 8001d9a:	e002      	b.n	8001da2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d9c:	4b05      	ldr	r3, [pc, #20]	@ (8001db4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d9e:	613b      	str	r3, [r7, #16]
      break;
 8001da0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001da2:	693b      	ldr	r3, [r7, #16]
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	371c      	adds	r7, #28
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bc80      	pop	{r7}
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	40021000 	.word	0x40021000
 8001db4:	007a1200 	.word	0x007a1200
 8001db8:	080028a4 	.word	0x080028a4
 8001dbc:	080028b4 	.word	0x080028b4
 8001dc0:	003d0900 	.word	0x003d0900

08001dc4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b085      	sub	sp, #20
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001dcc:	4b0a      	ldr	r3, [pc, #40]	@ (8001df8 <RCC_Delay+0x34>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a0a      	ldr	r2, [pc, #40]	@ (8001dfc <RCC_Delay+0x38>)
 8001dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8001dd6:	0a5b      	lsrs	r3, r3, #9
 8001dd8:	687a      	ldr	r2, [r7, #4]
 8001dda:	fb02 f303 	mul.w	r3, r2, r3
 8001dde:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001de0:	bf00      	nop
  }
  while (Delay --);
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	1e5a      	subs	r2, r3, #1
 8001de6:	60fa      	str	r2, [r7, #12]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d1f9      	bne.n	8001de0 <RCC_Delay+0x1c>
}
 8001dec:	bf00      	nop
 8001dee:	bf00      	nop
 8001df0:	3714      	adds	r7, #20
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bc80      	pop	{r7}
 8001df6:	4770      	bx	lr
 8001df8:	2000002c 	.word	0x2000002c
 8001dfc:	10624dd3 	.word	0x10624dd3

08001e00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d101      	bne.n	8001e12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e041      	b.n	8001e96 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d106      	bne.n	8001e2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2200      	movs	r2, #0
 8001e22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f7ff f84e 	bl	8000ec8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2202      	movs	r2, #2
 8001e30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	3304      	adds	r3, #4
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	4610      	mov	r0, r2
 8001e40:	f000 fad4 	bl	80023ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2201      	movs	r2, #1
 8001e48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2201      	movs	r2, #1
 8001e50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2201      	movs	r2, #1
 8001e58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2201      	movs	r2, #1
 8001e60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2201      	movs	r2, #1
 8001e68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2201      	movs	r2, #1
 8001e70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2201      	movs	r2, #1
 8001e78:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2201      	movs	r2, #1
 8001e80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2201      	movs	r2, #1
 8001e88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2201      	movs	r2, #1
 8001e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3708      	adds	r7, #8
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
	...

08001ea0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b085      	sub	sp, #20
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	d001      	beq.n	8001eb8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e032      	b.n	8001f1e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2202      	movs	r2, #2
 8001ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a18      	ldr	r2, [pc, #96]	@ (8001f28 <HAL_TIM_Base_Start+0x88>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d00e      	beq.n	8001ee8 <HAL_TIM_Base_Start+0x48>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ed2:	d009      	beq.n	8001ee8 <HAL_TIM_Base_Start+0x48>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a14      	ldr	r2, [pc, #80]	@ (8001f2c <HAL_TIM_Base_Start+0x8c>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d004      	beq.n	8001ee8 <HAL_TIM_Base_Start+0x48>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a13      	ldr	r2, [pc, #76]	@ (8001f30 <HAL_TIM_Base_Start+0x90>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d111      	bne.n	8001f0c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	f003 0307 	and.w	r3, r3, #7
 8001ef2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	2b06      	cmp	r3, #6
 8001ef8:	d010      	beq.n	8001f1c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f042 0201 	orr.w	r2, r2, #1
 8001f08:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f0a:	e007      	b.n	8001f1c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f042 0201 	orr.w	r2, r2, #1
 8001f1a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3714      	adds	r7, #20
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bc80      	pop	{r7}
 8001f26:	4770      	bx	lr
 8001f28:	40012c00 	.word	0x40012c00
 8001f2c:	40000400 	.word	0x40000400
 8001f30:	40000800 	.word	0x40000800

08001f34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b085      	sub	sp, #20
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d001      	beq.n	8001f4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e03a      	b.n	8001fc2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2202      	movs	r2, #2
 8001f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	68da      	ldr	r2, [r3, #12]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f042 0201 	orr.w	r2, r2, #1
 8001f62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a18      	ldr	r2, [pc, #96]	@ (8001fcc <HAL_TIM_Base_Start_IT+0x98>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d00e      	beq.n	8001f8c <HAL_TIM_Base_Start_IT+0x58>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f76:	d009      	beq.n	8001f8c <HAL_TIM_Base_Start_IT+0x58>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a14      	ldr	r2, [pc, #80]	@ (8001fd0 <HAL_TIM_Base_Start_IT+0x9c>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d004      	beq.n	8001f8c <HAL_TIM_Base_Start_IT+0x58>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a13      	ldr	r2, [pc, #76]	@ (8001fd4 <HAL_TIM_Base_Start_IT+0xa0>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d111      	bne.n	8001fb0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	f003 0307 	and.w	r3, r3, #7
 8001f96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	2b06      	cmp	r3, #6
 8001f9c:	d010      	beq.n	8001fc0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f042 0201 	orr.w	r2, r2, #1
 8001fac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fae:	e007      	b.n	8001fc0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f042 0201 	orr.w	r2, r2, #1
 8001fbe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001fc0:	2300      	movs	r3, #0
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3714      	adds	r7, #20
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bc80      	pop	{r7}
 8001fca:	4770      	bx	lr
 8001fcc:	40012c00 	.word	0x40012c00
 8001fd0:	40000400 	.word	0x40000400
 8001fd4:	40000800 	.word	0x40000800

08001fd8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	68da      	ldr	r2, [r3, #12]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f022 0201 	bic.w	r2, r2, #1
 8001fee:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	6a1a      	ldr	r2, [r3, #32]
 8001ff6:	f241 1311 	movw	r3, #4369	@ 0x1111
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d10f      	bne.n	8002020 <HAL_TIM_Base_Stop_IT+0x48>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	6a1a      	ldr	r2, [r3, #32]
 8002006:	f240 4344 	movw	r3, #1092	@ 0x444
 800200a:	4013      	ands	r3, r2
 800200c:	2b00      	cmp	r3, #0
 800200e:	d107      	bne.n	8002020 <HAL_TIM_Base_Stop_IT+0x48>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f022 0201 	bic.w	r2, r2, #1
 800201e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2201      	movs	r2, #1
 8002024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8002028:	2300      	movs	r3, #0
}
 800202a:	4618      	mov	r0, r3
 800202c:	370c      	adds	r7, #12
 800202e:	46bd      	mov	sp, r7
 8002030:	bc80      	pop	{r7}
 8002032:	4770      	bx	lr

08002034 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	68db      	ldr	r3, [r3, #12]
 8002042:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	691b      	ldr	r3, [r3, #16]
 800204a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	f003 0302 	and.w	r3, r3, #2
 8002052:	2b00      	cmp	r3, #0
 8002054:	d020      	beq.n	8002098 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	f003 0302 	and.w	r3, r3, #2
 800205c:	2b00      	cmp	r3, #0
 800205e:	d01b      	beq.n	8002098 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f06f 0202 	mvn.w	r2, #2
 8002068:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2201      	movs	r2, #1
 800206e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	699b      	ldr	r3, [r3, #24]
 8002076:	f003 0303 	and.w	r3, r3, #3
 800207a:	2b00      	cmp	r3, #0
 800207c:	d003      	beq.n	8002086 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f000 f998 	bl	80023b4 <HAL_TIM_IC_CaptureCallback>
 8002084:	e005      	b.n	8002092 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f000 f98b 	bl	80023a2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f000 f99a 	bl	80023c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	f003 0304 	and.w	r3, r3, #4
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d020      	beq.n	80020e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	f003 0304 	and.w	r3, r3, #4
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d01b      	beq.n	80020e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f06f 0204 	mvn.w	r2, #4
 80020b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2202      	movs	r2, #2
 80020ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	699b      	ldr	r3, [r3, #24]
 80020c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d003      	beq.n	80020d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	f000 f972 	bl	80023b4 <HAL_TIM_IC_CaptureCallback>
 80020d0:	e005      	b.n	80020de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	f000 f965 	bl	80023a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020d8:	6878      	ldr	r0, [r7, #4]
 80020da:	f000 f974 	bl	80023c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2200      	movs	r2, #0
 80020e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	f003 0308 	and.w	r3, r3, #8
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d020      	beq.n	8002130 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	f003 0308 	and.w	r3, r3, #8
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d01b      	beq.n	8002130 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f06f 0208 	mvn.w	r2, #8
 8002100:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2204      	movs	r2, #4
 8002106:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	69db      	ldr	r3, [r3, #28]
 800210e:	f003 0303 	and.w	r3, r3, #3
 8002112:	2b00      	cmp	r3, #0
 8002114:	d003      	beq.n	800211e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f000 f94c 	bl	80023b4 <HAL_TIM_IC_CaptureCallback>
 800211c:	e005      	b.n	800212a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f000 f93f 	bl	80023a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	f000 f94e 	bl	80023c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	f003 0310 	and.w	r3, r3, #16
 8002136:	2b00      	cmp	r3, #0
 8002138:	d020      	beq.n	800217c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	f003 0310 	and.w	r3, r3, #16
 8002140:	2b00      	cmp	r3, #0
 8002142:	d01b      	beq.n	800217c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f06f 0210 	mvn.w	r2, #16
 800214c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2208      	movs	r2, #8
 8002152:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	69db      	ldr	r3, [r3, #28]
 800215a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800215e:	2b00      	cmp	r3, #0
 8002160:	d003      	beq.n	800216a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f000 f926 	bl	80023b4 <HAL_TIM_IC_CaptureCallback>
 8002168:	e005      	b.n	8002176 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f000 f919 	bl	80023a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f000 f928 	bl	80023c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2200      	movs	r2, #0
 800217a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	f003 0301 	and.w	r3, r3, #1
 8002182:	2b00      	cmp	r3, #0
 8002184:	d00c      	beq.n	80021a0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	f003 0301 	and.w	r3, r3, #1
 800218c:	2b00      	cmp	r3, #0
 800218e:	d007      	beq.n	80021a0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f06f 0201 	mvn.w	r2, #1
 8002198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f7fe fb8a 	bl	80008b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d00c      	beq.n	80021c4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d007      	beq.n	80021c4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80021bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f000 fa7f 	bl	80026c2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d00c      	beq.n	80021e8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d007      	beq.n	80021e8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80021e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f000 f8f8 	bl	80023d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	f003 0320 	and.w	r3, r3, #32
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d00c      	beq.n	800220c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	f003 0320 	and.w	r3, r3, #32
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d007      	beq.n	800220c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f06f 0220 	mvn.w	r2, #32
 8002204:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	f000 fa52 	bl	80026b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800220c:	bf00      	nop
 800220e:	3710      	adds	r7, #16
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}

08002214 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800221e:	2300      	movs	r3, #0
 8002220:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002228:	2b01      	cmp	r3, #1
 800222a:	d101      	bne.n	8002230 <HAL_TIM_ConfigClockSource+0x1c>
 800222c:	2302      	movs	r3, #2
 800222e:	e0b4      	b.n	800239a <HAL_TIM_ConfigClockSource+0x186>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2201      	movs	r2, #1
 8002234:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2202      	movs	r2, #2
 800223c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800224e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002256:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	68ba      	ldr	r2, [r7, #8]
 800225e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002268:	d03e      	beq.n	80022e8 <HAL_TIM_ConfigClockSource+0xd4>
 800226a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800226e:	f200 8087 	bhi.w	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 8002272:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002276:	f000 8086 	beq.w	8002386 <HAL_TIM_ConfigClockSource+0x172>
 800227a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800227e:	d87f      	bhi.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 8002280:	2b70      	cmp	r3, #112	@ 0x70
 8002282:	d01a      	beq.n	80022ba <HAL_TIM_ConfigClockSource+0xa6>
 8002284:	2b70      	cmp	r3, #112	@ 0x70
 8002286:	d87b      	bhi.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 8002288:	2b60      	cmp	r3, #96	@ 0x60
 800228a:	d050      	beq.n	800232e <HAL_TIM_ConfigClockSource+0x11a>
 800228c:	2b60      	cmp	r3, #96	@ 0x60
 800228e:	d877      	bhi.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 8002290:	2b50      	cmp	r3, #80	@ 0x50
 8002292:	d03c      	beq.n	800230e <HAL_TIM_ConfigClockSource+0xfa>
 8002294:	2b50      	cmp	r3, #80	@ 0x50
 8002296:	d873      	bhi.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 8002298:	2b40      	cmp	r3, #64	@ 0x40
 800229a:	d058      	beq.n	800234e <HAL_TIM_ConfigClockSource+0x13a>
 800229c:	2b40      	cmp	r3, #64	@ 0x40
 800229e:	d86f      	bhi.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 80022a0:	2b30      	cmp	r3, #48	@ 0x30
 80022a2:	d064      	beq.n	800236e <HAL_TIM_ConfigClockSource+0x15a>
 80022a4:	2b30      	cmp	r3, #48	@ 0x30
 80022a6:	d86b      	bhi.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 80022a8:	2b20      	cmp	r3, #32
 80022aa:	d060      	beq.n	800236e <HAL_TIM_ConfigClockSource+0x15a>
 80022ac:	2b20      	cmp	r3, #32
 80022ae:	d867      	bhi.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d05c      	beq.n	800236e <HAL_TIM_ConfigClockSource+0x15a>
 80022b4:	2b10      	cmp	r3, #16
 80022b6:	d05a      	beq.n	800236e <HAL_TIM_ConfigClockSource+0x15a>
 80022b8:	e062      	b.n	8002380 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80022ca:	f000 f974 	bl	80025b6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80022dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	68ba      	ldr	r2, [r7, #8]
 80022e4:	609a      	str	r2, [r3, #8]
      break;
 80022e6:	e04f      	b.n	8002388 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80022f8:	f000 f95d 	bl	80025b6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	689a      	ldr	r2, [r3, #8]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800230a:	609a      	str	r2, [r3, #8]
      break;
 800230c:	e03c      	b.n	8002388 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800231a:	461a      	mov	r2, r3
 800231c:	f000 f8d4 	bl	80024c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2150      	movs	r1, #80	@ 0x50
 8002326:	4618      	mov	r0, r3
 8002328:	f000 f92b 	bl	8002582 <TIM_ITRx_SetConfig>
      break;
 800232c:	e02c      	b.n	8002388 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800233a:	461a      	mov	r2, r3
 800233c:	f000 f8f2 	bl	8002524 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2160      	movs	r1, #96	@ 0x60
 8002346:	4618      	mov	r0, r3
 8002348:	f000 f91b 	bl	8002582 <TIM_ITRx_SetConfig>
      break;
 800234c:	e01c      	b.n	8002388 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800235a:	461a      	mov	r2, r3
 800235c:	f000 f8b4 	bl	80024c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2140      	movs	r1, #64	@ 0x40
 8002366:	4618      	mov	r0, r3
 8002368:	f000 f90b 	bl	8002582 <TIM_ITRx_SetConfig>
      break;
 800236c:	e00c      	b.n	8002388 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4619      	mov	r1, r3
 8002378:	4610      	mov	r0, r2
 800237a:	f000 f902 	bl	8002582 <TIM_ITRx_SetConfig>
      break;
 800237e:	e003      	b.n	8002388 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002380:	2301      	movs	r3, #1
 8002382:	73fb      	strb	r3, [r7, #15]
      break;
 8002384:	e000      	b.n	8002388 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002386:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2201      	movs	r2, #1
 800238c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2200      	movs	r2, #0
 8002394:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002398:	7bfb      	ldrb	r3, [r7, #15]
}
 800239a:	4618      	mov	r0, r3
 800239c:	3710      	adds	r7, #16
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}

080023a2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023a2:	b480      	push	{r7}
 80023a4:	b083      	sub	sp, #12
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80023aa:	bf00      	nop
 80023ac:	370c      	adds	r7, #12
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bc80      	pop	{r7}
 80023b2:	4770      	bx	lr

080023b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80023bc:	bf00      	nop
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bc80      	pop	{r7}
 80023c4:	4770      	bx	lr

080023c6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80023c6:	b480      	push	{r7}
 80023c8:	b083      	sub	sp, #12
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80023ce:	bf00      	nop
 80023d0:	370c      	adds	r7, #12
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bc80      	pop	{r7}
 80023d6:	4770      	bx	lr

080023d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80023d8:	b480      	push	{r7}
 80023da:	b083      	sub	sp, #12
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80023e0:	bf00      	nop
 80023e2:	370c      	adds	r7, #12
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bc80      	pop	{r7}
 80023e8:	4770      	bx	lr
	...

080023ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b085      	sub	sp, #20
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	4a2f      	ldr	r2, [pc, #188]	@ (80024bc <TIM_Base_SetConfig+0xd0>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d00b      	beq.n	800241c <TIM_Base_SetConfig+0x30>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800240a:	d007      	beq.n	800241c <TIM_Base_SetConfig+0x30>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	4a2c      	ldr	r2, [pc, #176]	@ (80024c0 <TIM_Base_SetConfig+0xd4>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d003      	beq.n	800241c <TIM_Base_SetConfig+0x30>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	4a2b      	ldr	r2, [pc, #172]	@ (80024c4 <TIM_Base_SetConfig+0xd8>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d108      	bne.n	800242e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002422:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	68fa      	ldr	r2, [r7, #12]
 800242a:	4313      	orrs	r3, r2
 800242c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a22      	ldr	r2, [pc, #136]	@ (80024bc <TIM_Base_SetConfig+0xd0>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d00b      	beq.n	800244e <TIM_Base_SetConfig+0x62>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800243c:	d007      	beq.n	800244e <TIM_Base_SetConfig+0x62>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a1f      	ldr	r2, [pc, #124]	@ (80024c0 <TIM_Base_SetConfig+0xd4>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d003      	beq.n	800244e <TIM_Base_SetConfig+0x62>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a1e      	ldr	r2, [pc, #120]	@ (80024c4 <TIM_Base_SetConfig+0xd8>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d108      	bne.n	8002460 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002454:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	68db      	ldr	r3, [r3, #12]
 800245a:	68fa      	ldr	r2, [r7, #12]
 800245c:	4313      	orrs	r3, r2
 800245e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	695b      	ldr	r3, [r3, #20]
 800246a:	4313      	orrs	r3, r2
 800246c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	68fa      	ldr	r2, [r7, #12]
 8002472:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	689a      	ldr	r2, [r3, #8]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	4a0d      	ldr	r2, [pc, #52]	@ (80024bc <TIM_Base_SetConfig+0xd0>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d103      	bne.n	8002494 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	691a      	ldr	r2, [r3, #16]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2201      	movs	r2, #1
 8002498:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	691b      	ldr	r3, [r3, #16]
 800249e:	f003 0301 	and.w	r3, r3, #1
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d005      	beq.n	80024b2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	691b      	ldr	r3, [r3, #16]
 80024aa:	f023 0201 	bic.w	r2, r3, #1
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	611a      	str	r2, [r3, #16]
  }
}
 80024b2:	bf00      	nop
 80024b4:	3714      	adds	r7, #20
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bc80      	pop	{r7}
 80024ba:	4770      	bx	lr
 80024bc:	40012c00 	.word	0x40012c00
 80024c0:	40000400 	.word	0x40000400
 80024c4:	40000800 	.word	0x40000800

080024c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b087      	sub	sp, #28
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	60b9      	str	r1, [r7, #8]
 80024d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	6a1b      	ldr	r3, [r3, #32]
 80024d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	6a1b      	ldr	r3, [r3, #32]
 80024de:	f023 0201 	bic.w	r2, r3, #1
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	699b      	ldr	r3, [r3, #24]
 80024ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80024f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	011b      	lsls	r3, r3, #4
 80024f8:	693a      	ldr	r2, [r7, #16]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	f023 030a 	bic.w	r3, r3, #10
 8002504:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002506:	697a      	ldr	r2, [r7, #20]
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	4313      	orrs	r3, r2
 800250c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	693a      	ldr	r2, [r7, #16]
 8002512:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	697a      	ldr	r2, [r7, #20]
 8002518:	621a      	str	r2, [r3, #32]
}
 800251a:	bf00      	nop
 800251c:	371c      	adds	r7, #28
 800251e:	46bd      	mov	sp, r7
 8002520:	bc80      	pop	{r7}
 8002522:	4770      	bx	lr

08002524 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002524:	b480      	push	{r7}
 8002526:	b087      	sub	sp, #28
 8002528:	af00      	add	r7, sp, #0
 800252a:	60f8      	str	r0, [r7, #12]
 800252c:	60b9      	str	r1, [r7, #8]
 800252e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	6a1b      	ldr	r3, [r3, #32]
 8002534:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	6a1b      	ldr	r3, [r3, #32]
 800253a:	f023 0210 	bic.w	r2, r3, #16
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	699b      	ldr	r3, [r3, #24]
 8002546:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800254e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	031b      	lsls	r3, r3, #12
 8002554:	693a      	ldr	r2, [r7, #16]
 8002556:	4313      	orrs	r3, r2
 8002558:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002560:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	011b      	lsls	r3, r3, #4
 8002566:	697a      	ldr	r2, [r7, #20]
 8002568:	4313      	orrs	r3, r2
 800256a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	693a      	ldr	r2, [r7, #16]
 8002570:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	697a      	ldr	r2, [r7, #20]
 8002576:	621a      	str	r2, [r3, #32]
}
 8002578:	bf00      	nop
 800257a:	371c      	adds	r7, #28
 800257c:	46bd      	mov	sp, r7
 800257e:	bc80      	pop	{r7}
 8002580:	4770      	bx	lr

08002582 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002582:	b480      	push	{r7}
 8002584:	b085      	sub	sp, #20
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
 800258a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002598:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800259a:	683a      	ldr	r2, [r7, #0]
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	4313      	orrs	r3, r2
 80025a0:	f043 0307 	orr.w	r3, r3, #7
 80025a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	68fa      	ldr	r2, [r7, #12]
 80025aa:	609a      	str	r2, [r3, #8]
}
 80025ac:	bf00      	nop
 80025ae:	3714      	adds	r7, #20
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bc80      	pop	{r7}
 80025b4:	4770      	bx	lr

080025b6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80025b6:	b480      	push	{r7}
 80025b8:	b087      	sub	sp, #28
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	60f8      	str	r0, [r7, #12]
 80025be:	60b9      	str	r1, [r7, #8]
 80025c0:	607a      	str	r2, [r7, #4]
 80025c2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80025d0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	021a      	lsls	r2, r3, #8
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	431a      	orrs	r2, r3
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	4313      	orrs	r3, r2
 80025de:	697a      	ldr	r2, [r7, #20]
 80025e0:	4313      	orrs	r3, r2
 80025e2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	697a      	ldr	r2, [r7, #20]
 80025e8:	609a      	str	r2, [r3, #8]
}
 80025ea:	bf00      	nop
 80025ec:	371c      	adds	r7, #28
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bc80      	pop	{r7}
 80025f2:	4770      	bx	lr

080025f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b085      	sub	sp, #20
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002604:	2b01      	cmp	r3, #1
 8002606:	d101      	bne.n	800260c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002608:	2302      	movs	r3, #2
 800260a:	e046      	b.n	800269a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2201      	movs	r2, #1
 8002610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2202      	movs	r2, #2
 8002618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002632:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	68fa      	ldr	r2, [r7, #12]
 800263a:	4313      	orrs	r3, r2
 800263c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	68fa      	ldr	r2, [r7, #12]
 8002644:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a16      	ldr	r2, [pc, #88]	@ (80026a4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d00e      	beq.n	800266e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002658:	d009      	beq.n	800266e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a12      	ldr	r2, [pc, #72]	@ (80026a8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d004      	beq.n	800266e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a10      	ldr	r2, [pc, #64]	@ (80026ac <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d10c      	bne.n	8002688 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002674:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	68ba      	ldr	r2, [r7, #8]
 800267c:	4313      	orrs	r3, r2
 800267e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	68ba      	ldr	r2, [r7, #8]
 8002686:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2201      	movs	r2, #1
 800268c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2200      	movs	r2, #0
 8002694:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002698:	2300      	movs	r3, #0
}
 800269a:	4618      	mov	r0, r3
 800269c:	3714      	adds	r7, #20
 800269e:	46bd      	mov	sp, r7
 80026a0:	bc80      	pop	{r7}
 80026a2:	4770      	bx	lr
 80026a4:	40012c00 	.word	0x40012c00
 80026a8:	40000400 	.word	0x40000400
 80026ac:	40000800 	.word	0x40000800

080026b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80026b8:	bf00      	nop
 80026ba:	370c      	adds	r7, #12
 80026bc:	46bd      	mov	sp, r7
 80026be:	bc80      	pop	{r7}
 80026c0:	4770      	bx	lr

080026c2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80026c2:	b480      	push	{r7}
 80026c4:	b083      	sub	sp, #12
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80026ca:	bf00      	nop
 80026cc:	370c      	adds	r7, #12
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bc80      	pop	{r7}
 80026d2:	4770      	bx	lr

080026d4 <memset>:
 80026d4:	4603      	mov	r3, r0
 80026d6:	4402      	add	r2, r0
 80026d8:	4293      	cmp	r3, r2
 80026da:	d100      	bne.n	80026de <memset+0xa>
 80026dc:	4770      	bx	lr
 80026de:	f803 1b01 	strb.w	r1, [r3], #1
 80026e2:	e7f9      	b.n	80026d8 <memset+0x4>

080026e4 <__libc_init_array>:
 80026e4:	b570      	push	{r4, r5, r6, lr}
 80026e6:	2600      	movs	r6, #0
 80026e8:	4d0c      	ldr	r5, [pc, #48]	@ (800271c <__libc_init_array+0x38>)
 80026ea:	4c0d      	ldr	r4, [pc, #52]	@ (8002720 <__libc_init_array+0x3c>)
 80026ec:	1b64      	subs	r4, r4, r5
 80026ee:	10a4      	asrs	r4, r4, #2
 80026f0:	42a6      	cmp	r6, r4
 80026f2:	d109      	bne.n	8002708 <__libc_init_array+0x24>
 80026f4:	f000 f81a 	bl	800272c <_init>
 80026f8:	2600      	movs	r6, #0
 80026fa:	4d0a      	ldr	r5, [pc, #40]	@ (8002724 <__libc_init_array+0x40>)
 80026fc:	4c0a      	ldr	r4, [pc, #40]	@ (8002728 <__libc_init_array+0x44>)
 80026fe:	1b64      	subs	r4, r4, r5
 8002700:	10a4      	asrs	r4, r4, #2
 8002702:	42a6      	cmp	r6, r4
 8002704:	d105      	bne.n	8002712 <__libc_init_array+0x2e>
 8002706:	bd70      	pop	{r4, r5, r6, pc}
 8002708:	f855 3b04 	ldr.w	r3, [r5], #4
 800270c:	4798      	blx	r3
 800270e:	3601      	adds	r6, #1
 8002710:	e7ee      	b.n	80026f0 <__libc_init_array+0xc>
 8002712:	f855 3b04 	ldr.w	r3, [r5], #4
 8002716:	4798      	blx	r3
 8002718:	3601      	adds	r6, #1
 800271a:	e7f2      	b.n	8002702 <__libc_init_array+0x1e>
 800271c:	080028b8 	.word	0x080028b8
 8002720:	080028b8 	.word	0x080028b8
 8002724:	080028b8 	.word	0x080028b8
 8002728:	080028bc 	.word	0x080028bc

0800272c <_init>:
 800272c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800272e:	bf00      	nop
 8002730:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002732:	bc08      	pop	{r3}
 8002734:	469e      	mov	lr, r3
 8002736:	4770      	bx	lr

08002738 <_fini>:
 8002738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800273a:	bf00      	nop
 800273c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800273e:	bc08      	pop	{r3}
 8002740:	469e      	mov	lr, r3
 8002742:	4770      	bx	lr
