//Verilog HDL for "KISTA_SOI_STDLIB", "NAND3X1" "functional"


module NAND3X1 ( );

endmodule
