-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2013.3
-- Copyright (C) 2013 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Erode_32_32_480_640_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Erode_32_32_480_640_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_pp0_stg0_fsm_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_st7_fsm_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv13_5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000101";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv13_1FFD : STD_LOGIC_VECTOR (12 downto 0) := "1111111111101";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_const_lv13_1FFC : STD_LOGIC_VECTOR (12 downto 0) := "1111111111100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv13_1FFB : STD_LOGIC_VECTOR (12 downto 0) := "1111111111011";
    constant ap_const_lv13_1FFA : STD_LOGIC_VECTOR (12 downto 0) := "1111111111010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_true : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal p_025_0_i_i_reg_547 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_bdd_80 : BOOLEAN;
    signal cols_cast2_fu_914_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal cols_cast2_reg_2669 : STD_LOGIC_VECTOR (13 downto 0);
    signal heightloop_fu_922_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal heightloop_reg_2676 : STD_LOGIC_VECTOR (12 downto 0);
    signal widthloop_fu_928_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal widthloop_reg_2681 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_s_fu_934_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_s_reg_2686 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_neg218_i_i_cast_fu_944_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_neg218_i_i_cast_reg_2693 : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_fu_950_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ref_reg_2709 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_57_fu_956_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_57_reg_2714 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_V_fu_969_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal i_V_reg_2722 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_29_fu_975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_2727 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ImagLoc_y_fu_981_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ImagLoc_y_reg_2732 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_31_fu_987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_2739 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_2_fu_1014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_2_reg_2744 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_reg_2749 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_i_i_2_cast_cast_fu_1028_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_i_i_2_cast_cast_reg_2753 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_2_2_fu_1035_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_2_2_reg_2772 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_2_2_1_fu_1041_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_2_2_1_reg_2779 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_32_fu_1051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_reg_2786 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal brmerge_reg_2832 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_reg_2844 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_1_reg_2894 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_2_reg_2944 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_155 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_32_reg_2786_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond217_i_i_reg_2795 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_177 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_32_reg_2786_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_1056_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_cond217_i_i_fu_1078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_1096_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_61_reg_2799 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_62_fu_1104_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_62_reg_2809 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_0_addr_reg_2814 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_1_addr_reg_2820 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_2_addr_reg_2826 : STD_LOGIC_VECTOR (9 downto 0);
    signal brmerge_fu_1115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_2832_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_0_2_fu_1123_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_0_2_reg_2836 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_fu_1142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_2840 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_35_reg_2840_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_fu_1147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_reg_2844_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_2848 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_64_reg_2848_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_1161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_2852 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_fu_1166_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_reg_2859 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_69_fu_1175_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_69_reg_2863 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_1_val_0_addr_reg_2868 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_1_addr_reg_2874 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_2_addr_reg_2880 : STD_LOGIC_VECTOR (9 downto 0);
    signal locy_1_2_fu_1190_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_1_2_reg_2886 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_153_1_fu_1209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_153_1_reg_2890 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_1_fu_1214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_reg_2898 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_71_reg_2898_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_1_fu_1228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_1_reg_2902 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_1_fu_1233_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_1_reg_2909 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_76_fu_1242_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_76_reg_2913 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_2_val_0_addr_reg_2918 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_1_addr_reg_2924 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_2_addr_reg_2930 : STD_LOGIC_VECTOR (9 downto 0);
    signal locy_2_2_fu_1257_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_2_2_reg_2936 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_153_2_fu_1276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_153_2_reg_2940 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_2_fu_1281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_reg_2948 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_78_reg_2948_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_2_fu_1295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_2_reg_2952 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_2_fu_1300_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_2_reg_2959 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_0_reg_3053 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_0_reg_3058 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_reg_3066 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_assign_8_fu_1364_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_8_reg_3073 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_1_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_2_0_reg_3083 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_0_reg_3088 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_0_reg_3096 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_assign_8_1_fu_1426_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_8_1_reg_3103 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_2_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_2_0_reg_3113 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_0_reg_3118 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_0_reg_3126 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_assign_8_2_fu_1488_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_8_2_reg_3133 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_0_1_12_reg_3143 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_1_18_reg_3150 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_12_reg_3157 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_12_reg_3164 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_1_18_reg_3171 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_12_reg_3178 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_12_reg_3185 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_1_18_reg_3192 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_12_reg_3199 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_0_ce0 : STD_LOGIC;
    signal k_buf_0_val_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_0_ce1 : STD_LOGIC;
    signal k_buf_0_val_0_we1 : STD_LOGIC;
    signal k_buf_0_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_1_ce0 : STD_LOGIC;
    signal k_buf_0_val_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_1_ce1 : STD_LOGIC;
    signal k_buf_0_val_1_we1 : STD_LOGIC;
    signal k_buf_0_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_2_ce0 : STD_LOGIC;
    signal k_buf_0_val_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_2_ce1 : STD_LOGIC;
    signal k_buf_0_val_2_we1 : STD_LOGIC;
    signal k_buf_0_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_0_ce0 : STD_LOGIC;
    signal k_buf_1_val_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_0_ce1 : STD_LOGIC;
    signal k_buf_1_val_0_we1 : STD_LOGIC;
    signal k_buf_1_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_1_ce0 : STD_LOGIC;
    signal k_buf_1_val_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_1_ce1 : STD_LOGIC;
    signal k_buf_1_val_1_we1 : STD_LOGIC;
    signal k_buf_1_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_2_ce0 : STD_LOGIC;
    signal k_buf_1_val_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_2_ce1 : STD_LOGIC;
    signal k_buf_1_val_2_we1 : STD_LOGIC;
    signal k_buf_1_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_0_ce0 : STD_LOGIC;
    signal k_buf_2_val_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_0_ce1 : STD_LOGIC;
    signal k_buf_2_val_0_we1 : STD_LOGIC;
    signal k_buf_2_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_1_ce0 : STD_LOGIC;
    signal k_buf_2_val_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_1_ce1 : STD_LOGIC;
    signal k_buf_2_val_1_we1 : STD_LOGIC;
    signal k_buf_2_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_2_ce0 : STD_LOGIC;
    signal k_buf_2_val_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_2_ce1 : STD_LOGIC;
    signal k_buf_2_val_2_we1 : STD_LOGIC;
    signal k_buf_2_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_borderInterpolate_fu_724_p : STD_LOGIC_VECTOR (12 downto 0);
    signal x_borderInterpolate_fu_724_len : STD_LOGIC_VECTOR (11 downto 0);
    signal x_borderInterpolate_fu_724_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal x_borderInterpolate_fu_724_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal t_0_2_borderInterpolate_fu_732_p : STD_LOGIC_VECTOR (12 downto 0);
    signal t_0_2_borderInterpolate_fu_732_len : STD_LOGIC_VECTOR (11 downto 0);
    signal t_0_2_borderInterpolate_fu_732_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal t_0_2_borderInterpolate_fu_732_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal x_1_borderInterpolate_fu_740_p : STD_LOGIC_VECTOR (12 downto 0);
    signal x_1_borderInterpolate_fu_740_len : STD_LOGIC_VECTOR (11 downto 0);
    signal x_1_borderInterpolate_fu_740_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal x_1_borderInterpolate_fu_740_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal t_1_2_borderInterpolate_fu_748_p : STD_LOGIC_VECTOR (12 downto 0);
    signal t_1_2_borderInterpolate_fu_748_len : STD_LOGIC_VECTOR (11 downto 0);
    signal t_1_2_borderInterpolate_fu_748_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal t_1_2_borderInterpolate_fu_748_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal x_2_borderInterpolate_fu_756_p : STD_LOGIC_VECTOR (12 downto 0);
    signal x_2_borderInterpolate_fu_756_len : STD_LOGIC_VECTOR (11 downto 0);
    signal x_2_borderInterpolate_fu_756_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal x_2_borderInterpolate_fu_756_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal t_2_2_borderInterpolate_fu_764_p : STD_LOGIC_VECTOR (12 downto 0);
    signal t_2_2_borderInterpolate_fu_764_len : STD_LOGIC_VECTOR (11 downto 0);
    signal t_2_2_borderInterpolate_fu_764_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal t_2_2_borderInterpolate_fu_764_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal t_borderInterpolate_fu_772_p : STD_LOGIC_VECTOR (12 downto 0);
    signal t_borderInterpolate_fu_772_len : STD_LOGIC_VECTOR (11 downto 0);
    signal t_borderInterpolate_fu_772_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal t_borderInterpolate_fu_772_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal t_0_1_borderInterpolate_fu_780_p : STD_LOGIC_VECTOR (12 downto 0);
    signal t_0_1_borderInterpolate_fu_780_len : STD_LOGIC_VECTOR (11 downto 0);
    signal t_0_1_borderInterpolate_fu_780_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal t_0_1_borderInterpolate_fu_780_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal t_1_borderInterpolate_fu_788_p : STD_LOGIC_VECTOR (12 downto 0);
    signal t_1_borderInterpolate_fu_788_len : STD_LOGIC_VECTOR (11 downto 0);
    signal t_1_borderInterpolate_fu_788_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal t_1_borderInterpolate_fu_788_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal t_1_1_borderInterpolate_fu_796_p : STD_LOGIC_VECTOR (12 downto 0);
    signal t_1_1_borderInterpolate_fu_796_len : STD_LOGIC_VECTOR (11 downto 0);
    signal t_1_1_borderInterpolate_fu_796_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal t_1_1_borderInterpolate_fu_796_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal t_2_borderInterpolate_fu_804_p : STD_LOGIC_VECTOR (12 downto 0);
    signal t_2_borderInterpolate_fu_804_len : STD_LOGIC_VECTOR (11 downto 0);
    signal t_2_borderInterpolate_fu_804_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal t_2_borderInterpolate_fu_804_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal t_2_1_borderInterpolate_fu_812_p : STD_LOGIC_VECTOR (12 downto 0);
    signal t_2_1_borderInterpolate_fu_812_len : STD_LOGIC_VECTOR (11 downto 0);
    signal t_2_1_borderInterpolate_fu_812_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal t_2_1_borderInterpolate_fu_812_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal p_012_0_i_i_reg_536 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_0_pr1_phi_fu_563_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_9_fu_1383_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_156_0_pr_phi_fu_580_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_156_1_pr1_reg_591pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_156_1_pr1_reg_591pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_1_pr1_phi_fu_596_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_9_1_fu_1445_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_156_1_pr_phi_fu_613_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_156_2_pr1_reg_624pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_156_2_pr1_reg_624pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_2_pr1_phi_fu_629_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_9_2_fu_1507_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_156_2_pr_phi_fu_646_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ImagLoc_x_fu_1083_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_34_fu_1108_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_146_1_fu_1179_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_146_2_fu_1246_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal src_kernel_win_0_val_0_1_fu_122 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_1_9_fu_1602_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_2_fu_126 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_7_fu_130 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_assign_9_2_1_fu_1526_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_2_1_fu_134 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_fu_138 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_9_fu_1640_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_2_fu_142 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_8_fu_146 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_2_fu_150 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_9_fu_154 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_fu_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_9_fu_1714_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_2_fu_162 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_2_fu_166 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_1_fu_170 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_9_fu_1752_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_2_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_2_5_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_2_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_2_6_fu_190 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_fu_194 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_9_fu_1826_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_2_fu_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_7_fu_202 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_assign_9_1_1_fu_1464_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_2_val_2_1_fu_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_fu_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_9_fu_1864_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_2_fu_214 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_8_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_2_fu_222 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_9_fu_226 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_2_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_2_5_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_2_6_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_7_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_assign_9_0_1_fu_1402_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_buf_0_val_0_0_8_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_9_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_2_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_2_5_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_2_6_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_0_fu_302 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_1_fu_306 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_2_fu_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_0_fu_314 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_1_fu_318 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_2_fu_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_0_fu_326 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_1_fu_330 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_2_fu_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_338 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_fu_342 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_fu_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal rows_cast_fu_910_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal cols_cast_fu_918_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_fu_940_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_31_cast_fu_960_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_58_fu_993_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_fu_1003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_148_2_fu_1009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_cast_fu_1047_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_60_fu_1062_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp2_fu_1072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_1108_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_borderInterpolate_fu_724_ap_return_temp: signed (15-1 downto 0);
    signal tmp_67_fu_1119_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_63_fu_1128_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_1142_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal ImagLoc_x_cast_fu_1092_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ImagLoc_x_fu_1083_p2_temp: signed (13-1 downto 0);
    signal rev_fu_1136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_146_1_fu_1179_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_1_borderInterpolate_fu_740_ap_return_temp: signed (15-1 downto 0);
    signal tmp_74_fu_1186_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_70_fu_1195_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_153_1_fu_1209_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal rev3_fu_1203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_146_2_fu_1246_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_2_borderInterpolate_fu_756_ap_return_temp: signed (15-1 downto 0);
    signal tmp_81_fu_1253_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_77_fu_1262_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_153_2_fu_1276_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal rev4_fu_1270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_1572_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp_fu_1584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_fu_1576_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp2_fu_1596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_1589_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_fu_1610_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp4_fu_1622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_0_1_fu_1614_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp6_fu_1634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_1627_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_72_fu_1684_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp8_fu_1696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_1_fu_1688_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp10_fu_1708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_1701_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_73_fu_1722_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp12_fu_1734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_1_1_fu_1726_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp14_fu_1746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_fu_1739_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_79_fu_1796_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp16_fu_1808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_2_fu_1800_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp18_fu_1820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_fu_1813_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_80_fu_1834_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp19_fu_1846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_2_1_fu_1838_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp21_fu_1858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp20_fu_1851_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_0_0_1_fu_1926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_0_0_1_fu_1931_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_0_0_2_fu_1938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_0_0_2_fu_1944_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_0_1_fu_1952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_0_1_fu_1958_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_0_1_1_fu_1966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_0_1_1_fu_1971_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_0_1_2_fu_1978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_0_1_2_fu_1984_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_0_2_fu_1992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_0_2_fu_1998_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_0_2_1_fu_2006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_0_2_1_fu_2011_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_0_2_2_fu_2018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_203_1_0_1_fu_2051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_1_0_1_fu_2056_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_1_0_2_fu_2063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_1_0_2_fu_2069_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_1_1_fu_2077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_1_1_fu_2083_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_1_1_1_fu_2091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_1_1_1_fu_2096_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_1_1_2_fu_2103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_1_1_2_fu_2109_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_1_2_fu_2117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_1_2_fu_2123_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_1_2_1_fu_2131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_1_2_1_fu_2136_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_1_2_2_fu_2143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_203_2_0_1_fu_2176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_2_0_1_fu_2181_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_2_0_2_fu_2188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_2_0_2_fu_2194_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_2_1_fu_2202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_2_1_fu_2208_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_2_1_1_fu_2216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_2_1_1_fu_2221_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_2_1_2_fu_2228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_2_1_2_fu_2234_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_2_2_fu_2242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_2_2_fu_2248_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_2_2_1_fu_2256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_057_i_i_1_2_2_1_fu_2261_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_2_2_2_fu_2268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_bdd_368 : BOOLEAN;
    signal ap_sig_bdd_736 : BOOLEAN;
    signal ap_sig_bdd_743 : BOOLEAN;
    signal ap_sig_bdd_320 : BOOLEAN;
    signal ap_sig_bdd_382 : BOOLEAN;
    signal ap_sig_bdd_752 : BOOLEAN;
    signal ap_sig_bdd_759 : BOOLEAN;
    signal ap_sig_bdd_396 : BOOLEAN;
    signal ap_sig_bdd_768 : BOOLEAN;
    signal ap_sig_bdd_775 : BOOLEAN;

    component borderInterpolate IS
    port (
        p : IN STD_LOGIC_VECTOR (12 downto 0);
        len : IN STD_LOGIC_VECTOR (11 downto 0);
        borderType : IN STD_LOGIC_VECTOR (4 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_0_U : component Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_0_address0,
        ce0 => k_buf_0_val_0_ce0,
        q0 => k_buf_0_val_0_q0,
        address1 => k_buf_0_val_0_address1,
        ce1 => k_buf_0_val_0_ce1,
        we1 => k_buf_0_val_0_we1,
        d1 => k_buf_0_val_0_d1);

    k_buf_0_val_1_U : component Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_1_address0,
        ce0 => k_buf_0_val_1_ce0,
        q0 => k_buf_0_val_1_q0,
        address1 => k_buf_0_val_1_address1,
        ce1 => k_buf_0_val_1_ce1,
        we1 => k_buf_0_val_1_we1,
        d1 => k_buf_0_val_1_d1);

    k_buf_0_val_2_U : component Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_2_address0,
        ce0 => k_buf_0_val_2_ce0,
        q0 => k_buf_0_val_2_q0,
        address1 => k_buf_0_val_2_address1,
        ce1 => k_buf_0_val_2_ce1,
        we1 => k_buf_0_val_2_we1,
        d1 => k_buf_0_val_2_d1);

    k_buf_1_val_0_U : component Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_0_address0,
        ce0 => k_buf_1_val_0_ce0,
        q0 => k_buf_1_val_0_q0,
        address1 => k_buf_1_val_0_address1,
        ce1 => k_buf_1_val_0_ce1,
        we1 => k_buf_1_val_0_we1,
        d1 => k_buf_1_val_0_d1);

    k_buf_1_val_1_U : component Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_1_address0,
        ce0 => k_buf_1_val_1_ce0,
        q0 => k_buf_1_val_1_q0,
        address1 => k_buf_1_val_1_address1,
        ce1 => k_buf_1_val_1_ce1,
        we1 => k_buf_1_val_1_we1,
        d1 => k_buf_1_val_1_d1);

    k_buf_1_val_2_U : component Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_2_address0,
        ce0 => k_buf_1_val_2_ce0,
        q0 => k_buf_1_val_2_q0,
        address1 => k_buf_1_val_2_address1,
        ce1 => k_buf_1_val_2_ce1,
        we1 => k_buf_1_val_2_we1,
        d1 => k_buf_1_val_2_d1);

    k_buf_2_val_0_U : component Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_0_address0,
        ce0 => k_buf_2_val_0_ce0,
        q0 => k_buf_2_val_0_q0,
        address1 => k_buf_2_val_0_address1,
        ce1 => k_buf_2_val_0_ce1,
        we1 => k_buf_2_val_0_we1,
        d1 => k_buf_2_val_0_d1);

    k_buf_2_val_1_U : component Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_1_address0,
        ce0 => k_buf_2_val_1_ce0,
        q0 => k_buf_2_val_1_q0,
        address1 => k_buf_2_val_1_address1,
        ce1 => k_buf_2_val_1_ce1,
        we1 => k_buf_2_val_1_we1,
        d1 => k_buf_2_val_1_d1);

    k_buf_2_val_2_U : component Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_2_address0,
        ce0 => k_buf_2_val_2_ce0,
        q0 => k_buf_2_val_2_q0,
        address1 => k_buf_2_val_2_address1,
        ce1 => k_buf_2_val_2_ce1,
        we1 => k_buf_2_val_2_we1,
        d1 => k_buf_2_val_2_d1);

    x_borderInterpolate_fu_724 : component borderInterpolate
    port map (
        p => x_borderInterpolate_fu_724_p,
        len => x_borderInterpolate_fu_724_len,
        borderType => x_borderInterpolate_fu_724_borderType,
        ap_return => x_borderInterpolate_fu_724_ap_return);

    t_0_2_borderInterpolate_fu_732 : component borderInterpolate
    port map (
        p => t_0_2_borderInterpolate_fu_732_p,
        len => t_0_2_borderInterpolate_fu_732_len,
        borderType => t_0_2_borderInterpolate_fu_732_borderType,
        ap_return => t_0_2_borderInterpolate_fu_732_ap_return);

    x_1_borderInterpolate_fu_740 : component borderInterpolate
    port map (
        p => x_1_borderInterpolate_fu_740_p,
        len => x_1_borderInterpolate_fu_740_len,
        borderType => x_1_borderInterpolate_fu_740_borderType,
        ap_return => x_1_borderInterpolate_fu_740_ap_return);

    t_1_2_borderInterpolate_fu_748 : component borderInterpolate
    port map (
        p => t_1_2_borderInterpolate_fu_748_p,
        len => t_1_2_borderInterpolate_fu_748_len,
        borderType => t_1_2_borderInterpolate_fu_748_borderType,
        ap_return => t_1_2_borderInterpolate_fu_748_ap_return);

    x_2_borderInterpolate_fu_756 : component borderInterpolate
    port map (
        p => x_2_borderInterpolate_fu_756_p,
        len => x_2_borderInterpolate_fu_756_len,
        borderType => x_2_borderInterpolate_fu_756_borderType,
        ap_return => x_2_borderInterpolate_fu_756_ap_return);

    t_2_2_borderInterpolate_fu_764 : component borderInterpolate
    port map (
        p => t_2_2_borderInterpolate_fu_764_p,
        len => t_2_2_borderInterpolate_fu_764_len,
        borderType => t_2_2_borderInterpolate_fu_764_borderType,
        ap_return => t_2_2_borderInterpolate_fu_764_ap_return);

    t_borderInterpolate_fu_772 : component borderInterpolate
    port map (
        p => t_borderInterpolate_fu_772_p,
        len => t_borderInterpolate_fu_772_len,
        borderType => t_borderInterpolate_fu_772_borderType,
        ap_return => t_borderInterpolate_fu_772_ap_return);

    t_0_1_borderInterpolate_fu_780 : component borderInterpolate
    port map (
        p => t_0_1_borderInterpolate_fu_780_p,
        len => t_0_1_borderInterpolate_fu_780_len,
        borderType => t_0_1_borderInterpolate_fu_780_borderType,
        ap_return => t_0_1_borderInterpolate_fu_780_ap_return);

    t_1_borderInterpolate_fu_788 : component borderInterpolate
    port map (
        p => t_1_borderInterpolate_fu_788_p,
        len => t_1_borderInterpolate_fu_788_len,
        borderType => t_1_borderInterpolate_fu_788_borderType,
        ap_return => t_1_borderInterpolate_fu_788_ap_return);

    t_1_1_borderInterpolate_fu_796 : component borderInterpolate
    port map (
        p => t_1_1_borderInterpolate_fu_796_p,
        len => t_1_1_borderInterpolate_fu_796_len,
        borderType => t_1_1_borderInterpolate_fu_796_borderType,
        ap_return => t_1_1_borderInterpolate_fu_796_ap_return);

    t_2_borderInterpolate_fu_804 : component borderInterpolate
    port map (
        p => t_2_borderInterpolate_fu_804_p,
        len => t_2_borderInterpolate_fu_804_len,
        borderType => t_2_borderInterpolate_fu_804_borderType,
        ap_return => t_2_borderInterpolate_fu_804_ap_return);

    t_2_1_borderInterpolate_fu_812 : component borderInterpolate
    port map (
        p => t_2_1_borderInterpolate_fu_812_p,
        len => t_2_1_borderInterpolate_fu_812_len,
        borderType => t_2_1_borderInterpolate_fu_812_borderType,
        ap_return => t_2_1_borderInterpolate_fu_812_ap_return);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_done_reg assign process. --
    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and (tmp_25_fu_964_p2 = ap_const_lv1_0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_32_fu_1051_p2))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_25_fu_964_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_25_fu_964_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it2 assign process. --
    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_25_fu_964_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it3 assign process. --
    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                elsif ((((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_25_fu_964_p2 = ap_const_lv1_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it2 assign process. --
    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_320) then
                if (ap_sig_bdd_743) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it2 <= col_buf_0_val_0_0_7_fu_242;
                elsif (ap_sig_bdd_736) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it2 <= col_buf_0_val_0_0_8_fu_246;
                elsif (ap_sig_bdd_368) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it2 <= col_buf_0_val_0_0_9_fu_250;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it2 <= ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it1;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it2 assign process. --
    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_320) then
                if (ap_sig_bdd_743) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it2 <= right_border_buf_0_val_1_2_fu_230;
                elsif (ap_sig_bdd_736) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it2 <= right_border_buf_0_val_1_2_5_fu_234;
                elsif (ap_sig_bdd_368) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it2 <= right_border_buf_0_val_1_2_6_fu_238;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it2 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it1;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it2 assign process. --
    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_320) then
                if (ap_sig_bdd_759) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it2 <= col_buf_1_val_0_0_9_fu_226;
                elsif (ap_sig_bdd_752) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it2 <= col_buf_1_val_0_0_8_fu_218;
                elsif (ap_sig_bdd_382) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it2 <= col_buf_1_val_0_0_7_fu_202;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it2 <= ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it1;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it2 assign process. --
    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_320) then
                if (ap_sig_bdd_759) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it2 <= right_border_buf_1_val_1_2_fu_254;
                elsif (ap_sig_bdd_752) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it2 <= right_border_buf_1_val_1_2_5_fu_258;
                elsif (ap_sig_bdd_382) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it2 <= right_border_buf_1_val_1_2_6_fu_262;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it2 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it1;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it2 assign process. --
    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_320) then
                if (ap_sig_bdd_775) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it2 <= col_buf_2_val_0_0_9_fu_154;
                elsif (ap_sig_bdd_768) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it2 <= col_buf_2_val_0_0_8_fu_146;
                elsif (ap_sig_bdd_396) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it2 <= col_buf_2_val_0_0_7_fu_130;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it2 <= ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it1;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it2 assign process. --
    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_320) then
                if (ap_sig_bdd_775) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it2 <= right_border_buf_2_val_1_2_6_fu_190;
                elsif (ap_sig_bdd_768) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it2 <= right_border_buf_2_val_1_2_5_fu_182;
                elsif (ap_sig_bdd_396) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it2 <= right_border_buf_2_val_1_2_fu_166;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it2 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it1;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1 assign process. --
    ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)) and not((ap_const_lv1_0 = brmerge_fu_1115_p2)) and not((ap_const_lv1_0 = or_cond4_fu_1147_p2)) and not((ap_const_lv1_0 = tmp_36_fu_1161_p2)))) then 
                ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1 <= ap_const_lv1_1;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)) and not((ap_const_lv1_0 = brmerge_fu_1115_p2)) and not((ap_const_lv1_0 = or_cond4_fu_1147_p2)) and (ap_const_lv1_0 = tmp_36_fu_1161_p2) and not((col_assign_fu_1166_p2 = ap_const_lv2_1)) and not((col_assign_fu_1166_p2 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)) and not((ap_const_lv1_0 = brmerge_fu_1115_p2)) and not((ap_const_lv1_0 = or_cond4_fu_1147_p2)) and (ap_const_lv1_0 = tmp_36_fu_1161_p2) and (col_assign_fu_1166_p2 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)) and not((ap_const_lv1_0 = brmerge_fu_1115_p2)) and not((ap_const_lv1_0 = or_cond4_fu_1147_p2)) and (ap_const_lv1_0 = tmp_36_fu_1161_p2) and (col_assign_fu_1166_p2 = ap_const_lv2_0)))) then 
                ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1 <= ap_const_lv1_0;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
                ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1 <= ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it0;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_tmp_156_1_pr1_reg_591pp0_it1 assign process. --
    ap_reg_phiprechg_tmp_156_1_pr1_reg_591pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)) and not((ap_const_lv1_0 = brmerge_fu_1115_p2)) and not((ap_const_lv1_0 = or_cond4_1_fu_1214_p2)) and not((ap_const_lv1_0 = tmp_156_1_fu_1228_p2)))) then 
                ap_reg_phiprechg_tmp_156_1_pr1_reg_591pp0_it1 <= ap_const_lv1_1;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)) and not((ap_const_lv1_0 = brmerge_fu_1115_p2)) and not((ap_const_lv1_0 = or_cond4_1_fu_1214_p2)) and (ap_const_lv1_0 = tmp_156_1_fu_1228_p2) and not((col_assign_1_fu_1233_p2 = ap_const_lv2_1)) and not((col_assign_1_fu_1233_p2 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)) and not((ap_const_lv1_0 = brmerge_fu_1115_p2)) and not((ap_const_lv1_0 = or_cond4_1_fu_1214_p2)) and (ap_const_lv1_0 = tmp_156_1_fu_1228_p2) and (col_assign_1_fu_1233_p2 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)) and not((ap_const_lv1_0 = brmerge_fu_1115_p2)) and not((ap_const_lv1_0 = or_cond4_1_fu_1214_p2)) and (ap_const_lv1_0 = tmp_156_1_fu_1228_p2) and (col_assign_1_fu_1233_p2 = ap_const_lv2_0)))) then 
                ap_reg_phiprechg_tmp_156_1_pr1_reg_591pp0_it1 <= ap_const_lv1_0;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
                ap_reg_phiprechg_tmp_156_1_pr1_reg_591pp0_it1 <= ap_reg_phiprechg_tmp_156_1_pr1_reg_591pp0_it0;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_tmp_156_2_pr1_reg_624pp0_it1 assign process. --
    ap_reg_phiprechg_tmp_156_2_pr1_reg_624pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)) and not((ap_const_lv1_0 = brmerge_fu_1115_p2)) and not((ap_const_lv1_0 = or_cond4_2_fu_1281_p2)) and not((ap_const_lv1_0 = tmp_156_2_fu_1295_p2)))) then 
                ap_reg_phiprechg_tmp_156_2_pr1_reg_624pp0_it1 <= ap_const_lv1_1;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)) and not((ap_const_lv1_0 = brmerge_fu_1115_p2)) and not((ap_const_lv1_0 = or_cond4_2_fu_1281_p2)) and (ap_const_lv1_0 = tmp_156_2_fu_1295_p2) and not((col_assign_2_fu_1300_p2 = ap_const_lv2_1)) and not((col_assign_2_fu_1300_p2 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)) and not((ap_const_lv1_0 = brmerge_fu_1115_p2)) and not((ap_const_lv1_0 = or_cond4_2_fu_1281_p2)) and (ap_const_lv1_0 = tmp_156_2_fu_1295_p2) and (col_assign_2_fu_1300_p2 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)) and not((ap_const_lv1_0 = brmerge_fu_1115_p2)) and not((ap_const_lv1_0 = or_cond4_2_fu_1281_p2)) and (ap_const_lv1_0 = tmp_156_2_fu_1295_p2) and (col_assign_2_fu_1300_p2 = ap_const_lv2_0)))) then 
                ap_reg_phiprechg_tmp_156_2_pr1_reg_624pp0_it1 <= ap_const_lv1_0;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
                ap_reg_phiprechg_tmp_156_2_pr1_reg_624pp0_it1 <= ap_reg_phiprechg_tmp_156_2_pr1_reg_624pp0_it0;
            end if; 
        end if;
    end process;

    -- p_012_0_i_i_reg_536 assign process. --
    p_012_0_i_i_reg_536_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st7_fsm_3 = ap_CS_fsm)) then 
                p_012_0_i_i_reg_536 <= i_V_reg_2722;
            elsif (((ap_ST_st1_fsm_0 = ap_CS_fsm) and not(ap_sig_bdd_80))) then 
                p_012_0_i_i_reg_536 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    -- p_025_0_i_i_reg_547 assign process. --
    p_025_0_i_i_reg_547_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)))) then 
                p_025_0_i_i_reg_547 <= j_V_fu_1056_p2;
            elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_25_fu_964_p2 = ap_const_lv1_0)))) then 
                p_025_0_i_i_reg_547 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_0_1_fu_122 assign process. --
    src_kernel_win_0_val_0_1_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2848_pp0_it1))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2844_pp0_it1))))) then 
                src_kernel_win_0_val_0_1_fu_122 <= right_border_buf_0_val_2_0_reg_3053;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2848_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_2840_pp0_it1) and (col_assign_8_reg_3073 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2848_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_2840_pp0_it1) and (col_assign_8_reg_3073 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2848_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_2840_pp0_it1) and not((col_assign_8_reg_3073 = ap_const_lv2_1)) and not((col_assign_8_reg_3073 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_0_1_fu_122 <= ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it2;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and (ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and (ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and not((ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_0_1_fu_122 <= src_kernel_win_0_val_0_1_9_fu_1602_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_1_1_fu_138 assign process. --
    src_kernel_win_0_val_1_1_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2848_pp0_it1))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2844_pp0_it1))))) then 
                src_kernel_win_0_val_1_1_fu_138 <= right_border_buf_0_val_1_0_reg_3058;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2848_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_2840_pp0_it1) and (col_assign_8_reg_3073 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2848_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_2840_pp0_it1) and (col_assign_8_reg_3073 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2848_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_2840_pp0_it1) and not((col_assign_8_reg_3073 = ap_const_lv2_1)) and not((col_assign_8_reg_3073 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_1_1_fu_138 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it2;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and (ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and (ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and not((ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_1_1_fu_138 <= src_kernel_win_0_val_1_1_9_fu_1640_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_2_1_fu_134 assign process. --
    src_kernel_win_0_val_2_1_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2848_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_2840_pp0_it1) and not((col_assign_8_reg_3073 = ap_const_lv2_1)) and not((col_assign_8_reg_3073 = ap_const_lv2_0)))) then 
                src_kernel_win_0_val_2_1_fu_134 <= right_border_buf_0_val_0_2_fu_310;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2848_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_2840_pp0_it1) and (col_assign_8_reg_3073 = ap_const_lv2_0))) then 
                src_kernel_win_0_val_2_1_fu_134 <= right_border_buf_0_val_0_0_fu_302;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2848_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_35_reg_2840_pp0_it1) and (col_assign_8_reg_3073 = ap_const_lv2_1))) then 
                src_kernel_win_0_val_2_1_fu_134 <= right_border_buf_0_val_0_1_fu_306;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and not((ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2844_pp0_it1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_64_reg_2848_pp0_it1))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_2844_pp0_it1))))) then 
                src_kernel_win_0_val_2_1_fu_134 <= src_kernel_win_0_val_2_0_reg_3066;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and (ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 = ap_const_lv2_0))) then 
                src_kernel_win_0_val_2_1_fu_134 <= col_buf_0_val_0_0_fu_338;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and (ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 = ap_const_lv2_1))) then 
                src_kernel_win_0_val_2_1_fu_134 <= right_border_buf_0_val_1_0_reg_3058;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_0_1_fu_158 assign process. --
    src_kernel_win_1_val_0_1_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2898_pp0_it1))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1))))) then 
                src_kernel_win_1_val_0_1_fu_158 <= right_border_buf_1_val_2_0_reg_3083;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2898_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1) and (col_assign_8_1_reg_3103 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2898_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1) and (col_assign_8_1_reg_3103 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2898_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1) and not((col_assign_8_1_reg_3103 = ap_const_lv2_1)) and not((col_assign_8_1_reg_3103 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_0_1_fu_158 <= ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it2;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and (ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and (ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and not((ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_0_1_fu_158 <= src_kernel_win_1_val_0_1_9_fu_1714_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_1_1_fu_174 assign process. --
    src_kernel_win_1_val_1_1_fu_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2898_pp0_it1))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1))))) then 
                src_kernel_win_1_val_1_1_fu_174 <= right_border_buf_1_val_1_0_reg_3088;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2898_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1) and (col_assign_8_1_reg_3103 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2898_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1) and (col_assign_8_1_reg_3103 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2898_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1) and not((col_assign_8_1_reg_3103 = ap_const_lv2_1)) and not((col_assign_8_1_reg_3103 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_1_1_fu_174 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it2;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and (ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and (ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and not((ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_1_1_fu_174 <= src_kernel_win_1_val_1_1_9_fu_1752_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_2_1_fu_170 assign process. --
    src_kernel_win_1_val_2_1_fu_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2898_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1) and not((col_assign_8_1_reg_3103 = ap_const_lv2_1)) and not((col_assign_8_1_reg_3103 = ap_const_lv2_0)))) then 
                src_kernel_win_1_val_2_1_fu_170 <= right_border_buf_1_val_0_2_fu_322;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2898_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1) and (col_assign_8_1_reg_3103 = ap_const_lv2_0))) then 
                src_kernel_win_1_val_2_1_fu_170 <= right_border_buf_1_val_0_0_fu_314;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2898_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1) and (col_assign_8_1_reg_3103 = ap_const_lv2_1))) then 
                src_kernel_win_1_val_2_1_fu_170 <= right_border_buf_1_val_0_1_fu_318;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and not((ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_71_reg_2898_pp0_it1))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1))))) then 
                src_kernel_win_1_val_2_1_fu_170 <= src_kernel_win_1_val_2_0_reg_3096;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and (ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 = ap_const_lv2_0))) then 
                src_kernel_win_1_val_2_1_fu_170 <= col_buf_1_val_0_0_fu_342;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and (ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 = ap_const_lv2_1))) then 
                src_kernel_win_1_val_2_1_fu_170 <= right_border_buf_1_val_1_0_reg_3088;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_0_1_fu_194 assign process. --
    src_kernel_win_2_val_0_1_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2948_pp0_it1))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1))))) then 
                src_kernel_win_2_val_0_1_fu_194 <= right_border_buf_2_val_2_0_reg_3113;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2948_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1) and (col_assign_8_2_reg_3133 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2948_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1) and (col_assign_8_2_reg_3133 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2948_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1) and not((col_assign_8_2_reg_3133 = ap_const_lv2_1)) and not((col_assign_8_2_reg_3133 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_0_1_fu_194 <= ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it2;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and (ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and (ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and not((ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_0_1_fu_194 <= src_kernel_win_2_val_0_1_9_fu_1826_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_1_1_fu_210 assign process. --
    src_kernel_win_2_val_1_1_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2948_pp0_it1))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1))))) then 
                src_kernel_win_2_val_1_1_fu_210 <= right_border_buf_2_val_1_0_reg_3118;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2948_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1) and (col_assign_8_2_reg_3133 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2948_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1) and (col_assign_8_2_reg_3133 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2948_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1) and not((col_assign_8_2_reg_3133 = ap_const_lv2_1)) and not((col_assign_8_2_reg_3133 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_1_1_fu_210 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it2;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and (ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and (ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and not((ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_1_1_fu_210 <= src_kernel_win_2_val_1_1_9_fu_1864_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_2_1_fu_206 assign process. --
    src_kernel_win_2_val_2_1_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2948_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1) and not((col_assign_8_2_reg_3133 = ap_const_lv2_1)) and not((col_assign_8_2_reg_3133 = ap_const_lv2_0)))) then 
                src_kernel_win_2_val_2_1_fu_206 <= right_border_buf_2_val_0_2_fu_334;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2948_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1) and (col_assign_8_2_reg_3133 = ap_const_lv2_0))) then 
                src_kernel_win_2_val_2_1_fu_206 <= right_border_buf_2_val_0_0_fu_326;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2948_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1) and (col_assign_8_2_reg_3133 = ap_const_lv2_1))) then 
                src_kernel_win_2_val_2_1_fu_206 <= right_border_buf_2_val_0_1_fu_330;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and not((ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_2948_pp0_it1))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1))))) then 
                src_kernel_win_2_val_2_1_fu_206 <= src_kernel_win_2_val_2_0_reg_3126;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and (ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 = ap_const_lv2_0))) then 
                src_kernel_win_2_val_2_1_fu_206 <= col_buf_2_val_0_0_fu_346;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_59_reg_2749) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2832_pp0_it1) and (ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 = ap_const_lv2_1))) then 
                src_kernel_win_2_val_2_1_fu_206 <= right_border_buf_2_val_1_0_reg_3118;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_25_fu_964_p2 = ap_const_lv1_0)))) then
                ImagLoc_y_reg_2732 <= ImagLoc_y_fu_981_p2;
                or_cond_2_reg_2744 <= or_cond_2_fu_1014_p2;
                p_i_i_2_cast_cast_reg_2753 <= p_i_i_2_cast_cast_fu_1028_p3;
                tmp_29_reg_2727 <= tmp_29_fu_975_p2;
                tmp_31_reg_2739 <= tmp_31_fu_987_p2;
                tmp_59_reg_2749 <= ImagLoc_y_fu_981_p2(12 downto 12);
                y_2_2_1_reg_2779 <= y_2_2_1_fu_1041_p2;
                y_2_2_reg_2772 <= y_2_2_fu_1035_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then
                ap_reg_ppstg_brmerge_reg_2832_pp0_it1 <= brmerge_reg_2832;
                ap_reg_ppstg_locy_0_2_reg_2836_pp0_it1 <= locy_0_2_reg_2836;
                ap_reg_ppstg_locy_1_2_reg_2886_pp0_it1 <= locy_1_2_reg_2886;
                ap_reg_ppstg_locy_2_2_reg_2936_pp0_it1 <= locy_2_2_reg_2936;
                ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it1 <= or_cond217_i_i_reg_2795;
                ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2 <= ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it1;
                ap_reg_ppstg_or_cond4_1_reg_2894_pp0_it1 <= or_cond4_1_reg_2894;
                ap_reg_ppstg_or_cond4_2_reg_2944_pp0_it1 <= or_cond4_2_reg_2944;
                ap_reg_ppstg_or_cond4_reg_2844_pp0_it1 <= or_cond4_reg_2844;
                ap_reg_ppstg_tmp_153_1_reg_2890_pp0_it1 <= tmp_153_1_reg_2890;
                ap_reg_ppstg_tmp_153_2_reg_2940_pp0_it1 <= tmp_153_2_reg_2940;
                ap_reg_ppstg_tmp_32_reg_2786_pp0_it1 <= tmp_32_reg_2786;
                ap_reg_ppstg_tmp_32_reg_2786_pp0_it2 <= ap_reg_ppstg_tmp_32_reg_2786_pp0_it1;
                ap_reg_ppstg_tmp_35_reg_2840_pp0_it1 <= tmp_35_reg_2840;
                ap_reg_ppstg_tmp_64_reg_2848_pp0_it1 <= tmp_64_reg_2848;
                ap_reg_ppstg_tmp_71_reg_2898_pp0_it1 <= tmp_71_reg_2898;
                ap_reg_ppstg_tmp_78_reg_2948_pp0_it1 <= tmp_78_reg_2948;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)))) then
                brmerge_reg_2832 <= brmerge_fu_1115_p2;
                k_buf_0_val_0_addr_reg_2814 <= tmp_34_fu_1108_p1(10 - 1 downto 0);
                k_buf_0_val_1_addr_reg_2820 <= tmp_34_fu_1108_p1(10 - 1 downto 0);
                k_buf_0_val_2_addr_reg_2826 <= tmp_34_fu_1108_p1(10 - 1 downto 0);
                k_buf_1_val_0_addr_reg_2868 <= tmp_146_1_fu_1179_p1(10 - 1 downto 0);
                k_buf_1_val_1_addr_reg_2874 <= tmp_146_1_fu_1179_p1(10 - 1 downto 0);
                k_buf_1_val_2_addr_reg_2880 <= tmp_146_1_fu_1179_p1(10 - 1 downto 0);
                k_buf_2_val_0_addr_reg_2918 <= tmp_146_2_fu_1246_p1(10 - 1 downto 0);
                k_buf_2_val_1_addr_reg_2924 <= tmp_146_2_fu_1246_p1(10 - 1 downto 0);
                k_buf_2_val_2_addr_reg_2930 <= tmp_146_2_fu_1246_p1(10 - 1 downto 0);
                or_cond217_i_i_reg_2795 <= or_cond217_i_i_fu_1078_p2;
                tmp_61_reg_2799 <= tmp_61_fu_1096_p1;
                tmp_62_reg_2809 <= tmp_62_fu_1104_p1;
                tmp_69_reg_2863 <= tmp_69_fu_1175_p1;
                tmp_76_reg_2913 <= tmp_76_fu_1242_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)) and not((ap_const_lv1_0 = brmerge_fu_1115_p2)) and not((ap_const_lv1_0 = or_cond4_1_fu_1214_p2)) and (ap_const_lv1_0 = tmp_156_1_fu_1228_p2))) then
                col_assign_1_reg_2909 <= col_assign_1_fu_1233_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)) and not((ap_const_lv1_0 = brmerge_fu_1115_p2)) and not((ap_const_lv1_0 = or_cond4_2_fu_1281_p2)) and (ap_const_lv1_0 = tmp_156_2_fu_1295_p2))) then
                col_assign_2_reg_2959 <= col_assign_2_fu_1300_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and (ap_const_lv1_0 = or_cond4_1_reg_2894) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_71_reg_2898) and (ap_const_lv1_0 = tmp_153_1_reg_2890))) then
                col_assign_8_1_reg_3103 <= col_assign_8_1_fu_1426_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and (ap_const_lv1_0 = or_cond4_2_reg_2944) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_78_reg_2948) and (ap_const_lv1_0 = tmp_153_2_reg_2940))) then
                col_assign_8_2_reg_3133 <= col_assign_8_2_fu_1488_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and (ap_const_lv1_0 = or_cond4_reg_2844) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_64_reg_2848) and (ap_const_lv1_0 = tmp_35_reg_2840))) then
                col_assign_8_reg_3073 <= col_assign_8_fu_1364_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)) and not((ap_const_lv1_0 = brmerge_fu_1115_p2)) and not((ap_const_lv1_0 = or_cond4_fu_1147_p2)) and (ap_const_lv1_0 = tmp_36_fu_1161_p2))) then
                col_assign_reg_2859 <= col_assign_fu_1166_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_reg_2844)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_0_pr_phi_fu_580_p8) and (ap_const_lv2_0 = col_assign_9_0_1_fu_1402_p2))) then
                col_buf_0_val_0_0_7_fu_242 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_reg_2844)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_0_pr_phi_fu_580_p8) and (ap_const_lv2_1 = col_assign_9_0_1_fu_1402_p2))) then
                col_buf_0_val_0_0_8_fu_246 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_reg_2844)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_0_pr_phi_fu_580_p8) and not((ap_const_lv2_1 = col_assign_9_0_1_fu_1402_p2)) and not((ap_const_lv2_0 = col_assign_9_0_1_fu_1402_p2)))) then
                col_buf_0_val_0_0_9_fu_250 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then
                col_buf_0_val_0_0_fu_338 <= k_buf_0_val_0_q0;
                col_buf_1_val_0_0_fu_342 <= k_buf_1_val_0_q0;
                col_buf_2_val_0_0_fu_346 <= k_buf_2_val_0_q0;
                right_border_buf_0_val_1_0_reg_3058 <= k_buf_0_val_1_q0;
                right_border_buf_0_val_2_0_reg_3053 <= k_buf_0_val_0_q0;
                right_border_buf_1_val_1_0_reg_3088 <= k_buf_1_val_1_q0;
                right_border_buf_1_val_2_0_reg_3083 <= k_buf_1_val_0_q0;
                right_border_buf_2_val_1_0_reg_3118 <= k_buf_2_val_1_q0;
                right_border_buf_2_val_2_0_reg_3113 <= k_buf_2_val_0_q0;
                src_kernel_win_0_val_2_0_reg_3066 <= k_buf_0_val_2_q0;
                src_kernel_win_1_val_2_0_reg_3096 <= k_buf_1_val_2_q0;
                src_kernel_win_2_val_2_0_reg_3126 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_1_reg_2894)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_1_pr_phi_fu_613_p8) and not((ap_const_lv2_1 = col_assign_9_1_1_fu_1464_p2)) and not((ap_const_lv2_0 = col_assign_9_1_1_fu_1464_p2)))) then
                col_buf_1_val_0_0_7_fu_202 <= k_buf_1_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_1_reg_2894)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_1_pr_phi_fu_613_p8) and (ap_const_lv2_1 = col_assign_9_1_1_fu_1464_p2))) then
                col_buf_1_val_0_0_8_fu_218 <= k_buf_1_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_1_reg_2894)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_1_pr_phi_fu_613_p8) and (ap_const_lv2_0 = col_assign_9_1_1_fu_1464_p2))) then
                col_buf_1_val_0_0_9_fu_226 <= k_buf_1_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_2_reg_2944)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_2_pr_phi_fu_646_p8) and not((ap_const_lv2_1 = col_assign_9_2_1_fu_1526_p2)) and not((ap_const_lv2_0 = col_assign_9_2_1_fu_1526_p2)))) then
                col_buf_2_val_0_0_7_fu_130 <= k_buf_2_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_2_reg_2944)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_2_pr_phi_fu_646_p8) and (ap_const_lv2_1 = col_assign_9_2_1_fu_1526_p2))) then
                col_buf_2_val_0_0_8_fu_146 <= k_buf_2_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_2_reg_2944)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_2_pr_phi_fu_646_p8) and (ap_const_lv2_0 = col_assign_9_2_1_fu_1526_p2))) then
                col_buf_2_val_0_0_9_fu_154 <= k_buf_2_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_st1_fsm_0 = ap_CS_fsm) and not(ap_sig_bdd_80))) then
                cols_cast2_reg_2669(0) <= cols_cast2_fu_914_p1(0);
    cols_cast2_reg_2669(1) <= cols_cast2_fu_914_p1(1);
    cols_cast2_reg_2669(2) <= cols_cast2_fu_914_p1(2);
    cols_cast2_reg_2669(3) <= cols_cast2_fu_914_p1(3);
    cols_cast2_reg_2669(4) <= cols_cast2_fu_914_p1(4);
    cols_cast2_reg_2669(5) <= cols_cast2_fu_914_p1(5);
    cols_cast2_reg_2669(6) <= cols_cast2_fu_914_p1(6);
    cols_cast2_reg_2669(7) <= cols_cast2_fu_914_p1(7);
    cols_cast2_reg_2669(8) <= cols_cast2_fu_914_p1(8);
    cols_cast2_reg_2669(9) <= cols_cast2_fu_914_p1(9);
    cols_cast2_reg_2669(10) <= cols_cast2_fu_914_p1(10);
    cols_cast2_reg_2669(11) <= cols_cast2_fu_914_p1(11);
                heightloop_reg_2676 <= heightloop_fu_922_p2;
                p_neg218_i_i_cast_reg_2693 <= p_neg218_i_i_cast_fu_944_p2;
                ref_reg_2709 <= ref_fu_950_p2;
                tmp_57_reg_2714 <= tmp_57_fu_956_p1;
                tmp_s_reg_2686 <= tmp_s_fu_934_p2;
                widthloop_reg_2681 <= widthloop_fu_928_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st2_fsm_1 = ap_CS_fsm)) then
                i_V_reg_2722 <= i_V_fu_969_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)) and (ap_const_lv1_0 = brmerge_fu_1115_p2) and (ap_const_lv1_0 = tmp_59_reg_2749))) then
                locy_0_2_reg_2836 <= locy_0_2_fu_1123_p2;
                locy_1_2_reg_2886 <= locy_1_2_fu_1190_p2;
                locy_2_2_reg_2936 <= locy_2_2_fu_1257_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)) and not((ap_const_lv1_0 = brmerge_fu_1115_p2)))) then
                or_cond4_1_reg_2894 <= or_cond4_1_fu_1214_p2;
                or_cond4_2_reg_2944 <= or_cond4_2_fu_1281_p2;
                or_cond4_reg_2844 <= or_cond4_fu_1147_p2;
                tmp_153_1_reg_2890 <= tmp_153_1_fu_1209_p2;
                tmp_153_2_reg_2940 <= tmp_153_2_fu_1276_p2;
                tmp_35_reg_2840 <= tmp_35_fu_1142_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_reg_2844)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_36_reg_2852) and (col_assign_reg_2859 = ap_const_lv2_0))) then
                right_border_buf_0_val_0_0_fu_302 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_reg_2844)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_36_reg_2852) and (col_assign_reg_2859 = ap_const_lv2_1))) then
                right_border_buf_0_val_0_1_fu_306 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_reg_2844)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_36_reg_2852) and not((col_assign_reg_2859 = ap_const_lv2_1)) and not((col_assign_reg_2859 = ap_const_lv2_0)))) then
                right_border_buf_0_val_0_2_fu_310 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_reg_2844)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_0_pr1_phi_fu_563_p8) and (ap_const_lv2_1 = col_assign_9_fu_1383_p2))) then
                right_border_buf_0_val_1_2_5_fu_234 <= k_buf_0_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_reg_2844)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_0_pr1_phi_fu_563_p8) and not((ap_const_lv2_1 = col_assign_9_fu_1383_p2)) and not((ap_const_lv2_0 = col_assign_9_fu_1383_p2)))) then
                right_border_buf_0_val_1_2_6_fu_238 <= k_buf_0_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_reg_2844)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_0_pr1_phi_fu_563_p8) and (ap_const_lv2_0 = col_assign_9_fu_1383_p2))) then
                right_border_buf_0_val_1_2_fu_230 <= k_buf_0_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_1_reg_2894)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_1_reg_2902) and (col_assign_1_reg_2909 = ap_const_lv2_0))) then
                right_border_buf_1_val_0_0_fu_314 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_1_reg_2894)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_1_reg_2902) and (col_assign_1_reg_2909 = ap_const_lv2_1))) then
                right_border_buf_1_val_0_1_fu_318 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_1_reg_2894)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_1_reg_2902) and not((col_assign_1_reg_2909 = ap_const_lv2_1)) and not((col_assign_1_reg_2909 = ap_const_lv2_0)))) then
                right_border_buf_1_val_0_2_fu_322 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_1_reg_2894)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_1_pr1_phi_fu_596_p8) and (ap_const_lv2_1 = col_assign_9_1_fu_1445_p2))) then
                right_border_buf_1_val_1_2_5_fu_258 <= k_buf_1_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_1_reg_2894)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_1_pr1_phi_fu_596_p8) and not((ap_const_lv2_1 = col_assign_9_1_fu_1445_p2)) and not((ap_const_lv2_0 = col_assign_9_1_fu_1445_p2)))) then
                right_border_buf_1_val_1_2_6_fu_262 <= k_buf_1_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_1_reg_2894)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_1_pr1_phi_fu_596_p8) and (ap_const_lv2_0 = col_assign_9_1_fu_1445_p2))) then
                right_border_buf_1_val_1_2_fu_254 <= k_buf_1_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_2_reg_2944)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_2_reg_2952) and (col_assign_2_reg_2959 = ap_const_lv2_0))) then
                right_border_buf_2_val_0_0_fu_326 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_2_reg_2944)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_2_reg_2952) and (col_assign_2_reg_2959 = ap_const_lv2_1))) then
                right_border_buf_2_val_0_1_fu_330 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_2_reg_2944)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_2_reg_2952) and not((col_assign_2_reg_2959 = ap_const_lv2_1)) and not((col_assign_2_reg_2959 = ap_const_lv2_0)))) then
                right_border_buf_2_val_0_2_fu_334 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_2_reg_2944)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_2_pr1_phi_fu_629_p8) and (ap_const_lv2_1 = col_assign_9_2_fu_1507_p2))) then
                right_border_buf_2_val_1_2_5_fu_182 <= k_buf_2_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_2_reg_2944)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_2_pr1_phi_fu_629_p8) and (ap_const_lv2_0 = col_assign_9_2_fu_1507_p2))) then
                right_border_buf_2_val_1_2_6_fu_190 <= k_buf_2_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_2_reg_2944)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_156_2_pr1_phi_fu_629_p8) and not((ap_const_lv2_1 = col_assign_9_2_fu_1507_p2)) and not((ap_const_lv2_0 = col_assign_9_2_fu_1507_p2)))) then
                right_border_buf_2_val_1_2_fu_166 <= k_buf_2_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then
                src_kernel_win_0_val_0_1_12_reg_3143 <= src_kernel_win_0_val_0_1_fu_122;
                src_kernel_win_0_val_1_1_12_reg_3157 <= src_kernel_win_0_val_1_1_fu_138;
                src_kernel_win_0_val_2_1_18_reg_3150 <= src_kernel_win_0_val_2_1_fu_134;
                src_kernel_win_1_val_0_1_12_reg_3164 <= src_kernel_win_1_val_0_1_fu_158;
                src_kernel_win_1_val_1_1_12_reg_3178 <= src_kernel_win_1_val_1_1_fu_174;
                src_kernel_win_1_val_2_1_18_reg_3171 <= src_kernel_win_1_val_2_1_fu_170;
                src_kernel_win_2_val_0_1_12_reg_3185 <= src_kernel_win_2_val_0_1_fu_194;
                src_kernel_win_2_val_1_1_12_reg_3199 <= src_kernel_win_2_val_1_1_fu_210;
                src_kernel_win_2_val_2_1_18_reg_3192 <= src_kernel_win_2_val_2_1_fu_206;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then
                src_kernel_win_0_val_0_2_fu_126 <= src_kernel_win_0_val_0_1_12_reg_3143;
                src_kernel_win_0_val_1_2_fu_142 <= src_kernel_win_0_val_1_1_12_reg_3157;
                src_kernel_win_0_val_2_2_fu_150 <= src_kernel_win_0_val_2_1_18_reg_3150;
                src_kernel_win_1_val_0_2_fu_162 <= src_kernel_win_1_val_0_1_12_reg_3164;
                src_kernel_win_1_val_1_2_fu_178 <= src_kernel_win_1_val_1_1_12_reg_3178;
                src_kernel_win_1_val_2_2_fu_186 <= src_kernel_win_1_val_2_1_18_reg_3171;
                src_kernel_win_2_val_0_2_fu_198 <= src_kernel_win_2_val_0_1_12_reg_3185;
                src_kernel_win_2_val_1_2_fu_214 <= src_kernel_win_2_val_1_1_12_reg_3199;
                src_kernel_win_2_val_2_2_fu_222 <= src_kernel_win_2_val_2_1_18_reg_3192;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)) and not((ap_const_lv1_0 = brmerge_fu_1115_p2)) and not((ap_const_lv1_0 = or_cond4_1_fu_1214_p2)))) then
                tmp_156_1_reg_2902 <= tmp_156_1_fu_1228_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)) and not((ap_const_lv1_0 = brmerge_fu_1115_p2)) and not((ap_const_lv1_0 = or_cond4_2_fu_1281_p2)))) then
                tmp_156_2_reg_2952 <= tmp_156_2_fu_1295_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then
                tmp_32_reg_2786 <= tmp_32_fu_1051_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)) and not((ap_const_lv1_0 = brmerge_fu_1115_p2)) and not((ap_const_lv1_0 = or_cond4_fu_1147_p2)))) then
                tmp_36_reg_2852 <= tmp_36_fu_1161_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)) and not((ap_const_lv1_0 = brmerge_fu_1115_p2)) and (ap_const_lv1_0 = or_cond4_fu_1147_p2))) then
                tmp_64_reg_2848 <= ImagLoc_x_fu_1083_p2(12 downto 12);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)) and not((ap_const_lv1_0 = brmerge_fu_1115_p2)) and (ap_const_lv1_0 = or_cond4_1_fu_1214_p2))) then
                tmp_71_reg_2898 <= ImagLoc_x_fu_1083_p2(12 downto 12);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)) and not((ap_const_lv1_0 = brmerge_fu_1115_p2)) and (ap_const_lv1_0 = or_cond4_2_fu_1281_p2))) then
                tmp_78_reg_2948 <= ImagLoc_x_fu_1083_p2(12 downto 12);
            end if;
        end if;
    end process;
    cols_cast2_reg_2669(13 downto 12) <= "00";

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_CS_fsm , ap_sig_bdd_80 , tmp_25_fu_964_p2 , ap_sig_bdd_155 , ap_reg_ppiten_pp0_it1 , ap_reg_ppiten_pp0_it2 , ap_sig_bdd_177 , ap_reg_ppiten_pp0_it3)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_bdd_80)) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((tmp_25_fu_964_p2 = ap_const_lv1_0)) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                end if;
            when ap_ST_pp0_stg0_fsm_2 => 
                if (not(((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) then
                    ap_NS_fsm <= ap_ST_st7_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                end if;
            when ap_ST_st7_fsm_3 => 
                ap_NS_fsm <= ap_ST_st2_fsm_1;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    
    ImagLoc_x_fu_1083_p2_temp <= signed(ImagLoc_x_fu_1083_p2);
    ImagLoc_x_cast_fu_1092_p1 <= std_logic_vector(resize(ImagLoc_x_fu_1083_p2_temp,14));

    ImagLoc_x_fu_1083_p2 <= std_logic_vector(unsigned(tmp_36_cast_fu_1047_p1) + unsigned(ap_const_lv13_1FFF));
    ImagLoc_y_fu_981_p2 <= std_logic_vector(unsigned(tmp_31_cast_fu_960_p1) + unsigned(ap_const_lv13_1FFC));

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm, tmp_25_fu_964_p2)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or ((ap_ST_st2_fsm_1 = ap_CS_fsm) and (tmp_25_fu_964_p2 = ap_const_lv1_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_CS_fsm)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_CS_fsm, tmp_25_fu_964_p2)
    begin
        if (((ap_ST_st2_fsm_1 = ap_CS_fsm) and (tmp_25_fu_964_p2 = ap_const_lv1_0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_657pp0_it1 <= ap_const_lv8_1;
    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_668pp0_it1 <= ap_const_lv8_1;
    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_679pp0_it1 <= ap_const_lv8_1;
    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_690pp0_it1 <= ap_const_lv8_1;
    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_701pp0_it1 <= ap_const_lv8_1;
    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_712pp0_it1 <= ap_const_lv8_1;
    ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it0 <= ap_const_lv1_1;
    ap_reg_phiprechg_tmp_156_1_pr1_reg_591pp0_it0 <= ap_const_lv1_1;
    ap_reg_phiprechg_tmp_156_2_pr1_reg_624pp0_it0 <= ap_const_lv1_1;

    -- ap_sig_bdd_155 assign process. --
    ap_sig_bdd_155_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_reg_2844, or_cond4_1_reg_2894, or_cond4_2_reg_2944)
    begin
                ap_sig_bdd_155 <= (((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_reg_2844))) or (not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0) and not((ap_const_lv1_0 = or_cond4_1_reg_2894))) or (not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0) and not((ap_const_lv1_0 = or_cond4_2_reg_2944))));
    end process;


    -- ap_sig_bdd_177 assign process. --
    ap_sig_bdd_177_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_reg_ppstg_tmp_32_reg_2786_pp0_it2, ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2)
    begin
                ap_sig_bdd_177 <= (((p_dst_data_stream_0_V_full_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2)) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2)) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)));
    end process;


    -- ap_sig_bdd_320 assign process. --
    ap_sig_bdd_320_assign_proc : process(ap_CS_fsm, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
                ap_sig_bdd_320 <= ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))));
    end process;


    -- ap_sig_bdd_368 assign process. --
    ap_sig_bdd_368_assign_proc : process(tmp_32_reg_2786, brmerge_reg_2832, or_cond4_reg_2844, tmp_35_reg_2840, tmp_64_reg_2848)
    begin
                ap_sig_bdd_368 <= (not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and (ap_const_lv1_0 = or_cond4_reg_2844) and (ap_const_lv1_0 = tmp_64_reg_2848) and (ap_const_lv1_0 = tmp_35_reg_2840));
    end process;


    -- ap_sig_bdd_382 assign process. --
    ap_sig_bdd_382_assign_proc : process(tmp_32_reg_2786, brmerge_reg_2832, or_cond4_1_reg_2894, tmp_153_1_reg_2890, tmp_71_reg_2898)
    begin
                ap_sig_bdd_382 <= (not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and (ap_const_lv1_0 = or_cond4_1_reg_2894) and (ap_const_lv1_0 = tmp_71_reg_2898) and (ap_const_lv1_0 = tmp_153_1_reg_2890));
    end process;


    -- ap_sig_bdd_396 assign process. --
    ap_sig_bdd_396_assign_proc : process(tmp_32_reg_2786, brmerge_reg_2832, or_cond4_2_reg_2944, tmp_153_2_reg_2940, tmp_78_reg_2948)
    begin
                ap_sig_bdd_396 <= (not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and (ap_const_lv1_0 = or_cond4_2_reg_2944) and (ap_const_lv1_0 = tmp_78_reg_2948) and (ap_const_lv1_0 = tmp_153_2_reg_2940));
    end process;


    -- ap_sig_bdd_736 assign process. --
    ap_sig_bdd_736_assign_proc : process(tmp_32_reg_2786, brmerge_reg_2832, or_cond4_reg_2844, tmp_35_reg_2840, tmp_64_reg_2848, col_assign_8_fu_1364_p2)
    begin
                ap_sig_bdd_736 <= (not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and (ap_const_lv1_0 = or_cond4_reg_2844) and (ap_const_lv1_0 = tmp_64_reg_2848) and (ap_const_lv1_0 = tmp_35_reg_2840) and (col_assign_8_fu_1364_p2 = ap_const_lv2_1));
    end process;


    -- ap_sig_bdd_743 assign process. --
    ap_sig_bdd_743_assign_proc : process(tmp_32_reg_2786, brmerge_reg_2832, or_cond4_reg_2844, tmp_35_reg_2840, tmp_64_reg_2848, col_assign_8_fu_1364_p2)
    begin
                ap_sig_bdd_743 <= (not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and (ap_const_lv1_0 = or_cond4_reg_2844) and (ap_const_lv1_0 = tmp_64_reg_2848) and (ap_const_lv1_0 = tmp_35_reg_2840) and (col_assign_8_fu_1364_p2 = ap_const_lv2_0));
    end process;


    -- ap_sig_bdd_752 assign process. --
    ap_sig_bdd_752_assign_proc : process(tmp_32_reg_2786, brmerge_reg_2832, or_cond4_1_reg_2894, tmp_153_1_reg_2890, tmp_71_reg_2898, col_assign_8_1_fu_1426_p2)
    begin
                ap_sig_bdd_752 <= (not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and (ap_const_lv1_0 = or_cond4_1_reg_2894) and (ap_const_lv1_0 = tmp_71_reg_2898) and (ap_const_lv1_0 = tmp_153_1_reg_2890) and (col_assign_8_1_fu_1426_p2 = ap_const_lv2_1));
    end process;


    -- ap_sig_bdd_759 assign process. --
    ap_sig_bdd_759_assign_proc : process(tmp_32_reg_2786, brmerge_reg_2832, or_cond4_1_reg_2894, tmp_153_1_reg_2890, tmp_71_reg_2898, col_assign_8_1_fu_1426_p2)
    begin
                ap_sig_bdd_759 <= (not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and (ap_const_lv1_0 = or_cond4_1_reg_2894) and (ap_const_lv1_0 = tmp_71_reg_2898) and (ap_const_lv1_0 = tmp_153_1_reg_2890) and (col_assign_8_1_fu_1426_p2 = ap_const_lv2_0));
    end process;


    -- ap_sig_bdd_768 assign process. --
    ap_sig_bdd_768_assign_proc : process(tmp_32_reg_2786, brmerge_reg_2832, or_cond4_2_reg_2944, tmp_153_2_reg_2940, tmp_78_reg_2948, col_assign_8_2_fu_1488_p2)
    begin
                ap_sig_bdd_768 <= (not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and (ap_const_lv1_0 = or_cond4_2_reg_2944) and (ap_const_lv1_0 = tmp_78_reg_2948) and (ap_const_lv1_0 = tmp_153_2_reg_2940) and (col_assign_8_2_fu_1488_p2 = ap_const_lv2_1));
    end process;


    -- ap_sig_bdd_775 assign process. --
    ap_sig_bdd_775_assign_proc : process(tmp_32_reg_2786, brmerge_reg_2832, or_cond4_2_reg_2944, tmp_153_2_reg_2940, tmp_78_reg_2948, col_assign_8_2_fu_1488_p2)
    begin
                ap_sig_bdd_775 <= (not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and (ap_const_lv1_0 = or_cond4_2_reg_2944) and (ap_const_lv1_0 = tmp_78_reg_2948) and (ap_const_lv1_0 = tmp_153_2_reg_2940) and (col_assign_8_2_fu_1488_p2 = ap_const_lv2_0));
    end process;


    -- ap_sig_bdd_80 assign process. --
    ap_sig_bdd_80_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_sig_bdd_80 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

    brmerge_fu_1115_p2 <= (tmp_31_reg_2739 or or_cond_2_reg_2744);
    col_assign_1_fu_1233_p2 <= std_logic_vector(unsigned(tmp_61_fu_1096_p1) + unsigned(p_neg218_i_i_cast_reg_2693));
    col_assign_2_fu_1300_p2 <= std_logic_vector(unsigned(tmp_61_fu_1096_p1) + unsigned(p_neg218_i_i_cast_reg_2693));
    col_assign_8_1_fu_1426_p2 <= std_logic_vector(unsigned(tmp_69_reg_2863) + unsigned(p_neg218_i_i_cast_reg_2693));
    col_assign_8_2_fu_1488_p2 <= std_logic_vector(unsigned(tmp_76_reg_2913) + unsigned(p_neg218_i_i_cast_reg_2693));
    col_assign_8_fu_1364_p2 <= std_logic_vector(unsigned(tmp_62_reg_2809) + unsigned(p_neg218_i_i_cast_reg_2693));
    col_assign_9_0_1_fu_1402_p2 <= std_logic_vector(unsigned(tmp_61_reg_2799) + unsigned(p_neg218_i_i_cast_reg_2693));
    col_assign_9_1_1_fu_1464_p2 <= std_logic_vector(unsigned(tmp_61_reg_2799) + unsigned(p_neg218_i_i_cast_reg_2693));
    col_assign_9_1_fu_1445_p2 <= std_logic_vector(unsigned(tmp_61_reg_2799) + unsigned(p_neg218_i_i_cast_reg_2693));
    col_assign_9_2_1_fu_1526_p2 <= std_logic_vector(unsigned(tmp_61_reg_2799) + unsigned(p_neg218_i_i_cast_reg_2693));
    col_assign_9_2_fu_1507_p2 <= std_logic_vector(unsigned(tmp_61_reg_2799) + unsigned(p_neg218_i_i_cast_reg_2693));
    col_assign_9_fu_1383_p2 <= std_logic_vector(unsigned(tmp_61_reg_2799) + unsigned(p_neg218_i_i_cast_reg_2693));
    col_assign_fu_1166_p2 <= std_logic_vector(unsigned(tmp_61_fu_1096_p1) + unsigned(p_neg218_i_i_cast_reg_2693));
    cols_cast2_fu_914_p1 <= std_logic_vector(resize(unsigned(p_src_cols_V_read),14));
    cols_cast_fu_918_p1 <= std_logic_vector(resize(unsigned(p_src_cols_V_read),13));
    heightloop_fu_922_p2 <= std_logic_vector(unsigned(rows_cast_fu_910_p1) + unsigned(ap_const_lv13_5));
    i_V_fu_969_p2 <= std_logic_vector(unsigned(p_012_0_i_i_reg_536) + unsigned(ap_const_lv12_1));
    icmp2_fu_1072_p2 <= "0" when (tmp_60_fu_1062_p4 = ap_const_lv11_0) else "1";
    icmp_fu_1003_p2 <= "1" when (signed(tmp_58_fu_993_p4) > signed(ap_const_lv12_0)) else "0";
    j_V_fu_1056_p2 <= std_logic_vector(unsigned(p_025_0_i_i_reg_547) + unsigned(ap_const_lv12_1));
    k_buf_0_val_0_address0 <= tmp_34_fu_1108_p1(10 - 1 downto 0);
    k_buf_0_val_0_address1 <= k_buf_0_val_0_addr_reg_2814;

    -- k_buf_0_val_0_ce0 assign process. --
    k_buf_0_val_0_ce0_assign_proc : process(ap_CS_fsm, tmp_32_fu_1051_p2, ap_reg_ppiten_pp0_it0, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)))) then 
            k_buf_0_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_0_ce1 assign process. --
    k_buf_0_val_0_ce1_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_reg_2844, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_reg_2844)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            k_buf_0_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_0_d1 <= p_src_data_stream_0_V_dout;

    -- k_buf_0_val_0_we1 assign process. --
    k_buf_0_val_0_we1_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_reg_2844, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_reg_2844)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3))))))) then 
            k_buf_0_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_1_address0 <= tmp_34_fu_1108_p1(10 - 1 downto 0);
    k_buf_0_val_1_address1 <= k_buf_0_val_1_addr_reg_2820;

    -- k_buf_0_val_1_ce0 assign process. --
    k_buf_0_val_1_ce0_assign_proc : process(ap_CS_fsm, tmp_32_fu_1051_p2, ap_reg_ppiten_pp0_it0, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)))) then 
            k_buf_0_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_1_ce1 assign process. --
    k_buf_0_val_1_ce1_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_reg_2844, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_reg_2844)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            k_buf_0_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_1_d1 <= k_buf_0_val_0_q0;

    -- k_buf_0_val_1_we1 assign process. --
    k_buf_0_val_1_we1_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_reg_2844, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_reg_2844)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3))))))) then 
            k_buf_0_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_2_address0 <= tmp_34_fu_1108_p1(10 - 1 downto 0);
    k_buf_0_val_2_address1 <= k_buf_0_val_2_addr_reg_2826;

    -- k_buf_0_val_2_ce0 assign process. --
    k_buf_0_val_2_ce0_assign_proc : process(ap_CS_fsm, tmp_32_fu_1051_p2, ap_reg_ppiten_pp0_it0, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)))) then 
            k_buf_0_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_2_ce1 assign process. --
    k_buf_0_val_2_ce1_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_reg_2844, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_reg_2844)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            k_buf_0_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_2_d1 <= k_buf_0_val_1_q0;

    -- k_buf_0_val_2_we1 assign process. --
    k_buf_0_val_2_we1_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_reg_2844, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_reg_2844)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3))))))) then 
            k_buf_0_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_0_address0 <= tmp_146_1_fu_1179_p1(10 - 1 downto 0);
    k_buf_1_val_0_address1 <= k_buf_1_val_0_addr_reg_2868;

    -- k_buf_1_val_0_ce0 assign process. --
    k_buf_1_val_0_ce0_assign_proc : process(ap_CS_fsm, tmp_32_fu_1051_p2, ap_reg_ppiten_pp0_it0, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)))) then 
            k_buf_1_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_0_ce1 assign process. --
    k_buf_1_val_0_ce1_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_1_reg_2894, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_1_reg_2894)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            k_buf_1_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_0_d1 <= p_src_data_stream_1_V_dout;

    -- k_buf_1_val_0_we1 assign process. --
    k_buf_1_val_0_we1_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_1_reg_2894, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_1_reg_2894)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3))))))) then 
            k_buf_1_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_1_address0 <= tmp_146_1_fu_1179_p1(10 - 1 downto 0);
    k_buf_1_val_1_address1 <= k_buf_1_val_1_addr_reg_2874;

    -- k_buf_1_val_1_ce0 assign process. --
    k_buf_1_val_1_ce0_assign_proc : process(ap_CS_fsm, tmp_32_fu_1051_p2, ap_reg_ppiten_pp0_it0, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)))) then 
            k_buf_1_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_1_ce1 assign process. --
    k_buf_1_val_1_ce1_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_1_reg_2894, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_1_reg_2894)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            k_buf_1_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_1_d1 <= k_buf_1_val_0_q0;

    -- k_buf_1_val_1_we1 assign process. --
    k_buf_1_val_1_we1_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_1_reg_2894, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_1_reg_2894)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3))))))) then 
            k_buf_1_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_2_address0 <= tmp_146_1_fu_1179_p1(10 - 1 downto 0);
    k_buf_1_val_2_address1 <= k_buf_1_val_2_addr_reg_2880;

    -- k_buf_1_val_2_ce0 assign process. --
    k_buf_1_val_2_ce0_assign_proc : process(ap_CS_fsm, tmp_32_fu_1051_p2, ap_reg_ppiten_pp0_it0, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)))) then 
            k_buf_1_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_2_ce1 assign process. --
    k_buf_1_val_2_ce1_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_1_reg_2894, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_1_reg_2894)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            k_buf_1_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_2_d1 <= k_buf_1_val_1_q0;

    -- k_buf_1_val_2_we1 assign process. --
    k_buf_1_val_2_we1_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_1_reg_2894, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_1_reg_2894)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3))))))) then 
            k_buf_1_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_0_address0 <= tmp_146_2_fu_1246_p1(10 - 1 downto 0);
    k_buf_2_val_0_address1 <= k_buf_2_val_0_addr_reg_2918;

    -- k_buf_2_val_0_ce0 assign process. --
    k_buf_2_val_0_ce0_assign_proc : process(ap_CS_fsm, tmp_32_fu_1051_p2, ap_reg_ppiten_pp0_it0, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)))) then 
            k_buf_2_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_0_ce1 assign process. --
    k_buf_2_val_0_ce1_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_2_reg_2944, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_2_reg_2944)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            k_buf_2_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_0_d1 <= p_src_data_stream_2_V_dout;

    -- k_buf_2_val_0_we1 assign process. --
    k_buf_2_val_0_we1_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_2_reg_2944, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_2_reg_2944)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3))))))) then 
            k_buf_2_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_1_address0 <= tmp_146_2_fu_1246_p1(10 - 1 downto 0);
    k_buf_2_val_1_address1 <= k_buf_2_val_1_addr_reg_2924;

    -- k_buf_2_val_1_ce0 assign process. --
    k_buf_2_val_1_ce0_assign_proc : process(ap_CS_fsm, tmp_32_fu_1051_p2, ap_reg_ppiten_pp0_it0, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)))) then 
            k_buf_2_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_1_ce1 assign process. --
    k_buf_2_val_1_ce1_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_2_reg_2944, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_2_reg_2944)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            k_buf_2_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_1_d1 <= k_buf_2_val_0_q0;

    -- k_buf_2_val_1_we1 assign process. --
    k_buf_2_val_1_we1_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_2_reg_2944, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_2_reg_2944)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3))))))) then 
            k_buf_2_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_2_address0 <= tmp_146_2_fu_1246_p1(10 - 1 downto 0);
    k_buf_2_val_2_address1 <= k_buf_2_val_2_addr_reg_2930;

    -- k_buf_2_val_2_ce0 assign process. --
    k_buf_2_val_2_ce0_assign_proc : process(ap_CS_fsm, tmp_32_fu_1051_p2, ap_reg_ppiten_pp0_it0, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_32_fu_1051_p2)))) then 
            k_buf_2_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_2_ce1 assign process. --
    k_buf_2_val_2_ce1_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_2_reg_2944, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_2_reg_2944)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            k_buf_2_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_2_d1 <= k_buf_2_val_1_q0;

    -- k_buf_2_val_2_we1 assign process. --
    k_buf_2_val_2_we1_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_2_reg_2944, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_2_reg_2944)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3))))))) then 
            k_buf_2_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    locy_0_1_fu_1614_p2 <= std_logic_vector(unsigned(p_i_i_2_cast_cast_reg_2753) - unsigned(tmp_66_fu_1610_p1));
    locy_0_2_fu_1123_p2 <= std_logic_vector(unsigned(p_i_i_2_cast_cast_reg_2753) - unsigned(tmp_67_fu_1119_p1));
    locy_1_1_fu_1726_p2 <= std_logic_vector(unsigned(p_i_i_2_cast_cast_reg_2753) - unsigned(tmp_73_fu_1722_p1));
    locy_1_2_fu_1190_p2 <= std_logic_vector(unsigned(p_i_i_2_cast_cast_reg_2753) - unsigned(tmp_74_fu_1186_p1));
    locy_1_fu_1688_p2 <= std_logic_vector(unsigned(p_i_i_2_cast_cast_reg_2753) - unsigned(tmp_72_fu_1684_p1));
    locy_2_1_fu_1838_p2 <= std_logic_vector(unsigned(p_i_i_2_cast_cast_reg_2753) - unsigned(tmp_80_fu_1834_p1));
    locy_2_2_fu_1257_p2 <= std_logic_vector(unsigned(p_i_i_2_cast_cast_reg_2753) - unsigned(tmp_81_fu_1253_p1));
    locy_2_fu_1800_p2 <= std_logic_vector(unsigned(p_i_i_2_cast_cast_reg_2753) - unsigned(tmp_79_fu_1796_p1));
    locy_fu_1576_p2 <= std_logic_vector(unsigned(p_i_i_2_cast_cast_reg_2753) - unsigned(tmp_65_fu_1572_p1));
    or_cond217_i_i_fu_1078_p2 <= (tmp_29_reg_2727 and icmp2_fu_1072_p2);
    or_cond4_1_fu_1214_p2 <= (tmp_153_1_fu_1209_p2 and rev3_fu_1203_p2);
    or_cond4_2_fu_1281_p2 <= (tmp_153_2_fu_1276_p2 and rev4_fu_1270_p2);
    or_cond4_fu_1147_p2 <= (tmp_35_fu_1142_p2 and rev_fu_1136_p2);
    or_cond_2_fu_1014_p2 <= (icmp_fu_1003_p2 and tmp_148_2_fu_1009_p2);
    p_dst_data_stream_0_V_din <= 
        src_kernel_win_0_val_0_1_fu_122 when (tmp_203_0_2_2_fu_2018_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_0_2_1_fu_2011_p3;

    -- p_dst_data_stream_0_V_write assign process. --
    p_dst_data_stream_0_V_write_assign_proc : process(ap_CS_fsm, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_32_reg_2786_pp0_it2, ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= 
        src_kernel_win_1_val_0_1_fu_158 when (tmp_203_1_2_2_fu_2143_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_1_2_1_fu_2136_p3;

    -- p_dst_data_stream_1_V_write assign process. --
    p_dst_data_stream_1_V_write_assign_proc : process(ap_CS_fsm, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_32_reg_2786_pp0_it2, ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= 
        src_kernel_win_2_val_0_1_fu_194 when (tmp_203_2_2_2_fu_2268_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_2_2_1_fu_2261_p3;

    -- p_dst_data_stream_2_V_write assign process. --
    p_dst_data_stream_2_V_write_assign_proc : process(ap_CS_fsm, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_32_reg_2786_pp0_it2, ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_32_reg_2786_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_i_reg_2795_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_i_i_2_cast_cast_fu_1028_p3 <= 
        ap_const_lv2_2 when (tmp_148_2_fu_1009_p2(0) = '1') else 
        tmp_57_reg_2714;
    p_neg218_i_i_cast_fu_944_p2 <= (tmp_fu_940_p1 xor ap_const_lv2_3);

    -- p_src_data_stream_0_V_read assign process. --
    p_src_data_stream_0_V_read_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_reg_2844, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_reg_2844)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- p_src_data_stream_1_V_read assign process. --
    p_src_data_stream_1_V_read_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_1_reg_2894, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_1_reg_2894)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- p_src_data_stream_2_V_read assign process. --
    p_src_data_stream_2_V_read_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_2_reg_2944, ap_sig_bdd_155, ap_reg_ppiten_pp0_it1, ap_sig_bdd_177, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_2_reg_2944)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_155 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_177 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    ref_fu_950_p2 <= std_logic_vector(unsigned(rows_cast_fu_910_p1) + unsigned(ap_const_lv13_1FFF));
    rev3_fu_1203_p2 <= (tmp_70_fu_1195_p3 xor ap_const_lv1_1);
    rev4_fu_1270_p2 <= (tmp_77_fu_1262_p3 xor ap_const_lv1_1);
    rev_fu_1136_p2 <= (tmp_63_fu_1128_p3 xor ap_const_lv1_1);
    rows_cast_fu_910_p1 <= std_logic_vector(resize(unsigned(p_src_rows_V_read),13));
    sel_tmp10_fu_1708_p2 <= "1" when (locy_1_fu_1688_p2 = ap_const_lv2_1) else "0";
    sel_tmp12_fu_1734_p2 <= "1" when (p_i_i_2_cast_cast_reg_2753 = tmp_73_fu_1722_p1) else "0";
    sel_tmp13_fu_1739_p3 <= 
        col_buf_1_val_0_0_fu_342 when (sel_tmp12_fu_1734_p2(0) = '1') else 
        src_kernel_win_1_val_2_0_reg_3096;
    sel_tmp14_fu_1746_p2 <= "1" when (locy_1_1_fu_1726_p2 = ap_const_lv2_1) else "0";
    sel_tmp16_fu_1808_p2 <= "1" when (p_i_i_2_cast_cast_reg_2753 = tmp_79_fu_1796_p1) else "0";
    sel_tmp17_fu_1813_p3 <= 
        col_buf_2_val_0_0_fu_346 when (sel_tmp16_fu_1808_p2(0) = '1') else 
        src_kernel_win_2_val_2_0_reg_3126;
    sel_tmp18_fu_1820_p2 <= "1" when (locy_2_fu_1800_p2 = ap_const_lv2_1) else "0";
    sel_tmp19_fu_1846_p2 <= "1" when (p_i_i_2_cast_cast_reg_2753 = tmp_80_fu_1834_p1) else "0";
    sel_tmp1_fu_1589_p3 <= 
        col_buf_0_val_0_0_fu_338 when (sel_tmp_fu_1584_p2(0) = '1') else 
        src_kernel_win_0_val_2_0_reg_3066;
    sel_tmp20_fu_1851_p3 <= 
        col_buf_2_val_0_0_fu_346 when (sel_tmp19_fu_1846_p2(0) = '1') else 
        src_kernel_win_2_val_2_0_reg_3126;
    sel_tmp21_fu_1858_p2 <= "1" when (locy_2_1_fu_1838_p2 = ap_const_lv2_1) else "0";
    sel_tmp2_fu_1596_p2 <= "1" when (locy_fu_1576_p2 = ap_const_lv2_1) else "0";
    sel_tmp4_fu_1622_p2 <= "1" when (p_i_i_2_cast_cast_reg_2753 = tmp_66_fu_1610_p1) else "0";
    sel_tmp5_fu_1627_p3 <= 
        col_buf_0_val_0_0_fu_338 when (sel_tmp4_fu_1622_p2(0) = '1') else 
        src_kernel_win_0_val_2_0_reg_3066;
    sel_tmp6_fu_1634_p2 <= "1" when (locy_0_1_fu_1614_p2 = ap_const_lv2_1) else "0";
    sel_tmp8_fu_1696_p2 <= "1" when (p_i_i_2_cast_cast_reg_2753 = tmp_72_fu_1684_p1) else "0";
    sel_tmp9_fu_1701_p3 <= 
        col_buf_1_val_0_0_fu_342 when (sel_tmp8_fu_1696_p2(0) = '1') else 
        src_kernel_win_1_val_2_0_reg_3096;
    sel_tmp_fu_1584_p2 <= "1" when (p_i_i_2_cast_cast_reg_2753 = tmp_65_fu_1572_p1) else "0";
    src_kernel_win_0_val_0_1_9_fu_1602_p3 <= 
        right_border_buf_0_val_1_0_reg_3058 when (sel_tmp2_fu_1596_p2(0) = '1') else 
        sel_tmp1_fu_1589_p3;
    src_kernel_win_0_val_1_1_9_fu_1640_p3 <= 
        right_border_buf_0_val_1_0_reg_3058 when (sel_tmp6_fu_1634_p2(0) = '1') else 
        sel_tmp5_fu_1627_p3;
    src_kernel_win_1_val_0_1_9_fu_1714_p3 <= 
        right_border_buf_1_val_1_0_reg_3088 when (sel_tmp10_fu_1708_p2(0) = '1') else 
        sel_tmp9_fu_1701_p3;
    src_kernel_win_1_val_1_1_9_fu_1752_p3 <= 
        right_border_buf_1_val_1_0_reg_3088 when (sel_tmp14_fu_1746_p2(0) = '1') else 
        sel_tmp13_fu_1739_p3;
    src_kernel_win_2_val_0_1_9_fu_1826_p3 <= 
        right_border_buf_2_val_1_0_reg_3118 when (sel_tmp18_fu_1820_p2(0) = '1') else 
        sel_tmp17_fu_1813_p3;
    src_kernel_win_2_val_1_1_9_fu_1864_p3 <= 
        right_border_buf_2_val_1_0_reg_3118 when (sel_tmp21_fu_1858_p2(0) = '1') else 
        sel_tmp20_fu_1851_p3;
    t_0_1_borderInterpolate_fu_780_borderType <= ap_const_lv5_1;
    t_0_1_borderInterpolate_fu_780_len <= p_src_rows_V_read;
    t_0_1_borderInterpolate_fu_780_p <= y_2_2_reg_2772;
    t_0_2_borderInterpolate_fu_732_borderType <= ap_const_lv5_1;
    t_0_2_borderInterpolate_fu_732_len <= p_src_rows_V_read;
    t_0_2_borderInterpolate_fu_732_p <= y_2_2_1_reg_2779;
    t_1_1_borderInterpolate_fu_796_borderType <= ap_const_lv5_1;
    t_1_1_borderInterpolate_fu_796_len <= p_src_rows_V_read;
    t_1_1_borderInterpolate_fu_796_p <= y_2_2_reg_2772;
    t_1_2_borderInterpolate_fu_748_borderType <= ap_const_lv5_1;
    t_1_2_borderInterpolate_fu_748_len <= p_src_rows_V_read;
    t_1_2_borderInterpolate_fu_748_p <= y_2_2_1_reg_2779;
    t_1_borderInterpolate_fu_788_borderType <= ap_const_lv5_1;
    t_1_borderInterpolate_fu_788_len <= p_src_rows_V_read;
    t_1_borderInterpolate_fu_788_p <= ImagLoc_y_reg_2732;
    t_2_1_borderInterpolate_fu_812_borderType <= ap_const_lv5_1;
    t_2_1_borderInterpolate_fu_812_len <= p_src_rows_V_read;
    t_2_1_borderInterpolate_fu_812_p <= y_2_2_reg_2772;
    t_2_2_borderInterpolate_fu_764_borderType <= ap_const_lv5_1;
    t_2_2_borderInterpolate_fu_764_len <= p_src_rows_V_read;
    t_2_2_borderInterpolate_fu_764_p <= y_2_2_1_reg_2779;
    t_2_borderInterpolate_fu_804_borderType <= ap_const_lv5_1;
    t_2_borderInterpolate_fu_804_len <= p_src_rows_V_read;
    t_2_borderInterpolate_fu_804_p <= ImagLoc_y_reg_2732;
    t_borderInterpolate_fu_772_borderType <= ap_const_lv5_1;
    t_borderInterpolate_fu_772_len <= p_src_rows_V_read;
    t_borderInterpolate_fu_772_p <= ImagLoc_y_reg_2732;
    temp_0_i_i_i_057_i_i_1_0_0_1_fu_1931_p3 <= 
        src_kernel_win_0_val_2_1_18_reg_3150 when (tmp_203_0_0_1_fu_1926_p2(0) = '1') else 
        src_kernel_win_0_val_2_2_fu_150;
    temp_0_i_i_i_057_i_i_1_0_0_2_fu_1944_p3 <= 
        src_kernel_win_0_val_2_1_fu_134 when (tmp_203_0_0_2_fu_1938_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_0_0_1_fu_1931_p3;
    temp_0_i_i_i_057_i_i_1_0_1_1_fu_1971_p3 <= 
        src_kernel_win_0_val_1_1_12_reg_3157 when (tmp_203_0_1_1_fu_1966_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_0_1_fu_1958_p3;
    temp_0_i_i_i_057_i_i_1_0_1_2_fu_1984_p3 <= 
        src_kernel_win_0_val_1_1_fu_138 when (tmp_203_0_1_2_fu_1978_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_0_1_1_fu_1971_p3;
    temp_0_i_i_i_057_i_i_1_0_1_fu_1958_p3 <= 
        src_kernel_win_0_val_1_2_fu_142 when (tmp_203_0_1_fu_1952_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_0_0_2_fu_1944_p3;
    temp_0_i_i_i_057_i_i_1_0_2_1_fu_2011_p3 <= 
        src_kernel_win_0_val_0_1_12_reg_3143 when (tmp_203_0_2_1_fu_2006_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_0_2_fu_1998_p3;
    temp_0_i_i_i_057_i_i_1_0_2_fu_1998_p3 <= 
        src_kernel_win_0_val_0_2_fu_126 when (tmp_203_0_2_fu_1992_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_0_1_2_fu_1984_p3;
    temp_0_i_i_i_057_i_i_1_1_0_1_fu_2056_p3 <= 
        src_kernel_win_1_val_2_1_18_reg_3171 when (tmp_203_1_0_1_fu_2051_p2(0) = '1') else 
        src_kernel_win_1_val_2_2_fu_186;
    temp_0_i_i_i_057_i_i_1_1_0_2_fu_2069_p3 <= 
        src_kernel_win_1_val_2_1_fu_170 when (tmp_203_1_0_2_fu_2063_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_1_0_1_fu_2056_p3;
    temp_0_i_i_i_057_i_i_1_1_1_1_fu_2096_p3 <= 
        src_kernel_win_1_val_1_1_12_reg_3178 when (tmp_203_1_1_1_fu_2091_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_1_1_fu_2083_p3;
    temp_0_i_i_i_057_i_i_1_1_1_2_fu_2109_p3 <= 
        src_kernel_win_1_val_1_1_fu_174 when (tmp_203_1_1_2_fu_2103_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_1_1_1_fu_2096_p3;
    temp_0_i_i_i_057_i_i_1_1_1_fu_2083_p3 <= 
        src_kernel_win_1_val_1_2_fu_178 when (tmp_203_1_1_fu_2077_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_1_0_2_fu_2069_p3;
    temp_0_i_i_i_057_i_i_1_1_2_1_fu_2136_p3 <= 
        src_kernel_win_1_val_0_1_12_reg_3164 when (tmp_203_1_2_1_fu_2131_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_1_2_fu_2123_p3;
    temp_0_i_i_i_057_i_i_1_1_2_fu_2123_p3 <= 
        src_kernel_win_1_val_0_2_fu_162 when (tmp_203_1_2_fu_2117_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_1_1_2_fu_2109_p3;
    temp_0_i_i_i_057_i_i_1_2_0_1_fu_2181_p3 <= 
        src_kernel_win_2_val_2_1_18_reg_3192 when (tmp_203_2_0_1_fu_2176_p2(0) = '1') else 
        src_kernel_win_2_val_2_2_fu_222;
    temp_0_i_i_i_057_i_i_1_2_0_2_fu_2194_p3 <= 
        src_kernel_win_2_val_2_1_fu_206 when (tmp_203_2_0_2_fu_2188_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_2_0_1_fu_2181_p3;
    temp_0_i_i_i_057_i_i_1_2_1_1_fu_2221_p3 <= 
        src_kernel_win_2_val_1_1_12_reg_3199 when (tmp_203_2_1_1_fu_2216_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_2_1_fu_2208_p3;
    temp_0_i_i_i_057_i_i_1_2_1_2_fu_2234_p3 <= 
        src_kernel_win_2_val_1_1_fu_210 when (tmp_203_2_1_2_fu_2228_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_2_1_1_fu_2221_p3;
    temp_0_i_i_i_057_i_i_1_2_1_fu_2208_p3 <= 
        src_kernel_win_2_val_1_2_fu_214 when (tmp_203_2_1_fu_2202_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_2_0_2_fu_2194_p3;
    temp_0_i_i_i_057_i_i_1_2_2_1_fu_2261_p3 <= 
        src_kernel_win_2_val_0_1_12_reg_3185 when (tmp_203_2_2_1_fu_2256_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_2_2_fu_2248_p3;
    temp_0_i_i_i_057_i_i_1_2_2_fu_2248_p3 <= 
        src_kernel_win_2_val_0_2_fu_198 when (tmp_203_2_2_fu_2242_p2(0) = '1') else 
        temp_0_i_i_i_057_i_i_1_2_1_2_fu_2234_p3;
    
    x_1_borderInterpolate_fu_740_ap_return_temp <= signed(x_1_borderInterpolate_fu_740_ap_return);
    tmp_146_1_fu_1179_p0 <= std_logic_vector(resize(x_1_borderInterpolate_fu_740_ap_return_temp,32));

    tmp_146_1_fu_1179_p1 <= std_logic_vector(resize(unsigned(tmp_146_1_fu_1179_p0),64));
    
    x_2_borderInterpolate_fu_756_ap_return_temp <= signed(x_2_borderInterpolate_fu_756_ap_return);
    tmp_146_2_fu_1246_p0 <= std_logic_vector(resize(x_2_borderInterpolate_fu_756_ap_return_temp,32));

    tmp_146_2_fu_1246_p1 <= std_logic_vector(resize(unsigned(tmp_146_2_fu_1246_p0),64));
    tmp_148_2_fu_1009_p2 <= "1" when (signed(ImagLoc_y_fu_981_p2) < signed(ref_reg_2709)) else "0";
    tmp_153_1_fu_1209_p0 <= ImagLoc_x_cast_fu_1092_p1;
    tmp_153_1_fu_1209_p2 <= "1" when (signed(tmp_153_1_fu_1209_p0) < signed(cols_cast2_reg_2669)) else "0";
    tmp_153_2_fu_1276_p0 <= ImagLoc_x_cast_fu_1092_p1;
    tmp_153_2_fu_1276_p2 <= "1" when (signed(tmp_153_2_fu_1276_p0) < signed(cols_cast2_reg_2669)) else "0";
    tmp_156_0_pr1_phi_fu_563_p8 <= ap_reg_phiprechg_tmp_156_0_pr1_reg_558pp0_it1;

    -- tmp_156_0_pr_phi_fu_580_p8 assign process. --
    tmp_156_0_pr_phi_fu_580_p8_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_reg_2844, ap_reg_ppiten_pp0_it1, tmp_36_reg_2852, tmp_156_0_pr1_phi_fu_563_p8, col_assign_9_fu_1383_p2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_reg_2844)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_const_lv1_0 = tmp_156_0_pr1_phi_fu_563_p8)))) then 
            tmp_156_0_pr_phi_fu_580_p8 <= ap_const_lv1_1;
        elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_reg_2844)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv1_0 = tmp_156_0_pr1_phi_fu_563_p8) and not((ap_const_lv2_1 = col_assign_9_fu_1383_p2)) and not((ap_const_lv2_0 = col_assign_9_fu_1383_p2))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_reg_2844)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv1_0 = tmp_156_0_pr1_phi_fu_563_p8) and (ap_const_lv2_1 = col_assign_9_fu_1383_p2)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_reg_2844)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv1_0 = tmp_156_0_pr1_phi_fu_563_p8) and (ap_const_lv2_0 = col_assign_9_fu_1383_p2)))) then 
            tmp_156_0_pr_phi_fu_580_p8 <= tmp_36_reg_2852;
        else 
            tmp_156_0_pr_phi_fu_580_p8 <= ap_const_lv1_1;
        end if; 
    end process;

    tmp_156_1_fu_1228_p2 <= "1" when (signed(ImagLoc_x_fu_1083_p2) < signed(tmp_s_reg_2686)) else "0";
    tmp_156_1_pr1_phi_fu_596_p8 <= ap_reg_phiprechg_tmp_156_1_pr1_reg_591pp0_it1;

    -- tmp_156_1_pr_phi_fu_613_p8 assign process. --
    tmp_156_1_pr_phi_fu_613_p8_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_1_reg_2894, ap_reg_ppiten_pp0_it1, tmp_156_1_reg_2902, tmp_156_1_pr1_phi_fu_596_p8, col_assign_9_1_fu_1445_p2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_1_reg_2894)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_const_lv1_0 = tmp_156_1_pr1_phi_fu_596_p8)))) then 
            tmp_156_1_pr_phi_fu_613_p8 <= ap_const_lv1_1;
        elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_1_reg_2894)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv1_0 = tmp_156_1_pr1_phi_fu_596_p8) and not((ap_const_lv2_1 = col_assign_9_1_fu_1445_p2)) and not((ap_const_lv2_0 = col_assign_9_1_fu_1445_p2))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_1_reg_2894)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv1_0 = tmp_156_1_pr1_phi_fu_596_p8) and (ap_const_lv2_1 = col_assign_9_1_fu_1445_p2)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_1_reg_2894)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv1_0 = tmp_156_1_pr1_phi_fu_596_p8) and (ap_const_lv2_0 = col_assign_9_1_fu_1445_p2)))) then 
            tmp_156_1_pr_phi_fu_613_p8 <= tmp_156_1_reg_2902;
        else 
            tmp_156_1_pr_phi_fu_613_p8 <= ap_const_lv1_1;
        end if; 
    end process;

    tmp_156_2_fu_1295_p2 <= "1" when (signed(ImagLoc_x_fu_1083_p2) < signed(tmp_s_reg_2686)) else "0";
    tmp_156_2_pr1_phi_fu_629_p8 <= ap_reg_phiprechg_tmp_156_2_pr1_reg_624pp0_it1;

    -- tmp_156_2_pr_phi_fu_646_p8 assign process. --
    tmp_156_2_pr_phi_fu_646_p8_assign_proc : process(ap_CS_fsm, tmp_32_reg_2786, brmerge_reg_2832, or_cond4_2_reg_2944, ap_reg_ppiten_pp0_it1, tmp_156_2_reg_2952, tmp_156_2_pr1_phi_fu_629_p8, col_assign_9_2_fu_1507_p2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_2_reg_2944)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_const_lv1_0 = tmp_156_2_pr1_phi_fu_629_p8)))) then 
            tmp_156_2_pr_phi_fu_646_p8 <= ap_const_lv1_1;
        elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_2_reg_2944)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv1_0 = tmp_156_2_pr1_phi_fu_629_p8) and not((ap_const_lv2_1 = col_assign_9_2_fu_1507_p2)) and not((ap_const_lv2_0 = col_assign_9_2_fu_1507_p2))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_2_reg_2944)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv1_0 = tmp_156_2_pr1_phi_fu_629_p8) and (ap_const_lv2_1 = col_assign_9_2_fu_1507_p2)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_32_reg_2786)) and not((ap_const_lv1_0 = brmerge_reg_2832)) and not((ap_const_lv1_0 = or_cond4_2_reg_2944)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv1_0 = tmp_156_2_pr1_phi_fu_629_p8) and (ap_const_lv2_0 = col_assign_9_2_fu_1507_p2)))) then 
            tmp_156_2_pr_phi_fu_646_p8 <= tmp_156_2_reg_2952;
        else 
            tmp_156_2_pr_phi_fu_646_p8 <= ap_const_lv1_1;
        end if; 
    end process;

    tmp_203_0_0_1_fu_1926_p2 <= "1" when (unsigned(src_kernel_win_0_val_2_1_18_reg_3150) < unsigned(src_kernel_win_0_val_2_2_fu_150)) else "0";
    tmp_203_0_0_2_fu_1938_p2 <= "1" when (unsigned(src_kernel_win_0_val_2_1_fu_134) < unsigned(temp_0_i_i_i_057_i_i_1_0_0_1_fu_1931_p3)) else "0";
    tmp_203_0_1_1_fu_1966_p2 <= "1" when (unsigned(src_kernel_win_0_val_1_1_12_reg_3157) < unsigned(temp_0_i_i_i_057_i_i_1_0_1_fu_1958_p3)) else "0";
    tmp_203_0_1_2_fu_1978_p2 <= "1" when (unsigned(src_kernel_win_0_val_1_1_fu_138) < unsigned(temp_0_i_i_i_057_i_i_1_0_1_1_fu_1971_p3)) else "0";
    tmp_203_0_1_fu_1952_p2 <= "1" when (unsigned(src_kernel_win_0_val_1_2_fu_142) < unsigned(temp_0_i_i_i_057_i_i_1_0_0_2_fu_1944_p3)) else "0";
    tmp_203_0_2_1_fu_2006_p2 <= "1" when (unsigned(src_kernel_win_0_val_0_1_12_reg_3143) < unsigned(temp_0_i_i_i_057_i_i_1_0_2_fu_1998_p3)) else "0";
    tmp_203_0_2_2_fu_2018_p2 <= "1" when (unsigned(src_kernel_win_0_val_0_1_fu_122) < unsigned(temp_0_i_i_i_057_i_i_1_0_2_1_fu_2011_p3)) else "0";
    tmp_203_0_2_fu_1992_p2 <= "1" when (unsigned(src_kernel_win_0_val_0_2_fu_126) < unsigned(temp_0_i_i_i_057_i_i_1_0_1_2_fu_1984_p3)) else "0";
    tmp_203_1_0_1_fu_2051_p2 <= "1" when (unsigned(src_kernel_win_1_val_2_1_18_reg_3171) < unsigned(src_kernel_win_1_val_2_2_fu_186)) else "0";
    tmp_203_1_0_2_fu_2063_p2 <= "1" when (unsigned(src_kernel_win_1_val_2_1_fu_170) < unsigned(temp_0_i_i_i_057_i_i_1_1_0_1_fu_2056_p3)) else "0";
    tmp_203_1_1_1_fu_2091_p2 <= "1" when (unsigned(src_kernel_win_1_val_1_1_12_reg_3178) < unsigned(temp_0_i_i_i_057_i_i_1_1_1_fu_2083_p3)) else "0";
    tmp_203_1_1_2_fu_2103_p2 <= "1" when (unsigned(src_kernel_win_1_val_1_1_fu_174) < unsigned(temp_0_i_i_i_057_i_i_1_1_1_1_fu_2096_p3)) else "0";
    tmp_203_1_1_fu_2077_p2 <= "1" when (unsigned(src_kernel_win_1_val_1_2_fu_178) < unsigned(temp_0_i_i_i_057_i_i_1_1_0_2_fu_2069_p3)) else "0";
    tmp_203_1_2_1_fu_2131_p2 <= "1" when (unsigned(src_kernel_win_1_val_0_1_12_reg_3164) < unsigned(temp_0_i_i_i_057_i_i_1_1_2_fu_2123_p3)) else "0";
    tmp_203_1_2_2_fu_2143_p2 <= "1" when (unsigned(src_kernel_win_1_val_0_1_fu_158) < unsigned(temp_0_i_i_i_057_i_i_1_1_2_1_fu_2136_p3)) else "0";
    tmp_203_1_2_fu_2117_p2 <= "1" when (unsigned(src_kernel_win_1_val_0_2_fu_162) < unsigned(temp_0_i_i_i_057_i_i_1_1_1_2_fu_2109_p3)) else "0";
    tmp_203_2_0_1_fu_2176_p2 <= "1" when (unsigned(src_kernel_win_2_val_2_1_18_reg_3192) < unsigned(src_kernel_win_2_val_2_2_fu_222)) else "0";
    tmp_203_2_0_2_fu_2188_p2 <= "1" when (unsigned(src_kernel_win_2_val_2_1_fu_206) < unsigned(temp_0_i_i_i_057_i_i_1_2_0_1_fu_2181_p3)) else "0";
    tmp_203_2_1_1_fu_2216_p2 <= "1" when (unsigned(src_kernel_win_2_val_1_1_12_reg_3199) < unsigned(temp_0_i_i_i_057_i_i_1_2_1_fu_2208_p3)) else "0";
    tmp_203_2_1_2_fu_2228_p2 <= "1" when (unsigned(src_kernel_win_2_val_1_1_fu_210) < unsigned(temp_0_i_i_i_057_i_i_1_2_1_1_fu_2221_p3)) else "0";
    tmp_203_2_1_fu_2202_p2 <= "1" when (unsigned(src_kernel_win_2_val_1_2_fu_214) < unsigned(temp_0_i_i_i_057_i_i_1_2_0_2_fu_2194_p3)) else "0";
    tmp_203_2_2_1_fu_2256_p2 <= "1" when (unsigned(src_kernel_win_2_val_0_1_12_reg_3185) < unsigned(temp_0_i_i_i_057_i_i_1_2_2_fu_2248_p3)) else "0";
    tmp_203_2_2_2_fu_2268_p2 <= "1" when (unsigned(src_kernel_win_2_val_0_1_fu_194) < unsigned(temp_0_i_i_i_057_i_i_1_2_2_1_fu_2261_p3)) else "0";
    tmp_203_2_2_fu_2242_p2 <= "1" when (unsigned(src_kernel_win_2_val_0_2_fu_198) < unsigned(temp_0_i_i_i_057_i_i_1_2_1_2_fu_2234_p3)) else "0";
    tmp_25_fu_964_p2 <= "1" when (unsigned(tmp_31_cast_fu_960_p1) < unsigned(heightloop_reg_2676)) else "0";
    tmp_29_fu_975_p2 <= "1" when (unsigned(p_012_0_i_i_reg_536) > unsigned(ap_const_lv12_4)) else "0";
    tmp_31_cast_fu_960_p1 <= std_logic_vector(resize(unsigned(p_012_0_i_i_reg_536),13));
    tmp_31_fu_987_p2 <= "1" when (signed(ImagLoc_y_fu_981_p2) < signed(ap_const_lv13_1FFF)) else "0";
    tmp_32_fu_1051_p2 <= "1" when (unsigned(tmp_36_cast_fu_1047_p1) < unsigned(widthloop_reg_2681)) else "0";
    
    x_borderInterpolate_fu_724_ap_return_temp <= signed(x_borderInterpolate_fu_724_ap_return);
    tmp_34_fu_1108_p0 <= std_logic_vector(resize(x_borderInterpolate_fu_724_ap_return_temp,32));

    tmp_34_fu_1108_p1 <= std_logic_vector(resize(unsigned(tmp_34_fu_1108_p0),64));
    tmp_35_fu_1142_p0 <= ImagLoc_x_cast_fu_1092_p1;
    tmp_35_fu_1142_p2 <= "1" when (signed(tmp_35_fu_1142_p0) < signed(cols_cast2_reg_2669)) else "0";
    tmp_36_cast_fu_1047_p1 <= std_logic_vector(resize(unsigned(p_025_0_i_i_reg_547),13));
    tmp_36_fu_1161_p2 <= "1" when (signed(ImagLoc_x_fu_1083_p2) < signed(tmp_s_reg_2686)) else "0";
    tmp_57_fu_956_p1 <= ref_fu_950_p2(2 - 1 downto 0);
    tmp_58_fu_993_p4 <= ImagLoc_y_fu_981_p2(12 downto 1);
    tmp_60_fu_1062_p4 <= p_025_0_i_i_reg_547(11 downto 1);
    tmp_61_fu_1096_p1 <= ImagLoc_x_fu_1083_p2(2 - 1 downto 0);
    tmp_62_fu_1104_p1 <= x_borderInterpolate_fu_724_ap_return(2 - 1 downto 0);
    tmp_63_fu_1128_p3 <= ImagLoc_x_fu_1083_p2(12 downto 12);
    tmp_65_fu_1572_p1 <= t_borderInterpolate_fu_772_ap_return(2 - 1 downto 0);
    tmp_66_fu_1610_p1 <= t_0_1_borderInterpolate_fu_780_ap_return(2 - 1 downto 0);
    tmp_67_fu_1119_p1 <= t_0_2_borderInterpolate_fu_732_ap_return(2 - 1 downto 0);
    tmp_69_fu_1175_p1 <= x_1_borderInterpolate_fu_740_ap_return(2 - 1 downto 0);
    tmp_70_fu_1195_p3 <= ImagLoc_x_fu_1083_p2(12 downto 12);
    tmp_72_fu_1684_p1 <= t_1_borderInterpolate_fu_788_ap_return(2 - 1 downto 0);
    tmp_73_fu_1722_p1 <= t_1_1_borderInterpolate_fu_796_ap_return(2 - 1 downto 0);
    tmp_74_fu_1186_p1 <= t_1_2_borderInterpolate_fu_748_ap_return(2 - 1 downto 0);
    tmp_76_fu_1242_p1 <= x_2_borderInterpolate_fu_756_ap_return(2 - 1 downto 0);
    tmp_77_fu_1262_p3 <= ImagLoc_x_fu_1083_p2(12 downto 12);
    tmp_79_fu_1796_p1 <= t_2_borderInterpolate_fu_804_ap_return(2 - 1 downto 0);
    tmp_80_fu_1834_p1 <= t_2_1_borderInterpolate_fu_812_ap_return(2 - 1 downto 0);
    tmp_81_fu_1253_p1 <= t_2_2_borderInterpolate_fu_764_ap_return(2 - 1 downto 0);
    tmp_fu_940_p1 <= p_src_cols_V_read(2 - 1 downto 0);
    tmp_s_fu_934_p2 <= std_logic_vector(unsigned(cols_cast_fu_918_p1) + unsigned(ap_const_lv13_1FFD));
    widthloop_fu_928_p2 <= std_logic_vector(unsigned(cols_cast_fu_918_p1) + unsigned(ap_const_lv13_2));
    x_1_borderInterpolate_fu_740_borderType <= ap_const_lv5_1;
    x_1_borderInterpolate_fu_740_len <= p_src_cols_V_read;
    x_1_borderInterpolate_fu_740_p <= ImagLoc_x_fu_1083_p2;
    x_2_borderInterpolate_fu_756_borderType <= ap_const_lv5_1;
    x_2_borderInterpolate_fu_756_len <= p_src_cols_V_read;
    x_2_borderInterpolate_fu_756_p <= ImagLoc_x_fu_1083_p2;
    x_borderInterpolate_fu_724_borderType <= ap_const_lv5_1;
    x_borderInterpolate_fu_724_len <= p_src_cols_V_read;
    x_borderInterpolate_fu_724_p <= ImagLoc_x_fu_1083_p2;
    y_2_2_1_fu_1041_p2 <= std_logic_vector(unsigned(tmp_31_cast_fu_960_p1) + unsigned(ap_const_lv13_1FFA));
    y_2_2_fu_1035_p2 <= std_logic_vector(unsigned(tmp_31_cast_fu_960_p1) + unsigned(ap_const_lv13_1FFB));
end behav;
