```verilog
module edge_detect (
    input clk,
    input rst_n,
    input a,
    output reg rise,
    output reg down
);

    reg a_prev;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            a_prev <= 1'b0;
            rise <= 1'b0;
            down <= 1'b0;
        end else begin
            rise <= (a_prev == 1'b0 && a == 1'b1);
            down <= (a_prev == 1'b1 && a == 1'b0);
            a_prev <= a;
        end
    end

endmodule
```