INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:54:59 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.445ns period=6.890ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.445ns period=6.890ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.890ns  (clk rise@6.890ns - clk rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 2.072ns (32.557%)  route 4.292ns (67.443%))
  Logic Levels:           19  (CARRY4=8 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.373 - 6.890 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2018, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X42Y130        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y130        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=27, routed)          0.443     1.205    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X43Y129        LUT5 (Prop_lut5_I0_O)        0.043     1.248 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.248    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X43Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.499 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.499    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.652 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/O[1]
                         net (fo=9, routed)           0.392     2.044    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_6
    SLICE_X42Y133        LUT3 (Prop_lut3_I1_O)        0.119     2.163 f  lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]_i_7/O
                         net (fo=34, routed)          0.407     2.570    lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]_i_7_n_0
    SLICE_X41Y131        LUT6 (Prop_lut6_I0_O)        0.043     2.613 f  lsq1/handshake_lsq_lsq1_core/dataReg[28]_i_2/O
                         net (fo=2, routed)           0.564     3.177    lsq1/handshake_lsq_lsq1_core/dataReg[28]_i_2_n_0
    SLICE_X41Y135        LUT6 (Prop_lut6_I2_O)        0.043     3.220 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_16/O
                         net (fo=16, routed)          0.360     3.580    lsq1/handshake_lsq_lsq1_core/dataReg_reg[28]
    SLICE_X40Y132        LUT4 (Prop_lut4_I2_O)        0.043     3.623 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_5/O
                         net (fo=7, routed)           0.326     3.949    lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_5_n_0
    SLICE_X40Y134        LUT5 (Prop_lut5_I2_O)        0.043     3.992 f  lsq1/handshake_lsq_lsq1_core/level5_c1[8]_i_5/O
                         net (fo=5, routed)           0.297     4.289    load1/data_tehb/control/level5_c1_reg[8]
    SLICE_X41Y134        LUT6 (Prop_lut6_I5_O)        0.043     4.332 r  load1/data_tehb/control/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.251     4.583    addf0/operator/DI[3]
    SLICE_X42Y134        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     4.770 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.770    addf0/operator/ltOp_carry_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.820 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.820    addf0/operator/ltOp_carry__0_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.870 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.870    addf0/operator/ltOp_carry__1_n_0
    SLICE_X42Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.920 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.920    addf0/operator/ltOp_carry__2_n_0
    SLICE_X42Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.042 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=87, routed)          0.279     5.321    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X42Y139        LUT2 (Prop_lut2_I0_O)        0.131     5.452 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.452    addf0/operator/p_1_in[0]
    SLICE_X42Y139        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.235     5.687 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.406     6.093    addf0/operator/RightShifterComponent/O[1]
    SLICE_X43Y140        LUT4 (Prop_lut4_I0_O)        0.126     6.219 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.095     6.314    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X43Y140        LUT5 (Prop_lut5_I0_O)        0.043     6.357 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.107     6.464    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X43Y140        LUT3 (Prop_lut3_I1_O)        0.043     6.507 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.366     6.872    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X45Y140        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.890     6.890 r  
                                                      0.000     6.890 r  clk (IN)
                         net (fo=2018, unset)         0.483     7.373    addf0/operator/RightShifterComponent/clk
    SLICE_X45Y140        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     7.373    
                         clock uncertainty           -0.035     7.337    
    SLICE_X45Y140        FDRE (Setup_fdre_C_R)       -0.295     7.042    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                          -6.872    
  -------------------------------------------------------------------
                         slack                                  0.170    




