DECL|ALT_AVALON_I2C_CTRL_BUS_SPEED_MSK|macro|ALT_AVALON_I2C_CTRL_BUS_SPEED_MSK
DECL|ALT_AVALON_I2C_CTRL_BUS_SPEED_OFST|macro|ALT_AVALON_I2C_CTRL_BUS_SPEED_OFST
DECL|ALT_AVALON_I2C_CTRL_EN_MSK|macro|ALT_AVALON_I2C_CTRL_EN_MSK
DECL|ALT_AVALON_I2C_CTRL_EN_OFST|macro|ALT_AVALON_I2C_CTRL_EN_OFST
DECL|ALT_AVALON_I2C_CTRL_REG|macro|ALT_AVALON_I2C_CTRL_REG
DECL|ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_MSK|macro|ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_MSK
DECL|ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_OFST|macro|ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_OFST
DECL|ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_MSK|macro|ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_MSK
DECL|ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_OFST|macro|ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_OFST
DECL|ALT_AVALON_I2C_ISER_ARBLOST_DET_EN_MSK|macro|ALT_AVALON_I2C_ISER_ARBLOST_DET_EN_MSK
DECL|ALT_AVALON_I2C_ISER_ARBLOST_DET_EN_OFST|macro|ALT_AVALON_I2C_ISER_ARBLOST_DET_EN_OFST
DECL|ALT_AVALON_I2C_ISER_NACK_DET_EN_MSK|macro|ALT_AVALON_I2C_ISER_NACK_DET_EN_MSK
DECL|ALT_AVALON_I2C_ISER_NACK_DET_EN_OFST|macro|ALT_AVALON_I2C_ISER_NACK_DET_EN_OFST
DECL|ALT_AVALON_I2C_ISER_REG|macro|ALT_AVALON_I2C_ISER_REG
DECL|ALT_AVALON_I2C_ISER_RX_OVER_EN_MSK|macro|ALT_AVALON_I2C_ISER_RX_OVER_EN_MSK
DECL|ALT_AVALON_I2C_ISER_RX_OVER_EN_OFST|macro|ALT_AVALON_I2C_ISER_RX_OVER_EN_OFST
DECL|ALT_AVALON_I2C_ISER_RX_READY_EN_MSK|macro|ALT_AVALON_I2C_ISER_RX_READY_EN_MSK
DECL|ALT_AVALON_I2C_ISER_RX_READY_EN_OFST|macro|ALT_AVALON_I2C_ISER_RX_READY_EN_OFST
DECL|ALT_AVALON_I2C_ISER_TX_READY_EN_MSK|macro|ALT_AVALON_I2C_ISER_TX_READY_EN_MSK
DECL|ALT_AVALON_I2C_ISER_TX_READY_EN_OFST|macro|ALT_AVALON_I2C_ISER_TX_READY_EN_OFST
DECL|ALT_AVALON_I2C_ISR_ALLINTS_MSK|macro|ALT_AVALON_I2C_ISR_ALLINTS_MSK
DECL|ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK|macro|ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK
DECL|ALT_AVALON_I2C_ISR_ARBLOST_DET_MSK|macro|ALT_AVALON_I2C_ISR_ARBLOST_DET_MSK
DECL|ALT_AVALON_I2C_ISR_ARBLOST_DET_OFST|macro|ALT_AVALON_I2C_ISR_ARBLOST_DET_OFST
DECL|ALT_AVALON_I2C_ISR_NACK_DET_MSK|macro|ALT_AVALON_I2C_ISR_NACK_DET_MSK
DECL|ALT_AVALON_I2C_ISR_NACK_DET_OFST|macro|ALT_AVALON_I2C_ISR_NACK_DET_OFST
DECL|ALT_AVALON_I2C_ISR_REG|macro|ALT_AVALON_I2C_ISR_REG
DECL|ALT_AVALON_I2C_ISR_RX_OVER_MSK|macro|ALT_AVALON_I2C_ISR_RX_OVER_MSK
DECL|ALT_AVALON_I2C_ISR_RX_OVER_OFST|macro|ALT_AVALON_I2C_ISR_RX_OVER_OFST
DECL|ALT_AVALON_I2C_ISR_RX_READY_MSK|macro|ALT_AVALON_I2C_ISR_RX_READY_MSK
DECL|ALT_AVALON_I2C_ISR_RX_READY_OFST|macro|ALT_AVALON_I2C_ISR_RX_READY_OFST
DECL|ALT_AVALON_I2C_ISR_TX_READY_MSK|macro|ALT_AVALON_I2C_ISR_TX_READY_MSK
DECL|ALT_AVALON_I2C_ISR_TX_READY_OFST|macro|ALT_AVALON_I2C_ISR_TX_READY_OFST
DECL|ALT_AVALON_I2C_RX_DATA_FIFO_LVL_FIFO_DEPTH_MSK|macro|ALT_AVALON_I2C_RX_DATA_FIFO_LVL_FIFO_DEPTH_MSK
DECL|ALT_AVALON_I2C_RX_DATA_FIFO_LVL_FIFO_DEPTH_OFST|macro|ALT_AVALON_I2C_RX_DATA_FIFO_LVL_FIFO_DEPTH_OFST
DECL|ALT_AVALON_I2C_RX_DATA_FIFO_LVL_REG|macro|ALT_AVALON_I2C_RX_DATA_FIFO_LVL_REG
DECL|ALT_AVALON_I2C_RX_DATA_REG|macro|ALT_AVALON_I2C_RX_DATA_REG
DECL|ALT_AVALON_I2C_RX_DATA_RXDATA_MSK|macro|ALT_AVALON_I2C_RX_DATA_RXDATA_MSK
DECL|ALT_AVALON_I2C_RX_DATA_RXDATA_OFST|macro|ALT_AVALON_I2C_RX_DATA_RXDATA_OFST
DECL|ALT_AVALON_I2C_SCL_HIGH_COUNT_PERIOD_MSK|macro|ALT_AVALON_I2C_SCL_HIGH_COUNT_PERIOD_MSK
DECL|ALT_AVALON_I2C_SCL_HIGH_COUNT_PERIOD_OFST|macro|ALT_AVALON_I2C_SCL_HIGH_COUNT_PERIOD_OFST
DECL|ALT_AVALON_I2C_SCL_HIGH_REG|macro|ALT_AVALON_I2C_SCL_HIGH_REG
DECL|ALT_AVALON_I2C_SCL_LOW_COUNT_PERIOD_MSK|macro|ALT_AVALON_I2C_SCL_LOW_COUNT_PERIOD_MSK
DECL|ALT_AVALON_I2C_SCL_LOW_COUNT_PERIOD_OFST|macro|ALT_AVALON_I2C_SCL_LOW_COUNT_PERIOD_OFST
DECL|ALT_AVALON_I2C_SCL_LOW_REG|macro|ALT_AVALON_I2C_SCL_LOW_REG
DECL|ALT_AVALON_I2C_SDA_HOLD_COUNT_PERIOD_MSK|macro|ALT_AVALON_I2C_SDA_HOLD_COUNT_PERIOD_MSK
DECL|ALT_AVALON_I2C_SDA_HOLD_COUNT_PERIOD_OFST|macro|ALT_AVALON_I2C_SDA_HOLD_COUNT_PERIOD_OFST
DECL|ALT_AVALON_I2C_SDA_HOLD_REG|macro|ALT_AVALON_I2C_SDA_HOLD_REG
DECL|ALT_AVALON_I2C_STATUS_CORE_STATUS_MSK|macro|ALT_AVALON_I2C_STATUS_CORE_STATUS_MSK
DECL|ALT_AVALON_I2C_STATUS_CORE_STATUS_OFST|macro|ALT_AVALON_I2C_STATUS_CORE_STATUS_OFST
DECL|ALT_AVALON_I2C_STATUS_REG|macro|ALT_AVALON_I2C_STATUS_REG
DECL|ALT_AVALON_I2C_TFR_CMD_AD_MSK|macro|ALT_AVALON_I2C_TFR_CMD_AD_MSK
DECL|ALT_AVALON_I2C_TFR_CMD_AD_OFST|macro|ALT_AVALON_I2C_TFR_CMD_AD_OFST
DECL|ALT_AVALON_I2C_TFR_CMD_ALL_BITS_MSK|macro|ALT_AVALON_I2C_TFR_CMD_ALL_BITS_MSK
DECL|ALT_AVALON_I2C_TFR_CMD_FIFO_LVL_FIFO_DEPTH_MSK|macro|ALT_AVALON_I2C_TFR_CMD_FIFO_LVL_FIFO_DEPTH_MSK
DECL|ALT_AVALON_I2C_TFR_CMD_FIFO_LVL_FIFO_DEPTH_OFST|macro|ALT_AVALON_I2C_TFR_CMD_FIFO_LVL_FIFO_DEPTH_OFST
DECL|ALT_AVALON_I2C_TFR_CMD_FIFO_LVL_REG|macro|ALT_AVALON_I2C_TFR_CMD_FIFO_LVL_REG
DECL|ALT_AVALON_I2C_TFR_CMD_REG|macro|ALT_AVALON_I2C_TFR_CMD_REG
DECL|ALT_AVALON_I2C_TFR_CMD_RW_D_MSK|macro|ALT_AVALON_I2C_TFR_CMD_RW_D_MSK
DECL|ALT_AVALON_I2C_TFR_CMD_RW_D_OFST|macro|ALT_AVALON_I2C_TFR_CMD_RW_D_OFST
DECL|ALT_AVALON_I2C_TFR_CMD_STA_MSK|macro|ALT_AVALON_I2C_TFR_CMD_STA_MSK
DECL|ALT_AVALON_I2C_TFR_CMD_STA_OFST|macro|ALT_AVALON_I2C_TFR_CMD_STA_OFST
DECL|ALT_AVALON_I2C_TFR_CMD_STO_MSK|macro|ALT_AVALON_I2C_TFR_CMD_STO_MSK
DECL|ALT_AVALON_I2C_TFR_CMD_STO_OFST|macro|ALT_AVALON_I2C_TFR_CMD_STO_OFST
DECL|IOADDR_ALT_AVALON_I2C_CTRL|macro|IOADDR_ALT_AVALON_I2C_CTRL
DECL|IOADDR_ALT_AVALON_I2C_ISER|macro|IOADDR_ALT_AVALON_I2C_ISER
DECL|IOADDR_ALT_AVALON_I2C_ISR|macro|IOADDR_ALT_AVALON_I2C_ISR
DECL|IOADDR_ALT_AVALON_I2C_RX_DATA_FIFO_LVL|macro|IOADDR_ALT_AVALON_I2C_RX_DATA_FIFO_LVL
DECL|IOADDR_ALT_AVALON_I2C_RX_DATA|macro|IOADDR_ALT_AVALON_I2C_RX_DATA
DECL|IOADDR_ALT_AVALON_I2C_SCL_HIGH|macro|IOADDR_ALT_AVALON_I2C_SCL_HIGH
DECL|IOADDR_ALT_AVALON_I2C_SCL_LOW|macro|IOADDR_ALT_AVALON_I2C_SCL_LOW
DECL|IOADDR_ALT_AVALON_I2C_SDA_HOLD|macro|IOADDR_ALT_AVALON_I2C_SDA_HOLD
DECL|IOADDR_ALT_AVALON_I2C_STATUS|macro|IOADDR_ALT_AVALON_I2C_STATUS
DECL|IOADDR_ALT_AVALON_I2C_TFR_CMD_FIFO_LVL|macro|IOADDR_ALT_AVALON_I2C_TFR_CMD_FIFO_LVL
DECL|IOADDR_ALT_AVALON_I2C_TFR_CMD|macro|IOADDR_ALT_AVALON_I2C_TFR_CMD
DECL|IORD_ALT_AVALON_I2C_CTRL|macro|IORD_ALT_AVALON_I2C_CTRL
DECL|IORD_ALT_AVALON_I2C_ISER|macro|IORD_ALT_AVALON_I2C_ISER
DECL|IORD_ALT_AVALON_I2C_ISR|macro|IORD_ALT_AVALON_I2C_ISR
DECL|IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL|macro|IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL
DECL|IORD_ALT_AVALON_I2C_RX_DATA|macro|IORD_ALT_AVALON_I2C_RX_DATA
DECL|IORD_ALT_AVALON_I2C_SCL_HIGH|macro|IORD_ALT_AVALON_I2C_SCL_HIGH
DECL|IORD_ALT_AVALON_I2C_SCL_LOW|macro|IORD_ALT_AVALON_I2C_SCL_LOW
DECL|IORD_ALT_AVALON_I2C_SDA_HOLD|macro|IORD_ALT_AVALON_I2C_SDA_HOLD
DECL|IORD_ALT_AVALON_I2C_STATUS|macro|IORD_ALT_AVALON_I2C_STATUS
DECL|IORD_ALT_AVALON_I2C_TFR_CMD_FIFO_LVL|macro|IORD_ALT_AVALON_I2C_TFR_CMD_FIFO_LVL
DECL|IORD_ALT_AVALON_I2C_TFR_CMD|macro|IORD_ALT_AVALON_I2C_TFR_CMD
DECL|IORMW_ALT_AVALON_I2C_CTRL|macro|IORMW_ALT_AVALON_I2C_CTRL
DECL|IORMW_ALT_AVALON_I2C_ISER|macro|IORMW_ALT_AVALON_I2C_ISER
DECL|IORMW_ALT_AVALON_I2C_ISR|macro|IORMW_ALT_AVALON_I2C_ISR
DECL|IORMW|macro|IORMW
DECL|IOWR_ALT_AVALON_I2C_CTRL|macro|IOWR_ALT_AVALON_I2C_CTRL
DECL|IOWR_ALT_AVALON_I2C_ISER|macro|IOWR_ALT_AVALON_I2C_ISER
DECL|IOWR_ALT_AVALON_I2C_ISR|macro|IOWR_ALT_AVALON_I2C_ISR
DECL|IOWR_ALT_AVALON_I2C_RX_DATA_FIFO_LVL|macro|IOWR_ALT_AVALON_I2C_RX_DATA_FIFO_LVL
DECL|IOWR_ALT_AVALON_I2C_RX_DATA|macro|IOWR_ALT_AVALON_I2C_RX_DATA
DECL|IOWR_ALT_AVALON_I2C_SCL_HIGH|macro|IOWR_ALT_AVALON_I2C_SCL_HIGH
DECL|IOWR_ALT_AVALON_I2C_SCL_LOW|macro|IOWR_ALT_AVALON_I2C_SCL_LOW
DECL|IOWR_ALT_AVALON_I2C_SDA_HOLD|macro|IOWR_ALT_AVALON_I2C_SDA_HOLD
DECL|IOWR_ALT_AVALON_I2C_STATUS|macro|IOWR_ALT_AVALON_I2C_STATUS
DECL|IOWR_ALT_AVALON_I2C_TFR_CMD_FIFO_LVL|macro|IOWR_ALT_AVALON_I2C_TFR_CMD_FIFO_LVL
DECL|IOWR_ALT_AVALON_I2C_TFR_CMD|macro|IOWR_ALT_AVALON_I2C_TFR_CMD
DECL|__ALT_AVALON_I2C_REGS_H__|macro|__ALT_AVALON_I2C_REGS_H__
