// Seed: 2930658802
module module_0 (
    input wand id_0,
    input supply0 id_1,
    output uwire id_2
);
endmodule
module module_1 #(
    parameter id_8 = 32'd94
) (
    output logic id_0,
    input  tri   id_1,
    input  uwire id_2,
    output uwire id_3
);
  always begin : LABEL_0
    id_0 <= -1'b0;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3
  );
  logic [7:0] id_5;
  assign id_3 = -1;
  parameter id_6 = 1 % -1'b0;
  logic id_7;
  assign id_5[-1] = id_6;
  task _id_8;
    begin : LABEL_1
      $signed(18);
      ;
    end
  endtask
  logic id_9[(  1  ) : id_8];
  ;
  wire  id_10;
  logic id_11;
  ;
  initial begin : LABEL_2
    id_7[-1] <= 1 - id_10 & -1;
    {-1, -1'b0} <= #1 -1;
    $clog2(70);
    ;
    `define pp_12 0
  end
endmodule
