
ADC.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000017f4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000016  00802000  000017f4  00001888  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001c  00802016  00802016  0000189e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000189e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  000018fc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000218  00000000  00000000  00001940  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000098bb  00000000  00000000  00001b58  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000042cc  00000000  00000000  0000b413  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00003bd5  00000000  00000000  0000f6df  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000780  00000000  00000000  000132b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0002fa33  00000000  00000000  00013a34  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000026a1  00000000  00000000  00043467  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000250  00000000  00000000  00045b08  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000a647  00000000  00000000  00045d58  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	fd c0       	rjmp	.+506    	; 0x1fc <__ctors_end>
       2:	00 00       	nop
       4:	1b c1       	rjmp	.+566    	; 0x23c <__bad_interrupt>
       6:	00 00       	nop
       8:	19 c1       	rjmp	.+562    	; 0x23c <__bad_interrupt>
       a:	00 00       	nop
       c:	17 c1       	rjmp	.+558    	; 0x23c <__bad_interrupt>
       e:	00 00       	nop
      10:	15 c1       	rjmp	.+554    	; 0x23c <__bad_interrupt>
      12:	00 00       	nop
      14:	13 c1       	rjmp	.+550    	; 0x23c <__bad_interrupt>
      16:	00 00       	nop
      18:	11 c1       	rjmp	.+546    	; 0x23c <__bad_interrupt>
      1a:	00 00       	nop
      1c:	0f c1       	rjmp	.+542    	; 0x23c <__bad_interrupt>
      1e:	00 00       	nop
      20:	0d c1       	rjmp	.+538    	; 0x23c <__bad_interrupt>
      22:	00 00       	nop
      24:	0b c1       	rjmp	.+534    	; 0x23c <__bad_interrupt>
      26:	00 00       	nop
      28:	09 c1       	rjmp	.+530    	; 0x23c <__bad_interrupt>
      2a:	00 00       	nop
      2c:	07 c1       	rjmp	.+526    	; 0x23c <__bad_interrupt>
      2e:	00 00       	nop
      30:	05 c1       	rjmp	.+522    	; 0x23c <__bad_interrupt>
      32:	00 00       	nop
      34:	03 c1       	rjmp	.+518    	; 0x23c <__bad_interrupt>
      36:	00 00       	nop
      38:	01 c1       	rjmp	.+514    	; 0x23c <__bad_interrupt>
      3a:	00 00       	nop
      3c:	ff c0       	rjmp	.+510    	; 0x23c <__bad_interrupt>
      3e:	00 00       	nop
      40:	fd c0       	rjmp	.+506    	; 0x23c <__bad_interrupt>
      42:	00 00       	nop
      44:	fb c0       	rjmp	.+502    	; 0x23c <__bad_interrupt>
      46:	00 00       	nop
      48:	f9 c0       	rjmp	.+498    	; 0x23c <__bad_interrupt>
      4a:	00 00       	nop
      4c:	f7 c0       	rjmp	.+494    	; 0x23c <__bad_interrupt>
      4e:	00 00       	nop
      50:	f5 c0       	rjmp	.+490    	; 0x23c <__bad_interrupt>
      52:	00 00       	nop
      54:	f3 c0       	rjmp	.+486    	; 0x23c <__bad_interrupt>
      56:	00 00       	nop
      58:	f1 c0       	rjmp	.+482    	; 0x23c <__bad_interrupt>
      5a:	00 00       	nop
      5c:	ef c0       	rjmp	.+478    	; 0x23c <__bad_interrupt>
      5e:	00 00       	nop
      60:	ed c0       	rjmp	.+474    	; 0x23c <__bad_interrupt>
      62:	00 00       	nop
      64:	eb c0       	rjmp	.+470    	; 0x23c <__bad_interrupt>
      66:	00 00       	nop
      68:	e9 c0       	rjmp	.+466    	; 0x23c <__bad_interrupt>
      6a:	00 00       	nop
      6c:	e7 c0       	rjmp	.+462    	; 0x23c <__bad_interrupt>
      6e:	00 00       	nop
      70:	e5 c0       	rjmp	.+458    	; 0x23c <__bad_interrupt>
      72:	00 00       	nop
      74:	e3 c0       	rjmp	.+454    	; 0x23c <__bad_interrupt>
      76:	00 00       	nop
      78:	e1 c0       	rjmp	.+450    	; 0x23c <__bad_interrupt>
      7a:	00 00       	nop
      7c:	df c0       	rjmp	.+446    	; 0x23c <__bad_interrupt>
      7e:	00 00       	nop
      80:	dd c0       	rjmp	.+442    	; 0x23c <__bad_interrupt>
      82:	00 00       	nop
      84:	db c0       	rjmp	.+438    	; 0x23c <__bad_interrupt>
      86:	00 00       	nop
      88:	d9 c0       	rjmp	.+434    	; 0x23c <__bad_interrupt>
      8a:	00 00       	nop
      8c:	d7 c0       	rjmp	.+430    	; 0x23c <__bad_interrupt>
      8e:	00 00       	nop
      90:	d5 c0       	rjmp	.+426    	; 0x23c <__bad_interrupt>
      92:	00 00       	nop
      94:	d3 c0       	rjmp	.+422    	; 0x23c <__bad_interrupt>
      96:	00 00       	nop
      98:	d1 c0       	rjmp	.+418    	; 0x23c <__bad_interrupt>
      9a:	00 00       	nop
      9c:	47 c4       	rjmp	.+2190   	; 0x92c <__vector_39>
      9e:	00 00       	nop
      a0:	77 c4       	rjmp	.+2286   	; 0x990 <__vector_40>
      a2:	00 00       	nop
      a4:	a7 c4       	rjmp	.+2382   	; 0x9f4 <__vector_41>
      a6:	00 00       	nop
      a8:	d7 c4       	rjmp	.+2478   	; 0xa58 <__vector_42>
      aa:	00 00       	nop
      ac:	c7 c0       	rjmp	.+398    	; 0x23c <__bad_interrupt>
      ae:	00 00       	nop
      b0:	c5 c0       	rjmp	.+394    	; 0x23c <__bad_interrupt>
      b2:	00 00       	nop
      b4:	c3 c0       	rjmp	.+390    	; 0x23c <__bad_interrupt>
      b6:	00 00       	nop
      b8:	c1 c0       	rjmp	.+386    	; 0x23c <__bad_interrupt>
      ba:	00 00       	nop
      bc:	bf c0       	rjmp	.+382    	; 0x23c <__bad_interrupt>
      be:	00 00       	nop
      c0:	bd c0       	rjmp	.+378    	; 0x23c <__bad_interrupt>
      c2:	00 00       	nop
      c4:	bb c0       	rjmp	.+374    	; 0x23c <__bad_interrupt>
      c6:	00 00       	nop
      c8:	b9 c0       	rjmp	.+370    	; 0x23c <__bad_interrupt>
      ca:	00 00       	nop
      cc:	b7 c0       	rjmp	.+366    	; 0x23c <__bad_interrupt>
      ce:	00 00       	nop
      d0:	b5 c0       	rjmp	.+362    	; 0x23c <__bad_interrupt>
      d2:	00 00       	nop
      d4:	b3 c0       	rjmp	.+358    	; 0x23c <__bad_interrupt>
      d6:	00 00       	nop
      d8:	b1 c0       	rjmp	.+354    	; 0x23c <__bad_interrupt>
      da:	00 00       	nop
      dc:	af c0       	rjmp	.+350    	; 0x23c <__bad_interrupt>
      de:	00 00       	nop
      e0:	ad c0       	rjmp	.+346    	; 0x23c <__bad_interrupt>
      e2:	00 00       	nop
      e4:	ab c0       	rjmp	.+342    	; 0x23c <__bad_interrupt>
      e6:	00 00       	nop
      e8:	a9 c0       	rjmp	.+338    	; 0x23c <__bad_interrupt>
      ea:	00 00       	nop
      ec:	a7 c0       	rjmp	.+334    	; 0x23c <__bad_interrupt>
      ee:	00 00       	nop
      f0:	a5 c0       	rjmp	.+330    	; 0x23c <__bad_interrupt>
      f2:	00 00       	nop
      f4:	a3 c0       	rjmp	.+326    	; 0x23c <__bad_interrupt>
      f6:	00 00       	nop
      f8:	a1 c0       	rjmp	.+322    	; 0x23c <__bad_interrupt>
      fa:	00 00       	nop
      fc:	9f c0       	rjmp	.+318    	; 0x23c <__bad_interrupt>
      fe:	00 00       	nop
     100:	9d c0       	rjmp	.+314    	; 0x23c <__bad_interrupt>
     102:	00 00       	nop
     104:	9b c0       	rjmp	.+310    	; 0x23c <__bad_interrupt>
     106:	00 00       	nop
     108:	99 c0       	rjmp	.+306    	; 0x23c <__bad_interrupt>
     10a:	00 00       	nop
     10c:	97 c0       	rjmp	.+302    	; 0x23c <__bad_interrupt>
     10e:	00 00       	nop
     110:	95 c0       	rjmp	.+298    	; 0x23c <__bad_interrupt>
     112:	00 00       	nop
     114:	93 c0       	rjmp	.+294    	; 0x23c <__bad_interrupt>
     116:	00 00       	nop
     118:	91 c0       	rjmp	.+290    	; 0x23c <__bad_interrupt>
     11a:	00 00       	nop
     11c:	3f c3       	rjmp	.+1662   	; 0x79c <__vector_71>
     11e:	00 00       	nop
     120:	6f c3       	rjmp	.+1758   	; 0x800 <__vector_72>
     122:	00 00       	nop
     124:	9f c3       	rjmp	.+1854   	; 0x864 <__vector_73>
     126:	00 00       	nop
     128:	cf c3       	rjmp	.+1950   	; 0x8c8 <__vector_74>
     12a:	00 00       	nop
     12c:	87 c0       	rjmp	.+270    	; 0x23c <__bad_interrupt>
     12e:	00 00       	nop
     130:	85 c0       	rjmp	.+266    	; 0x23c <__bad_interrupt>
     132:	00 00       	nop
     134:	83 c0       	rjmp	.+262    	; 0x23c <__bad_interrupt>
     136:	00 00       	nop
     138:	81 c0       	rjmp	.+258    	; 0x23c <__bad_interrupt>
     13a:	00 00       	nop
     13c:	7f c0       	rjmp	.+254    	; 0x23c <__bad_interrupt>
     13e:	00 00       	nop
     140:	7d c0       	rjmp	.+250    	; 0x23c <__bad_interrupt>
     142:	00 00       	nop
     144:	7b c0       	rjmp	.+246    	; 0x23c <__bad_interrupt>
     146:	00 00       	nop
     148:	79 c0       	rjmp	.+242    	; 0x23c <__bad_interrupt>
     14a:	00 00       	nop
     14c:	77 c0       	rjmp	.+238    	; 0x23c <__bad_interrupt>
     14e:	00 00       	nop
     150:	75 c0       	rjmp	.+234    	; 0x23c <__bad_interrupt>
     152:	00 00       	nop
     154:	73 c0       	rjmp	.+230    	; 0x23c <__bad_interrupt>
     156:	00 00       	nop
     158:	71 c0       	rjmp	.+226    	; 0x23c <__bad_interrupt>
     15a:	00 00       	nop
     15c:	6f c0       	rjmp	.+222    	; 0x23c <__bad_interrupt>
     15e:	00 00       	nop
     160:	6d c0       	rjmp	.+218    	; 0x23c <__bad_interrupt>
     162:	00 00       	nop
     164:	6b c0       	rjmp	.+214    	; 0x23c <__bad_interrupt>
     166:	00 00       	nop
     168:	69 c0       	rjmp	.+210    	; 0x23c <__bad_interrupt>
     16a:	00 00       	nop
     16c:	67 c0       	rjmp	.+206    	; 0x23c <__bad_interrupt>
     16e:	00 00       	nop
     170:	65 c0       	rjmp	.+202    	; 0x23c <__bad_interrupt>
     172:	00 00       	nop
     174:	63 c0       	rjmp	.+198    	; 0x23c <__bad_interrupt>
     176:	00 00       	nop
     178:	61 c0       	rjmp	.+194    	; 0x23c <__bad_interrupt>
     17a:	00 00       	nop
     17c:	5f c0       	rjmp	.+190    	; 0x23c <__bad_interrupt>
     17e:	00 00       	nop
     180:	5d c0       	rjmp	.+186    	; 0x23c <__bad_interrupt>
     182:	00 00       	nop
     184:	5b c0       	rjmp	.+182    	; 0x23c <__bad_interrupt>
     186:	00 00       	nop
     188:	59 c0       	rjmp	.+178    	; 0x23c <__bad_interrupt>
     18a:	00 00       	nop
     18c:	57 c0       	rjmp	.+174    	; 0x23c <__bad_interrupt>
     18e:	00 00       	nop
     190:	55 c0       	rjmp	.+170    	; 0x23c <__bad_interrupt>
     192:	00 00       	nop
     194:	53 c0       	rjmp	.+166    	; 0x23c <__bad_interrupt>
     196:	00 00       	nop
     198:	51 c0       	rjmp	.+162    	; 0x23c <__bad_interrupt>
     19a:	00 00       	nop
     19c:	4f c0       	rjmp	.+158    	; 0x23c <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	4d c0       	rjmp	.+154    	; 0x23c <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	4b c0       	rjmp	.+150    	; 0x23c <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	49 c0       	rjmp	.+146    	; 0x23c <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	47 c0       	rjmp	.+142    	; 0x23c <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	45 c0       	rjmp	.+138    	; 0x23c <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	43 c0       	rjmp	.+134    	; 0x23c <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	41 c0       	rjmp	.+130    	; 0x23c <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	3f c0       	rjmp	.+126    	; 0x23c <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	3d c0       	rjmp	.+122    	; 0x23c <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	3b c0       	rjmp	.+118    	; 0x23c <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	39 c0       	rjmp	.+114    	; 0x23c <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	37 c0       	rjmp	.+110    	; 0x23c <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	35 c0       	rjmp	.+106    	; 0x23c <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	33 c0       	rjmp	.+102    	; 0x23c <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	31 c0       	rjmp	.+98     	; 0x23c <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	2f c0       	rjmp	.+94     	; 0x23c <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	2d c0       	rjmp	.+90     	; 0x23c <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	2b c0       	rjmp	.+86     	; 0x23c <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	29 c0       	rjmp	.+82     	; 0x23c <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	27 c0       	rjmp	.+78     	; 0x23c <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	25 c0       	rjmp	.+74     	; 0x23c <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	23 c0       	rjmp	.+70     	; 0x23c <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	21 c0       	rjmp	.+66     	; 0x23c <__bad_interrupt>
	...

000001fc <__ctors_end>:
     1fc:	11 24       	eor	r1, r1
     1fe:	1f be       	out	0x3f, r1	; 63
     200:	cf ef       	ldi	r28, 0xFF	; 255
     202:	cd bf       	out	0x3d, r28	; 61
     204:	df e5       	ldi	r29, 0x5F	; 95
     206:	de bf       	out	0x3e, r29	; 62
     208:	00 e0       	ldi	r16, 0x00	; 0
     20a:	0c bf       	out	0x3c, r16	; 60

0000020c <__do_copy_data>:
     20c:	10 e2       	ldi	r17, 0x20	; 32
     20e:	a0 e0       	ldi	r26, 0x00	; 0
     210:	b0 e2       	ldi	r27, 0x20	; 32
     212:	e4 ef       	ldi	r30, 0xF4	; 244
     214:	f7 e1       	ldi	r31, 0x17	; 23
     216:	00 e0       	ldi	r16, 0x00	; 0
     218:	0b bf       	out	0x3b, r16	; 59
     21a:	02 c0       	rjmp	.+4      	; 0x220 <__do_copy_data+0x14>
     21c:	07 90       	elpm	r0, Z+
     21e:	0d 92       	st	X+, r0
     220:	a6 31       	cpi	r26, 0x16	; 22
     222:	b1 07       	cpc	r27, r17
     224:	d9 f7       	brne	.-10     	; 0x21c <__do_copy_data+0x10>

00000226 <__do_clear_bss>:
     226:	20 e2       	ldi	r18, 0x20	; 32
     228:	a6 e1       	ldi	r26, 0x16	; 22
     22a:	b0 e2       	ldi	r27, 0x20	; 32
     22c:	01 c0       	rjmp	.+2      	; 0x230 <.do_clear_bss_start>

0000022e <.do_clear_bss_loop>:
     22e:	1d 92       	st	X+, r1

00000230 <.do_clear_bss_start>:
     230:	a2 33       	cpi	r26, 0x32	; 50
     232:	b2 07       	cpc	r27, r18
     234:	e1 f7       	brne	.-8      	; 0x22e <.do_clear_bss_loop>
     236:	e3 d5       	rcall	.+3014   	; 0xdfe <main>
     238:	0c 94 f8 0b 	jmp	0x17f0	; 0x17f0 <_exit>

0000023c <__bad_interrupt>:
     23c:	e1 ce       	rjmp	.-574    	; 0x0 <__vectors>

0000023e <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
     23e:	cf 93       	push	r28
     240:	df 93       	push	r29
     242:	1f 92       	push	r1
     244:	cd b7       	in	r28, 0x3d	; 61
     246:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
     248:	80 91 20 20 	lds	r24, 0x2020	; 0x802020 <stdio_base>
     24c:	90 91 21 20 	lds	r25, 0x2021	; 0x802021 <stdio_base+0x1>
     250:	e0 91 18 20 	lds	r30, 0x2018	; 0x802018 <ptr_get>
     254:	f0 91 19 20 	lds	r31, 0x2019	; 0x802019 <ptr_get+0x1>
     258:	be 01       	movw	r22, r28
     25a:	6f 5f       	subi	r22, 0xFF	; 255
     25c:	7f 4f       	sbci	r23, 0xFF	; 255
     25e:	19 95       	eicall
	return c;
     260:	89 81       	ldd	r24, Y+1	; 0x01
}
     262:	08 2e       	mov	r0, r24
     264:	00 0c       	add	r0, r0
     266:	99 0b       	sbc	r25, r25
     268:	0f 90       	pop	r0
     26a:	df 91       	pop	r29
     26c:	cf 91       	pop	r28
     26e:	08 95       	ret

00000270 <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     270:	81 15       	cp	r24, r1
     272:	22 e0       	ldi	r18, 0x02	; 2
     274:	92 07       	cpc	r25, r18
     276:	61 f4       	brne	.+24     	; 0x290 <adc_enable_clock+0x20>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
     278:	80 91 17 20 	lds	r24, 0x2017	; 0x802017 <adca_enable_count>
     27c:	91 e0       	ldi	r25, 0x01	; 1
     27e:	98 0f       	add	r25, r24
     280:	90 93 17 20 	sts	0x2017, r25	; 0x802017 <adca_enable_count>
     284:	81 11       	cpse	r24, r1
     286:	12 c0       	rjmp	.+36     	; 0x2ac <adc_enable_clock+0x3c>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     288:	62 e0       	ldi	r22, 0x02	; 2
     28a:	81 e0       	ldi	r24, 0x01	; 1
     28c:	6e c5       	rjmp	.+2780   	; 0xd6a <sysclk_enable_module>
     28e:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     290:	80 34       	cpi	r24, 0x40	; 64
     292:	92 40       	sbci	r25, 0x02	; 2
     294:	59 f4       	brne	.+22     	; 0x2ac <adc_enable_clock+0x3c>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
     296:	80 91 16 20 	lds	r24, 0x2016	; 0x802016 <__data_end>
     29a:	91 e0       	ldi	r25, 0x01	; 1
     29c:	98 0f       	add	r25, r24
     29e:	90 93 16 20 	sts	0x2016, r25	; 0x802016 <__data_end>
     2a2:	81 11       	cpse	r24, r1
     2a4:	03 c0       	rjmp	.+6      	; 0x2ac <adc_enable_clock+0x3c>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     2a6:	62 e0       	ldi	r22, 0x02	; 2
     2a8:	82 e0       	ldi	r24, 0x02	; 2
     2aa:	5f c5       	rjmp	.+2750   	; 0xd6a <sysclk_enable_module>
     2ac:	08 95       	ret

000002ae <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     2ae:	81 15       	cp	r24, r1
     2b0:	22 e0       	ldi	r18, 0x02	; 2
     2b2:	92 07       	cpc	r25, r18
     2b4:	59 f4       	brne	.+22     	; 0x2cc <adc_disable_clock+0x1e>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
     2b6:	80 91 17 20 	lds	r24, 0x2017	; 0x802017 <adca_enable_count>
     2ba:	81 50       	subi	r24, 0x01	; 1
     2bc:	80 93 17 20 	sts	0x2017, r24	; 0x802017 <adca_enable_count>
     2c0:	81 11       	cpse	r24, r1
     2c2:	11 c0       	rjmp	.+34     	; 0x2e6 <adc_disable_clock+0x38>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     2c4:	62 e0       	ldi	r22, 0x02	; 2
     2c6:	81 e0       	ldi	r24, 0x01	; 1
     2c8:	66 c5       	rjmp	.+2764   	; 0xd96 <sysclk_disable_module>
     2ca:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     2cc:	80 34       	cpi	r24, 0x40	; 64
     2ce:	92 40       	sbci	r25, 0x02	; 2
     2d0:	51 f4       	brne	.+20     	; 0x2e6 <adc_disable_clock+0x38>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
     2d2:	80 91 16 20 	lds	r24, 0x2016	; 0x802016 <__data_end>
     2d6:	81 50       	subi	r24, 0x01	; 1
     2d8:	80 93 16 20 	sts	0x2016, r24	; 0x802016 <__data_end>
     2dc:	81 11       	cpse	r24, r1
     2de:	03 c0       	rjmp	.+6      	; 0x2e6 <adc_disable_clock+0x38>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     2e0:	62 e0       	ldi	r22, 0x02	; 2
     2e2:	82 e0       	ldi	r24, 0x02	; 2
     2e4:	58 c5       	rjmp	.+2736   	; 0xd96 <sysclk_disable_module>
     2e6:	08 95       	ret

000002e8 <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
     2e8:	ef 92       	push	r14
     2ea:	ff 92       	push	r15
     2ec:	1f 93       	push	r17
     2ee:	cf 93       	push	r28
     2f0:	df 93       	push	r29
     2f2:	1f 92       	push	r1
     2f4:	1f 92       	push	r1
     2f6:	cd b7       	in	r28, 0x3d	; 61
     2f8:	de b7       	in	r29, 0x3e	; 62
     2fa:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     2fc:	8f b7       	in	r24, 0x3f	; 63
     2fe:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     300:	f8 94       	cli
	return flags;
     302:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
     304:	c7 01       	movw	r24, r14
     306:	b4 df       	rcall	.-152    	; 0x270 <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
     308:	f7 01       	movw	r30, r14
     30a:	80 81       	ld	r24, Z
     30c:	81 60       	ori	r24, 0x01	; 1
     30e:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     310:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
     312:	80 91 23 20 	lds	r24, 0x2023	; 0x802023 <sleepmgr_locks+0x1>
     316:	8f 3f       	cpi	r24, 0xFF	; 255
     318:	09 f4       	brne	.+2      	; 0x31c <adc_enable+0x34>
     31a:	ff cf       	rjmp	.-2      	; 0x31a <adc_enable+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     31c:	8f b7       	in	r24, 0x3f	; 63
     31e:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     320:	f8 94       	cli
	return flags;
     322:	9a 81       	ldd	r25, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
     324:	e2 e2       	ldi	r30, 0x22	; 34
     326:	f0 e2       	ldi	r31, 0x20	; 32
     328:	81 81       	ldd	r24, Z+1	; 0x01
     32a:	8f 5f       	subi	r24, 0xFF	; 255
     32c:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     32e:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
     330:	0f 90       	pop	r0
     332:	0f 90       	pop	r0
     334:	df 91       	pop	r29
     336:	cf 91       	pop	r28
     338:	1f 91       	pop	r17
     33a:	ff 90       	pop	r15
     33c:	ef 90       	pop	r14
     33e:	08 95       	ret

00000340 <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
     340:	fc 01       	movw	r30, r24
     342:	91 81       	ldd	r25, Z+1	; 0x01
     344:	95 ff       	sbrs	r25, 5
     346:	fd cf       	rjmp	.-6      	; 0x342 <usart_putchar+0x2>
     348:	60 83       	st	Z, r22
     34a:	80 e0       	ldi	r24, 0x00	; 0
     34c:	90 e0       	ldi	r25, 0x00	; 0
     34e:	08 95       	ret

00000350 <usart_getchar>:
     350:	fc 01       	movw	r30, r24
     352:	91 81       	ldd	r25, Z+1	; 0x01
     354:	99 23       	and	r25, r25
     356:	ec f7       	brge	.-6      	; 0x352 <usart_getchar+0x2>
     358:	80 81       	ld	r24, Z
     35a:	08 95       	ret

0000035c <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
     35c:	4f 92       	push	r4
     35e:	5f 92       	push	r5
     360:	6f 92       	push	r6
     362:	7f 92       	push	r7
     364:	8f 92       	push	r8
     366:	9f 92       	push	r9
     368:	af 92       	push	r10
     36a:	bf 92       	push	r11
     36c:	ef 92       	push	r14
     36e:	ff 92       	push	r15
     370:	0f 93       	push	r16
     372:	1f 93       	push	r17
     374:	cf 93       	push	r28
     376:	7c 01       	movw	r14, r24
     378:	4a 01       	movw	r8, r20
     37a:	5b 01       	movw	r10, r22
     37c:	28 01       	movw	r4, r16
     37e:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     380:	fc 01       	movw	r30, r24
     382:	84 81       	ldd	r24, Z+4	; 0x04
     384:	82 ff       	sbrs	r24, 2
     386:	16 c0       	rjmp	.+44     	; 0x3b4 <usart_set_baudrate+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
     388:	d9 01       	movw	r26, r18
     38a:	c8 01       	movw	r24, r16
     38c:	68 94       	set
     38e:	12 f8       	bld	r1, 2
     390:	b6 95       	lsr	r27
     392:	a7 95       	ror	r26
     394:	97 95       	ror	r25
     396:	87 95       	ror	r24
     398:	16 94       	lsr	r1
     39a:	d1 f7       	brne	.-12     	; 0x390 <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
     39c:	b9 01       	movw	r22, r18
     39e:	a8 01       	movw	r20, r16
     3a0:	03 2e       	mov	r0, r19
     3a2:	36 e1       	ldi	r19, 0x16	; 22
     3a4:	76 95       	lsr	r23
     3a6:	67 95       	ror	r22
     3a8:	57 95       	ror	r21
     3aa:	47 95       	ror	r20
     3ac:	3a 95       	dec	r19
     3ae:	d1 f7       	brne	.-12     	; 0x3a4 <usart_set_baudrate+0x48>
     3b0:	30 2d       	mov	r19, r0
     3b2:	15 c0       	rjmp	.+42     	; 0x3de <usart_set_baudrate+0x82>

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
     3b4:	d9 01       	movw	r26, r18
     3b6:	c8 01       	movw	r24, r16
     3b8:	68 94       	set
     3ba:	13 f8       	bld	r1, 3
     3bc:	b6 95       	lsr	r27
     3be:	a7 95       	ror	r26
     3c0:	97 95       	ror	r25
     3c2:	87 95       	ror	r24
     3c4:	16 94       	lsr	r1
     3c6:	d1 f7       	brne	.-12     	; 0x3bc <usart_set_baudrate+0x60>
		min_rate /= 2;
     3c8:	b9 01       	movw	r22, r18
     3ca:	a8 01       	movw	r20, r16
     3cc:	03 2e       	mov	r0, r19
     3ce:	37 e1       	ldi	r19, 0x17	; 23
     3d0:	76 95       	lsr	r23
     3d2:	67 95       	ror	r22
     3d4:	57 95       	ror	r21
     3d6:	47 95       	ror	r20
     3d8:	3a 95       	dec	r19
     3da:	d1 f7       	brne	.-12     	; 0x3d0 <usart_set_baudrate+0x74>
     3dc:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
     3de:	88 15       	cp	r24, r8
     3e0:	99 05       	cpc	r25, r9
     3e2:	aa 05       	cpc	r26, r10
     3e4:	bb 05       	cpc	r27, r11
     3e6:	08 f4       	brcc	.+2      	; 0x3ea <usart_set_baudrate+0x8e>
     3e8:	a2 c0       	rjmp	.+324    	; 0x52e <__LOCK_REGION_LENGTH__+0x12e>
     3ea:	84 16       	cp	r8, r20
     3ec:	95 06       	cpc	r9, r21
     3ee:	a6 06       	cpc	r10, r22
     3f0:	b7 06       	cpc	r11, r23
     3f2:	08 f4       	brcc	.+2      	; 0x3f6 <usart_set_baudrate+0x9a>
     3f4:	9e c0       	rjmp	.+316    	; 0x532 <__LOCK_REGION_LENGTH__+0x132>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     3f6:	f7 01       	movw	r30, r14
     3f8:	84 81       	ldd	r24, Z+4	; 0x04
     3fa:	82 fd       	sbrc	r24, 2
     3fc:	04 c0       	rjmp	.+8      	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
		baud *= 2;
     3fe:	88 0c       	add	r8, r8
     400:	99 1c       	adc	r9, r9
     402:	aa 1c       	adc	r10, r10
     404:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
     406:	c3 01       	movw	r24, r6
     408:	b2 01       	movw	r22, r4
     40a:	a5 01       	movw	r20, r10
     40c:	94 01       	movw	r18, r8
     40e:	88 d5       	rcall	.+2832   	; 0xf20 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
     410:	2f 3f       	cpi	r18, 0xFF	; 255
     412:	31 05       	cpc	r19, r1
     414:	41 05       	cpc	r20, r1
     416:	51 05       	cpc	r21, r1
     418:	08 f4       	brcc	.+2      	; 0x41c <__LOCK_REGION_LENGTH__+0x1c>
     41a:	8d c0       	rjmp	.+282    	; 0x536 <__LOCK_REGION_LENGTH__+0x136>
     41c:	8f ef       	ldi	r24, 0xFF	; 255
     41e:	90 e0       	ldi	r25, 0x00	; 0
     420:	a0 e0       	ldi	r26, 0x00	; 0
     422:	b0 e0       	ldi	r27, 0x00	; 0
     424:	c9 ef       	ldi	r28, 0xF9	; 249
     426:	05 c0       	rjmp	.+10     	; 0x432 <__LOCK_REGION_LENGTH__+0x32>
     428:	28 17       	cp	r18, r24
     42a:	39 07       	cpc	r19, r25
     42c:	4a 07       	cpc	r20, r26
     42e:	5b 07       	cpc	r21, r27
     430:	58 f0       	brcs	.+22     	; 0x448 <__LOCK_REGION_LENGTH__+0x48>
			break;
		}

		limit <<= 1;
     432:	88 0f       	add	r24, r24
     434:	99 1f       	adc	r25, r25
     436:	aa 1f       	adc	r26, r26
     438:	bb 1f       	adc	r27, r27

		if (exp < -3) {
     43a:	cd 3f       	cpi	r28, 0xFD	; 253
     43c:	0c f4       	brge	.+2      	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
			limit |= 1;
     43e:	81 60       	ori	r24, 0x01	; 1
     440:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     442:	c7 30       	cpi	r28, 0x07	; 7
     444:	89 f7       	brne	.-30     	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
     446:	4d c0       	rjmp	.+154    	; 0x4e2 <__LOCK_REGION_LENGTH__+0xe2>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
     448:	cc 23       	and	r28, r28
     44a:	0c f0       	brlt	.+2      	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
     44c:	4a c0       	rjmp	.+148    	; 0x4e2 <__LOCK_REGION_LENGTH__+0xe2>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     44e:	d5 01       	movw	r26, r10
     450:	c4 01       	movw	r24, r8
     452:	88 0f       	add	r24, r24
     454:	99 1f       	adc	r25, r25
     456:	aa 1f       	adc	r26, r26
     458:	bb 1f       	adc	r27, r27
     45a:	88 0f       	add	r24, r24
     45c:	99 1f       	adc	r25, r25
     45e:	aa 1f       	adc	r26, r26
     460:	bb 1f       	adc	r27, r27
     462:	88 0f       	add	r24, r24
     464:	99 1f       	adc	r25, r25
     466:	aa 1f       	adc	r26, r26
     468:	bb 1f       	adc	r27, r27
     46a:	48 1a       	sub	r4, r24
     46c:	59 0a       	sbc	r5, r25
     46e:	6a 0a       	sbc	r6, r26
     470:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
     472:	ce 3f       	cpi	r28, 0xFE	; 254
     474:	ec f4       	brge	.+58     	; 0x4b0 <__LOCK_REGION_LENGTH__+0xb0>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
     476:	8d ef       	ldi	r24, 0xFD	; 253
     478:	9f ef       	ldi	r25, 0xFF	; 255
     47a:	8c 1b       	sub	r24, r28
     47c:	91 09       	sbc	r25, r1
     47e:	c7 fd       	sbrc	r28, 7
     480:	93 95       	inc	r25
     482:	04 c0       	rjmp	.+8      	; 0x48c <__LOCK_REGION_LENGTH__+0x8c>
     484:	44 0c       	add	r4, r4
     486:	55 1c       	adc	r5, r5
     488:	66 1c       	adc	r6, r6
     48a:	77 1c       	adc	r7, r7
     48c:	8a 95       	dec	r24
     48e:	d2 f7       	brpl	.-12     	; 0x484 <__LOCK_REGION_LENGTH__+0x84>
     490:	d5 01       	movw	r26, r10
     492:	c4 01       	movw	r24, r8
     494:	b6 95       	lsr	r27
     496:	a7 95       	ror	r26
     498:	97 95       	ror	r25
     49a:	87 95       	ror	r24
     49c:	bc 01       	movw	r22, r24
     49e:	cd 01       	movw	r24, r26
     4a0:	64 0d       	add	r22, r4
     4a2:	75 1d       	adc	r23, r5
     4a4:	86 1d       	adc	r24, r6
     4a6:	97 1d       	adc	r25, r7
     4a8:	a5 01       	movw	r20, r10
     4aa:	94 01       	movw	r18, r8
     4ac:	39 d5       	rcall	.+2674   	; 0xf20 <__udivmodsi4>
     4ae:	35 c0       	rjmp	.+106    	; 0x51a <__LOCK_REGION_LENGTH__+0x11a>
		} else {
			baud <<= exp + 3;
     4b0:	83 e0       	ldi	r24, 0x03	; 3
     4b2:	8c 0f       	add	r24, r28
     4b4:	a5 01       	movw	r20, r10
     4b6:	94 01       	movw	r18, r8
     4b8:	04 c0       	rjmp	.+8      	; 0x4c2 <__LOCK_REGION_LENGTH__+0xc2>
     4ba:	22 0f       	add	r18, r18
     4bc:	33 1f       	adc	r19, r19
     4be:	44 1f       	adc	r20, r20
     4c0:	55 1f       	adc	r21, r21
     4c2:	8a 95       	dec	r24
     4c4:	d2 f7       	brpl	.-12     	; 0x4ba <__LOCK_REGION_LENGTH__+0xba>
			div = (cpu_hz + baud / 2) / baud;
     4c6:	da 01       	movw	r26, r20
     4c8:	c9 01       	movw	r24, r18
     4ca:	b6 95       	lsr	r27
     4cc:	a7 95       	ror	r26
     4ce:	97 95       	ror	r25
     4d0:	87 95       	ror	r24
     4d2:	bc 01       	movw	r22, r24
     4d4:	cd 01       	movw	r24, r26
     4d6:	64 0d       	add	r22, r4
     4d8:	75 1d       	adc	r23, r5
     4da:	86 1d       	adc	r24, r6
     4dc:	97 1d       	adc	r25, r7
     4de:	20 d5       	rcall	.+2624   	; 0xf20 <__udivmodsi4>
     4e0:	1c c0       	rjmp	.+56     	; 0x51a <__LOCK_REGION_LENGTH__+0x11a>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
     4e2:	83 e0       	ldi	r24, 0x03	; 3
     4e4:	8c 0f       	add	r24, r28
     4e6:	a5 01       	movw	r20, r10
     4e8:	94 01       	movw	r18, r8
     4ea:	04 c0       	rjmp	.+8      	; 0x4f4 <__LOCK_REGION_LENGTH__+0xf4>
     4ec:	22 0f       	add	r18, r18
     4ee:	33 1f       	adc	r19, r19
     4f0:	44 1f       	adc	r20, r20
     4f2:	55 1f       	adc	r21, r21
     4f4:	8a 95       	dec	r24
     4f6:	d2 f7       	brpl	.-12     	; 0x4ec <__LOCK_REGION_LENGTH__+0xec>
		div = (cpu_hz + baud / 2) / baud - 1;
     4f8:	da 01       	movw	r26, r20
     4fa:	c9 01       	movw	r24, r18
     4fc:	b6 95       	lsr	r27
     4fe:	a7 95       	ror	r26
     500:	97 95       	ror	r25
     502:	87 95       	ror	r24
     504:	bc 01       	movw	r22, r24
     506:	cd 01       	movw	r24, r26
     508:	64 0d       	add	r22, r4
     50a:	75 1d       	adc	r23, r5
     50c:	86 1d       	adc	r24, r6
     50e:	97 1d       	adc	r25, r7
     510:	07 d5       	rcall	.+2574   	; 0xf20 <__udivmodsi4>
     512:	21 50       	subi	r18, 0x01	; 1
     514:	31 09       	sbc	r19, r1
     516:	41 09       	sbc	r20, r1
     518:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
     51a:	83 2f       	mov	r24, r19
     51c:	8f 70       	andi	r24, 0x0F	; 15
     51e:	c2 95       	swap	r28
     520:	c0 7f       	andi	r28, 0xF0	; 240
     522:	c8 2b       	or	r28, r24
     524:	f7 01       	movw	r30, r14
     526:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
     528:	26 83       	std	Z+6, r18	; 0x06

	return true;
     52a:	81 e0       	ldi	r24, 0x01	; 1
     52c:	18 c0       	rjmp	.+48     	; 0x55e <__LOCK_REGION_LENGTH__+0x15e>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
     52e:	80 e0       	ldi	r24, 0x00	; 0
     530:	16 c0       	rjmp	.+44     	; 0x55e <__LOCK_REGION_LENGTH__+0x15e>
     532:	80 e0       	ldi	r24, 0x00	; 0
     534:	14 c0       	rjmp	.+40     	; 0x55e <__LOCK_REGION_LENGTH__+0x15e>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     536:	d5 01       	movw	r26, r10
     538:	c4 01       	movw	r24, r8
     53a:	88 0f       	add	r24, r24
     53c:	99 1f       	adc	r25, r25
     53e:	aa 1f       	adc	r26, r26
     540:	bb 1f       	adc	r27, r27
     542:	88 0f       	add	r24, r24
     544:	99 1f       	adc	r25, r25
     546:	aa 1f       	adc	r26, r26
     548:	bb 1f       	adc	r27, r27
     54a:	88 0f       	add	r24, r24
     54c:	99 1f       	adc	r25, r25
     54e:	aa 1f       	adc	r26, r26
     550:	bb 1f       	adc	r27, r27
     552:	48 1a       	sub	r4, r24
     554:	59 0a       	sbc	r5, r25
     556:	6a 0a       	sbc	r6, r26
     558:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     55a:	c9 ef       	ldi	r28, 0xF9	; 249
     55c:	8c cf       	rjmp	.-232    	; 0x476 <__LOCK_REGION_LENGTH__+0x76>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
     55e:	cf 91       	pop	r28
     560:	1f 91       	pop	r17
     562:	0f 91       	pop	r16
     564:	ff 90       	pop	r15
     566:	ef 90       	pop	r14
     568:	bf 90       	pop	r11
     56a:	af 90       	pop	r10
     56c:	9f 90       	pop	r9
     56e:	8f 90       	pop	r8
     570:	7f 90       	pop	r7
     572:	6f 90       	pop	r6
     574:	5f 90       	pop	r5
     576:	4f 90       	pop	r4
     578:	08 95       	ret

0000057a <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
     57a:	0f 93       	push	r16
     57c:	1f 93       	push	r17
     57e:	cf 93       	push	r28
     580:	df 93       	push	r29
     582:	ec 01       	movw	r28, r24
     584:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
     586:	00 97       	sbiw	r24, 0x00	; 0
     588:	09 f4       	brne	.+2      	; 0x58c <usart_init_rs232+0x12>
     58a:	e6 c0       	rjmp	.+460    	; 0x758 <usart_init_rs232+0x1de>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
     58c:	80 3c       	cpi	r24, 0xC0	; 192
     58e:	91 05       	cpc	r25, r1
     590:	21 f4       	brne	.+8      	; 0x59a <usart_init_rs232+0x20>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
     592:	60 e1       	ldi	r22, 0x10	; 16
     594:	80 e0       	ldi	r24, 0x00	; 0
     596:	e9 d3       	rcall	.+2002   	; 0xd6a <sysclk_enable_module>
     598:	df c0       	rjmp	.+446    	; 0x758 <usart_init_rs232+0x1de>
	else if (module == &RTC) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
     59a:	c0 38       	cpi	r28, 0x80	; 128
     59c:	81 e0       	ldi	r24, 0x01	; 1
     59e:	d8 07       	cpc	r29, r24
     5a0:	21 f4       	brne	.+8      	; 0x5aa <usart_init_rs232+0x30>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
     5a2:	62 e0       	ldi	r22, 0x02	; 2
     5a4:	80 e0       	ldi	r24, 0x00	; 0
     5a6:	e1 d3       	rcall	.+1986   	; 0xd6a <sysclk_enable_module>
     5a8:	d7 c0       	rjmp	.+430    	; 0x758 <usart_init_rs232+0x1de>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
     5aa:	c1 15       	cp	r28, r1
     5ac:	e1 e0       	ldi	r30, 0x01	; 1
     5ae:	de 07       	cpc	r29, r30
     5b0:	21 f4       	brne	.+8      	; 0x5ba <usart_init_rs232+0x40>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
     5b2:	61 e0       	ldi	r22, 0x01	; 1
     5b4:	80 e0       	ldi	r24, 0x00	; 0
     5b6:	d9 d3       	rcall	.+1970   	; 0xd6a <sysclk_enable_module>
     5b8:	cf c0       	rjmp	.+414    	; 0x758 <usart_init_rs232+0x1de>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
     5ba:	c0 38       	cpi	r28, 0x80	; 128
     5bc:	f3 e0       	ldi	r31, 0x03	; 3
     5be:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
     5c0:	21 f4       	brne	.+8      	; 0x5ca <usart_init_rs232+0x50>
     5c2:	61 e0       	ldi	r22, 0x01	; 1
     5c4:	81 e0       	ldi	r24, 0x01	; 1
     5c6:	d1 d3       	rcall	.+1954   	; 0xd6a <sysclk_enable_module>
     5c8:	c7 c0       	rjmp	.+398    	; 0x758 <usart_init_rs232+0x1de>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
     5ca:	c0 39       	cpi	r28, 0x90	; 144
     5cc:	83 e0       	ldi	r24, 0x03	; 3
     5ce:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
     5d0:	21 f4       	brne	.+8      	; 0x5da <usart_init_rs232+0x60>
     5d2:	61 e0       	ldi	r22, 0x01	; 1
     5d4:	82 e0       	ldi	r24, 0x02	; 2
     5d6:	c9 d3       	rcall	.+1938   	; 0xd6a <sysclk_enable_module>
     5d8:	bf c0       	rjmp	.+382    	; 0x758 <usart_init_rs232+0x1de>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
     5da:	c1 15       	cp	r28, r1
     5dc:	e2 e0       	ldi	r30, 0x02	; 2
     5de:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     5e0:	21 f4       	brne	.+8      	; 0x5ea <usart_init_rs232+0x70>
     5e2:	62 e0       	ldi	r22, 0x02	; 2
     5e4:	81 e0       	ldi	r24, 0x01	; 1
     5e6:	c1 d3       	rcall	.+1922   	; 0xd6a <sysclk_enable_module>
     5e8:	b7 c0       	rjmp	.+366    	; 0x758 <usart_init_rs232+0x1de>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
     5ea:	c0 34       	cpi	r28, 0x40	; 64
     5ec:	f2 e0       	ldi	r31, 0x02	; 2
     5ee:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     5f0:	21 f4       	brne	.+8      	; 0x5fa <usart_init_rs232+0x80>
     5f2:	62 e0       	ldi	r22, 0x02	; 2
     5f4:	82 e0       	ldi	r24, 0x02	; 2
     5f6:	b9 d3       	rcall	.+1906   	; 0xd6a <sysclk_enable_module>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
     5f8:	af c0       	rjmp	.+350    	; 0x758 <usart_init_rs232+0x1de>
     5fa:	c0 32       	cpi	r28, 0x20	; 32
     5fc:	83 e0       	ldi	r24, 0x03	; 3
     5fe:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
     600:	21 f4       	brne	.+8      	; 0x60a <usart_init_rs232+0x90>
     602:	64 e0       	ldi	r22, 0x04	; 4
     604:	82 e0       	ldi	r24, 0x02	; 2
     606:	b1 d3       	rcall	.+1890   	; 0xd6a <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
     608:	a7 c0       	rjmp	.+334    	; 0x758 <usart_init_rs232+0x1de>
     60a:	c1 15       	cp	r28, r1
     60c:	e8 e0       	ldi	r30, 0x08	; 8
     60e:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
     610:	21 f4       	brne	.+8      	; 0x61a <usart_init_rs232+0xa0>
     612:	61 e0       	ldi	r22, 0x01	; 1
     614:	83 e0       	ldi	r24, 0x03	; 3
     616:	a9 d3       	rcall	.+1874   	; 0xd6a <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
     618:	9f c0       	rjmp	.+318    	; 0x758 <usart_init_rs232+0x1de>
     61a:	c1 15       	cp	r28, r1
     61c:	f9 e0       	ldi	r31, 0x09	; 9
     61e:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
     620:	21 f4       	brne	.+8      	; 0x62a <usart_init_rs232+0xb0>
     622:	61 e0       	ldi	r22, 0x01	; 1
     624:	84 e0       	ldi	r24, 0x04	; 4
     626:	a1 d3       	rcall	.+1858   	; 0xd6a <sysclk_enable_module>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
     628:	97 c0       	rjmp	.+302    	; 0x758 <usart_init_rs232+0x1de>
     62a:	c1 15       	cp	r28, r1
     62c:	8a e0       	ldi	r24, 0x0A	; 10
     62e:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
     630:	21 f4       	brne	.+8      	; 0x63a <usart_init_rs232+0xc0>
     632:	61 e0       	ldi	r22, 0x01	; 1
     634:	85 e0       	ldi	r24, 0x05	; 5
     636:	99 d3       	rcall	.+1842   	; 0xd6a <sysclk_enable_module>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
     638:	8f c0       	rjmp	.+286    	; 0x758 <usart_init_rs232+0x1de>
     63a:	c1 15       	cp	r28, r1
     63c:	eb e0       	ldi	r30, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
     63e:	de 07       	cpc	r29, r30
     640:	21 f4       	brne	.+8      	; 0x64a <usart_init_rs232+0xd0>
     642:	61 e0       	ldi	r22, 0x01	; 1
     644:	86 e0       	ldi	r24, 0x06	; 6
     646:	91 d3       	rcall	.+1826   	; 0xd6a <sysclk_enable_module>
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
     648:	87 c0       	rjmp	.+270    	; 0x758 <usart_init_rs232+0x1de>
     64a:	c0 34       	cpi	r28, 0x40	; 64
     64c:	f8 e0       	ldi	r31, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
     64e:	df 07       	cpc	r29, r31
     650:	21 f4       	brne	.+8      	; 0x65a <usart_init_rs232+0xe0>
     652:	62 e0       	ldi	r22, 0x02	; 2
     654:	83 e0       	ldi	r24, 0x03	; 3
     656:	89 d3       	rcall	.+1810   	; 0xd6a <sysclk_enable_module>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
     658:	7f c0       	rjmp	.+254    	; 0x758 <usart_init_rs232+0x1de>
     65a:	c0 34       	cpi	r28, 0x40	; 64
     65c:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
     65e:	d8 07       	cpc	r29, r24
     660:	21 f4       	brne	.+8      	; 0x66a <usart_init_rs232+0xf0>
     662:	62 e0       	ldi	r22, 0x02	; 2
     664:	84 e0       	ldi	r24, 0x04	; 4
     666:	81 d3       	rcall	.+1794   	; 0xd6a <sysclk_enable_module>
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
     668:	77 c0       	rjmp	.+238    	; 0x758 <usart_init_rs232+0x1de>
     66a:	c0 34       	cpi	r28, 0x40	; 64
     66c:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
     66e:	de 07       	cpc	r29, r30
     670:	21 f4       	brne	.+8      	; 0x67a <usart_init_rs232+0x100>
     672:	62 e0       	ldi	r22, 0x02	; 2
     674:	85 e0       	ldi	r24, 0x05	; 5
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
     676:	79 d3       	rcall	.+1778   	; 0xd6a <sysclk_enable_module>
     678:	6f c0       	rjmp	.+222    	; 0x758 <usart_init_rs232+0x1de>
     67a:	c0 39       	cpi	r28, 0x90	; 144
     67c:	f8 e0       	ldi	r31, 0x08	; 8
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
     67e:	df 07       	cpc	r29, r31
     680:	21 f4       	brne	.+8      	; 0x68a <usart_init_rs232+0x110>
     682:	64 e0       	ldi	r22, 0x04	; 4
     684:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
     686:	71 d3       	rcall	.+1762   	; 0xd6a <sysclk_enable_module>
     688:	67 c0       	rjmp	.+206    	; 0x758 <usart_init_rs232+0x1de>
     68a:	c0 39       	cpi	r28, 0x90	; 144
     68c:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
     68e:	d8 07       	cpc	r29, r24
     690:	21 f4       	brne	.+8      	; 0x69a <usart_init_rs232+0x120>
     692:	64 e0       	ldi	r22, 0x04	; 4
     694:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
     696:	69 d3       	rcall	.+1746   	; 0xd6a <sysclk_enable_module>
     698:	5f c0       	rjmp	.+190    	; 0x758 <usart_init_rs232+0x1de>
     69a:	c0 39       	cpi	r28, 0x90	; 144
     69c:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
     69e:	de 07       	cpc	r29, r30
     6a0:	21 f4       	brne	.+8      	; 0x6aa <usart_init_rs232+0x130>
     6a2:	64 e0       	ldi	r22, 0x04	; 4
     6a4:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
     6a6:	61 d3       	rcall	.+1730   	; 0xd6a <sysclk_enable_module>
     6a8:	57 c0       	rjmp	.+174    	; 0x758 <usart_init_rs232+0x1de>
     6aa:	c0 39       	cpi	r28, 0x90	; 144
     6ac:	fb e0       	ldi	r31, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
     6ae:	df 07       	cpc	r29, r31
     6b0:	21 f4       	brne	.+8      	; 0x6ba <usart_init_rs232+0x140>
     6b2:	64 e0       	ldi	r22, 0x04	; 4
     6b4:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
     6b6:	59 d3       	rcall	.+1714   	; 0xd6a <sysclk_enable_module>
     6b8:	4f c0       	rjmp	.+158    	; 0x758 <usart_init_rs232+0x1de>
     6ba:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     6bc:	88 e0       	ldi	r24, 0x08	; 8
     6be:	d8 07       	cpc	r29, r24
     6c0:	21 f4       	brne	.+8      	; 0x6ca <usart_init_rs232+0x150>
     6c2:	68 e0       	ldi	r22, 0x08	; 8
     6c4:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
     6c6:	51 d3       	rcall	.+1698   	; 0xd6a <sysclk_enable_module>
     6c8:	47 c0       	rjmp	.+142    	; 0x758 <usart_init_rs232+0x1de>
     6ca:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
     6cc:	e9 e0       	ldi	r30, 0x09	; 9
     6ce:	de 07       	cpc	r29, r30
     6d0:	21 f4       	brne	.+8      	; 0x6da <usart_init_rs232+0x160>
     6d2:	68 e0       	ldi	r22, 0x08	; 8
     6d4:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
     6d6:	49 d3       	rcall	.+1682   	; 0xd6a <sysclk_enable_module>
     6d8:	3f c0       	rjmp	.+126    	; 0x758 <usart_init_rs232+0x1de>
     6da:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     6dc:	f8 e0       	ldi	r31, 0x08	; 8
     6de:	df 07       	cpc	r29, r31
     6e0:	21 f4       	brne	.+8      	; 0x6ea <usart_init_rs232+0x170>
     6e2:	60 e1       	ldi	r22, 0x10	; 16
     6e4:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
     6e6:	41 d3       	rcall	.+1666   	; 0xd6a <sysclk_enable_module>
     6e8:	37 c0       	rjmp	.+110    	; 0x758 <usart_init_rs232+0x1de>
     6ea:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
     6ec:	89 e0       	ldi	r24, 0x09	; 9
     6ee:	d8 07       	cpc	r29, r24
     6f0:	21 f4       	brne	.+8      	; 0x6fa <usart_init_rs232+0x180>
     6f2:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
     6f4:	84 e0       	ldi	r24, 0x04	; 4
     6f6:	39 d3       	rcall	.+1650   	; 0xd6a <sysclk_enable_module>
     6f8:	2f c0       	rjmp	.+94     	; 0x758 <usart_init_rs232+0x1de>
     6fa:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
     6fc:	ea e0       	ldi	r30, 0x0A	; 10
     6fe:	de 07       	cpc	r29, r30
     700:	21 f4       	brne	.+8      	; 0x70a <usart_init_rs232+0x190>
     702:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
     704:	85 e0       	ldi	r24, 0x05	; 5
     706:	31 d3       	rcall	.+1634   	; 0xd6a <sysclk_enable_module>
     708:	27 c0       	rjmp	.+78     	; 0x758 <usart_init_rs232+0x1de>
     70a:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
     70c:	fb e0       	ldi	r31, 0x0B	; 11
     70e:	df 07       	cpc	r29, r31
     710:	21 f4       	brne	.+8      	; 0x71a <usart_init_rs232+0x1a0>
     712:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
     714:	86 e0       	ldi	r24, 0x06	; 6
     716:	29 d3       	rcall	.+1618   	; 0xd6a <sysclk_enable_module>
     718:	1f c0       	rjmp	.+62     	; 0x758 <usart_init_rs232+0x1de>
     71a:	c0 3b       	cpi	r28, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
     71c:	88 e0       	ldi	r24, 0x08	; 8
     71e:	d8 07       	cpc	r29, r24
     720:	21 f4       	brne	.+8      	; 0x72a <usart_init_rs232+0x1b0>
     722:	60 e2       	ldi	r22, 0x20	; 32
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
     724:	83 e0       	ldi	r24, 0x03	; 3
     726:	21 d3       	rcall	.+1602   	; 0xd6a <sysclk_enable_module>
     728:	17 c0       	rjmp	.+46     	; 0x758 <usart_init_rs232+0x1de>
     72a:	c0 3b       	cpi	r28, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
     72c:	e9 e0       	ldi	r30, 0x09	; 9
     72e:	de 07       	cpc	r29, r30
     730:	21 f4       	brne	.+8      	; 0x73a <usart_init_rs232+0x1c0>
     732:	60 e2       	ldi	r22, 0x20	; 32
     734:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
     736:	19 d3       	rcall	.+1586   	; 0xd6a <sysclk_enable_module>
     738:	0f c0       	rjmp	.+30     	; 0x758 <usart_init_rs232+0x1de>
     73a:	c0 38       	cpi	r28, 0x80	; 128
     73c:	f4 e0       	ldi	r31, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
     73e:	df 07       	cpc	r29, r31
     740:	21 f4       	brne	.+8      	; 0x74a <usart_init_rs232+0x1d0>
     742:	60 e4       	ldi	r22, 0x40	; 64
     744:	83 e0       	ldi	r24, 0x03	; 3
     746:	11 d3       	rcall	.+1570   	; 0xd6a <sysclk_enable_module>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
     748:	07 c0       	rjmp	.+14     	; 0x758 <usart_init_rs232+0x1de>
     74a:	c0 3a       	cpi	r28, 0xA0	; 160
     74c:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
     74e:	d8 07       	cpc	r29, r24
     750:	19 f4       	brne	.+6      	; 0x758 <usart_init_rs232+0x1de>
     752:	60 e4       	ldi	r22, 0x40	; 64
     754:	85 e0       	ldi	r24, 0x05	; 5
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
     756:	09 d3       	rcall	.+1554   	; 0xd6a <sysclk_enable_module>
     758:	8d 81       	ldd	r24, Y+5	; 0x05
     75a:	8f 73       	andi	r24, 0x3F	; 63
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
     75c:	8d 83       	std	Y+5, r24	; 0x05
     75e:	f8 01       	movw	r30, r16
     760:	95 81       	ldd	r25, Z+5	; 0x05
     762:	84 81       	ldd	r24, Z+4	; 0x04
     764:	89 2b       	or	r24, r25
     766:	96 81       	ldd	r25, Z+6	; 0x06
     768:	91 11       	cpse	r25, r1
     76a:	98 e0       	ldi	r25, 0x08	; 8
     76c:	89 2b       	or	r24, r25
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
     76e:	8d 83       	std	Y+5, r24	; 0x05
     770:	f8 01       	movw	r30, r16
     772:	40 81       	ld	r20, Z
     774:	51 81       	ldd	r21, Z+1	; 0x01
     776:	62 81       	ldd	r22, Z+2	; 0x02
     778:	73 81       	ldd	r23, Z+3	; 0x03
     77a:	00 e8       	ldi	r16, 0x80	; 128
     77c:	14 e8       	ldi	r17, 0x84	; 132
     77e:	2e e1       	ldi	r18, 0x1E	; 30
     780:	30 e0       	ldi	r19, 0x00	; 0
     782:	ce 01       	movw	r24, r28
     784:	eb dd       	rcall	.-1066   	; 0x35c <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
     786:	9c 81       	ldd	r25, Y+4	; 0x04
     788:	98 60       	ori	r25, 0x08	; 8
     78a:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
     78c:	9c 81       	ldd	r25, Y+4	; 0x04
     78e:	90 61       	ori	r25, 0x10	; 16
     790:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
     792:	df 91       	pop	r29
     794:	cf 91       	pop	r28
     796:	1f 91       	pop	r17
     798:	0f 91       	pop	r16
     79a:	08 95       	ret

0000079c <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
     79c:	1f 92       	push	r1
     79e:	0f 92       	push	r0
     7a0:	0f b6       	in	r0, 0x3f	; 63
     7a2:	0f 92       	push	r0
     7a4:	11 24       	eor	r1, r1
     7a6:	0b b6       	in	r0, 0x3b	; 59
     7a8:	0f 92       	push	r0
     7aa:	2f 93       	push	r18
     7ac:	3f 93       	push	r19
     7ae:	4f 93       	push	r20
     7b0:	5f 93       	push	r21
     7b2:	6f 93       	push	r22
     7b4:	7f 93       	push	r23
     7b6:	8f 93       	push	r24
     7b8:	9f 93       	push	r25
     7ba:	af 93       	push	r26
     7bc:	bf 93       	push	r27
     7be:	ef 93       	push	r30
     7c0:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
     7c2:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x7be224>
     7c6:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x7be225>
     7ca:	e0 91 1c 20 	lds	r30, 0x201C	; 0x80201c <adca_callback>
     7ce:	f0 91 1d 20 	lds	r31, 0x201D	; 0x80201d <adca_callback+0x1>
     7d2:	61 e0       	ldi	r22, 0x01	; 1
     7d4:	80 e0       	ldi	r24, 0x00	; 0
     7d6:	92 e0       	ldi	r25, 0x02	; 2
     7d8:	19 95       	eicall
}
     7da:	ff 91       	pop	r31
     7dc:	ef 91       	pop	r30
     7de:	bf 91       	pop	r27
     7e0:	af 91       	pop	r26
     7e2:	9f 91       	pop	r25
     7e4:	8f 91       	pop	r24
     7e6:	7f 91       	pop	r23
     7e8:	6f 91       	pop	r22
     7ea:	5f 91       	pop	r21
     7ec:	4f 91       	pop	r20
     7ee:	3f 91       	pop	r19
     7f0:	2f 91       	pop	r18
     7f2:	0f 90       	pop	r0
     7f4:	0b be       	out	0x3b, r0	; 59
     7f6:	0f 90       	pop	r0
     7f8:	0f be       	out	0x3f, r0	; 63
     7fa:	0f 90       	pop	r0
     7fc:	1f 90       	pop	r1
     7fe:	18 95       	reti

00000800 <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
     800:	1f 92       	push	r1
     802:	0f 92       	push	r0
     804:	0f b6       	in	r0, 0x3f	; 63
     806:	0f 92       	push	r0
     808:	11 24       	eor	r1, r1
     80a:	0b b6       	in	r0, 0x3b	; 59
     80c:	0f 92       	push	r0
     80e:	2f 93       	push	r18
     810:	3f 93       	push	r19
     812:	4f 93       	push	r20
     814:	5f 93       	push	r21
     816:	6f 93       	push	r22
     818:	7f 93       	push	r23
     81a:	8f 93       	push	r24
     81c:	9f 93       	push	r25
     81e:	af 93       	push	r26
     820:	bf 93       	push	r27
     822:	ef 93       	push	r30
     824:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
     826:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x7be22c>
     82a:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x7be22d>
     82e:	e0 91 1c 20 	lds	r30, 0x201C	; 0x80201c <adca_callback>
     832:	f0 91 1d 20 	lds	r31, 0x201D	; 0x80201d <adca_callback+0x1>
     836:	62 e0       	ldi	r22, 0x02	; 2
     838:	80 e0       	ldi	r24, 0x00	; 0
     83a:	92 e0       	ldi	r25, 0x02	; 2
     83c:	19 95       	eicall
}
     83e:	ff 91       	pop	r31
     840:	ef 91       	pop	r30
     842:	bf 91       	pop	r27
     844:	af 91       	pop	r26
     846:	9f 91       	pop	r25
     848:	8f 91       	pop	r24
     84a:	7f 91       	pop	r23
     84c:	6f 91       	pop	r22
     84e:	5f 91       	pop	r21
     850:	4f 91       	pop	r20
     852:	3f 91       	pop	r19
     854:	2f 91       	pop	r18
     856:	0f 90       	pop	r0
     858:	0b be       	out	0x3b, r0	; 59
     85a:	0f 90       	pop	r0
     85c:	0f be       	out	0x3f, r0	; 63
     85e:	0f 90       	pop	r0
     860:	1f 90       	pop	r1
     862:	18 95       	reti

00000864 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
     864:	1f 92       	push	r1
     866:	0f 92       	push	r0
     868:	0f b6       	in	r0, 0x3f	; 63
     86a:	0f 92       	push	r0
     86c:	11 24       	eor	r1, r1
     86e:	0b b6       	in	r0, 0x3b	; 59
     870:	0f 92       	push	r0
     872:	2f 93       	push	r18
     874:	3f 93       	push	r19
     876:	4f 93       	push	r20
     878:	5f 93       	push	r21
     87a:	6f 93       	push	r22
     87c:	7f 93       	push	r23
     87e:	8f 93       	push	r24
     880:	9f 93       	push	r25
     882:	af 93       	push	r26
     884:	bf 93       	push	r27
     886:	ef 93       	push	r30
     888:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
     88a:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x7be234>
     88e:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x7be235>
     892:	e0 91 1c 20 	lds	r30, 0x201C	; 0x80201c <adca_callback>
     896:	f0 91 1d 20 	lds	r31, 0x201D	; 0x80201d <adca_callback+0x1>
     89a:	64 e0       	ldi	r22, 0x04	; 4
     89c:	80 e0       	ldi	r24, 0x00	; 0
     89e:	92 e0       	ldi	r25, 0x02	; 2
     8a0:	19 95       	eicall
}
     8a2:	ff 91       	pop	r31
     8a4:	ef 91       	pop	r30
     8a6:	bf 91       	pop	r27
     8a8:	af 91       	pop	r26
     8aa:	9f 91       	pop	r25
     8ac:	8f 91       	pop	r24
     8ae:	7f 91       	pop	r23
     8b0:	6f 91       	pop	r22
     8b2:	5f 91       	pop	r21
     8b4:	4f 91       	pop	r20
     8b6:	3f 91       	pop	r19
     8b8:	2f 91       	pop	r18
     8ba:	0f 90       	pop	r0
     8bc:	0b be       	out	0x3b, r0	; 59
     8be:	0f 90       	pop	r0
     8c0:	0f be       	out	0x3f, r0	; 63
     8c2:	0f 90       	pop	r0
     8c4:	1f 90       	pop	r1
     8c6:	18 95       	reti

000008c8 <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
     8c8:	1f 92       	push	r1
     8ca:	0f 92       	push	r0
     8cc:	0f b6       	in	r0, 0x3f	; 63
     8ce:	0f 92       	push	r0
     8d0:	11 24       	eor	r1, r1
     8d2:	0b b6       	in	r0, 0x3b	; 59
     8d4:	0f 92       	push	r0
     8d6:	2f 93       	push	r18
     8d8:	3f 93       	push	r19
     8da:	4f 93       	push	r20
     8dc:	5f 93       	push	r21
     8de:	6f 93       	push	r22
     8e0:	7f 93       	push	r23
     8e2:	8f 93       	push	r24
     8e4:	9f 93       	push	r25
     8e6:	af 93       	push	r26
     8e8:	bf 93       	push	r27
     8ea:	ef 93       	push	r30
     8ec:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
     8ee:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x7be23c>
     8f2:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x7be23d>
     8f6:	e0 91 1c 20 	lds	r30, 0x201C	; 0x80201c <adca_callback>
     8fa:	f0 91 1d 20 	lds	r31, 0x201D	; 0x80201d <adca_callback+0x1>
     8fe:	68 e0       	ldi	r22, 0x08	; 8
     900:	80 e0       	ldi	r24, 0x00	; 0
     902:	92 e0       	ldi	r25, 0x02	; 2
     904:	19 95       	eicall
}
     906:	ff 91       	pop	r31
     908:	ef 91       	pop	r30
     90a:	bf 91       	pop	r27
     90c:	af 91       	pop	r26
     90e:	9f 91       	pop	r25
     910:	8f 91       	pop	r24
     912:	7f 91       	pop	r23
     914:	6f 91       	pop	r22
     916:	5f 91       	pop	r21
     918:	4f 91       	pop	r20
     91a:	3f 91       	pop	r19
     91c:	2f 91       	pop	r18
     91e:	0f 90       	pop	r0
     920:	0b be       	out	0x3b, r0	; 59
     922:	0f 90       	pop	r0
     924:	0f be       	out	0x3f, r0	; 63
     926:	0f 90       	pop	r0
     928:	1f 90       	pop	r1
     92a:	18 95       	reti

0000092c <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
     92c:	1f 92       	push	r1
     92e:	0f 92       	push	r0
     930:	0f b6       	in	r0, 0x3f	; 63
     932:	0f 92       	push	r0
     934:	11 24       	eor	r1, r1
     936:	0b b6       	in	r0, 0x3b	; 59
     938:	0f 92       	push	r0
     93a:	2f 93       	push	r18
     93c:	3f 93       	push	r19
     93e:	4f 93       	push	r20
     940:	5f 93       	push	r21
     942:	6f 93       	push	r22
     944:	7f 93       	push	r23
     946:	8f 93       	push	r24
     948:	9f 93       	push	r25
     94a:	af 93       	push	r26
     94c:	bf 93       	push	r27
     94e:	ef 93       	push	r30
     950:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
     952:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x7be264>
     956:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x7be265>
     95a:	e0 91 1a 20 	lds	r30, 0x201A	; 0x80201a <adcb_callback>
     95e:	f0 91 1b 20 	lds	r31, 0x201B	; 0x80201b <adcb_callback+0x1>
     962:	61 e0       	ldi	r22, 0x01	; 1
     964:	80 e4       	ldi	r24, 0x40	; 64
     966:	92 e0       	ldi	r25, 0x02	; 2
     968:	19 95       	eicall
}
     96a:	ff 91       	pop	r31
     96c:	ef 91       	pop	r30
     96e:	bf 91       	pop	r27
     970:	af 91       	pop	r26
     972:	9f 91       	pop	r25
     974:	8f 91       	pop	r24
     976:	7f 91       	pop	r23
     978:	6f 91       	pop	r22
     97a:	5f 91       	pop	r21
     97c:	4f 91       	pop	r20
     97e:	3f 91       	pop	r19
     980:	2f 91       	pop	r18
     982:	0f 90       	pop	r0
     984:	0b be       	out	0x3b, r0	; 59
     986:	0f 90       	pop	r0
     988:	0f be       	out	0x3f, r0	; 63
     98a:	0f 90       	pop	r0
     98c:	1f 90       	pop	r1
     98e:	18 95       	reti

00000990 <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
     990:	1f 92       	push	r1
     992:	0f 92       	push	r0
     994:	0f b6       	in	r0, 0x3f	; 63
     996:	0f 92       	push	r0
     998:	11 24       	eor	r1, r1
     99a:	0b b6       	in	r0, 0x3b	; 59
     99c:	0f 92       	push	r0
     99e:	2f 93       	push	r18
     9a0:	3f 93       	push	r19
     9a2:	4f 93       	push	r20
     9a4:	5f 93       	push	r21
     9a6:	6f 93       	push	r22
     9a8:	7f 93       	push	r23
     9aa:	8f 93       	push	r24
     9ac:	9f 93       	push	r25
     9ae:	af 93       	push	r26
     9b0:	bf 93       	push	r27
     9b2:	ef 93       	push	r30
     9b4:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
     9b6:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x7be26c>
     9ba:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x7be26d>
     9be:	e0 91 1a 20 	lds	r30, 0x201A	; 0x80201a <adcb_callback>
     9c2:	f0 91 1b 20 	lds	r31, 0x201B	; 0x80201b <adcb_callback+0x1>
     9c6:	62 e0       	ldi	r22, 0x02	; 2
     9c8:	80 e4       	ldi	r24, 0x40	; 64
     9ca:	92 e0       	ldi	r25, 0x02	; 2
     9cc:	19 95       	eicall
}
     9ce:	ff 91       	pop	r31
     9d0:	ef 91       	pop	r30
     9d2:	bf 91       	pop	r27
     9d4:	af 91       	pop	r26
     9d6:	9f 91       	pop	r25
     9d8:	8f 91       	pop	r24
     9da:	7f 91       	pop	r23
     9dc:	6f 91       	pop	r22
     9de:	5f 91       	pop	r21
     9e0:	4f 91       	pop	r20
     9e2:	3f 91       	pop	r19
     9e4:	2f 91       	pop	r18
     9e6:	0f 90       	pop	r0
     9e8:	0b be       	out	0x3b, r0	; 59
     9ea:	0f 90       	pop	r0
     9ec:	0f be       	out	0x3f, r0	; 63
     9ee:	0f 90       	pop	r0
     9f0:	1f 90       	pop	r1
     9f2:	18 95       	reti

000009f4 <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
     9f4:	1f 92       	push	r1
     9f6:	0f 92       	push	r0
     9f8:	0f b6       	in	r0, 0x3f	; 63
     9fa:	0f 92       	push	r0
     9fc:	11 24       	eor	r1, r1
     9fe:	0b b6       	in	r0, 0x3b	; 59
     a00:	0f 92       	push	r0
     a02:	2f 93       	push	r18
     a04:	3f 93       	push	r19
     a06:	4f 93       	push	r20
     a08:	5f 93       	push	r21
     a0a:	6f 93       	push	r22
     a0c:	7f 93       	push	r23
     a0e:	8f 93       	push	r24
     a10:	9f 93       	push	r25
     a12:	af 93       	push	r26
     a14:	bf 93       	push	r27
     a16:	ef 93       	push	r30
     a18:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
     a1a:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x7be274>
     a1e:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x7be275>
     a22:	e0 91 1a 20 	lds	r30, 0x201A	; 0x80201a <adcb_callback>
     a26:	f0 91 1b 20 	lds	r31, 0x201B	; 0x80201b <adcb_callback+0x1>
     a2a:	64 e0       	ldi	r22, 0x04	; 4
     a2c:	80 e4       	ldi	r24, 0x40	; 64
     a2e:	92 e0       	ldi	r25, 0x02	; 2
     a30:	19 95       	eicall
}
     a32:	ff 91       	pop	r31
     a34:	ef 91       	pop	r30
     a36:	bf 91       	pop	r27
     a38:	af 91       	pop	r26
     a3a:	9f 91       	pop	r25
     a3c:	8f 91       	pop	r24
     a3e:	7f 91       	pop	r23
     a40:	6f 91       	pop	r22
     a42:	5f 91       	pop	r21
     a44:	4f 91       	pop	r20
     a46:	3f 91       	pop	r19
     a48:	2f 91       	pop	r18
     a4a:	0f 90       	pop	r0
     a4c:	0b be       	out	0x3b, r0	; 59
     a4e:	0f 90       	pop	r0
     a50:	0f be       	out	0x3f, r0	; 63
     a52:	0f 90       	pop	r0
     a54:	1f 90       	pop	r1
     a56:	18 95       	reti

00000a58 <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
     a58:	1f 92       	push	r1
     a5a:	0f 92       	push	r0
     a5c:	0f b6       	in	r0, 0x3f	; 63
     a5e:	0f 92       	push	r0
     a60:	11 24       	eor	r1, r1
     a62:	0b b6       	in	r0, 0x3b	; 59
     a64:	0f 92       	push	r0
     a66:	2f 93       	push	r18
     a68:	3f 93       	push	r19
     a6a:	4f 93       	push	r20
     a6c:	5f 93       	push	r21
     a6e:	6f 93       	push	r22
     a70:	7f 93       	push	r23
     a72:	8f 93       	push	r24
     a74:	9f 93       	push	r25
     a76:	af 93       	push	r26
     a78:	bf 93       	push	r27
     a7a:	ef 93       	push	r30
     a7c:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
     a7e:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x7be27c>
     a82:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x7be27d>
     a86:	e0 91 1a 20 	lds	r30, 0x201A	; 0x80201a <adcb_callback>
     a8a:	f0 91 1b 20 	lds	r31, 0x201B	; 0x80201b <adcb_callback+0x1>
     a8e:	68 e0       	ldi	r22, 0x08	; 8
     a90:	80 e4       	ldi	r24, 0x40	; 64
     a92:	92 e0       	ldi	r25, 0x02	; 2
     a94:	19 95       	eicall
}
     a96:	ff 91       	pop	r31
     a98:	ef 91       	pop	r30
     a9a:	bf 91       	pop	r27
     a9c:	af 91       	pop	r26
     a9e:	9f 91       	pop	r25
     aa0:	8f 91       	pop	r24
     aa2:	7f 91       	pop	r23
     aa4:	6f 91       	pop	r22
     aa6:	5f 91       	pop	r21
     aa8:	4f 91       	pop	r20
     aaa:	3f 91       	pop	r19
     aac:	2f 91       	pop	r18
     aae:	0f 90       	pop	r0
     ab0:	0b be       	out	0x3b, r0	; 59
     ab2:	0f 90       	pop	r0
     ab4:	0f be       	out	0x3f, r0	; 63
     ab6:	0f 90       	pop	r0
     ab8:	1f 90       	pop	r1
     aba:	18 95       	reti

00000abc <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
     abc:	bf 92       	push	r11
     abe:	cf 92       	push	r12
     ac0:	df 92       	push	r13
     ac2:	ef 92       	push	r14
     ac4:	ff 92       	push	r15
     ac6:	0f 93       	push	r16
     ac8:	1f 93       	push	r17
     aca:	cf 93       	push	r28
     acc:	df 93       	push	r29
     ace:	1f 92       	push	r1
     ad0:	cd b7       	in	r28, 0x3d	; 61
     ad2:	de b7       	in	r29, 0x3e	; 62
     ad4:	8c 01       	movw	r16, r24
     ad6:	7b 01       	movw	r14, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
     ad8:	81 15       	cp	r24, r1
     ada:	22 e0       	ldi	r18, 0x02	; 2
     adc:	92 07       	cpc	r25, r18
     ade:	71 f4       	brne	.+28     	; 0xafc <adc_write_configuration+0x40>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
     ae0:	61 e2       	ldi	r22, 0x21	; 33
     ae2:	70 e0       	ldi	r23, 0x00	; 0
     ae4:	82 e0       	ldi	r24, 0x02	; 2
     ae6:	6c d1       	rcall	.+728    	; 0xdc0 <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
     ae8:	c8 2e       	mov	r12, r24
     aea:	d1 2c       	mov	r13, r1
     aec:	60 e2       	ldi	r22, 0x20	; 32
     aee:	70 e0       	ldi	r23, 0x00	; 0
     af0:	82 e0       	ldi	r24, 0x02	; 2
     af2:	66 d1       	rcall	.+716    	; 0xdc0 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCACAL0);
     af4:	dc 2c       	mov	r13, r12
     af6:	cc 24       	eor	r12, r12
     af8:	c8 2a       	or	r12, r24
     afa:	10 c0       	rjmp	.+32     	; 0xb1c <adc_write_configuration+0x60>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
     afc:	80 34       	cpi	r24, 0x40	; 64
     afe:	92 40       	sbci	r25, 0x02	; 2
     b00:	c1 f5       	brne	.+112    	; 0xb72 <adc_write_configuration+0xb6>
     b02:	65 e2       	ldi	r22, 0x25	; 37
     b04:	70 e0       	ldi	r23, 0x00	; 0
     b06:	82 e0       	ldi	r24, 0x02	; 2
     b08:	5b d1       	rcall	.+694    	; 0xdc0 <nvm_read_byte>
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
     b0a:	c8 2e       	mov	r12, r24
     b0c:	d1 2c       	mov	r13, r1
     b0e:	64 e2       	ldi	r22, 0x24	; 36
     b10:	70 e0       	ldi	r23, 0x00	; 0
     b12:	82 e0       	ldi	r24, 0x02	; 2
     b14:	55 d1       	rcall	.+682    	; 0xdc0 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCBCAL0);
     b16:	dc 2c       	mov	r13, r12
     b18:	cc 24       	eor	r12, r12
     b1a:	c8 2a       	or	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     b1c:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     b1e:	89 83       	std	Y+1, r24	; 0x01
	return flags;
     b20:	f8 94       	cli
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
     b22:	b9 80       	ldd	r11, Y+1	; 0x01
     b24:	c8 01       	movw	r24, r16
     b26:	a4 db       	rcall	.-2232   	; 0x270 <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
     b28:	f8 01       	movw	r30, r16
     b2a:	80 81       	ld	r24, Z

	adc->CTRLA = ADC_FLUSH_bm;
     b2c:	92 e0       	ldi	r25, 0x02	; 2
     b2e:	90 83       	st	Z, r25
	adc->CAL = cal;
     b30:	c4 86       	std	Z+12, r12	; 0x0c
     b32:	d5 86       	std	Z+13, r13	; 0x0d
	adc->CMP = conf->cmp;
     b34:	f7 01       	movw	r30, r14
     b36:	25 81       	ldd	r18, Z+5	; 0x05
     b38:	36 81       	ldd	r19, Z+6	; 0x06
     b3a:	f8 01       	movw	r30, r16
     b3c:	20 8f       	std	Z+24, r18	; 0x18
     b3e:	31 8f       	std	Z+25, r19	; 0x19
	adc->REFCTRL = conf->refctrl;
     b40:	f7 01       	movw	r30, r14
     b42:	92 81       	ldd	r25, Z+2	; 0x02
     b44:	f8 01       	movw	r30, r16
     b46:	92 83       	std	Z+2, r25	; 0x02
	adc->PRESCALER = conf->prescaler;
     b48:	f7 01       	movw	r30, r14
     b4a:	94 81       	ldd	r25, Z+4	; 0x04
     b4c:	f8 01       	movw	r30, r16
     b4e:	94 83       	std	Z+4, r25	; 0x04
	adc->EVCTRL = conf->evctrl;
     b50:	f7 01       	movw	r30, r14
     b52:	93 81       	ldd	r25, Z+3	; 0x03
     b54:	f8 01       	movw	r30, r16
     b56:	93 83       	std	Z+3, r25	; 0x03
	adc->CTRLB = conf->ctrlb;
     b58:	f7 01       	movw	r30, r14
     b5a:	91 81       	ldd	r25, Z+1	; 0x01
     b5c:	f8 01       	movw	r30, r16
     b5e:	91 83       	std	Z+1, r25	; 0x01

	adc->CTRLA = enable | conf->ctrla;
     b60:	81 70       	andi	r24, 0x01	; 1
     b62:	f7 01       	movw	r30, r14
     b64:	90 81       	ld	r25, Z
     b66:	89 2b       	or	r24, r25
     b68:	f8 01       	movw	r30, r16

	adc_disable_clock(adc);
     b6a:	80 83       	st	Z, r24
     b6c:	c8 01       	movw	r24, r16
     b6e:	9f db       	rcall	.-2242   	; 0x2ae <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     b70:	bf be       	out	0x3f, r11	; 63

	cpu_irq_restore(flags);
}
     b72:	0f 90       	pop	r0
     b74:	df 91       	pop	r29
     b76:	cf 91       	pop	r28
     b78:	1f 91       	pop	r17
     b7a:	0f 91       	pop	r16
     b7c:	ff 90       	pop	r15
     b7e:	ef 90       	pop	r14
     b80:	df 90       	pop	r13
     b82:	cf 90       	pop	r12
     b84:	bf 90       	pop	r11
     b86:	08 95       	ret

00000b88 <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
     b88:	df 92       	push	r13
     b8a:	ef 92       	push	r14
     b8c:	ff 92       	push	r15
     b8e:	0f 93       	push	r16
     b90:	1f 93       	push	r17
     b92:	cf 93       	push	r28
     b94:	df 93       	push	r29
     b96:	1f 92       	push	r1
     b98:	cd b7       	in	r28, 0x3d	; 61
     b9a:	de b7       	in	r29, 0x3e	; 62
     b9c:	8c 01       	movw	r16, r24
     b9e:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     ba0:	8f b7       	in	r24, 0x3f	; 63
     ba2:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     ba4:	f8 94       	cli
	return flags;
     ba6:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
     ba8:	c8 01       	movw	r24, r16
     baa:	62 db       	rcall	.-2364   	; 0x270 <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
     bac:	f8 01       	movw	r30, r16
     bae:	80 81       	ld	r24, Z
     bb0:	80 7c       	andi	r24, 0xC0	; 192
     bb2:	f7 01       	movw	r30, r14
     bb4:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
     bb6:	f8 01       	movw	r30, r16
     bb8:	80 8d       	ldd	r24, Z+24	; 0x18
     bba:	91 8d       	ldd	r25, Z+25	; 0x19
     bbc:	f7 01       	movw	r30, r14
     bbe:	85 83       	std	Z+5, r24	; 0x05
     bc0:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
     bc2:	f8 01       	movw	r30, r16
     bc4:	82 81       	ldd	r24, Z+2	; 0x02
     bc6:	f7 01       	movw	r30, r14
     bc8:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
     bca:	f8 01       	movw	r30, r16
     bcc:	84 81       	ldd	r24, Z+4	; 0x04
     bce:	f7 01       	movw	r30, r14
     bd0:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
     bd2:	f8 01       	movw	r30, r16
     bd4:	83 81       	ldd	r24, Z+3	; 0x03
     bd6:	f7 01       	movw	r30, r14
     bd8:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
     bda:	f8 01       	movw	r30, r16
     bdc:	81 81       	ldd	r24, Z+1	; 0x01
     bde:	f7 01       	movw	r30, r14
     be0:	81 83       	std	Z+1, r24	; 0x01

	adc_disable_clock(adc);
     be2:	c8 01       	movw	r24, r16
     be4:	64 db       	rcall	.-2360   	; 0x2ae <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     be6:	df be       	out	0x3f, r13	; 63

	cpu_irq_restore(flags);
}
     be8:	0f 90       	pop	r0
     bea:	df 91       	pop	r29
     bec:	cf 91       	pop	r28
     bee:	1f 91       	pop	r17
     bf0:	0f 91       	pop	r16
     bf2:	ff 90       	pop	r15
     bf4:	ef 90       	pop	r14
     bf6:	df 90       	pop	r13
     bf8:	08 95       	ret

00000bfa <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
     bfa:	af 92       	push	r10
     bfc:	bf 92       	push	r11
     bfe:	cf 92       	push	r12
     c00:	df 92       	push	r13
     c02:	ef 92       	push	r14
     c04:	ff 92       	push	r15
     c06:	0f 93       	push	r16
     c08:	1f 93       	push	r17
     c0a:	cf 93       	push	r28
     c0c:	df 93       	push	r29
     c0e:	1f 92       	push	r1
     c10:	cd b7       	in	r28, 0x3d	; 61
     c12:	de b7       	in	r29, 0x3e	; 62
     c14:	6c 01       	movw	r12, r24
     c16:	b6 2e       	mov	r11, r22
     c18:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     c1a:	86 2f       	mov	r24, r22
     c1c:	83 70       	andi	r24, 0x03	; 3
     c1e:	29 f4       	brne	.+10     	; 0xc2a <adcch_write_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
     c20:	96 2f       	mov	r25, r22
     c22:	96 95       	lsr	r25
     c24:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
     c26:	82 e0       	ldi	r24, 0x02	; 2
     c28:	02 c0       	rjmp	.+4      	; 0xc2e <adcch_write_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     c2a:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
     c2c:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
     c2e:	90 ff       	sbrs	r25, 0
		index++;
     c30:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
     c32:	86 01       	movw	r16, r12
     c34:	00 5e       	subi	r16, 0xE0	; 224
     c36:	1f 4f       	sbci	r17, 0xFF	; 255
     c38:	98 e0       	ldi	r25, 0x08	; 8
     c3a:	89 9f       	mul	r24, r25
     c3c:	00 0d       	add	r16, r0
     c3e:	11 1d       	adc	r17, r1
     c40:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     c42:	8f b7       	in	r24, 0x3f	; 63
     c44:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     c46:	f8 94       	cli
	return flags;
     c48:	a9 80       	ldd	r10, Y+1	; 0x01
			return;
		}
	}
#endif

	adc_enable_clock(adc);
     c4a:	c6 01       	movw	r24, r12
     c4c:	11 db       	rcall	.-2526   	; 0x270 <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
     c4e:	f7 01       	movw	r30, r14
     c50:	80 81       	ld	r24, Z
     c52:	f8 01       	movw	r30, r16
     c54:	80 83       	st	Z, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
     c56:	f7 01       	movw	r30, r14
     c58:	82 81       	ldd	r24, Z+2	; 0x02
     c5a:	f8 01       	movw	r30, r16
     c5c:	82 83       	std	Z+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
     c5e:	f7 01       	movw	r30, r14
     c60:	81 81       	ldd	r24, Z+1	; 0x01
     c62:	f8 01       	movw	r30, r16
     c64:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
     c66:	b0 fe       	sbrs	r11, 0
     c68:	04 c0       	rjmp	.+8      	; 0xc72 <adcch_write_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
     c6a:	f7 01       	movw	r30, r14
     c6c:	83 81       	ldd	r24, Z+3	; 0x03
     c6e:	f8 01       	movw	r30, r16
     c70:	86 83       	std	Z+6, r24	; 0x06
	}
	adc_disable_clock(adc);
     c72:	c6 01       	movw	r24, r12
     c74:	1c db       	rcall	.-2504   	; 0x2ae <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     c76:	af be       	out	0x3f, r10	; 63

	cpu_irq_restore(flags);
}
     c78:	0f 90       	pop	r0
     c7a:	df 91       	pop	r29
     c7c:	cf 91       	pop	r28
     c7e:	1f 91       	pop	r17
     c80:	0f 91       	pop	r16
     c82:	ff 90       	pop	r15
     c84:	ef 90       	pop	r14
     c86:	df 90       	pop	r13
     c88:	cf 90       	pop	r12
     c8a:	bf 90       	pop	r11
     c8c:	af 90       	pop	r10
     c8e:	08 95       	ret

00000c90 <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
     c90:	af 92       	push	r10
     c92:	bf 92       	push	r11
     c94:	cf 92       	push	r12
     c96:	df 92       	push	r13
     c98:	ef 92       	push	r14
     c9a:	ff 92       	push	r15
     c9c:	0f 93       	push	r16
     c9e:	1f 93       	push	r17
     ca0:	cf 93       	push	r28
     ca2:	df 93       	push	r29
     ca4:	1f 92       	push	r1
     ca6:	cd b7       	in	r28, 0x3d	; 61
     ca8:	de b7       	in	r29, 0x3e	; 62
     caa:	6c 01       	movw	r12, r24
     cac:	b6 2e       	mov	r11, r22
     cae:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     cb0:	86 2f       	mov	r24, r22
     cb2:	83 70       	andi	r24, 0x03	; 3
     cb4:	29 f4       	brne	.+10     	; 0xcc0 <adcch_read_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
     cb6:	96 2f       	mov	r25, r22
     cb8:	96 95       	lsr	r25
     cba:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
     cbc:	82 e0       	ldi	r24, 0x02	; 2
     cbe:	02 c0       	rjmp	.+4      	; 0xcc4 <adcch_read_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
     cc0:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
     cc2:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
     cc4:	90 ff       	sbrs	r25, 0
		index++;
     cc6:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
     cc8:	86 01       	movw	r16, r12
     cca:	00 5e       	subi	r16, 0xE0	; 224
     ccc:	1f 4f       	sbci	r17, 0xFF	; 255
     cce:	98 e0       	ldi	r25, 0x08	; 8
     cd0:	89 9f       	mul	r24, r25
     cd2:	00 0d       	add	r16, r0
     cd4:	11 1d       	adc	r17, r1
     cd6:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     cd8:	8f b7       	in	r24, 0x3f	; 63
     cda:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     cdc:	f8 94       	cli
	return flags;
     cde:	a9 80       	ldd	r10, Y+1	; 0x01

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
     ce0:	c6 01       	movw	r24, r12
     ce2:	c6 da       	rcall	.-2676   	; 0x270 <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
     ce4:	f8 01       	movw	r30, r16
     ce6:	80 81       	ld	r24, Z
     ce8:	f7 01       	movw	r30, r14
     cea:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
     cec:	f8 01       	movw	r30, r16
     cee:	82 81       	ldd	r24, Z+2	; 0x02
     cf0:	f7 01       	movw	r30, r14
     cf2:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
     cf4:	f8 01       	movw	r30, r16
     cf6:	81 81       	ldd	r24, Z+1	; 0x01
     cf8:	f7 01       	movw	r30, r14
     cfa:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
     cfc:	b0 fe       	sbrs	r11, 0
     cfe:	04 c0       	rjmp	.+8      	; 0xd08 <adcch_read_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
     d00:	f8 01       	movw	r30, r16
     d02:	86 81       	ldd	r24, Z+6	; 0x06
     d04:	f7 01       	movw	r30, r14
     d06:	83 83       	std	Z+3, r24	; 0x03
	}
	adc_disable_clock(adc);
     d08:	c6 01       	movw	r24, r12
     d0a:	d1 da       	rcall	.-2654   	; 0x2ae <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     d0c:	af be       	out	0x3f, r10	; 63

	cpu_irq_restore(flags);
}
     d0e:	0f 90       	pop	r0
     d10:	df 91       	pop	r29
     d12:	cf 91       	pop	r28
     d14:	1f 91       	pop	r17
     d16:	0f 91       	pop	r16
     d18:	ff 90       	pop	r15
     d1a:	ef 90       	pop	r14
     d1c:	df 90       	pop	r13
     d1e:	cf 90       	pop	r12
     d20:	bf 90       	pop	r11
     d22:	af 90       	pop	r10
     d24:	08 95       	ret

00000d26 <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
     d26:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
     d28:	80 91 20 20 	lds	r24, 0x2020	; 0x802020 <stdio_base>
     d2c:	90 91 21 20 	lds	r25, 0x2021	; 0x802021 <stdio_base+0x1>
     d30:	e0 91 1e 20 	lds	r30, 0x201E	; 0x80201e <ptr_put>
     d34:	f0 91 1f 20 	lds	r31, 0x201F	; 0x80201f <ptr_put+0x1>
     d38:	19 95       	eicall
     d3a:	99 23       	and	r25, r25
     d3c:	1c f0       	brlt	.+6      	; 0xd44 <_write+0x1e>
		return -1;
	}
	return 1;
     d3e:	81 e0       	ldi	r24, 0x01	; 1
     d40:	90 e0       	ldi	r25, 0x00	; 0
     d42:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
     d44:	8f ef       	ldi	r24, 0xFF	; 255
     d46:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
     d48:	08 95       	ret

00000d4a <sysclk_init>:
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
     d4a:	8f ef       	ldi	r24, 0xFF	; 255
     d4c:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7be070>
     d50:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x7be071>
     d54:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x7be072>
     d58:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7be073>
     d5c:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7be074>
     d60:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x7be075>
     d64:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x7be076>
     d68:	08 95       	ret

00000d6a <sysclk_enable_module>:
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
     d6a:	cf 93       	push	r28
     d6c:	df 93       	push	r29
     d6e:	1f 92       	push	r1
     d70:	cd b7       	in	r28, 0x3d	; 61
     d72:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     d74:	9f b7       	in	r25, 0x3f	; 63
     d76:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     d78:	f8 94       	cli
	return flags;
     d7a:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     d7c:	e8 2f       	mov	r30, r24
     d7e:	f0 e0       	ldi	r31, 0x00	; 0
     d80:	e0 59       	subi	r30, 0x90	; 144
     d82:	ff 4f       	sbci	r31, 0xFF	; 255
     d84:	60 95       	com	r22
     d86:	80 81       	ld	r24, Z
     d88:	68 23       	and	r22, r24
     d8a:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     d8c:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     d8e:	0f 90       	pop	r0
     d90:	df 91       	pop	r29
     d92:	cf 91       	pop	r28
     d94:	08 95       	ret

00000d96 <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
     d96:	cf 93       	push	r28
     d98:	df 93       	push	r29
     d9a:	1f 92       	push	r1
     d9c:	cd b7       	in	r28, 0x3d	; 61
     d9e:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     da0:	9f b7       	in	r25, 0x3f	; 63
     da2:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     da4:	f8 94       	cli
	return flags;
     da6:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
     da8:	e8 2f       	mov	r30, r24
     daa:	f0 e0       	ldi	r31, 0x00	; 0
     dac:	e0 59       	subi	r30, 0x90	; 144
     dae:	ff 4f       	sbci	r31, 0xFF	; 255
     db0:	80 81       	ld	r24, Z
     db2:	68 2b       	or	r22, r24
     db4:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     db6:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     db8:	0f 90       	pop	r0
     dba:	df 91       	pop	r29
     dbc:	cf 91       	pop	r28
     dbe:	08 95       	ret

00000dc0 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
     dc0:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
     dc4:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
     dc6:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
     dc8:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	lpm r24, Z                ; Perform an LPM to read out byte
     dcc:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
     dce:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
     dd2:	08 95       	ret

00000dd4 <__portable_avr_delay_cycles>:
		adc_wait_for_interrupt_flag(&MY_ADC, MY_ADC_CH);
		ulSum +=(adc_get_result(&MY_ADC, MY_ADC_CH)/ucSamples);
		}
		ulSum = (ulSum*ADC_VREFmV)/((ADC_TOP_VALUE+1));
	return (unsigned int)ulSum;
}
     dd4:	04 c0       	rjmp	.+8      	; 0xdde <__portable_avr_delay_cycles+0xa>
     dd6:	61 50       	subi	r22, 0x01	; 1
     dd8:	71 09       	sbc	r23, r1
     dda:	81 09       	sbc	r24, r1
     ddc:	91 09       	sbc	r25, r1
     dde:	61 15       	cp	r22, r1
     de0:	71 05       	cpc	r23, r1
     de2:	81 05       	cpc	r24, r1
     de4:	91 05       	cpc	r25, r1
     de6:	b9 f7       	brne	.-18     	; 0xdd6 <__portable_avr_delay_cycles+0x2>
     de8:	08 95       	ret

00000dea <usart_serial_getchar>:
     dea:	cf 93       	push	r28
     dec:	df 93       	push	r29
     dee:	eb 01       	movw	r28, r22
     df0:	af da       	rcall	.-2722   	; 0x350 <usart_getchar>
     df2:	88 83       	st	Y, r24
     df4:	df 91       	pop	r29
     df6:	cf 91       	pop	r28
     df8:	08 95       	ret

00000dfa <usart_serial_putchar>:
     dfa:	a2 ca       	rjmp	.-2748   	; 0x340 <usart_putchar>
     dfc:	08 95       	ret

00000dfe <main>:
	
	adc_write_configuration(&MY_ADC, &adc_conf);
	adcch_write_configuration(&MY_ADC, MY_ADC_CH, &adcch_conf);
}

int main (void) {
     dfe:	cf 93       	push	r28
     e00:	df 93       	push	r29
     e02:	cd b7       	in	r28, 0x3d	; 61
     e04:	de b7       	in	r29, 0x3e	; 62
     e06:	2b 97       	sbiw	r28, 0x0b	; 11
     e08:	cd bf       	out	0x3d, r28	; 61
     e0a:	de bf       	out	0x3e, r29	; 62
	
	sysclk_init();
     e0c:	9e df       	rcall	.-196    	; 0xd4a <sysclk_init>
static void adc_init(void)
{
	struct adc_config adc_conf; //konfiguracja adc 
	struct adc_channel_config adcch_conf; //konfiguracja kanau adc  Channels in an ADC is the number of analog values that can be read at the same time.
	
	adc_read_configuration(&MY_ADC, &adc_conf); //czyta aktualn konfiguracje wskazanego adc i zapisuje j do bufora pod wskazanym adresem 
     e0e:	be 01       	movw	r22, r28
     e10:	6f 5f       	subi	r22, 0xFF	; 255
     e12:	7f 4f       	sbci	r23, 0xFF	; 255
     e14:	80 e0       	ldi	r24, 0x00	; 0
     e16:	92 e0       	ldi	r25, 0x02	; 2
     e18:	b7 de       	rcall	.-658    	; 0xb88 <adc_read_configuration>
	adcch_read_configuration(&MY_ADC, MY_ADC_CH, &adcch_conf); //czyta aktualn konfiguracje wskazanego kanau adc i zapisuje j do bufora pod wskazanym adresem 
     e1a:	ae 01       	movw	r20, r28
     e1c:	48 5f       	subi	r20, 0xF8	; 248
     e1e:	5f 4f       	sbci	r21, 0xFF	; 255
     e20:	61 e0       	ldi	r22, 0x01	; 1
     e22:	80 e0       	ldi	r24, 0x00	; 0
     e24:	92 e0       	ldi	r25, 0x02	; 2
     e26:	34 df       	rcall	.-408    	; 0xc90 <adcch_read_configuration>
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
     e28:	8a 81       	ldd	r24, Y+2	; 0x02
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
     e2a:	9b 81       	ldd	r25, Y+3	; 0x03
     e2c:	9f 78       	andi	r25, 0x8F	; 143
     e2e:	9b 83       	std	Y+3, r25	; 0x03
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
	case ADC_TRIG_MANUAL:
		conf->ctrlb &= ~ADC_FREERUN_bm;
     e30:	81 7e       	andi	r24, 0xE1	; 225
     e32:	80 61       	ori	r24, 0x10	; 16
     e34:	8a 83       	std	Y+2, r24	; 0x02
		conf->evctrl = ADC_EVACT_NONE_gc;
     e36:	1c 82       	std	Y+4, r1	; 0x04
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
     e38:	82 e0       	ldi	r24, 0x02	; 2
     e3a:	8d 83       	std	Y+5, r24	; 0x05
#if XMEGA_E
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
				ADC_CH_INPUTMODE_DIFFWGAINL_gc;
#else
		Assert(gain == 1);
		ch_conf->ctrl = ADC_CH_INPUTMODE_DIFF_gc;
     e3c:	88 87       	std	Y+8, r24	; 0x08
#endif
		ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
     e3e:	89 e2       	ldi	r24, 0x29	; 41
     e40:	89 87       	std	Y+9, r24	; 0x09
	ADC_REF_BANDGAP); //pod wskazan konfiguracj wpisujemy: wynik z znakiem, rozdzielczo 12 bitw,  vref = 1V; rozdzielczosc moze byc jeszcze 8 bitowa lub 12 left-adjusted, LSB = Vref/ 2^res = 0.24mV
	adc_set_conversion_trigger(&adc_conf, ADC_TRIG_MANUAL, 2, 0); //ustawienia triggera, jest on rczny, liczba kanaw 1, kanaw wyzwalanych wydarzeniem - 0
	adc_set_clock_rate(&adc_conf, 200000UL);
	adcch_set_input(&adcch_conf, ADCCH_POS_PIN5, ADCCH_NEG_PIN1, ADC_GAIN); 
	
	adc_write_configuration(&MY_ADC, &adc_conf);
     e42:	be 01       	movw	r22, r28
     e44:	6f 5f       	subi	r22, 0xFF	; 255
     e46:	7f 4f       	sbci	r23, 0xFF	; 255
     e48:	80 e0       	ldi	r24, 0x00	; 0
     e4a:	92 e0       	ldi	r25, 0x02	; 2
     e4c:	37 de       	rcall	.-914    	; 0xabc <adc_write_configuration>
	adcch_write_configuration(&MY_ADC, MY_ADC_CH, &adcch_conf);
     e4e:	ae 01       	movw	r20, r28
     e50:	48 5f       	subi	r20, 0xF8	; 248
     e52:	5f 4f       	sbci	r21, 0xFF	; 255
     e54:	61 e0       	ldi	r22, 0x01	; 1
     e56:	80 e0       	ldi	r24, 0x00	; 0
     e58:	92 e0       	ldi	r25, 0x02	; 2
     e5a:	cf de       	rcall	.-610    	; 0xbfa <adcch_write_configuration>
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
     e5c:	80 ea       	ldi	r24, 0xA0	; 160
     e5e:	9a e0       	ldi	r25, 0x0A	; 10
     e60:	80 93 20 20 	sts	0x2020, r24	; 0x802020 <stdio_base>
     e64:	90 93 21 20 	sts	0x2021, r25	; 0x802021 <stdio_base+0x1>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     e68:	8d ef       	ldi	r24, 0xFD	; 253
     e6a:	96 e0       	ldi	r25, 0x06	; 6
     e6c:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <ptr_put>
     e70:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <ptr_put+0x1>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     e74:	85 ef       	ldi	r24, 0xF5	; 245
     e76:	96 e0       	ldi	r25, 0x06	; 6
     e78:	80 93 18 20 	sts	0x2018, r24	; 0x802018 <ptr_get>
     e7c:	90 93 19 20 	sts	0x2019, r25	; 0x802019 <ptr_get+0x1>
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
     e80:	e6 e0       	ldi	r30, 0x06	; 6
     e82:	f0 e2       	ldi	r31, 0x20	; 32
     e84:	84 81       	ldd	r24, Z+4	; 0x04
     e86:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
     e88:	85 81       	ldd	r24, Z+5	; 0x05
     e8a:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
     e8c:	86 81       	ldd	r24, Z+6	; 0x06
     e8e:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
     e90:	80 81       	ld	r24, Z
     e92:	91 81       	ldd	r25, Z+1	; 0x01
     e94:	a2 81       	ldd	r26, Z+2	; 0x02
     e96:	b3 81       	ldd	r27, Z+3	; 0x03
     e98:	89 83       	std	Y+1, r24	; 0x01
     e9a:	9a 83       	std	Y+2, r25	; 0x02
     e9c:	ab 83       	std	Y+3, r26	; 0x03
		sysclk_enable_module(SYSCLK_PORT_D,PR_USART1_bm);
	}
#endif
#ifdef USARTE0
	if((uint16_t)usart == (uint16_t)&USARTE0) {
		sysclk_enable_module(SYSCLK_PORT_E,PR_USART0_bm);
     e9e:	bc 83       	std	Y+4, r27	; 0x04
     ea0:	60 e1       	ldi	r22, 0x10	; 16
     ea2:	85 e0       	ldi	r24, 0x05	; 5
#ifdef USARTF1
	if((uint16_t)usart == (uint16_t)&USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART1_bm);
	}
#endif
	if (usart_init_rs232(usart, &usart_rs232_options)) {
     ea4:	62 df       	rcall	.-316    	; 0xd6a <sysclk_enable_module>
     ea6:	be 01       	movw	r22, r28
     ea8:	6f 5f       	subi	r22, 0xFF	; 255
     eaa:	7f 4f       	sbci	r23, 0xFF	; 255
     eac:	80 ea       	ldi	r24, 0xA0	; 160
     eae:	9a e0       	ldi	r25, 0x0A	; 10
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
     eb0:	64 db       	rcall	.-2360   	; 0x57a <usart_init_rs232>
     eb2:	6f e1       	ldi	r22, 0x1F	; 31
     eb4:	71 e0       	ldi	r23, 0x01	; 1
     eb6:	83 e9       	ldi	r24, 0x93	; 147
     eb8:	96 e0       	ldi	r25, 0x06	; 6
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
     eba:	54 d0       	rcall	.+168    	; 0xf64 <fdevopen>
     ebc:	88 e0       	ldi	r24, 0x08	; 8
     ebe:	80 93 81 06 	sts	0x0681, r24	; 0x800681 <__TEXT_REGION_LENGTH__+0x7be681>
	

	
	
	int16_t result;
	adc_enable(&MY_ADC);
     ec2:	80 e0       	ldi	r24, 0x00	; 0
     ec4:	92 e0       	ldi	r25, 0x02	; 2
     ec6:	10 da       	rcall	.-3040   	; 0x2e8 <adc_enable>
 */
static inline void adc_start_conversion(ADC_t *adc, uint8_t ch_mask)
{
	irqflags_t flags = cpu_irq_save();
#if !XMEGA_E
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
     ec8:	00 e0       	ldi	r16, 0x00	; 0
     eca:	12 e0       	ldi	r17, 0x02	; 2
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
     ecc:	dd 24       	eor	r13, r13
     ece:	d3 94       	inc	r13
	while(1) {
		
		adc_start_conversion(&MY_ADC, MY_ADC_CH);
		adc_wait_for_interrupt_flag(&MY_ADC, MY_ADC_CH);
		result =  -adc_get_result(&MY_ADC, MY_ADC_CH);
		printf(" %d   \n\r" ,result);
     ed0:	0f 2e       	mov	r0, r31
     ed2:	fd e0       	ldi	r31, 0x0D	; 13
     ed4:	ef 2e       	mov	r14, r31
     ed6:	f0 e2       	ldi	r31, 0x20	; 32
     ed8:	ff 2e       	mov	r15, r31
     eda:	f0 2d       	mov	r31, r0

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     edc:	8f b7       	in	r24, 0x3f	; 63
     ede:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     ee0:	f8 94       	cli
	return flags;
     ee2:	99 81       	ldd	r25, Y+1	; 0x01
 */
static inline void adc_start_conversion(ADC_t *adc, uint8_t ch_mask)
{
	irqflags_t flags = cpu_irq_save();
#if !XMEGA_E
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
     ee4:	f8 01       	movw	r30, r16
     ee6:	80 81       	ld	r24, Z
     ee8:	84 60       	ori	r24, 0x04	; 4
     eea:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     eec:	9f bf       	out	0x3f, r25	; 63
 *
 * \return Mask with interrupt flags.
 */
static inline uint8_t adc_get_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	return (adc->INTFLAGS >> ADC_CH0IF_bp) & ch_mask;
     eee:	f8 01       	movw	r30, r16
     ef0:	86 81       	ldd	r24, Z+6	; 0x06
 * \arg \c ADC_CHn , where \c n specifies the channel. (These can be OR'ed
 * together.)
 */
static inline void adc_wait_for_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	do { } while (adc_get_interrupt_flag(adc, ch_mask) != ch_mask);
     ef2:	80 ff       	sbrs	r24, 0
     ef4:	fc cf       	rjmp	.-8      	; 0xeee <main+0xf0>
 *
 * \note The ADC must be enabled for this function to have any effect.
 */
static inline void adc_clear_interrupt_flag(ADC_t *adc, uint8_t ch_mask)
{
	adc->INTFLAGS = ch_mask << ADC_CH0IF_bp;
     ef6:	d6 82       	std	Z+6, r13	; 0x06
	
	while(1) {
		
		adc_start_conversion(&MY_ADC, MY_ADC_CH);
		adc_wait_for_interrupt_flag(&MY_ADC, MY_ADC_CH);
		result =  -adc_get_result(&MY_ADC, MY_ADC_CH);
     ef8:	84 a1       	ldd	r24, Z+36	; 0x24
		printf(" %d   \n\r" ,result);
     efa:	95 a1       	ldd	r25, Z+37	; 0x25
     efc:	91 95       	neg	r25
     efe:	81 95       	neg	r24
     f00:	91 09       	sbc	r25, r1
     f02:	9f 93       	push	r25
     f04:	8f 93       	push	r24
     f06:	ff 92       	push	r15
     f08:	ef 92       	push	r14
		delay_ms(250);
     f0a:	76 d0       	rcall	.+236    	; 0xff8 <printf>
     f0c:	66 e8       	ldi	r22, 0x86	; 134
     f0e:	75 e4       	ldi	r23, 0x45	; 69
     f10:	81 e0       	ldi	r24, 0x01	; 1
     f12:	90 e0       	ldi	r25, 0x00	; 0
     f14:	5f df       	rcall	.-322    	; 0xdd4 <__portable_avr_delay_cycles>

	}
     f16:	0f 90       	pop	r0
     f18:	0f 90       	pop	r0
     f1a:	0f 90       	pop	r0
     f1c:	0f 90       	pop	r0
     f1e:	de cf       	rjmp	.-68     	; 0xedc <main+0xde>

00000f20 <__udivmodsi4>:
     f20:	a1 e2       	ldi	r26, 0x21	; 33
     f22:	1a 2e       	mov	r1, r26
     f24:	aa 1b       	sub	r26, r26
     f26:	bb 1b       	sub	r27, r27
     f28:	fd 01       	movw	r30, r26
     f2a:	0d c0       	rjmp	.+26     	; 0xf46 <__udivmodsi4_ep>

00000f2c <__udivmodsi4_loop>:
     f2c:	aa 1f       	adc	r26, r26
     f2e:	bb 1f       	adc	r27, r27
     f30:	ee 1f       	adc	r30, r30
     f32:	ff 1f       	adc	r31, r31
     f34:	a2 17       	cp	r26, r18
     f36:	b3 07       	cpc	r27, r19
     f38:	e4 07       	cpc	r30, r20
     f3a:	f5 07       	cpc	r31, r21
     f3c:	20 f0       	brcs	.+8      	; 0xf46 <__udivmodsi4_ep>
     f3e:	a2 1b       	sub	r26, r18
     f40:	b3 0b       	sbc	r27, r19
     f42:	e4 0b       	sbc	r30, r20
     f44:	f5 0b       	sbc	r31, r21

00000f46 <__udivmodsi4_ep>:
     f46:	66 1f       	adc	r22, r22
     f48:	77 1f       	adc	r23, r23
     f4a:	88 1f       	adc	r24, r24
     f4c:	99 1f       	adc	r25, r25
     f4e:	1a 94       	dec	r1
     f50:	69 f7       	brne	.-38     	; 0xf2c <__udivmodsi4_loop>
     f52:	60 95       	com	r22
     f54:	70 95       	com	r23
     f56:	80 95       	com	r24
     f58:	90 95       	com	r25
     f5a:	9b 01       	movw	r18, r22
     f5c:	ac 01       	movw	r20, r24
     f5e:	bd 01       	movw	r22, r26
     f60:	cf 01       	movw	r24, r30
     f62:	08 95       	ret

00000f64 <fdevopen>:
     f64:	0f 93       	push	r16
     f66:	1f 93       	push	r17
     f68:	cf 93       	push	r28
     f6a:	df 93       	push	r29
     f6c:	00 97       	sbiw	r24, 0x00	; 0
     f6e:	31 f4       	brne	.+12     	; 0xf7c <fdevopen+0x18>
     f70:	61 15       	cp	r22, r1
     f72:	71 05       	cpc	r23, r1
     f74:	19 f4       	brne	.+6      	; 0xf7c <fdevopen+0x18>
     f76:	80 e0       	ldi	r24, 0x00	; 0
     f78:	90 e0       	ldi	r25, 0x00	; 0
     f7a:	39 c0       	rjmp	.+114    	; 0xfee <fdevopen+0x8a>
     f7c:	8b 01       	movw	r16, r22
     f7e:	ec 01       	movw	r28, r24
     f80:	6e e0       	ldi	r22, 0x0E	; 14
     f82:	70 e0       	ldi	r23, 0x00	; 0
     f84:	81 e0       	ldi	r24, 0x01	; 1
     f86:	90 e0       	ldi	r25, 0x00	; 0
     f88:	41 d2       	rcall	.+1154   	; 0x140c <calloc>
     f8a:	fc 01       	movw	r30, r24
     f8c:	89 2b       	or	r24, r25
     f8e:	99 f3       	breq	.-26     	; 0xf76 <fdevopen+0x12>
     f90:	80 e8       	ldi	r24, 0x80	; 128
     f92:	83 83       	std	Z+3, r24	; 0x03
     f94:	01 15       	cp	r16, r1
     f96:	11 05       	cpc	r17, r1
     f98:	71 f0       	breq	.+28     	; 0xfb6 <fdevopen+0x52>
     f9a:	02 87       	std	Z+10, r16	; 0x0a
     f9c:	13 87       	std	Z+11, r17	; 0x0b
     f9e:	81 e8       	ldi	r24, 0x81	; 129
     fa0:	83 83       	std	Z+3, r24	; 0x03
     fa2:	80 91 28 20 	lds	r24, 0x2028	; 0x802028 <__iob>
     fa6:	90 91 29 20 	lds	r25, 0x2029	; 0x802029 <__iob+0x1>
     faa:	89 2b       	or	r24, r25
     fac:	21 f4       	brne	.+8      	; 0xfb6 <fdevopen+0x52>
     fae:	e0 93 28 20 	sts	0x2028, r30	; 0x802028 <__iob>
     fb2:	f0 93 29 20 	sts	0x2029, r31	; 0x802029 <__iob+0x1>
     fb6:	20 97       	sbiw	r28, 0x00	; 0
     fb8:	c9 f0       	breq	.+50     	; 0xfec <fdevopen+0x88>
     fba:	c0 87       	std	Z+8, r28	; 0x08
     fbc:	d1 87       	std	Z+9, r29	; 0x09
     fbe:	83 81       	ldd	r24, Z+3	; 0x03
     fc0:	82 60       	ori	r24, 0x02	; 2
     fc2:	83 83       	std	Z+3, r24	; 0x03
     fc4:	80 91 2a 20 	lds	r24, 0x202A	; 0x80202a <__iob+0x2>
     fc8:	90 91 2b 20 	lds	r25, 0x202B	; 0x80202b <__iob+0x3>
     fcc:	89 2b       	or	r24, r25
     fce:	71 f4       	brne	.+28     	; 0xfec <fdevopen+0x88>
     fd0:	e0 93 2a 20 	sts	0x202A, r30	; 0x80202a <__iob+0x2>
     fd4:	f0 93 2b 20 	sts	0x202B, r31	; 0x80202b <__iob+0x3>
     fd8:	80 91 2c 20 	lds	r24, 0x202C	; 0x80202c <__iob+0x4>
     fdc:	90 91 2d 20 	lds	r25, 0x202D	; 0x80202d <__iob+0x5>
     fe0:	89 2b       	or	r24, r25
     fe2:	21 f4       	brne	.+8      	; 0xfec <fdevopen+0x88>
     fe4:	e0 93 2c 20 	sts	0x202C, r30	; 0x80202c <__iob+0x4>
     fe8:	f0 93 2d 20 	sts	0x202D, r31	; 0x80202d <__iob+0x5>
     fec:	cf 01       	movw	r24, r30
     fee:	df 91       	pop	r29
     ff0:	cf 91       	pop	r28
     ff2:	1f 91       	pop	r17
     ff4:	0f 91       	pop	r16
     ff6:	08 95       	ret

00000ff8 <printf>:
     ff8:	cf 93       	push	r28
     ffa:	df 93       	push	r29
     ffc:	cd b7       	in	r28, 0x3d	; 61
     ffe:	de b7       	in	r29, 0x3e	; 62
    1000:	ae 01       	movw	r20, r28
    1002:	4a 5f       	subi	r20, 0xFA	; 250
    1004:	5f 4f       	sbci	r21, 0xFF	; 255
    1006:	fa 01       	movw	r30, r20
    1008:	61 91       	ld	r22, Z+
    100a:	71 91       	ld	r23, Z+
    100c:	af 01       	movw	r20, r30
    100e:	80 91 2a 20 	lds	r24, 0x202A	; 0x80202a <__iob+0x2>
    1012:	90 91 2b 20 	lds	r25, 0x202B	; 0x80202b <__iob+0x3>
    1016:	03 d0       	rcall	.+6      	; 0x101e <vfprintf>
    1018:	df 91       	pop	r29
    101a:	cf 91       	pop	r28
    101c:	08 95       	ret

0000101e <vfprintf>:
    101e:	2f 92       	push	r2
    1020:	3f 92       	push	r3
    1022:	4f 92       	push	r4
    1024:	5f 92       	push	r5
    1026:	6f 92       	push	r6
    1028:	7f 92       	push	r7
    102a:	8f 92       	push	r8
    102c:	9f 92       	push	r9
    102e:	af 92       	push	r10
    1030:	bf 92       	push	r11
    1032:	cf 92       	push	r12
    1034:	df 92       	push	r13
    1036:	ef 92       	push	r14
    1038:	ff 92       	push	r15
    103a:	0f 93       	push	r16
    103c:	1f 93       	push	r17
    103e:	cf 93       	push	r28
    1040:	df 93       	push	r29
    1042:	cd b7       	in	r28, 0x3d	; 61
    1044:	de b7       	in	r29, 0x3e	; 62
    1046:	2b 97       	sbiw	r28, 0x0b	; 11
    1048:	cd bf       	out	0x3d, r28	; 61
    104a:	de bf       	out	0x3e, r29	; 62
    104c:	6c 01       	movw	r12, r24
    104e:	7b 01       	movw	r14, r22
    1050:	8a 01       	movw	r16, r20
    1052:	fc 01       	movw	r30, r24
    1054:	16 82       	std	Z+6, r1	; 0x06
    1056:	17 82       	std	Z+7, r1	; 0x07
    1058:	83 81       	ldd	r24, Z+3	; 0x03
    105a:	81 ff       	sbrs	r24, 1
    105c:	bf c1       	rjmp	.+894    	; 0x13dc <vfprintf+0x3be>
    105e:	ce 01       	movw	r24, r28
    1060:	01 96       	adiw	r24, 0x01	; 1
    1062:	3c 01       	movw	r6, r24
    1064:	f6 01       	movw	r30, r12
    1066:	93 81       	ldd	r25, Z+3	; 0x03
    1068:	f7 01       	movw	r30, r14
    106a:	93 fd       	sbrc	r25, 3
    106c:	85 91       	lpm	r24, Z+
    106e:	93 ff       	sbrs	r25, 3
    1070:	81 91       	ld	r24, Z+
    1072:	7f 01       	movw	r14, r30
    1074:	88 23       	and	r24, r24
    1076:	09 f4       	brne	.+2      	; 0x107a <vfprintf+0x5c>
    1078:	ad c1       	rjmp	.+858    	; 0x13d4 <vfprintf+0x3b6>
    107a:	85 32       	cpi	r24, 0x25	; 37
    107c:	39 f4       	brne	.+14     	; 0x108c <vfprintf+0x6e>
    107e:	93 fd       	sbrc	r25, 3
    1080:	85 91       	lpm	r24, Z+
    1082:	93 ff       	sbrs	r25, 3
    1084:	81 91       	ld	r24, Z+
    1086:	7f 01       	movw	r14, r30
    1088:	85 32       	cpi	r24, 0x25	; 37
    108a:	21 f4       	brne	.+8      	; 0x1094 <vfprintf+0x76>
    108c:	b6 01       	movw	r22, r12
    108e:	90 e0       	ldi	r25, 0x00	; 0
    1090:	15 d3       	rcall	.+1578   	; 0x16bc <fputc>
    1092:	e8 cf       	rjmp	.-48     	; 0x1064 <vfprintf+0x46>
    1094:	91 2c       	mov	r9, r1
    1096:	21 2c       	mov	r2, r1
    1098:	31 2c       	mov	r3, r1
    109a:	ff e1       	ldi	r31, 0x1F	; 31
    109c:	f3 15       	cp	r31, r3
    109e:	d8 f0       	brcs	.+54     	; 0x10d6 <vfprintf+0xb8>
    10a0:	8b 32       	cpi	r24, 0x2B	; 43
    10a2:	79 f0       	breq	.+30     	; 0x10c2 <vfprintf+0xa4>
    10a4:	38 f4       	brcc	.+14     	; 0x10b4 <vfprintf+0x96>
    10a6:	80 32       	cpi	r24, 0x20	; 32
    10a8:	79 f0       	breq	.+30     	; 0x10c8 <vfprintf+0xaa>
    10aa:	83 32       	cpi	r24, 0x23	; 35
    10ac:	a1 f4       	brne	.+40     	; 0x10d6 <vfprintf+0xb8>
    10ae:	23 2d       	mov	r18, r3
    10b0:	20 61       	ori	r18, 0x10	; 16
    10b2:	1d c0       	rjmp	.+58     	; 0x10ee <vfprintf+0xd0>
    10b4:	8d 32       	cpi	r24, 0x2D	; 45
    10b6:	61 f0       	breq	.+24     	; 0x10d0 <vfprintf+0xb2>
    10b8:	80 33       	cpi	r24, 0x30	; 48
    10ba:	69 f4       	brne	.+26     	; 0x10d6 <vfprintf+0xb8>
    10bc:	23 2d       	mov	r18, r3
    10be:	21 60       	ori	r18, 0x01	; 1
    10c0:	16 c0       	rjmp	.+44     	; 0x10ee <vfprintf+0xd0>
    10c2:	83 2d       	mov	r24, r3
    10c4:	82 60       	ori	r24, 0x02	; 2
    10c6:	38 2e       	mov	r3, r24
    10c8:	e3 2d       	mov	r30, r3
    10ca:	e4 60       	ori	r30, 0x04	; 4
    10cc:	3e 2e       	mov	r3, r30
    10ce:	2a c0       	rjmp	.+84     	; 0x1124 <vfprintf+0x106>
    10d0:	f3 2d       	mov	r31, r3
    10d2:	f8 60       	ori	r31, 0x08	; 8
    10d4:	1d c0       	rjmp	.+58     	; 0x1110 <vfprintf+0xf2>
    10d6:	37 fc       	sbrc	r3, 7
    10d8:	2d c0       	rjmp	.+90     	; 0x1134 <vfprintf+0x116>
    10da:	20 ed       	ldi	r18, 0xD0	; 208
    10dc:	28 0f       	add	r18, r24
    10de:	2a 30       	cpi	r18, 0x0A	; 10
    10e0:	40 f0       	brcs	.+16     	; 0x10f2 <vfprintf+0xd4>
    10e2:	8e 32       	cpi	r24, 0x2E	; 46
    10e4:	b9 f4       	brne	.+46     	; 0x1114 <vfprintf+0xf6>
    10e6:	36 fc       	sbrc	r3, 6
    10e8:	75 c1       	rjmp	.+746    	; 0x13d4 <vfprintf+0x3b6>
    10ea:	23 2d       	mov	r18, r3
    10ec:	20 64       	ori	r18, 0x40	; 64
    10ee:	32 2e       	mov	r3, r18
    10f0:	19 c0       	rjmp	.+50     	; 0x1124 <vfprintf+0x106>
    10f2:	36 fe       	sbrs	r3, 6
    10f4:	06 c0       	rjmp	.+12     	; 0x1102 <vfprintf+0xe4>
    10f6:	8a e0       	ldi	r24, 0x0A	; 10
    10f8:	98 9e       	mul	r9, r24
    10fa:	20 0d       	add	r18, r0
    10fc:	11 24       	eor	r1, r1
    10fe:	92 2e       	mov	r9, r18
    1100:	11 c0       	rjmp	.+34     	; 0x1124 <vfprintf+0x106>
    1102:	ea e0       	ldi	r30, 0x0A	; 10
    1104:	2e 9e       	mul	r2, r30
    1106:	20 0d       	add	r18, r0
    1108:	11 24       	eor	r1, r1
    110a:	22 2e       	mov	r2, r18
    110c:	f3 2d       	mov	r31, r3
    110e:	f0 62       	ori	r31, 0x20	; 32
    1110:	3f 2e       	mov	r3, r31
    1112:	08 c0       	rjmp	.+16     	; 0x1124 <vfprintf+0x106>
    1114:	8c 36       	cpi	r24, 0x6C	; 108
    1116:	21 f4       	brne	.+8      	; 0x1120 <vfprintf+0x102>
    1118:	83 2d       	mov	r24, r3
    111a:	80 68       	ori	r24, 0x80	; 128
    111c:	38 2e       	mov	r3, r24
    111e:	02 c0       	rjmp	.+4      	; 0x1124 <vfprintf+0x106>
    1120:	88 36       	cpi	r24, 0x68	; 104
    1122:	41 f4       	brne	.+16     	; 0x1134 <vfprintf+0x116>
    1124:	f7 01       	movw	r30, r14
    1126:	93 fd       	sbrc	r25, 3
    1128:	85 91       	lpm	r24, Z+
    112a:	93 ff       	sbrs	r25, 3
    112c:	81 91       	ld	r24, Z+
    112e:	7f 01       	movw	r14, r30
    1130:	81 11       	cpse	r24, r1
    1132:	b3 cf       	rjmp	.-154    	; 0x109a <vfprintf+0x7c>
    1134:	98 2f       	mov	r25, r24
    1136:	9f 7d       	andi	r25, 0xDF	; 223
    1138:	95 54       	subi	r25, 0x45	; 69
    113a:	93 30       	cpi	r25, 0x03	; 3
    113c:	28 f4       	brcc	.+10     	; 0x1148 <vfprintf+0x12a>
    113e:	0c 5f       	subi	r16, 0xFC	; 252
    1140:	1f 4f       	sbci	r17, 0xFF	; 255
    1142:	9f e3       	ldi	r25, 0x3F	; 63
    1144:	99 83       	std	Y+1, r25	; 0x01
    1146:	0d c0       	rjmp	.+26     	; 0x1162 <vfprintf+0x144>
    1148:	83 36       	cpi	r24, 0x63	; 99
    114a:	31 f0       	breq	.+12     	; 0x1158 <vfprintf+0x13a>
    114c:	83 37       	cpi	r24, 0x73	; 115
    114e:	71 f0       	breq	.+28     	; 0x116c <vfprintf+0x14e>
    1150:	83 35       	cpi	r24, 0x53	; 83
    1152:	09 f0       	breq	.+2      	; 0x1156 <vfprintf+0x138>
    1154:	55 c0       	rjmp	.+170    	; 0x1200 <vfprintf+0x1e2>
    1156:	20 c0       	rjmp	.+64     	; 0x1198 <vfprintf+0x17a>
    1158:	f8 01       	movw	r30, r16
    115a:	80 81       	ld	r24, Z
    115c:	89 83       	std	Y+1, r24	; 0x01
    115e:	0e 5f       	subi	r16, 0xFE	; 254
    1160:	1f 4f       	sbci	r17, 0xFF	; 255
    1162:	88 24       	eor	r8, r8
    1164:	83 94       	inc	r8
    1166:	91 2c       	mov	r9, r1
    1168:	53 01       	movw	r10, r6
    116a:	12 c0       	rjmp	.+36     	; 0x1190 <vfprintf+0x172>
    116c:	28 01       	movw	r4, r16
    116e:	f2 e0       	ldi	r31, 0x02	; 2
    1170:	4f 0e       	add	r4, r31
    1172:	51 1c       	adc	r5, r1
    1174:	f8 01       	movw	r30, r16
    1176:	a0 80       	ld	r10, Z
    1178:	b1 80       	ldd	r11, Z+1	; 0x01
    117a:	36 fe       	sbrs	r3, 6
    117c:	03 c0       	rjmp	.+6      	; 0x1184 <vfprintf+0x166>
    117e:	69 2d       	mov	r22, r9
    1180:	70 e0       	ldi	r23, 0x00	; 0
    1182:	02 c0       	rjmp	.+4      	; 0x1188 <vfprintf+0x16a>
    1184:	6f ef       	ldi	r22, 0xFF	; 255
    1186:	7f ef       	ldi	r23, 0xFF	; 255
    1188:	c5 01       	movw	r24, r10
    118a:	8d d2       	rcall	.+1306   	; 0x16a6 <strnlen>
    118c:	4c 01       	movw	r8, r24
    118e:	82 01       	movw	r16, r4
    1190:	f3 2d       	mov	r31, r3
    1192:	ff 77       	andi	r31, 0x7F	; 127
    1194:	3f 2e       	mov	r3, r31
    1196:	15 c0       	rjmp	.+42     	; 0x11c2 <vfprintf+0x1a4>
    1198:	28 01       	movw	r4, r16
    119a:	22 e0       	ldi	r18, 0x02	; 2
    119c:	42 0e       	add	r4, r18
    119e:	51 1c       	adc	r5, r1
    11a0:	f8 01       	movw	r30, r16
    11a2:	a0 80       	ld	r10, Z
    11a4:	b1 80       	ldd	r11, Z+1	; 0x01
    11a6:	36 fe       	sbrs	r3, 6
    11a8:	03 c0       	rjmp	.+6      	; 0x11b0 <vfprintf+0x192>
    11aa:	69 2d       	mov	r22, r9
    11ac:	70 e0       	ldi	r23, 0x00	; 0
    11ae:	02 c0       	rjmp	.+4      	; 0x11b4 <vfprintf+0x196>
    11b0:	6f ef       	ldi	r22, 0xFF	; 255
    11b2:	7f ef       	ldi	r23, 0xFF	; 255
    11b4:	c5 01       	movw	r24, r10
    11b6:	65 d2       	rcall	.+1226   	; 0x1682 <strnlen_P>
    11b8:	4c 01       	movw	r8, r24
    11ba:	f3 2d       	mov	r31, r3
    11bc:	f0 68       	ori	r31, 0x80	; 128
    11be:	3f 2e       	mov	r3, r31
    11c0:	82 01       	movw	r16, r4
    11c2:	33 fc       	sbrc	r3, 3
    11c4:	19 c0       	rjmp	.+50     	; 0x11f8 <vfprintf+0x1da>
    11c6:	82 2d       	mov	r24, r2
    11c8:	90 e0       	ldi	r25, 0x00	; 0
    11ca:	88 16       	cp	r8, r24
    11cc:	99 06       	cpc	r9, r25
    11ce:	a0 f4       	brcc	.+40     	; 0x11f8 <vfprintf+0x1da>
    11d0:	b6 01       	movw	r22, r12
    11d2:	80 e2       	ldi	r24, 0x20	; 32
    11d4:	90 e0       	ldi	r25, 0x00	; 0
    11d6:	72 d2       	rcall	.+1252   	; 0x16bc <fputc>
    11d8:	2a 94       	dec	r2
    11da:	f5 cf       	rjmp	.-22     	; 0x11c6 <vfprintf+0x1a8>
    11dc:	f5 01       	movw	r30, r10
    11de:	37 fc       	sbrc	r3, 7
    11e0:	85 91       	lpm	r24, Z+
    11e2:	37 fe       	sbrs	r3, 7
    11e4:	81 91       	ld	r24, Z+
    11e6:	5f 01       	movw	r10, r30
    11e8:	b6 01       	movw	r22, r12
    11ea:	90 e0       	ldi	r25, 0x00	; 0
    11ec:	67 d2       	rcall	.+1230   	; 0x16bc <fputc>
    11ee:	21 10       	cpse	r2, r1
    11f0:	2a 94       	dec	r2
    11f2:	21 e0       	ldi	r18, 0x01	; 1
    11f4:	82 1a       	sub	r8, r18
    11f6:	91 08       	sbc	r9, r1
    11f8:	81 14       	cp	r8, r1
    11fa:	91 04       	cpc	r9, r1
    11fc:	79 f7       	brne	.-34     	; 0x11dc <vfprintf+0x1be>
    11fe:	e1 c0       	rjmp	.+450    	; 0x13c2 <vfprintf+0x3a4>
    1200:	84 36       	cpi	r24, 0x64	; 100
    1202:	11 f0       	breq	.+4      	; 0x1208 <vfprintf+0x1ea>
    1204:	89 36       	cpi	r24, 0x69	; 105
    1206:	39 f5       	brne	.+78     	; 0x1256 <vfprintf+0x238>
    1208:	f8 01       	movw	r30, r16
    120a:	37 fe       	sbrs	r3, 7
    120c:	07 c0       	rjmp	.+14     	; 0x121c <vfprintf+0x1fe>
    120e:	60 81       	ld	r22, Z
    1210:	71 81       	ldd	r23, Z+1	; 0x01
    1212:	82 81       	ldd	r24, Z+2	; 0x02
    1214:	93 81       	ldd	r25, Z+3	; 0x03
    1216:	0c 5f       	subi	r16, 0xFC	; 252
    1218:	1f 4f       	sbci	r17, 0xFF	; 255
    121a:	08 c0       	rjmp	.+16     	; 0x122c <vfprintf+0x20e>
    121c:	60 81       	ld	r22, Z
    121e:	71 81       	ldd	r23, Z+1	; 0x01
    1220:	07 2e       	mov	r0, r23
    1222:	00 0c       	add	r0, r0
    1224:	88 0b       	sbc	r24, r24
    1226:	99 0b       	sbc	r25, r25
    1228:	0e 5f       	subi	r16, 0xFE	; 254
    122a:	1f 4f       	sbci	r17, 0xFF	; 255
    122c:	f3 2d       	mov	r31, r3
    122e:	ff 76       	andi	r31, 0x6F	; 111
    1230:	3f 2e       	mov	r3, r31
    1232:	97 ff       	sbrs	r25, 7
    1234:	09 c0       	rjmp	.+18     	; 0x1248 <vfprintf+0x22a>
    1236:	90 95       	com	r25
    1238:	80 95       	com	r24
    123a:	70 95       	com	r23
    123c:	61 95       	neg	r22
    123e:	7f 4f       	sbci	r23, 0xFF	; 255
    1240:	8f 4f       	sbci	r24, 0xFF	; 255
    1242:	9f 4f       	sbci	r25, 0xFF	; 255
    1244:	f0 68       	ori	r31, 0x80	; 128
    1246:	3f 2e       	mov	r3, r31
    1248:	2a e0       	ldi	r18, 0x0A	; 10
    124a:	30 e0       	ldi	r19, 0x00	; 0
    124c:	a3 01       	movw	r20, r6
    124e:	72 d2       	rcall	.+1252   	; 0x1734 <__ultoa_invert>
    1250:	88 2e       	mov	r8, r24
    1252:	86 18       	sub	r8, r6
    1254:	44 c0       	rjmp	.+136    	; 0x12de <vfprintf+0x2c0>
    1256:	85 37       	cpi	r24, 0x75	; 117
    1258:	31 f4       	brne	.+12     	; 0x1266 <vfprintf+0x248>
    125a:	23 2d       	mov	r18, r3
    125c:	2f 7e       	andi	r18, 0xEF	; 239
    125e:	b2 2e       	mov	r11, r18
    1260:	2a e0       	ldi	r18, 0x0A	; 10
    1262:	30 e0       	ldi	r19, 0x00	; 0
    1264:	25 c0       	rjmp	.+74     	; 0x12b0 <vfprintf+0x292>
    1266:	93 2d       	mov	r25, r3
    1268:	99 7f       	andi	r25, 0xF9	; 249
    126a:	b9 2e       	mov	r11, r25
    126c:	8f 36       	cpi	r24, 0x6F	; 111
    126e:	c1 f0       	breq	.+48     	; 0x12a0 <vfprintf+0x282>
    1270:	18 f4       	brcc	.+6      	; 0x1278 <vfprintf+0x25a>
    1272:	88 35       	cpi	r24, 0x58	; 88
    1274:	79 f0       	breq	.+30     	; 0x1294 <vfprintf+0x276>
    1276:	ae c0       	rjmp	.+348    	; 0x13d4 <vfprintf+0x3b6>
    1278:	80 37       	cpi	r24, 0x70	; 112
    127a:	19 f0       	breq	.+6      	; 0x1282 <vfprintf+0x264>
    127c:	88 37       	cpi	r24, 0x78	; 120
    127e:	21 f0       	breq	.+8      	; 0x1288 <vfprintf+0x26a>
    1280:	a9 c0       	rjmp	.+338    	; 0x13d4 <vfprintf+0x3b6>
    1282:	e9 2f       	mov	r30, r25
    1284:	e0 61       	ori	r30, 0x10	; 16
    1286:	be 2e       	mov	r11, r30
    1288:	b4 fe       	sbrs	r11, 4
    128a:	0d c0       	rjmp	.+26     	; 0x12a6 <vfprintf+0x288>
    128c:	fb 2d       	mov	r31, r11
    128e:	f4 60       	ori	r31, 0x04	; 4
    1290:	bf 2e       	mov	r11, r31
    1292:	09 c0       	rjmp	.+18     	; 0x12a6 <vfprintf+0x288>
    1294:	34 fe       	sbrs	r3, 4
    1296:	0a c0       	rjmp	.+20     	; 0x12ac <vfprintf+0x28e>
    1298:	29 2f       	mov	r18, r25
    129a:	26 60       	ori	r18, 0x06	; 6
    129c:	b2 2e       	mov	r11, r18
    129e:	06 c0       	rjmp	.+12     	; 0x12ac <vfprintf+0x28e>
    12a0:	28 e0       	ldi	r18, 0x08	; 8
    12a2:	30 e0       	ldi	r19, 0x00	; 0
    12a4:	05 c0       	rjmp	.+10     	; 0x12b0 <vfprintf+0x292>
    12a6:	20 e1       	ldi	r18, 0x10	; 16
    12a8:	30 e0       	ldi	r19, 0x00	; 0
    12aa:	02 c0       	rjmp	.+4      	; 0x12b0 <vfprintf+0x292>
    12ac:	20 e1       	ldi	r18, 0x10	; 16
    12ae:	32 e0       	ldi	r19, 0x02	; 2
    12b0:	f8 01       	movw	r30, r16
    12b2:	b7 fe       	sbrs	r11, 7
    12b4:	07 c0       	rjmp	.+14     	; 0x12c4 <vfprintf+0x2a6>
    12b6:	60 81       	ld	r22, Z
    12b8:	71 81       	ldd	r23, Z+1	; 0x01
    12ba:	82 81       	ldd	r24, Z+2	; 0x02
    12bc:	93 81       	ldd	r25, Z+3	; 0x03
    12be:	0c 5f       	subi	r16, 0xFC	; 252
    12c0:	1f 4f       	sbci	r17, 0xFF	; 255
    12c2:	06 c0       	rjmp	.+12     	; 0x12d0 <vfprintf+0x2b2>
    12c4:	60 81       	ld	r22, Z
    12c6:	71 81       	ldd	r23, Z+1	; 0x01
    12c8:	80 e0       	ldi	r24, 0x00	; 0
    12ca:	90 e0       	ldi	r25, 0x00	; 0
    12cc:	0e 5f       	subi	r16, 0xFE	; 254
    12ce:	1f 4f       	sbci	r17, 0xFF	; 255
    12d0:	a3 01       	movw	r20, r6
    12d2:	30 d2       	rcall	.+1120   	; 0x1734 <__ultoa_invert>
    12d4:	88 2e       	mov	r8, r24
    12d6:	86 18       	sub	r8, r6
    12d8:	fb 2d       	mov	r31, r11
    12da:	ff 77       	andi	r31, 0x7F	; 127
    12dc:	3f 2e       	mov	r3, r31
    12de:	36 fe       	sbrs	r3, 6
    12e0:	0d c0       	rjmp	.+26     	; 0x12fc <vfprintf+0x2de>
    12e2:	23 2d       	mov	r18, r3
    12e4:	2e 7f       	andi	r18, 0xFE	; 254
    12e6:	a2 2e       	mov	r10, r18
    12e8:	89 14       	cp	r8, r9
    12ea:	58 f4       	brcc	.+22     	; 0x1302 <vfprintf+0x2e4>
    12ec:	34 fe       	sbrs	r3, 4
    12ee:	0b c0       	rjmp	.+22     	; 0x1306 <vfprintf+0x2e8>
    12f0:	32 fc       	sbrc	r3, 2
    12f2:	09 c0       	rjmp	.+18     	; 0x1306 <vfprintf+0x2e8>
    12f4:	83 2d       	mov	r24, r3
    12f6:	8e 7e       	andi	r24, 0xEE	; 238
    12f8:	a8 2e       	mov	r10, r24
    12fa:	05 c0       	rjmp	.+10     	; 0x1306 <vfprintf+0x2e8>
    12fc:	b8 2c       	mov	r11, r8
    12fe:	a3 2c       	mov	r10, r3
    1300:	03 c0       	rjmp	.+6      	; 0x1308 <vfprintf+0x2ea>
    1302:	b8 2c       	mov	r11, r8
    1304:	01 c0       	rjmp	.+2      	; 0x1308 <vfprintf+0x2ea>
    1306:	b9 2c       	mov	r11, r9
    1308:	a4 fe       	sbrs	r10, 4
    130a:	0f c0       	rjmp	.+30     	; 0x132a <vfprintf+0x30c>
    130c:	fe 01       	movw	r30, r28
    130e:	e8 0d       	add	r30, r8
    1310:	f1 1d       	adc	r31, r1
    1312:	80 81       	ld	r24, Z
    1314:	80 33       	cpi	r24, 0x30	; 48
    1316:	21 f4       	brne	.+8      	; 0x1320 <vfprintf+0x302>
    1318:	9a 2d       	mov	r25, r10
    131a:	99 7e       	andi	r25, 0xE9	; 233
    131c:	a9 2e       	mov	r10, r25
    131e:	09 c0       	rjmp	.+18     	; 0x1332 <vfprintf+0x314>
    1320:	a2 fe       	sbrs	r10, 2
    1322:	06 c0       	rjmp	.+12     	; 0x1330 <vfprintf+0x312>
    1324:	b3 94       	inc	r11
    1326:	b3 94       	inc	r11
    1328:	04 c0       	rjmp	.+8      	; 0x1332 <vfprintf+0x314>
    132a:	8a 2d       	mov	r24, r10
    132c:	86 78       	andi	r24, 0x86	; 134
    132e:	09 f0       	breq	.+2      	; 0x1332 <vfprintf+0x314>
    1330:	b3 94       	inc	r11
    1332:	a3 fc       	sbrc	r10, 3
    1334:	10 c0       	rjmp	.+32     	; 0x1356 <vfprintf+0x338>
    1336:	a0 fe       	sbrs	r10, 0
    1338:	06 c0       	rjmp	.+12     	; 0x1346 <vfprintf+0x328>
    133a:	b2 14       	cp	r11, r2
    133c:	80 f4       	brcc	.+32     	; 0x135e <vfprintf+0x340>
    133e:	28 0c       	add	r2, r8
    1340:	92 2c       	mov	r9, r2
    1342:	9b 18       	sub	r9, r11
    1344:	0d c0       	rjmp	.+26     	; 0x1360 <vfprintf+0x342>
    1346:	b2 14       	cp	r11, r2
    1348:	58 f4       	brcc	.+22     	; 0x1360 <vfprintf+0x342>
    134a:	b6 01       	movw	r22, r12
    134c:	80 e2       	ldi	r24, 0x20	; 32
    134e:	90 e0       	ldi	r25, 0x00	; 0
    1350:	b5 d1       	rcall	.+874    	; 0x16bc <fputc>
    1352:	b3 94       	inc	r11
    1354:	f8 cf       	rjmp	.-16     	; 0x1346 <vfprintf+0x328>
    1356:	b2 14       	cp	r11, r2
    1358:	18 f4       	brcc	.+6      	; 0x1360 <vfprintf+0x342>
    135a:	2b 18       	sub	r2, r11
    135c:	02 c0       	rjmp	.+4      	; 0x1362 <vfprintf+0x344>
    135e:	98 2c       	mov	r9, r8
    1360:	21 2c       	mov	r2, r1
    1362:	a4 fe       	sbrs	r10, 4
    1364:	0f c0       	rjmp	.+30     	; 0x1384 <vfprintf+0x366>
    1366:	b6 01       	movw	r22, r12
    1368:	80 e3       	ldi	r24, 0x30	; 48
    136a:	90 e0       	ldi	r25, 0x00	; 0
    136c:	a7 d1       	rcall	.+846    	; 0x16bc <fputc>
    136e:	a2 fe       	sbrs	r10, 2
    1370:	16 c0       	rjmp	.+44     	; 0x139e <vfprintf+0x380>
    1372:	a1 fc       	sbrc	r10, 1
    1374:	03 c0       	rjmp	.+6      	; 0x137c <vfprintf+0x35e>
    1376:	88 e7       	ldi	r24, 0x78	; 120
    1378:	90 e0       	ldi	r25, 0x00	; 0
    137a:	02 c0       	rjmp	.+4      	; 0x1380 <vfprintf+0x362>
    137c:	88 e5       	ldi	r24, 0x58	; 88
    137e:	90 e0       	ldi	r25, 0x00	; 0
    1380:	b6 01       	movw	r22, r12
    1382:	0c c0       	rjmp	.+24     	; 0x139c <vfprintf+0x37e>
    1384:	8a 2d       	mov	r24, r10
    1386:	86 78       	andi	r24, 0x86	; 134
    1388:	51 f0       	breq	.+20     	; 0x139e <vfprintf+0x380>
    138a:	a1 fe       	sbrs	r10, 1
    138c:	02 c0       	rjmp	.+4      	; 0x1392 <vfprintf+0x374>
    138e:	8b e2       	ldi	r24, 0x2B	; 43
    1390:	01 c0       	rjmp	.+2      	; 0x1394 <vfprintf+0x376>
    1392:	80 e2       	ldi	r24, 0x20	; 32
    1394:	a7 fc       	sbrc	r10, 7
    1396:	8d e2       	ldi	r24, 0x2D	; 45
    1398:	b6 01       	movw	r22, r12
    139a:	90 e0       	ldi	r25, 0x00	; 0
    139c:	8f d1       	rcall	.+798    	; 0x16bc <fputc>
    139e:	89 14       	cp	r8, r9
    13a0:	30 f4       	brcc	.+12     	; 0x13ae <vfprintf+0x390>
    13a2:	b6 01       	movw	r22, r12
    13a4:	80 e3       	ldi	r24, 0x30	; 48
    13a6:	90 e0       	ldi	r25, 0x00	; 0
    13a8:	89 d1       	rcall	.+786    	; 0x16bc <fputc>
    13aa:	9a 94       	dec	r9
    13ac:	f8 cf       	rjmp	.-16     	; 0x139e <vfprintf+0x380>
    13ae:	8a 94       	dec	r8
    13b0:	f3 01       	movw	r30, r6
    13b2:	e8 0d       	add	r30, r8
    13b4:	f1 1d       	adc	r31, r1
    13b6:	80 81       	ld	r24, Z
    13b8:	b6 01       	movw	r22, r12
    13ba:	90 e0       	ldi	r25, 0x00	; 0
    13bc:	7f d1       	rcall	.+766    	; 0x16bc <fputc>
    13be:	81 10       	cpse	r8, r1
    13c0:	f6 cf       	rjmp	.-20     	; 0x13ae <vfprintf+0x390>
    13c2:	22 20       	and	r2, r2
    13c4:	09 f4       	brne	.+2      	; 0x13c8 <vfprintf+0x3aa>
    13c6:	4e ce       	rjmp	.-868    	; 0x1064 <vfprintf+0x46>
    13c8:	b6 01       	movw	r22, r12
    13ca:	80 e2       	ldi	r24, 0x20	; 32
    13cc:	90 e0       	ldi	r25, 0x00	; 0
    13ce:	76 d1       	rcall	.+748    	; 0x16bc <fputc>
    13d0:	2a 94       	dec	r2
    13d2:	f7 cf       	rjmp	.-18     	; 0x13c2 <vfprintf+0x3a4>
    13d4:	f6 01       	movw	r30, r12
    13d6:	86 81       	ldd	r24, Z+6	; 0x06
    13d8:	97 81       	ldd	r25, Z+7	; 0x07
    13da:	02 c0       	rjmp	.+4      	; 0x13e0 <vfprintf+0x3c2>
    13dc:	8f ef       	ldi	r24, 0xFF	; 255
    13de:	9f ef       	ldi	r25, 0xFF	; 255
    13e0:	2b 96       	adiw	r28, 0x0b	; 11
    13e2:	cd bf       	out	0x3d, r28	; 61
    13e4:	de bf       	out	0x3e, r29	; 62
    13e6:	df 91       	pop	r29
    13e8:	cf 91       	pop	r28
    13ea:	1f 91       	pop	r17
    13ec:	0f 91       	pop	r16
    13ee:	ff 90       	pop	r15
    13f0:	ef 90       	pop	r14
    13f2:	df 90       	pop	r13
    13f4:	cf 90       	pop	r12
    13f6:	bf 90       	pop	r11
    13f8:	af 90       	pop	r10
    13fa:	9f 90       	pop	r9
    13fc:	8f 90       	pop	r8
    13fe:	7f 90       	pop	r7
    1400:	6f 90       	pop	r6
    1402:	5f 90       	pop	r5
    1404:	4f 90       	pop	r4
    1406:	3f 90       	pop	r3
    1408:	2f 90       	pop	r2
    140a:	08 95       	ret

0000140c <calloc>:
    140c:	0f 93       	push	r16
    140e:	1f 93       	push	r17
    1410:	cf 93       	push	r28
    1412:	df 93       	push	r29
    1414:	86 9f       	mul	r24, r22
    1416:	80 01       	movw	r16, r0
    1418:	87 9f       	mul	r24, r23
    141a:	10 0d       	add	r17, r0
    141c:	96 9f       	mul	r25, r22
    141e:	10 0d       	add	r17, r0
    1420:	11 24       	eor	r1, r1
    1422:	c8 01       	movw	r24, r16
    1424:	0d d0       	rcall	.+26     	; 0x1440 <malloc>
    1426:	ec 01       	movw	r28, r24
    1428:	00 97       	sbiw	r24, 0x00	; 0
    142a:	21 f0       	breq	.+8      	; 0x1434 <calloc+0x28>
    142c:	a8 01       	movw	r20, r16
    142e:	60 e0       	ldi	r22, 0x00	; 0
    1430:	70 e0       	ldi	r23, 0x00	; 0
    1432:	32 d1       	rcall	.+612    	; 0x1698 <memset>
    1434:	ce 01       	movw	r24, r28
    1436:	df 91       	pop	r29
    1438:	cf 91       	pop	r28
    143a:	1f 91       	pop	r17
    143c:	0f 91       	pop	r16
    143e:	08 95       	ret

00001440 <malloc>:
    1440:	0f 93       	push	r16
    1442:	1f 93       	push	r17
    1444:	cf 93       	push	r28
    1446:	df 93       	push	r29
    1448:	82 30       	cpi	r24, 0x02	; 2
    144a:	91 05       	cpc	r25, r1
    144c:	10 f4       	brcc	.+4      	; 0x1452 <malloc+0x12>
    144e:	82 e0       	ldi	r24, 0x02	; 2
    1450:	90 e0       	ldi	r25, 0x00	; 0
    1452:	e0 91 30 20 	lds	r30, 0x2030	; 0x802030 <__flp>
    1456:	f0 91 31 20 	lds	r31, 0x2031	; 0x802031 <__flp+0x1>
    145a:	20 e0       	ldi	r18, 0x00	; 0
    145c:	30 e0       	ldi	r19, 0x00	; 0
    145e:	a0 e0       	ldi	r26, 0x00	; 0
    1460:	b0 e0       	ldi	r27, 0x00	; 0
    1462:	30 97       	sbiw	r30, 0x00	; 0
    1464:	19 f1       	breq	.+70     	; 0x14ac <malloc+0x6c>
    1466:	40 81       	ld	r20, Z
    1468:	51 81       	ldd	r21, Z+1	; 0x01
    146a:	02 81       	ldd	r16, Z+2	; 0x02
    146c:	13 81       	ldd	r17, Z+3	; 0x03
    146e:	48 17       	cp	r20, r24
    1470:	59 07       	cpc	r21, r25
    1472:	c8 f0       	brcs	.+50     	; 0x14a6 <malloc+0x66>
    1474:	84 17       	cp	r24, r20
    1476:	95 07       	cpc	r25, r21
    1478:	69 f4       	brne	.+26     	; 0x1494 <malloc+0x54>
    147a:	10 97       	sbiw	r26, 0x00	; 0
    147c:	31 f0       	breq	.+12     	; 0x148a <malloc+0x4a>
    147e:	12 96       	adiw	r26, 0x02	; 2
    1480:	0c 93       	st	X, r16
    1482:	12 97       	sbiw	r26, 0x02	; 2
    1484:	13 96       	adiw	r26, 0x03	; 3
    1486:	1c 93       	st	X, r17
    1488:	27 c0       	rjmp	.+78     	; 0x14d8 <malloc+0x98>
    148a:	00 93 30 20 	sts	0x2030, r16	; 0x802030 <__flp>
    148e:	10 93 31 20 	sts	0x2031, r17	; 0x802031 <__flp+0x1>
    1492:	22 c0       	rjmp	.+68     	; 0x14d8 <malloc+0x98>
    1494:	21 15       	cp	r18, r1
    1496:	31 05       	cpc	r19, r1
    1498:	19 f0       	breq	.+6      	; 0x14a0 <malloc+0x60>
    149a:	42 17       	cp	r20, r18
    149c:	53 07       	cpc	r21, r19
    149e:	18 f4       	brcc	.+6      	; 0x14a6 <malloc+0x66>
    14a0:	9a 01       	movw	r18, r20
    14a2:	bd 01       	movw	r22, r26
    14a4:	ef 01       	movw	r28, r30
    14a6:	df 01       	movw	r26, r30
    14a8:	f8 01       	movw	r30, r16
    14aa:	db cf       	rjmp	.-74     	; 0x1462 <malloc+0x22>
    14ac:	21 15       	cp	r18, r1
    14ae:	31 05       	cpc	r19, r1
    14b0:	f9 f0       	breq	.+62     	; 0x14f0 <malloc+0xb0>
    14b2:	28 1b       	sub	r18, r24
    14b4:	39 0b       	sbc	r19, r25
    14b6:	24 30       	cpi	r18, 0x04	; 4
    14b8:	31 05       	cpc	r19, r1
    14ba:	80 f4       	brcc	.+32     	; 0x14dc <malloc+0x9c>
    14bc:	8a 81       	ldd	r24, Y+2	; 0x02
    14be:	9b 81       	ldd	r25, Y+3	; 0x03
    14c0:	61 15       	cp	r22, r1
    14c2:	71 05       	cpc	r23, r1
    14c4:	21 f0       	breq	.+8      	; 0x14ce <malloc+0x8e>
    14c6:	fb 01       	movw	r30, r22
    14c8:	82 83       	std	Z+2, r24	; 0x02
    14ca:	93 83       	std	Z+3, r25	; 0x03
    14cc:	04 c0       	rjmp	.+8      	; 0x14d6 <malloc+0x96>
    14ce:	80 93 30 20 	sts	0x2030, r24	; 0x802030 <__flp>
    14d2:	90 93 31 20 	sts	0x2031, r25	; 0x802031 <__flp+0x1>
    14d6:	fe 01       	movw	r30, r28
    14d8:	32 96       	adiw	r30, 0x02	; 2
    14da:	44 c0       	rjmp	.+136    	; 0x1564 <malloc+0x124>
    14dc:	fe 01       	movw	r30, r28
    14de:	e2 0f       	add	r30, r18
    14e0:	f3 1f       	adc	r31, r19
    14e2:	81 93       	st	Z+, r24
    14e4:	91 93       	st	Z+, r25
    14e6:	22 50       	subi	r18, 0x02	; 2
    14e8:	31 09       	sbc	r19, r1
    14ea:	28 83       	st	Y, r18
    14ec:	39 83       	std	Y+1, r19	; 0x01
    14ee:	3a c0       	rjmp	.+116    	; 0x1564 <malloc+0x124>
    14f0:	20 91 2e 20 	lds	r18, 0x202E	; 0x80202e <__brkval>
    14f4:	30 91 2f 20 	lds	r19, 0x202F	; 0x80202f <__brkval+0x1>
    14f8:	23 2b       	or	r18, r19
    14fa:	41 f4       	brne	.+16     	; 0x150c <malloc+0xcc>
    14fc:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    1500:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    1504:	20 93 2e 20 	sts	0x202E, r18	; 0x80202e <__brkval>
    1508:	30 93 2f 20 	sts	0x202F, r19	; 0x80202f <__brkval+0x1>
    150c:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
    1510:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__DATA_REGION_ORIGIN__+0x1>
    1514:	21 15       	cp	r18, r1
    1516:	31 05       	cpc	r19, r1
    1518:	41 f4       	brne	.+16     	; 0x152a <malloc+0xea>
    151a:	2d b7       	in	r18, 0x3d	; 61
    151c:	3e b7       	in	r19, 0x3e	; 62
    151e:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    1522:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    1526:	24 1b       	sub	r18, r20
    1528:	35 0b       	sbc	r19, r21
    152a:	e0 91 2e 20 	lds	r30, 0x202E	; 0x80202e <__brkval>
    152e:	f0 91 2f 20 	lds	r31, 0x202F	; 0x80202f <__brkval+0x1>
    1532:	e2 17       	cp	r30, r18
    1534:	f3 07       	cpc	r31, r19
    1536:	a0 f4       	brcc	.+40     	; 0x1560 <malloc+0x120>
    1538:	2e 1b       	sub	r18, r30
    153a:	3f 0b       	sbc	r19, r31
    153c:	28 17       	cp	r18, r24
    153e:	39 07       	cpc	r19, r25
    1540:	78 f0       	brcs	.+30     	; 0x1560 <malloc+0x120>
    1542:	ac 01       	movw	r20, r24
    1544:	4e 5f       	subi	r20, 0xFE	; 254
    1546:	5f 4f       	sbci	r21, 0xFF	; 255
    1548:	24 17       	cp	r18, r20
    154a:	35 07       	cpc	r19, r21
    154c:	48 f0       	brcs	.+18     	; 0x1560 <malloc+0x120>
    154e:	4e 0f       	add	r20, r30
    1550:	5f 1f       	adc	r21, r31
    1552:	40 93 2e 20 	sts	0x202E, r20	; 0x80202e <__brkval>
    1556:	50 93 2f 20 	sts	0x202F, r21	; 0x80202f <__brkval+0x1>
    155a:	81 93       	st	Z+, r24
    155c:	91 93       	st	Z+, r25
    155e:	02 c0       	rjmp	.+4      	; 0x1564 <malloc+0x124>
    1560:	e0 e0       	ldi	r30, 0x00	; 0
    1562:	f0 e0       	ldi	r31, 0x00	; 0
    1564:	cf 01       	movw	r24, r30
    1566:	df 91       	pop	r29
    1568:	cf 91       	pop	r28
    156a:	1f 91       	pop	r17
    156c:	0f 91       	pop	r16
    156e:	08 95       	ret

00001570 <free>:
    1570:	cf 93       	push	r28
    1572:	df 93       	push	r29
    1574:	00 97       	sbiw	r24, 0x00	; 0
    1576:	09 f4       	brne	.+2      	; 0x157a <free+0xa>
    1578:	81 c0       	rjmp	.+258    	; 0x167c <free+0x10c>
    157a:	fc 01       	movw	r30, r24
    157c:	32 97       	sbiw	r30, 0x02	; 2
    157e:	12 82       	std	Z+2, r1	; 0x02
    1580:	13 82       	std	Z+3, r1	; 0x03
    1582:	a0 91 30 20 	lds	r26, 0x2030	; 0x802030 <__flp>
    1586:	b0 91 31 20 	lds	r27, 0x2031	; 0x802031 <__flp+0x1>
    158a:	10 97       	sbiw	r26, 0x00	; 0
    158c:	81 f4       	brne	.+32     	; 0x15ae <free+0x3e>
    158e:	20 81       	ld	r18, Z
    1590:	31 81       	ldd	r19, Z+1	; 0x01
    1592:	82 0f       	add	r24, r18
    1594:	93 1f       	adc	r25, r19
    1596:	20 91 2e 20 	lds	r18, 0x202E	; 0x80202e <__brkval>
    159a:	30 91 2f 20 	lds	r19, 0x202F	; 0x80202f <__brkval+0x1>
    159e:	28 17       	cp	r18, r24
    15a0:	39 07       	cpc	r19, r25
    15a2:	51 f5       	brne	.+84     	; 0x15f8 <free+0x88>
    15a4:	e0 93 2e 20 	sts	0x202E, r30	; 0x80202e <__brkval>
    15a8:	f0 93 2f 20 	sts	0x202F, r31	; 0x80202f <__brkval+0x1>
    15ac:	67 c0       	rjmp	.+206    	; 0x167c <free+0x10c>
    15ae:	ed 01       	movw	r28, r26
    15b0:	20 e0       	ldi	r18, 0x00	; 0
    15b2:	30 e0       	ldi	r19, 0x00	; 0
    15b4:	ce 17       	cp	r28, r30
    15b6:	df 07       	cpc	r29, r31
    15b8:	40 f4       	brcc	.+16     	; 0x15ca <free+0x5a>
    15ba:	4a 81       	ldd	r20, Y+2	; 0x02
    15bc:	5b 81       	ldd	r21, Y+3	; 0x03
    15be:	9e 01       	movw	r18, r28
    15c0:	41 15       	cp	r20, r1
    15c2:	51 05       	cpc	r21, r1
    15c4:	f1 f0       	breq	.+60     	; 0x1602 <free+0x92>
    15c6:	ea 01       	movw	r28, r20
    15c8:	f5 cf       	rjmp	.-22     	; 0x15b4 <free+0x44>
    15ca:	c2 83       	std	Z+2, r28	; 0x02
    15cc:	d3 83       	std	Z+3, r29	; 0x03
    15ce:	40 81       	ld	r20, Z
    15d0:	51 81       	ldd	r21, Z+1	; 0x01
    15d2:	84 0f       	add	r24, r20
    15d4:	95 1f       	adc	r25, r21
    15d6:	c8 17       	cp	r28, r24
    15d8:	d9 07       	cpc	r29, r25
    15da:	59 f4       	brne	.+22     	; 0x15f2 <free+0x82>
    15dc:	88 81       	ld	r24, Y
    15de:	99 81       	ldd	r25, Y+1	; 0x01
    15e0:	84 0f       	add	r24, r20
    15e2:	95 1f       	adc	r25, r21
    15e4:	02 96       	adiw	r24, 0x02	; 2
    15e6:	80 83       	st	Z, r24
    15e8:	91 83       	std	Z+1, r25	; 0x01
    15ea:	8a 81       	ldd	r24, Y+2	; 0x02
    15ec:	9b 81       	ldd	r25, Y+3	; 0x03
    15ee:	82 83       	std	Z+2, r24	; 0x02
    15f0:	93 83       	std	Z+3, r25	; 0x03
    15f2:	21 15       	cp	r18, r1
    15f4:	31 05       	cpc	r19, r1
    15f6:	29 f4       	brne	.+10     	; 0x1602 <free+0x92>
    15f8:	e0 93 30 20 	sts	0x2030, r30	; 0x802030 <__flp>
    15fc:	f0 93 31 20 	sts	0x2031, r31	; 0x802031 <__flp+0x1>
    1600:	3d c0       	rjmp	.+122    	; 0x167c <free+0x10c>
    1602:	e9 01       	movw	r28, r18
    1604:	ea 83       	std	Y+2, r30	; 0x02
    1606:	fb 83       	std	Y+3, r31	; 0x03
    1608:	49 91       	ld	r20, Y+
    160a:	59 91       	ld	r21, Y+
    160c:	c4 0f       	add	r28, r20
    160e:	d5 1f       	adc	r29, r21
    1610:	ec 17       	cp	r30, r28
    1612:	fd 07       	cpc	r31, r29
    1614:	61 f4       	brne	.+24     	; 0x162e <free+0xbe>
    1616:	80 81       	ld	r24, Z
    1618:	91 81       	ldd	r25, Z+1	; 0x01
    161a:	84 0f       	add	r24, r20
    161c:	95 1f       	adc	r25, r21
    161e:	02 96       	adiw	r24, 0x02	; 2
    1620:	e9 01       	movw	r28, r18
    1622:	88 83       	st	Y, r24
    1624:	99 83       	std	Y+1, r25	; 0x01
    1626:	82 81       	ldd	r24, Z+2	; 0x02
    1628:	93 81       	ldd	r25, Z+3	; 0x03
    162a:	8a 83       	std	Y+2, r24	; 0x02
    162c:	9b 83       	std	Y+3, r25	; 0x03
    162e:	e0 e0       	ldi	r30, 0x00	; 0
    1630:	f0 e0       	ldi	r31, 0x00	; 0
    1632:	12 96       	adiw	r26, 0x02	; 2
    1634:	8d 91       	ld	r24, X+
    1636:	9c 91       	ld	r25, X
    1638:	13 97       	sbiw	r26, 0x03	; 3
    163a:	00 97       	sbiw	r24, 0x00	; 0
    163c:	19 f0       	breq	.+6      	; 0x1644 <free+0xd4>
    163e:	fd 01       	movw	r30, r26
    1640:	dc 01       	movw	r26, r24
    1642:	f7 cf       	rjmp	.-18     	; 0x1632 <free+0xc2>
    1644:	8d 91       	ld	r24, X+
    1646:	9c 91       	ld	r25, X
    1648:	11 97       	sbiw	r26, 0x01	; 1
    164a:	9d 01       	movw	r18, r26
    164c:	2e 5f       	subi	r18, 0xFE	; 254
    164e:	3f 4f       	sbci	r19, 0xFF	; 255
    1650:	82 0f       	add	r24, r18
    1652:	93 1f       	adc	r25, r19
    1654:	20 91 2e 20 	lds	r18, 0x202E	; 0x80202e <__brkval>
    1658:	30 91 2f 20 	lds	r19, 0x202F	; 0x80202f <__brkval+0x1>
    165c:	28 17       	cp	r18, r24
    165e:	39 07       	cpc	r19, r25
    1660:	69 f4       	brne	.+26     	; 0x167c <free+0x10c>
    1662:	30 97       	sbiw	r30, 0x00	; 0
    1664:	29 f4       	brne	.+10     	; 0x1670 <free+0x100>
    1666:	10 92 30 20 	sts	0x2030, r1	; 0x802030 <__flp>
    166a:	10 92 31 20 	sts	0x2031, r1	; 0x802031 <__flp+0x1>
    166e:	02 c0       	rjmp	.+4      	; 0x1674 <free+0x104>
    1670:	12 82       	std	Z+2, r1	; 0x02
    1672:	13 82       	std	Z+3, r1	; 0x03
    1674:	a0 93 2e 20 	sts	0x202E, r26	; 0x80202e <__brkval>
    1678:	b0 93 2f 20 	sts	0x202F, r27	; 0x80202f <__brkval+0x1>
    167c:	df 91       	pop	r29
    167e:	cf 91       	pop	r28
    1680:	08 95       	ret

00001682 <strnlen_P>:
    1682:	fc 01       	movw	r30, r24
    1684:	05 90       	lpm	r0, Z+
    1686:	61 50       	subi	r22, 0x01	; 1
    1688:	70 40       	sbci	r23, 0x00	; 0
    168a:	01 10       	cpse	r0, r1
    168c:	d8 f7       	brcc	.-10     	; 0x1684 <strnlen_P+0x2>
    168e:	80 95       	com	r24
    1690:	90 95       	com	r25
    1692:	8e 0f       	add	r24, r30
    1694:	9f 1f       	adc	r25, r31
    1696:	08 95       	ret

00001698 <memset>:
    1698:	dc 01       	movw	r26, r24
    169a:	01 c0       	rjmp	.+2      	; 0x169e <memset+0x6>
    169c:	6d 93       	st	X+, r22
    169e:	41 50       	subi	r20, 0x01	; 1
    16a0:	50 40       	sbci	r21, 0x00	; 0
    16a2:	e0 f7       	brcc	.-8      	; 0x169c <memset+0x4>
    16a4:	08 95       	ret

000016a6 <strnlen>:
    16a6:	fc 01       	movw	r30, r24
    16a8:	61 50       	subi	r22, 0x01	; 1
    16aa:	70 40       	sbci	r23, 0x00	; 0
    16ac:	01 90       	ld	r0, Z+
    16ae:	01 10       	cpse	r0, r1
    16b0:	d8 f7       	brcc	.-10     	; 0x16a8 <strnlen+0x2>
    16b2:	80 95       	com	r24
    16b4:	90 95       	com	r25
    16b6:	8e 0f       	add	r24, r30
    16b8:	9f 1f       	adc	r25, r31
    16ba:	08 95       	ret

000016bc <fputc>:
    16bc:	0f 93       	push	r16
    16be:	1f 93       	push	r17
    16c0:	cf 93       	push	r28
    16c2:	df 93       	push	r29
    16c4:	fb 01       	movw	r30, r22
    16c6:	23 81       	ldd	r18, Z+3	; 0x03
    16c8:	21 fd       	sbrc	r18, 1
    16ca:	03 c0       	rjmp	.+6      	; 0x16d2 <fputc+0x16>
    16cc:	8f ef       	ldi	r24, 0xFF	; 255
    16ce:	9f ef       	ldi	r25, 0xFF	; 255
    16d0:	2c c0       	rjmp	.+88     	; 0x172a <fputc+0x6e>
    16d2:	22 ff       	sbrs	r18, 2
    16d4:	16 c0       	rjmp	.+44     	; 0x1702 <fputc+0x46>
    16d6:	46 81       	ldd	r20, Z+6	; 0x06
    16d8:	57 81       	ldd	r21, Z+7	; 0x07
    16da:	24 81       	ldd	r18, Z+4	; 0x04
    16dc:	35 81       	ldd	r19, Z+5	; 0x05
    16de:	42 17       	cp	r20, r18
    16e0:	53 07       	cpc	r21, r19
    16e2:	44 f4       	brge	.+16     	; 0x16f4 <fputc+0x38>
    16e4:	a0 81       	ld	r26, Z
    16e6:	b1 81       	ldd	r27, Z+1	; 0x01
    16e8:	9d 01       	movw	r18, r26
    16ea:	2f 5f       	subi	r18, 0xFF	; 255
    16ec:	3f 4f       	sbci	r19, 0xFF	; 255
    16ee:	20 83       	st	Z, r18
    16f0:	31 83       	std	Z+1, r19	; 0x01
    16f2:	8c 93       	st	X, r24
    16f4:	26 81       	ldd	r18, Z+6	; 0x06
    16f6:	37 81       	ldd	r19, Z+7	; 0x07
    16f8:	2f 5f       	subi	r18, 0xFF	; 255
    16fa:	3f 4f       	sbci	r19, 0xFF	; 255
    16fc:	26 83       	std	Z+6, r18	; 0x06
    16fe:	37 83       	std	Z+7, r19	; 0x07
    1700:	14 c0       	rjmp	.+40     	; 0x172a <fputc+0x6e>
    1702:	8b 01       	movw	r16, r22
    1704:	ec 01       	movw	r28, r24
    1706:	fb 01       	movw	r30, r22
    1708:	00 84       	ldd	r0, Z+8	; 0x08
    170a:	f1 85       	ldd	r31, Z+9	; 0x09
    170c:	e0 2d       	mov	r30, r0
    170e:	19 95       	eicall
    1710:	89 2b       	or	r24, r25
    1712:	e1 f6       	brne	.-72     	; 0x16cc <fputc+0x10>
    1714:	d8 01       	movw	r26, r16
    1716:	16 96       	adiw	r26, 0x06	; 6
    1718:	8d 91       	ld	r24, X+
    171a:	9c 91       	ld	r25, X
    171c:	17 97       	sbiw	r26, 0x07	; 7
    171e:	01 96       	adiw	r24, 0x01	; 1
    1720:	16 96       	adiw	r26, 0x06	; 6
    1722:	8d 93       	st	X+, r24
    1724:	9c 93       	st	X, r25
    1726:	17 97       	sbiw	r26, 0x07	; 7
    1728:	ce 01       	movw	r24, r28
    172a:	df 91       	pop	r29
    172c:	cf 91       	pop	r28
    172e:	1f 91       	pop	r17
    1730:	0f 91       	pop	r16
    1732:	08 95       	ret

00001734 <__ultoa_invert>:
    1734:	fa 01       	movw	r30, r20
    1736:	aa 27       	eor	r26, r26
    1738:	28 30       	cpi	r18, 0x08	; 8
    173a:	51 f1       	breq	.+84     	; 0x1790 <__ultoa_invert+0x5c>
    173c:	20 31       	cpi	r18, 0x10	; 16
    173e:	81 f1       	breq	.+96     	; 0x17a0 <__ultoa_invert+0x6c>
    1740:	e8 94       	clt
    1742:	6f 93       	push	r22
    1744:	6e 7f       	andi	r22, 0xFE	; 254
    1746:	6e 5f       	subi	r22, 0xFE	; 254
    1748:	7f 4f       	sbci	r23, 0xFF	; 255
    174a:	8f 4f       	sbci	r24, 0xFF	; 255
    174c:	9f 4f       	sbci	r25, 0xFF	; 255
    174e:	af 4f       	sbci	r26, 0xFF	; 255
    1750:	b1 e0       	ldi	r27, 0x01	; 1
    1752:	3e d0       	rcall	.+124    	; 0x17d0 <__ultoa_invert+0x9c>
    1754:	b4 e0       	ldi	r27, 0x04	; 4
    1756:	3c d0       	rcall	.+120    	; 0x17d0 <__ultoa_invert+0x9c>
    1758:	67 0f       	add	r22, r23
    175a:	78 1f       	adc	r23, r24
    175c:	89 1f       	adc	r24, r25
    175e:	9a 1f       	adc	r25, r26
    1760:	a1 1d       	adc	r26, r1
    1762:	68 0f       	add	r22, r24
    1764:	79 1f       	adc	r23, r25
    1766:	8a 1f       	adc	r24, r26
    1768:	91 1d       	adc	r25, r1
    176a:	a1 1d       	adc	r26, r1
    176c:	6a 0f       	add	r22, r26
    176e:	71 1d       	adc	r23, r1
    1770:	81 1d       	adc	r24, r1
    1772:	91 1d       	adc	r25, r1
    1774:	a1 1d       	adc	r26, r1
    1776:	20 d0       	rcall	.+64     	; 0x17b8 <__ultoa_invert+0x84>
    1778:	09 f4       	brne	.+2      	; 0x177c <__ultoa_invert+0x48>
    177a:	68 94       	set
    177c:	3f 91       	pop	r19
    177e:	2a e0       	ldi	r18, 0x0A	; 10
    1780:	26 9f       	mul	r18, r22
    1782:	11 24       	eor	r1, r1
    1784:	30 19       	sub	r19, r0
    1786:	30 5d       	subi	r19, 0xD0	; 208
    1788:	31 93       	st	Z+, r19
    178a:	de f6       	brtc	.-74     	; 0x1742 <__ultoa_invert+0xe>
    178c:	cf 01       	movw	r24, r30
    178e:	08 95       	ret
    1790:	46 2f       	mov	r20, r22
    1792:	47 70       	andi	r20, 0x07	; 7
    1794:	40 5d       	subi	r20, 0xD0	; 208
    1796:	41 93       	st	Z+, r20
    1798:	b3 e0       	ldi	r27, 0x03	; 3
    179a:	0f d0       	rcall	.+30     	; 0x17ba <__ultoa_invert+0x86>
    179c:	c9 f7       	brne	.-14     	; 0x1790 <__ultoa_invert+0x5c>
    179e:	f6 cf       	rjmp	.-20     	; 0x178c <__ultoa_invert+0x58>
    17a0:	46 2f       	mov	r20, r22
    17a2:	4f 70       	andi	r20, 0x0F	; 15
    17a4:	40 5d       	subi	r20, 0xD0	; 208
    17a6:	4a 33       	cpi	r20, 0x3A	; 58
    17a8:	18 f0       	brcs	.+6      	; 0x17b0 <__ultoa_invert+0x7c>
    17aa:	49 5d       	subi	r20, 0xD9	; 217
    17ac:	31 fd       	sbrc	r19, 1
    17ae:	40 52       	subi	r20, 0x20	; 32
    17b0:	41 93       	st	Z+, r20
    17b2:	02 d0       	rcall	.+4      	; 0x17b8 <__ultoa_invert+0x84>
    17b4:	a9 f7       	brne	.-22     	; 0x17a0 <__ultoa_invert+0x6c>
    17b6:	ea cf       	rjmp	.-44     	; 0x178c <__ultoa_invert+0x58>
    17b8:	b4 e0       	ldi	r27, 0x04	; 4
    17ba:	a6 95       	lsr	r26
    17bc:	97 95       	ror	r25
    17be:	87 95       	ror	r24
    17c0:	77 95       	ror	r23
    17c2:	67 95       	ror	r22
    17c4:	ba 95       	dec	r27
    17c6:	c9 f7       	brne	.-14     	; 0x17ba <__ultoa_invert+0x86>
    17c8:	00 97       	sbiw	r24, 0x00	; 0
    17ca:	61 05       	cpc	r22, r1
    17cc:	71 05       	cpc	r23, r1
    17ce:	08 95       	ret
    17d0:	9b 01       	movw	r18, r22
    17d2:	ac 01       	movw	r20, r24
    17d4:	0a 2e       	mov	r0, r26
    17d6:	06 94       	lsr	r0
    17d8:	57 95       	ror	r21
    17da:	47 95       	ror	r20
    17dc:	37 95       	ror	r19
    17de:	27 95       	ror	r18
    17e0:	ba 95       	dec	r27
    17e2:	c9 f7       	brne	.-14     	; 0x17d6 <__ultoa_invert+0xa2>
    17e4:	62 0f       	add	r22, r18
    17e6:	73 1f       	adc	r23, r19
    17e8:	84 1f       	adc	r24, r20
    17ea:	95 1f       	adc	r25, r21
    17ec:	a0 1d       	adc	r26, r0
    17ee:	08 95       	ret

000017f0 <_exit>:
    17f0:	f8 94       	cli

000017f2 <__stop_program>:
    17f2:	ff cf       	rjmp	.-2      	; 0x17f2 <__stop_program>
