<?xml version='1.0'?>
<signals>
	<signal>
		<gate>\a_valid~regout</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_valid_32q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[7]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data0_7_33q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[6]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data0_6_34q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[5]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data0_5_35q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[4]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data0_4_36q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[3]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data0_3_37q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[2]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data0_2_38q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[1]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data0_1_39q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[0]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data0_0_40q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data1[7]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data1_7_41q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data1[6]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data1_6_42q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data1[5]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data1_5_43q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data1[4]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data1_4_44q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data1[3]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data1_3_45q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data1[2]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data1_2_46q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data1[1]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data1_1_47q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data1[0]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data1_0_48q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data2[7]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data2_7_49q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data2[6]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data2_6_50q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data2[5]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data2_5_51q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data2[4]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data2_4_52q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data2[3]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data2_3_53q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data2[2]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data2_2_54q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data2[1]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data2_1_55q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data2[0]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_data2_0_56q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_startofpacket~regout</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_startofpacket_57q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_endofpacket~regout</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_endofpacket_58q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_empty[1]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_empty_1_59q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_empty[0]</gate>
		<simgen>lcd_24_to_8_bits_dfa_a_empty_0_60q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\state_register[1]</gate>
		<simgen>lcd_24_to_8_bits_dfa_state_register_1_61q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\state_register[0]</gate>
		<simgen>lcd_24_to_8_bits_dfa_state_register_0_128q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_empty~reg0~regout</gate>
		<simgen>lcd_24_to_8_bits_dfa_out_empty_reg0_129q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_valid~reg0~regout</gate>
		<simgen>lcd_24_to_8_bits_dfa_out_valid_reg0_130q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[7]~reg0</gate>
		<simgen>lcd_24_to_8_bits_dfa_out_data_7_reg0_131q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[6]~reg0</gate>
		<simgen>lcd_24_to_8_bits_dfa_out_data_6_reg0_132q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[5]~reg0</gate>
		<simgen>lcd_24_to_8_bits_dfa_out_data_5_reg0_133q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[4]~reg0</gate>
		<simgen>lcd_24_to_8_bits_dfa_out_data_4_reg0_134q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[3]~reg0</gate>
		<simgen>lcd_24_to_8_bits_dfa_out_data_3_reg0_135q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[2]~reg0</gate>
		<simgen>lcd_24_to_8_bits_dfa_out_data_2_reg0_136q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[1]~reg0</gate>
		<simgen>lcd_24_to_8_bits_dfa_out_data_1_reg0_137q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[0]~reg0</gate>
		<simgen>lcd_24_to_8_bits_dfa_out_data_0_reg0_138q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_startofpacket~reg0~regout</gate>
		<simgen>lcd_24_to_8_bits_dfa_out_startofpacket_reg0_139q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_endofpacket~reg0~regout</gate>
		<simgen>lcd_24_to_8_bits_dfa_out_endofpacket_reg0_140q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
</signals>
