*******************************************************

Circuit Description:

	Inputs:
		1
		2
		3
		6
		7
	Outputs:
		22
		23
	Gates:
		(10) = NAND(1, 3_0)
		(11) = NAND(3_1, 6)
		(16) = NAND(2, 11_0)
		(24) = NOT(19_0)
		(25) = XOR(19_1, 24_0)
		(26) = OR(25, 24_1)
		(19) = NAND(11_1, 7)
		(22) = NAND(10, 16_0)
		(23) = NAND(16_1, 26)
		(3_0, 3_1) = fanout(3)
		(11_0, 11_1) = fanout(11)
		(19_0, 19_1) = fanout(19)
		(24_0, 24_1) = fanout(24)
		(16_0, 16_1) = fanout(16)
*******************************************************

Testability:

Line Name      CC0   CC1   CO
-----------------------------
1              1     1     5
2              1     1     6
3              1     1     5
6              1     1     7
7              1     1     14
3_0            1     1     5
3_1            1     1     7
10             3     2     3
11             3     2     5
11_0           3     2     5
11_1           3     2     13
16             4     2     3
19             4     2     11
19_0           4     2     11
19_1           4     2     13
16_0           4     2     3
16_1           4     2     5
24             5     3     10
22             5     4     0
24_0           5     3     12
24_1           5     3     10
25             6     8     9
26             12    4     3
23             7     5     0
*******************************************************

Top 10% Hardest Lines to Test:

S0: 25, 7
S1: 19_1, 24_0
