[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ExprEvalBits/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ExprEvalBits/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<93> s<92> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<13> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<13> s<12> l<1:8> el<1:11>
n<> u<4> t<PortDir_Out> p<9> s<8> l<1:12> el<1:18>
n<> u<5> t<IntegerAtomType_Int> p<6> l<1:19> el<1:22>
n<> u<6> t<Data_type> p<7> c<5> l<1:19> el<1:22>
n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<1:19> el<1:22>
n<> u<8> t<Net_port_type> p<9> c<7> l<1:19> el<1:22>
n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<1:12> el<1:22>
n<o> u<10> t<StringConst> p<11> l<1:23> el<1:24>
n<> u<11> t<Ansi_port_declaration> p<12> c<9> l<1:12> el<1:24>
n<> u<12> t<List_of_port_declarations> p<13> c<11> l<1:11> el<1:25>
n<> u<13> t<Module_ansi_header> p<90> c<2> s<31> l<1:1> el<1:26>
n<> u<14> t<IntegerAtomType_Int> p<15> l<2:15> el<2:18>
n<> u<15> t<Data_type> p<16> c<14> l<2:15> el<2:18>
n<> u<16> t<Data_type_or_implicit> p<26> c<15> s<25> l<2:15> el<2:18>
n<PARAM> u<17> t<StringConst> p<24> s<23> l<2:19> el<2:24>
n<4> u<18> t<IntConst> p<19> l<2:27> el<2:28>
n<> u<19> t<Primary_literal> p<20> c<18> l<2:27> el<2:28>
n<> u<20> t<Constant_primary> p<21> c<19> l<2:27> el<2:28>
n<> u<21> t<Constant_expression> p<22> c<20> l<2:27> el<2:28>
n<> u<22> t<Constant_mintypmax_expression> p<23> c<21> l<2:27> el<2:28>
n<> u<23> t<Constant_param_expression> p<24> c<22> l<2:27> el<2:28>
n<> u<24> t<Param_assignment> p<25> c<17> l<2:19> el<2:28>
n<> u<25> t<List_of_param_assignments> p<26> c<24> l<2:19> el<2:28>
n<> u<26> t<Parameter_declaration> p<27> c<16> l<2:5> el<2:28>
n<> u<27> t<Package_or_generate_item_declaration> p<28> c<26> l<2:5> el<2:29>
n<> u<28> t<Module_or_generate_item_declaration> p<29> c<27> l<2:5> el<2:29>
n<> u<29> t<Module_common_item> p<30> c<28> l<2:5> el<2:29>
n<> u<30> t<Module_or_generate_item> p<31> c<29> l<2:5> el<2:29>
n<> u<31> t<Non_port_module_item> p<90> c<30> s<88> l<2:5> el<2:29>
n<> u<32> t<IntVec_TypeLogic> p<67> s<66> l<3:18> el<3:23>
n<> u<33> t<Dollar_keyword> p<40> s<34> l<3:24> el<3:25>
n<bits> u<34> t<StringConst> p<40> s<39> l<3:25> el<3:29>
n<PARAM> u<35> t<StringConst> p<36> l<3:30> el<3:35>
n<> u<36> t<Primary_literal> p<37> c<35> l<3:30> el<3:35>
n<> u<37> t<Primary> p<38> c<36> l<3:30> el<3:35>
n<> u<38> t<Expression> p<39> c<37> l<3:30> el<3:35>
n<> u<39> t<List_of_arguments> p<40> c<38> l<3:30> el<3:35>
n<> u<40> t<Subroutine_call> p<41> c<33> l<3:24> el<3:36>
n<> u<41> t<Constant_primary> p<42> c<40> l<3:24> el<3:36>
n<> u<42> t<Constant_expression> p<48> c<41> s<47> l<3:24> el<3:36>
n<32> u<43> t<IntConst> p<44> l<3:39> el<3:41>
n<> u<44> t<Primary_literal> p<45> c<43> l<3:39> el<3:41>
n<> u<45> t<Constant_primary> p<46> c<44> l<3:39> el<3:41>
n<> u<46> t<Constant_expression> p<48> c<45> l<3:39> el<3:41>
n<> u<47> t<BinOp_Minus> p<48> s<46> l<3:37> el<3:38>
n<> u<48> t<Constant_expression> p<54> c<42> s<53> l<3:24> el<3:41>
n<85> u<49> t<IntConst> p<50> l<3:44> el<3:46>
n<> u<50> t<Primary_literal> p<51> c<49> l<3:44> el<3:46>
n<> u<51> t<Constant_primary> p<52> c<50> l<3:44> el<3:46>
n<> u<52> t<Constant_expression> p<54> c<51> l<3:44> el<3:46>
n<> u<53> t<BinOp_Plus> p<54> s<52> l<3:42> el<3:43>
n<> u<54> t<Constant_expression> p<60> c<48> s<59> l<3:24> el<3:46>
n<PARAM> u<55> t<StringConst> p<56> l<3:49> el<3:54>
n<> u<56> t<Primary_literal> p<57> c<55> l<3:49> el<3:54>
n<> u<57> t<Constant_primary> p<58> c<56> l<3:49> el<3:54>
n<> u<58> t<Constant_expression> p<60> c<57> l<3:49> el<3:54>
n<> u<59> t<BinOp_Plus> p<60> s<58> l<3:47> el<3:48>
n<> u<60> t<Constant_expression> p<65> c<54> s<64> l<3:24> el<3:54>
n<0> u<61> t<IntConst> p<62> l<3:55> el<3:56>
n<> u<62> t<Primary_literal> p<63> c<61> l<3:55> el<3:56>
n<> u<63> t<Constant_primary> p<64> c<62> l<3:55> el<3:56>
n<> u<64> t<Constant_expression> p<65> c<63> l<3:55> el<3:56>
n<> u<65> t<Constant_range> p<66> c<60> l<3:24> el<3:56>
n<> u<66> t<Packed_dimension> p<67> c<65> l<3:23> el<3:57>
n<> u<67> t<Enum_base_type> p<80> c<32> s<73> l<3:18> el<3:57>
n<LOGIC90PB_0_ITEM_0> u<68> t<StringConst> p<73> s<72> l<4:9> el<4:27>
n<0> u<69> t<IntConst> p<70> l<4:30> el<4:31>
n<> u<70> t<Primary_literal> p<71> c<69> l<4:30> el<4:31>
n<> u<71> t<Constant_primary> p<72> c<70> l<4:30> el<4:31>
n<> u<72> t<Constant_expression> p<73> c<71> l<4:30> el<4:31>
n<> u<73> t<Enum_name_declaration> p<80> c<68> s<79> l<4:9> el<4:31>
n<LOGIC90PB_0_ITEM_1> u<74> t<StringConst> p<79> s<78> l<5:9> el<5:27>
n<1> u<75> t<IntConst> p<76> l<5:30> el<5:31>
n<> u<76> t<Primary_literal> p<77> c<75> l<5:30> el<5:31>
n<> u<77> t<Constant_primary> p<78> c<76> l<5:30> el<5:31>
n<> u<78> t<Constant_expression> p<79> c<77> l<5:30> el<5:31>
n<> u<79> t<Enum_name_declaration> p<80> c<74> l<5:9> el<5:31>
n<> u<80> t<Data_type> p<82> c<67> s<81> l<3:13> el<6:6>
n<logic90pb_0_e> u<81> t<StringConst> p<82> l<6:7> el<6:20>
n<> u<82> t<Type_declaration> p<83> c<80> l<3:5> el<6:21>
n<> u<83> t<Data_declaration> p<84> c<82> l<3:5> el<6:21>
n<> u<84> t<Package_or_generate_item_declaration> p<85> c<83> l<3:5> el<6:21>
n<> u<85> t<Module_or_generate_item_declaration> p<86> c<84> l<3:5> el<6:21>
n<> u<86> t<Module_common_item> p<87> c<85> l<3:5> el<6:21>
n<> u<87> t<Module_or_generate_item> p<88> c<86> l<3:5> el<6:21>
n<> u<88> t<Non_port_module_item> p<90> c<87> s<89> l<3:5> el<6:21>
n<> u<89> t<ENDMODULE> p<90> l<8:1> el<8:10>
n<> u<90> t<Module_declaration> p<91> c<13> l<1:1> el<8:10>
n<> u<91> t<Description> p<92> c<90> l<1:1> el<8:10>
n<> u<92> t<Source_text> p<93> c<91> l<1:1> el<8:10>
n<> u<93> t<Top_level_rule> c<1> l<1:1> el<10:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ExprEvalBits/dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ExprEvalBits/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/ExprEvalBits/dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              17
design                                                 1
enum_const                                             2
enum_typespec                                          1
int_typespec                                           8
int_var                                                1
logic_net                                              1
logic_typespec                                         1
module_inst                                            5
operation                                              3
param_assign                                           2
parameter                                              2
port                                                   2
range                                                  1
ref_obj                                               17
sys_func_call                                          1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              17
design                                                 1
enum_const                                             2
enum_typespec                                          1
int_typespec                                           8
int_var                                                1
logic_net                                              1
logic_typespec                                         1
module_inst                                            5
operation                                              3
param_assign                                           2
parameter                                              2
port                                                   3
range                                                  1
ref_obj                                               19
sys_func_call                                          1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ExprEvalBits/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ExprEvalBits/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ExprEvalBits/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ExprEvalBits/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.PARAM), line:2:19, endln:2:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ExprEvalBits/dut.sv, line:1:1, endln:8:10
    |UINT:4
    |vpiTypespec:
    \_ref_obj: (work@top.PARAM)
      |vpiParent:
      \_parameter: (work@top.PARAM), line:2:19, endln:2:24
      |vpiFullName:work@top.PARAM
      |vpiActual:
      \_int_typespec: , line:2:15, endln:2:18
    |vpiSigned:1
    |vpiName:PARAM
    |vpiFullName:work@top.PARAM
  |vpiParamAssign:
  \_param_assign: , line:2:19, endln:2:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ExprEvalBits/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_constant: , line:2:27, endln:2:28
      |vpiParent:
      \_param_assign: , line:2:19, endln:2:28
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiTypespec:
      \_ref_obj: (work@top)
        |vpiParent:
        \_constant: , line:2:27, endln:2:28
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:2:15, endln:2:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.PARAM), line:2:19, endln:2:24
  |vpiTypedef:
  \_enum_typespec: (logic90pb_0_e), line:3:5, endln:6:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ExprEvalBits/dut.sv, line:1:1, endln:8:10
    |vpiName:logic90pb_0_e
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ExprEvalBits/dut.sv, line:1:1, endln:8:10
    |vpiBaseTypespec:
    \_ref_obj: (work@top.logic90pb_0_e)
      |vpiParent:
      \_enum_typespec: (logic90pb_0_e), line:3:5, endln:6:21
      |vpiFullName:work@top.logic90pb_0_e
      |vpiActual:
      \_logic_typespec: , line:3:18, endln:3:57
    |vpiEnumConst:
    \_enum_const: (LOGIC90PB_0_ITEM_0), line:4:9, endln:4:31
      |vpiParent:
      \_enum_typespec: (logic90pb_0_e), line:3:5, endln:6:21
      |vpiName:LOGIC90PB_0_ITEM_0
      |UINT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (LOGIC90PB_0_ITEM_1), line:5:9, endln:5:31
      |vpiParent:
      \_enum_typespec: (logic90pb_0_e), line:3:5, endln:6:21
      |vpiName:LOGIC90PB_0_ITEM_1
      |UINT:1
      |vpiDecompile:1
      |vpiSize:64
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ExprEvalBits/dut.sv, line:1:1, endln:8:10
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiPort:
  \_port: (o), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ExprEvalBits/dut.sv, line:1:1, endln:8:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o.o), line:1:23, endln:1:24
      |vpiParent:
      \_port: (o), line:1:23, endln:1:24
      |vpiName:o
      |vpiFullName:work@top.o.o
      |vpiActual:
      \_logic_net: (work@top.o), line:1:23, endln:1:24
    |vpiTypedef:
    \_ref_obj: (work@top.o)
      |vpiParent:
      \_port: (o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_typespec: , line:1:19, endln:1:22
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ExprEvalBits/dut.sv, line:1:1, endln:8:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.o), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ExprEvalBits/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_ref_obj: (work@top.o)
      |vpiParent:
      \_int_var: (work@top.o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_typespec: , line:1:19, endln:1:22
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiVisibility:1
  |vpiParameter:
  \_parameter: (work@top.PARAM), line:2:19, endln:2:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ExprEvalBits/dut.sv, line:1:1, endln:8:10
    |UINT:4
    |vpiTypespec:
    \_ref_obj: (work@top.PARAM)
      |vpiParent:
      \_parameter: (work@top.PARAM), line:2:19, endln:2:24
      |vpiFullName:work@top.PARAM
      |vpiActual:
      \_int_typespec: , line:2:15, endln:2:18
    |vpiSigned:1
    |vpiName:PARAM
    |vpiFullName:work@top.PARAM
  |vpiParamAssign:
  \_param_assign: , line:2:19, endln:2:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ExprEvalBits/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_constant: , line:2:27, endln:2:28
      |vpiParent:
      \_param_assign: , line:2:19, endln:2:28
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_ref_obj: (work@top)
        |vpiParent:
        \_constant: , line:2:27, endln:2:28
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:2:15, endln:2:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.PARAM), line:2:19, endln:2:24
  |vpiTypedef:
  \_enum_typespec: (logic90pb_0_e), line:3:5, endln:6:21
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ExprEvalBits/dut.sv, line:1:1, endln:8:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:1:23, endln:1:24
      |vpiParent:
      \_port: (o), line:1:23, endln:1:24
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:1:23, endln:1:24
    |vpiTypedef:
    \_ref_obj: (work@top.o)
      |vpiParent:
      \_port: (o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_typespec: , line:1:19, endln:1:22
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ExprEvalBits/dut.sv, line:1:1, endln:8:10
\_weaklyReferenced:
\_int_typespec: , line:2:15, endln:2:18
  |vpiParent:
  \_parameter: (work@top.PARAM), line:2:19, endln:2:24
  |vpiSigned:1
\_logic_typespec: , line:3:18, endln:3:57
  |vpiRange:
  \_range: , line:3:23, endln:3:57
    |vpiParent:
    \_logic_typespec: , line:3:18, endln:3:57
    |vpiLeftRange:
    \_operation: , line:3:24, endln:3:54
      |vpiParent:
      \_range: , line:3:23, endln:3:57
      |vpiOpType:24
      |vpiOperand:
      \_operation: , line:3:24, endln:3:46
        |vpiParent:
        \_operation: , line:3:24, endln:3:54
        |vpiOpType:24
        |vpiOperand:
        \_operation: , line:3:24, endln:3:41
          |vpiParent:
          \_operation: , line:3:24, endln:3:46
          |vpiOpType:11
          |vpiOperand:
          \_sys_func_call: ($bits), line:3:24, endln:3:36
            |vpiParent:
            \_operation: , line:3:24, endln:3:41
            |vpiArgument:
            \_ref_obj: (PARAM), line:3:30, endln:3:35
              |vpiParent:
              \_sys_func_call: ($bits), line:3:24, endln:3:36
              |vpiName:PARAM
              |vpiActual:
              \_parameter: (work@top.PARAM), line:2:19, endln:2:24
            |vpiName:$bits
          |vpiOperand:
          \_constant: , line:3:39, endln:3:41
            |vpiParent:
            \_operation: , line:3:24, endln:3:41
            |vpiDecompile:32
            |vpiSize:64
            |UINT:32
            |vpiConstType:9
        |vpiOperand:
        \_constant: , line:3:44, endln:3:46
          |vpiParent:
          \_operation: , line:3:24, endln:3:46
          |vpiDecompile:85
          |vpiSize:64
          |UINT:85
          |vpiConstType:9
      |vpiOperand:
      \_ref_obj: (PARAM), line:3:49, endln:3:54
        |vpiParent:
        \_operation: , line:3:24, endln:3:54
        |vpiName:PARAM
        |vpiActual:
        \_parameter: (work@top.PARAM), line:2:19, endln:2:24
    |vpiRightRange:
    \_constant: , line:3:55, endln:3:56
      |vpiParent:
      \_range: , line:3:23, endln:3:57
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:1:19, endln:1:22
  |vpiSigned:1
\_int_typespec: , line:1:19, endln:1:22
  |vpiParent:
  \_int_var: (work@top.o), line:1:23, endln:1:24
  |vpiSigned:1
\_int_typespec: , line:1:19, endln:1:22
  |vpiSigned:1
\_int_typespec: , line:2:15, endln:2:18
  |vpiParent:
  \_ref_obj: (work@top.PARAM)
  |vpiSigned:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ExprEvalBits/dut.sv | ${SURELOG_DIR}/build/regression/ExprEvalBits/roundtrip/dut_000.sv | 1 | 8 |