INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github_repo/Vivado_FIFO_Test/vivado_fifo_test.srcs/sources_1/ip/FIFO_1/sim/FIFO_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github_repo/Vivado_FIFO_Test/vivado_fifo_test.srcs/sim_1/new/tb_FIFO_syn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FIFO_syn
