#[doc = "Register `sec_enable_clr_reg0` reader"]
pub type R = crate::R<SecEnableClrReg0Spec>;
#[doc = "Register `sec_enable_clr_reg0` writer"]
pub type W = crate::W<SecEnableClrReg0Spec>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_10` reader - 0:0\\]
Interrupt Enable Clear Register for dss_l3ram0_pend"]
pub type InterruptEnableClear10R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_10` writer - 0:0\\]
Interrupt Enable Clear Register for dss_l3ram0_pend"]
pub type InterruptEnableClear10W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_9` reader - 1:1\\]
Interrupt Enable Clear Register for dss_l3ram1_pend"]
pub type InterruptEnableClear9R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_9` writer - 1:1\\]
Interrupt Enable Clear Register for dss_l3ram1_pend"]
pub type InterruptEnableClear9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_8` reader - 2:2\\]
Interrupt Enable Clear Register for dss_l3ram2_pend"]
pub type InterruptEnableClear8R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_8` writer - 2:2\\]
Interrupt Enable Clear Register for dss_l3ram2_pend"]
pub type InterruptEnableClear8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_7` reader - 3:3\\]
Interrupt Enable Clear Register for dss_l3ram3_pend"]
pub type InterruptEnableClear7R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_7` writer - 3:3\\]
Interrupt Enable Clear Register for dss_l3ram3_pend"]
pub type InterruptEnableClear7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_6` reader - 4:4\\]
Interrupt Enable Clear Register for dss_mailbox_pend"]
pub type InterruptEnableClear6R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_6` writer - 4:4\\]
Interrupt Enable Clear Register for dss_mailbox_pend"]
pub type InterruptEnableClear6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_5` reader - 5:5\\]
Interrupt Enable Clear Register for hwacm4_ram_b0_pend"]
pub type InterruptEnableClear5R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_5` writer - 5:5\\]
Interrupt Enable Clear Register for hwacm4_ram_b0_pend"]
pub type InterruptEnableClear5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_4` reader - 6:6\\]
Interrupt Enable Clear Register for hwacm4_ram_b1_pend"]
pub type InterruptEnableClear4R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_4` writer - 6:6\\]
Interrupt Enable Clear Register for hwacm4_ram_b1_pend"]
pub type InterruptEnableClear4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_3` reader - 7:7\\]
Interrupt Enable Clear Register for hwacm4_ram_b2_pend"]
pub type InterruptEnableClear3R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_3` writer - 7:7\\]
Interrupt Enable Clear Register for hwacm4_ram_b2_pend"]
pub type InterruptEnableClear3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_2` reader - 8:8\\]
Interrupt Enable Clear Register for hwacm4_mailbox_pend"]
pub type InterruptEnableClear2R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_2` writer - 8:8\\]
Interrupt Enable Clear Register for hwacm4_mailbox_pend"]
pub type InterruptEnableClear2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_1` reader - 9:9\\]
Interrupt Enable Clear Register for dss_tptc_a0_pend"]
pub type InterruptEnableClear1R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_1` writer - 9:9\\]
Interrupt Enable Clear Register for dss_tptc_a0_pend"]
pub type InterruptEnableClear1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 10:10\\]
Interrupt Enable Clear Register for dss_tptc_a1_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 10:10\\]
Interrupt Enable Clear Register for dss_tptc_a1_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RESERVED_11` reader - 11:11\\]
RESERVED: Dont Use"]
pub type Reserved11R = crate::BitReader;
#[doc = "Field `RESERVED_11` writer - 11:11\\]
RESERVED: Dont Use"]
pub type Reserved11W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RESERVED_10` reader - 12:12\\]
RESERVED: Dont Use"]
pub type Reserved10R = crate::BitReader;
#[doc = "Field `RESERVED_10` writer - 12:12\\]
RESERVED: Dont Use"]
pub type Reserved10W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RESERVED_9` reader - 13:13\\]
RESERVED: Dont Use"]
pub type Reserved9R = crate::BitReader;
#[doc = "Field `RESERVED_9` writer - 13:13\\]
RESERVED: Dont Use"]
pub type Reserved9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RESERVED_8` reader - 14:14\\]
RESERVED: Dont Use"]
pub type Reserved8R = crate::BitReader;
#[doc = "Field `RESERVED_8` writer - 14:14\\]
RESERVED: Dont Use"]
pub type Reserved8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RESERVED_7` reader - 15:15\\]
RESERVED: Dont Use"]
pub type Reserved7R = crate::BitReader;
#[doc = "Field `RESERVED_7` writer - 15:15\\]
RESERVED: Dont Use"]
pub type Reserved7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RESERVED_6` reader - 16:16\\]
RESERVED: Dont Use"]
pub type Reserved6R = crate::BitReader;
#[doc = "Field `RESERVED_6` writer - 16:16\\]
RESERVED: Dont Use"]
pub type Reserved6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RESERVED_5` reader - 17:17\\]
RESERVED: Dont Use"]
pub type Reserved5R = crate::BitReader;
#[doc = "Field `RESERVED_5` writer - 17:17\\]
RESERVED: Dont Use"]
pub type Reserved5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RESERVED_4` reader - 18:18\\]
RESERVED: Dont Use"]
pub type Reserved4R = crate::BitReader;
#[doc = "Field `RESERVED_4` writer - 18:18\\]
RESERVED: Dont Use"]
pub type Reserved4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RESERVED_3` reader - 19:19\\]
RESERVED: Dont Used"]
pub type Reserved3R = crate::BitReader;
#[doc = "Field `RESERVED_3` writer - 19:19\\]
RESERVED: Dont Used"]
pub type Reserved3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RESERVED_2` reader - 20:20\\]
RESERVED: Dont Use"]
pub type Reserved2R = crate::BitReader;
#[doc = "Field `RESERVED_2` writer - 20:20\\]
RESERVED: Dont Use"]
pub type Reserved2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RESERVED_1` reader - 21:21\\]
RESERVED: Dont Use"]
pub type Reserved1R = crate::BitReader;
#[doc = "Field `RESERVED_1` writer - 21:21\\]
RESERVED: Dont Use"]
pub type Reserved1W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Clear Register for dss_l3ram0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_10(&self) -> InterruptEnableClear10R {
        InterruptEnableClear10R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Clear Register for dss_l3ram1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_9(&self) -> InterruptEnableClear9R {
        InterruptEnableClear9R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Clear Register for dss_l3ram2_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_8(&self) -> InterruptEnableClear8R {
        InterruptEnableClear8R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Clear Register for dss_l3ram3_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_7(&self) -> InterruptEnableClear7R {
        InterruptEnableClear7R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Clear Register for dss_mailbox_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_6(&self) -> InterruptEnableClear6R {
        InterruptEnableClear6R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Clear Register for hwacm4_ram_b0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_5(&self) -> InterruptEnableClear5R {
        InterruptEnableClear5R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Clear Register for hwacm4_ram_b1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_4(&self) -> InterruptEnableClear4R {
        InterruptEnableClear4R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Clear Register for hwacm4_ram_b2_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_3(&self) -> InterruptEnableClear3R {
        InterruptEnableClear3R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Clear Register for hwacm4_mailbox_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_2(&self) -> InterruptEnableClear2R {
        InterruptEnableClear2R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Clear Register for dss_tptc_a0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_1(&self) -> InterruptEnableClear1R {
        InterruptEnableClear1R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Clear Register for dss_tptc_a1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
RESERVED: Dont Use"]
    #[inline(always)]
    pub fn reserved_11(&self) -> Reserved11R {
        Reserved11R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
RESERVED: Dont Use"]
    #[inline(always)]
    pub fn reserved_10(&self) -> Reserved10R {
        Reserved10R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
RESERVED: Dont Use"]
    #[inline(always)]
    pub fn reserved_9(&self) -> Reserved9R {
        Reserved9R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
RESERVED: Dont Use"]
    #[inline(always)]
    pub fn reserved_8(&self) -> Reserved8R {
        Reserved8R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
RESERVED: Dont Use"]
    #[inline(always)]
    pub fn reserved_7(&self) -> Reserved7R {
        Reserved7R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
RESERVED: Dont Use"]
    #[inline(always)]
    pub fn reserved_6(&self) -> Reserved6R {
        Reserved6R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
RESERVED: Dont Use"]
    #[inline(always)]
    pub fn reserved_5(&self) -> Reserved5R {
        Reserved5R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
RESERVED: Dont Use"]
    #[inline(always)]
    pub fn reserved_4(&self) -> Reserved4R {
        Reserved4R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
RESERVED: Dont Used"]
    #[inline(always)]
    pub fn reserved_3(&self) -> Reserved3R {
        Reserved3R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
RESERVED: Dont Use"]
    #[inline(always)]
    pub fn reserved_2(&self) -> Reserved2R {
        Reserved2R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
RESERVED: Dont Use"]
    #[inline(always)]
    pub fn reserved_1(&self) -> Reserved1R {
        Reserved1R::new(((self.bits >> 21) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Clear Register for dss_l3ram0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_10(&mut self) -> InterruptEnableClear10W<SecEnableClrReg0Spec> {
        InterruptEnableClear10W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Clear Register for dss_l3ram1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_9(&mut self) -> InterruptEnableClear9W<SecEnableClrReg0Spec> {
        InterruptEnableClear9W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Clear Register for dss_l3ram2_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_8(&mut self) -> InterruptEnableClear8W<SecEnableClrReg0Spec> {
        InterruptEnableClear8W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Clear Register for dss_l3ram3_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_7(&mut self) -> InterruptEnableClear7W<SecEnableClrReg0Spec> {
        InterruptEnableClear7W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Clear Register for dss_mailbox_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_6(&mut self) -> InterruptEnableClear6W<SecEnableClrReg0Spec> {
        InterruptEnableClear6W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Clear Register for hwacm4_ram_b0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_5(&mut self) -> InterruptEnableClear5W<SecEnableClrReg0Spec> {
        InterruptEnableClear5W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Clear Register for hwacm4_ram_b1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_4(&mut self) -> InterruptEnableClear4W<SecEnableClrReg0Spec> {
        InterruptEnableClear4W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Clear Register for hwacm4_ram_b2_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_3(&mut self) -> InterruptEnableClear3W<SecEnableClrReg0Spec> {
        InterruptEnableClear3W::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Clear Register for hwacm4_mailbox_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_2(&mut self) -> InterruptEnableClear2W<SecEnableClrReg0Spec> {
        InterruptEnableClear2W::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Clear Register for dss_tptc_a0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_1(&mut self) -> InterruptEnableClear1W<SecEnableClrReg0Spec> {
        InterruptEnableClear1W::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Clear Register for dss_tptc_a1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<SecEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
RESERVED: Dont Use"]
    #[inline(always)]
    #[must_use]
    pub fn reserved_11(&mut self) -> Reserved11W<SecEnableClrReg0Spec> {
        Reserved11W::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
RESERVED: Dont Use"]
    #[inline(always)]
    #[must_use]
    pub fn reserved_10(&mut self) -> Reserved10W<SecEnableClrReg0Spec> {
        Reserved10W::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
RESERVED: Dont Use"]
    #[inline(always)]
    #[must_use]
    pub fn reserved_9(&mut self) -> Reserved9W<SecEnableClrReg0Spec> {
        Reserved9W::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
RESERVED: Dont Use"]
    #[inline(always)]
    #[must_use]
    pub fn reserved_8(&mut self) -> Reserved8W<SecEnableClrReg0Spec> {
        Reserved8W::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
RESERVED: Dont Use"]
    #[inline(always)]
    #[must_use]
    pub fn reserved_7(&mut self) -> Reserved7W<SecEnableClrReg0Spec> {
        Reserved7W::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
RESERVED: Dont Use"]
    #[inline(always)]
    #[must_use]
    pub fn reserved_6(&mut self) -> Reserved6W<SecEnableClrReg0Spec> {
        Reserved6W::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
RESERVED: Dont Use"]
    #[inline(always)]
    #[must_use]
    pub fn reserved_5(&mut self) -> Reserved5W<SecEnableClrReg0Spec> {
        Reserved5W::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
RESERVED: Dont Use"]
    #[inline(always)]
    #[must_use]
    pub fn reserved_4(&mut self) -> Reserved4W<SecEnableClrReg0Spec> {
        Reserved4W::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
RESERVED: Dont Used"]
    #[inline(always)]
    #[must_use]
    pub fn reserved_3(&mut self) -> Reserved3W<SecEnableClrReg0Spec> {
        Reserved3W::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
RESERVED: Dont Use"]
    #[inline(always)]
    #[must_use]
    pub fn reserved_2(&mut self) -> Reserved2W<SecEnableClrReg0Spec> {
        Reserved2W::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
RESERVED: Dont Use"]
    #[inline(always)]
    #[must_use]
    pub fn reserved_1(&mut self) -> Reserved1W<SecEnableClrReg0Spec> {
        Reserved1W::new(self, 21)
    }
}
#[doc = "Interrupt Enable Clear Register 0\n\nYou can [`read`](crate::Reg::read) this register and get [`sec_enable_clr_reg0::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`sec_enable_clr_reg0::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct SecEnableClrReg0Spec;
impl crate::RegisterSpec for SecEnableClrReg0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`sec_enable_clr_reg0::R`](R) reader structure"]
impl crate::Readable for SecEnableClrReg0Spec {}
#[doc = "`write(|w| ..)` method takes [`sec_enable_clr_reg0::W`](W) writer structure"]
impl crate::Writable for SecEnableClrReg0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets sec_enable_clr_reg0 to value 0"]
impl crate::Resettable for SecEnableClrReg0Spec {
    const RESET_VALUE: u32 = 0;
}
