# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1480 6.4e-05 1024 0.4 1060 256000 26.1549 13.5115 333.88 419.447 793.159 793.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1480 6.4e-05 1024 0.4 1060 255744 26.2097 13.5634 384.118 419.271 843.335 843.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1480 6.4e-05 1024 0.4 1060 256000 26.1489 13.5291 401.79 419.418 861.052 861.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1480 6.4e-05 1024 0.4 1060 254976 26.1181 13.5075 372.57 418.336 830.697 830.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1480 6.4e-05 1024 0.4 1060 256000 26.1745 13.8301 379.242 418.704 838.112 838.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1480 6.4e-05 1024 0.4 1060 256256 26.0991 13.522 390.826 418.364 848.977 849.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1480 6.4e-05 1024 0.4 1060 255360 26.1214 13.5195 390.244 417.398 847.452 847.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1480 6.4e-05 1024 0.4 1060 253952 26.1526 13.4987 375.7 417.855 833.373 833.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1480 6.4e-05 1024 0.4 1060 251904 26.1586 13.4966 374.767 416.9 831.485 831.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1480 6.4e-05 1024 0.4 1060 252800 26.2331 13.5107 404.721 417.038 861.674 861.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1480 6.4e-05 1024 0.4 1060 253952 26.1314 13.7271 476.328 418.359 934.71 934.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1480 6.4e-05 1024 0.4 1065 255488 26.1638 13.6021 329.434 419.335 788.706 788.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1480 6.4e-05 1024 0.4 1065 255360 26.2726 13.5383 330.398 419.466 789.838 789.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1480 6.4e-05 1024 0.4 1065 254976 26.1629 13.5249 330.314 418.383 788.551 788.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1480 6.4e-05 1024 0.4 1065 254464 26.2952 13.5373 338.118 418.31 796.429 796.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1480 6.4e-05 1024 0.4 1065 254976 26.2018 13.511 342.587 419.381 801.85 801.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1480 6.4e-05 1024 0.4 1065 254592 26.2661 13.5311 392.631 419.271 851.864 851.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1480 6.4e-05 1024 0.4 1065 254720 26.2168 13.5926 384.238 419.456 843.668 843.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1480 6.4e-05 1024 0.4 1065 254976 26.0982 13.5045 410.656 418.843 869.264 869.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1480 6.4e-05 1024 0.4 1065 254400 26.2902 13.5414 406.588 419.018 865.599 865.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1480 6.4e-05 1024 0.4 1065 254464 26.1824 13.5478 408.892 418.459 867.243 867.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1480 6.4e-05 1024 0.4 1065 253440 26.229 13.5168 399.075 417.76 856.75 856.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1480 6.4e-05 1024 0.4 1065 253952 26.1505 13.4986 383.295 418.202 841.309 841.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1480 6.4e-05 1024 0.4 1065 251904 26.1533 13.4765 447.641 416.508 903.944 904.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1480 6.4e-05 1024 0.4 1065 252800 26.2055 13.5004 450.499 416.921 907.29 907.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1480 6.4e-05 1024 0.4 1065 253952 26.1551 13.5434 410.657 417.933 868.458 868.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1480 6.4e-05 1024 0.4 1060 256000 26.1157 13.5078 312.885 419.354 772.023 772.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1480 6.4e-05 1024 0.4 1060 256000 26.1929 13.5441 351.764 419.365 811.031 811.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1480 6.4e-05 1024 0.4 1060 254976 26.1537 13.5311 326.561 418.773 785.189 785.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1480 6.4e-05 1024 0.4 1060 255360 26.2222 13.5385 333.723 418.696 792.353 792.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1480 6.4e-05 1024 0.4 1060 256000 26.1387 13.5146 331.884 419.384 791.088 791.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1480 6.4e-05 1024 0.4 1060 255744 26.1874 13.5389 416.157 418.929 874.976 875.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1480 6.4e-05 1024 0.4 1060 253440 26.14 13.5484 287.851 417.462 745.167 745.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1480 6.4e-05 1024 0.4 1060 256000 26.1305 13.5229 398.732 419.039 857.586 857.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1480 6.4e-05 1024 0.4 1060 256000 26.0958 13.5209 280.172 419.277 739.234 739.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1480 6.4e-05 1024 0.4 1060 254976 26.0831 13.5086 371.053 418.791 829.605 829.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1480 6.4e-05 1024 0.4 1060 251904 26.139 13.4615 264.275 416.482 720.521 720.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1480 6.4e-05 1024 0.4 1060 254400 26.2759 13.5612 389.169 419.06 848.241 848.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1480 6.4e-05 1024 0.4 1060 252800 26.1947 13.4952 273.4 416.943 730.192 730.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1480 6.4e-05 1024 0.4 1060 254464 26.157 13.5619 500.268 418.852 959.004 959.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1480 6.4e-05 1024 0.4 1060 254464 26.1156 13.5332 323.855 418.55 782.219 782.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1480 6.4e-05 1024 0.4 1060 253440 26.22 13.5163 474.3 417.84 932.041 932.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1480 6.4e-05 1024 0.4 1060 253440 26.1652 13.514 321.763 417.995 779.598 779.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1480 6.4e-05 1024 0.4 1060 253952 26.1498 13.502 459.765 417.786 917.367 917.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1480 6.4e-05 1024 0.4 1060 253952 26.1416 13.5052 311.116 417.944 768.877 769.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1480 6.4e-05 1024 0.4 1060 251904 26.1423 13.468 397.537 416.858 854.167 854.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1480 6.4e-05 1024 0.4 1060 245760 26.2301 13.3407 274.552 412.945 727.231 727.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1480 6.4e-05 1024 0.4 1060 252800 26.206 13.5076 418.081 417.088 875.05 875.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1480 6.4e-05 1024 0.4 1060 249600 26.0342 13.351 294.437 412.56 746.551 746.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1480 6.4e-05 1024 0.4 1056 255488 26.1395 13.5141 306.738 419.425 765.98 766.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1480 6.4e-05 1024 0.4 1056 255360 26.2608 13.5404 324.545 418.97 783.486 783.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1480 6.4e-05 1024 0.4 1056 254976 26.1541 13.908 322.002 418.436 780.667 780.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1480 6.4e-05 1024 0.4 1056 254976 26.0885 13.5062 206.744 418.441 664.944 665.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1480 6.4e-05 1024 0.4 1056 254464 26.2533 13.5378 368.598 418.733 827.286 827.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1480 6.4e-05 1024 0.4 1056 254464 26.158 13.5357 234.565 418.464 692.894 693.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1480 6.4e-05 1024 0.4 1056 254976 26.1816 13.5153 353.219 419.149 812.228 812.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1480 6.4e-05 1024 0.4 1056 253952 26.1387 13.5062 232.357 417.855 690.03 690.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1480 6.4e-05 1024 0.4 1056 254592 26.2644 13.6156 393.102 418.916 852.067 852.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1480 6.4e-05 1024 0.4 1056 253440 26.1519 13.5675 274.715 417.446 732.043 732.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1480 6.4e-05 1024 0.4 1056 254720 26.2165 13.5272 372.255 419.097 831.256 831.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1480 6.4e-05 1024 0.4 1056 253440 26.2643 13.5068 267.129 419.199 726.26 726.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1480 6.4e-05 1024 0.4 1056 254976 26.1004 13.5209 484.627 418.791 943.204 943.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1480 6.4e-05 1024 0.4 1056 251904 26.1439 13.4628 303.7 416.427 759.896 760.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1480 6.4e-05 1024 0.4 1056 254400 26.2902 13.5578 472.604 419.053 931.667 931.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1480 6.4e-05 1024 0.4 1056 252800 26.2069 13.5059 318.354 416.691 774.926 775.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1480 6.4e-05 1024 0.4 1056 254464 26.1588 13.9595 461.418 418.534 920.238 920.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1480 6.4e-05 1024 0.4 1056 254464 26.1293 16.4638 306.76 418.609 768.127 768.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1480 6.4e-05 1024 0.4 1056 253440 26.2255 13.5235 449.92 417.733 907.567 907.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1480 6.4e-05 1024 0.4 1056 253440 26.1788 13.5086 291.471 417.597 748.924 749.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1480 6.4e-05 1024 0.4 1056 253952 26.1486 13.5003 431.071 418.199 889.079 889.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1480 6.4e-05 1024 0.4 1056 253952 26.143 13.5044 288.319 418.032 746.164 746.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1480 6.4e-05 1024 0.4 1075 256512 26.0383 13.5128 353.083 419.159 811.958 812.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1480 6.4e-05 1024 0.4 1075 256000 26.2068 13.5469 319.038 419.354 778.306 778.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1480 6.4e-05 1024 0.4 1075 256000 26.1261 13.5291 206.245 419.115 665.175 665.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1480 6.4e-05 1024 0.4 1075 255744 26.1281 13.5223 339.37 418.722 797.908 798.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1480 6.4e-05 1024 0.4 1075 254976 26.0874 14.0047 217.242 418.428 675.928 676.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1480 6.4e-05 1024 0.4 1075 255360 26.208 13.538 361.516 418.733 820.165 820.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1480 6.4e-05 1024 0.4 1075 254464 26.1676 13.632 229.359 418.522 687.847 687.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1480 6.4e-05 1024 0.4 1075 256000 26.1127 13.5096 377.075 419.09 835.949 836.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1480 6.4e-05 1024 0.4 1075 253952 26.1348 13.5019 245.771 418.189 703.76 703.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1480 6.4e-05 1024 0.4 1075 255744 26.1871 13.6146 400.815 419.325 860.11 860.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1480 6.4e-05 1024 0.4 1075 253440 26.1566 13.5356 286.29 417.765 743.916 744.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1480 6.4e-05 1024 0.4 1075 256000 26.1261 13.5274 390.578 419.008 849.404 849.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1480 6.4e-05 1024 0.4 1075 256000 26.0812 13.5124 276.123 419.578 735.449 735.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1480 6.4e-05 1024 0.4 1075 254976 26.0937 13.5199 476.476 418.357 934.61 934.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1480 6.4e-05 1024 0.4 1075 251904 26.1446 13.4652 314.056 416.81 770.648 770.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1480 6.4e-05 1024 0.4 1075 256000 26.1508 13.5541 476.801 419.045 935.716 935.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1480 6.4e-05 1024 0.4 1075 252800 26.2029 13.5052 316.538 416.676 773.091 773.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1480 6.4e-05 1024 0.4 1075 254464 26.1673 13.5211 463.313 418.864 922.038 922.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1480 6.4e-05 1024 0.4 1075 254464 26.1292 13.7506 304.681 418.909 763.635 763.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1480 6.4e-05 1024 0.4 1075 253440 26.2158 13.5287 447.601 417.736 905.25 905.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1480 6.4e-05 1024 0.4 1075 253440 26.1661 13.5148 294.384 417.663 751.89 752.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1480 6.4e-05 1024 0.4 1075 253952 26.141 13.5053 428.028 417.799 885.641 885.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1480 6.4e-05 1024 0.4 1075 253952 26.1431 13.5066 299.161 417.969 756.951 757.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1480 6.4e-05 1024 0.4 1056 255488 26.1409 13.5141 305.053 419.351 764.227 764.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1480 6.4e-05 1024 0.4 1056 254976 26.1761 13.5166 196.312 419.006 655.187 655.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1480 6.4e-05 1024 0.4 1056 255360 26.246 13.8723 312.665 419.12 772.072 772.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1480 6.4e-05 1024 0.4 1056 254720 26.212 13.5274 199.598 419.461 658.958 659.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1480 6.4e-05 1024 0.4 1056 254976 26.1485 13.5232 338.908 418.384 797.127 797.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1480 6.4e-05 1024 0.4 1056 254976 26.0824 13.5823 218.281 418.748 676.854 676.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1480 6.4e-05 1024 0.4 1056 255360 26.2195 13.5372 335.398 418.354 793.684 793.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1480 6.4e-05 1024 0.4 1056 254464 26.1539 14.1087 212.105 418.454 670.984 671.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1480 6.4e-05 1024 0.4 1056 255360 26.1853 13.5414 175.622 418.932 634.44 634.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1480 6.4e-05 1024 0.4 1056 254976 26.1704 13.5647 334.94 419.43 794.266 794.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1480 6.4e-05 1024 0.4 1056 253952 26.1315 13.5066 222.423 417.775 679.993 680.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1480 6.4e-05 1024 0.4 1056 251904 26.1511 13.4595 183.94 416.489 640.2 640.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1480 6.4e-05 1024 0.4 1056 255744 26.1721 13.5363 488.223 418.915 947.009 947.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1480 6.4e-05 1024 0.4 1056 253440 26.147 13.5111 303.14 417.53 760.492 760.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1480 6.4e-05 1024 0.4 1056 252288 26.3312 13.5267 248.699 417.913 706.64 706.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1480 6.4e-05 1024 0.4 1056 254720 26.2092 13.5317 449.991 419.398 909.296 909.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1480 6.4e-05 1024 0.4 1056 253440 26.2812 13.5188 302.127 419.191 761.281 761.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1480 6.4e-05 1024 0.4 1056 253440 26.1553 13.5209 252.222 417.608 709.667 709.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1480 6.4e-05 1024 0.4 1056 254976 26.1128 13.5255 429.777 418.735 888.321 888.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1480 6.4e-05 1024 0.4 1056 251904 26.1479 13.4595 274.558 416.909 731.234 731.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1480 6.4e-05 1024 0.4 1056 248832 26.1624 13.704 237.402 414.577 692.013 692.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1480 6.4e-05 1024 0.4 1056 254400 26.3016 13.551 421.72 419.018 880.763 880.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1480 6.4e-05 1024 0.4 1056 252800 26.1977 13.5028 288.58 417.088 745.55 745.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1480 6.4e-05 1024 0.4 1056 254400 26.3016 13.5434 243.008 419.369 702.391 702.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1480 6.4e-05 1024 0.4 1056 254464 26.1777 13.5285 405.828 418.856 864.552 864.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1480 6.4e-05 1024 0.4 1056 254464 26.1247 13.717 282.293 419.013 741.315 741.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1480 6.4e-05 1024 0.4 1056 252672 26.327 13.5187 233.211 418.804 692.022 692.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1480 6.4e-05 1024 0.4 1056 253440 26.216 13.5172 395.011 417.383 852.297 852.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1480 6.4e-05 1024 0.4 1056 253440 26.1652 13.527 286.595 417.996 744.45 744.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1480 6.4e-05 1024 0.4 1056 253440 26.23 13.5316 236.056 418.109 694.089 694.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1480 6.4e-05 1024 0.4 1056 253952 26.1532 13.6635 403.436 417.7 861.115 861.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1480 6.4e-05 1024 0.4 1056 253952 26.1452 13.6429 274.133 418.025 732.109 732.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1480 6.4e-05 1024 0.4 1056 245760 26.2139 13.3444 235.706 413.139 688.567 688.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1480 6.4e-05 1024 0.4 1080 255488 26.1257 13.5096 318.462 419.102 777.367 777.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1480 6.4e-05 1024 0.4 1080 254976 26.1739 13.5086 203.325 419.365 662.537 662.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1480 6.4e-05 1024 0.4 1080 255360 26.232 13.5475 356.719 418.948 815.616 815.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1480 6.4e-05 1024 0.4 1080 254720 26.1926 13.5273 230.704 419.104 689.686 689.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1480 6.4e-05 1024 0.4 1080 253440 26.1962 14.4425 188.724 417.796 647.321 647.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1480 6.4e-05 1024 0.4 1080 254976 26.133 13.5231 331.471 418.373 789.671 789.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1480 6.4e-05 1024 0.4 1080 254976 26.068 13.6872 218.242 418.794 676.952 677.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1480 6.4e-05 1024 0.4 1080 253440 26.1491 13.5127 178.932 417.474 636.232 636.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1480 6.4e-05 1024 0.4 1080 255360 26.1881 13.5355 485.473 418.783 944.148 944.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1480 6.4e-05 1024 0.4 1080 254464 26.1769 13.5571 302.288 418.857 761.04 761.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1480 6.4e-05 1024 0.4 1080 255360 26.2067 13.5434 246.233 418.895 705.042 705.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1480 6.4e-05 1024 0.4 1080 254976 26.1683 13.5138 449.934 419.383 909.167 909.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1480 6.4e-05 1024 0.4 1080 253952 26.1393 13.5066 280.483 418.211 738.516 738.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1480 6.4e-05 1024 0.4 1080 251904 26.1399 13.4614 226.851 416.505 683.128 683.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1480 6.4e-05 1024 0.4 1080 255744 26.1831 13.5408 461.341 419.186 920.414 920.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1480 6.4e-05 1024 0.4 1080 253440 26.1569 13.5068 297.859 417.469 755.158 755.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1480 6.4e-05 1024 0.4 1080 252288 26.2904 13.5209 260.084 417.571 717.629 717.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1480 6.4e-05 1024 0.4 1080 248832 26.1575 13.3857 227.45 414.515 681.668 681.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1480 6.4e-05 1024 0.4 1080 254720 26.2195 13.5332 429.964 419.098 888.986 889.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1480 6.4e-05 1024 0.4 1080 253440 26.2672 13.5498 290.175 419.602 749.762 749.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1480 6.4e-05 1024 0.4 1080 253440 26.1631 13.5118 243.255 417.631 700.722 700.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1480 6.4e-05 1024 0.4 1080 245760 26.2125 13.3408 227.468 412.484 679.662 679.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1480 6.4e-05 1024 0.4 1080 254976 26.0931 13.5315 402.177 418.43 860.394 860.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1480 6.4e-05 1024 0.4 1080 251904 26.1566 13.5043 283.771 416.902 740.501 740.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1480 6.4e-05 1024 0.4 1080 248832 26.1634 13.5046 232.114 414.881 686.821 686.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1480 6.4e-05 1024 0.4 1080 245760 26.2335 13.3465 217.006 412.545 669.291 669.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1480 6.4e-05 1024 0.4 1080 254400 26.2927 13.5516 418.937 418.702 877.652 877.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1480 6.4e-05 1024 0.4 1080 252800 26.1949 13.5175 285.282 417.075 742.236 742.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1480 6.4e-05 1024 0.4 1080 254400 26.3002 13.5523 246.086 419.361 705.464 705.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1480 6.4e-05 1024 0.4 1080 249600 26.0291 13.3542 223.644 412.959 676.152 676.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1480 6.4e-05 1024 0.4 1056 251904 26.375 13.5165 337.313 419.044 796.411 796.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1480 6.4e-05 1024 0.4 1056 251904 26.3919 13.5179 217.184 419.089 676.348 676.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1480 6.4e-05 1024 0.4 1056 250368 26.4141 13.6433 178.744 418.748 637.711 637.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1480 6.4e-05 1024 0.4 1056 252160 26.4764 13.5622 324.141 419.363 783.707 783.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1480 6.4e-05 1024 0.4 1056 252160 26.4081 13.5331 214.029 419.145 673.28 673.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1480 6.4e-05 1024 0.4 1056 249600 26.4893 13.5188 173.46 417.837 631.467 631.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1480 6.4e-05 1024 0.4 1056 251136 26.4197 13.5209 460.983 418.376 919.46 919.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1480 6.4e-05 1024 0.4 1056 250368 26.4149 13.506 286.846 418.839 745.766 745.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1480 6.4e-05 1024 0.4 1056 248832 26.481 13.5066 230.141 417.402 687.701 687.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1480 6.4e-05 1024 0.4 1056 248832 26.3656 13.4595 194.624 416.827 651.434 651.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1480 6.4e-05 1024 0.4 1056 251776 26.448 13.5332 428.007 418.662 886.822 886.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1480 6.4e-05 1024 0.4 1056 250880 26.4335 13.5268 267.751 418.771 726.646 726.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1480 6.4e-05 1024 0.4 1056 249984 26.5782 13.543 218.432 418.93 677.649 677.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1480 6.4e-05 1024 0.4 1056 250880 26.3844 14.1379 198.036 418.996 657.728 657.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1480 6.4e-05 1024 0.4 1056 251904 26.4229 14.5676 410.578 419.387 871.124 871.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1480 6.4e-05 1024 0.4 1056 249856 26.4094 13.5038 263.516 417.761 721.352 721.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1480 6.4e-05 1024 0.4 1056 248832 26.3445 13.4604 216.889 416.505 673.366 673.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1480 6.4e-05 1024 0.4 1056 249856 26.4394 14.4026 192.069 418.033 651.113 651.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1480 6.4e-05 1024 0.4 1056 251136 26.4914 14.0874 396.577 418.831 856.16 856.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1480 6.4e-05 1024 0.4 1056 248832 26.4971 13.6009 276.474 417.86 734.597 734.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1480 6.4e-05 1024 0.4 1056 248832 26.5561 14.0108 233.831 417.92 692.485 692.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1480 6.4e-05 1024 0.4 1056 244224 26.4941 13.3855 229.191 414.963 684.202 684.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1480 6.4e-05 1024 0.4 1056 252160 26.4206 13.5271 394.83 419.15 854.098 854.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1480 6.4e-05 1024 0.4 1056 250880 26.4603 13.5188 281.726 419.266 741.136 741.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1480 6.4e-05 1024 0.4 1056 249600 26.432 13.5163 233.459 417.992 691.56 691.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1480 6.4e-05 1024 0.4 1056 245760 26.227 13.346 215.34 412.553 667.629 667.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1480 6.4e-05 1024 0.4 1100 256000 26.0854 13.8796 361.997 419.351 821.483 821.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1480 6.4e-05 1024 0.4 1100 256000 26.0961 13.5168 234.501 419.085 693.368 693.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1480 6.4e-05 1024 0.4 1100 254976 26.0763 13.5075 192.211 418.831 650.79 650.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1480 6.4e-05 1024 0.4 1100 256000 26.1842 13.5416 341.686 419.456 801.034 801.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1480 6.4e-05 1024 0.4 1100 256000 26.1295 13.5295 220.137 419.454 679.411 679.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1480 6.4e-05 1024 0.4 1100 253440 26.2139 13.5225 182.252 417.393 639.548 639.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1480 6.4e-05 1024 0.4 1100 256000 26.085 13.5154 158.333 419.624 617.719 617.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1480 6.4e-05 1024 0.4 1100 255744 26.0975 13.582 473.998 418.69 932.53 932.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1480 6.4e-05 1024 0.4 1100 254976 26.0962 13.8171 292.294 418.438 750.807 750.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1480 6.4e-05 1024 0.4 1100 253440 26.1594 13.5095 236.813 417.773 694.417 694.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1480 6.4e-05 1024 0.4 1100 251904 26.1384 13.4614 200.438 416.448 656.656 656.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1480 6.4e-05 1024 0.4 1100 255360 26.1989 14.7394 435.783 418.423 895.315 895.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1480 6.4e-05 1024 0.4 1100 254464 26.1729 13.5213 274.091 418.807 732.763 732.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1480 6.4e-05 1024 0.4 1100 255360 26.1882 13.542 224.359 418.835 683.093 683.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1480 6.4e-05 1024 0.4 1100 254464 26.1094 13.5452 201.717 418.928 660.46 660.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1480 6.4e-05 1024 0.4 1100 256000 26.1128 13.5121 426.557 419.141 885.486 885.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1480 6.4e-05 1024 0.4 1100 253952 26.1366 13.5084 273.148 418.15 731.11 731.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1480 6.4e-05 1024 0.4 1100 251904 26.147 13.4636 230.341 416.582 686.702 686.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1480 6.4e-05 1024 0.4 1100 253952 26.1328 13.7608 203.638 418.017 661.713 661.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1480 6.4e-05 1024 0.4 1100 255744 26.176 13.5577 436.405 418.861 895.167 895.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1480 6.4e-05 1024 0.4 1100 253440 26.1644 13.525 307.093 417.543 764.494 764.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1480 6.4e-05 1024 0.4 1100 252288 26.3171 13.566 251.857 417.638 709.542 709.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1480 6.4e-05 1024 0.4 1100 248832 26.1491 13.3839 238.479 414.475 692.657 692.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1480 6.4e-05 1024 0.4 1100 253440 26.2467 13.529 221.792 418.104 679.833 679.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1480 6.4e-05 1024 0.4 1100 256000 26.1323 14.386 423.259 419.415 883.363 883.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1480 6.4e-05 1024 0.4 1100 256000 26.1093 13.5169 292.901 419.518 752.218 752.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1480 6.4e-05 1024 0.4 1100 253440 26.1776 13.5148 244.47 417.963 702.291 702.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1480 6.4e-05 1024 0.4 1100 250880 25.8461 13.3481 223.972 412.854 676.182 676.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1480 6.4e-05 1024 0.4 1100 249600 26.0432 13.39 213.844 412.625 666.066 666.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1480 6.4e-05 1024 0.4 1080 254464 26.1906 13.5152 328.513 419.35 787.736 787.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1480 6.4e-05 1024 0.4 1080 253952 26.243 13.5229 216.648 419.44 676.016 676.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1480 6.4e-05 1024 0.4 1080 253440 26.2015 13.5085 175.791 418.841 634.511 634.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1480 6.4e-05 1024 0.4 1080 251904 26.293 13.5069 151.654 418.11 609.728 609.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1480 6.4e-05 1024 0.4 1080 254080 26.3148 13.5434 463.375 419.402 922.803 922.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1480 6.4e-05 1024 0.4 1080 253440 26.2963 13.5289 285.939 419.492 745.425 745.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1480 6.4e-05 1024 0.4 1080 251520 26.3946 13.5209 231.073 417.395 688.556 688.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1480 6.4e-05 1024 0.4 1080 253440 26.2593 13.5126 197.459 419.193 656.586 656.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1480 6.4e-05 1024 0.4 1080 253440 26.2419 13.527 424.84 418.367 883.144 883.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1480 6.4e-05 1024 0.4 1080 253440 26.1863 13.6565 265.479 418.709 724.195 724.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1480 6.4e-05 1024 0.4 1080 251136 26.3109 13.5025 215.471 417.869 673.318 673.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1480 6.4e-05 1024 0.4 1080 251904 26.4624 13.4676 194.948 416.864 651.911 652.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1480 6.4e-05 1024 0.4 1080 249600 26.4309 13.5045 167.301 417.946 625.343 625.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1480 6.4e-05 1024 0.4 1080 253568 26.3244 13.5332 403.925 418.438 862.386 862.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1480 6.4e-05 1024 0.4 1080 252672 26.3113 13.5274 256.386 418.518 714.916 715.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1480 6.4e-05 1024 0.4 1080 252672 26.3563 13.5423 214.035 418.589 672.691 672.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1480 6.4e-05 1024 0.4 1080 250880 26.4067 13.5148 186.382 418.685 645.152 645.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1480 6.4e-05 1024 0.4 1080 250880 26.2052 14.5246 165.23 415.463 621.586 621.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1480 6.4e-05 1024 0.4 1080 253952 26.2542 13.5164 382.518 419.386 841.838 841.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1480 6.4e-05 1024 0.4 1080 251904 26.2953 13.5025 253.882 418.14 711.98 712.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1480 6.4e-05 1024 0.4 1080 251904 26.1489 13.7257 211.69 416.859 668.585 668.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1480 6.4e-05 1024 0.4 1080 249856 26.4335 13.5019 193.591 417.963 651.661 651.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1480 6.4e-05 1024 0.4 1080 245760 26.219 13.3425 174.171 412.62 626.519 626.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1480 6.4e-05 1024 0.4 1088 251904 26.3855 13.6882 325.859 419.108 785.207 785.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1480 6.4e-05 1024 0.4 1088 251904 26.41 13.5148 210.591 419.473 670.158 670.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1480 6.4e-05 1024 0.4 1088 250368 26.4179 13.5045 173.216 418.781 632.087 632.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1480 6.4e-05 1024 0.4 1088 249856 26.3988 13.4985 149.334 417.791 607.189 607.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1480 6.4e-05 1024 0.4 1088 251520 26.5019 13.543 445.032 419.373 904.61 904.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1480 6.4e-05 1024 0.4 1088 250880 26.4897 13.5311 272.383 419.457 732.032 732.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1480 6.4e-05 1024 0.4 1088 249600 26.4861 13.9086 222.461 417.867 680.886 681.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1480 6.4e-05 1024 0.4 1088 250880 26.4408 13.5235 192.451 419.617 652.195 652.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1480 6.4e-05 1024 0.4 1088 249600 26.4243 13.5025 174.783 416.691 631.561 631.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1480 6.4e-05 1024 0.4 1088 251136 26.4297 13.7024 412.438 418.369 871.115 871.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1480 6.4e-05 1024 0.4 1088 250368 26.4159 13.9837 256.564 418.504 715.631 715.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1480 6.4e-05 1024 0.4 1088 248832 26.4819 13.5104 208.088 417.444 665.687 665.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1480 6.4e-05 1024 0.4 1088 248832 26.35 13.4716 185.732 416.854 642.561 642.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1480 6.4e-05 1024 0.4 1088 249600 26.4476 13.5095 163.185 417.605 620.91 621.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1480 6.4e-05 1024 0.4 1088 250880 26.4957 13.5357 384.316 418.388 842.9 843.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1480 6.4e-05 1024 0.4 1088 250880 26.4121 13.5214 242.748 418.864 701.708 701.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1480 6.4e-05 1024 0.4 1088 249984 26.574 13.5449 205.293 418.887 664.464 664.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1480 6.4e-05 1024 0.4 1088 250880 26.3949 13.5109 181.527 418.963 640.565 640.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1480 6.4e-05 1024 0.4 1088 246400 26.4909 13.6549 157.735 415.147 613.193 613.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1480 6.4e-05 1024 0.4 1088 251904 26.4076 13.5076 380.234 423.192 843.504 843.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1480 6.4e-05 1024 0.4 1088 249856 26.4225 13.5044 250.668 417.795 708.555 708.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1480 6.4e-05 1024 0.4 1088 248832 26.358 15.1736 206.336 416.51 664.543 664.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1480 6.4e-05 1024 0.4 1088 249856 26.4268 13.5332 190.723 418.279 649.121 649.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1480 6.4e-05 1024 0.4 1088 245760 26.2384 13.4359 171.964 412.877 624.673 624.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1480 6.4e-05 1024 0.4 1088 245760 26.2314 13.3408 162.486 412.991 615.211 615.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1480 6.4e-05 1024 0.4 1152 247808 26.7656 13.546 372.93 419.419 832.825 832.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1480 6.4e-05 1024 0.4 1152 247808 26.7106 13.6789 392.673 419.107 852.337 852.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1480 6.4e-05 1024 0.4 1152 247808 26.7325 13.5211 253.915 419.472 713.801 713.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1480 6.4e-05 1024 0.4 1152 247296 26.6933 13.5975 205.108 418.352 663.916 664.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1480 6.4e-05 1024 0.4 1152 245760 26.7716 13.5025 183.455 418.104 642.004 642.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1480 6.4e-05 1024 0.4 1152 245760 26.8869 13.7051 168.678 419.618 629.053 629.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1480 6.4e-05 1024 0.4 1152 245760 26.6038 13.4656 155.075 416.517 611.827 611.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1480 6.4e-05 1024 0.4 1152 247296 26.7051 13.5127 148.858 419.029 608.267 608.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1480 6.4e-05 1024 0.4 1152 245760 26.7692 13.5011 140.017 418.317 598.769 598.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1480 6.4e-05 1024 0.4 1080 250880 26.4101 13.8906 180.207 418.616 639.288 639.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1480 6.4e-05 1024 0.4 1088 250880 26.423 13.5063 176.691 418.671 635.46 635.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1480 6.4e-05 1024 0.4 1100 250880 26.2243 13.5438 181.719 415.475 637.129 637.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1480 6.4e-05 1024 0.4 1056 246400 26.5216 13.4333 178.141 415.429 633.692 633.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1480 6.4e-05 1024 0.4 1056 253952 26.1443 13.5044 190.721 417.802 648.339 648.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1480 6.4e-05 1024 0.4 1056 245760 26.2001 13.3386 210.721 413.158 663.578 663.698
