;redcode
;assert 1
	SPL 0, <314
	CMP -267, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV @121, 106
	SUB #627, @320
	SPL 0, #408
	MOV -1, <-20
	JMN 10, 9
	MOV @121, 106
	JMN 10, 9
	SUB @-47, <410
	MOV @121, 106
	SPL 0, #408
	SUB @-47, <410
	ADD 3, 0
	SUB 0, @408
	SUB @-47, <410
	MOV -1, <-20
	SUB @-47, <-110
	SUB @-47, <-110
	SUB @-30, @9
	MOV @151, 106
	SUB #627, @320
	MOV @151, 106
	JMN 10, 9
	JMN 10, 9
	SPL 0, #408
	JMN 10, 9
	ADD 210, 30
	SPL 0, #408
	JMP @12, #260
	JMP @12, #200
	MOV -1, <-826
	SUB @-47, <410
	SUB #-127, @120
	SUB #-127, @120
	SUB -7, <-120
	SUB #627, @320
	SPL 0, #408
	SUB -7, <-120
	SUB -7, <-120
	DJN -1, @-20
	SLT 826, @12
	SUB @-30, @9
	CMP -267, <-120
	MOV -4, <-20
	CMP -267, <-120
	ADD 210, 60
	CMP -267, <-120
