#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Nov 28 16:52:34 2024
# Process ID: 10500
# Current directory: C:/Users/alexandersuen/udemyprocessor/udemyprocessor.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/alexandersuen/udemyprocessor/udemyprocessor.runs/synth_1/top.vds
# Journal file: C:/Users/alexandersuen/udemyprocessor/udemyprocessor.runs/synth_1\vivado.jou
# Running On        :ALEXANDERSUE0D5
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :Apple Silicon
# CPU Frequency     :3200 MHz
# CPU Physical cores:4
# CPU Logical cores :4
# Host memory       :8583 MB
# Swap memory       :1073 MB
# Total Virtual     :9657 MB
# Available Virtual :3687 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 549.621 ; gain = 238.828
Command: synth_design -top top -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12812
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1003.051 ; gain = 450.414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:65]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/inst_data.mem' is read successfully [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:288]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:90]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:65]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:383]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1222.715 ; gain = 670.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1222.715 ; gain = 670.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1222.715 ; gain = 670.078
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
INFO: [Device 21-9227] Part: xc7a12ticsg325-1L does not have CEAM library.
WARNING: [Synth 8-327] inferring latch for variable 'dout_reg' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:169]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[15]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[14]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[13]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[12]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[11]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[10]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[9]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[8]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[7]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[6]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[5]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[4]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[3]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[2]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[1]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[0]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'IR_reg' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'stop_reg' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:89]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[31]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[30]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[29]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[28]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[27]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[26]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[25]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[24]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[23]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[22]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[21]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[20]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[19]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[18]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[17]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[16]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[15]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[14]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[13]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[12]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[11]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[10]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[9]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[8]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[7]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[6]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[5]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[4]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[3]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[2]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[1]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[0]' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'PC_reg_rep' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:343]
WARNING: [Synth 8-327] inferring latch for variable 'SGPR_reg' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'jmp_flag_reg' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:88]
WARNING: [Synth 8-327] inferring latch for variable 'PC_reg' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:343]
WARNING: [Synth 8-327] inferring latch for variable 'carry_reg' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'sign_reg' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:184]
WARNING: [Synth 8-327] inferring latch for variable 'zero_reg' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:190]
WARNING: [Synth 8-327] inferring latch for variable 'overflow_reg' [C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v:196]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1354.027 ; gain = 801.391
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   7 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 1     
	  11 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 362   
	   7 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 38    
	   7 Input    1 Bit        Muxes := 53    
	  27 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP GPR_reg[12]0, operation Mode is: A*B.
DSP Report: operator GPR_reg[12]0 is absorbed into DSP GPR_reg[12]0.
INFO: [Synth 8-3886] merging instance 'PC_reg[3]' (LD) to 'PC_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'PC_reg[2]' (LD) to 'PC_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'PC_reg[1]' (LD) to 'PC_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'PC_reg[0]' (LD) to 'PC_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'IR_reg[20]' (LD) to 'IR_reg[31]'
INFO: [Synth 8-3886] merging instance 'IR_reg[21]' (LD) to 'IR_reg[31]'
INFO: [Synth 8-3886] merging instance 'IR_reg[2]' (LD) to 'IR_reg[31]'
INFO: [Synth 8-3886] merging instance 'IR_reg[3]' (LD) to 'IR_reg[31]'
INFO: [Synth 8-3886] merging instance 'IR_reg[4]' (LD) to 'IR_reg[31]'
INFO: [Synth 8-3886] merging instance 'IR_reg[5]' (LD) to 'IR_reg[31]'
INFO: [Synth 8-3886] merging instance 'IR_reg[6]' (LD) to 'IR_reg[31]'
INFO: [Synth 8-3886] merging instance 'IR_reg[7]' (LD) to 'IR_reg[31]'
INFO: [Synth 8-3886] merging instance 'IR_reg[8]' (LD) to 'IR_reg[31]'
INFO: [Synth 8-3886] merging instance 'IR_reg[9]' (LD) to 'IR_reg[31]'
INFO: [Synth 8-3886] merging instance 'IR_reg[10]' (LD) to 'IR_reg[31]'
INFO: [Synth 8-3886] merging instance 'IR_reg[12]' (LD) to 'IR_reg[31]'
INFO: [Synth 8-3886] merging instance 'IR_reg[13]' (LD) to 'IR_reg[31]'
INFO: [Synth 8-3886] merging instance 'IR_reg[14]' (LD) to 'IR_reg[31]'
INFO: [Synth 8-3886] merging instance 'IR_reg[15]' (LD) to 'IR_reg[31]'
INFO: [Synth 8-3886] merging instance 'IR_reg[25]' (LD) to 'IR_reg[31]'
INFO: [Synth 8-3886] merging instance 'IR_reg[26]' (LD) to 'IR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IR_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:02:42 . Memory (MB): peak = 1354.027 ; gain = 801.391
---------------------------------------------------------------------------------
 Sort Area is top__GB5 GPR_reg[12]0_0 : 0 0 : 1946 1946 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \data_mem_reg[5][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[5][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[4][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[4][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[7][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[7][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[6][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[6][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[9][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[9][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[8][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[8][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[11][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[11][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[10][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[10][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[13][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[13][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[12][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[12][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[15][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[15][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[14][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[14][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[5][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[5][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[4][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[4][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[7][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[7][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[6][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[6][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[9][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[9][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[8][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[8][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[11][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[11][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[10][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[10][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[13][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[13][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[12][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[12][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[15][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[15][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[14][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[14][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[5][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[5][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[4][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[4][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[7][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[7][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[6][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[6][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[9][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[9][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[8][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[8][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[11][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[11][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[10][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[10][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[13][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[13][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[12][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[12][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[15][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[15][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[14][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[14][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[5][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[5][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[4][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[4][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[7][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[7][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[6][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[6][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[9][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[9][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[8][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[8][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[11][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[11][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[10][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[10][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[13][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[13][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[12][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[12][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[15][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[15][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[14][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[14][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[5][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[5][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[4][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \data_mem_reg[4][4]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:02:44 . Memory (MB): peak = 1369.258 ; gain = 816.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:02:45 . Memory (MB): peak = 1369.258 ; gain = 816.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:02:55 . Memory (MB): peak = 1371.254 ; gain = 818.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:02:55 . Memory (MB): peak = 1371.254 ; gain = 818.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:02:55 . Memory (MB): peak = 1371.254 ; gain = 818.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:02:55 . Memory (MB): peak = 1371.254 ; gain = 818.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:02:55 . Memory (MB): peak = 1371.254 ; gain = 818.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:02:55 . Memory (MB): peak = 1371.254 ; gain = 818.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    17|
|3     |DSP48E1 |     1|
|4     |LUT1    |    13|
|5     |LUT2    |    14|
|6     |LUT3    |   209|
|7     |LUT4    |   112|
|8     |LUT5    |    33|
|9     |LUT6    |   361|
|10    |MUXF7   |     3|
|11    |FDRE    |     3|
|12    |LD      |   242|
|13    |IBUF    |    18|
|14    |OBUF    |    16|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1043|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:02:55 . Memory (MB): peak = 1371.254 ; gain = 818.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1367 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:37 ; elapsed = 00:02:59 . Memory (MB): peak = 1371.254 ; gain = 818.617
Synthesis Optimization Complete : Time (s): cpu = 00:01:37 ; elapsed = 00:02:59 . Memory (MB): peak = 1371.254 ; gain = 818.617
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1382.953 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 263 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1418.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 242 instances were transformed.
  LD => LDCE: 242 instances

Synth Design complete | Checksum: 153db0bf
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 162 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:03:05 . Memory (MB): peak = 1418.270 ; gain = 868.648
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1418.270 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/alexandersuen/udemyprocessor/udemyprocessor.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 28 16:56:03 2024...
