# Huffmans_encoder_VHDL
A huffmans encoder implementation written in VHDL.
The src folder contains the sorting cell and block as well as the state machine which genrates the huffman table for a given set of data.
The sim folder contains a simulation file which shows an example of the componeant working.

This project is still under development and has only been tested in simulation and not in hardware.
