Formated Inputs and Coverage!
0. Queue Entry
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| C | auto_master_out_b_bits_data                                      | auto_master_out_d_bits_data                                      | io_req_bits_addr                        | io_s2_vaddr                             | auto_master_out_b_bits_address   | io_s1_paddr                      | auto_master_out_b_bits_mask | auto_master_out_b_bits_size | auto_master_out_d_bits_size | auto_master_out_b_bits_opcode | auto_master_out_d_bits_opcode | auto_master_out_d_bits_sink | auto_master_out_b_bits_param | auto_master_out_d_bits_param | auto_master_out_a_ready | auto_master_out_b_valid | auto_master_out_b_bits_source | auto_master_out_c_ready | auto_master_out_d_valid | auto_master_out_d_bits_source | auto_master_out_d_bits_error | auto_master_out_e_ready | io_hartid | io_req_valid | io_s1_kill | io_s2_kill | io_s2_prefetch | io_invalidate |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 0 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 1 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 2 | 0000000000000000000000000000000000000000000000000000000000000000 | 0000000000000000000000000000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
Achieved Coverage:
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| C? | T? | F? | name                    | expression                                      | source location |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_103                | tag_array_0_tag_rdata_addr_en                   | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_127                | data_arrays_0_0__T_601_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_151                | data_arrays_1_0__T_683_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_160                  | (s1_valid and ((refill_valid or s2_miss) == 0)) | ICache.fir:55   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_163                  | auto_master_out_d_bits_opcode[0:0]              | ICache.fir:76   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_186                  | (Reg(_T_180) == 0)                              | ICache.fir:89   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | auto_master_out_d_valid | auto_master_out_d_valid                         | ICache.fir:88   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_fire             | refill_fire                                     | ICache.fir:691  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_done             | refill_done                                     | ICache.fir:694  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_294                  | (refill_done and (invalidated == 0))            | ICache.fir:175  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_one_beat         | refill_one_beat                                 | ICache.fir:423  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_838                  | (s2_valid and s2_tag_disparity)                 | ICache.fir:544  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | invalidate              | invalidate                                      | ICache.fir:181  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_546                  | (refill_one_beat and (invalidated == 0))        | ICache.fir:424  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_614                  | io_s1_paddr[2:2]                                | ICache.fir:466  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s1_valid                | s1_valid                                        | ICache.fir:522  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_0            | s2_tag_hit_0                                    | ICache.fir:497  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_1            | s2_tag_hit_1                                    | ICache.fir:498  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_2            | s2_tag_hit_2                                    | ICache.fir:499  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_3            | s2_tag_hit_3                                    | ICache.fir:500  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_842                  | (refill_valid == 0)                             | ICache.fir:688  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
Covered a total of 0/21 signals.


1. Queue Entry
Generated from 0. Entry
In stage 0 of mutation algorithm "random biflips".
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| C | auto_master_out_b_bits_data                                      | auto_master_out_d_bits_data                                      | io_req_bits_addr                        | io_s2_vaddr                             | auto_master_out_b_bits_address   | io_s1_paddr                      | auto_master_out_b_bits_mask | auto_master_out_b_bits_size | auto_master_out_d_bits_size | auto_master_out_b_bits_opcode | auto_master_out_d_bits_opcode | auto_master_out_d_bits_sink | auto_master_out_b_bits_param | auto_master_out_d_bits_param | auto_master_out_a_ready | auto_master_out_b_valid | auto_master_out_b_bits_source | auto_master_out_c_ready | auto_master_out_d_valid | auto_master_out_d_bits_source | auto_master_out_d_bits_error | auto_master_out_e_ready | io_hartid | io_req_valid | io_s1_kill | io_s2_kill | io_s2_prefetch | io_invalidate |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 0 | 0000000000000100000000000000100100001001001100000100000000000000 | 0000100000000000001000100000000000100000000010000010000000000100 | 000000000000110000010010000000100000000 | 000100000100000000000000000000000000010 | 00001000010100010000000000000010 | 00000100101000000000100000000000 | 00000000                    | 0000                        | 1010                        | 000                           | 010                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 1                       | 0                       | 0                             | 0                            | 1                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 1 | 0010000000000100010000000010001000001000000000000000000000100010 | 0000000000000000000100000011100000000111100000010000000001000100 | 011100100010010000001000000000100000000 | 000000000000000000001100000100100000000 | 00010000000000000000001010010000 | 00001000000000000000000100010100 | 00000010                    | 0000                        | 0100                        | 000                           | 001                           | 100                         | 00                           | 11                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 1            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 2 | 0000000000100000001010000001000000001000000000010000001000000001 | 0010000001010000000000100001001001000000000101000000010000010000 | 000000000010000000100000100000000010001 | 000010010010100000000000000000010000000 | 00010100100001000000100010000100 | 00001010000000000001000000000000 | 00000000                    | 0100                        | 0000                        | 110                           | 010                           | 010                         | 10                           | 01                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 1                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
Achieved Coverage:
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| C? | T? | F? | name                    | expression                                      | source location |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _GEN_103                | tag_array_0_tag_rdata_addr_en                   | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _GEN_127                | data_arrays_0_0__T_601_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_151                | data_arrays_1_0__T_683_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_160                  | (s1_valid and ((refill_valid or s2_miss) == 0)) | ICache.fir:55   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_163                  | auto_master_out_d_bits_opcode[0:0]              | ICache.fir:76   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_186                  | (Reg(_T_180) == 0)                              | ICache.fir:89   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | auto_master_out_d_valid | auto_master_out_d_valid                         | ICache.fir:88   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_fire             | refill_fire                                     | ICache.fir:691  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_done             | refill_done                                     | ICache.fir:694  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_294                  | (refill_done and (invalidated == 0))            | ICache.fir:175  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_one_beat         | refill_one_beat                                 | ICache.fir:423  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_838                  | (s2_valid and s2_tag_disparity)                 | ICache.fir:544  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | invalidate              | invalidate                                      | ICache.fir:181  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_546                  | (refill_one_beat and (invalidated == 0))        | ICache.fir:424  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_614                  | io_s1_paddr[2:2]                                | ICache.fir:466  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | s1_valid                | s1_valid                                        | ICache.fir:522  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_0            | s2_tag_hit_0                                    | ICache.fir:497  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_1            | s2_tag_hit_1                                    | ICache.fir:498  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_2            | s2_tag_hit_2                                    | ICache.fir:499  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_3            | s2_tag_hit_3                                    | ICache.fir:500  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_842                  | (refill_valid == 0)                             | ICache.fir:688  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
Covered a total of 6/21 signals.


2. Queue Entry
Generated from 0. Entry
In stage 4 of mutation algorithm "random biflips".
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| C | auto_master_out_b_bits_data                                      | auto_master_out_d_bits_data                                      | io_req_bits_addr                        | io_s2_vaddr                             | auto_master_out_b_bits_address   | io_s1_paddr                      | auto_master_out_b_bits_mask | auto_master_out_b_bits_size | auto_master_out_d_bits_size | auto_master_out_b_bits_opcode | auto_master_out_d_bits_opcode | auto_master_out_d_bits_sink | auto_master_out_b_bits_param | auto_master_out_d_bits_param | auto_master_out_a_ready | auto_master_out_b_valid | auto_master_out_b_bits_source | auto_master_out_c_ready | auto_master_out_d_valid | auto_master_out_d_bits_source | auto_master_out_d_bits_error | auto_master_out_e_ready | io_hartid | io_req_valid | io_s1_kill | io_s2_kill | io_s2_prefetch | io_invalidate |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 0 | 0000000000000000000000000000000000000000000000000000001000000000 | 0000000000000000000000000000010100000000000000000100100000000010 | 000000000000000000000000000000000000100 | 000000000000001000000000000000000000000 | 01000010000000000000001000000001 | 00000000000000000001000000000000 | 00000001                    | 0000                        | 0001                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 1             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 1 | 0000000000000000000000000000100000000000000010000000000000000000 | 1000000000000000010000000000000000000000000000000001000000000000 | 000000000000000000000000000000001000000 | 010000000000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000000000000000000000000000 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 01                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 1                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 2 | 0000000000000001000100100000000000000000000000001000000000000000 | 0000000000001000000000000000000000000000000000000000000000000000 | 000000010000000000010100000000010000000 | 000000000000000000000000010000001000010 | 00000000000000000000001000000000 | 00010000000100000000000000001000 | 01000010                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
Achieved Coverage:
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| C? | T? | F? | name                    | expression                                      | source location |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_103                | tag_array_0_tag_rdata_addr_en                   | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_127                | data_arrays_0_0__T_601_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_151                | data_arrays_1_0__T_683_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_160                  | (s1_valid and ((refill_valid or s2_miss) == 0)) | ICache.fir:55   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_163                  | auto_master_out_d_bits_opcode[0:0]              | ICache.fir:76   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_186                  | (Reg(_T_180) == 0)                              | ICache.fir:89   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | auto_master_out_d_valid | auto_master_out_d_valid                         | ICache.fir:88   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_fire             | refill_fire                                     | ICache.fir:691  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_done             | refill_done                                     | ICache.fir:694  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_294                  | (refill_done and (invalidated == 0))            | ICache.fir:175  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_one_beat         | refill_one_beat                                 | ICache.fir:423  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_838                  | (s2_valid and s2_tag_disparity)                 | ICache.fir:544  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | invalidate              | invalidate                                      | ICache.fir:181  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_546                  | (refill_one_beat and (invalidated == 0))        | ICache.fir:424  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_614                  | io_s1_paddr[2:2]                                | ICache.fir:466  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s1_valid                | s1_valid                                        | ICache.fir:522  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_0            | s2_tag_hit_0                                    | ICache.fir:497  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_1            | s2_tag_hit_1                                    | ICache.fir:498  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_2            | s2_tag_hit_2                                    | ICache.fir:499  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_3            | s2_tag_hit_3                                    | ICache.fir:500  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_842                  | (refill_valid == 0)                             | ICache.fir:688  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
Covered a total of 1/21 signals.


3. Queue Entry
Generated from 0. Entry
In stage 5 of mutation algorithm "random biflips".
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| C | auto_master_out_b_bits_data                                      | auto_master_out_d_bits_data                                      | io_req_bits_addr                        | io_s2_vaddr                             | auto_master_out_b_bits_address   | io_s1_paddr                      | auto_master_out_b_bits_mask | auto_master_out_b_bits_size | auto_master_out_d_bits_size | auto_master_out_b_bits_opcode | auto_master_out_d_bits_opcode | auto_master_out_d_bits_sink | auto_master_out_b_bits_param | auto_master_out_d_bits_param | auto_master_out_a_ready | auto_master_out_b_valid | auto_master_out_b_bits_source | auto_master_out_c_ready | auto_master_out_d_valid | auto_master_out_d_bits_source | auto_master_out_d_bits_error | auto_master_out_e_ready | io_hartid | io_req_valid | io_s1_kill | io_s2_kill | io_s2_prefetch | io_invalidate |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 0 | 0000000000001010000101000100000000000001010000010000000000100000 | 0100000000000000001101100010010000000000001001000000000001100000 | 010100010000010000100000001001000000000 | 000000000001000000000000000000010010000 | 00000000000000000000000000010000 | 00010000010000000001001000000000 | 00000000                    | 0111                        | 0000                        | 100                           | 000                           | 000                         | 10                           | 00                           | 0                       | 0                       | 0                             | 0                       | 1                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 1 | 0000001000010000000000100000100000100000000000000000000000001010 | 0000000000000000000000000000000000000101010000001100000000101000 | 000100000001000000000000000000000000000 | 000100000001000010000000000000110010000 | 00010110000000000100000001000000 | 00001000000000101000000000010000 | 00001010                    | 0010                        | 0001                        | 000                           | 000                           | 010                         | 00                           | 10                           | 0                       | 1                       | 0                             | 1                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 2 | 1110001000010000001000000010000000000001000010100100000000001000 | 1000011000000000000000000000011001000000000000000000000000000110 | 011000000001000100001010000000000000000 | 000000101010000000000100000000000000010 | 10000000110000010011000000000000 | 00000000010000000000001100000000 | 00000000                    | 0001                        | 0100                        | 100                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 1          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
Achieved Coverage:
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| C? | T? | F? | name                    | expression                                      | source location |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_103                | tag_array_0_tag_rdata_addr_en                   | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_127                | data_arrays_0_0__T_601_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_151                | data_arrays_1_0__T_683_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_160                  | (s1_valid and ((refill_valid or s2_miss) == 0)) | ICache.fir:55   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_163                  | auto_master_out_d_bits_opcode[0:0]              | ICache.fir:76   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_186                  | (Reg(_T_180) == 0)                              | ICache.fir:89   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | auto_master_out_d_valid | auto_master_out_d_valid                         | ICache.fir:88   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_fire             | refill_fire                                     | ICache.fir:691  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_done             | refill_done                                     | ICache.fir:694  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_294                  | (refill_done and (invalidated == 0))            | ICache.fir:175  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_one_beat         | refill_one_beat                                 | ICache.fir:423  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_838                  | (s2_valid and s2_tag_disparity)                 | ICache.fir:544  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | invalidate              | invalidate                                      | ICache.fir:181  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_546                  | (refill_one_beat and (invalidated == 0))        | ICache.fir:424  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_614                  | io_s1_paddr[2:2]                                | ICache.fir:466  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s1_valid                | s1_valid                                        | ICache.fir:522  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_0            | s2_tag_hit_0                                    | ICache.fir:497  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_1            | s2_tag_hit_1                                    | ICache.fir:498  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_2            | s2_tag_hit_2                                    | ICache.fir:499  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_3            | s2_tag_hit_3                                    | ICache.fir:500  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_842                  | (refill_valid == 0)                             | ICache.fir:688  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
Covered a total of 1/21 signals.


4. Queue Entry
Generated from 0. Entry
In stage 11 of mutation algorithm "random biflips".
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| C | auto_master_out_b_bits_data                                      | auto_master_out_d_bits_data                                      | io_req_bits_addr                        | io_s2_vaddr                             | auto_master_out_b_bits_address   | io_s1_paddr                      | auto_master_out_b_bits_mask | auto_master_out_b_bits_size | auto_master_out_d_bits_size | auto_master_out_b_bits_opcode | auto_master_out_d_bits_opcode | auto_master_out_d_bits_sink | auto_master_out_b_bits_param | auto_master_out_d_bits_param | auto_master_out_a_ready | auto_master_out_b_valid | auto_master_out_b_bits_source | auto_master_out_c_ready | auto_master_out_d_valid | auto_master_out_d_bits_source | auto_master_out_d_bits_error | auto_master_out_e_ready | io_hartid | io_req_valid | io_s1_kill | io_s2_kill | io_s2_prefetch | io_invalidate |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 0 | 0000000000000000001100011000010000010101000010000001000000000000 | 1000000000000010001000000100000000000000000000000111001000100010 | 001000000110000000001000000000000010100 | 000001000000001000100000010000000001000 | 01000000100000010000001000000010 | 00000001000000001000000010001001 | 00000000                    | 0000                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 01                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 1            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 1 | 0000001001000111010100110000000000011000100000000000010000010100 | 1000000010100010001000110010010001000011001001000000100110110000 | 010100010000101101000000010001101000000 | 000001101001000001000000001010000000000 | 00001000001000000000000010001100 | 00001010000001000001011101001000 | 11010000                    | 1000                        | 0000                        | 000                           | 001                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 1             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 2 | 0000010000011010000010001000000001000000000010010000000000000010 | 0000000000000100000000000000000000100100000101000000100000000001 | 000100100000100000110000000001010000001 | 001100001001001100000000000000000010011 | 01000000000000000001000000000100 | 01010010000100000100001101000000 | 00001010                    | 0000                        | 0100                        | 101                           | 100                           | 000                         | 01                           | 10                           | 0                       | 1                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 1              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
Achieved Coverage:
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| C? | T? | F? | name                    | expression                                      | source location |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _GEN_103                | tag_array_0_tag_rdata_addr_en                   | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_127                | data_arrays_0_0__T_601_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _GEN_151                | data_arrays_1_0__T_683_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_160                  | (s1_valid and ((refill_valid or s2_miss) == 0)) | ICache.fir:55   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_163                  | auto_master_out_d_bits_opcode[0:0]              | ICache.fir:76   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_186                  | (Reg(_T_180) == 0)                              | ICache.fir:89   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | auto_master_out_d_valid | auto_master_out_d_valid                         | ICache.fir:88   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_fire             | refill_fire                                     | ICache.fir:691  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_done             | refill_done                                     | ICache.fir:694  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_294                  | (refill_done and (invalidated == 0))            | ICache.fir:175  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_one_beat         | refill_one_beat                                 | ICache.fir:423  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_838                  | (s2_valid and s2_tag_disparity)                 | ICache.fir:544  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | invalidate              | invalidate                                      | ICache.fir:181  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_546                  | (refill_one_beat and (invalidated == 0))        | ICache.fir:424  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_614                  | io_s1_paddr[2:2]                                | ICache.fir:466  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | s1_valid                | s1_valid                                        | ICache.fir:522  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_0            | s2_tag_hit_0                                    | ICache.fir:497  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_1            | s2_tag_hit_1                                    | ICache.fir:498  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_2            | s2_tag_hit_2                                    | ICache.fir:499  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_3            | s2_tag_hit_3                                    | ICache.fir:500  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_842                  | (refill_valid == 0)                             | ICache.fir:688  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
Covered a total of 6/21 signals.


5. Queue Entry
Generated from 0. Entry
In stage 21 of mutation algorithm "random biflips".
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| C | auto_master_out_b_bits_data                                      | auto_master_out_d_bits_data                                      | io_req_bits_addr                        | io_s2_vaddr                             | auto_master_out_b_bits_address   | io_s1_paddr                      | auto_master_out_b_bits_mask | auto_master_out_b_bits_size | auto_master_out_d_bits_size | auto_master_out_b_bits_opcode | auto_master_out_d_bits_opcode | auto_master_out_d_bits_sink | auto_master_out_b_bits_param | auto_master_out_d_bits_param | auto_master_out_a_ready | auto_master_out_b_valid | auto_master_out_b_bits_source | auto_master_out_c_ready | auto_master_out_d_valid | auto_master_out_d_bits_source | auto_master_out_d_bits_error | auto_master_out_e_ready | io_hartid | io_req_valid | io_s1_kill | io_s2_kill | io_s2_prefetch | io_invalidate |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 0 | 0000000000000000000000000000000001000000000000100010000000010000 | 0000000100000000000000000000000000000000000000000000001001000000 | 000000101000000000000000000000000000000 | 000000000000000000000010000000000000000 | 10000000000000000000000000000000 | 00000000000000000000000000100000 | 00000001                    | 0100                        | 0000                        | 000                           | 001                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 1                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 1 | 0000001000000010000000000010000101000000000000000001000000001100 | 0000000000100000000000100001000000000000000010000000001000000000 | 000000100000000000000000000010100000000 | 100000010000010000010000000010100000010 | 01001000010000000000000000000000 | 01000000100011000000000000000000 | 00000000                    | 0010                        | 0000                        | 000                           | 000                           | 010                         | 10                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 2 | 1000000000000000000000000001000000000000000000000110100000000000 | 0110001000000000100000000000000000000000000000000011000000000000 | 001000000000100000000000000000000001001 | 010000000010010000100100000001010000000 | 00000000010000000000000100000000 | 01001100001000000000100000000000 | 00000110                    | 0000                        | 0000                        | 000                           | 000                           | 001                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
Achieved Coverage:
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| C? | T? | F? | name                    | expression                                      | source location |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_103                | tag_array_0_tag_rdata_addr_en                   | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_127                | data_arrays_0_0__T_601_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_151                | data_arrays_1_0__T_683_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_160                  | (s1_valid and ((refill_valid or s2_miss) == 0)) | ICache.fir:55   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_163                  | auto_master_out_d_bits_opcode[0:0]              | ICache.fir:76   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_186                  | (Reg(_T_180) == 0)                              | ICache.fir:89   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | auto_master_out_d_valid | auto_master_out_d_valid                         | ICache.fir:88   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_fire             | refill_fire                                     | ICache.fir:691  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | refill_done             | refill_done                                     | ICache.fir:694  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_294                  | (refill_done and (invalidated == 0))            | ICache.fir:175  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | refill_one_beat         | refill_one_beat                                 | ICache.fir:423  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_838                  | (s2_valid and s2_tag_disparity)                 | ICache.fir:544  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | invalidate              | invalidate                                      | ICache.fir:181  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_546                  | (refill_one_beat and (invalidated == 0))        | ICache.fir:424  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_614                  | io_s1_paddr[2:2]                                | ICache.fir:466  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s1_valid                | s1_valid                                        | ICache.fir:522  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_0            | s2_tag_hit_0                                    | ICache.fir:497  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_1            | s2_tag_hit_1                                    | ICache.fir:498  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_2            | s2_tag_hit_2                                    | ICache.fir:499  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_3            | s2_tag_hit_3                                    | ICache.fir:500  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_842                  | (refill_valid == 0)                             | ICache.fir:688  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
Covered a total of 6/21 signals.


6. Queue Entry
Generated from 0. Entry
In stage 41 of mutation algorithm "random biflips".
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| C | auto_master_out_b_bits_data                                      | auto_master_out_d_bits_data                                      | io_req_bits_addr                        | io_s2_vaddr                             | auto_master_out_b_bits_address   | io_s1_paddr                      | auto_master_out_b_bits_mask | auto_master_out_b_bits_size | auto_master_out_d_bits_size | auto_master_out_b_bits_opcode | auto_master_out_d_bits_opcode | auto_master_out_d_bits_sink | auto_master_out_b_bits_param | auto_master_out_d_bits_param | auto_master_out_a_ready | auto_master_out_b_valid | auto_master_out_b_bits_source | auto_master_out_c_ready | auto_master_out_d_valid | auto_master_out_d_bits_source | auto_master_out_d_bits_error | auto_master_out_e_ready | io_hartid | io_req_valid | io_s1_kill | io_s2_kill | io_s2_prefetch | io_invalidate |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 0 | 0000100000010000000000000000000010000000010010000000000000000000 | 0000010000011010000001010000100000001000100000000001000001000000 | 000000000000100000000000010000100100001 | 000000000000000000000000000000000100000 | 00000000001000000010000000010000 | 00010000011001001000000000000000 | 00000000                    | 0000                        | 0100                        | 000                           | 000                           | 010                         | 00                           | 00                           | 1                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 1            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 1 | 0000000000000000000000000000000000000000010011000001000000000100 | 0000000000000000000000110010000010010001000000000000001000000000 | 000000000000000101000010000000000000100 | 000010000000000000000100000100000000010 | 10000000001000011000000000000000 | 00000000000000000100100000010001 | 01000000                    | 0000                        | 0000                        | 001                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 1                             | 0                       | 0                       | 0                             | 0                            | 1                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 2 | 1000100001010000001000000000000000001000000000000000010000000000 | 0000001000010100010001000010000100000000000001100000000000000000 | 001000000000001001000100011100100000000 | 000100000000000001001000000000000000000 | 00000000110000000000010000000010 | 00000010000101000000000000000000 | 00000000                    | 0000                        | 0000                        | 010                           | 000                           | 000                         | 01                           | 00                           | 1                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 1         | 1            | 1          | 0          | 0              | 1             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
Achieved Coverage:
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| C? | T? | F? | name                    | expression                                      | source location |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _GEN_103                | tag_array_0_tag_rdata_addr_en                   | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _GEN_127                | data_arrays_0_0__T_601_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_151                | data_arrays_1_0__T_683_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_160                  | (s1_valid and ((refill_valid or s2_miss) == 0)) | ICache.fir:55   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_163                  | auto_master_out_d_bits_opcode[0:0]              | ICache.fir:76   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_186                  | (Reg(_T_180) == 0)                              | ICache.fir:89   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | auto_master_out_d_valid | auto_master_out_d_valid                         | ICache.fir:88   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | refill_fire             | refill_fire                                     | ICache.fir:691  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_done             | refill_done                                     | ICache.fir:694  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_294                  | (refill_done and (invalidated == 0))            | ICache.fir:175  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_one_beat         | refill_one_beat                                 | ICache.fir:423  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_838                  | (s2_valid and s2_tag_disparity)                 | ICache.fir:544  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | invalidate              | invalidate                                      | ICache.fir:181  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_546                  | (refill_one_beat and (invalidated == 0))        | ICache.fir:424  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_614                  | io_s1_paddr[2:2]                                | ICache.fir:466  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | s1_valid                | s1_valid                                        | ICache.fir:522  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_0            | s2_tag_hit_0                                    | ICache.fir:497  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_1            | s2_tag_hit_1                                    | ICache.fir:498  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_2            | s2_tag_hit_2                                    | ICache.fir:499  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_3            | s2_tag_hit_3                                    | ICache.fir:500  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_842                  | (refill_valid == 0)                             | ICache.fir:688  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
Covered a total of 6/21 signals.


7. Queue Entry
Generated from 0. Entry
In stage 117 of mutation algorithm "random biflips".
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| C | auto_master_out_b_bits_data                                      | auto_master_out_d_bits_data                                      | io_req_bits_addr                        | io_s2_vaddr                             | auto_master_out_b_bits_address   | io_s1_paddr                      | auto_master_out_b_bits_mask | auto_master_out_b_bits_size | auto_master_out_d_bits_size | auto_master_out_b_bits_opcode | auto_master_out_d_bits_opcode | auto_master_out_d_bits_sink | auto_master_out_b_bits_param | auto_master_out_d_bits_param | auto_master_out_a_ready | auto_master_out_b_valid | auto_master_out_b_bits_source | auto_master_out_c_ready | auto_master_out_d_valid | auto_master_out_d_bits_source | auto_master_out_d_bits_error | auto_master_out_e_ready | io_hartid | io_req_valid | io_s1_kill | io_s2_kill | io_s2_prefetch | io_invalidate |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 0 | 0000000000001001000000000000000000000010000100000001010000000000 | 0000000010000001000000101000000000000000000100010000110010000100 | 000000000000000100100000000000000000001 | 000010000000000100000000000000000000000 | 00000000000000001010000110011100 | 01001010000000010010000000000000 | 00000010                    | 0000                        | 0000                        | 000                           | 000                           | 010                         | 00                           | 11                           | 0                       | 0                       | 1                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 1 | 0000000000000001010000000010000101000100000000000000000010000001 | 0010000000000000000000000000000000000000000000100000110000100000 | 010000000000000000000000000000000010000 | 001000000001000010000100000000010000000 | 00000000010101000100100000000000 | 00000001001000001000000000000000 | 00000000                    | 1000                        | 0100                        | 001                           | 011                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 1                       | 1                       | 0                             | 1                            | 1                       | 0         | 0            | 1          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 2 | 0000010000000000001000100000001000100001000010000000000000000011 | 0000100000000000000100010000010000000100001100000100000000000000 | 100000010000000000100011010000000001000 | 000000100000001100000001000010000000000 | 00000000000000000000000100001000 | 00000101010001010000100010000000 | 00100000                    | 0100                        | 0000                        | 000                           | 000                           | 000                         | 00                           | 00                           | 0                       | 0                       | 0                             | 1                       | 1                       | 0                             | 0                            | 0                       | 0         | 1            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
Achieved Coverage:
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| C? | T? | F? | name                    | expression                                      | source location |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _GEN_103                | tag_array_0_tag_rdata_addr_en                   | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _GEN_127                | data_arrays_0_0__T_601_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_151                | data_arrays_1_0__T_683_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_160                  | (s1_valid and ((refill_valid or s2_miss) == 0)) | ICache.fir:55   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_163                  | auto_master_out_d_bits_opcode[0:0]              | ICache.fir:76   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_186                  | (Reg(_T_180) == 0)                              | ICache.fir:89   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | auto_master_out_d_valid | auto_master_out_d_valid                         | ICache.fir:88   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_fire             | refill_fire                                     | ICache.fir:691  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_done             | refill_done                                     | ICache.fir:694  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_294                  | (refill_done and (invalidated == 0))            | ICache.fir:175  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | refill_one_beat         | refill_one_beat                                 | ICache.fir:423  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_838                  | (s2_valid and s2_tag_disparity)                 | ICache.fir:544  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | invalidate              | invalidate                                      | ICache.fir:181  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_546                  | (refill_one_beat and (invalidated == 0))        | ICache.fir:424  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_614                  | io_s1_paddr[2:2]                                | ICache.fir:466  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s1_valid                | s1_valid                                        | ICache.fir:522  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_0            | s2_tag_hit_0                                    | ICache.fir:497  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_1            | s2_tag_hit_1                                    | ICache.fir:498  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_2            | s2_tag_hit_2                                    | ICache.fir:499  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_3            | s2_tag_hit_3                                    | ICache.fir:500  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_842                  | (refill_valid == 0)                             | ICache.fir:688  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
Covered a total of 7/21 signals.


8. Queue Entry
Generated from 5. Entry
In stage 9645 of mutation algorithm "random biflips".
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| C | auto_master_out_b_bits_data                                      | auto_master_out_d_bits_data                                      | io_req_bits_addr                        | io_s2_vaddr                             | auto_master_out_b_bits_address   | io_s1_paddr                      | auto_master_out_b_bits_mask | auto_master_out_b_bits_size | auto_master_out_d_bits_size | auto_master_out_b_bits_opcode | auto_master_out_d_bits_opcode | auto_master_out_d_bits_sink | auto_master_out_b_bits_param | auto_master_out_d_bits_param | auto_master_out_a_ready | auto_master_out_b_valid | auto_master_out_b_bits_source | auto_master_out_c_ready | auto_master_out_d_valid | auto_master_out_d_bits_source | auto_master_out_d_bits_error | auto_master_out_e_ready | io_hartid | io_req_valid | io_s1_kill | io_s2_kill | io_s2_prefetch | io_invalidate |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 0 | 0001000010000000000001000000001001001000000000100110000000011010 | 0000000100000100000000000000000010000000000000100001001001000000 | 000000100000100000000000010000000000010 | 000000000000000000000010001001100000000 | 10010000000001000000000000000000 | 00000000100010000000000011010000 | 10000001                    | 0100                        | 0000                        | 000                           | 001                           | 000                         | 00                           | 10                           | 0                       | 1                       | 0                             | 0                       | 1                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 1 | 0100001000000011000000001010000101000000000000010001000000001100 | 0000000000101000000100100001000000000000000010000000001000000000 | 000000100000100000000000000010100000100 | 100010010000010001010000000010100001010 | 01001000110000000000000000001100 | 01000100100011000000000000000000 | 00000000                    | 0001                        | 0000                        | 000                           | 001                           | 010                         | 11                           | 00                           | 1                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 1         | 0            | 0          | 0          | 0              | 0             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
| 2 | 1000000000000000000000000001000000100000000100000111100000001000 | 0111001000000000000000010001000100000001001000000011000000000000 | 101000000001110000000000000000100001101 | 000010000010010000100100010001010000000 | 00000000010000010001100100100000 | 01001100000100100000100000010001 | 00000110                    | 0000                        | 0000                        | 100                           | 000                           | 001                         | 00                           | 00                           | 0                       | 0                       | 0                             | 0                       | 0                       | 0                             | 0                            | 0                       | 0         | 0            | 0          | 0          | 0              | 1             |
+---+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------------+-------------------------------+-------------------------+-------------------------+-------------------------------+------------------------------+-------------------------+-----------+--------------+------------+------------+----------------+---------------+
Achieved Coverage:
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| C? | T? | F? | name                    | expression                                      | source location |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_103                | tag_array_0_tag_rdata_addr_en                   | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_127                | data_arrays_0_0__T_601_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _GEN_151                | data_arrays_1_0__T_683_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_160                  | (s1_valid and ((refill_valid or s2_miss) == 0)) | ICache.fir:55   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_163                  | auto_master_out_d_bits_opcode[0:0]              | ICache.fir:76   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_186                  | (Reg(_T_180) == 0)                              | ICache.fir:89   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | auto_master_out_d_valid | auto_master_out_d_valid                         | ICache.fir:88   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | refill_fire             | refill_fire                                     | ICache.fir:691  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | refill_done             | refill_done                                     | ICache.fir:694  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_294                  | (refill_done and (invalidated == 0))            | ICache.fir:175  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | refill_one_beat         | refill_one_beat                                 | ICache.fir:423  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_838                  | (s2_valid and s2_tag_disparity)                 | ICache.fir:544  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | invalidate              | invalidate                                      | ICache.fir:181  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_546                  | (refill_one_beat and (invalidated == 0))        | ICache.fir:424  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_614                  | io_s1_paddr[2:2]                                | ICache.fir:466  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s1_valid                | s1_valid                                        | ICache.fir:522  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_0            | s2_tag_hit_0                                    | ICache.fir:497  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_1            | s2_tag_hit_1                                    | ICache.fir:498  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_2            | s2_tag_hit_2                                    | ICache.fir:499  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_3            | s2_tag_hit_3                                    | ICache.fir:500  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_842                  | (refill_valid == 0)                             | ICache.fir:688  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
Covered a total of 7/21 signals.


Total Coverage:
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| C? | T? | F? | name                    | expression                                      | source location |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _GEN_103                | tag_array_0_tag_rdata_addr_en                   | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _GEN_127                | data_arrays_0_0__T_601_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _GEN_151                | data_arrays_1_0__T_683_addr_en                  | :-1             |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_160                  | (s1_valid and ((refill_valid or s2_miss) == 0)) | ICache.fir:55   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_163                  | auto_master_out_d_bits_opcode[0:0]              | ICache.fir:76   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_186                  | (Reg(_T_180) == 0)                              | ICache.fir:89   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | auto_master_out_d_valid | auto_master_out_d_valid                         | ICache.fir:88   |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | refill_fire             | refill_fire                                     | ICache.fir:691  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | refill_done             | refill_done                                     | ICache.fir:694  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_294                  | (refill_done and (invalidated == 0))            | ICache.fir:175  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | refill_one_beat         | refill_one_beat                                 | ICache.fir:423  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | _T_838                  | (s2_valid and s2_tag_disparity)                 | ICache.fir:544  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | invalidate              | invalidate                                      | ICache.fir:181  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_546                  | (refill_one_beat and (invalidated == 0))        | ICache.fir:424  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | _T_614                  | io_s1_paddr[2:2]                                | ICache.fir:466  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | s1_valid                | s1_valid                                        | ICache.fir:522  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_0            | s2_tag_hit_0                                    | ICache.fir:497  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
| X  | X  | X  | s2_tag_hit_1            | s2_tag_hit_1                                    | ICache.fir:498  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_2            | s2_tag_hit_2                                    | ICache.fir:499  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    |    | X  | s2_tag_hit_3            | s2_tag_hit_3                                    | ICache.fir:500  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
|    | X  |    | _T_842                  | (refill_valid == 0)                             | ICache.fir:688  |
+----+----+----+-------------------------+-------------------------------------------------+-----------------+
Covered a total of 16/21 signals.
185725.2 runs/s (36800000 tests total)
Discovered 1759 new paths.
Discovered 9 new inputs.
Bitmap: [0, 0, 2, 0, 138, 127, 255, 255]

