// Seed: 2140372746
module module_0 #(
    parameter id_0 = 32'd98
) (
    input wor _id_0,
    input supply1 id_1
);
  logic [id_0 : id_0] id_3;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd26,
    parameter id_8 = 32'd72
) (
    input  uwire _id_0,
    output wor   id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  uwire id_4
    , id_7,
    input  tri   id_5
);
  assign id_7 = id_0 - -1'b0;
  parameter id_8 = 1;
  logic [-1 'b0 : id_0] id_9;
  module_0 modCall_1 (
      id_8,
      id_3
  );
  generate
    defparam id_8.id_8 = 1 !=? 1;
    assign id_7 = id_2;
  endgenerate
  wire id_10;
endmodule
