// Seed: 3158001308
module module_0 ();
  wire id_2;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input tri1 id_2,
    input tri id_3,
    input tri0 id_4,
    input wire id_5,
    output tri id_6,
    input tri0 id_7,
    input supply1 id_8,
    output wire id_9,
    input wire id_10,
    output wire id_11,
    input wor id_12,
    output supply1 id_13,
    input tri id_14,
    output wand id_15,
    output wire id_16,
    input supply1 id_17,
    output tri id_18,
    output uwire id_19,
    output wire id_20,
    output uwire id_21,
    input wor id_22,
    output uwire id_23,
    output wor id_24,
    output supply0 id_25,
    input tri0 id_26,
    output supply0 id_27,
    output wor id_28,
    input tri1 id_29,
    output supply0 id_30,
    input tri1 id_31,
    input tri1 id_32,
    output wor id_33
);
  supply1 id_35 = 1;
  assign id_0 = 1 && 1;
  module_0 modCall_1 ();
  always @(posedge 1) begin : LABEL_0
    disable id_36;
  end
endmodule
