ARM GAS  /tmp/cckjD1NU.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM2_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM2_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_TIM2_Init:
  27              	.LFB132:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * File Name          : TIM.c
   4:Core/Src/tim.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/tim.c ****   *                      of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/tim.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/tim.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM2 init function */
  30:Core/Src/tim.c **** void MX_TIM2_Init(void)
ARM GAS  /tmp/cckjD1NU.s 			page 2


  31:Core/Src/tim.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 32
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 89B0     		sub	sp, sp, #36
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 40
  32:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 32 3 view .LVU1
  41              		.loc 1 32 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0493     		str	r3, [sp, #16]
  44 0008 0593     		str	r3, [sp, #20]
  45 000a 0693     		str	r3, [sp, #24]
  46 000c 0793     		str	r3, [sp, #28]
  33:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 33 3 is_stmt 1 view .LVU3
  48              		.loc 1 33 27 is_stmt 0 view .LVU4
  49 000e 0193     		str	r3, [sp, #4]
  50 0010 0293     		str	r3, [sp, #8]
  51 0012 0393     		str	r3, [sp, #12]
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   htim2.Instance = TIM2;
  52              		.loc 1 35 3 is_stmt 1 view .LVU5
  53              		.loc 1 35 18 is_stmt 0 view .LVU6
  54 0014 1548     		ldr	r0, .L9
  55 0016 4FF08042 		mov	r2, #1073741824
  56 001a 0260     		str	r2, [r0]
  36:Core/Src/tim.c ****   htim2.Init.Prescaler = 1000;
  57              		.loc 1 36 3 is_stmt 1 view .LVU7
  58              		.loc 1 36 24 is_stmt 0 view .LVU8
  59 001c 4FF47A72 		mov	r2, #1000
  60 0020 4260     		str	r2, [r0, #4]
  37:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_DOWN;
  61              		.loc 1 37 3 is_stmt 1 view .LVU9
  62              		.loc 1 37 26 is_stmt 0 view .LVU10
  63 0022 1022     		movs	r2, #16
  64 0024 8260     		str	r2, [r0, #8]
  38:Core/Src/tim.c ****   htim2.Init.Period = 0;
  65              		.loc 1 38 3 is_stmt 1 view .LVU11
  66              		.loc 1 38 21 is_stmt 0 view .LVU12
  67 0026 C360     		str	r3, [r0, #12]
  39:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  68              		.loc 1 39 3 is_stmt 1 view .LVU13
  69              		.loc 1 39 28 is_stmt 0 view .LVU14
  70 0028 0361     		str	r3, [r0, #16]
  40:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  71              		.loc 1 40 3 is_stmt 1 view .LVU15
  72              		.loc 1 40 32 is_stmt 0 view .LVU16
  73 002a 8361     		str	r3, [r0, #24]
  41:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  74              		.loc 1 41 3 is_stmt 1 view .LVU17
ARM GAS  /tmp/cckjD1NU.s 			page 3


  75              		.loc 1 41 7 is_stmt 0 view .LVU18
  76 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
  77              	.LVL0:
  78              		.loc 1 41 6 view .LVU19
  79 0030 90B9     		cbnz	r0, .L6
  80              	.L2:
  42:Core/Src/tim.c ****   {
  43:Core/Src/tim.c ****     Error_Handler();
  44:Core/Src/tim.c ****   }
  45:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  81              		.loc 1 45 3 is_stmt 1 view .LVU20
  82              		.loc 1 45 34 is_stmt 0 view .LVU21
  83 0032 4FF48053 		mov	r3, #4096
  84 0036 0493     		str	r3, [sp, #16]
  46:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  85              		.loc 1 46 3 is_stmt 1 view .LVU22
  86              		.loc 1 46 7 is_stmt 0 view .LVU23
  87 0038 04A9     		add	r1, sp, #16
  88 003a 0C48     		ldr	r0, .L9
  89 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  90              	.LVL1:
  91              		.loc 1 46 6 view .LVU24
  92 0040 68B9     		cbnz	r0, .L7
  93              	.L3:
  47:Core/Src/tim.c ****   {
  48:Core/Src/tim.c ****     Error_Handler();
  49:Core/Src/tim.c ****   }
  50:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  94              		.loc 1 50 3 is_stmt 1 view .LVU25
  95              		.loc 1 50 37 is_stmt 0 view .LVU26
  96 0042 0023     		movs	r3, #0
  97 0044 0193     		str	r3, [sp, #4]
  51:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  98              		.loc 1 51 3 is_stmt 1 view .LVU27
  99              		.loc 1 51 33 is_stmt 0 view .LVU28
 100 0046 0393     		str	r3, [sp, #12]
  52:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 101              		.loc 1 52 3 is_stmt 1 view .LVU29
 102              		.loc 1 52 7 is_stmt 0 view .LVU30
 103 0048 01A9     		add	r1, sp, #4
 104 004a 0848     		ldr	r0, .L9
 105 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 106              	.LVL2:
 107              		.loc 1 52 6 view .LVU31
 108 0050 40B9     		cbnz	r0, .L8
 109              	.L1:
  53:Core/Src/tim.c ****   {
  54:Core/Src/tim.c ****     Error_Handler();
  55:Core/Src/tim.c ****   }
  56:Core/Src/tim.c **** 
  57:Core/Src/tim.c **** }
 110              		.loc 1 57 1 view .LVU32
 111 0052 09B0     		add	sp, sp, #36
 112              	.LCFI2:
 113              		.cfi_remember_state
 114              		.cfi_def_cfa_offset 4
 115              		@ sp needed
ARM GAS  /tmp/cckjD1NU.s 			page 4


 116 0054 5DF804FB 		ldr	pc, [sp], #4
 117              	.L6:
 118              	.LCFI3:
 119              		.cfi_restore_state
  43:Core/Src/tim.c ****   }
 120              		.loc 1 43 5 is_stmt 1 view .LVU33
 121 0058 FFF7FEFF 		bl	Error_Handler
 122              	.LVL3:
 123 005c E9E7     		b	.L2
 124              	.L7:
  48:Core/Src/tim.c ****   }
 125              		.loc 1 48 5 view .LVU34
 126 005e FFF7FEFF 		bl	Error_Handler
 127              	.LVL4:
 128 0062 EEE7     		b	.L3
 129              	.L8:
  54:Core/Src/tim.c ****   }
 130              		.loc 1 54 5 view .LVU35
 131 0064 FFF7FEFF 		bl	Error_Handler
 132              	.LVL5:
 133              		.loc 1 57 1 is_stmt 0 view .LVU36
 134 0068 F3E7     		b	.L1
 135              	.L10:
 136 006a 00BF     		.align	2
 137              	.L9:
 138 006c 00000000 		.word	.LANCHOR0
 139              		.cfi_endproc
 140              	.LFE132:
 142              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 143              		.align	1
 144              		.global	HAL_TIM_Base_MspInit
 145              		.syntax unified
 146              		.thumb
 147              		.thumb_func
 148              		.fpu fpv4-sp-d16
 150              	HAL_TIM_Base_MspInit:
 151              	.LVL6:
 152              	.LFB133:
  58:Core/Src/tim.c **** 
  59:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  60:Core/Src/tim.c **** {
 153              		.loc 1 60 1 is_stmt 1 view -0
 154              		.cfi_startproc
 155              		@ args = 0, pretend = 0, frame = 8
 156              		@ frame_needed = 0, uses_anonymous_args = 0
  61:Core/Src/tim.c **** 
  62:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 157              		.loc 1 62 3 view .LVU38
 158              		.loc 1 62 20 is_stmt 0 view .LVU39
 159 0000 0368     		ldr	r3, [r0]
 160              		.loc 1 62 5 view .LVU40
 161 0002 B3F1804F 		cmp	r3, #1073741824
 162 0006 00D0     		beq	.L17
 163 0008 7047     		bx	lr
 164              	.L17:
  60:Core/Src/tim.c **** 
 165              		.loc 1 60 1 view .LVU41
ARM GAS  /tmp/cckjD1NU.s 			page 5


 166 000a 00B5     		push	{lr}
 167              	.LCFI4:
 168              		.cfi_def_cfa_offset 4
 169              		.cfi_offset 14, -4
 170 000c 83B0     		sub	sp, sp, #12
 171              	.LCFI5:
 172              		.cfi_def_cfa_offset 16
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  65:Core/Src/tim.c **** 
  66:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
  67:Core/Src/tim.c ****     /* TIM2 clock enable */
  68:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 173              		.loc 1 68 5 is_stmt 1 view .LVU42
 174              	.LBB2:
 175              		.loc 1 68 5 view .LVU43
 176              		.loc 1 68 5 view .LVU44
 177 000e 03F50433 		add	r3, r3, #135168
 178 0012 9A6D     		ldr	r2, [r3, #88]
 179 0014 42F00102 		orr	r2, r2, #1
 180 0018 9A65     		str	r2, [r3, #88]
 181              		.loc 1 68 5 view .LVU45
 182 001a 9B6D     		ldr	r3, [r3, #88]
 183 001c 03F00103 		and	r3, r3, #1
 184 0020 0193     		str	r3, [sp, #4]
 185              		.loc 1 68 5 view .LVU46
 186 0022 019B     		ldr	r3, [sp, #4]
 187              	.LBE2:
 188              		.loc 1 68 5 view .LVU47
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c ****     /* TIM2 interrupt Init */
  71:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 189              		.loc 1 71 5 view .LVU48
 190 0024 0022     		movs	r2, #0
 191 0026 1146     		mov	r1, r2
 192 0028 1C20     		movs	r0, #28
 193              	.LVL7:
 194              		.loc 1 71 5 is_stmt 0 view .LVU49
 195 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 196              	.LVL8:
  72:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 197              		.loc 1 72 5 is_stmt 1 view .LVU50
 198 002e 1C20     		movs	r0, #28
 199 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 200              	.LVL9:
  73:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  74:Core/Src/tim.c **** 
  75:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
  76:Core/Src/tim.c ****   }
  77:Core/Src/tim.c **** }
 201              		.loc 1 77 1 is_stmt 0 view .LVU51
 202 0034 03B0     		add	sp, sp, #12
 203              	.LCFI6:
 204              		.cfi_def_cfa_offset 4
 205              		@ sp needed
 206 0036 5DF804FB 		ldr	pc, [sp], #4
 207              		.cfi_endproc
ARM GAS  /tmp/cckjD1NU.s 			page 6


 208              	.LFE133:
 210              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 211              		.align	1
 212              		.global	HAL_TIM_Base_MspDeInit
 213              		.syntax unified
 214              		.thumb
 215              		.thumb_func
 216              		.fpu fpv4-sp-d16
 218              	HAL_TIM_Base_MspDeInit:
 219              	.LVL10:
 220              	.LFB134:
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  80:Core/Src/tim.c **** {
 221              		.loc 1 80 1 is_stmt 1 view -0
 222              		.cfi_startproc
 223              		@ args = 0, pretend = 0, frame = 0
 224              		@ frame_needed = 0, uses_anonymous_args = 0
 225              		.loc 1 80 1 is_stmt 0 view .LVU53
 226 0000 08B5     		push	{r3, lr}
 227              	.LCFI7:
 228              		.cfi_def_cfa_offset 8
 229              		.cfi_offset 3, -8
 230              		.cfi_offset 14, -4
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 231              		.loc 1 82 3 is_stmt 1 view .LVU54
 232              		.loc 1 82 20 is_stmt 0 view .LVU55
 233 0002 0368     		ldr	r3, [r0]
 234              		.loc 1 82 5 view .LVU56
 235 0004 B3F1804F 		cmp	r3, #1073741824
 236 0008 00D0     		beq	.L21
 237              	.LVL11:
 238              	.L18:
  83:Core/Src/tim.c ****   {
  84:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
  87:Core/Src/tim.c ****     /* Peripheral clock disable */
  88:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
  89:Core/Src/tim.c **** 
  90:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
  91:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
  92:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
  93:Core/Src/tim.c **** 
  94:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
  95:Core/Src/tim.c ****   }
  96:Core/Src/tim.c **** }
 239              		.loc 1 96 1 view .LVU57
 240 000a 08BD     		pop	{r3, pc}
 241              	.LVL12:
 242              	.L21:
  88:Core/Src/tim.c **** 
 243              		.loc 1 88 5 is_stmt 1 view .LVU58
 244 000c 044A     		ldr	r2, .L22
 245 000e 936D     		ldr	r3, [r2, #88]
 246 0010 23F00103 		bic	r3, r3, #1
ARM GAS  /tmp/cckjD1NU.s 			page 7


 247 0014 9365     		str	r3, [r2, #88]
  91:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 248              		.loc 1 91 5 view .LVU59
 249 0016 1C20     		movs	r0, #28
 250              	.LVL13:
  91:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 251              		.loc 1 91 5 is_stmt 0 view .LVU60
 252 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 253              	.LVL14:
 254              		.loc 1 96 1 view .LVU61
 255 001c F5E7     		b	.L18
 256              	.L23:
 257 001e 00BF     		.align	2
 258              	.L22:
 259 0020 00100240 		.word	1073876992
 260              		.cfi_endproc
 261              	.LFE134:
 263              		.global	htim2
 264              		.section	.bss.htim2,"aw",%nobits
 265              		.align	2
 266              		.set	.LANCHOR0,. + 0
 269              	htim2:
 270 0000 00000000 		.space	76
 270      00000000 
 270      00000000 
 270      00000000 
 270      00000000 
 271              		.text
 272              	.Letext0:
 273              		.file 2 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l452xx.h"
 274              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 275              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 276              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 277              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 278              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 279              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 280              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h"
 281              		.file 10 "Core/Inc/tim.h"
 282              		.file 11 "Core/Inc/main.h"
ARM GAS  /tmp/cckjD1NU.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/cckjD1NU.s:18     .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/cckjD1NU.s:26     .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/cckjD1NU.s:138    .text.MX_TIM2_Init:000000000000006c $d
     /tmp/cckjD1NU.s:143    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cckjD1NU.s:150    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cckjD1NU.s:211    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cckjD1NU.s:218    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cckjD1NU.s:259    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
     /tmp/cckjD1NU.s:269    .bss.htim2:0000000000000000 htim2
     /tmp/cckjD1NU.s:265    .bss.htim2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
