<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L42'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h -----*- C++ -*-//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file contains some helper functions which try to cleanup artifacts</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// such as G_TRUNCs/G_[ZSA]EXTENDS that were created during legalization to make</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// the types match. This file also contains some combines of merges that happens</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// at the end of the legalization.</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef LLVM_CODEGEN_GLOBALISEL_LEGALIZATIONARTIFACTCOMBINER_H</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define LLVM_CODEGEN_GLOBALISEL_LEGALIZATIONARTIFACTCOMBINER_H</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SmallBitVector.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/GISelChangeObserver.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/GenericMachineInstrs.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/Legalizer.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/LegalizerInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/MIPatternMatch.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/MachineIRBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/Utils.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/Register.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetOpcodes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/Constants.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/DebugInfoMetadata.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Debug.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;legalizer&quot;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class LegalizationArtifactCombiner {</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineIRBuilder &amp;Builder;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const LegalizerInfo &amp;LI;</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  GISelKnownBits *KB;</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='covered-line'><pre>84.6k</pre></td><td class='code'><pre>  static bool isArtifactCast(unsigned Opc) {</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='covered-line'><pre>84.6k</pre></td><td class='code'><pre>    switch (Opc) {</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>4.65k</pre></td><td class='code'><pre>    case TargetOpcode::G_TRUNC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L43' href='#L43'><span>43:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.65k</span>, <span class='None'>False</span>: <span class='covered-line'>79.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='covered-line'><pre>6.28k</pre></td><td class='code'><pre>    case TargetOpcode::G_SEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L44' href='#L44'><span>44:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.62k</span>, <span class='None'>False</span>: <span class='covered-line'>82.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>9.59k</pre></td><td class='code'><pre>    case TargetOpcode::G_ZEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L45' href='#L45'><span>45:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.31k</span>, <span class='None'>False</span>: <span class='covered-line'>81.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>    case TargetOpcode::G_ANYEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L46' href='#L46'><span>46:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.98k</span>, <span class='None'>False</span>: <span class='covered-line'>82.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>73.0k</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L48' href='#L48'><span>48:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73.0k</span>, <span class='None'>False</span>: <span class='covered-line'>11.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>73.0k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>84.6k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>84.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LegalizationArtifactCombiner(MachineIRBuilder &amp;B, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const LegalizerInfo &amp;LI,</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               GISelKnownBits *KB = nullptr)</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>56.2k</pre></td><td class='code'><pre>      : Builder(B), MRI(MRI), LI(LI), KB(KB) {}</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool tryCombineAnyExt(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        SmallVectorImpl&lt;MachineInstr *&gt; &amp;DeadInsts,</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        SmallVectorImpl&lt;Register&gt; &amp;UpdatedDefs,</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>55.9k</pre></td><td class='code'><pre>                        GISelObserverWrapper &amp;Observer) {</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>55.9k</pre></td><td class='code'><pre>    using namespace llvm::MIPatternMatch;</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>55.9k</pre></td><td class='code'><pre>    assert(MI.getOpcode() == TargetOpcode::G_ANYEXT);</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>55.9k</pre></td><td class='code'><pre>    Builder.setInstrAndDebugLoc(MI);</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>55.9k</pre></td><td class='code'><pre>    Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>55.9k</pre></td><td class='code'><pre>    Register SrcReg = lookThroughCopyInstrs(MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // aext(trunc x) - &gt; aext/copy/trunc x</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>55.9k</pre></td><td class='code'><pre>    Register TruncSrc;</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>55.9k</pre></td><td class='code'><pre>    if (mi_match(SrcReg, MRI, m_GTrunc(m_Reg(TruncSrc)))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L72' href='#L72'><span>72:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32.4k</span>, <span class='None'>False</span>: <span class='covered-line'>23.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>32.4k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;.. Combine MI: &quot; &lt;&lt; MI;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>32.4k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>32.4k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.4k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>32.4k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>32.4k</pre></td><td class='code'><pre>      if (MRI.getType(DstReg) == MRI.getType(TruncSrc))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L74' href='#L74'><span>74:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.3k</span>, <span class='None'>False</span>: <span class='covered-line'>9.11k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>        replaceRegOrBuildCopy(DstReg, TruncSrc, MRI, Builder, UpdatedDefs,</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>                              Observer);</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>9.11k</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>9.11k</pre></td><td class='code'><pre>        Builder.buildAnyExtOrTrunc(DstReg, TruncSrc);</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>32.4k</pre></td><td class='code'><pre>      UpdatedDefs.push_back(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>32.4k</pre></td><td class='code'><pre>      markInstAndDefDead(MI, *MRI.getVRegDef(SrcReg), DeadInsts);</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>32.4k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>32.4k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // aext([asz]ext x) -&gt; [asz]ext x</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>23.5k</pre></td><td class='code'><pre>    Register ExtSrc;</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>23.5k</pre></td><td class='code'><pre>    MachineInstr *ExtMI;</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>23.5k</pre></td><td class='code'><pre>    if (mi_match(SrcReg, MRI,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L87' href='#L87'><span>87:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>496</span>, <span class='None'>False</span>: <span class='covered-line'>23.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>23.5k</pre></td><td class='code'><pre>                 m_all_of(m_MInstr(ExtMI), m_any_of(m_GAnyExt(m_Reg(ExtSrc)),</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>23.5k</pre></td><td class='code'><pre>                                                    m_GSExt(m_Reg(ExtSrc)),</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>23.5k</pre></td><td class='code'><pre>                                                    m_GZExt(m_Reg(ExtSrc)))))) {</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>      Builder.buildInstr(ExtMI-&gt;getOpcode(), {DstReg}, {ExtSrc});</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>      UpdatedDefs.push_back(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>      markInstAndDefDead(MI, *ExtMI, DeadInsts);</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Try to fold aext(g_constant) when the larger constant type is legal.</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>23.0k</pre></td><td class='code'><pre>    auto *SrcMI = MRI.getVRegDef(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>23.0k</pre></td><td class='code'><pre>    if (SrcMI-&gt;getOpcode() == TargetOpcode::G_CONSTANT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L99' href='#L99'><span>99:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.96k</span>, <span class='None'>False</span>: <span class='covered-line'>19.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>3.96k</pre></td><td class='code'><pre>      const LLT DstTy = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>3.96k</pre></td><td class='code'><pre>      if (isInstLegal({TargetOpcode::G_CONSTANT, {DstTy}})) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L101' href='#L101'><span>101:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.80k</span>, <span class='None'>False</span>: <span class='covered-line'>162</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>        auto &amp;CstVal = SrcMI-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>        auto *MergedLocation = DILocation::getMergedLocation(</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>            MI.getDebugLoc().get(), SrcMI-&gt;getDebugLoc().get());</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Set the debug location to the merged location of the SrcMI and the MI</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // if the aext fold is successful.</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>        Builder.setDebugLoc(MergedLocation);</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>        Builder.buildConstant(</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>            DstReg, CstVal.getCImm()-&gt;getValue().sext(DstTy.getSizeInBits()));</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>        UpdatedDefs.push_back(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>        markInstAndDefDead(MI, *SrcMI, DeadInsts);</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>3.96k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>19.2k</pre></td><td class='code'><pre>    return tryFoldImplicitDef(MI, DeadInsts, UpdatedDefs);</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>23.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool tryCombineZExt(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      SmallVectorImpl&lt;MachineInstr *&gt; &amp;DeadInsts,</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      SmallVectorImpl&lt;Register&gt; &amp;UpdatedDefs,</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>32.2k</pre></td><td class='code'><pre>                      GISelObserverWrapper &amp;Observer) {</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>32.2k</pre></td><td class='code'><pre>    using namespace llvm::MIPatternMatch;</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>32.2k</pre></td><td class='code'><pre>    assert(MI.getOpcode() == TargetOpcode::G_ZEXT);</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>32.2k</pre></td><td class='code'><pre>    Builder.setInstrAndDebugLoc(MI);</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>32.2k</pre></td><td class='code'><pre>    Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>32.2k</pre></td><td class='code'><pre>    Register SrcReg = lookThroughCopyInstrs(MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // zext(trunc x) - &gt; and (aext/copy/trunc x), mask</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // zext(sext x) -&gt; and (sext x), mask</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>32.2k</pre></td><td class='code'><pre>    Register TruncSrc;</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>32.2k</pre></td><td class='code'><pre>    Register SextSrc;</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>32.2k</pre></td><td class='code'><pre>    if (mi_match(SrcReg, MRI, m_GTrunc(m_Reg(TruncSrc))) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L133' href='#L133'><span>133:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.1k</span>, <span class='None'>False</span>: <span class='covered-line'>13.0k</span>]
  Branch (<span class='line-number'><a name='L133' href='#L133'><span>133:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.1k</span>, <span class='None'>False</span>: <span class='covered-line'>13.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>32.2k</pre></td><td class='code'><pre>        <div class='tooltip'>mi_match(SrcReg, MRI, m_GSExt(m_Reg(SextSrc)))<span class='tooltip-content'>13.0k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L134' href='#L134'><span>134:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>13.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L133'><span>133:9</span></a></span>) to (<span class='line-number'><a href='#L133'><span>134:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (133:9)
     Condition C2 --> (134:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>      LLT DstTy = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>      if (isInstUnsupported({TargetOpcode::G_AND, {DstTy}}) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L136' href='#L136'><span>136:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>19.1k</span>]
  Branch (<span class='line-number'><a name='L136' href='#L136'><span>136:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>          isConstantUnsupported(DstTy))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L137' href='#L137'><span>137:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>19.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L136'><span>136:11</span></a></span>) to (<span class='line-number'><a href='#L136'><span>137:39</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (136:11)
     Condition C2 --> (137:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;.. Combine MI: &quot; &lt;&lt; MI;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>2</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>19.1k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>      LLT SrcTy = MRI.getType(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>      APInt MaskVal = APInt::getAllOnes(SrcTy.getScalarSizeInBits());</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>      if (SextSrc &amp;&amp; <div class='tooltip'>(DstTy != MRI.getType(SextSrc))<span class='tooltip-content'>14</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L142' href='#L142'><span>142:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>19.1k</span>]
  Branch (<span class='line-number'><a name='L142' href='#L142'><span>142:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>19.1k</span>]
  Branch (<span class='line-number'><a name='L142' href='#L142'><span>142:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L142'><span>142:11</span></a></span>) to (<span class='line-number'><a href='#L142'><span>142:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (142:11)
     Condition C2 --> (142:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>        SextSrc = Builder.buildSExtOrTrunc(DstTy, SextSrc).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>      if (TruncSrc &amp;&amp; <div class='tooltip'>(DstTy != MRI.getType(TruncSrc))<span class='tooltip-content'>19.1k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L144' href='#L144'><span>144:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.03k</span>, <span class='None'>False</span>: <span class='covered-line'>16.1k</span>]
  Branch (<span class='line-number'><a name='L144' href='#L144'><span>144:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.1k</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
  Branch (<span class='line-number'><a name='L144' href='#L144'><span>144:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.03k</span>, <span class='None'>False</span>: <span class='covered-line'>16.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L144'><span>144:11</span></a></span>) to (<span class='line-number'><a href='#L144'><span>144:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (144:11)
     Condition C2 --> (144:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>3.03k</pre></td><td class='code'><pre>        TruncSrc = Builder.buildAnyExtOrTrunc(DstTy, TruncSrc).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>      APInt ExtMaskVal = MaskVal.zext(DstTy.getScalarSizeInBits());</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>      Register AndSrc = SextSrc ? <div class='tooltip'>SextSrc<span class='tooltip-content'>14</span></div> : <div class='tooltip'>TruncSrc<span class='tooltip-content'>19.1k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L147' href='#L147'><span>147:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>19.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Elide G_AND and mask constant if possible.</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The G_AND would also be removed by the post-legalize redundant_and</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // combine, but in this very common case, eliding early and regardless of</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // OptLevel results in significant compile-time and O0 code-size</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // improvements. Inserting unnecessary instructions between boolean defs</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // and uses hinders a lot of folding during ISel.</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>      if (KB &amp;&amp; (KB-&gt;getKnownZeroes(AndSrc) | ExtMaskVal).isAllOnes()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L154' href='#L154'><span>154:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.01k</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
  Branch (<span class='line-number'><a name='L154' href='#L154'><span>154:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.1k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L154' href='#L154'><span>154:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.01k</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L154'><span>154:11</span></a></span>) to (<span class='line-number'><a href='#L154'><span>154:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (154:11)
     Condition C2 --> (154:17)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>9.01k</pre></td><td class='code'><pre>        replaceRegOrBuildCopy(DstReg, AndSrc, MRI, Builder, UpdatedDefs,</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>9.01k</pre></td><td class='code'><pre>                              Observer);</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>        auto Mask = Builder.buildConstant(DstTy, ExtMaskVal);</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>        Builder.buildAnd(DstReg, AndSrc, Mask);</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>      markInstAndDefDead(MI, *MRI.getVRegDef(SrcReg), DeadInsts);</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>19.1k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // zext(zext x) -&gt; (zext x)</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>    Register ZextSrc;</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>    if (mi_match(SrcReg, MRI, m_GZExt(m_Reg(ZextSrc)))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L167' href='#L167'><span>167:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>13.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;.. Combine MI: &quot; &lt;&lt; MI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>      Observer.changingInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>      MI.getOperand(1).setReg(ZextSrc);</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>      Observer.changedInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>      UpdatedDefs.push_back(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>      markDefDead(MI, *MRI.getVRegDef(SrcReg), DeadInsts);</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Try to fold zext(g_constant) when the larger constant type is legal.</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>    auto *SrcMI = MRI.getVRegDef(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>    if (SrcMI-&gt;getOpcode() == TargetOpcode::G_CONSTANT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L179' href='#L179'><span>179:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>682</span>, <span class='None'>False</span>: <span class='covered-line'>12.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>682</pre></td><td class='code'><pre>      const LLT DstTy = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>682</pre></td><td class='code'><pre>      if (isInstLegal({TargetOpcode::G_CONSTANT, {DstTy}})) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L181' href='#L181'><span>181:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>682</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>682</pre></td><td class='code'><pre>        auto &amp;CstVal = SrcMI-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>682</pre></td><td class='code'><pre>        Builder.buildConstant(</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>682</pre></td><td class='code'><pre>            DstReg, CstVal.getCImm()-&gt;getValue().zext(DstTy.getSizeInBits()));</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>682</pre></td><td class='code'><pre>        UpdatedDefs.push_back(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>682</pre></td><td class='code'><pre>        markInstAndDefDead(MI, *SrcMI, DeadInsts);</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>682</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>682</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>682</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>    return tryFoldImplicitDef(MI, DeadInsts, UpdatedDefs);</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool tryCombineSExt(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      SmallVectorImpl&lt;MachineInstr *&gt; &amp;DeadInsts,</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>                      SmallVectorImpl&lt;Register&gt; &amp;UpdatedDefs) {</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>    using namespace llvm::MIPatternMatch;</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>    assert(MI.getOpcode() == TargetOpcode::G_SEXT);</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>    Builder.setInstrAndDebugLoc(MI);</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>    Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>    Register SrcReg = lookThroughCopyInstrs(MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // sext(trunc x) - &gt; (sext_inreg (aext/copy/trunc x), c)</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>    Register TruncSrc;</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>    if (mi_match(SrcReg, MRI, m_GTrunc(m_Reg(TruncSrc)))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L205' href='#L205'><span>205:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.00k</span>, <span class='None'>False</span>: <span class='covered-line'>3.59k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>3.00k</pre></td><td class='code'><pre>      LLT DstTy = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>3.00k</pre></td><td class='code'><pre>      if (isInstUnsupported({TargetOpcode::G_SEXT_INREG, {DstTy}}))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L207' href='#L207'><span>207:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.00k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>3.00k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;.. Combine MI: &quot; &lt;&lt; MI;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>3.00k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>3.00k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.00k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>3.00k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>3.00k</pre></td><td class='code'><pre>      LLT SrcTy = MRI.getType(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>3.00k</pre></td><td class='code'><pre>      uint64_t SizeInBits = SrcTy.getScalarSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>3.00k</pre></td><td class='code'><pre>      if (DstTy != MRI.getType(TruncSrc))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L212' href='#L212'><span>212:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>542</span>, <span class='None'>False</span>: <span class='covered-line'>2.45k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>542</pre></td><td class='code'><pre>        TruncSrc = Builder.buildAnyExtOrTrunc(DstTy, TruncSrc).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>3.00k</pre></td><td class='code'><pre>      Builder.buildSExtInReg(DstReg, TruncSrc, SizeInBits);</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>3.00k</pre></td><td class='code'><pre>      markInstAndDefDead(MI, *MRI.getVRegDef(SrcReg), DeadInsts);</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>3.00k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>3.00k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // sext(zext x) -&gt; (zext x)</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // sext(sext x) -&gt; (sext x)</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>3.59k</pre></td><td class='code'><pre>    Register ExtSrc;</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>3.59k</pre></td><td class='code'><pre>    MachineInstr *ExtMI;</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>3.59k</pre></td><td class='code'><pre>    if (mi_match(SrcReg, MRI,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L223' href='#L223'><span>223:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79</span>, <span class='None'>False</span>: <span class='covered-line'>3.52k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>3.59k</pre></td><td class='code'><pre>                 m_all_of(m_MInstr(ExtMI), m_any_of(m_GZExt(m_Reg(ExtSrc)),</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>3.59k</pre></td><td class='code'><pre>                                                    m_GSExt(m_Reg(ExtSrc)))))) {</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;.. Combine MI: &quot; &lt;&lt; MI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>79</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>      Builder.buildInstr(ExtMI-&gt;getOpcode(), {DstReg}, {ExtSrc});</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>      UpdatedDefs.push_back(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>      markInstAndDefDead(MI, *MRI.getVRegDef(SrcReg), DeadInsts);</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Try to fold sext(g_constant) when the larger constant type is legal.</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>3.52k</pre></td><td class='code'><pre>    auto *SrcMI = MRI.getVRegDef(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>3.52k</pre></td><td class='code'><pre>    if (SrcMI-&gt;getOpcode() == TargetOpcode::G_CONSTANT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L235' href='#L235'><span>235:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>3.48k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>      const LLT DstTy = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>      if (isInstLegal({TargetOpcode::G_CONSTANT, {DstTy}})) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L237' href='#L237'><span>237:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>        auto &amp;CstVal = SrcMI-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>        Builder.buildConstant(</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>            DstReg, CstVal.getCImm()-&gt;getValue().sext(DstTy.getSizeInBits()));</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>        UpdatedDefs.push_back(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>        markInstAndDefDead(MI, *SrcMI, DeadInsts);</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>3.48k</pre></td><td class='code'><pre>    return tryFoldImplicitDef(MI, DeadInsts, UpdatedDefs);</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>3.52k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool tryCombineTrunc(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       SmallVectorImpl&lt;MachineInstr *&gt; &amp;DeadInsts,</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       SmallVectorImpl&lt;Register&gt; &amp;UpdatedDefs,</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>67.8k</pre></td><td class='code'><pre>                       GISelObserverWrapper &amp;Observer) {</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>67.8k</pre></td><td class='code'><pre>    using namespace llvm::MIPatternMatch;</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>67.8k</pre></td><td class='code'><pre>    assert(MI.getOpcode() == TargetOpcode::G_TRUNC);</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>67.8k</pre></td><td class='code'><pre>    Builder.setInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>67.8k</pre></td><td class='code'><pre>    Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>67.8k</pre></td><td class='code'><pre>    const LLT DstTy = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>67.8k</pre></td><td class='code'><pre>    Register SrcReg = lookThroughCopyInstrs(MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Try to fold trunc(g_constant) when the smaller constant type is legal.</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>67.8k</pre></td><td class='code'><pre>    auto *SrcMI = MRI.getVRegDef(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>67.8k</pre></td><td class='code'><pre>    if (SrcMI-&gt;getOpcode() == TargetOpcode::G_CONSTANT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L264' href='#L264'><span>264:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.74k</span>, <span class='None'>False</span>: <span class='covered-line'>61.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>6.74k</pre></td><td class='code'><pre>      if (isInstLegal({TargetOpcode::G_CONSTANT, {DstTy}})) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L265' href='#L265'><span>265:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.56k</span>, <span class='None'>False</span>: <span class='covered-line'>5.18k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>        auto &amp;CstVal = SrcMI-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>        Builder.buildConstant(</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>            DstReg, CstVal.getCImm()-&gt;getValue().trunc(DstTy.getSizeInBits()));</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>        UpdatedDefs.push_back(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>        markInstAndDefDead(MI, *SrcMI, DeadInsts);</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>6.74k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Try to fold trunc(merge) to directly use the source of the merge.</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This gets rid of large, difficult to legalize, merges</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>66.3k</pre></td><td class='code'><pre>    if (auto *SrcMerge = dyn_cast&lt;GMerge&gt;(SrcMI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L277' href='#L277'><span>277:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.43k</span>, <span class='None'>False</span>: <span class='covered-line'>64.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>      const Register MergeSrcReg = SrcMerge-&gt;getSourceReg(0);</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>      const LLT MergeSrcTy = MRI.getType(MergeSrcReg);</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We can only fold if the types are scalar</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>      const unsigned DstSize = DstTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>      const unsigned MergeSrcSize = MergeSrcTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>      if (!DstTy.isScalar() || !MergeSrcTy.isScalar())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L284' href='#L284'><span>284:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
  Branch (<span class='line-number'><a name='L284' href='#L284'><span>284:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>1.42k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L284'><span>284:11</span></a></span>) to (<span class='line-number'><a href='#L284'><span>284:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (284:11)
     Condition C2 --> (284:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>      if (DstSize &lt; MergeSrcSize) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L287' href='#L287'><span>287:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>252</span>, <span class='None'>False</span>: <span class='covered-line'>1.17k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // When the merge source is larger than the destination, we can just</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // truncate the merge source directly</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>252</pre></td><td class='code'><pre>        if (isInstUnsupported({TargetOpcode::G_TRUNC, {DstTy, MergeSrcTy}}))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L290' href='#L290'><span>290:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>252</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>252</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Combining G_TRUNC(G_MERGE_VALUES) to G_TRUNC: &quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>252</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>252</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>252</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>252</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>252</pre></td><td class='code'><pre>                          &lt;&lt; MI);</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>252</pre></td><td class='code'><pre>        Builder.buildTrunc(DstReg, MergeSrcReg);</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>252</pre></td><td class='code'><pre>        UpdatedDefs.push_back(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>      } else if (DstSize == MergeSrcSize) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L298' href='#L298'><span>298:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>444</span>, <span class='None'>False</span>: <span class='covered-line'>731</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // If the sizes match we can simply try to replace the register</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>444</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>444</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>444</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>444</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>444</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>444</pre></td><td class='code'><pre>            dbgs() &lt;&lt; &quot;Replacing G_TRUNC(G_MERGE_VALUES) with merge input: &quot;</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>444</pre></td><td class='code'><pre>                   &lt;&lt; MI);</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>444</pre></td><td class='code'><pre>        replaceRegOrBuildCopy(DstReg, MergeSrcReg, MRI, Builder, UpdatedDefs,</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>444</pre></td><td class='code'><pre>                              Observer);</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>731</pre></td><td class='code'><pre>      } else if (DstSize % MergeSrcSize == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L305' href='#L305'><span>305:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>687</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // If the trunc size is a multiple of the merge source size we can use</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // a smaller merge instead</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>        if (isInstUnsupported(</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L308' href='#L308'><span>308:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>                {TargetOpcode::G_MERGE_VALUES, {DstTy, MergeSrcTy}}))</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>            dbgs() &lt;&lt; &quot;Combining G_TRUNC(G_MERGE_VALUES) to G_MERGE_VALUES: &quot;</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>                   &lt;&lt; MI);</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>        const unsigned NumSrcs = DstSize / MergeSrcSize;</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>        assert(NumSrcs &lt; SrcMI-&gt;getNumOperands() - 1 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>               &quot;trunc(merge) should require less inputs than merge&quot;);</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>        SmallVector&lt;Register, 8&gt; SrcRegs(NumSrcs);</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>260</pre></td><td class='code'><pre>        for (unsigned i = 0; i &lt; NumSrcs; <div class='tooltip'>++i<span class='tooltip-content'>216</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L320' href='#L320'><span>320:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>216</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>          SrcRegs[i] = SrcMerge-&gt;getSourceReg(i);</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>        Builder.buildMergeValues(DstReg, SrcRegs);</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>        UpdatedDefs.push_back(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>687</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Unable to combine</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>687</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>687</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>740</pre></td><td class='code'><pre>      markInstAndDefDead(MI, *SrcMerge, DeadInsts);</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>740</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // trunc(trunc) -&gt; trunc</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>64.8k</pre></td><td class='code'><pre>    Register TruncSrc;</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>64.8k</pre></td><td class='code'><pre>    if (mi_match(SrcReg, MRI, m_GTrunc(m_Reg(TruncSrc)))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L336' href='#L336'><span>336:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>299</span>, <span class='None'>False</span>: <span class='covered-line'>64.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Always combine trunc(trunc) since the eventual resulting trunc must be</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // legal anyway as it must be legal for all outputs of the consumer type</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // set.</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>299</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;.. Combine G_TRUNC(G_TRUNC): &quot; &lt;&lt; MI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>299</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>299</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>299</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>299</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>299</pre></td><td class='code'><pre>      Builder.buildTrunc(DstReg, TruncSrc);</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>299</pre></td><td class='code'><pre>      UpdatedDefs.push_back(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>299</pre></td><td class='code'><pre>      markInstAndDefDead(MI, *MRI.getVRegDef(TruncSrc), DeadInsts);</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>299</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>299</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // trunc(ext x) -&gt; x</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>64.5k</pre></td><td class='code'><pre>    ArtifactValueFinder Finder(MRI, Builder, LI);</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>64.5k</pre></td><td class='code'><pre>    if (Register FoundReg =</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L350' href='#L350'><span>350:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>818</span>, <span class='None'>False</span>: <span class='covered-line'>63.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>64.5k</pre></td><td class='code'><pre>            Finder.findValueFromDef(DstReg, 0, DstTy.getSizeInBits())) {</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>818</pre></td><td class='code'><pre>      LLT FoundRegTy = MRI.getType(FoundReg);</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>818</pre></td><td class='code'><pre>      if (DstTy == FoundRegTy) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L353' href='#L353'><span>353:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>818</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>818</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;.. Combine G_TRUNC(G_[S,Z,ANY]EXT/G_TRUNC...): &quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>818</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>818</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>818</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>818</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>818</pre></td><td class='code'><pre>                          &lt;&lt; MI;);</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>818</pre></td><td class='code'><pre>        replaceRegOrBuildCopy(DstReg, FoundReg, MRI, Builder, UpdatedDefs,</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>818</pre></td><td class='code'><pre>                              Observer);</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>818</pre></td><td class='code'><pre>        UpdatedDefs.push_back(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>818</pre></td><td class='code'><pre>        markInstAndDefDead(MI, *MRI.getVRegDef(SrcReg), DeadInsts);</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>818</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>818</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>818</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>63.7k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>64.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Try to fold G_[ASZ]EXT (G_IMPLICIT_DEF).</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool tryFoldImplicitDef(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          SmallVectorImpl&lt;MachineInstr *&gt; &amp;DeadInsts,</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>                          SmallVectorImpl&lt;Register&gt; &amp;UpdatedDefs) {</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>    unsigned Opcode = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>    assert(Opcode == TargetOpcode::G_ANYEXT || Opcode == TargetOpcode::G_ZEXT ||</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>           Opcode == TargetOpcode::G_SEXT);</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>    if (MachineInstr *DefMI = getOpcodeDef(TargetOpcode::G_IMPLICIT_DEF,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L376' href='#L376'><span>376:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>361</span>, <span class='None'>False</span>: <span class='covered-line'>34.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>                                           MI.getOperand(1).getReg(), MRI)) {</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>361</pre></td><td class='code'><pre>      Builder.setInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>361</pre></td><td class='code'><pre>      Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>361</pre></td><td class='code'><pre>      LLT DstTy = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>361</pre></td><td class='code'><pre>      if (Opcode == TargetOpcode::G_ANYEXT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L382' href='#L382'><span>382:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>126</span>, <span class='None'>False</span>: <span class='covered-line'>235</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // G_ANYEXT (G_IMPLICIT_DEF) -&gt; G_IMPLICIT_DEF</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>        if (!isInstLegal({TargetOpcode::G_IMPLICIT_DEF, {DstTy}}))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L384' href='#L384'><span>384:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>122</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;.. Combine G_ANYEXT(G_IMPLICIT_DEF): &quot; &lt;&lt; MI;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>122</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>        Builder.buildInstr(TargetOpcode::G_IMPLICIT_DEF, {DstReg}, {});</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>        UpdatedDefs.push_back(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // G_[SZ]EXT (G_IMPLICIT_DEF) -&gt; G_CONSTANT 0 because the top</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // bits will be 0 for G_ZEXT and 0/1 for the G_SEXT.</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>        if (isConstantUnsupported(DstTy))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L392' href='#L392'><span>392:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>207</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;.. Combine G_[SZ]EXT(G_IMPLICIT_DEF): &quot; &lt;&lt; MI;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>207</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>        Builder.buildConstant(DstReg, 0);</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>        UpdatedDefs.push_back(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>329</pre></td><td class='code'><pre>      markInstAndDefDead(MI, *DefMI, DeadInsts);</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>329</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>361</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>34.6k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool tryFoldUnmergeCast(MachineInstr &amp;MI, MachineInstr &amp;CastMI,</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          SmallVectorImpl&lt;MachineInstr *&gt; &amp;DeadInsts,</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>31.7k</pre></td><td class='code'><pre>                          SmallVectorImpl&lt;Register&gt; &amp;UpdatedDefs) {</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>31.7k</pre></td><td class='code'><pre>    assert(MI.getOpcode() == TargetOpcode::G_UNMERGE_VALUES);</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>31.7k</pre></td><td class='code'><pre>    const unsigned CastOpc = CastMI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>31.7k</pre></td><td class='code'><pre>    if (!isArtifactCast(CastOpc))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L413' href='#L413'><span>413:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27.1k</span>, <span class='None'>False</span>: <span class='covered-line'>4.60k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>27.1k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>4.60k</pre></td><td class='code'><pre>    const unsigned NumDefs = MI.getNumOperands() - 1;</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>4.60k</pre></td><td class='code'><pre>    const Register CastSrcReg = CastMI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>4.60k</pre></td><td class='code'><pre>    const LLT CastSrcTy = MRI.getType(CastSrcReg);</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>4.60k</pre></td><td class='code'><pre>    const LLT DestTy = MRI.getType(MI.getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>4.60k</pre></td><td class='code'><pre>    const LLT SrcTy = MRI.getType(MI.getOperand(NumDefs).getReg());</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>4.60k</pre></td><td class='code'><pre>    const unsigned CastSrcSize = CastSrcTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>4.60k</pre></td><td class='code'><pre>    const unsigned DestSize = DestTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>4.60k</pre></td><td class='code'><pre>    if (CastOpc == TargetOpcode::G_TRUNC) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L426' href='#L426'><span>426:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.28k</span>, <span class='None'>False</span>: <span class='covered-line'>3.31k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>      if (SrcTy.isVector() &amp;&amp; <div class='tooltip'>SrcTy.getScalarType() == DestTy.getScalarType()<span class='tooltip-content'>557</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L427' href='#L427'><span>427:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>542</span>, <span class='None'>False</span>: <span class='covered-line'>747</span>]
  Branch (<span class='line-number'><a name='L427' href='#L427'><span>427:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>557</span>, <span class='None'>False</span>: <span class='covered-line'>732</span>]
  Branch (<span class='line-number'><a name='L427' href='#L427'><span>427:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>542</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L427'><span>427:11</span></a></span>) to (<span class='line-number'><a href='#L427'><span>427:78</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (427:11)
     Condition C2 --> (427:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //  %1:_(&lt;4 x s8&gt;) = G_TRUNC %0(&lt;4 x s32&gt;)</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //  %2:_(s8), %3:_(s8), %4:_(s8), %5:_(s8) = G_UNMERGE_VALUES %1</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // =&gt;</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //  %6:_(s32), %7:_(s32), %8:_(s32), %9:_(s32) = G_UNMERGE_VALUES %0</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //  %2:_(s8) = G_TRUNC %6</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //  %3:_(s8) = G_TRUNC %7</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //  %4:_(s8) = G_TRUNC %8</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //  %5:_(s8) = G_TRUNC %9</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>542</pre></td><td class='code'><pre>        unsigned UnmergeNumElts =</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>542</pre></td><td class='code'><pre>            DestTy.isVector() ? <div class='tooltip'>CastSrcTy.getNumElements() / NumDefs<span class='tooltip-content'>165</span></div> : <div class='tooltip'>1<span class='tooltip-content'>377</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L438' href='#L438'><span>438:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>165</span>, <span class='None'>False</span>: <span class='covered-line'>377</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>542</pre></td><td class='code'><pre>        LLT UnmergeTy = CastSrcTy.changeElementCount(</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>542</pre></td><td class='code'><pre>            ElementCount::getFixed(UnmergeNumElts));</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>542</pre></td><td class='code'><pre>        LLT SrcWideTy =</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>542</pre></td><td class='code'><pre>            SrcTy.changeElementCount(ElementCount::getFixed(UnmergeNumElts));</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>542</pre></td><td class='code'><pre>        if (isInstUnsupported(</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L444' href='#L444'><span>444:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>159</span>, <span class='None'>False</span>: <span class='covered-line'>383</span>]
  Branch (<span class='line-number'><a name='L444' href='#L444'><span>444:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144</span>, <span class='None'>False</span>: <span class='covered-line'>398</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>542</pre></td><td class='code'><pre>                {TargetOpcode::G_UNMERGE_VALUES, {UnmergeTy, CastSrcTy}}) ||</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>542</pre></td><td class='code'><pre>            LI.getAction({TargetOpcode::G_TRUNC, {SrcWideTy, UnmergeTy}})</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L446' href='#L446'><span>446:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>383</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>398</pre></td><td class='code'><pre>                    .Action == LegalizeActions::MoreElements)</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L444'><span>444:13</span></a></span>) to (<span class='line-number'><a href='#L444'><span>447:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (444:13)
     Condition C2 --> (446:13)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>383</pre></td><td class='code'><pre>        Builder.setInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>383</pre></td><td class='code'><pre>        auto NewUnmerge = Builder.buildUnmerge(UnmergeTy, CastSrcReg);</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>        for (unsigned I = 0; I != NumDefs; <div class='tooltip'>++I<span class='tooltip-content'>1.65k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L453' href='#L453'><span>453:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.65k</span>, <span class='None'>False</span>: <span class='covered-line'>383</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>1.65k</pre></td><td class='code'><pre>          Register DefReg = MI.getOperand(I).getReg();</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>1.65k</pre></td><td class='code'><pre>          UpdatedDefs.push_back(DefReg);</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>1.65k</pre></td><td class='code'><pre>          Builder.buildTrunc(DefReg, NewUnmerge.getReg(I));</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>1.65k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>383</pre></td><td class='code'><pre>        markInstAndDefDead(MI, CastMI, DeadInsts);</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>383</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>542</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>747</pre></td><td class='code'><pre>      if (CastSrcTy.isScalar() &amp;&amp; <div class='tooltip'>SrcTy.isScalar()<span class='tooltip-content'>732</span></div> &amp;&amp; <div class='tooltip'>!DestTy.isVector()<span class='tooltip-content'>732</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L463' href='#L463'><span>463:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>732</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
  Branch (<span class='line-number'><a name='L463' href='#L463'><span>463:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>732</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L463' href='#L463'><span>463:55</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>732</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L463'><span>463:11</span></a></span>) to (<span class='line-number'><a href='#L463'><span>463:73</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (463:11)
     Condition C2 --> (463:35)
     Condition C3 --> (463:55)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //  %1:_(s16) = G_TRUNC %0(s32)</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //  %2:_(s8), %3:_(s8) = G_UNMERGE_VALUES %1</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // =&gt;</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //  %2:_(s8), %3:_(s8), %4:_(s8), %5:_(s8) = G_UNMERGE_VALUES %0</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Unmerge(trunc) can be combined if the trunc source size is a multiple</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // of the unmerge destination size</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>732</pre></td><td class='code'><pre>        if (CastSrcSize % DestSize != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L471' href='#L471'><span>471:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>94</span>, <span class='None'>False</span>: <span class='covered-line'>638</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>94</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Check if the new unmerge is supported</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>638</pre></td><td class='code'><pre>        if (isInstUnsupported(</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L475' href='#L475'><span>475:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>638</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>638</pre></td><td class='code'><pre>                {TargetOpcode::G_UNMERGE_VALUES, {DestTy, CastSrcTy}}))</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Gather the original destination registers and create new ones for the</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // unused bits</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>638</pre></td><td class='code'><pre>        const unsigned NewNumDefs = CastSrcSize / DestSize;</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>638</pre></td><td class='code'><pre>        SmallVector&lt;Register, 8&gt; DstRegs(NewNumDefs);</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>        for (unsigned Idx = 0; Idx &lt; NewNumDefs; <div class='tooltip'>++Idx<span class='tooltip-content'>2.98k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L483' href='#L483'><span>483:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.98k</span>, <span class='None'>False</span>: <span class='covered-line'>638</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>2.98k</pre></td><td class='code'><pre>          if (Idx &lt; NumDefs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L484' href='#L484'><span>484:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.68k</span>, <span class='None'>False</span>: <span class='covered-line'>1.29k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>1.68k</pre></td><td class='code'><pre>            DstRegs[Idx] = MI.getOperand(Idx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>          else</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>            DstRegs[Idx] = MRI.createGenericVirtualRegister(DestTy);</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>2.98k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Build new unmerge</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>638</pre></td><td class='code'><pre>        Builder.setInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>638</pre></td><td class='code'><pre>        Builder.buildUnmerge(DstRegs, CastSrcReg);</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>638</pre></td><td class='code'><pre>        UpdatedDefs.append(DstRegs.begin(), DstRegs.begin() + NewNumDefs);</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>638</pre></td><td class='code'><pre>        markInstAndDefDead(MI, CastMI, DeadInsts);</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>638</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>638</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>747</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: support combines with other casts as well</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>3.32k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>4.60k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static bool canFoldMergeOpcode(unsigned MergeOp, unsigned ConvertOp,</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>51.4k</pre></td><td class='code'><pre>                                 LLT OpTy, LLT DestTy) {</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check if we found a definition that is like G_MERGE_VALUES.</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>51.4k</pre></td><td class='code'><pre>    switch (MergeOp) {</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>30.9k</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L507' href='#L507'><span>507:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.9k</span>, <span class='None'>False</span>: <span class='covered-line'>20.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>30.9k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>    case TargetOpcode::G_BUILD_VECTOR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L509' href='#L509'><span>509:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.01k</span>, <span class='None'>False</span>: <span class='covered-line'>49.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>18.4k</pre></td><td class='code'><pre>    case TargetOpcode::G_MERGE_VALUES:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L510' href='#L510'><span>510:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.3k</span>, <span class='None'>False</span>: <span class='covered-line'>35.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The convert operation that we will need to insert is</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // going to convert the input of that type of instruction (scalar)</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // to the destination type (DestTy).</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The conversion needs to stay in the same domain (scalar to scalar</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // and vector to vector), so if we were to allow to fold the merge</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // we would need to insert some bitcasts.</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // E.g.,</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // &lt;2 x s16&gt; = build_vector s16, s16</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // &lt;2 x s32&gt; = zext &lt;2 x s16&gt;</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // &lt;2 x s16&gt;, &lt;2 x s16&gt; = unmerge &lt;2 x s32&gt;</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // As is the folding would produce:</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // &lt;2 x s16&gt; = zext s16  &lt;-- scalar to vector</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // &lt;2 x s16&gt; = zext s16  &lt;-- scalar to vector</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Which is invalid.</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Instead we would want to generate:</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // s32 = zext s16</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // &lt;2 x s16&gt; = bitcast s32</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // s32 = zext s16</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // &lt;2 x s16&gt; = bitcast s32</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // That is not done yet.</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>18.4k</pre></td><td class='code'><pre>      if (ConvertOp == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L533' href='#L533'><span>533:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.6k</span>, <span class='None'>False</span>: <span class='covered-line'>1.74k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>16.6k</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>      return !DestTy.isVector() &amp;&amp; <div class='tooltip'>OpTy.isVector()<span class='tooltip-content'>1.48k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L535' href='#L535'><span>535:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.48k</span>, <span class='None'>False</span>: <span class='covered-line'>260</span>]
  Branch (<span class='line-number'><a name='L535' href='#L535'><span>535:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.04k</span>, <span class='None'>False</span>: <span class='covered-line'>436</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>             <div class='tooltip'>DestTy == OpTy.getElementType()<span class='tooltip-content'>1.04k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L536' href='#L536'><span>536:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01k</span>, <span class='None'>False</span>: <span class='covered-line'>29</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L535'><span>535:14</span></a></span>) to (<span class='line-number'><a href='#L535'><span>536:45</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (535:14)
     Condition C2 --> (535:36)
     Condition C3 --> (536:14)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>2.13k</pre></td><td class='code'><pre>    case TargetOpcode::G_CONCAT_VECTORS: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L537' href='#L537'><span>537:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.13k</span>, <span class='None'>False</span>: <span class='covered-line'>49.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>2.13k</pre></td><td class='code'><pre>      if (ConvertOp == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L538' href='#L538'><span>538:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.95k</span>, <span class='None'>False</span>: <span class='covered-line'>180</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>1.95k</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>      if (!DestTy.isVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L540' href='#L540'><span>540:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>77</span>, <span class='None'>False</span>: <span class='covered-line'>103</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>103</pre></td><td class='code'><pre>      const unsigned OpEltSize = OpTy.getElementType().getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Don&apos;t handle scalarization with a cast that isn&apos;t in the same</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // direction as the vector cast. This could be handled, but it would</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // require more intermediate unmerges.</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>103</pre></td><td class='code'><pre>      if (ConvertOp == TargetOpcode::G_TRUNC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L548' href='#L548'><span>548:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>59</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>        return DestTy.getSizeInBits() &lt;= OpEltSize;</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>      return DestTy.getSizeInBits() &gt;= OpEltSize;</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>103</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>51.4k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>51.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Try to replace DstReg with SrcReg or build a COPY instruction</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// depending on the register constraints.</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static void replaceRegOrBuildCopy(Register DstReg, Register SrcReg,</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    MachineIRBuilder &amp;Builder,</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    SmallVectorImpl&lt;Register&gt; &amp;UpdatedDefs,</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>                                    GISelChangeObserver &amp;Observer) {</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>    if (!llvm::canReplaceReg(DstReg, SrcReg, MRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L562' href='#L562'><span>562:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.57k</span>, <span class='None'>False</span>: <span class='covered-line'>117k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>1.57k</pre></td><td class='code'><pre>      Builder.buildCopy(DstReg, SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>1.57k</pre></td><td class='code'><pre>      UpdatedDefs.push_back(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>1.57k</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>1.57k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>    SmallVector&lt;MachineInstr *, 4&gt; UseMIs;</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Get the users and notify the observer before replacing.</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>133k</pre></td><td class='code'><pre>    for (auto &amp;UseMI : MRI.use_instructions(DstReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L569' href='#L569'><span>569:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>133k</span>, <span class='None'>False</span>: <span class='covered-line'>117k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>133k</pre></td><td class='code'><pre>      UseMIs.push_back(&amp;UseMI);</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>133k</pre></td><td class='code'><pre>      Observer.changingInstr(UseMI);</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>133k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Replace the registers.</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>    MRI.replaceRegWith(DstReg, SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>    UpdatedDefs.push_back(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Notify the observer that we changed the instructions.</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>    for (auto *UseMI : UseMIs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L577' href='#L577'><span>577:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>133k</span>, <span class='None'>False</span>: <span class='covered-line'>117k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>133k</pre></td><td class='code'><pre>      Observer.changedInstr(*UseMI);</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Return the operand index in \p MI that defines \p Def</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>  static unsigned getDefIndex(const MachineInstr &amp;MI, Register SearchDef) {</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>    unsigned DefIdx = 0;</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>80.2k</pre></td><td class='code'><pre>    for (const MachineOperand &amp;Def : MI.defs()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L584' href='#L584'><span>584:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80.2k</span>, <span class='None'>False</span>: <span class='covered-line'>1.27k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='covered-line'><pre>80.2k</pre></td><td class='code'><pre>      if (Def.getReg() == SearchDef)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L585' href='#L585'><span>585:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72.9k</span>, <span class='None'>False</span>: <span class='covered-line'>7.37k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>72.9k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>7.37k</pre></td><td class='code'><pre>      ++DefIdx;</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='covered-line'><pre>7.37k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>    return DefIdx;</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This class provides utilities for finding source registers of specific</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// bit ranges in an artifact. The routines can look through the source</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// registers if they&apos;re other artifacts to try to find a non-artifact source</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// of a value.</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  class ArtifactValueFinder {</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineRegisterInfo &amp;MRI;</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineIRBuilder &amp;MIB;</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const LegalizerInfo &amp;LI;</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Stores the best register found in the current query so far.</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Register CurrentBest = Register();</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Given an concat_vector op \p Concat and a start bit and size, try to</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// find the origin of the value defined by that start position and size.</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ///</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// \returns a register with the requested size, or the current best</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// register found during the current query.</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Register findValueFromConcat(GConcatVectors &amp;Concat, unsigned StartBit,</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>26.3k</pre></td><td class='code'><pre>                                 unsigned Size) {</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>26.3k</pre></td><td class='code'><pre>      assert(Size &gt; 0);</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Find the source operand that provides the bits requested.</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>26.3k</pre></td><td class='code'><pre>      Register Src1Reg = Concat.getSourceReg(0);</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>26.3k</pre></td><td class='code'><pre>      unsigned SrcSize = MRI.getType(Src1Reg).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Operand index of the source that provides the start of the bit range.</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>26.3k</pre></td><td class='code'><pre>      unsigned StartSrcIdx = (StartBit / SrcSize) + 1;</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Offset into the source at which the bit range starts.</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>26.3k</pre></td><td class='code'><pre>      unsigned InRegOffset = StartBit % SrcSize;</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Check that the bits don&apos;t span multiple sources.</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FIXME: we might be able return multiple sources? Or create an</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // appropriate concat to make it fit.</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='covered-line'><pre>26.3k</pre></td><td class='code'><pre>      if (InRegOffset + Size &gt; SrcSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L625' href='#L625'><span>625:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>996</span>, <span class='None'>False</span>: <span class='covered-line'>25.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>996</pre></td><td class='code'><pre>        return CurrentBest;</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>25.3k</pre></td><td class='code'><pre>      Register SrcReg = Concat.getReg(StartSrcIdx);</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>25.3k</pre></td><td class='code'><pre>      if (InRegOffset == 0 &amp;&amp; <div class='tooltip'>Size == SrcSize<span class='tooltip-content'>17.5k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L629' href='#L629'><span>629:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.5k</span>, <span class='None'>False</span>: <span class='covered-line'>7.78k</span>]
  Branch (<span class='line-number'><a name='L629' href='#L629'><span>629:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.5k</span>, <span class='None'>False</span>: <span class='covered-line'>5.99k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L629'><span>629:11</span></a></span>) to (<span class='line-number'><a href='#L629'><span>629:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (629:11)
     Condition C2 --> (629:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>        CurrentBest = SrcReg;</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>        return findValueFromDefImpl(SrcReg, 0, Size);</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>      return findValueFromDefImpl(SrcReg, InRegOffset, Size);</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>25.3k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Given an build_vector op \p BV and a start bit and size, try to find</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// the origin of the value defined by that start position and size.</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ///</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// \returns a register with the requested size, or the current best</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// register found during the current query.</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Register findValueFromBuildVector(GBuildVector &amp;BV, unsigned StartBit,</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>62.2k</pre></td><td class='code'><pre>                                      unsigned Size) {</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>62.2k</pre></td><td class='code'><pre>      assert(Size &gt; 0);</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Find the source operand that provides the bits requested.</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>62.2k</pre></td><td class='code'><pre>      Register Src1Reg = BV.getSourceReg(0);</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>62.2k</pre></td><td class='code'><pre>      unsigned SrcSize = MRI.getType(Src1Reg).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Operand index of the source that provides the start of the bit range.</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>62.2k</pre></td><td class='code'><pre>      unsigned StartSrcIdx = (StartBit / SrcSize) + 1;</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Offset into the source at which the bit range starts.</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>62.2k</pre></td><td class='code'><pre>      unsigned InRegOffset = StartBit % SrcSize;</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>62.2k</pre></td><td class='code'><pre>      if (InRegOffset != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L655' href='#L655'><span>655:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.19k</span>, <span class='None'>False</span>: <span class='covered-line'>59.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>3.19k</pre></td><td class='code'><pre>        return CurrentBest; // Give up, bits don&apos;t start at a scalar source.</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>59.1k</pre></td><td class='code'><pre>      if (Size &lt; SrcSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L657' href='#L657'><span>657:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.71k</span>, <span class='None'>False</span>: <span class='covered-line'>56.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>2.71k</pre></td><td class='code'><pre>        return CurrentBest; // Scalar source is too large for requested bits.</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If the bits cover multiple sources evenly, then create a new</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // build_vector to synthesize the required size, if that&apos;s been requested.</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>56.3k</pre></td><td class='code'><pre>      if (Size &gt; SrcSize) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L662' href='#L662'><span>662:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.46k</span>, <span class='None'>False</span>: <span class='covered-line'>50.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>5.46k</pre></td><td class='code'><pre>        if (Size % SrcSize &gt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L663' href='#L663'><span>663:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>return CurrentBest</span>; // Isn&apos;t covered exactly by sources.</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>5.46k</pre></td><td class='code'><pre>        unsigned NumSrcsUsed = Size / SrcSize;</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // If we&apos;re requesting all of the sources, just return this def.</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>5.46k</pre></td><td class='code'><pre>        if (NumSrcsUsed == BV.getNumSources())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L668' href='#L668'><span>668:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.55k</span>, <span class='None'>False</span>: <span class='covered-line'>2.90k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>2.55k</pre></td><td class='code'><pre>          return BV.getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>        LLT SrcTy = MRI.getType(Src1Reg);</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>        LLT NewBVTy = LLT::fixed_vector(NumSrcsUsed, SrcTy);</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Check if the resulting build vector would be legal.</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>        LegalizeActionStep ActionStep =</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>            LI.getAction({TargetOpcode::G_BUILD_VECTOR, {NewBVTy, SrcTy}});</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>        if (ActionStep.Action != LegalizeActions::Legal)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L677' href='#L677'><span>677:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>532</span>, <span class='None'>False</span>: <span class='covered-line'>2.37k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>532</pre></td><td class='code'><pre>          return CurrentBest;</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>        SmallVector&lt;Register&gt; NewSrcs;</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>8.42k</pre></td><td class='code'><pre>        for (unsigned SrcIdx = StartSrcIdx; SrcIdx &lt; StartSrcIdx + NumSrcsUsed;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L681' href='#L681'><span>681:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.04k</span>, <span class='None'>False</span>: <span class='covered-line'>2.37k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>6.04k</pre></td><td class='code'><pre>             ++SrcIdx)</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>6.04k</pre></td><td class='code'><pre>          NewSrcs.push_back(BV.getReg(SrcIdx));</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>        MIB.setInstrAndDebugLoc(BV);</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>        return MIB.buildBuildVector(NewBVTy, NewSrcs).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>2.90k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // A single source is requested, just return it.</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>50.9k</pre></td><td class='code'><pre>      return BV.getReg(StartSrcIdx);</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>56.3k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Given an G_INSERT op \p MI and a start bit and size, try to find</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// the origin of the value defined by that start position and size.</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ///</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// \returns a register with the requested size, or the current best</pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// register found during the current query.</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Register findValueFromInsert(MachineInstr &amp;MI, unsigned StartBit,</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>                                 unsigned Size) {</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>      assert(MI.getOpcode() == TargetOpcode::G_INSERT);</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>      assert(Size &gt; 0);</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>      Register ContainerSrcReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>      Register InsertedReg = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>      LLT InsertedRegTy = MRI.getType(InsertedReg);</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>      unsigned InsertOffset = MI.getOperand(3).getImm();</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // There are 4 possible container/insertreg + requested bit-range layouts</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // that the instruction and query could be representing.</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // For: %_ = G_INSERT %CONTAINER, %INS, InsOff (abbrev. to &apos;IO&apos;)</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // and a start bit &apos;SB&apos;, with size S, giving an end bit &apos;EB&apos;, we could</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // have...</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Scenario A:</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   --------------------------</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //  |  INS    |  CONTAINER     |</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   --------------------------</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //       |   |</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //       SB  EB</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Scenario B:</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   --------------------------</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //  |  INS    |  CONTAINER     |</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   --------------------------</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //                |    |</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //                SB   EB</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Scenario C:</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   --------------------------</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //  |  CONTAINER    |  INS     |</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   --------------------------</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //       |    |</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //       SB   EB</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Scenario D:</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   --------------------------</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //  |  CONTAINER    |  INS     |</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   --------------------------</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //                     |   |</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //                     SB  EB</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // So therefore, A and D are requesting data from the INS operand, while</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // B and C are requesting from the container operand.</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>      unsigned InsertedEndBit = InsertOffset + InsertedRegTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>      unsigned EndBit = StartBit + Size;</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>      unsigned NewStartBit;</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>      Register SrcRegToUse;</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>      if (EndBit &lt;= InsertOffset || <div class='tooltip'>InsertedEndBit &lt;= StartBit<span class='tooltip-content'>15</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L746' href='#L746'><span>746:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>136</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
  Branch (<span class='line-number'><a name='L746' href='#L746'><span>746:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L746'><span>746:11</span></a></span>) to (<span class='line-number'><a href='#L746'><span>746:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (746:11)
     Condition C2 --> (746:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>        SrcRegToUse = ContainerSrcReg;</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>        NewStartBit = StartBit;</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>        return findValueFromDefImpl(SrcRegToUse, NewStartBit, Size);</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      if (InsertOffset &lt;= StartBit &amp;&amp; EndBit &lt;= InsertedEndBit) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L751' href='#L751'><span>751:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L751' href='#L751'><span>751:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L751'><span>751:11</span></a></span>) to (<span class='line-number'><a href='#L751'><span>751:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (751:11)
     Condition C2 --> (751:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        SrcRegToUse = InsertedReg;</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        NewStartBit = StartBit - InsertOffset;</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        if (NewStartBit == 0 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L754' href='#L754'><span>754:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L754' href='#L754'><span>754:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>            <div class='tooltip'>Size == MRI.getType(SrcRegToUse).getSizeInBits()<span class='tooltip-content'>8</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L755' href='#L755'><span>755:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L754'><span>754:13</span></a></span>) to (<span class='line-number'><a href='#L754'><span>755:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (754:13)
     Condition C2 --> (755:13)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>          CurrentBest = SrcRegToUse;</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        return findValueFromDefImpl(SrcRegToUse, NewStartBit, Size);</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The bit range spans both the inserted and container regions.</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return Register();</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Given an G_SEXT, G_ZEXT, G_ANYEXT op \p MI and a start bit and</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// size, try to find the origin of the value defined by that start</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// position and size.</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ///</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// \returns a register with the requested size, or the current best</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// register found during the current query.</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Register findValueFromExt(MachineInstr &amp;MI, unsigned StartBit,</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>16.5k</pre></td><td class='code'><pre>                              unsigned Size) {</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='covered-line'><pre>16.5k</pre></td><td class='code'><pre>      assert(MI.getOpcode() == TargetOpcode::G_SEXT ||</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>16.5k</pre></td><td class='code'><pre>             MI.getOpcode() == TargetOpcode::G_ZEXT ||</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='covered-line'><pre>16.5k</pre></td><td class='code'><pre>             MI.getOpcode() == TargetOpcode::G_ANYEXT);</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>16.5k</pre></td><td class='code'><pre>      assert(Size &gt; 0);</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>16.5k</pre></td><td class='code'><pre>      Register SrcReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='covered-line'><pre>16.5k</pre></td><td class='code'><pre>      LLT SrcType = MRI.getType(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='covered-line'><pre>16.5k</pre></td><td class='code'><pre>      unsigned SrcSize = SrcType.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Currently we don&apos;t go into vectors.</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>16.5k</pre></td><td class='code'><pre>      if (!SrcType.isScalar())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L781' href='#L781'><span>781:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.66k</span>, <span class='None'>False</span>: <span class='covered-line'>9.88k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>6.66k</pre></td><td class='code'><pre>        return CurrentBest;</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>9.88k</pre></td><td class='code'><pre>      if (StartBit + Size &gt; SrcSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L784' href='#L784'><span>784:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.73k</span>, <span class='None'>False</span>: <span class='covered-line'>3.15k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='covered-line'><pre>6.73k</pre></td><td class='code'><pre>        return CurrentBest;</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='covered-line'><pre>3.15k</pre></td><td class='code'><pre>      if (StartBit == 0 &amp;&amp; <div class='tooltip'>SrcType.getSizeInBits() == Size<span class='tooltip-content'>2.42k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L787' href='#L787'><span>787:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.29k</span>, <span class='None'>False</span>: <span class='covered-line'>1.85k</span>]
  Branch (<span class='line-number'><a name='L787' href='#L787'><span>787:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.42k</span>, <span class='None'>False</span>: <span class='covered-line'>724</span>]
  Branch (<span class='line-number'><a name='L787' href='#L787'><span>787:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.29k</span>, <span class='None'>False</span>: <span class='covered-line'>1.12k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L787'><span>787:11</span></a></span>) to (<span class='line-number'><a href='#L787'><span>787:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (787:11)
     Condition C2 --> (787:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>        CurrentBest = SrcReg;</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='covered-line'><pre>3.15k</pre></td><td class='code'><pre>      return findValueFromDefImpl(SrcReg, StartBit, Size);</pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>9.88k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Given an G_TRUNC op \p MI and a start bit and size, try to find</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// the origin of the value defined by that start position and size.</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ///</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// \returns a register with the requested size, or the current best</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// register found during the current query.</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Register findValueFromTrunc(MachineInstr &amp;MI, unsigned StartBit,</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='covered-line'><pre>86.1k</pre></td><td class='code'><pre>                                unsigned Size) {</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='covered-line'><pre>86.1k</pre></td><td class='code'><pre>      assert(MI.getOpcode() == TargetOpcode::G_TRUNC);</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='covered-line'><pre>86.1k</pre></td><td class='code'><pre>      assert(Size &gt; 0);</pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='covered-line'><pre>86.1k</pre></td><td class='code'><pre>      Register SrcReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='covered-line'><pre>86.1k</pre></td><td class='code'><pre>      LLT SrcType = MRI.getType(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Currently we don&apos;t go into vectors.</pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='covered-line'><pre>86.1k</pre></td><td class='code'><pre>      if (!SrcType.isScalar())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L806' href='#L806'><span>806:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.8k</span>, <span class='None'>False</span>: <span class='covered-line'>72.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>        return CurrentBest;</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='covered-line'><pre>72.3k</pre></td><td class='code'><pre>      return findValueFromDefImpl(SrcReg, StartBit, Size);</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='covered-line'><pre>86.1k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Internal implementation for findValueFromDef(). findValueFromDef()</pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// initializes some data like the CurrentBest register, which this method</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// and its callees rely upon.</pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Register findValueFromDefImpl(Register DefReg, unsigned StartBit,</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>720k</pre></td><td class='code'><pre>                                  unsigned Size) {</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>720k</pre></td><td class='code'><pre>      std::optional&lt;DefinitionAndSourceRegister&gt; DefSrcReg =</pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='covered-line'><pre>720k</pre></td><td class='code'><pre>          getDefSrcRegIgnoringCopies(DefReg, MRI);</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='covered-line'><pre>720k</pre></td><td class='code'><pre>      MachineInstr *Def = DefSrcReg-&gt;MI;</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='covered-line'><pre>720k</pre></td><td class='code'><pre>      DefReg = DefSrcReg-&gt;Reg;</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If the instruction has a single def, then simply delegate the search.</pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // For unmerge however with multiple defs, we need to compute the offset</pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // into the source of the unmerge.</pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>720k</pre></td><td class='code'><pre>      switch (Def-&gt;getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='covered-line'><pre>26.3k</pre></td><td class='code'><pre>      case TargetOpcode::G_CONCAT_VECTORS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L825' href='#L825'><span>825:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.3k</span>, <span class='None'>False</span>: <span class='covered-line'>693k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='covered-line'><pre>26.3k</pre></td><td class='code'><pre>        return findValueFromConcat(cast&lt;GConcatVectors&gt;(*Def), StartBit, Size);</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='covered-line'><pre>258k</pre></td><td class='code'><pre>      case TargetOpcode::G_UNMERGE_VALUES: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L827' href='#L827'><span>827:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>258k</span>, <span class='None'>False</span>: <span class='covered-line'>461k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='covered-line'><pre>258k</pre></td><td class='code'><pre>        unsigned DefStartBit = 0;</pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='covered-line'><pre>258k</pre></td><td class='code'><pre>        unsigned DefSize = MRI.getType(DefReg).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='covered-line'><pre>748k</pre></td><td class='code'><pre>        for (const auto &amp;MO : Def-&gt;defs()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L830' href='#L830'><span>830:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>748k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='covered-line'><pre>748k</pre></td><td class='code'><pre>          if (MO.getReg() == DefReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L831' href='#L831'><span>831:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>258k</span>, <span class='None'>False</span>: <span class='covered-line'>489k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='covered-line'><pre>258k</pre></td><td class='code'><pre>            break;</pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='covered-line'><pre>489k</pre></td><td class='code'><pre>          DefStartBit += DefSize;</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='covered-line'><pre>489k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='covered-line'><pre>258k</pre></td><td class='code'><pre>        Register SrcReg = Def-&gt;getOperand(Def-&gt;getNumOperands() - 1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='covered-line'><pre>258k</pre></td><td class='code'><pre>        Register SrcOriginReg =</pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='covered-line'><pre>258k</pre></td><td class='code'><pre>            findValueFromDefImpl(SrcReg, StartBit + DefStartBit, Size);</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='covered-line'><pre>258k</pre></td><td class='code'><pre>        if (SrcOriginReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L838' href='#L838'><span>838:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69.9k</span>, <span class='None'>False</span>: <span class='covered-line'>188k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='covered-line'><pre>69.9k</pre></td><td class='code'><pre>          return SrcOriginReg;</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Failed to find a further value. If the StartBit and Size perfectly</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // covered the requested DefReg, return that since it&apos;s better than</pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // nothing.</pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='covered-line'><pre>188k</pre></td><td class='code'><pre>        if (StartBit == 0 &amp;&amp; <div class='tooltip'>Size == DefSize<span class='tooltip-content'>177k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L843' href='#L843'><span>843:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>177k</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
  Branch (<span class='line-number'><a name='L843' href='#L843'><span>843:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>166k</span>, <span class='None'>False</span>: <span class='covered-line'>11.7k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L843'><span>843:13</span></a></span>) to (<span class='line-number'><a href='#L843'><span>843:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (843:13)
     Condition C2 --> (843:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>166k</pre></td><td class='code'><pre>          return DefReg;</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='covered-line'><pre>22.4k</pre></td><td class='code'><pre>        return CurrentBest;</pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='covered-line'><pre>188k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='covered-line'><pre>62.2k</pre></td><td class='code'><pre>      case TargetOpcode::G_BUILD_VECTOR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L847' href='#L847'><span>847:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62.2k</span>, <span class='None'>False</span>: <span class='covered-line'>657k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='covered-line'><pre>62.2k</pre></td><td class='code'><pre>        return findValueFromBuildVector(cast&lt;GBuildVector&gt;(*Def), StartBit,</pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='covered-line'><pre>62.2k</pre></td><td class='code'><pre>                                        Size);</pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>      case TargetOpcode::G_INSERT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L850' href='#L850'><span>850:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>151</span>, <span class='None'>False</span>: <span class='covered-line'>720k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>        return findValueFromInsert(*Def, StartBit, Size);</pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>86.1k</pre></td><td class='code'><pre>      case TargetOpcode::G_TRUNC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L852' href='#L852'><span>852:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86.1k</span>, <span class='None'>False</span>: <span class='covered-line'>633k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='covered-line'><pre>86.1k</pre></td><td class='code'><pre>        return findValueFromTrunc(*Def, StartBit, Size);</pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='covered-line'><pre>3.06k</pre></td><td class='code'><pre>      case TargetOpcode::G_SEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L854' href='#L854'><span>854:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.06k</span>, <span class='None'>False</span>: <span class='covered-line'>717k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='covered-line'><pre>9.21k</pre></td><td class='code'><pre>      case TargetOpcode::G_ZEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L855' href='#L855'><span>855:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.14k</span>, <span class='None'>False</span>: <span class='covered-line'>714k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='covered-line'><pre>16.5k</pre></td><td class='code'><pre>      case TargetOpcode::G_ANYEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L856' href='#L856'><span>856:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.33k</span>, <span class='None'>False</span>: <span class='covered-line'>712k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='covered-line'><pre>16.5k</pre></td><td class='code'><pre>        return findValueFromExt(*Def, StartBit, Size);</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='covered-line'><pre>270k</pre></td><td class='code'><pre>      default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L858' href='#L858'><span>858:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>270k</span>, <span class='None'>False</span>: <span class='covered-line'>450k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='covered-line'><pre>270k</pre></td><td class='code'><pre>        return CurrentBest;</pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='covered-line'><pre>720k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='covered-line'><pre>720k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  public:</pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ArtifactValueFinder(MachineRegisterInfo &amp;Mri, MachineIRBuilder &amp;Builder,</pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        const LegalizerInfo &amp;Info)</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>        : MRI(Mri), MIB(Builder), LI(Info) {}</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Try to find a source of the value defined in the def \p DefReg, starting</pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// at position \p StartBit with size \p Size.</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// \returns a register with the requested size, or an empty Register if no</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// better value could be found.</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Register findValueFromDef(Register DefReg, unsigned StartBit,</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='covered-line'><pre>260k</pre></td><td class='code'><pre>                              unsigned Size) {</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='covered-line'><pre>260k</pre></td><td class='code'><pre>      CurrentBest = Register();</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='covered-line'><pre>260k</pre></td><td class='code'><pre>      Register FoundReg = findValueFromDefImpl(DefReg, StartBit, Size);</pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='covered-line'><pre>260k</pre></td><td class='code'><pre>      return FoundReg != DefReg ? <div class='tooltip'>FoundReg<span class='tooltip-content'>113k</span></div> : <div class='tooltip'>Register()<span class='tooltip-content'>147k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L876' href='#L876'><span>876:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>113k</span>, <span class='None'>False</span>: <span class='covered-line'>147k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='covered-line'><pre>260k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Try to combine the defs of an unmerge \p MI by attempting to find</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// values that provides the bits for each def reg.</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// \returns true if all the defs of the unmerge have been made dead.</pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool tryCombineUnmergeDefs(GUnmerge &amp;MI, GISelChangeObserver &amp;Observer,</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>                               SmallVectorImpl&lt;Register&gt; &amp;UpdatedDefs) {</pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>      unsigned NumDefs = MI.getNumDefs();</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>      LLT DestTy = MRI.getType(MI.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>      SmallBitVector DeadDefs(NumDefs);</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='covered-line'><pre>290k</pre></td><td class='code'><pre>      for (unsigned DefIdx = 0; DefIdx &lt; NumDefs; <div class='tooltip'>++DefIdx<span class='tooltip-content'>215k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L888' href='#L888'><span>888:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>215k</span>, <span class='None'>False</span>: <span class='covered-line'>74.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='covered-line'><pre>215k</pre></td><td class='code'><pre>        Register DefReg = MI.getReg(DefIdx);</pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='covered-line'><pre>215k</pre></td><td class='code'><pre>        if (MRI.use_nodbg_empty(DefReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L890' href='#L890'><span>890:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.7k</span>, <span class='None'>False</span>: <span class='covered-line'>196k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='covered-line'><pre>19.7k</pre></td><td class='code'><pre>          DeadDefs[DefIdx] = true;</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='covered-line'><pre>19.7k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='covered-line'><pre>19.7k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='covered-line'><pre>196k</pre></td><td class='code'><pre>        Register FoundVal = findValueFromDef(DefReg, 0, DestTy.getSizeInBits());</pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='covered-line'><pre>196k</pre></td><td class='code'><pre>        if (!FoundVal)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L895' href='#L895'><span>895:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>147k</span>, <span class='None'>False</span>: <span class='covered-line'>48.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>147k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='covered-line'><pre>48.9k</pre></td><td class='code'><pre>        if (MRI.getType(FoundVal) != DestTy)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L897' href='#L897'><span>897:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>48.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>48.9k</pre></td><td class='code'><pre>        replaceRegOrBuildCopy(DefReg, FoundVal, MRI, MIB, UpdatedDefs,</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='covered-line'><pre>48.9k</pre></td><td class='code'><pre>                              Observer);</pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // We only want to replace the uses, not the def of the old reg.</pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='covered-line'><pre>48.9k</pre></td><td class='code'><pre>        Observer.changingInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='covered-line'><pre>48.9k</pre></td><td class='code'><pre>        MI.getOperand(DefIdx).setReg(DefReg);</pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>48.9k</pre></td><td class='code'><pre>        Observer.changedInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='covered-line'><pre>48.9k</pre></td><td class='code'><pre>        DeadDefs[DefIdx] = true;</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='covered-line'><pre>48.9k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>      return DeadDefs.all();</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    GUnmerge *findUnmergeThatDefinesReg(Register Reg, unsigned Size,</pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='covered-line'><pre>99.8k</pre></td><td class='code'><pre>                                        unsigned &amp;DefOperandIdx) {</pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='covered-line'><pre>99.8k</pre></td><td class='code'><pre>      if (Register Def = findValueFromDefImpl(Reg, 0, Size)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L913' href='#L913'><span>913:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37.3k</span>, <span class='None'>False</span>: <span class='covered-line'>62.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='covered-line'><pre>37.3k</pre></td><td class='code'><pre>        if (auto *Unmerge = dyn_cast&lt;GUnmerge&gt;(MRI.getVRegDef(Def))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L914' href='#L914'><span>914:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33.0k</span>, <span class='None'>False</span>: <span class='covered-line'>4.32k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='covered-line'><pre>33.0k</pre></td><td class='code'><pre>          DefOperandIdx =</pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='covered-line'><pre>33.0k</pre></td><td class='code'><pre>              Unmerge-&gt;findRegisterDefOperandIdx(Def, /*TRI=*/nullptr);</pre></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='covered-line'><pre>33.0k</pre></td><td class='code'><pre>          return Unmerge;</pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='covered-line'><pre>33.0k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>37.3k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='covered-line'><pre>66.8k</pre></td><td class='code'><pre>      return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='covered-line'><pre>99.8k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check if sequence of elements from merge-like instruction is defined by</pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // another sequence of elements defined by unmerge. Most often this is the</pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // same sequence. Search for elements using findValueFromDefImpl.</pre></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool isSequenceFromUnmerge(GMergeLikeInstr &amp;MI, unsigned MergeStartIdx,</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               GUnmerge *Unmerge, unsigned UnmergeIdxStart,</pre></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               unsigned NumElts, unsigned EltSize,</pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='covered-line'><pre>6.12k</pre></td><td class='code'><pre>                               bool AllowUndef) {</pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='covered-line'><pre>6.12k</pre></td><td class='code'><pre>      assert(MergeStartIdx + NumElts &lt;= MI.getNumSources());</pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='covered-line'><pre>23.4k</pre></td><td class='code'><pre>      <div class='tooltip'>for (unsigned i = MergeStartIdx; <span class='tooltip-content'>6.12k</span></div>i &lt; MergeStartIdx + NumElts; <div class='tooltip'>++i<span class='tooltip-content'>17.3k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L931' href='#L931'><span>931:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.0k</span>, <span class='None'>False</span>: <span class='covered-line'>4.47k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='covered-line'><pre>19.0k</pre></td><td class='code'><pre>        unsigned EltUnmergeIdx;</pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='covered-line'><pre>19.0k</pre></td><td class='code'><pre>        GUnmerge *EltUnmerge = findUnmergeThatDefinesReg(</pre></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='covered-line'><pre>19.0k</pre></td><td class='code'><pre>            MI.getSourceReg(i), EltSize, EltUnmergeIdx);</pre></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Check if source i comes from the same Unmerge.</pre></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='covered-line'><pre>19.0k</pre></td><td class='code'><pre>        if (EltUnmerge == Unmerge) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L936' href='#L936'><span>936:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.3k</span>, <span class='None'>False</span>: <span class='covered-line'>2.65k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Check that source i&apos;s def has same index in sequence in Unmerge.</pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>          if (i - MergeStartIdx != EltUnmergeIdx - UnmergeIdxStart)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L938' href='#L938'><span>938:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>16.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>            return false;</pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>        } else <div class='tooltip'>if (<span class='tooltip-content'>2.65k</span></div><div class='tooltip'>!AllowUndef<span class='tooltip-content'>2.65k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L940' href='#L940'><span>940:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.29k</span>, <span class='None'>False</span>: <span class='covered-line'>1.36k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='covered-line'><pre>2.65k</pre></td><td class='code'><pre>                   MRI.getVRegDef(MI.getSourceReg(i))-&gt;getOpcode() !=</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L941' href='#L941'><span>941:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>346</span>, <span class='None'>False</span>: <span class='covered-line'>1.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>                       TargetOpcode::G_IMPLICIT_DEF)</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L940'><span>940:20</span></a></span>) to (<span class='line-number'><a href='#L940'><span>942:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (940:20)
     Condition C2 --> (941:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='covered-line'><pre>1.63k</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='covered-line'><pre>19.0k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='covered-line'><pre>4.47k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='covered-line'><pre>6.12k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool tryCombineMergeLike(GMergeLikeInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             SmallVectorImpl&lt;MachineInstr *&gt; &amp;DeadInsts,</pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             SmallVectorImpl&lt;Register&gt; &amp;UpdatedDefs,</pre></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='covered-line'><pre>79.2k</pre></td><td class='code'><pre>                             GISelChangeObserver &amp;Observer) {</pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='covered-line'><pre>79.2k</pre></td><td class='code'><pre>      Register Elt0 = MI.getSourceReg(0);</pre></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='covered-line'><pre>79.2k</pre></td><td class='code'><pre>      LLT EltTy = MRI.getType(Elt0);</pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='covered-line'><pre>79.2k</pre></td><td class='code'><pre>      unsigned EltSize = EltTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='covered-line'><pre>79.2k</pre></td><td class='code'><pre>      unsigned Elt0UnmergeIdx;</pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Search for unmerge that will be candidate for combine.</pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='covered-line'><pre>79.2k</pre></td><td class='code'><pre>      auto *Unmerge = findUnmergeThatDefinesReg(Elt0, EltSize, Elt0UnmergeIdx);</pre></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='covered-line'><pre>79.2k</pre></td><td class='code'><pre>      if (!Unmerge)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L959' href='#L959'><span>959:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64.6k</span>, <span class='None'>False</span>: <span class='covered-line'>14.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='covered-line'><pre>64.6k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>      unsigned NumMIElts = MI.getNumSources();</pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>      Register Dst = MI.getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>      LLT DstTy = MRI.getType(Dst);</pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>      Register UnmergeSrc = Unmerge-&gt;getSourceReg();</pre></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>      LLT UnmergeSrcTy = MRI.getType(UnmergeSrc);</pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Recognize copy of UnmergeSrc to Dst.</pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Unmerge UnmergeSrc and reassemble it using merge-like opcode into Dst.</pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //</pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // %0:_(EltTy), %1, ... = G_UNMERGE_VALUES %UnmergeSrc:_(Ty)</pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // %Dst:_(Ty) = G_merge_like_opcode %0:_(EltTy), %1, ...</pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //</pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // %Dst:_(Ty) = COPY %UnmergeSrc:_(Ty)</pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>      if ((DstTy == UnmergeSrcTy) &amp;&amp; <div class='tooltip'>(Elt0UnmergeIdx == 0)<span class='tooltip-content'>4.57k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L975' href='#L975'><span>975:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.57k</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
  Branch (<span class='line-number'><a name='L975' href='#L975'><span>975:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.85k</span>, <span class='None'>False</span>: <span class='covered-line'>713</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L975'><span>975:11</span></a></span>) to (<span class='line-number'><a href='#L975'><span>975:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (975:11)
     Condition C2 --> (975:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='covered-line'><pre>3.85k</pre></td><td class='code'><pre>        if (!isSequenceFromUnmerge(MI, 0, Unmerge, 0, NumMIElts, EltSize,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L976' href='#L976'><span>976:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>961</span>, <span class='None'>False</span>: <span class='covered-line'>2.89k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='covered-line'><pre>3.85k</pre></td><td class='code'><pre>                                   /*AllowUndef=*/DstTy.isVector()))</pre></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='covered-line'><pre>961</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='covered-line'><pre>2.89k</pre></td><td class='code'><pre>        replaceRegOrBuildCopy(Dst, UnmergeSrc, MRI, MIB, UpdatedDefs, Observer);</pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='covered-line'><pre>2.89k</pre></td><td class='code'><pre>        DeadInsts.push_back(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='covered-line'><pre>2.89k</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='covered-line'><pre>3.85k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Recognize UnmergeSrc that can be unmerged to DstTy directly.</pre></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Types have to be either both vector or both non-vector types.</pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Merge-like opcodes are combined one at the time. First one creates new</pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // unmerge, following should use the same unmerge (builder performs CSE).</pre></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //</pre></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // %0:_(EltTy), %1, %2, %3 = G_UNMERGE_VALUES %UnmergeSrc:_(UnmergeSrcTy)</pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // %Dst:_(DstTy) = G_merge_like_opcode %0:_(EltTy), %1</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // %AnotherDst:_(DstTy) = G_merge_like_opcode %2:_(EltTy), %3</pre></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //</pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // %Dst:_(DstTy), %AnotherDst = G_UNMERGE_VALUES %UnmergeSrc</pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='covered-line'><pre>10.8k</pre></td><td class='code'><pre>      if ((DstTy.isVector() == UnmergeSrcTy.isVector()) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L995' href='#L995'><span>995:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.73k</span>, <span class='None'>False</span>: <span class='covered-line'>9.09k</span>]
  Branch (<span class='line-number'><a name='L995' href='#L995'><span>995:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.26k</span>, <span class='None'>False</span>: <span class='covered-line'>3.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='covered-line'><pre>10.8k</pre></td><td class='code'><pre>          <div class='tooltip'>(Elt0UnmergeIdx % NumMIElts == 0)<span class='tooltip-content'>7.26k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L996' href='#L996'><span>996:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.39k</span>, <span class='None'>False</span>: <span class='covered-line'>873</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='covered-line'><pre>10.8k</pre></td><td class='code'><pre>          <div class='tooltip'>getCoverTy(UnmergeSrcTy, DstTy) == UnmergeSrcTy<span class='tooltip-content'>6.39k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L997' href='#L997'><span>997:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.73k</span>, <span class='None'>False</span>: <span class='covered-line'>4.65k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L995'><span>995:11</span></a></span>) to (<span class='line-number'><a href='#L995'><span>997:58</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (995:11)
     Condition C2 --> (996:11)
     Condition C3 --> (997:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='covered-line'><pre>1.73k</pre></td><td class='code'><pre>        if (!isSequenceFromUnmerge(MI, 0, Unmerge, Elt0UnmergeIdx, NumMIElts,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L998' href='#L998'><span>998:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>559</span>, <span class='None'>False</span>: <span class='covered-line'>1.17k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='covered-line'><pre>1.73k</pre></td><td class='code'><pre>                                   EltSize, false))</pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='covered-line'><pre>559</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>        MIB.setInstrAndDebugLoc(MI);</pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>        auto NewUnmerge = MIB.buildUnmerge(DstTy, Unmerge-&gt;getSourceReg());</pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>        unsigned DstIdx = (Elt0UnmergeIdx * EltSize) / DstTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>        replaceRegOrBuildCopy(Dst, NewUnmerge.getReg(DstIdx), MRI, MIB,</pre></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>                              UpdatedDefs, Observer);</pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>        DeadInsts.push_back(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='covered-line'><pre>1.73k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Recognize when multiple unmerged sources with UnmergeSrcTy type</pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // can be merged into Dst with DstTy type directly.</pre></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Types have to be either both vector or both non-vector types.</pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // %0:_(EltTy), %1 = G_UNMERGE_VALUES %UnmergeSrc:_(UnmergeSrcTy)</pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // %2:_(EltTy), %3 = G_UNMERGE_VALUES %AnotherUnmergeSrc:_(UnmergeSrcTy)</pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // %Dst:_(DstTy) = G_merge_like_opcode %0:_(EltTy), %1, %2, %3</pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //</pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // %Dst:_(DstTy) = G_merge_like_opcode %UnmergeSrc, %AnotherUnmergeSrc</pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='covered-line'><pre>9.09k</pre></td><td class='code'><pre>      if ((DstTy.isVector() == UnmergeSrcTy.isVector()) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1020' href='#L1020'><span>1020:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.15k</span>, <span class='None'>False</span>: <span class='covered-line'>7.93k</span>]
  Branch (<span class='line-number'><a name='L1020' href='#L1020'><span>1020:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.53k</span>, <span class='None'>False</span>: <span class='covered-line'>3.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='covered-line'><pre>9.09k</pre></td><td class='code'><pre>          <div class='tooltip'>getCoverTy(DstTy, UnmergeSrcTy) == DstTy<span class='tooltip-content'>5.53k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1021' href='#L1021'><span>1021:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.15k</span>, <span class='None'>False</span>: <span class='covered-line'>4.37k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1020'><span>1020:11</span></a></span>) to (<span class='line-number'><a href='#L1020'><span>1021:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1020:11)
     Condition C2 --> (1021:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>        SmallVector&lt;Register, 4&gt; ConcatSources;</pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>        unsigned NumElts = Unmerge-&gt;getNumDefs();</pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>        for (unsigned i = 0; i &lt; MI.getNumSources(); <div class='tooltip'>i += NumElts<span class='tooltip-content'>406</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1024' href='#L1024'><span>1024:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.55k</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>          unsigned EltUnmergeIdx;</pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>          auto *UnmergeI = findUnmergeThatDefinesReg(MI.getSourceReg(i),</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>                                                     EltSize, EltUnmergeIdx);</pre></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // All unmerges have to be the same size.</pre></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>          if ((!UnmergeI) || <div class='tooltip'>(UnmergeI-&gt;getNumDefs() != NumElts)<span class='tooltip-content'>1.27k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1029' href='#L1029'><span>1029:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>280</span>, <span class='None'>False</span>: <span class='covered-line'>1.27k</span>]
  Branch (<span class='line-number'><a name='L1029' href='#L1029'><span>1029:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>1.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='covered-line'><pre>1.55k</pre></td><td class='code'><pre>              <div class='tooltip'>(EltUnmergeIdx != 0)<span class='tooltip-content'>1.25k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1030' href='#L1030'><span>1030:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>715</span>, <span class='None'>False</span>: <span class='covered-line'>539</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1029'><span>1029:15</span></a></span>) to (<span class='line-number'><a href='#L1029'><span>1030:35</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1029:15)
     Condition C2 --> (1029:30)
     Condition C3 --> (1030:15)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>            return false;</pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='covered-line'><pre>539</pre></td><td class='code'><pre>          if (!isSequenceFromUnmerge(MI, i, UnmergeI, 0, NumElts, EltSize,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1032' href='#L1032'><span>1032:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>133</span>, <span class='None'>False</span>: <span class='covered-line'>406</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='covered-line'><pre>539</pre></td><td class='code'><pre>                                     false))</pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='covered-line'><pre>133</pre></td><td class='code'><pre>            return false;</pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='covered-line'><pre>406</pre></td><td class='code'><pre>          ConcatSources.push_back(UnmergeI-&gt;getSourceReg());</pre></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='covered-line'><pre>406</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        MIB.setInstrAndDebugLoc(MI);</pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        MIB.buildMergeLikeInstr(Dst, ConcatSources);</pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        DeadInsts.push_back(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='covered-line'><pre>7.93k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='covered-line'><pre>9.09k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool tryCombineUnmergeValues(GUnmerge &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               SmallVectorImpl&lt;MachineInstr *&gt; &amp;DeadInsts,</pre></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               SmallVectorImpl&lt;Register&gt; &amp;UpdatedDefs,</pre></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>                               GISelChangeObserver &amp;Observer) {</pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>    unsigned NumDefs = MI.getNumDefs();</pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>    Register SrcReg = MI.getSourceReg();</pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>    MachineInstr *SrcDef = getDefIgnoringCopies(SrcReg, MRI);</pre></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>    if (!SrcDef)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1055' href='#L1055'><span>1055:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>74.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>    LLT OpTy = MRI.getType(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>    LLT DestTy = MRI.getType(MI.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>    unsigned SrcDefIdx = getDefIndex(*SrcDef, SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>    Builder.setInstrAndDebugLoc(MI);</pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>    ArtifactValueFinder Finder(MRI, Builder, LI);</pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>    if (Finder.tryCombineUnmergeDefs(MI, Observer, UpdatedDefs)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1065' href='#L1065'><span>1065:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.3k</span>, <span class='None'>False</span>: <span class='covered-line'>57.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>      markInstAndDefDead(MI, *SrcDef, DeadInsts, SrcDefIdx);</pre></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='covered-line'><pre>57.8k</pre></td><td class='code'><pre>    if (auto *SrcUnmerge = dyn_cast&lt;GUnmerge&gt;(SrcDef)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1070' href='#L1070'><span>1070:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.36k</span>, <span class='None'>False</span>: <span class='covered-line'>51.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // %0:_(&lt;4 x s16&gt;) = G_FOO</pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // %1:_(&lt;2 x s16&gt;), %2:_(&lt;2 x s16&gt;) = G_UNMERGE_VALUES %0</pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // %3:_(s16), %4:_(s16) = G_UNMERGE_VALUES %1</pre></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //</pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // %3:_(s16), %4:_(s16), %5:_(s16), %6:_(s16) = G_UNMERGE_VALUES %0</pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='covered-line'><pre>6.36k</pre></td><td class='code'><pre>      Register SrcUnmergeSrc = SrcUnmerge-&gt;getSourceReg();</pre></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='covered-line'><pre>6.36k</pre></td><td class='code'><pre>      LLT SrcUnmergeSrcTy = MRI.getType(SrcUnmergeSrc);</pre></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If we need to decrease the number of vector elements in the result type</pre></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // of an unmerge, this would involve the creation of an equivalent unmerge</pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // to copy back to the original result registers.</pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='covered-line'><pre>6.36k</pre></td><td class='code'><pre>      LegalizeActionStep ActionStep = LI.getAction(</pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='covered-line'><pre>6.36k</pre></td><td class='code'><pre>          {TargetOpcode::G_UNMERGE_VALUES, {OpTy, SrcUnmergeSrcTy}});</pre></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='covered-line'><pre>6.36k</pre></td><td class='code'><pre>      switch (ActionStep.Action) {</pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      case LegalizeActions::Lower:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1085' href='#L1085'><span>1085:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>6.36k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>      case LegalizeActions::Unsupported:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1086' href='#L1086'><span>1086:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>6.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='covered-line'><pre>279</pre></td><td class='code'><pre>      case LegalizeActions::FewerElements:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1088' href='#L1088'><span>1088:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>279</span>, <span class='None'>False</span>: <span class='covered-line'>6.09k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='covered-line'><pre>338</pre></td><td class='code'><pre>      case LegalizeActions::NarrowScalar:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1089' href='#L1089'><span>1089:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59</span>, <span class='None'>False</span>: <span class='covered-line'>6.31k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='covered-line'><pre>338</pre></td><td class='code'><pre>        if (ActionStep.TypeIdx == 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1090' href='#L1090'><span>1090:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>326</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='covered-line'><pre>326</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='covered-line'><pre>5.93k</pre></td><td class='code'><pre>      default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1093' href='#L1093'><span>1093:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.93k</span>, <span class='None'>False</span>: <span class='covered-line'>430</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='covered-line'><pre>5.93k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='covered-line'><pre>6.36k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='covered-line'><pre>418</pre></td><td class='code'><pre>      auto NewUnmerge = Builder.buildUnmerge(DestTy, SrcUnmergeSrc);</pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // TODO: Should we try to process out the other defs now? If the other</pre></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // defs of the source unmerge are also unmerged, we end up with a separate</pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // unmerge for each one.</pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='covered-line'><pre>1.82k</pre></td><td class='code'><pre>      for (unsigned I = 0; I != NumDefs; <div class='tooltip'>++I<span class='tooltip-content'>1.40k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1102' href='#L1102'><span>1102:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.40k</span>, <span class='None'>False</span>: <span class='covered-line'>418</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>        Register Def = MI.getReg(I);</pre></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>        replaceRegOrBuildCopy(Def, NewUnmerge.getReg(SrcDefIdx * NumDefs + I),</pre></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>                              MRI, Builder, UpdatedDefs, Observer);</pre></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='covered-line'><pre>418</pre></td><td class='code'><pre>      markInstAndDefDead(MI, *SrcUnmerge, DeadInsts, SrcDefIdx);</pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='covered-line'><pre>418</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='covered-line'><pre>6.36k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='covered-line'><pre>51.4k</pre></td><td class='code'><pre>    MachineInstr *MergeI = SrcDef;</pre></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='covered-line'><pre>51.4k</pre></td><td class='code'><pre>    unsigned ConvertOp = 0;</pre></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Handle intermediate conversions</pre></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='covered-line'><pre>51.4k</pre></td><td class='code'><pre>    unsigned SrcOp = SrcDef-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='covered-line'><pre>51.4k</pre></td><td class='code'><pre>    if (isArtifactCast(SrcOp)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1117' href='#L1117'><span>1117:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.67k</span>, <span class='None'>False</span>: <span class='covered-line'>45.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='covered-line'><pre>5.67k</pre></td><td class='code'><pre>      ConvertOp = SrcOp;</pre></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='covered-line'><pre>5.67k</pre></td><td class='code'><pre>      MergeI = getDefIgnoringCopies(SrcDef-&gt;getOperand(1).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='covered-line'><pre>5.67k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='covered-line'><pre>51.4k</pre></td><td class='code'><pre>    if (!MergeI || !canFoldMergeOpcode(MergeI-&gt;getOpcode(),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1122' href='#L1122'><span>1122:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>51.4k</span>]
  Branch (<span class='line-number'><a name='L1122' href='#L1122'><span>1122:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.7k</span>, <span class='None'>False</span>: <span class='covered-line'>19.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='covered-line'><pre>51.4k</pre></td><td class='code'><pre>                                       ConvertOp, OpTy, DestTy)) {</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1122'><span>1122:9</span></a></span>) to (<span class='line-number'><a href='#L1122'><span>1123:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1122:9)
     Condition C2 --> (1122:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We might have a chance to combine later by trying to combine</pre></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // unmerge(cast) first</pre></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='covered-line'><pre>31.7k</pre></td><td class='code'><pre>      return tryFoldUnmergeCast(MI, *SrcDef, DeadInsts, UpdatedDefs);</pre></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='covered-line'><pre>31.7k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='covered-line'><pre>19.6k</pre></td><td class='code'><pre>    const unsigned NumMergeRegs = MergeI-&gt;getNumOperands() - 1;</pre></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='covered-line'><pre>19.6k</pre></td><td class='code'><pre>    if (NumMergeRegs &lt; NumDefs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1131' href='#L1131'><span>1131:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.06k</span>, <span class='None'>False</span>: <span class='covered-line'>16.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='covered-line'><pre>3.06k</pre></td><td class='code'><pre>      if (NumDefs % NumMergeRegs != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1132' href='#L1132'><span>1132:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>348</span>, <span class='None'>False</span>: <span class='covered-line'>2.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='covered-line'><pre>348</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='covered-line'><pre>2.71k</pre></td><td class='code'><pre>      Builder.setInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Transform to UNMERGEs, for example</pre></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   %1 = G_MERGE_VALUES %4, %5</pre></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   %9, %10, %11, %12 = G_UNMERGE_VALUES %1</pre></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // to</pre></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   %9, %10 = G_UNMERGE_VALUES %4</pre></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   %11, %12 = G_UNMERGE_VALUES %5</pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='covered-line'><pre>2.71k</pre></td><td class='code'><pre>      const unsigned NewNumDefs = NumDefs / NumMergeRegs;</pre></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='covered-line'><pre>9.16k</pre></td><td class='code'><pre>      for (unsigned Idx = 0; Idx &lt; NumMergeRegs; <div class='tooltip'>++Idx<span class='tooltip-content'>6.44k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1144' href='#L1144'><span>1144:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.44k</span>, <span class='None'>False</span>: <span class='covered-line'>2.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>        SmallVector&lt;Register, 8&gt; DstRegs;</pre></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>        for (unsigned j = 0, DefIdx = Idx * NewNumDefs; j &lt; NewNumDefs;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1146' href='#L1146'><span>1146:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.9k</span>, <span class='None'>False</span>: <span class='covered-line'>6.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='covered-line'><pre>15.9k</pre></td><td class='code'><pre>             ++j, ++DefIdx)</pre></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='covered-line'><pre>15.9k</pre></td><td class='code'><pre>          DstRegs.push_back(MI.getReg(DefIdx));</pre></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>        if (ConvertOp) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1150' href='#L1150'><span>1150:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>176</span>, <span class='None'>False</span>: <span class='covered-line'>6.27k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='covered-line'><pre>176</pre></td><td class='code'><pre>          LLT MergeDstTy = MRI.getType(SrcDef-&gt;getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // This is a vector that is being split and casted. Extract to the</pre></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // element type, and do the conversion on the scalars (or smaller</pre></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // vectors).</pre></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='covered-line'><pre>176</pre></td><td class='code'><pre>          LLT MergeEltTy = MergeDstTy.divide(NumMergeRegs);</pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Handle split to smaller vectors, with conversions.</pre></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // %2(&lt;8 x s8&gt;) = G_CONCAT_VECTORS %0(&lt;4 x s8&gt;), %1(&lt;4 x s8&gt;)</pre></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // %3(&lt;8 x s16&gt;) = G_SEXT %2</pre></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // %4(&lt;2 x s16&gt;), %5(&lt;2 x s16&gt;), %6(&lt;2 x s16&gt;), %7(&lt;2 x s16&gt;) =</pre></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // G_UNMERGE_VALUES %3</pre></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          //</pre></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // =&gt;</pre></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          //</pre></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // %8(&lt;4 x s16&gt;) = G_SEXT %0</pre></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // %9(&lt;4 x s16&gt;) = G_SEXT %1</pre></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // %4(&lt;2 x s16&gt;), %5(&lt;2 x s16&gt;) = G_UNMERGE_VALUES %8</pre></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // %7(&lt;2 x s16&gt;), %7(&lt;2 x s16&gt;) = G_UNMERGE_VALUES %9</pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='covered-line'><pre>176</pre></td><td class='code'><pre>          Register TmpReg = MRI.createGenericVirtualRegister(MergeEltTy);</pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='covered-line'><pre>176</pre></td><td class='code'><pre>          Builder.buildInstr(ConvertOp, {TmpReg},</pre></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='covered-line'><pre>176</pre></td><td class='code'><pre>                             {MergeI-&gt;getOperand(Idx + 1).getReg()});</pre></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='covered-line'><pre>176</pre></td><td class='code'><pre>          Builder.buildUnmerge(DstRegs, TmpReg);</pre></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='covered-line'><pre>6.27k</pre></td><td class='code'><pre>        } else {</pre></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='covered-line'><pre>6.27k</pre></td><td class='code'><pre>          Builder.buildUnmerge(DstRegs, MergeI-&gt;getOperand(Idx + 1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='covered-line'><pre>6.27k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>        UpdatedDefs.append(DstRegs.begin(), DstRegs.end());</pre></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='covered-line'><pre>16.6k</pre></td><td class='code'><pre>    } else if (NumMergeRegs &gt; NumDefs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1181' href='#L1181'><span>1181:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.43k</span>, <span class='None'>False</span>: <span class='covered-line'>15.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>      if (ConvertOp != 0 || NumMergeRegs % NumDefs != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1182' href='#L1182'><span>1182:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
  Branch (<span class='line-number'><a name='L1182' href='#L1182'><span>1182:29</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1182'><span>1182:11</span></a></span>) to (<span class='line-number'><a href='#L1182'><span>1182:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1182:11)
     Condition C2 --> (1182:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>      Builder.setInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Transform to MERGEs</pre></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   %6 = G_MERGE_VALUES %17, %18, %19, %20</pre></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   %7, %8 = G_UNMERGE_VALUES %6</pre></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // to</pre></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   %7 = G_MERGE_VALUES %17, %18</pre></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   %8 = G_MERGE_VALUES %19, %20</pre></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>      const unsigned NumRegs = NumMergeRegs / NumDefs;</pre></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='covered-line'><pre>4.56k</pre></td><td class='code'><pre>      for (unsigned DefIdx = 0; DefIdx &lt; NumDefs; <div class='tooltip'>++DefIdx<span class='tooltip-content'>3.13k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1194' href='#L1194'><span>1194:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.13k</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='covered-line'><pre>3.13k</pre></td><td class='code'><pre>        SmallVector&lt;Register, 8&gt; Regs;</pre></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>        for (unsigned j = 0, Idx = NumRegs * DefIdx + 1; j &lt; NumRegs;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1196' href='#L1196'><span>1196:58</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.09k</span>, <span class='None'>False</span>: <span class='covered-line'>3.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='covered-line'><pre>7.09k</pre></td><td class='code'><pre>             ++j, ++Idx)</pre></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='covered-line'><pre>7.09k</pre></td><td class='code'><pre>          Regs.push_back(MergeI-&gt;getOperand(Idx).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='covered-line'><pre>3.13k</pre></td><td class='code'><pre>        Register DefReg = MI.getReg(DefIdx);</pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='covered-line'><pre>3.13k</pre></td><td class='code'><pre>        Builder.buildMergeLikeInstr(DefReg, Regs);</pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='covered-line'><pre>3.13k</pre></td><td class='code'><pre>        UpdatedDefs.push_back(DefReg);</pre></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='covered-line'><pre>3.13k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>      LLT MergeSrcTy = MRI.getType(MergeI-&gt;getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>      if (!ConvertOp &amp;&amp; <div class='tooltip'>DestTy != MergeSrcTy<span class='tooltip-content'>14.1k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1208' href='#L1208'><span>1208:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.1k</span>, <span class='None'>False</span>: <span class='covered-line'>1.01k</span>]
  Branch (<span class='line-number'><a name='L1208' href='#L1208'><span>1208:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>14.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1208'><span>1208:11</span></a></span>) to (<span class='line-number'><a href='#L1208'><span>1208:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1208:11)
     Condition C2 --> (1208:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        ConvertOp = TargetOpcode::G_BITCAST;</pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>      if (ConvertOp) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1211' href='#L1211'><span>1211:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.02k</span>, <span class='None'>False</span>: <span class='covered-line'>14.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>        Builder.setInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='covered-line'><pre>4.06k</pre></td><td class='code'><pre>        for (unsigned Idx = 0; Idx &lt; NumDefs; <div class='tooltip'>++Idx<span class='tooltip-content'>3.03k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1214' href='#L1214'><span>1214:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.03k</span>, <span class='None'>False</span>: <span class='covered-line'>1.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='covered-line'><pre>3.03k</pre></td><td class='code'><pre>          Register DefReg = MI.getOperand(Idx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='covered-line'><pre>3.03k</pre></td><td class='code'><pre>          Register MergeSrc = MergeI-&gt;getOperand(Idx + 1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='covered-line'><pre>3.03k</pre></td><td class='code'><pre>          if (!MRI.use_empty(DefReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1218' href='#L1218'><span>1218:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.96k</span>, <span class='None'>False</span>: <span class='covered-line'>73</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='covered-line'><pre>2.96k</pre></td><td class='code'><pre>            Builder.buildInstr(ConvertOp, {DefReg}, {MergeSrc});</pre></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='covered-line'><pre>2.96k</pre></td><td class='code'><pre>            UpdatedDefs.push_back(DefReg);</pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='covered-line'><pre>2.96k</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='covered-line'><pre>3.03k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>        markInstAndDefDead(MI, *MergeI, DeadInsts);</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='covered-line'><pre>14.1k</pre></td><td class='code'><pre>      assert(DestTy == MergeSrcTy &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='covered-line'><pre>14.1k</pre></td><td class='code'><pre>             &quot;Bitcast and the other kinds of conversions should &quot;</pre></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='covered-line'><pre>14.1k</pre></td><td class='code'><pre>             &quot;have happened earlier&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='covered-line'><pre>14.1k</pre></td><td class='code'><pre>      Builder.setInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='covered-line'><pre>45.4k</pre></td><td class='code'><pre>      for (unsigned Idx = 0; Idx &lt; NumDefs; <div class='tooltip'>++Idx<span class='tooltip-content'>31.2k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1233' href='#L1233'><span>1233:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.2k</span>, <span class='None'>False</span>: <span class='covered-line'>14.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='covered-line'><pre>31.2k</pre></td><td class='code'><pre>        Register DstReg = MI.getOperand(Idx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='covered-line'><pre>31.2k</pre></td><td class='code'><pre>        Register SrcReg = MergeI-&gt;getOperand(Idx + 1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='covered-line'><pre>31.2k</pre></td><td class='code'><pre>        replaceRegOrBuildCopy(DstReg, SrcReg, MRI, Builder, UpdatedDefs,</pre></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='covered-line'><pre>31.2k</pre></td><td class='code'><pre>                              Observer);</pre></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='covered-line'><pre>31.2k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='covered-line'><pre>14.1k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='covered-line'><pre>18.3k</pre></td><td class='code'><pre>    markInstAndDefDead(MI, *MergeI, DeadInsts);</pre></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='covered-line'><pre>18.3k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='covered-line'><pre>19.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool tryCombineExtract(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         SmallVectorImpl&lt;MachineInstr *&gt; &amp;DeadInsts,</pre></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='covered-line'><pre>1.26k</pre></td><td class='code'><pre>                         SmallVectorImpl&lt;Register&gt; &amp;UpdatedDefs) {</pre></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='covered-line'><pre>1.26k</pre></td><td class='code'><pre>    assert(MI.getOpcode() == TargetOpcode::G_EXTRACT);</pre></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Try to use the source registers from a G_MERGE_VALUES</pre></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // %2 = G_MERGE_VALUES %0, %1</pre></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // %3 = G_EXTRACT %2, N</pre></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // =&gt;</pre></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // for N &lt; %2.getSizeInBits() / 2</pre></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //     %3 = G_EXTRACT %0, N</pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // for N &gt;= %2.getSizeInBits() / 2</pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //    %3 = G_EXTRACT %1, (N - %0.getSizeInBits()</pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='covered-line'><pre>1.26k</pre></td><td class='code'><pre>    Register SrcReg = lookThroughCopyInstrs(MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='covered-line'><pre>1.26k</pre></td><td class='code'><pre>    MachineInstr *MergeI = MRI.getVRegDef(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='covered-line'><pre>1.26k</pre></td><td class='code'><pre>    if (!MergeI || !isa&lt;GMergeLikeInstr&gt;(MergeI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1264' href='#L1264'><span>1264:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.26k</span>]
  Branch (<span class='line-number'><a name='L1264' href='#L1264'><span>1264:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>874</span>, <span class='None'>False</span>: <span class='covered-line'>391</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1264'><span>1264:9</span></a></span>) to (<span class='line-number'><a href='#L1264'><span>1264:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1264:9)
     Condition C2 --> (1264:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='covered-line'><pre>874</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='covered-line'><pre>391</pre></td><td class='code'><pre>    Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='covered-line'><pre>391</pre></td><td class='code'><pre>    LLT DstTy = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='covered-line'><pre>391</pre></td><td class='code'><pre>    LLT SrcTy = MRI.getType(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Do we need to check if the resulting extract is supported?</pre></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='covered-line'><pre>391</pre></td><td class='code'><pre>    unsigned ExtractDstSize = DstTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='covered-line'><pre>391</pre></td><td class='code'><pre>    unsigned Offset = MI.getOperand(2).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='covered-line'><pre>391</pre></td><td class='code'><pre>    unsigned NumMergeSrcs = MergeI-&gt;getNumOperands() - 1;</pre></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='covered-line'><pre>391</pre></td><td class='code'><pre>    unsigned MergeSrcSize = SrcTy.getSizeInBits() / NumMergeSrcs;</pre></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='covered-line'><pre>391</pre></td><td class='code'><pre>    unsigned MergeSrcIdx = Offset / MergeSrcSize;</pre></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Compute the offset of the last bit the extract needs.</pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='covered-line'><pre>391</pre></td><td class='code'><pre>    unsigned EndMergeSrcIdx = (Offset + ExtractDstSize - 1) / MergeSrcSize;</pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Can&apos;t handle the case where the extract spans multiple inputs.</pre></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='covered-line'><pre>391</pre></td><td class='code'><pre>    if (MergeSrcIdx != EndMergeSrcIdx)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1282' href='#L1282'><span>1282:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>379</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: We could modify MI in place in most cases.</pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>    Builder.setInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>    Builder.buildExtract(DstReg, MergeI-&gt;getOperand(MergeSrcIdx + 1).getReg(),</pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>                         Offset - MergeSrcIdx * MergeSrcSize);</pre></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>    UpdatedDefs.push_back(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>    markInstAndDefDead(MI, *MergeI, DeadInsts);</pre></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='covered-line'><pre>391</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Try to combine away MI.</pre></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true if it combined away the MI.</pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Adds instructions that are dead as a result of the combine</pre></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// into DeadInsts, which can include MI.</pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool tryCombineInstruction(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             SmallVectorImpl&lt;MachineInstr *&gt; &amp;DeadInsts,</pre></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='covered-line'><pre>317k</pre></td><td class='code'><pre>                             GISelObserverWrapper &amp;WrapperObserver) {</pre></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='covered-line'><pre>317k</pre></td><td class='code'><pre>    ArtifactValueFinder Finder(MRI, Builder, LI);</pre></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This might be a recursive call, and we might have DeadInsts already</pre></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // populated. To avoid bad things happening later with multiple vreg defs</pre></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // etc, process the dead instructions now if any.</pre></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='covered-line'><pre>317k</pre></td><td class='code'><pre>    if (!DeadInsts.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1306' href='#L1306'><span>1306:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>317k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>deleteMarkedDeadInsts(DeadInsts, WrapperObserver)</span>;</pre></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Put here every vreg that was redefined in such a way that it&apos;s at least</pre></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // possible that one (or more) of its users (immediate or COPY-separated)</pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // could become artifact combinable with the new definition (or the</pre></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // instruction reachable from it through a chain of copies if any).</pre></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='covered-line'><pre>317k</pre></td><td class='code'><pre>    SmallVector&lt;Register, 4&gt; UpdatedDefs;</pre></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='covered-line'><pre>317k</pre></td><td class='code'><pre>    bool Changed = false;</pre></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='covered-line'><pre>317k</pre></td><td class='code'><pre>    switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1316' href='#L1316'><span>1316:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>247</span>, <span class='None'>False</span>: <span class='covered-line'>317k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='covered-line'><pre>55.9k</pre></td><td class='code'><pre>    case TargetOpcode::G_ANYEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1318' href='#L1318'><span>1318:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55.9k</span>, <span class='None'>False</span>: <span class='covered-line'>261k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='covered-line'><pre>55.9k</pre></td><td class='code'><pre>      Changed = tryCombineAnyExt(MI, DeadInsts, UpdatedDefs, WrapperObserver);</pre></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='covered-line'><pre>55.9k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='covered-line'><pre>32.2k</pre></td><td class='code'><pre>    case TargetOpcode::G_ZEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1321' href='#L1321'><span>1321:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32.2k</span>, <span class='None'>False</span>: <span class='covered-line'>285k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='covered-line'><pre>32.2k</pre></td><td class='code'><pre>      Changed = tryCombineZExt(MI, DeadInsts, UpdatedDefs, WrapperObserver);</pre></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='covered-line'><pre>32.2k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>    case TargetOpcode::G_SEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1324' href='#L1324'><span>1324:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.60k</span>, <span class='None'>False</span>: <span class='covered-line'>310k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>      Changed = tryCombineSExt(MI, DeadInsts, UpdatedDefs);</pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='covered-line'><pre>74.0k</pre></td><td class='code'><pre>    case TargetOpcode::G_UNMERGE_VALUES:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1327' href='#L1327'><span>1327:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>74.0k</span>, <span class='None'>False</span>: <span class='covered-line'>243k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='covered-line'><pre>74.0k</pre></td><td class='code'><pre>      Changed = tryCombineUnmergeValues(cast&lt;GUnmerge&gt;(MI), DeadInsts,</pre></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='covered-line'><pre>74.0k</pre></td><td class='code'><pre>                                        UpdatedDefs, WrapperObserver);</pre></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='covered-line'><pre>74.0k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='covered-line'><pre>27.9k</pre></td><td class='code'><pre>    case TargetOpcode::G_MERGE_VALUES:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1331' href='#L1331'><span>1331:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27.9k</span>, <span class='None'>False</span>: <span class='covered-line'>289k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='covered-line'><pre>72.6k</pre></td><td class='code'><pre>    case TargetOpcode::G_BUILD_VECTOR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1332' href='#L1332'><span>1332:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44.7k</span>, <span class='None'>False</span>: <span class='covered-line'>272k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='covered-line'><pre>79.2k</pre></td><td class='code'><pre>    case TargetOpcode::G_CONCAT_VECTORS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1333' href='#L1333'><span>1333:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.61k</span>, <span class='None'>False</span>: <span class='covered-line'>310k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If any of the users of this merge are an unmerge, then add them to the</pre></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // artifact worklist in case there&apos;s folding that can be done looking up.</pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='covered-line'><pre>84.5k</pre></td><td class='code'><pre>      for (MachineInstr &amp;U : MRI.use_instructions(MI.getOperand(0).getReg())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1336' href='#L1336'><span>1336:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84.5k</span>, <span class='None'>False</span>: <span class='covered-line'>57.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='covered-line'><pre>84.5k</pre></td><td class='code'><pre>        if (U.getOpcode() == TargetOpcode::G_UNMERGE_VALUES ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1337' href='#L1337'><span>1337:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.8k</span>, <span class='None'>False</span>: <span class='covered-line'>67.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='covered-line'><pre>84.5k</pre></td><td class='code'><pre>            <div class='tooltip'>U.getOpcode() == TargetOpcode::G_TRUNC<span class='tooltip-content'>67.7k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1338' href='#L1338'><span>1338:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.32k</span>, <span class='None'>False</span>: <span class='covered-line'>62.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1337'><span>1337:13</span></a></span>) to (<span class='line-number'><a href='#L1337'><span>1338:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1337:13)
     Condition C2 --> (1338:13)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='covered-line'><pre>22.2k</pre></td><td class='code'><pre>          UpdatedDefs.push_back(MI.getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='covered-line'><pre>22.2k</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='covered-line'><pre>22.2k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='covered-line'><pre>84.5k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='covered-line'><pre>79.2k</pre></td><td class='code'><pre>      Changed = Finder.tryCombineMergeLike(cast&lt;GMergeLikeInstr&gt;(MI), DeadInsts,</pre></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='covered-line'><pre>79.2k</pre></td><td class='code'><pre>                                           UpdatedDefs, WrapperObserver);</pre></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='covered-line'><pre>79.2k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='covered-line'><pre>1.26k</pre></td><td class='code'><pre>    case TargetOpcode::G_EXTRACT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1346' href='#L1346'><span>1346:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.26k</span>, <span class='None'>False</span>: <span class='covered-line'>316k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='covered-line'><pre>1.26k</pre></td><td class='code'><pre>      Changed = tryCombineExtract(MI, DeadInsts, UpdatedDefs);</pre></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='covered-line'><pre>1.26k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='covered-line'><pre>67.8k</pre></td><td class='code'><pre>    case TargetOpcode::G_TRUNC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1349' href='#L1349'><span>1349:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67.8k</span>, <span class='None'>False</span>: <span class='covered-line'>249k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='covered-line'><pre>67.8k</pre></td><td class='code'><pre>      Changed = tryCombineTrunc(MI, DeadInsts, UpdatedDefs, WrapperObserver);</pre></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='covered-line'><pre>67.8k</pre></td><td class='code'><pre>      if (!Changed) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1351' href='#L1351'><span>1351:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64.4k</span>, <span class='None'>False</span>: <span class='covered-line'>3.41k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Try to combine truncates away even if they are legal. As all artifact</pre></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // combines at the moment look only &quot;up&quot; the def-use chains, we achieve</pre></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // that by throwing truncates&apos; users (with look through copies) into the</pre></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // ArtifactList again.</pre></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='covered-line'><pre>64.4k</pre></td><td class='code'><pre>        UpdatedDefs.push_back(MI.getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='covered-line'><pre>64.4k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='covered-line'><pre>67.8k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='covered-line'><pre>317k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the main loop through the ArtifactList found at least one combinable</pre></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // pair of artifacts, not only combine it away (as done above), but also</pre></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // follow the def-use chain from there to combine everything that can be</pre></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // combined within this def-use chain of artifacts.</pre></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='covered-line'><pre>596k</pre></td><td class='code'><pre>    <div class='tooltip'>while (<span class='tooltip-content'>317k</span></div>!UpdatedDefs.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1364' href='#L1364'><span>1364:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>279k</span>, <span class='None'>False</span>: <span class='covered-line'>317k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='covered-line'><pre>279k</pre></td><td class='code'><pre>      Register NewDef = UpdatedDefs.pop_back_val();</pre></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='covered-line'><pre>279k</pre></td><td class='code'><pre>      assert(NewDef.isVirtual() &amp;&amp; &quot;Unexpected redefinition of a physreg&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='covered-line'><pre>433k</pre></td><td class='code'><pre>      <div class='tooltip'>for (MachineInstr &amp;Use : MRI.use_instructions(NewDef))<span class='tooltip-content'>279k</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1367' href='#L1367'><span>1367:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>433k</span>, <span class='None'>False</span>: <span class='covered-line'>279k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='covered-line'><pre>433k</pre></td><td class='code'><pre>        switch (Use.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Keep this list in sync with the list of all artifact combines.</pre></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='covered-line'><pre>24.2k</pre></td><td class='code'><pre>        case TargetOpcode::G_ANYEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1370' href='#L1370'><span>1370:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.2k</span>, <span class='None'>False</span>: <span class='covered-line'>409k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='covered-line'><pre>38.4k</pre></td><td class='code'><pre>        case TargetOpcode::G_ZEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1371' href='#L1371'><span>1371:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.1k</span>, <span class='None'>False</span>: <span class='covered-line'>419k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='covered-line'><pre>40.0k</pre></td><td class='code'><pre>        case TargetOpcode::G_SEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1372' href='#L1372'><span>1372:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.64k</span>, <span class='None'>False</span>: <span class='covered-line'>431k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='covered-line'><pre>66.3k</pre></td><td class='code'><pre>        case TargetOpcode::G_UNMERGE_VALUES:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1373' href='#L1373'><span>1373:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.2k</span>, <span class='None'>False</span>: <span class='covered-line'>407k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1374' href='#L1374'><pre>1374</pre></a></td><td class='covered-line'><pre>66.4k</pre></td><td class='code'><pre>        case TargetOpcode::G_EXTRACT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1374' href='#L1374'><span>1374:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>192</span>, <span class='None'>False</span>: <span class='covered-line'>433k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1375' href='#L1375'><pre>1375</pre></a></td><td class='covered-line'><pre>112k</pre></td><td class='code'><pre>        case TargetOpcode::G_TRUNC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1375' href='#L1375'><span>1375:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45.6k</span>, <span class='None'>False</span>: <span class='covered-line'>387k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1376' href='#L1376'><pre>1376</pre></a></td><td class='covered-line'><pre>173k</pre></td><td class='code'><pre>        case TargetOpcode::G_BUILD_VECTOR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1376' href='#L1376'><span>1376:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61.0k</span>, <span class='None'>False</span>: <span class='covered-line'>372k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1377' href='#L1377'><pre>1377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Adding Use to ArtifactList.</pre></td></tr><tr><td class='line-number'><a name='L1378' href='#L1378'><pre>1378</pre></a></td><td class='covered-line'><pre>173k</pre></td><td class='code'><pre>          WrapperObserver.changedInstr(Use);</pre></td></tr><tr><td class='line-number'><a name='L1379' href='#L1379'><pre>1379</pre></a></td><td class='covered-line'><pre>173k</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L1380' href='#L1380'><pre>1380</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>case TargetOpcode::G_ASSERT_SEXT:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1380' href='#L1380'><span>1380:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>433k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1381' href='#L1381'><pre>1381</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>case TargetOpcode::G_ASSERT_ZEXT:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1381' href='#L1381'><span>1381:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>433k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1382' href='#L1382'><pre>1382</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>case TargetOpcode::G_ASSERT_ALIGN:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1382' href='#L1382'><span>1382:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>433k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1383' href='#L1383'><pre>1383</pre></a></td><td class='covered-line'><pre>29.2k</pre></td><td class='code'><pre><span class='red'>        </span>case TargetOpcode::COPY: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1383' href='#L1383'><span>1383:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.2k</span>, <span class='None'>False</span>: <span class='covered-line'>404k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1384' href='#L1384'><pre>1384</pre></a></td><td class='covered-line'><pre>29.2k</pre></td><td class='code'><pre>          Register Copy = Use.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1385' href='#L1385'><pre>1385</pre></a></td><td class='covered-line'><pre>29.2k</pre></td><td class='code'><pre>          if (Copy.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1385' href='#L1385'><span>1385:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.92k</span>, <span class='None'>False</span>: <span class='covered-line'>23.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1386' href='#L1386'><pre>1386</pre></a></td><td class='covered-line'><pre>5.92k</pre></td><td class='code'><pre>            UpdatedDefs.push_back(Copy);</pre></td></tr><tr><td class='line-number'><a name='L1387' href='#L1387'><pre>1387</pre></a></td><td class='covered-line'><pre>29.2k</pre></td><td class='code'><pre>          break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1388' href='#L1388'><pre>1388</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        }</span></pre></td></tr><tr><td class='line-number'><a name='L1389' href='#L1389'><pre>1389</pre></a></td><td class='covered-line'><pre>230k</pre></td><td class='code'><pre><span class='red'>        </span>default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1389' href='#L1389'><span>1389:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>230k</span>, <span class='None'>False</span>: <span class='covered-line'>202k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1390' href='#L1390'><pre>1390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // If we do not have an artifact combine for the opcode, there is no</pre></td></tr><tr><td class='line-number'><a name='L1391' href='#L1391'><pre>1391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // point in adding it to the ArtifactList as nothing interesting will</pre></td></tr><tr><td class='line-number'><a name='L1392' href='#L1392'><pre>1392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // be done to it anyway.</pre></td></tr><tr><td class='line-number'><a name='L1393' href='#L1393'><pre>1393</pre></a></td><td class='covered-line'><pre>230k</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L1394' href='#L1394'><pre>1394</pre></a></td><td class='covered-line'><pre>433k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1395' href='#L1395'><pre>1395</pre></a></td><td class='covered-line'><pre>433k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1396' href='#L1396'><pre>1396</pre></a></td><td class='covered-line'><pre>279k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1397' href='#L1397'><pre>1397</pre></a></td><td class='covered-line'><pre>317k</pre></td><td class='code'><pre>    return Changed;</pre></td></tr><tr><td class='line-number'><a name='L1398' href='#L1398'><pre>1398</pre></a></td><td class='covered-line'><pre>317k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1399' href='#L1399'><pre>1399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1400' href='#L1400'><pre>1400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>private:</pre></td></tr><tr><td class='line-number'><a name='L1401' href='#L1401'><pre>1401</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>  static Register getArtifactSrcReg(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L1402' href='#L1402'><pre>1402</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>    switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L1403' href='#L1403'><pre>1403</pre></a></td><td class='covered-line'><pre>2.32k</pre></td><td class='code'><pre>    case TargetOpcode::COPY:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1403' href='#L1403'><span>1403:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.32k</span>, <span class='None'>False</span>: <span class='covered-line'>102k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1404' href='#L1404'><pre>1404</pre></a></td><td class='covered-line'><pre>6.89k</pre></td><td class='code'><pre>    case TargetOpcode::G_TRUNC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1404' href='#L1404'><span>1404:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.57k</span>, <span class='None'>False</span>: <span class='covered-line'>100k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1405' href='#L1405'><pre>1405</pre></a></td><td class='covered-line'><pre>27.0k</pre></td><td class='code'><pre>    case TargetOpcode::G_ZEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1405' href='#L1405'><span>1405:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.1k</span>, <span class='None'>False</span>: <span class='covered-line'>84.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1406' href='#L1406'><pre>1406</pre></a></td><td class='covered-line'><pre>63.9k</pre></td><td class='code'><pre>    case TargetOpcode::G_ANYEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1406' href='#L1406'><span>1406:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36.9k</span>, <span class='None'>False</span>: <span class='covered-line'>67.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1407' href='#L1407'><pre>1407</pre></a></td><td class='covered-line'><pre>67.1k</pre></td><td class='code'><pre>    case TargetOpcode::G_SEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1407' href='#L1407'><span>1407:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.16k</span>, <span class='None'>False</span>: <span class='covered-line'>101k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1408' href='#L1408'><pre>1408</pre></a></td><td class='covered-line'><pre>67.5k</pre></td><td class='code'><pre>    case TargetOpcode::G_EXTRACT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1408' href='#L1408'><span>1408:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>379</span>, <span class='None'>False</span>: <span class='covered-line'>104k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1409' href='#L1409'><pre>1409</pre></a></td><td class='covered-line'><pre>67.5k</pre></td><td class='code'><pre>    case TargetOpcode::G_ASSERT_SEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1409' href='#L1409'><span>1409:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>104k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1410' href='#L1410'><pre>1410</pre></a></td><td class='covered-line'><pre>67.5k</pre></td><td class='code'><pre>    case TargetOpcode::G_ASSERT_ZEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1410' href='#L1410'><span>1410:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>104k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1411' href='#L1411'><pre>1411</pre></a></td><td class='covered-line'><pre>67.5k</pre></td><td class='code'><pre>    case TargetOpcode::G_ASSERT_ALIGN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1411' href='#L1411'><span>1411:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>104k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1412' href='#L1412'><pre>1412</pre></a></td><td class='covered-line'><pre>67.5k</pre></td><td class='code'><pre>      return MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1413' href='#L1413'><pre>1413</pre></a></td><td class='covered-line'><pre>37.1k</pre></td><td class='code'><pre>    case TargetOpcode::G_UNMERGE_VALUES:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1413' href='#L1413'><span>1413:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37.1k</span>, <span class='None'>False</span>: <span class='covered-line'>67.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1414' href='#L1414'><pre>1414</pre></a></td><td class='covered-line'><pre>37.1k</pre></td><td class='code'><pre>      return MI.getOperand(MI.getNumOperands() - 1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1415' href='#L1415'><pre>1415</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1415' href='#L1415'><span>1415:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>104k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1416' href='#L1416'><pre>1416</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>llvm_unreachable</span>(&quot;Not a legalization artifact happen&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1417' href='#L1417'><pre>1417</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1418' href='#L1418'><pre>1418</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1419' href='#L1419'><pre>1419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1420' href='#L1420'><pre>1420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Mark a def of one of MI&apos;s original operands, DefMI, as dead if changing MI</pre></td></tr><tr><td class='line-number'><a name='L1421' href='#L1421'><pre>1421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// (either by killing it or changing operands) results in DefMI being dead</pre></td></tr><tr><td class='line-number'><a name='L1422' href='#L1422'><pre>1422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// too. In-between COPYs or artifact-casts are also collected if they are</pre></td></tr><tr><td class='line-number'><a name='L1423' href='#L1423'><pre>1423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// dead.</pre></td></tr><tr><td class='line-number'><a name='L1424' href='#L1424'><pre>1424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MI is not marked dead.</pre></td></tr><tr><td class='line-number'><a name='L1425' href='#L1425'><pre>1425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void markDefDead(MachineInstr &amp;MI, MachineInstr &amp;DefMI,</pre></td></tr><tr><td class='line-number'><a name='L1426' href='#L1426'><pre>1426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                   SmallVectorImpl&lt;MachineInstr *&gt; &amp;DeadInsts,</pre></td></tr><tr><td class='line-number'><a name='L1427' href='#L1427'><pre>1427</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>                   unsigned DefIdx = 0) {</pre></td></tr><tr><td class='line-number'><a name='L1428' href='#L1428'><pre>1428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Collect all the copy instructions that are made dead, due to deleting</pre></td></tr><tr><td class='line-number'><a name='L1429' href='#L1429'><pre>1429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // this instruction. Collect all of them until the Trunc(DefMI).</pre></td></tr><tr><td class='line-number'><a name='L1430' href='#L1430'><pre>1430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Eg,</pre></td></tr><tr><td class='line-number'><a name='L1431' href='#L1431'><pre>1431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // %1(s1) = G_TRUNC %0(s32)</pre></td></tr><tr><td class='line-number'><a name='L1432' href='#L1432'><pre>1432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // %2(s1) = COPY %1(s1)</pre></td></tr><tr><td class='line-number'><a name='L1433' href='#L1433'><pre>1433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // %3(s1) = COPY %2(s1)</pre></td></tr><tr><td class='line-number'><a name='L1434' href='#L1434'><pre>1434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // %4(s32) = G_ANYEXT %3(s1)</pre></td></tr><tr><td class='line-number'><a name='L1435' href='#L1435'><pre>1435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // In this case, we would have replaced %4 with a copy of %0,</pre></td></tr><tr><td class='line-number'><a name='L1436' href='#L1436'><pre>1436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // and as a result, %3, %2, %1 are dead.</pre></td></tr><tr><td class='line-number'><a name='L1437' href='#L1437'><pre>1437</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>    MachineInstr *PrevMI = &amp;MI;</pre></td></tr><tr><td class='line-number'><a name='L1438' href='#L1438'><pre>1438</pre></a></td><td class='covered-line'><pre>191k</pre></td><td class='code'><pre>    while (PrevMI != &amp;DefMI) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1438' href='#L1438'><span>1438:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104k</span>, <span class='None'>False</span>: <span class='covered-line'>87.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1439' href='#L1439'><pre>1439</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>      Register PrevRegSrc = getArtifactSrcReg(*PrevMI);</pre></td></tr><tr><td class='line-number'><a name='L1440' href='#L1440'><pre>1440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1441' href='#L1441'><pre>1441</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>      MachineInstr *TmpDef = MRI.getVRegDef(PrevRegSrc);</pre></td></tr><tr><td class='line-number'><a name='L1442' href='#L1442'><pre>1442</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>      if (MRI.hasOneUse(PrevRegSrc)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1442' href='#L1442'><span>1442:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>90.7k</span>, <span class='None'>False</span>: <span class='covered-line'>13.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1443' href='#L1443'><pre>1443</pre></a></td><td class='covered-line'><pre>90.7k</pre></td><td class='code'><pre>        if (TmpDef != &amp;DefMI) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1443' href='#L1443'><span>1443:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.64k</span>, <span class='None'>False</span>: <span class='covered-line'>87.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1444' href='#L1444'><pre>1444</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>          assert((TmpDef-&gt;getOpcode() == TargetOpcode::COPY ||</pre></td></tr><tr><td class='line-number'><a name='L1445' href='#L1445'><pre>1445</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>                  isArtifactCast(TmpDef-&gt;getOpcode()) ||</pre></td></tr><tr><td class='line-number'><a name='L1446' href='#L1446'><pre>1446</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>                  isPreISelGenericOptimizationHint(TmpDef-&gt;getOpcode())) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1447' href='#L1447'><pre>1447</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>                 &quot;Expecting copy or artifact cast here&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1448' href='#L1448'><pre>1448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1449' href='#L1449'><pre>1449</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>          DeadInsts.push_back(TmpDef);</pre></td></tr><tr><td class='line-number'><a name='L1450' href='#L1450'><pre>1450</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1451' href='#L1451'><pre>1451</pre></a></td><td class='covered-line'><pre>90.7k</pre></td><td class='code'><pre>      } else</pre></td></tr><tr><td class='line-number'><a name='L1452' href='#L1452'><pre>1452</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L1453' href='#L1453'><pre>1453</pre></a></td><td class='covered-line'><pre>90.7k</pre></td><td class='code'><pre>      PrevMI = TmpDef;</pre></td></tr><tr><td class='line-number'><a name='L1454' href='#L1454'><pre>1454</pre></a></td><td class='covered-line'><pre>90.7k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1455' href='#L1455'><pre>1455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1456' href='#L1456'><pre>1456</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>    if (PrevMI == &amp;DefMI) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1456' href='#L1456'><span>1456:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>87.0k</span>, <span class='None'>False</span>: <span class='covered-line'>13.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1457' href='#L1457'><pre>1457</pre></a></td><td class='covered-line'><pre>87.0k</pre></td><td class='code'><pre>      unsigned I = 0;</pre></td></tr><tr><td class='line-number'><a name='L1458' href='#L1458'><pre>1458</pre></a></td><td class='covered-line'><pre>87.0k</pre></td><td class='code'><pre>      bool IsDead = true;</pre></td></tr><tr><td class='line-number'><a name='L1459' href='#L1459'><pre>1459</pre></a></td><td class='covered-line'><pre>87.8k</pre></td><td class='code'><pre>      for (MachineOperand &amp;Def : DefMI.defs()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1459' href='#L1459'><span>1459:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>87.8k</span>, <span class='None'>False</span>: <span class='covered-line'>86.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1460' href='#L1460'><pre>1460</pre></a></td><td class='covered-line'><pre>87.8k</pre></td><td class='code'><pre>        if (I != DefIdx) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1460' href='#L1460'><span>1460:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>898</span>, <span class='None'>False</span>: <span class='covered-line'>86.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1461' href='#L1461'><pre>1461</pre></a></td><td class='covered-line'><pre>898</pre></td><td class='code'><pre>          if (!MRI.use_empty(Def.getReg())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1461' href='#L1461'><span>1461:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>206</span>, <span class='None'>False</span>: <span class='covered-line'>692</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1462' href='#L1462'><pre>1462</pre></a></td><td class='covered-line'><pre>206</pre></td><td class='code'><pre>            IsDead = false;</pre></td></tr><tr><td class='line-number'><a name='L1463' href='#L1463'><pre>1463</pre></a></td><td class='covered-line'><pre>206</pre></td><td class='code'><pre>            break;</pre></td></tr><tr><td class='line-number'><a name='L1464' href='#L1464'><pre>1464</pre></a></td><td class='covered-line'><pre>206</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1465' href='#L1465'><pre>1465</pre></a></td><td class='covered-line'><pre>86.9k</pre></td><td class='code'><pre>        } else {</pre></td></tr><tr><td class='line-number'><a name='L1466' href='#L1466'><pre>1466</pre></a></td><td class='covered-line'><pre>86.9k</pre></td><td class='code'><pre>          if (!MRI.hasOneUse(DefMI.getOperand(DefIdx).getReg()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1466' href='#L1466'><span>1466:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>86.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1467' href='#L1467'><pre>1467</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>            <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L1468' href='#L1468'><pre>1468</pre></a></td><td class='covered-line'><pre>86.9k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1469' href='#L1469'><pre>1469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1470' href='#L1470'><pre>1470</pre></a></td><td class='covered-line'><pre>87.6k</pre></td><td class='code'><pre>        ++I;</pre></td></tr><tr><td class='line-number'><a name='L1471' href='#L1471'><pre>1471</pre></a></td><td class='covered-line'><pre>87.6k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1472' href='#L1472'><pre>1472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1473' href='#L1473'><pre>1473</pre></a></td><td class='covered-line'><pre>87.0k</pre></td><td class='code'><pre>      if (IsDead)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1473' href='#L1473'><span>1473:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86.8k</span>, <span class='None'>False</span>: <span class='covered-line'>206</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1474' href='#L1474'><pre>1474</pre></a></td><td class='covered-line'><pre>86.8k</pre></td><td class='code'><pre>        DeadInsts.push_back(&amp;DefMI);</pre></td></tr><tr><td class='line-number'><a name='L1475' href='#L1475'><pre>1475</pre></a></td><td class='covered-line'><pre>87.0k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1476' href='#L1476'><pre>1476</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1477' href='#L1477'><pre>1477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1478' href='#L1478'><pre>1478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Mark MI as dead. If a def of one of MI&apos;s operands, DefMI, would also be</pre></td></tr><tr><td class='line-number'><a name='L1479' href='#L1479'><pre>1479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// dead due to MI being killed, then mark DefMI as dead too.</pre></td></tr><tr><td class='line-number'><a name='L1480' href='#L1480'><pre>1480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Some of the combines (extends(trunc)), try to walk through redundant</pre></td></tr><tr><td class='line-number'><a name='L1481' href='#L1481'><pre>1481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// copies in between the extends and the truncs, and this attempts to collect</pre></td></tr><tr><td class='line-number'><a name='L1482' href='#L1482'><pre>1482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the in between copies if they&apos;re dead.</pre></td></tr><tr><td class='line-number'><a name='L1483' href='#L1483'><pre>1483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void markInstAndDefDead(MachineInstr &amp;MI, MachineInstr &amp;DefMI,</pre></td></tr><tr><td class='line-number'><a name='L1484' href='#L1484'><pre>1484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          SmallVectorImpl&lt;MachineInstr *&gt; &amp;DeadInsts,</pre></td></tr><tr><td class='line-number'><a name='L1485' href='#L1485'><pre>1485</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>                          unsigned DefIdx = 0) {</pre></td></tr><tr><td class='line-number'><a name='L1486' href='#L1486'><pre>1486</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>    DeadInsts.push_back(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L1487' href='#L1487'><pre>1487</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>    markDefDead(MI, DefMI, DeadInsts, DefIdx);</pre></td></tr><tr><td class='line-number'><a name='L1488' href='#L1488'><pre>1488</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1489' href='#L1489'><pre>1489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1490' href='#L1490'><pre>1490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Erase the dead instructions in the list and call the observer hooks.</pre></td></tr><tr><td class='line-number'><a name='L1491' href='#L1491'><pre>1491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Normally the Legalizer will deal with erasing instructions that have been</pre></td></tr><tr><td class='line-number'><a name='L1492' href='#L1492'><pre>1492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// marked dead. However, for the trunc(ext(x)) cases we can end up trying to</pre></td></tr><tr><td class='line-number'><a name='L1493' href='#L1493'><pre>1493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// process instructions which have been marked dead, but otherwise break the</pre></td></tr><tr><td class='line-number'><a name='L1494' href='#L1494'><pre>1494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MIR by introducing multiple vreg defs. For those cases, allow the combines</pre></td></tr><tr><td class='line-number'><a name='L1495' href='#L1495'><pre>1495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// to explicitly delete the instructions before we run into trouble.</pre></td></tr><tr><td class='line-number'><a name='L1496' href='#L1496'><pre>1496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void deleteMarkedDeadInsts(SmallVectorImpl&lt;MachineInstr *&gt; &amp;DeadInsts,</pre></td></tr><tr><td class='line-number'><a name='L1497' href='#L1497'><pre>1497</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                             GISelObserverWrapper &amp;WrapperObserver) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1498' href='#L1498'><pre>1498</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    for (auto *DeadMI : DeadInsts)</span><span class='red'> </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1498' href='#L1498'><span>1498:23</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1499' href='#L1499'><pre>1499</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>LLVM_DEBUG</span><span class='red'>(dbgs() &lt;&lt; *DeadMI &lt;&lt; &quot;Is dead, eagerly deleting\n&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='red'>DEBUG_WITH_TYPE</span><span class='red'>(DEBUG_TYPE, X)</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>do </span><span class='red'>{ if (</span><span class='red'>::llvm::DebugFlag</span><span class='red'> &amp;&amp; </span><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='red'>) </span><span class='red'>{ X; }</span><span class='red'> \</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } while (</span><span class='red'>false</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1500' href='#L1500'><pre>1500</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      WrapperObserver.erasingInstr(*DeadMI);</span></pre></td></tr><tr><td class='line-number'><a name='L1501' href='#L1501'><pre>1501</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      DeadMI-&gt;eraseFromParent();</span></pre></td></tr><tr><td class='line-number'><a name='L1502' href='#L1502'><pre>1502</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1503' href='#L1503'><pre>1503</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    DeadInsts.clear();</span></pre></td></tr><tr><td class='line-number'><a name='L1504' href='#L1504'><pre>1504</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1505' href='#L1505'><pre>1505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1506' href='#L1506'><pre>1506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Checks if the target legalizer info has specified anything about the</pre></td></tr><tr><td class='line-number'><a name='L1507' href='#L1507'><pre>1507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instruction, or if unsupported.</pre></td></tr><tr><td class='line-number'><a name='L1508' href='#L1508'><pre>1508</pre></a></td><td class='covered-line'><pre>43.2k</pre></td><td class='code'><pre>  bool isInstUnsupported(const LegalityQuery &amp;Query) const {</pre></td></tr><tr><td class='line-number'><a name='L1509' href='#L1509'><pre>1509</pre></a></td><td class='covered-line'><pre>43.2k</pre></td><td class='code'><pre>    using namespace LegalizeActions;</pre></td></tr><tr><td class='line-number'><a name='L1510' href='#L1510'><pre>1510</pre></a></td><td class='covered-line'><pre>43.2k</pre></td><td class='code'><pre>    auto Step = LI.getAction(Query);</pre></td></tr><tr><td class='line-number'><a name='L1511' href='#L1511'><pre>1511</pre></a></td><td class='covered-line'><pre>43.2k</pre></td><td class='code'><pre>    return Step.Action == Unsupported || <div class='tooltip'>Step.Action == NotFound<span class='tooltip-content'>43.0k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1511' href='#L1511'><span>1511:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>159</span>, <span class='None'>False</span>: <span class='covered-line'>43.0k</span>]
  Branch (<span class='line-number'><a name='L1511' href='#L1511'><span>1511:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>43.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1511'><span>1511:12</span></a></span>) to (<span class='line-number'><a href='#L1511'><span>1511:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1511:12)
     Condition C2 --> (1511:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1512' href='#L1512'><pre>1512</pre></a></td><td class='covered-line'><pre>43.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1513' href='#L1513'><pre>1513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1514' href='#L1514'><pre>1514</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>  bool isInstLegal(const LegalityQuery &amp;Query) const {</pre></td></tr><tr><td class='line-number'><a name='L1515' href='#L1515'><pre>1515</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>    return LI.getAction(Query).Action == LegalizeActions::Legal;</pre></td></tr><tr><td class='line-number'><a name='L1516' href='#L1516'><pre>1516</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1517' href='#L1517'><pre>1517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1518' href='#L1518'><pre>1518</pre></a></td><td class='covered-line'><pre>19.4k</pre></td><td class='code'><pre>  bool isConstantUnsupported(LLT Ty) const {</pre></td></tr><tr><td class='line-number'><a name='L1519' href='#L1519'><pre>1519</pre></a></td><td class='covered-line'><pre>19.4k</pre></td><td class='code'><pre>    if (!Ty.isVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1519' href='#L1519'><span>1519:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.2k</span>, <span class='None'>False</span>: <span class='covered-line'>156</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1520' href='#L1520'><pre>1520</pre></a></td><td class='covered-line'><pre>19.2k</pre></td><td class='code'><pre>      return isInstUnsupported({TargetOpcode::G_CONSTANT, {Ty}});</pre></td></tr><tr><td class='line-number'><a name='L1521' href='#L1521'><pre>1521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1522' href='#L1522'><pre>1522</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    LLT EltTy = Ty.getElementType();</pre></td></tr><tr><td class='line-number'><a name='L1523' href='#L1523'><pre>1523</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    return isInstUnsupported({TargetOpcode::G_CONSTANT, {EltTy}}) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1523' href='#L1523'><span>1523:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>156</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1524' href='#L1524'><pre>1524</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>           isInstUnsupported({TargetOpcode::G_BUILD_VECTOR, {Ty, EltTy}});</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1524' href='#L1524'><span>1524:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>113</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1523'><span>1523:12</span></a></span>) to (<span class='line-number'><a href='#L1523'><span>1524:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1523:12)
     Condition C2 --> (1524:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1525' href='#L1525'><pre>1525</pre></a></td><td class='covered-line'><pre>19.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1526' href='#L1526'><pre>1526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1527' href='#L1527'><pre>1527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Looks through copy instructions and returns the actual</pre></td></tr><tr><td class='line-number'><a name='L1528' href='#L1528'><pre>1528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// source register.</pre></td></tr><tr><td class='line-number'><a name='L1529' href='#L1529'><pre>1529</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  Register lookThroughCopyInstrs(Register Reg) {</pre></td></tr><tr><td class='line-number'><a name='L1530' href='#L1530'><pre>1530</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>    Register TmpReg = getSrcRegIgnoringCopies(Reg, MRI);</pre></td></tr><tr><td class='line-number'><a name='L1531' href='#L1531'><pre>1531</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>    return TmpReg.isValid() ? TmpReg : <div class='tooltip'><span class='red'>Reg</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1531' href='#L1531'><span>1531:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>163k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1532' href='#L1532'><pre>1532</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1533' href='#L1533'><pre>1533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L1534' href='#L1534'><pre>1534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1535' href='#L1535'><pre>1535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L1536' href='#L1536'><pre>1536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1537' href='#L1537'><pre>1537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif // LLVM_CODEGEN_GLOBALISEL_LEGALIZATIONARTIFACTCOMBINER_H</pre></td></tr></table></div></body></html>