# VLSIBitsliceDividerDatapath
Custom implementation of an 8-bit divider datapath architecture using bitslice technique and a synthesizable SystemVerilog control unit.
Custom-designed Cell Library is used for synthesis.

For full documentation, please see the project PDF Doc.

## System Architecture:

![Datapath Design Schematic](https://github.com/SamyuelDanyo/VLSIBitsliceDividerDatapath/blob/master/res/datapath_sch.PNG)

![Bitslice Design](https://github.com/SamyuelDanyo/VLSIBitsliceDividerDatapath/blob/master/res/bitslice_sch.png)

![Control Design](https://github.com/SamyuelDanyo/VLSIBitsliceDividerDatapath/blob/master/res/Control_ASM.PNG)
