
/Users/tianzeng/Documents/workspace/playground/bin/targets/my_blinky_boot/app/@mcuboot/boot/mynewt/mynewt.elf:     file format elf32-littlearm
/Users/tianzeng/Documents/workspace/playground/bin/targets/my_blinky_boot/app/@mcuboot/boot/mynewt/mynewt.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000101

Program Header:
0x70000001 off    0x00014258 vaddr 0x00004258 paddr 0x00004258 align 2**2
         filesz 0x00000018 memsz 0x00000018 flags r--
    LOAD off    0x00010000 vaddr 0x00000000 paddr 0x00000000 align 2**16
         filesz 0x00004270 memsz 0x00004270 flags r-x
    LOAD off    0x00020100 vaddr 0x10000100 paddr 0x00004270 align 2**16
         filesz 0x0000003c memsz 0x00001918 flags rw-
    LOAD off    0x00030000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x00000000 memsz 0x00000100 flags rw-
private flags = 5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name               Size      VMA       LMA       File off  Algn  Flags
  0 .text              00004258  00000000  00000000  00010000  2**2  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.extab         00000000  00004258  00004258  0002013c  2**0  CONTENTS
  2 .ARM.exidx         00000018  00004258  00004258  00014258  2**2  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .vector_relocation 00000100  10000000  10000000  00030000  2**0  ALLOC
  4 .data              0000003c  10000100  00004270  00020100  2**2  CONTENTS, ALLOC, LOAD, DATA
  5 .bss               000018dc  1000013c  000042ac  0002013c  2**2  ALLOC
  6 .stack_dummy       000001b0  10001a18  10001a18  00020140  2**3  CONTENTS, READONLY
  7 .ARM.attributes    0000002a  00000000  00000000  000202f0  2**0  CONTENTS, READONLY
  8 .comment           00000079  00000000  00000000  0002031a  2**0  CONTENTS, READONLY
  9 .svc_table         00000004  00000000  00000000  00020393  2**0  CONTENTS, READONLY
 10 .debug_line        00015b34  00000000  00000000  00020397  2**0  CONTENTS, READONLY, DEBUGGING
 11 .debug_info        00039ee0  00000000  00000000  00035ecb  2**0  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev      00007368  00000000  00000000  0006fdab  2**0  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges     000010e0  00000000  00000000  00077118  2**3  CONTENTS, READONLY, DEBUGGING
 14 .debug_str         0000d0e7  00000000  00000000  000781f8  2**0  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges      00001030  00000000  00000000  000852df  2**0  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame       00002d4c  00000000  00000000  00086310  2**2  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc         0001035e  00000000  00000000  0008905c  2**0  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
00000000 l    d  .text	00000000 .text
00004258 l    d  .ARM.extab	00000000 .ARM.extab
00004258 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .vector_relocation	00000000 .vector_relocation
10000100 l    d  .data	00000000 .data
1000013c l    d  .bss	00000000 .bss
10001a18 l    d  .stack_dummy	00000000 .stack_dummy
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .svc_table	00000000 .svc_table
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    df *ABS*	00000000 gcc_startup_apollo3.o
000001b0 l       *ABS*	00000000 Stack_Size
00000000 l       *ABS*	00000000 Heap_Size
000000c0 l       .text	00000000 __ble_patch
00000108 l       .text	00000000 .bss_zero_loop
00000000 l    df *ABS*	00000000 HAL_CM4.o
000001b0 l       .text	00000000 SVC_User
000001ce l       .text	00000000 SVC_Done
00000000 l    df *ABS*	00000000 system_apollo3.c
00000000 l    df *ABS*	00000000 cmsis_nvic.c
00000000 l    df *ABS*	00000000 sbrk.c
1000013c l     O .bss	00000004 brk
10000140 l     O .bss	00000004 sbrk_base
10000144 l     O .bss	00000004 sbrk_limit
00000000 l    df *ABS*	00000000 hal_system.c
00000000 l    df *ABS*	00000000 start.c
00000000 l    df *ABS*	00000000 main.c
000003ae l       .text	00000000 FIH_LABEL_FIH_CALL_START_72
000003b4 l       .text	00000000 FIH_LABEL_FIH_CALL_END_86
00000000 l    df *ABS*	00000000 hal_bsp.c
10000148 l     O .bss	0000003c os_bsp_uart0
00003dc8 l     O .text	00000004 os_bsp_uart0_cfg
00000000 l    df *ABS*	00000000 uart_hal.c
000004a6 l     F .text	00000022 uart_hal_blocking_tx
000004c8 l     F .text	00000022 uart_hal_start_rx
000004ea l     F .text	00000022 uart_hal_start_tx
0000050c l     F .text	0000002c uart_hal_resume
00000538 l     F .text	0000002c uart_hal_suspend
00000564 l     F .text	00000012 uart_hal_close
00000576 l     F .text	00000086 uart_hal_open
00000000 l    df *ABS*	00000000 hal_common.c
00000000 l    df *ABS*	00000000 hal_flash.c
0000066a l     F .text	0000000e apollo3_flash_sector_info
00000678 l     F .text	00000004 apollo3_flash_init
0000067c l     F .text	00000018 apollo3_flash_erase_sector
00000694 l     F .text	0000004c apollo3_flash_write_odd
000006e0 l     F .text	000000ac apollo3_flash_write
0000078c l     F .text	0000000e apollo3_flash_read
00003de4 l     O .text	0000001c apollo3_flash_funcs
00000000 l    df *ABS*	00000000 hal_system_start.c
00000000 l    df *ABS*	00000000 hal_timer.c
000007a8 l     F .text	00000010 apollo3_timer_resolve
000007b8 l     F .text	00000040 apollo3_timer_tbl_find
000007f8 l     F .text	0000007c apollo3_timer_sdk_cfg
00000874 l     F .text	00000014 apollo3_timer_isr_cfg
00000888 l     F .text	0000000e apollo3_timer_cur_ticks
00000896 l     F .text	00000060 apollo3_timer_set_ocmp
000008f6 l     F .text	00000042 apollo3_timer_set_ocmp_at
00000938 l     F .text	0000002c apollo3_timer_clear_ocmp
00000964 l     F .text	00000058 apollo3_timer_chk_queue
000009bc l     F .text	00000024 apollo3_timer_isr
10000184 l     O .bss	00000004 nvic_configured.21717
10000104 l     O .data	00000014 apollo3_timer_0
00003e00 l     O .text	00000030 apollo3_timer_tbl_hfrc
00003e30 l     O .text	00000028 apollo3_timer_tbl_lfrc
00003e58 l     O .text	00000028 apollo3_timer_tbl_xt
00000000 l    df *ABS*	00000000 hal_uart.c
00000aa0 l     F .text	000000cc apollo3_uart_irqh_x
00000b6c l     F .text	0000000a apollo3_uart_irqh_0
00000b76 l     F .text	0000000a apollo3_uart_irqh_1
00000b80 l     F .text	00000030 apollo3_uart_irq_info
00000bb0 l     F .text	0000003c apollo3_uart_set_nvic
10000188 l     O .bss	00000004 g_sCOMUART
1000018c l     O .bss	00000028 uarts
00000000 l    df *ABS*	00000000 hal_watchdog.c
00000000 l    df *ABS*	00000000 am_hal_ctimer.c
000010c4 l     F .text	00000028 ctimer_clr
10000118 l     O .data	00000010 g_ui8ClkSrc
00003e80 l     O .text	00000020 g_ui32TMRAddrTbl
00003ea0 l     O .text	00000020 g_ui8TmrClkSrcMask
00000000 l    df *ABS*	00000000 am_hal_flash.c
00000000 l    df *ABS*	00000000 am_hal_global.c
00000000 l    df *ABS*	00000000 am_hal_gpio.c
000014a4 l     F .text	0000000e pincfg_equ
00003ec4 l     O .text	00000032 g_ui8Bit76Capabilities
00003ef8 l     O .text	00000032 g_ui8Inpen
00003f2c l     O .text	000000c8 g_ui8NCEtable
00003ff4 l     O .text	00000032 g_ui8nCEpins
00000000 l    df *ABS*	00000000 am_hal_interrupt.c
00000000 l    df *ABS*	00000000 am_hal_pwrctrl.c
00001728 l     F .text	0000007c pwrctrl_periph_disable_msk_check
00000000 l    df *ABS*	00000000 am_hal_uart.c
00001818 l     F .text	000000b0 config_baudrate
00001980 l     F .text	00000084 buffer_configure
100001b4 l     O .bss	000000d0 g_am_hal_uart_states
00000000 l    df *ABS*	00000000 am_hal_queue.c
00000000 l    df *ABS*	00000000 os_arch_arm.c
00000000 l    df *ABS*	00000000 os_fault.c
00000000 l    df *ABS*	00000000 os_cputime.c
00000000 l    df *ABS*	00000000 os_dev.c
00001b80 l     F .text	00000060 os_dev_add
00001be0 l     F .text	00000022 os_dev_initialize
00001c02 l     F .text	00000024 os_dev_init
1000028c l     O .bss	00000008 g_os_dev_list
00000000 l    df *ABS*	00000000 os_time.c
00000000 l    df *ABS*	00000000 memcmp.c
00001c94 l       .text	00000000 test1
00001c88 l       .text	00000000 loop1
00001c9a l       .text	00000000 res1
00001cb6 l       .text	00000000 test2
00001cbe l       .text	00000000 done
00001caa l       .text	00000000 loop2
00000000 l    df *ABS*	00000000 memcpy.c
00001cca l       .text	00000000 test1
00001cc6 l       .text	00000000 loop1
00001cd8 l       .text	00000000 test2
00001cd4 l       .text	00000000 loop2
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 flash_map.c
00001d24 l     F .text	00000038 flash_area_find_idx
00001d5c l     F .text	00000058 flash_map_area_overlaps
00001db4 l     F .text	00000080 flash_map_add_new_dflt_areas
00000000 l    df *ABS*	00000000 sysinit.c
00001fb4 l     F .text	00000006 sysinit_dflt_panic_cb
00000000 l    df *ABS*	00000000 loader.c
00001fbc l     F .text	00000040 boot_is_header_valid
00001ffc l     F .text	0000001a boot_write_sz
00002016 l     F .text	000000a8 boot_read_image_size
000020be l     F .text	00000054 boot_check_header_erased
00002112 l     F .text	00000048 boot_initialize_area
0000215a l     F .text	0000003a boot_read_sectors
00002194 l     F .text	0000002c boot_image_check
0000219a l       .text	00000000 FIH_LABEL_FIH_CALL_START_755
000021b4 l       .text	00000000 FIH_LABEL_FIH_CALL_END_782
000021c0 l     F .text	00000090 boot_validate_slot
00002212 l       .text	00000000 FIH_LABEL_FIH_CALL_START_938
00002220 l       .text	00000000 FIH_LABEL_FIH_CALL_END_957
00002250 l     F .text	00000040 boot_validated_swap_type
0000226e l       .text	00000000 FIH_LABEL_FIH_CALL_START_1072
00002278 l       .text	00000000 FIH_LABEL_FIH_CALL_END_1089
00002290 l     F .text	00000036 boot_read_image_headers
000022fc l     F .text	000000b4 boot_swap_image
000023b0 l     F .text	00000086 boot_complete_partial_swap
00002436 l     F .text	00000060 boot_perform_update
00002498 l     F .text	000000d8 boot_prepare_image_for_update
000024ee l       .text	00000000 FIH_LABEL_FIH_CALL_START_2119
000024f8 l       .text	00000000 FIH_LABEL_FIH_CALL_END_2135
00002798 l       .text	00000000 FIH_LABEL_FIH_CALL_START_3366
0000279e l       .text	00000000 FIH_LABEL_FIH_CALL_END_3383
100002a8 l     O .bss	0000006c boot_data
10000314 l     O .bss	00000400 buf.18621
10000714 l     O .bss	00000600 primary_slot_sectors.18663
10000d14 l     O .bss	00000600 scratch_sectors.18665
10001314 l     O .bss	00000600 secondary_slot_sectors.18664
10001914 l     O .bss	00000100 tmpbuf.18550
00000000 l    df *ABS*	00000000 swap_misc.c
00000000 l    df *ABS*	00000000 swap_scratch.c
000029c4 l     F .text	0000002e boot_copy_sz
000029f2 l     F .text	000003f0 boot_swap_sectors
000040dc l     O .text	00000010 boot_status_tables
00000000 l    df *ABS*	00000000 bootutil_misc.c
000030e8 l     F .text	0000005c boot_find_status
00000000 l    df *ABS*	00000000 bootutil_public.c
000031fc l     F .text	0000000a boot_flag_decode
00003208 l     F .text	00000018 boot_magic_decode
00003274 l     F .text	00000038 boot_read_flag
000040fc l     O .text	00000012 boot_swap_tables
00000000 l    df *ABS*	00000000 image_validate.c
00003504 l     F .text	0000007e bootutil_img_hash
00003612 l       .text	00000000 FIH_LABEL_FIH_CALL_START_396
0000361e l       .text	00000000 FIH_LABEL_FIH_CALL_END_416
00000000 l    df *ABS*	00000000 tlv.c
00000000 l    df *ABS*	00000000 flash_map_extended.c
00000000 l    df *ABS*	00000000 sha256.c
00004158 l     O .text	00000100 K
00000000 l    df *ABS*	00000000 platform_util.c
10000138 l     O .data	00000004 memset_func
00000000 l    df *ABS*	00000000 hal_flash.c
00003bb4 l     F .text	0000001e hal_flash_check_addr
10001a14 l     O .bss	00000001 protected_flash
00000000 l    df *ABS*	00000000 my_blinky_boot-sysflash.c
00000000 l    df *ABS*	00000000 os_sched.c
00000000 l    df *ABS*	00000000 fault_injection_hardening.c
00000000 l    df *ABS*	00000000 SVC_Table.S
00000000 l       .svc_table	00000000 SVC_End
00000000 l    df *ABS*	00000000 os.c
00000000 l    df *ABS*	00000000 
1000013c l       .data	00000000 __init_array_end
1000013c l       .data	00000000 __preinit_array_end
1000013c l       .data	00000000 __init_array_start
1000013c l       .data	00000000 __preinit_array_start
00000170  w    F .text	00000002 GPIO_IRQHandler
10001a18 g       .bss	00000000 __HeapBase
00000000 g       .svc_table	00000000 SVC_Count
00000170  w    F .text	00000002 IOMASTER5_IRQHandler
0000016a  w    F .text	00000002 DebugMon_Handler
0000335a g     F .text	0000009a boot_read_swap_state
00002794 g     F .text	00000010 boot_go
000013c8 g     F .text	00000034 am_hal_ctimer_int_status_get
10000100 g       .data	00000000 __data_start__
00000170  w    F .text	00000002 IOSLAVE_IOS_IRQHandler
000018c8 g     F .text	00000058 am_hal_uart_initialize
00003898 g     F .text	0000013c mbedtls_internal_sha256_process
0000015e  w    F .text	00000002 HardFault_Handler
000009e0 g     F .text	00000050 hal_timer_init
0000079a g     F .text	0000000c hal_system_start
00003414 g     F .text	00000054 boot_write_swap_info
00000170  w    F .text	00000002 STIMER_CMPR4_IRQHandler
00000170  w    F .text	00000002 STIMER_CMPR6_IRQHandler
00003bfe g     F .text	00000010 hal_flash_align
00003226 g     F .text	0000001e boot_magic_compatible_check
000001fe g     F .text	0000000c SysTick_Handler
00001718 g     F .text	00000008 am_hal_interrupt_master_disable
1000029c g     O .bss	00000004 flash_map
000001d4 g     F .text	0000002a PendSV_Handler
0000015c  w    F .text	00000002 NMI_Handler
00000170  w    F .text	00000002 IOMASTER1_IRQHandler
00004270 g       .ARM.exidx	00000000 __exidx_end
000037e8 g     F .text	0000000c mbedtls_sha256_init
00000000 g       .text	00000000 __isr_vector_start
000004a4 g     F .text	00000002 hal_bsp_deinit
000005fc g     F .text	00000068 uart_hal_init
000002f0 g     F .text	0000002c hal_system_reset
00000170  w    F .text	00000002 STIMER_IRQHandler
00000170  w    F .text	00000002 UART1_IRQHandler
10000100 g       .data	00000000 __aeabi_unwind_cpp_pr0
00004270 g       .ARM.exidx	00000000 __etext
00000170  w    F .text	00000002 STIMER_CMPR1_IRQHandler
00001f0a g     F .text	00000026 flash_area_write
00000170  w    F .text	00000002 IOMASTER2_IRQHandler
00000170  w    F .text	00000002 PDM_IRQHandler
000027a4 g     F .text	0000008c swap_erase_trailer_sectors
00002634 g     F .text	00000160 context_boot_go
00002ef2 g     F .text	000000d8 boot_slots_compatible
00000170  w    F .text	00000002 UART0_IRQHandler
00001b24 g     F .text	0000000a timer_handler
00003064 g     F .text	00000084 swap_run
00001cc4 g     F .text	0000001a memcpy
000010c0 g     F .text	00000004 hal_watchdog_init
00001b74 g     F .text	0000000c os_cputime_init
00003dcc g     O .text	00000018 apollo3_flash_dev
00002990 g     F .text	00000034 swap_set_image_ok
00000170  w    F .text	00000002 WATCHDOG_IRQHandler
00000000 g       *ABS*	00000000 _imghdr_size
10000100 g     O .data	00000004 SystemCoreClock
000002dc g     F .text	00000002 hal_system_init
00001ee4 g     F .text	00000026 flash_area_read
00001b40 g     F .text	0000001c __assert_func
00001488 g     F .text	0000001c am_hal_triple_read
00000164  w    F .text	00000002 UsageFault_Handler
000012a4 g     F .text	00000094 am_hal_ctimer_period_set
00001338 g     F .text	00000028 am_hal_ctimer_int_enable
00001408 g     F .text	00000058 am_hal_flash_program_main
1005fe48 g       *ABS*	00000000 __HeapLimit
1000013c g       .bss	00000000 __bss_start__
000002e0 g     F .text	00000010 hal_debugger_connected
00003c70 g     F .text	00000070 hal_flash_write
0000315e g     F .text	0000001e boot_status_entries
0000314c g     F .text	00000008 boot_status_sz
10000294 g     O .bss	00000004 g_current_task
00001b2e g     F .text	0000000c os_arch_save_sr
00002de2 g     F .text	00000030 boot_read_image_header
000032ac g     F .text	0000001c boot_write_magic
0000103c g     F .text	00000084 hal_uart_close
00003144 g     F .text	00000008 boot_fih_memequal
00000d38 g     F .text	0000002c hal_uart_blocking_tx
00004258 g       .text	00000000 __exidx_start
000025d4 g     F .text	00000008 boot_erase_region
00002fcc g     F .text	00000098 swap_status_source
00000174 g     F .text	00000014 os_set_env
0000040c g     F .text	00000010 hal_bsp_flash_dev
0000116c g     F .text	00000054 am_hal_ctimer_start
00000320 g     F .text	0000004c __libc_init_array
00000170  w    F .text	00000002 CLKGEN_IRQHandler
00001f56 g     F .text	0000000a flash_area_align
000013fc g     F .text	0000000c am_hal_flash_page_erase
0000031c  w    F .text	00000002 _init
00001388 g     F .text	00000020 am_hal_ctimer_int_clear
00003ce0 g     F .text	000000e0 hal_flash_erase
00003220 g     F .text	00000006 boot_swap_info_off
000031dc g     F .text	00000020 boot_write_swap_size
00002570 g     F .text	00000064 boot_write_status
00000170  w    F .text	00000002 RTC_IRQHandler
000032c8 g     F .text	00000062 boot_write_trailer
00003468 g     F .text	0000009c boot_swap_type_multi
00000100 g     F .text	0000005c Reset_Handler
000031a6 g     F .text	00000028 boot_read_swap_size
00002972 g     F .text	0000001e swap_set_copy_done
00003ec0 g     O .text	00000004 g_AM_HAL_GPIO_DISABLE
0000020a g     F .text	0000001e os_default_irq_asm
000028e2 g     F .text	00000090 swap_read_status
000002c0 g     F .text	0000001c _sbrkInit
00001f6c g     F .text	00000048 flash_map_init
10000000 g       .bss	00000000 _ram_start
10000000 g       .vector_relocation	00000000 __vector_tbl_reloc__
00002e14 g     F .text	000000c4 swap_read_status_bytes
00001920 g     F .text	00000030 am_hal_uart_interrupt_enable
00000170  w    F .text	00000002 IOMASTER0_IRQHandler
1000013c g       .data	00000000 __data_end__
00003a5a g     F .text	00000140 mbedtls_sha256_finish_ret
00001a04 g     F .text	0000010c am_hal_uart_configure
00003b9c g     F .text	00000018 mbedtls_platform_zeroize
10000298 g     O .bss	00000004 g_os_time
00001720 g     F .text	00000006 am_hal_interrupt_master_set
00000166  w    F .text	00000002 SecureFault_Handler
00000bec g     F .text	00000040 hal_uart_init_cbs
10001a18 g       .bss	00000000 __bss_end__
00000170 g     F .text	00000002 Default_Handler
0000036c g     F .text	00000012 _start
000031ce g     F .text	0000000e boot_write_copy_done
00002ed8 g     F .text	0000001a boot_status_internal_off
00000188 g     F .text	00000006 os_arch_init_task_stack
000040ec g     O .text	00000010 boot_img_magic
00000170  w    F .text	00000002 ADC_IRQHandler
000013a8 g     F .text	00000020 am_hal_ctimer_int_set
10000130 g     O .data	00000004 sysinit_panic_cb
00000170  w    F .text	00000002 IOMASTER4_IRQHandler
00000c2c g     F .text	000000a4 hal_uart_start_tx
00000170  w    F .text	00000002 CTIMER_IRQHandler
000022da g     F .text	00000022 boot_status_is_reset
00001b5c g     F .text	00000018 os_default_irq
00001f60 g     F .text	0000000a flash_area_erased_val
000011ec g     F .text	00000028 am_hal_ctimer_clear
00002830 g     F .text	000000b2 swap_status_init
00000170  w    F .text	00000002 IOSLAVE_ACC_IRQHandler
00000170  w    F .text	00000002 SOFTWARE0_IRQHandler
00001c7c g     F .text	00000048 memcmp
00000170  w    F .text	00000002 STIMER_CMPR3_IRQHandler
00003244 g     F .text	00000030 bootutil_buffer_is_erased
00000a30 g     F .text	00000070 hal_timer_config
000037d6 g     F .text	00000012 flash_area_id_from_multi_image_slot
000022c6 g     F .text	00000014 boot_status_reset
000025dc g     F .text	00000058 boot_copy_region
00001e34 g     F .text	00000034 flash_area_open
000033f4 g     F .text	00000020 boot_read_swap_state_by_id
00001cde g     F .text	00000038 memset
00000000 g       .text	00000100 __isr_vector
00000384 g     F .text	00000088 main
00000170  w    F .text	00000002 STIMER_CMPR2_IRQHandler
0000334e g     F .text	0000000c boot_read_image_ok
0000018e g     F .text	00000046 SVC_Handler
00003c1e g     F .text	00000052 hal_flash_read
00001f30 g     F .text	00000026 flash_area_erase
100002a0 g     O .bss	00000004 flash_map_entries
00000170  w    F .text	00000002 SCARD_IRQHandler
00000000 g       .text	00000000 __text
0000317c g     F .text	0000002a boot_status_off
0000025c g     F .text	00000030 SystemInit
00001950 g     F .text	00000030 am_hal_uart_interrupt_disable
00000cd0 g     F .text	00000068 hal_uart_start_rx
00003c0e g     F .text	00000010 hal_flash_erased_val
00003584 g     F .text	000000d0 bootutil_img_validate
00000000 g       .svc_table	00000000 SVC_Table
00004270 g       *ABS*	00000000 _init_data
1005fff8 g       .bss	00000000 __StackTop
000017a4 g     F .text	00000074 am_hal_pwrctrl_periph_disable
000010ec g     F .text	00000080 am_hal_ctimer_config_single
00000170  w    F .text	00000002 VCOMP_IRQHandler
00001e68 g     F .text	0000007c flash_area_to_sectors
00001214 g     F .text	00000090 am_hal_ctimer_read
00004110 g     O .text	00000048 sysflash_map_dflt
00000100 g       .text	00000000 __isr_vector_end
00000170  w    F .text	00000002 MSPI_IRQHandler
00000f0c g     F .text	00000130 hal_uart_config
00001360 g     F .text	00000028 am_hal_ctimer_int_disable
000011c0 g     F .text	0000002c am_hal_ctimer_stop
10000128 g     O .data	00000008 g_os_run_list
100002a4 g     O .bss	00000004 FIH_SUCCESS
0000028c g     F .text	00000034 NVIC_Relocate
00004028 g     O .text	000000b4 am_hal_pwrctrl_peripheral_control
00000170  w    F .text	00000002 IOMASTER3_IRQHandler
10000284 g     O .bss	00000004 os_flags
00001b3a g     F .text	00000006 os_arch_restore_sr
00000170  w    F .text	00000002 BLE_IRQHandler
1005fe48 g       *ABS*	000001b0 __StackLimit
10000288 g     O .bss	00000004 g_os_started
000039d4 g     F .text	00000086 mbedtls_sha256_update_ret
00000170  w    F .text	00000002 STIMER_CMPR7_IRQHandler
0000023c g     F .text	00000020 SystemCoreClockUpdate
00001c60 g     F .text	0000000c os_time_get
00001460 g     F .text	00000028 am_hal_flash_delay
00003654 g     F .text	000000ca bootutil_tlv_iter_begin
00000664 g     F .text	00000006 _exit
00000170  w    F .text	00000002 STIMER_CMPR0_IRQHandler
00000170  w    F .text	00000002 BROWNOUT_IRQHandler
00000162  w    F .text	00000002 BusFault_Handler
00001d16 g     F .text	0000000e strlen
00001c28 g     F .text	00000038 os_dev_create
10000134 g     O .data	00000004 FIH_FAILURE
00001c6c g     F .text	00000010 os_time_advance
00003bd2 g     F .text	0000002c hal_flash_init
00000160  w    F .text	00000002 MemoryManagement_Handler
00001b10 g     F .text	00000014 am_hal_queue_init
000014b4 g     F .text	00000264 am_hal_gpio_pinconfig
0000332a g     F .text	00000016 boot_write_trailer_flag
0000041c g     F .text	00000088 hal_bsp_init
00000170  w    F .text	00000002 STIMER_CMPR5_IRQHandler
0000037e g     F .text	00000006 flash_device_base
00000d64 g     F .text	000001a8 hal_uart_init
00003154 g     F .text	0000000a boot_trailer_sz
0000371e g     F .text	000000b8 bootutil_tlv_iter_next
00003340 g     F .text	0000000e boot_write_image_ok
000037f4 g     F .text	000000a4 mbedtls_sha256_starts_ret



Disassembly of section .text:

00000000 <__isr_vector>:
#endif
}

void
os_init(int (*main_fn)(int argc, char **arg))
{
       0:	1005fff8 	.word	0x1005fff8
       4:	00000101 	.word	0x00000101
#if MYNEWT_VAL(RTT)
    memset(&_SEGGER_RTT, 0, sizeof(_SEGGER_RTT));
    SEGGER_RTT_Init();
#endif

    TAILQ_INIT(&g_callout_list);
       8:	0000015d 	.word	0x0000015d
       c:	0000015f 	.word	0x0000015f
    STAILQ_INIT(&g_os_task_list);
      10:	00000161 	.word	0x00000161
    os_eventq_init(os_eventq_dflt_get());
      14:	00000163 	.word	0x00000163
      18:	00000165 	.word	0x00000165

    /* Initialize device list. */
    os_dev_reset();
      1c:	00000167 	.word	0x00000167
	...

    err = os_arch_os_init();
    assert(err == OS_OK);

    if (main_fn) {
        err = os_task_init(&g_os_main_task, "main", os_main, main_fn,
      2c:	0000018f 	.word	0x0000018f
      30:	0000016b 	.word	0x0000016b
      34:	00000000 	.word	0x00000000
      38:	000001d5 	.word	0x000001d5
      3c:	000001ff 	.word	0x000001ff
      40:	00000171 	.word	0x00000171
      44:	00000171 	.word	0x00000171
                   OS_MAIN_TASK_PRIO,
                   (OS_MAIN_TASK_TIMER_TICKS == 0) ? OS_WAIT_FOREVER : OS_MAIN_TASK_TIMER_TICKS,
                   g_os_main_stack, OS_STACK_ALIGN(OS_MAIN_STACK_SIZE));
        assert(err == 0);
      48:	00000171 	.word	0x00000171
      4c:	00000171 	.word	0x00000171
    }

    /* Call bsp related OS initializations */
    hal_bsp_init();
      50:	00000171 	.word	0x00000171

    err = (os_error_t) os_dev_initialize_all(OS_DEV_INIT_PRIMARY);
      54:	00000171 	.word	0x00000171
    assert(err == OS_OK);
      58:	00000171 	.word	0x00000171
      5c:	00000171 	.word	0x00000171

    err = (os_error_t) os_dev_initialize_all(OS_DEV_INIT_SECONDARY);
      60:	00000171 	.word	0x00000171
    assert(err == OS_OK);
      64:	00000171 	.word	0x00000171
      68:	00000171 	.word	0x00000171
}
      6c:	00000171 	.word	0x00000171
    assert(err == OS_OK);
      70:	00000171 	.word	0x00000171
#endif

static inline void
hal_debug_break(void)
{
    __BKPT(1);
      74:	00000171 	.word	0x00000171
      78:	00000171 	.word	0x00000171
      7c:	00000171 	.word	0x00000171
      80:	00000171 	.word	0x00000171
        assert(err == 0);
      84:	00000171 	.word	0x00000171
      88:	00000171 	.word	0x00000171
      8c:	00000171 	.word	0x00000171
      90:	00000171 	.word	0x00000171
      94:	00000171 	.word	0x00000171
    assert(err == OS_OK);
      98:	00000171 	.word	0x00000171
      9c:	00000171 	.word	0x00000171
      a0:	00000171 	.word	0x00000171
      a4:	00000171 	.word	0x00000171
      a8:	00000171 	.word	0x00000171
    assert(err == OS_OK);
      ac:	00000171 	.word	0x00000171
      b0:	00000171 	.word	0x00000171
      b4:	00000171 	.word	0x00000171
      b8:	00000171 	.word	0x00000171
      bc:	00000171 	.word	0x00000171

000000c0 <__ble_patch>:
	...

00000100 <Reset_Handler>:
    .type    Reset_Handler, %function
Reset_Handler:
    .fnstart

    /* Clear BSS */
    mov     r0, #0
     100:	f04f 0000 	mov.w	r0, #0
    ldr     r2, =__bss_start__
     104:	4a0c      	ldr	r2, [pc, #48]	; (138 <.bss_zero_loop+0x30>)
    ldr     r3, =__bss_end__
     106:	4b0d      	ldr	r3, [pc, #52]	; (13c <.bss_zero_loop+0x34>)

00000108 <.bss_zero_loop>:
.bss_zero_loop:
    cmp     r2, r3
     108:	429a      	cmp	r2, r3
    itt     lt
     10a:	bfbc      	itt	lt
    strlt   r0, [r2], #4
     10c:	f842 0b04 	strlt.w	r0, [r2], #4
    blt    .bss_zero_loop
     110:	e7fa      	blt.n	108 <.bss_zero_loop>
 *      of copy from/to are specified by following symbols evaluated in
 *      linker script.
 *      __etext: End of code section, i.e., begin of data sections to copy from.
 *      __data_start__/__data_end__: RAM address range that data should be
 *      copied to. Both must be aligned to 4 bytes boundary.  */
    ldr    r1, =__etext
     112:	490b      	ldr	r1, [pc, #44]	; (140 <.bss_zero_loop+0x38>)
    ldr    r2, =__data_start__
     114:	4a0b      	ldr	r2, [pc, #44]	; (144 <.bss_zero_loop+0x3c>)
    ldr    r3, =__data_end__
     116:	4b0c      	ldr	r3, [pc, #48]	; (148 <.bss_zero_loop+0x40>)

    subs    r3, r2
     118:	1a9b      	subs	r3, r3, r2
    ble     .LC0
     11a:	dd03      	ble.n	124 <.bss_zero_loop+0x1c>

.LC1:
    subs    r3, 4
     11c:	3b04      	subs	r3, #4
    ldr    r0, [r1,r3]
     11e:	58c8      	ldr	r0, [r1, r3]
    str    r0, [r2,r3]
     120:	50d0      	str	r0, [r2, r3]
    bgt    .LC1
     122:	dcfb      	bgt.n	11c <.bss_zero_loop+0x14>

.LC0:

    LDR     R0, =__HeapBase
     124:	4809      	ldr	r0, [pc, #36]	; (14c <.bss_zero_loop+0x44>)
    LDR     R1, =__HeapLimit
     126:	490a      	ldr	r1, [pc, #40]	; (150 <.bss_zero_loop+0x48>)
    BL      _sbrkInit
     128:	f000 f8ca 	bl	2c0 <_sbrkInit>

    LDR     R0, =SystemInit
     12c:	4809      	ldr	r0, [pc, #36]	; (154 <.bss_zero_loop+0x4c>)
    BLX     R0
     12e:	4780      	blx	r0

    BL      hal_system_init
     130:	f000 f8d4 	bl	2dc <hal_system_init>

    LDR     R0, =_start
     134:	4808      	ldr	r0, [pc, #32]	; (158 <.bss_zero_loop+0x50>)
    BX      R0
     136:	4700      	bx	r0
    ldr     r2, =__bss_start__
     138:	1000013c 	.word	0x1000013c
    ldr     r3, =__bss_end__
     13c:	10001a18 	.word	0x10001a18
    ldr    r1, =__etext
     140:	00004270 	.word	0x00004270
    ldr    r2, =__data_start__
     144:	10000100 	.word	0x10000100
    ldr    r3, =__data_end__
     148:	1000013c 	.word	0x1000013c
    LDR     R0, =__HeapBase
     14c:	10001a18 	.word	0x10001a18
    LDR     R1, =__HeapLimit
     150:	1005fe48 	.word	0x1005fe48
    LDR     R0, =SystemInit
     154:	0000025d 	.word	0x0000025d
    LDR     R0, =_start
     158:	0000036d 	.word	0x0000036d

0000015c <NMI_Handler>:
/* Dummy Exception Handlers (infinite loops which can be modified) */

    .weak   NMI_Handler
    .type   NMI_Handler, %function
NMI_Handler:
    B       .
     15c:	e7fe      	b.n	15c <NMI_Handler>

0000015e <HardFault_Handler>:


    .weak   HardFault_Handler
    .type   HardFault_Handler, %function
HardFault_Handler:
    B       .
     15e:	e7fe      	b.n	15e <HardFault_Handler>

00000160 <MemoryManagement_Handler>:


    .weak   MemoryManagement_Handler
    .type   MemoryManagement_Handler, %function
MemoryManagement_Handler:
    B       .
     160:	e7fe      	b.n	160 <MemoryManagement_Handler>

00000162 <BusFault_Handler>:


    .weak   BusFault_Handler
    .type   BusFault_Handler, %function
BusFault_Handler:
    B       .
     162:	e7fe      	b.n	162 <BusFault_Handler>

00000164 <UsageFault_Handler>:


    .weak   UsageFault_Handler
    .type   UsageFault_Handler, %function
UsageFault_Handler:
    B       .
     164:	e7fe      	b.n	164 <UsageFault_Handler>

00000166 <SecureFault_Handler>:


    .weak   SecureFault_Handler
    .type   SecureFault_Handler, %function
SecureFault_Handler:
    B       .
     166:	e7fe      	b.n	166 <SecureFault_Handler>


    .weak   SVC_Handler
    .type   SVC_Handler, %function
SVC_Handler:
    B       .
     168:	e7fe      	b.n	168 <SecureFault_Handler+0x2>

0000016a <DebugMon_Handler>:


    .weak   DebugMon_Handler
    .type   DebugMon_Handler, %function
DebugMon_Handler:
    B       .
     16a:	e7fe      	b.n	16a <DebugMon_Handler>


    .weak   PendSV_Handler
    .type   PendSV_Handler, %function
PendSV_Handler:
    B       .
     16c:	e7fe      	b.n	16c <DebugMon_Handler+0x2>


    .weak   SysTick_Handler
    .type   SysTick_Handler, %function
SysTick_Handler:
    B       .
     16e:	e7fe      	b.n	16e <DebugMon_Handler+0x4>

00000170 <Default_Handler>:
/* IRQ Handlers */

    .globl  Default_Handler
    .type   Default_Handler, %function
Default_Handler:
    B       .
     170:	e7fe      	b.n	170 <Default_Handler>
     172:	bf00      	nop

00000174 <os_set_env>:
        .global os_set_env
os_set_env:
        .fnstart
        .cantunwind

        MSR     PSP,R0
     174:	f380 8809 	msr	PSP, r0
        LDR     R0,=os_flags
     178:	482b      	ldr	r0, [pc, #172]	; (228 <os_default_irq_asm+0x1e>)
        LDRB    R0,[R0]
     17a:	7800      	ldrb	r0, [r0, #0]
        ADDS    R0, R0, #2
     17c:	3002      	adds	r0, #2
        MSR     CONTROL,R0
     17e:	f380 8814 	msr	CONTROL, r0
        ISB
     182:	f3bf 8f6f 	isb	sy
        BX      LR
     186:	4770      	bx	lr

00000188 <os_arch_init_task_stack>:
        .type   os_arch_init_task_stack, %function
        .global os_arch_init_task_stack
os_arch_init_task_stack:
        .fnstart

        STMIA   R0,{R4-R11}
     188:	e880 0ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp}
        BX      LR
     18c:	4770      	bx	lr

0000018e <SVC_Handler>:
        PUSH    {R4,LR}
        BL      os_trace_isr_enter
        POP     {R4,LR}
#endif

        MRS     R0,PSP                  /* Read PSP */
     18e:	f3ef 8009 	mrs	r0, PSP
        LDR     R1,[R0,#24]             /* Read Saved PC from Stack */
     192:	6981      	ldr	r1, [r0, #24]
        LDRB    R1,[R1,#-2]             /* Load SVC Number */
     194:	f811 1c02 	ldrb.w	r1, [r1, #-2]
        CBNZ    R1,SVC_User
     198:	b951      	cbnz	r1, 1b0 <SVC_User>

        LDM     R0,{R0-R3,R12}          /* Read R0-R3,R12 from stack */
     19a:	e890 100f 	ldmia.w	r0, {r0, r1, r2, r3, ip}
        PUSH    {R4,LR}                 /* Save EXC_RETURN */
     19e:	b510      	push	{r4, lr}
        BLX     R12                     /* Call SVC Function */
     1a0:	47e0      	blx	ip
        POP     {R4,LR}                 /* Restore EXC_RETURN */
     1a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

        MRS     R12,PSP                 /* Read PSP */
     1a6:	f3ef 8c09 	mrs	ip, PSP
        STM     R12,{R0-R2}             /* Store return values */
     1aa:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
        PUSH    {R4,LR}
        BL      os_trace_isr_exit
        POP     {R4,LR}
#endif

        BX      LR                      /* Return from interrupt */
     1ae:	4770      	bx	lr

000001b0 <SVC_User>:

        /*------------------- User SVC ------------------------------*/
SVC_User:
        PUSH    {R4,LR}                 /* Save EXC_RETURN */
     1b0:	b510      	push	{r4, lr}
        LDR     R2,=SVC_Count
     1b2:	4a1e      	ldr	r2, [pc, #120]	; (22c <os_default_irq_asm+0x22>)
        LDR     R2,[R2]
     1b4:	6812      	ldr	r2, [r2, #0]
        CMP     R1,R2
     1b6:	4291      	cmp	r1, r2
        BHI     SVC_Done                /* Overflow */
     1b8:	d809      	bhi.n	1ce <SVC_Done>

        LDR     R4,=SVC_Table-4
     1ba:	4c1d      	ldr	r4, [pc, #116]	; (230 <os_default_irq_asm+0x26>)
        LDR     R4,[R4,R1,LSL #2]       /* Load SVC Function Address */
     1bc:	f854 4021 	ldr.w	r4, [r4, r1, lsl #2]

        LDM     R0,{R0-R3,R12}          /* Read R0-R3,R12 from stack */
     1c0:	e890 100f 	ldmia.w	r0, {r0, r1, r2, r3, ip}
        BLX     R4                      /* Call SVC Function */
     1c4:	47a0      	blx	r4

        MRS     R12,PSP
     1c6:	f3ef 8c09 	mrs	ip, PSP
        STM     R12,{R0-R3}             /* Function return values */
     1ca:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

000001ce <SVC_Done>:
SVC_Done:
#if MYNEWT_VAL(OS_SYSVIEW)
        BL      os_trace_isr_exit
#endif
        POP     {R4,LR}                 /* Restore EXC_RETURN */
     1ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        BX      LR                      /* Return from interrupt */
     1d2:	4770      	bx	lr

000001d4 <PendSV_Handler>:
        .global PendSV_Handler
PendSV_Handler:
        .fnstart
        .cantunwind

        LDR     R3,=g_os_run_list       /* Get highest priority task ready to run */
     1d4:	4b17      	ldr	r3, [pc, #92]	; (234 <os_default_irq_asm+0x2a>)
        LDR     R2,[R3]                 /* Store in R2 */
     1d6:	681a      	ldr	r2, [r3, #0]
        LDR     R3,=g_current_task      /* Get current task */
     1d8:	4b17      	ldr	r3, [pc, #92]	; (238 <os_default_irq_asm+0x2e>)
        LDR     R1,[R3]                 /* Current task in R1 */
     1da:	6819      	ldr	r1, [r3, #0]
        CMP     R1,R2
     1dc:	4291      	cmp	r1, r2
        IT      EQ
     1de:	bf08      	it	eq
        BXEQ    LR                      /* RETI, no task switch */
     1e0:	4770      	bxeq	lr

        MRS     R12,PSP                 /* Read PSP */
     1e2:	f3ef 8c09 	mrs	ip, PSP
        TST     LR,#0x10                /* is it extended frame? */
        IT      EQ
        VSTMDBEQ R12!,{S16-S31}         /* yes; push the regs */
        STMDB   R12!,{R4-R11,LR}        /* Save Old context */
#else
        STMDB   R12!,{R4-R11}           /* Save Old context */
     1e6:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#endif
        STR     R12,[R1,#0]             /* Update stack pointer in current task */
     1ea:	f8c1 c000 	str.w	ip, [r1]
        STR     R2,[R3]                 /* g_current_task = highest ready */
     1ee:	601a      	str	r2, [r3, #0]

        LDR     R12,[R2,#0]             /* get stack pointer of task we will start */
     1f0:	f8d2 c000 	ldr.w	ip, [r2]
        ITTE    EQ
        VLDMIAEQ R12!,{S16-S31}         /* yes; pull the regs */
        MVNEQ   LR,#~0xFFFFFFED         /* BX treats it as extended */
        MVNNE   LR,#~0xFFFFFFFD         /* BX treats is as basic frame */
#else
        LDMIA   R12!,{R4-R11}           /* Restore New Context */
     1f4:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#endif
        MSR     PSP,R12                 /* Write PSP */
     1f8:	f38c 8809 	msr	PSP, ip
        MOV     R0, R2
        BL      os_trace_task_start_exec
        POP     {R4,LR}
#endif

        BX      LR                      /* Return to Thread Mode */
     1fc:	4770      	bx	lr

000001fe <SysTick_Handler>:
        .global SysTick_Handler
SysTick_Handler:
        .fnstart
        .cantunwind

        PUSH    {R4,LR}                 /* Save EXC_RETURN */
     1fe:	b510      	push	{r4, lr}
#if MYNEWT_VAL(OS_SYSVIEW)
        BL      os_trace_isr_enter
#endif
        BL      timer_handler
     200:	f001 fc90 	bl	1b24 <timer_handler>
#if MYNEWT_VAL(OS_SYSVIEW)
        BL      os_trace_isr_exit
#endif
        POP     {R4,LR}                 /* Restore EXC_RETURN */
     204:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        BX      LR
     208:	4770      	bx	lr

0000020a <os_default_irq_asm>:

        /*
         * LR = 0xfffffff9 if we were using MSP as SP
         * LR = 0xfffffffd if we were using PSP as SP
         */
        TST     LR,#4
     20a:	f01e 0f04 	tst.w	lr, #4
        ITE     EQ
     20e:	bf0c      	ite	eq
        MRSEQ   R3,MSP
     210:	f3ef 8308 	mrseq	r3, MSP
        MRSNE   R3,PSP
     214:	f3ef 8309 	mrsne	r3, PSP
        PUSH    {R3-R11,LR}
     218:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        MOV     R0, SP
     21c:	4668      	mov	r0, sp
        BL      os_default_irq
     21e:	f001 fc9d 	bl	1b5c <os_default_irq>
        POP     {R3-R11,LR}                 /* Restore EXC_RETURN */
     222:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        PUSH    {R4,LR}
        BL      os_trace_isr_exit
        POP     {R4,LR}
#endif

        BX      LR
     226:	4770      	bx	lr
        LDR     R0,=os_flags
     228:	10000284 	.word	0x10000284
        LDR     R2,=SVC_Count
     22c:	00000000 	.word	0x00000000
        LDR     R4,=SVC_Table-4
     230:	fffffffc 	.word	0xfffffffc
        LDR     R3,=g_os_run_list       /* Get highest priority task ready to run */
     234:	10000128 	.word	0x10000128
        LDR     R3,=g_current_task      /* Get current task */
     238:	10000294 	.word	0x10000294

0000023c <SystemCoreClockUpdate>:
    //
    // Calculate the system frequency based upon the current register settings.
    // This function can be used to retrieve the system core clock frequeny
    // after user changed register sittings.
    //
    SystemCoreClock = __SYS_OSC_CLK / (CLKGEN->CCTRL_b.CORESEL + 1);
     23c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
     240:	699b      	ldr	r3, [r3, #24]
     242:	f003 0301 	and.w	r3, r3, #1
     246:	3301      	adds	r3, #1
     248:	4a02      	ldr	r2, [pc, #8]	; (254 <SystemCoreClockUpdate+0x18>)
     24a:	fb92 f3f3 	sdiv	r3, r2, r3
     24e:	4a02      	ldr	r2, [pc, #8]	; (258 <SystemCoreClockUpdate+0x1c>)
     250:	6013      	str	r3, [r2, #0]
}
     252:	4770      	bx	lr
     254:	02dc6c00 	.word	0x02dc6c00
     258:	10000100 	.word	0x10000100

0000025c <SystemInit>:
//! @return None.
//
//*****************************************************************************
void
SystemInit(void)
{
     25c:	b508      	push	{r3, lr}
    //
    // Initialize the system
    // Do not use global variables because this function is called before
    // reaching pre-main. RW section maybe overwritten afterwards.
    //
    SystemCoreClock = __SYSTEM_CLOCK;
     25e:	4b09      	ldr	r3, [pc, #36]	; (284 <SystemInit+0x28>)
     260:	4a09      	ldr	r2, [pc, #36]	; (288 <SystemInit+0x2c>)
     262:	601a      	str	r2, [r3, #0]

    CLKGEN->CLKKEY = 0x47;              // Enable write to CCTRL
     264:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
     268:	2247      	movs	r2, #71	; 0x47
     26a:	615a      	str	r2, [r3, #20]
    CLKGEN->CCTRL_b.CORESEL = 0;        // Div by 1 for 48MHz
     26c:	699a      	ldr	r2, [r3, #24]
     26e:	f36f 0200 	bfc	r2, #0, #1
     272:	619a      	str	r2, [r3, #24]
    CLKGEN->CLKKEY = 0;                 // Disable write to CCTRL
     274:	2200      	movs	r2, #0
     276:	615a      	str	r2, [r3, #20]

    SystemCoreClockUpdate();
     278:	f7ff ffe0 	bl	23c <SystemCoreClockUpdate>

    NVIC_Relocate();
     27c:	f000 f806 	bl	28c <NVIC_Relocate>
}
     280:	bd08      	pop	{r3, pc}
     282:	bf00      	nop
     284:	10000100 	.word	0x10000100
     288:	02dc6c00 	.word	0x02dc6c00

0000028c <NVIC_Relocate>:
     * designated in the linker script.
     */
    current_location = (uint32_t *)&__isr_vector;
    new_location = (uint32_t *)&__vector_tbl_reloc__;

    if (new_location != current_location) {
     28c:	4a09      	ldr	r2, [pc, #36]	; (2b4 <NVIC_Relocate+0x28>)
     28e:	4b0a      	ldr	r3, [pc, #40]	; (2b8 <NVIC_Relocate+0x2c>)
     290:	429a      	cmp	r2, r3
     292:	d00a      	beq.n	2aa <NVIC_Relocate+0x1e>
        for (i = 0; i < NVIC_NUM_VECTORS; i++) {
     294:	2300      	movs	r3, #0
     296:	2b29      	cmp	r3, #41	; 0x29
     298:	dc07      	bgt.n	2aa <NVIC_Relocate+0x1e>
            new_location[i] = current_location[i];
     29a:	4a07      	ldr	r2, [pc, #28]	; (2b8 <NVIC_Relocate+0x2c>)
     29c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
     2a0:	4a04      	ldr	r2, [pc, #16]	; (2b4 <NVIC_Relocate+0x28>)
     2a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (i = 0; i < NVIC_NUM_VECTORS; i++) {
     2a6:	3301      	adds	r3, #1
     2a8:	e7f5      	b.n	296 <NVIC_Relocate+0xa>
    }

    /* Set VTOR except for M0 */
#if ((__CORTEX_M == 0) && (__VTOR_PRESENT == 0))
#else
    SCB->VTOR = (uint32_t)&__vector_tbl_reloc__;
     2aa:	4a02      	ldr	r2, [pc, #8]	; (2b4 <NVIC_Relocate+0x28>)
     2ac:	4b03      	ldr	r3, [pc, #12]	; (2bc <NVIC_Relocate+0x30>)
     2ae:	609a      	str	r2, [r3, #8]
#endif
}
     2b0:	4770      	bx	lr
     2b2:	bf00      	nop
     2b4:	10000000 	.word	0x10000000
     2b8:	00000000 	.word	0x00000000
     2bc:	e000ed00 	.word	0xe000ed00

000002c0 <_sbrkInit>:
static char *brk;

void
_sbrkInit(char *base, char *limit)
{
    sbrk_base = base;
     2c0:	4b03      	ldr	r3, [pc, #12]	; (2d0 <_sbrkInit+0x10>)
     2c2:	6018      	str	r0, [r3, #0]
    sbrk_limit = limit;
     2c4:	4b03      	ldr	r3, [pc, #12]	; (2d4 <_sbrkInit+0x14>)
     2c6:	6019      	str	r1, [r3, #0]
    brk = base;
     2c8:	4b03      	ldr	r3, [pc, #12]	; (2d8 <_sbrkInit+0x18>)
     2ca:	6018      	str	r0, [r3, #0]
}
     2cc:	4770      	bx	lr
     2ce:	bf00      	nop
     2d0:	10000140 	.word	0x10000140
     2d4:	10000144 	.word	0x10000144
     2d8:	1000013c 	.word	0x1000013c

000002dc <hal_system_init>:
am_hal_mcuctrl_device_t adevinfo;

void
hal_system_init(void)
{
}
     2dc:	4770      	bx	lr
	...

000002e0 <hal_debugger_connected>:
}

int
hal_debugger_connected(void)
{
    return CoreDebug->DHCSR & CoreDebug_DHCSR_C_DEBUGEN_Msk;
     2e0:	4b02      	ldr	r3, [pc, #8]	; (2ec <hal_debugger_connected+0xc>)
     2e2:	6818      	ldr	r0, [r3, #0]
}
     2e4:	f000 0001 	and.w	r0, r0, #1
     2e8:	4770      	bx	lr
     2ea:	bf00      	nop
     2ec:	e000edf0 	.word	0xe000edf0

000002f0 <hal_system_reset>:
{
     2f0:	b508      	push	{r3, lr}
        HAL_DEBUG_BREAK();
     2f2:	f7ff fff5 	bl	2e0 <hal_debugger_connected>
     2f6:	b100      	cbz	r0, 2fa <hal_system_reset+0xa>
     2f8:	be01      	bkpt	0x0001
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     2fa:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
     2fe:	4905      	ldr	r1, [pc, #20]	; (314 <hal_system_reset+0x24>)
     300:	68ca      	ldr	r2, [r1, #12]
     302:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
     306:	4b04      	ldr	r3, [pc, #16]	; (318 <hal_system_reset+0x28>)
     308:	4313      	orrs	r3, r2
     30a:	60cb      	str	r3, [r1, #12]
     30c:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
     310:	bf00      	nop
  for(;;)                                                           /* wait until reset */
     312:	e7fd      	b.n	310 <hal_system_reset+0x20>
     314:	e000ed00 	.word	0xe000ed00
     318:	05fa0004 	.word	0x05fa0004

0000031c <_init>:
}

__attribute__((weak)) void
_init(void)
{
}
     31c:	4770      	bx	lr
	...

00000320 <__libc_init_array>:
extern void (*__init_array_start[])(void);
extern void (*__init_array_end[])(void);

void
__libc_init_array(void)
{
     320:	b538      	push	{r3, r4, r5, lr}
    size_t count;
    size_t i;

    count = __preinit_array_end - __preinit_array_start;
     322:	4d0e      	ldr	r5, [pc, #56]	; (35c <__libc_init_array+0x3c>)
     324:	4b0e      	ldr	r3, [pc, #56]	; (360 <__libc_init_array+0x40>)
     326:	1aed      	subs	r5, r5, r3
     328:	10ad      	asrs	r5, r5, #2
    for (i = 0; i < count; i++)
     32a:	2400      	movs	r4, #0
     32c:	42ac      	cmp	r4, r5
     32e:	d205      	bcs.n	33c <__libc_init_array+0x1c>
        __preinit_array_start[i]();
     330:	4b0b      	ldr	r3, [pc, #44]	; (360 <__libc_init_array+0x40>)
     332:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
     336:	4798      	blx	r3
    for (i = 0; i < count; i++)
     338:	3401      	adds	r4, #1
     33a:	e7f7      	b.n	32c <__libc_init_array+0xc>

    _init();
     33c:	f7ff ffee 	bl	31c <_init>

    count = __init_array_end - __init_array_start;
     340:	4d08      	ldr	r5, [pc, #32]	; (364 <__libc_init_array+0x44>)
     342:	4b09      	ldr	r3, [pc, #36]	; (368 <__libc_init_array+0x48>)
     344:	1aed      	subs	r5, r5, r3
     346:	10ad      	asrs	r5, r5, #2
    for (i = 0; i < count; i++)
     348:	2400      	movs	r4, #0
     34a:	e004      	b.n	356 <__libc_init_array+0x36>
        __init_array_start[i]();
     34c:	4b06      	ldr	r3, [pc, #24]	; (368 <__libc_init_array+0x48>)
     34e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
     352:	4798      	blx	r3
    for (i = 0; i < count; i++)
     354:	3401      	adds	r4, #1
     356:	42ac      	cmp	r4, r5
     358:	d3f8      	bcc.n	34c <__libc_init_array+0x2c>
}
     35a:	bd38      	pop	{r3, r4, r5, pc}
     35c:	1000013c 	.word	0x1000013c
     360:	1000013c 	.word	0x1000013c
     364:	1000013c 	.word	0x1000013c
     368:	1000013c 	.word	0x1000013c

0000036c <_start>:
{
     36c:	b508      	push	{r3, lr}
        __libc_init_array();
     36e:	f7ff ffd7 	bl	320 <__libc_init_array>
    rc = main(0, NULL);
     372:	2100      	movs	r1, #0
     374:	4608      	mov	r0, r1
     376:	f000 f805 	bl	384 <main>
#define EXIT_SUCCESS	0
#define EXIT_FAILURE	1
__extern void _exit(int s);
__extern_inline void exit(int err)
{
	_exit(err);
     37a:	f000 f973 	bl	664 <_exit>

0000037e <flash_device_base>:
 * TODO: remove this when mynewt needs to support flash_device_base()
 * for devices with nonzero base addresses.
 */
int flash_device_base(uint8_t fd_id, uintptr_t *ret)
{
    *ret = 0;
     37e:	2000      	movs	r0, #0
     380:	6008      	str	r0, [r1, #0]
    return 0;
}
     382:	4770      	bx	lr

00000384 <main>:

int
main(void)
{
     384:	b500      	push	{lr}
     386:	b085      	sub	sp, #20
    struct boot_rsp rsp;
    uintptr_t flash_base;
    int rc;
    fih_int fih_rc = FIH_FAILURE;

    hal_bsp_init();
     388:	f000 f848 	bl	41c <hal_bsp_init>

#if !MYNEWT_VAL(OS_SCHEDULING) && MYNEWT_VAL(WATCHDOG_INTERVAL)
    rc = hal_watchdog_init(MYNEWT_VAL(WATCHDOG_INTERVAL));
     38c:	f247 5030 	movw	r0, #30000	; 0x7530
     390:	f000 fe96 	bl	10c0 <hal_watchdog_init>
    assert(rc == 0);
     394:	b148      	cbz	r0, 3aa <main+0x26>
     396:	f7ff ffa3 	bl	2e0 <hal_debugger_connected>
     39a:	b100      	cbz	r0, 39e <main+0x1a>
     39c:	be01      	bkpt	0x0001
     39e:	2300      	movs	r3, #0
     3a0:	461a      	mov	r2, r3
     3a2:	4619      	mov	r1, r3
     3a4:	4618      	mov	r0, r3
     3a6:	f001 fbcb 	bl	1b40 <__assert_func>
#if defined(MCUBOOT_SERIAL)
    serial_boot_detect();
    hal_timer_deinit(MYNEWT_VAL(OS_CPUTIME_TIMER_NUM));
#endif
#else
    flash_map_init();
     3aa:	f001 fddf 	bl	1f6c <flash_map_init>

000003ae <FIH_LABEL_FIH_CALL_START_72>:
#endif

    FIH_CALL(boot_go, fih_rc, &rsp);
     3ae:	a801      	add	r0, sp, #4
     3b0:	f002 f9f0 	bl	2794 <boot_go>

000003b4 <FIH_LABEL_FIH_CALL_END_86>:
    if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
     3b4:	4a14      	ldr	r2, [pc, #80]	; (408 <FIH_LABEL_FIH_CALL_END_86+0x54>)
     3b6:	6812      	ldr	r2, [r2, #0]
     3b8:	4282      	cmp	r2, r0
     3ba:	d00b      	beq.n	3d4 <FIH_LABEL_FIH_CALL_END_86+0x20>
        assert(fih_int_decode(fih_rc) == FIH_POSITIVE_VALUE);
     3bc:	b900      	cbnz	r0, 3c0 <FIH_LABEL_FIH_CALL_END_86+0xc>
        FIH_PANIC;
     3be:	e7fe      	b.n	3be <FIH_LABEL_FIH_CALL_END_86+0xa>
        assert(fih_int_decode(fih_rc) == FIH_POSITIVE_VALUE);
     3c0:	f7ff ff8e 	bl	2e0 <hal_debugger_connected>
     3c4:	b100      	cbz	r0, 3c8 <FIH_LABEL_FIH_CALL_END_86+0x14>
     3c6:	be01      	bkpt	0x0001
     3c8:	2300      	movs	r3, #0
     3ca:	461a      	mov	r2, r3
     3cc:	4619      	mov	r1, r3
     3ce:	4618      	mov	r0, r3
     3d0:	f001 fbb6 	bl	1b40 <__assert_func>
    }

    rc = flash_device_base(rsp.br_flash_dev_id, &flash_base);
     3d4:	4669      	mov	r1, sp
     3d6:	f89d 0008 	ldrb.w	r0, [sp, #8]
     3da:	f7ff ffd0 	bl	37e <flash_device_base>
    assert(rc == 0);
     3de:	b148      	cbz	r0, 3f4 <FIH_LABEL_FIH_CALL_END_86+0x40>
     3e0:	f7ff ff7e 	bl	2e0 <hal_debugger_connected>
     3e4:	b100      	cbz	r0, 3e8 <FIH_LABEL_FIH_CALL_END_86+0x34>
     3e6:	be01      	bkpt	0x0001
     3e8:	2300      	movs	r3, #0
     3ea:	461a      	mov	r2, r3
     3ec:	4619      	mov	r1, r3
     3ee:	4618      	mov	r0, r3
     3f0:	f001 fba6 	bl	1b40 <__assert_func>

#if MYNEWT_VAL(BOOT_CUSTOM_START)
    boot_custom_start(flash_base, &rsp);
#else
    hal_bsp_deinit();
     3f4:	f000 f856 	bl	4a4 <hal_bsp_deinit>
    hal_system_start((void *)(flash_base + rsp.br_image_off +
     3f8:	9b03      	ldr	r3, [sp, #12]
     3fa:	9a00      	ldr	r2, [sp, #0]
     3fc:	4413      	add	r3, r2
                              rsp.br_hdr->ih_hdr_size));
     3fe:	9a01      	ldr	r2, [sp, #4]
     400:	8910      	ldrh	r0, [r2, #8]
    hal_system_start((void *)(flash_base + rsp.br_image_off +
     402:	4418      	add	r0, r3
     404:	f000 f9c9 	bl	79a <hal_system_start>
     408:	100002a4 	.word	0x100002a4

0000040c <hal_bsp_flash_dev>:
#endif

const struct hal_flash *
hal_bsp_flash_dev(uint8_t id)
{
    if (id != 0) {
     40c:	b908      	cbnz	r0, 412 <hal_bsp_flash_dev+0x6>
        return (NULL);
    }
    return &apollo3_flash_dev;
     40e:	4802      	ldr	r0, [pc, #8]	; (418 <hal_bsp_flash_dev+0xc>)
     410:	4770      	bx	lr
        return (NULL);
     412:	2000      	movs	r0, #0
}
     414:	4770      	bx	lr
     416:	bf00      	nop
     418:	00003dcc 	.word	0x00003dcc

0000041c <hal_bsp_init>:
    return dump_cfg;
}

void
hal_bsp_init(void)
{
     41c:	b500      	push	{lr}
     41e:	b085      	sub	sp, #20

    (void) timer_cfg;
    (void) rc;

#if MYNEWT_VAL(TIMER_0_SOURCE)
    timer_cfg.source = MYNEWT_VAL(TIMER_0_SOURCE);
     420:	2301      	movs	r3, #1
     422:	f88d 300c 	strb.w	r3, [sp, #12]
    rc = hal_timer_init(0, &timer_cfg);
     426:	a903      	add	r1, sp, #12
     428:	2000      	movs	r0, #0
     42a:	f000 fad9 	bl	9e0 <hal_timer_init>
    assert(rc == 0);
     42e:	b988      	cbnz	r0, 454 <hal_bsp_init+0x38>
    rc = hal_timer_init(1, &timer_cfg);
    assert(rc == 0);
#endif

#if (MYNEWT_VAL(OS_CPUTIME_TIMER_NUM) >= 0)
    rc = os_cputime_init(MYNEWT_VAL(OS_CPUTIME_FREQ));
     430:	4817      	ldr	r0, [pc, #92]	; (490 <hal_bsp_init+0x74>)
     432:	f001 fb9f 	bl	1b74 <os_cputime_init>
    assert(rc == 0);
     436:	b9b8      	cbnz	r0, 468 <hal_bsp_init+0x4c>
#endif

#if MYNEWT_VAL(UART_0)
    rc = os_dev_create((struct os_dev *) &os_bsp_uart0, "uart0",
     438:	4b16      	ldr	r3, [pc, #88]	; (494 <hal_bsp_init+0x78>)
     43a:	9301      	str	r3, [sp, #4]
     43c:	4b16      	ldr	r3, [pc, #88]	; (498 <hal_bsp_init+0x7c>)
     43e:	9300      	str	r3, [sp, #0]
     440:	2300      	movs	r3, #0
     442:	2201      	movs	r2, #1
     444:	4915      	ldr	r1, [pc, #84]	; (49c <hal_bsp_init+0x80>)
     446:	4816      	ldr	r0, [pc, #88]	; (4a0 <hal_bsp_init+0x84>)
     448:	f001 fbee 	bl	1c28 <os_dev_create>
            OS_DEV_INIT_PRIMARY, 0, uart_hal_init, (void *) &os_bsp_uart0_cfg);
    assert(rc == 0);
     44c:	b9b0      	cbnz	r0, 47c <hal_bsp_init+0x60>

#if MYNEWT_VAL(SPI_5_MASTER)
    rc = hal_spi_init(5, (void *)&hal_bsp_spi5m_cfg, HAL_SPI_TYPE_MASTER);
    assert(rc == 0);
#endif
}
     44e:	b005      	add	sp, #20
     450:	f85d fb04 	ldr.w	pc, [sp], #4
    assert(rc == 0);
     454:	f7ff ff44 	bl	2e0 <hal_debugger_connected>
     458:	b100      	cbz	r0, 45c <hal_bsp_init+0x40>
     45a:	be01      	bkpt	0x0001
     45c:	2300      	movs	r3, #0
     45e:	461a      	mov	r2, r3
     460:	4619      	mov	r1, r3
     462:	4618      	mov	r0, r3
     464:	f001 fb6c 	bl	1b40 <__assert_func>
    assert(rc == 0);
     468:	f7ff ff3a 	bl	2e0 <hal_debugger_connected>
     46c:	b100      	cbz	r0, 470 <hal_bsp_init+0x54>
     46e:	be01      	bkpt	0x0001
     470:	2300      	movs	r3, #0
     472:	461a      	mov	r2, r3
     474:	4619      	mov	r1, r3
     476:	4618      	mov	r0, r3
     478:	f001 fb62 	bl	1b40 <__assert_func>
    assert(rc == 0);
     47c:	f7ff ff30 	bl	2e0 <hal_debugger_connected>
     480:	b100      	cbz	r0, 484 <hal_bsp_init+0x68>
     482:	be01      	bkpt	0x0001
     484:	2300      	movs	r3, #0
     486:	461a      	mov	r2, r3
     488:	4619      	mov	r1, r3
     48a:	4618      	mov	r0, r3
     48c:	f001 fb58 	bl	1b40 <__assert_func>
     490:	000f4240 	.word	0x000f4240
     494:	00003dc8 	.word	0x00003dc8
     498:	000005fd 	.word	0x000005fd
     49c:	00003dc0 	.word	0x00003dc0
     4a0:	10000148 	.word	0x10000148

000004a4 <hal_bsp_deinit>:

void
hal_bsp_deinit(void)
{
}
     4a4:	4770      	bx	lr

000004a6 <uart_hal_blocking_tx>:
    hal_uart_start_rx(uart_hal_dev_get_id(dev));
}

static void
uart_hal_blocking_tx(struct uart_dev *dev, uint8_t byte)
{
     4a6:	b508      	push	{r3, lr}
    assert(dev->ud_priv);
     4a8:	6b80      	ldr	r0, [r0, #56]	; 0x38
     4aa:	b118      	cbz	r0, 4b4 <uart_hal_blocking_tx+0xe>

    hal_uart_blocking_tx(uart_hal_dev_get_id(dev), byte);
     4ac:	3801      	subs	r0, #1
     4ae:	f000 fc43 	bl	d38 <hal_uart_blocking_tx>
}
     4b2:	bd08      	pop	{r3, pc}
    assert(dev->ud_priv);
     4b4:	f7ff ff14 	bl	2e0 <hal_debugger_connected>
     4b8:	b100      	cbz	r0, 4bc <uart_hal_blocking_tx+0x16>
     4ba:	be01      	bkpt	0x0001
     4bc:	2300      	movs	r3, #0
     4be:	461a      	mov	r2, r3
     4c0:	4619      	mov	r1, r3
     4c2:	4618      	mov	r0, r3
     4c4:	f001 fb3c 	bl	1b40 <__assert_func>

000004c8 <uart_hal_start_rx>:
{
     4c8:	b508      	push	{r3, lr}
    assert(dev->ud_priv);
     4ca:	6b80      	ldr	r0, [r0, #56]	; 0x38
     4cc:	b118      	cbz	r0, 4d6 <uart_hal_start_rx+0xe>
    hal_uart_start_rx(uart_hal_dev_get_id(dev));
     4ce:	3801      	subs	r0, #1
     4d0:	f000 fbfe 	bl	cd0 <hal_uart_start_rx>
}
     4d4:	bd08      	pop	{r3, pc}
    assert(dev->ud_priv);
     4d6:	f7ff ff03 	bl	2e0 <hal_debugger_connected>
     4da:	b100      	cbz	r0, 4de <uart_hal_start_rx+0x16>
     4dc:	be01      	bkpt	0x0001
     4de:	2300      	movs	r3, #0
     4e0:	461a      	mov	r2, r3
     4e2:	4619      	mov	r1, r3
     4e4:	4618      	mov	r0, r3
     4e6:	f001 fb2b 	bl	1b40 <__assert_func>

000004ea <uart_hal_start_tx>:
{
     4ea:	b508      	push	{r3, lr}
    assert(dev->ud_priv);
     4ec:	6b80      	ldr	r0, [r0, #56]	; 0x38
     4ee:	b118      	cbz	r0, 4f8 <uart_hal_start_tx+0xe>
    hal_uart_start_tx(uart_hal_dev_get_id(dev));
     4f0:	3801      	subs	r0, #1
     4f2:	f000 fb9b 	bl	c2c <hal_uart_start_tx>
}
     4f6:	bd08      	pop	{r3, pc}
    assert(dev->ud_priv);
     4f8:	f7ff fef2 	bl	2e0 <hal_debugger_connected>
     4fc:	b100      	cbz	r0, 500 <uart_hal_start_tx+0x16>
     4fe:	be01      	bkpt	0x0001
     500:	2300      	movs	r3, #0
     502:	461a      	mov	r2, r3
     504:	4619      	mov	r1, r3
     506:	4618      	mov	r0, r3
     508:	f001 fb1a 	bl	1b40 <__assert_func>

0000050c <uart_hal_resume>:
    return OS_OK;
}

static int
uart_hal_resume(struct os_dev *odev)
{
     50c:	b510      	push	{r4, lr}
     50e:	b082      	sub	sp, #8
    return (intptr_t)(dev->ud_priv) - 1;
     510:	6b84      	ldr	r4, [r0, #56]	; 0x38
    struct uart_conf_port *ucp = &dev->ud_conf_port;
    int rc;

    rc = hal_uart_config(uart_hal_dev_get_id(dev), ucp->uc_speed,
                         ucp->uc_databits, ucp->uc_stopbits,
                         (enum hal_uart_parity)ucp->uc_parity,
     512:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
                         (enum hal_uart_flow_ctl)ucp->uc_flow_ctl);
     516:	f890 2037 	ldrb.w	r2, [r0, #55]	; 0x37
    rc = hal_uart_config(uart_hal_dev_get_id(dev), ucp->uc_speed,
     51a:	9201      	str	r2, [sp, #4]
     51c:	9300      	str	r3, [sp, #0]
     51e:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
     522:	f890 2034 	ldrb.w	r2, [r0, #52]	; 0x34
     526:	6b01      	ldr	r1, [r0, #48]	; 0x30
     528:	1e60      	subs	r0, r4, #1
     52a:	f000 fcef 	bl	f0c <hal_uart_config>
    if (rc) {
     52e:	b908      	cbnz	r0, 534 <uart_hal_resume+0x28>
        return OS_EINVAL;
    }

    return OS_OK;
}
     530:	b002      	add	sp, #8
     532:	bd10      	pop	{r4, pc}
        return OS_EINVAL;
     534:	2002      	movs	r0, #2
     536:	e7fb      	b.n	530 <uart_hal_resume+0x24>

00000538 <uart_hal_suspend>:
{
     538:	b570      	push	{r4, r5, r6, lr}
     53a:	4606      	mov	r6, r0
     53c:	460c      	mov	r4, r1
     53e:	4615      	mov	r5, r2
    if (OS_TIME_TICK_GT(suspend_at, os_time_get()) || !force) {
     540:	f001 fb8e 	bl	1c60 <os_time_get>
     544:	1a24      	subs	r4, r4, r0
     546:	2c00      	cmp	r4, #0
     548:	dc06      	bgt.n	558 <uart_hal_suspend+0x20>
     54a:	b13d      	cbz	r5, 55c <uart_hal_suspend+0x24>
    return (intptr_t)(dev->ud_priv) - 1;
     54c:	6bb0      	ldr	r0, [r6, #56]	; 0x38
    rc = hal_uart_close(uart_hal_dev_get_id(dev));
     54e:	3801      	subs	r0, #1
     550:	f000 fd74 	bl	103c <hal_uart_close>
    if (rc) {
     554:	b920      	cbnz	r0, 560 <uart_hal_suspend+0x28>
}
     556:	bd70      	pop	{r4, r5, r6, pc}
        return OS_EINVAL;
     558:	2002      	movs	r0, #2
     55a:	e7fc      	b.n	556 <uart_hal_suspend+0x1e>
     55c:	2002      	movs	r0, #2
     55e:	e7fa      	b.n	556 <uart_hal_suspend+0x1e>
        return OS_EINVAL;
     560:	2002      	movs	r0, #2
     562:	e7f8      	b.n	556 <uart_hal_suspend+0x1e>

00000564 <uart_hal_close>:
{
     564:	b508      	push	{r3, lr}
    return (intptr_t)(dev->ud_priv) - 1;
     566:	6b80      	ldr	r0, [r0, #56]	; 0x38
    rc = hal_uart_close(uart_hal_dev_get_id(dev));
     568:	3801      	subs	r0, #1
     56a:	f000 fd67 	bl	103c <hal_uart_close>
    if (rc) {
     56e:	b900      	cbnz	r0, 572 <uart_hal_close+0xe>
}
     570:	bd08      	pop	{r3, pc}
        return OS_EINVAL;
     572:	2002      	movs	r0, #2
     574:	e7fc      	b.n	570 <uart_hal_close+0xc>

00000576 <uart_hal_open>:
{
     576:	b550      	push	{r4, r6, lr}
     578:	b083      	sub	sp, #12
     57a:	4606      	mov	r6, r0
    assert(dev->ud_priv);
     57c:	6b80      	ldr	r0, [r0, #56]	; 0x38
     57e:	2800      	cmp	r0, #0
     580:	d02b      	beq.n	5da <uart_hal_open+0x64>
     582:	4614      	mov	r4, r2
    if (!uc) {
     584:	2a00      	cmp	r2, #0
     586:	d032      	beq.n	5ee <uart_hal_open+0x78>
    if (odev->od_flags & OS_DEV_F_STATUS_OPEN) {
     588:	7ef3      	ldrb	r3, [r6, #27]
     58a:	f013 0f02 	tst.w	r3, #2
     58e:	d130      	bne.n	5f2 <uart_hal_open+0x7c>
    dev->ud_conf_port.uc_databits = uc->uc_databits;
     590:	7913      	ldrb	r3, [r2, #4]
     592:	f886 3034 	strb.w	r3, [r6, #52]	; 0x34
    dev->ud_conf_port.uc_flow_ctl = uc->uc_flow_ctl;
     596:	79d3      	ldrb	r3, [r2, #7]
     598:	f886 3037 	strb.w	r3, [r6, #55]	; 0x37
    dev->ud_conf_port.uc_parity = uc->uc_parity;
     59c:	7993      	ldrb	r3, [r2, #6]
     59e:	f886 3036 	strb.w	r3, [r6, #54]	; 0x36
    dev->ud_conf_port.uc_speed = uc->uc_speed;
     5a2:	6813      	ldr	r3, [r2, #0]
     5a4:	6333      	str	r3, [r6, #48]	; 0x30
    dev->ud_conf_port.uc_stopbits = uc->uc_stopbits;
     5a6:	7953      	ldrb	r3, [r2, #5]
     5a8:	f886 3035 	strb.w	r3, [r6, #53]	; 0x35
    rc = hal_uart_init_cbs(uart_hal_dev_get_id(dev), uc->uc_tx_char, uc->uc_tx_done,
     5ac:	6953      	ldr	r3, [r2, #20]
     5ae:	9300      	str	r3, [sp, #0]
     5b0:	68d3      	ldr	r3, [r2, #12]
     5b2:	6912      	ldr	r2, [r2, #16]
     5b4:	68a1      	ldr	r1, [r4, #8]
     5b6:	3801      	subs	r0, #1
     5b8:	f000 fb18 	bl	bec <hal_uart_init_cbs>
    if (rc) {
     5bc:	b9e0      	cbnz	r0, 5f8 <uart_hal_open+0x82>
    return (intptr_t)(dev->ud_priv) - 1;
     5be:	6bb0      	ldr	r0, [r6, #56]	; 0x38
      uc->uc_stopbits, (enum hal_uart_parity)uc->uc_parity, (enum hal_uart_flow_ctl)uc->uc_flow_ctl);
     5c0:	79a3      	ldrb	r3, [r4, #6]
     5c2:	79e2      	ldrb	r2, [r4, #7]
    rc = hal_uart_config(uart_hal_dev_get_id(dev), uc->uc_speed, uc->uc_databits,
     5c4:	9201      	str	r2, [sp, #4]
     5c6:	9300      	str	r3, [sp, #0]
     5c8:	7963      	ldrb	r3, [r4, #5]
     5ca:	7922      	ldrb	r2, [r4, #4]
     5cc:	6821      	ldr	r1, [r4, #0]
     5ce:	3801      	subs	r0, #1
     5d0:	f000 fc9c 	bl	f0c <hal_uart_config>
    if (rc) {
     5d4:	b170      	cbz	r0, 5f4 <uart_hal_open+0x7e>
        return OS_EINVAL;
     5d6:	2002      	movs	r0, #2
     5d8:	e00c      	b.n	5f4 <uart_hal_open+0x7e>
    assert(dev->ud_priv);
     5da:	f7ff fe81 	bl	2e0 <hal_debugger_connected>
     5de:	b100      	cbz	r0, 5e2 <uart_hal_open+0x6c>
     5e0:	be01      	bkpt	0x0001
     5e2:	2300      	movs	r3, #0
     5e4:	461a      	mov	r2, r3
     5e6:	4619      	mov	r1, r3
     5e8:	4618      	mov	r0, r3
     5ea:	f001 faa9 	bl	1b40 <__assert_func>
        return OS_EINVAL;
     5ee:	2002      	movs	r0, #2
     5f0:	e000      	b.n	5f4 <uart_hal_open+0x7e>
        return OS_EBUSY;
     5f2:	200b      	movs	r0, #11
}
     5f4:	b003      	add	sp, #12
     5f6:	bd50      	pop	{r4, r6, pc}
        return OS_EINVAL;
     5f8:	2002      	movs	r0, #2
     5fa:	e7fb      	b.n	5f4 <uart_hal_open+0x7e>

000005fc <uart_hal_init>:
/*
 * Arg points to BSP specific UART configuration.
 */
int
uart_hal_init(struct os_dev *odev, void *arg)
{
     5fc:	b570      	push	{r4, r5, r6, lr}
     5fe:	4604      	mov	r4, r0
     600:	460e      	mov	r6, r1
    struct uart_dev *dev;
    char ch;

    dev = (struct uart_dev *)odev;

    ch = odev->od_name[strlen(odev->od_name) - 1];
     602:	69c5      	ldr	r5, [r0, #28]
     604:	4628      	mov	r0, r5
     606:	f001 fb86 	bl	1d16 <strlen>
     60a:	3801      	subs	r0, #1
     60c:	5c28      	ldrb	r0, [r5, r0]
    if (!isdigit((unsigned char)ch)) {
     60e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
     612:	2b09      	cmp	r3, #9
     614:	d816      	bhi.n	644 <uart_hal_init+0x48>
    dev->ud_priv = (void *)((intptr_t)(id + 1));
     616:	f1a0 032f 	sub.w	r3, r0, #47	; 0x2f
     61a:	63a3      	str	r3, [r4, #56]	; 0x38
        return OS_EINVAL;
    }
    uart_hal_dev_set_id(dev, ch - '0');

    OS_DEV_SETHANDLERS(odev, uart_hal_open, uart_hal_close);
     61c:	4b0a      	ldr	r3, [pc, #40]	; (648 <uart_hal_init+0x4c>)
     61e:	6023      	str	r3, [r4, #0]
     620:	4b0a      	ldr	r3, [pc, #40]	; (64c <uart_hal_init+0x50>)
     622:	60e3      	str	r3, [r4, #12]
    odev->od_handlers.od_suspend = uart_hal_suspend;
     624:	4b0a      	ldr	r3, [pc, #40]	; (650 <uart_hal_init+0x54>)
     626:	6063      	str	r3, [r4, #4]
    odev->od_handlers.od_resume = uart_hal_resume;
     628:	4b0a      	ldr	r3, [pc, #40]	; (654 <uart_hal_init+0x58>)
     62a:	60a3      	str	r3, [r4, #8]

    dev->ud_funcs.uf_start_tx = uart_hal_start_tx;
     62c:	4b0a      	ldr	r3, [pc, #40]	; (658 <uart_hal_init+0x5c>)
     62e:	6263      	str	r3, [r4, #36]	; 0x24
    dev->ud_funcs.uf_start_rx = uart_hal_start_rx;
     630:	4b0a      	ldr	r3, [pc, #40]	; (65c <uart_hal_init+0x60>)
     632:	62a3      	str	r3, [r4, #40]	; 0x28
    dev->ud_funcs.uf_blocking_tx = uart_hal_blocking_tx;
     634:	4b0a      	ldr	r3, [pc, #40]	; (660 <uart_hal_init+0x64>)
     636:	62e3      	str	r3, [r4, #44]	; 0x2c

    hal_uart_init(uart_hal_dev_get_id(dev), arg);
     638:	4631      	mov	r1, r6
     63a:	3830      	subs	r0, #48	; 0x30
     63c:	f000 fb92 	bl	d64 <hal_uart_init>

    return OS_OK;
     640:	2000      	movs	r0, #0
}
     642:	bd70      	pop	{r4, r5, r6, pc}
        return OS_EINVAL;
     644:	2002      	movs	r0, #2
     646:	e7fc      	b.n	642 <uart_hal_init+0x46>
     648:	00000577 	.word	0x00000577
     64c:	00000565 	.word	0x00000565
     650:	00000539 	.word	0x00000539
     654:	0000050d 	.word	0x0000050d
     658:	000004eb 	.word	0x000004eb
     65c:	000004c9 	.word	0x000004c9
     660:	000004a7 	.word	0x000004a7

00000664 <_exit>:

void _exit(int status);

void
_exit(int status)
{
     664:	b508      	push	{r3, lr}
    hal_system_reset();
     666:	f7ff fe43 	bl	2f0 <hal_system_reset>

0000066a <apollo3_flash_sector_info>:

static int
apollo3_flash_sector_info(const struct hal_flash *dev, int idx, uint32_t *addr,
    uint32_t *sz)
{
    *addr = idx * AM_HAL_FLASH_PAGE_SIZE;
     66a:	0349      	lsls	r1, r1, #13
     66c:	6011      	str	r1, [r2, #0]
    *sz = AM_HAL_FLASH_PAGE_SIZE;
     66e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
     672:	601a      	str	r2, [r3, #0]

    return (0);
}
     674:	2000      	movs	r0, #0
     676:	4770      	bx	lr

00000678 <apollo3_flash_init>:

static int
apollo3_flash_init(const struct hal_flash *dev)
{
    return (0);
}
     678:	2000      	movs	r0, #0
     67a:	4770      	bx	lr

0000067c <apollo3_flash_erase_sector>:
{
     67c:	b508      	push	{r3, lr}
    rc = am_hal_flash_page_erase(AM_HAL_FLASH_PROGRAM_KEY, inst, page);
     67e:	f3c1 3245 	ubfx	r2, r1, #13, #6
     682:	f3c1 41c0 	ubfx	r1, r1, #19, #1
     686:	4802      	ldr	r0, [pc, #8]	; (690 <apollo3_flash_erase_sector+0x14>)
     688:	f000 feb8 	bl	13fc <am_hal_flash_page_erase>
}
     68c:	bd08      	pop	{r3, pc}
     68e:	bf00      	nop
     690:	12344321 	.word	0x12344321

00000694 <apollo3_flash_write_odd>:
{
     694:	b510      	push	{r4, lr}
     696:	b082      	sub	sp, #8
     698:	460c      	mov	r4, r1
     69a:	4611      	mov	r1, r2
     69c:	461a      	mov	r2, r3
    offset = address % 4;
     69e:	f004 0003 	and.w	r0, r4, #3
    assert(offset + num_bytes <= 4);
     6a2:	18c3      	adds	r3, r0, r3
     6a4:	2b04      	cmp	r3, #4
     6a6:	d80e      	bhi.n	6c6 <apollo3_flash_write_odd+0x32>
    base = (uint32_t *)(address - offset);
     6a8:	1a24      	subs	r4, r4, r0
    word = *base;
     6aa:	6823      	ldr	r3, [r4, #0]
     6ac:	9301      	str	r3, [sp, #4]
    memcpy(u8p, src, num_bytes);
     6ae:	ab01      	add	r3, sp, #4
     6b0:	4418      	add	r0, r3
     6b2:	f001 fb07 	bl	1cc4 <memcpy>
    rc = am_hal_flash_program_main(AM_HAL_FLASH_PROGRAM_KEY, &word,
     6b6:	2301      	movs	r3, #1
     6b8:	4622      	mov	r2, r4
     6ba:	a901      	add	r1, sp, #4
     6bc:	4807      	ldr	r0, [pc, #28]	; (6dc <apollo3_flash_write_odd+0x48>)
     6be:	f000 fea3 	bl	1408 <am_hal_flash_program_main>
}
     6c2:	b002      	add	sp, #8
     6c4:	bd10      	pop	{r4, pc}
    assert(offset + num_bytes <= 4);
     6c6:	f7ff fe0b 	bl	2e0 <hal_debugger_connected>
     6ca:	b100      	cbz	r0, 6ce <apollo3_flash_write_odd+0x3a>
     6cc:	be01      	bkpt	0x0001
     6ce:	2300      	movs	r3, #0
     6d0:	461a      	mov	r2, r3
     6d2:	4619      	mov	r1, r3
     6d4:	4618      	mov	r0, r3
     6d6:	f001 fa33 	bl	1b40 <__assert_func>
     6da:	bf00      	nop
     6dc:	12344321 	.word	0x12344321

000006e0 <apollo3_flash_write>:
{
     6e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
     6e4:	4607      	mov	r7, r0
     6e6:	460d      	mov	r5, r1
     6e8:	4616      	mov	r6, r2
     6ea:	4698      	mov	r8, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     6ec:	f3ef 8a10 	mrs	sl, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
     6f0:	b672      	cpsid	i
    if (lead_off != 0) {
     6f2:	f011 0403 	ands.w	r4, r1, #3
     6f6:	d010      	beq.n	71a <apollo3_flash_write+0x3a>
        lead_size = 4 - lead_off;
     6f8:	f1c4 0404 	rsb	r4, r4, #4
        if (lead_size > num_bytes) {
     6fc:	429c      	cmp	r4, r3
     6fe:	d900      	bls.n	702 <apollo3_flash_write+0x22>
            lead_size = num_bytes;
     700:	461c      	mov	r4, r3
        rc = apollo3_flash_write_odd(dev, address, u8p, lead_size);
     702:	4623      	mov	r3, r4
     704:	4632      	mov	r2, r6
     706:	4629      	mov	r1, r5
     708:	4638      	mov	r0, r7
     70a:	f7ff ffc3 	bl	694 <apollo3_flash_write_odd>
        if (rc != 0) {
     70e:	4603      	mov	r3, r0
     710:	bb98      	cbnz	r0, 77a <apollo3_flash_write+0x9a>
        u8p += lead_size;
     712:	4426      	add	r6, r4
        num_bytes -= lead_size;
     714:	eba8 0804 	sub.w	r8, r8, r4
        address += lead_size;
     718:	4425      	add	r5, r4
    if (num_bytes == 0) {
     71a:	f1b8 0f00 	cmp.w	r8, #0
     71e:	d02b      	beq.n	778 <apollo3_flash_write+0x98>
    words = num_bytes / 4;
     720:	ea4f 0b98 	mov.w	fp, r8, lsr #2
     724:	46d9      	mov	r9, fp
    if ((uint32_t)u8p % 4 == 0) {
     726:	f016 0f03 	tst.w	r6, #3
     72a:	d00e      	beq.n	74a <apollo3_flash_write+0x6a>
        for (i = 0; i < words; i++) {
     72c:	2400      	movs	r4, #0
     72e:	454c      	cmp	r4, r9
     730:	da13      	bge.n	75a <apollo3_flash_write+0x7a>
            rc = apollo3_flash_write_odd(dev, address + i * 4, u8p + i * 4, 4);
     732:	2304      	movs	r3, #4
     734:	eb06 0284 	add.w	r2, r6, r4, lsl #2
     738:	eb05 0184 	add.w	r1, r5, r4, lsl #2
     73c:	4638      	mov	r0, r7
     73e:	f7ff ffa9 	bl	694 <apollo3_flash_write_odd>
            if (rc != 0) {
     742:	4603      	mov	r3, r0
     744:	b9c8      	cbnz	r0, 77a <apollo3_flash_write+0x9a>
        for (i = 0; i < words; i++) {
     746:	3401      	adds	r4, #1
     748:	e7f1      	b.n	72e <apollo3_flash_write+0x4e>
        rc = am_hal_flash_program_main(AM_HAL_FLASH_PROGRAM_KEY,
     74a:	465b      	mov	r3, fp
     74c:	462a      	mov	r2, r5
     74e:	4631      	mov	r1, r6
     750:	480d      	ldr	r0, [pc, #52]	; (788 <apollo3_flash_write+0xa8>)
     752:	f000 fe59 	bl	1408 <am_hal_flash_program_main>
        if (rc != 0) {
     756:	4603      	mov	r3, r0
     758:	b978      	cbnz	r0, 77a <apollo3_flash_write+0x9a>
    remainder = num_bytes - (words * 4);
     75a:	ea4f 018b 	mov.w	r1, fp, lsl #2
     75e:	eba8 038b 	sub.w	r3, r8, fp, lsl #2
    if (remainder > 0) {
     762:	2b00      	cmp	r3, #0
     764:	dc01      	bgt.n	76a <apollo3_flash_write+0x8a>
    rc = 0;
     766:	2300      	movs	r3, #0
     768:	e007      	b.n	77a <apollo3_flash_write+0x9a>
        rc = apollo3_flash_write_odd(dev,
     76a:	1872      	adds	r2, r6, r1
     76c:	4429      	add	r1, r5
     76e:	4638      	mov	r0, r7
     770:	f7ff ff90 	bl	694 <apollo3_flash_write_odd>
     774:	4603      	mov	r3, r0
        if (rc != 0) {
     776:	e000      	b.n	77a <apollo3_flash_write+0x9a>
        rc = 0;
     778:	2300      	movs	r3, #0
    __HAL_ENABLE_INTERRUPTS(sr);
     77a:	f1ba 0f00 	cmp.w	sl, #0
     77e:	d100      	bne.n	782 <apollo3_flash_write+0xa2>
  __ASM volatile ("cpsie i" : : : "memory");
     780:	b662      	cpsie	i
}
     782:	4618      	mov	r0, r3
     784:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
     788:	12344321 	.word	0x12344321

0000078c <apollo3_flash_read>:
{
     78c:	b508      	push	{r3, lr}
     78e:	4610      	mov	r0, r2
    memcpy(dst, (void *) address, num_bytes);
     790:	461a      	mov	r2, r3
     792:	f001 fa97 	bl	1cc4 <memcpy>
}
     796:	2000      	movs	r0, #0
     798:	bd08      	pop	{r3, pc}

0000079a <hal_system_start>:
 *
 * @param hdr                   The header for the image to boot.
 */
void
hal_system_start(void *img_start)
{
     79a:	b508      	push	{r3, lr}
    uint32_t base0entry;
    uint32_t jump_addr;
    __attribute__((noreturn)) void (*fn)(void);

    /* First word contains initial MSP value. */
    __set_MSP(*(uint32_t *)img_start);
     79c:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
     79e:	f383 8808 	msr	MSP, r3

    /* Second word contains address of entry point (Reset_Handler). */
    base0entry = *(uint32_t *)(img_start + 4);
     7a2:	6843      	ldr	r3, [r0, #4]
    jump_addr = base0entry;
    fn = (void *)jump_addr;

    /* Jump to image. */
    fn();
     7a4:	4798      	blx	r3
	...

000007a8 <apollo3_timer_resolve>:
#endif

static struct apollo3_timer *
apollo3_timer_resolve(int timer_num)
{
    switch (timer_num) {
     7a8:	b908      	cbnz	r0, 7ae <apollo3_timer_resolve+0x6>
#if MYNEWT_VAL(TIMER_0_SOURCE)
        case 0:     return &apollo3_timer_0;
     7aa:	4802      	ldr	r0, [pc, #8]	; (7b4 <apollo3_timer_resolve+0xc>)
     7ac:	4770      	bx	lr
#endif
#if MYNEWT_VAL(TIMER_1_SOURCE)
        case 1:     return &apollo3_timer_1;
#endif
        default:    return NULL;
     7ae:	2000      	movs	r0, #0
    }
}
     7b0:	4770      	bx	lr
     7b2:	bf00      	nop
     7b4:	10000104 	.word	0x10000104

000007b8 <apollo3_timer_tbl_find>:
 * matches the one specified.
 */
static const struct apollo3_timer_freq_entry *
apollo3_timer_tbl_find(const struct apollo3_timer_freq_entry *table,
                       uint32_t freq)
{
     7b8:	b430      	push	{r4, r5}
     7ba:	4604      	mov	r4, r0
    int i;

    /* If the requested value is less than all entries in the table, return the
     * smallest one.
     */
    if (table[0].freq >= freq) {
     7bc:	6803      	ldr	r3, [r0, #0]
     7be:	428b      	cmp	r3, r1
     7c0:	d218      	bcs.n	7f4 <apollo3_timer_tbl_find+0x3c>

    /* Find the first entry with a frequency value that is greater than the one
     * being requested.  Then determine which of it or its predecessor is
     * closer to the specified value.
     */
    for (i = 1; table[i].freq != 0; i++) {
     7c2:	2301      	movs	r3, #1
     7c4:	eb04 00c3 	add.w	r0, r4, r3, lsl #3
     7c8:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
     7cc:	b16a      	cbz	r2, 7ea <apollo3_timer_tbl_find+0x32>
        cur = &table[i];
        if (cur->freq >= freq) {
     7ce:	428a      	cmp	r2, r1
     7d0:	d201      	bcs.n	7d6 <apollo3_timer_tbl_find+0x1e>
    for (i = 1; table[i].freq != 0; i++) {
     7d2:	3301      	adds	r3, #1
     7d4:	e7f6      	b.n	7c4 <apollo3_timer_tbl_find+0xc>
            prev = cur - 1;
     7d6:	f1a0 0408 	sub.w	r4, r0, #8
            delta1 = freq - prev->freq;
     7da:	f850 3c08 	ldr.w	r3, [r0, #-8]
     7de:	1acb      	subs	r3, r1, r3
            delta2 = cur->freq - freq;
     7e0:	1a52      	subs	r2, r2, r1

            if (delta1 <= delta2) {
     7e2:	4293      	cmp	r3, r2
     7e4:	d806      	bhi.n	7f4 <apollo3_timer_tbl_find+0x3c>
                return prev;
     7e6:	4620      	mov	r0, r4
     7e8:	e004      	b.n	7f4 <apollo3_timer_tbl_find+0x3c>
    }

    /* Requested value is greater than all entries in the table; return the
     * largest.
     */
    return table + i - 1;
     7ea:	f103 5000 	add.w	r0, r3, #536870912	; 0x20000000
     7ee:	3801      	subs	r0, #1
     7f0:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
}
     7f4:	bc30      	pop	{r4, r5}
     7f6:	4770      	bx	lr

000007f8 <apollo3_timer_sdk_cfg>:
 * ORed in, depending on the MCU timer being configured.
 */
static int
apollo3_timer_sdk_cfg(const struct apollo3_timer_cfg *cfg, uint32_t freq_hz,
                      uint32_t *out_actual_hz, uint32_t *out_cfg)
{
     7f8:	b538      	push	{r3, r4, r5, lr}
     7fa:	4615      	mov	r5, r2
     7fc:	461c      	mov	r4, r3
    const struct apollo3_timer_freq_entry *entry;

    switch (cfg->source) {
     7fe:	7800      	ldrb	r0, [r0, #0]
     800:	3801      	subs	r0, #1
     802:	2804      	cmp	r0, #4
     804:	d82b      	bhi.n	85e <apollo3_timer_sdk_cfg+0x66>
     806:	e8df f000 	tbb	[pc, r0]
     80a:	0c03      	.short	0x0c03
     80c:	1e15      	.short	0x1e15
     80e:	24          	.byte	0x24
     80f:	00          	.byte	0x00
    case APOLLO3_TIMER_SOURCE_HFRC:
        entry = apollo3_timer_tbl_find(apollo3_timer_tbl_hfrc, freq_hz);
     810:	4814      	ldr	r0, [pc, #80]	; (864 <apollo3_timer_sdk_cfg+0x6c>)
     812:	f7ff ffd1 	bl	7b8 <apollo3_timer_tbl_find>
        *out_actual_hz = entry->freq;
     816:	6803      	ldr	r3, [r0, #0]
     818:	602b      	str	r3, [r5, #0]
        *out_cfg = entry->cfg;
     81a:	6843      	ldr	r3, [r0, #4]
     81c:	6023      	str	r3, [r4, #0]
        return 0;
     81e:	2000      	movs	r0, #0
        return 0;

    default:
        return SYS_EINVAL;
    }
}
     820:	bd38      	pop	{r3, r4, r5, pc}
        entry = apollo3_timer_tbl_find(apollo3_timer_tbl_xt, freq_hz);
     822:	4811      	ldr	r0, [pc, #68]	; (868 <apollo3_timer_sdk_cfg+0x70>)
     824:	f7ff ffc8 	bl	7b8 <apollo3_timer_tbl_find>
        *out_actual_hz = entry->freq;
     828:	6803      	ldr	r3, [r0, #0]
     82a:	602b      	str	r3, [r5, #0]
        *out_cfg = entry->cfg;
     82c:	6843      	ldr	r3, [r0, #4]
     82e:	6023      	str	r3, [r4, #0]
        return 0;
     830:	2000      	movs	r0, #0
     832:	e7f5      	b.n	820 <apollo3_timer_sdk_cfg+0x28>
        entry = apollo3_timer_tbl_find(apollo3_timer_tbl_lfrc, freq_hz);
     834:	480d      	ldr	r0, [pc, #52]	; (86c <apollo3_timer_sdk_cfg+0x74>)
     836:	f7ff ffbf 	bl	7b8 <apollo3_timer_tbl_find>
        *out_actual_hz = entry->freq;
     83a:	6803      	ldr	r3, [r0, #0]
     83c:	602b      	str	r3, [r5, #0]
        *out_cfg = entry->cfg;
     83e:	6843      	ldr	r3, [r0, #4]
     840:	6023      	str	r3, [r4, #0]
        return 0;
     842:	2000      	movs	r0, #0
     844:	e7ec      	b.n	820 <apollo3_timer_sdk_cfg+0x28>
        *out_actual_hz = 100;
     846:	2364      	movs	r3, #100	; 0x64
     848:	6013      	str	r3, [r2, #0]
        *out_cfg = AM_HAL_CTIMER_RTC_100HZ;
     84a:	231c      	movs	r3, #28
     84c:	6023      	str	r3, [r4, #0]
        return 0;
     84e:	2000      	movs	r0, #0
     850:	e7e6      	b.n	820 <apollo3_timer_sdk_cfg+0x28>
        *out_actual_hz = 48000000;
     852:	4b07      	ldr	r3, [pc, #28]	; (870 <apollo3_timer_sdk_cfg+0x78>)
     854:	6013      	str	r3, [r2, #0]
        *out_cfg = AM_HAL_CTIMER_HCLK_DIV4;
     856:	231e      	movs	r3, #30
     858:	6023      	str	r3, [r4, #0]
        return 0;
     85a:	2000      	movs	r0, #0
     85c:	e7e0      	b.n	820 <apollo3_timer_sdk_cfg+0x28>
    switch (cfg->source) {
     85e:	f06f 0001 	mvn.w	r0, #1
     862:	e7dd      	b.n	820 <apollo3_timer_sdk_cfg+0x28>
     864:	00003e00 	.word	0x00003e00
     868:	00003e58 	.word	0x00003e58
     86c:	00003e30 	.word	0x00003e30
     870:	02dc6c00 	.word	0x02dc6c00

00000874 <apollo3_timer_isr_cfg>:
 */ 
static int
apollo3_timer_isr_cfg(const struct apollo3_timer *bsp_timer,
                      uint32_t *out_isr_cfg)
{
    switch (bsp_timer->once_timer_idx) {
     874:	7c43      	ldrb	r3, [r0, #17]
     876:	2b01      	cmp	r3, #1
     878:	d103      	bne.n	882 <apollo3_timer_isr_cfg+0xe>
#if MYNEWT_VAL(TIMER_0_SOURCE)
    case 1:
        *out_isr_cfg = AM_HAL_CTIMER_INT_TIMERA1C0;
     87a:	2304      	movs	r3, #4
     87c:	600b      	str	r3, [r1, #0]
        return 0;
     87e:	2000      	movs	r0, #0
     880:	4770      	bx	lr
    case 3:
        *out_isr_cfg = AM_HAL_CTIMER_INT_TIMERA3C0;
        return 0;
#endif
    default:
        return SYS_EINVAL;
     882:	f06f 0001 	mvn.w	r0, #1
    }
}
     886:	4770      	bx	lr

00000888 <apollo3_timer_cur_ticks>:
/**
 * Retrieves the current time from the specified timer.
 */
static uint32_t
apollo3_timer_cur_ticks(const struct apollo3_timer *bsp_timer)
{
     888:	b508      	push	{r3, lr}
    return am_hal_ctimer_read(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH);
     88a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
     88e:	7c00      	ldrb	r0, [r0, #16]
     890:	f000 fcc0 	bl	1214 <am_hal_ctimer_read>
}
     894:	bd08      	pop	{r3, pc}

00000896 <apollo3_timer_set_ocmp>:
 * time.
 */
static void
apollo3_timer_set_ocmp(const struct apollo3_timer *bsp_timer,
                       uint32_t ticks_from_now)
{
     896:	b530      	push	{r4, r5, lr}
     898:	b083      	sub	sp, #12
     89a:	4604      	mov	r4, r0
     89c:	460d      	mov	r5, r1
    uint32_t isr_cfg;
    int rc;

    /* Calculate the ISR flags for the "once" timer. */
    rc = apollo3_timer_isr_cfg(bsp_timer, &isr_cfg);
     89e:	a901      	add	r1, sp, #4
     8a0:	f7ff ffe8 	bl	874 <apollo3_timer_isr_cfg>
    assert(rc == 0);
     8a4:	b9e8      	cbnz	r0, 8e2 <apollo3_timer_set_ocmp+0x4c>

    /* Clear any pending interrupt for this timer. */
    am_hal_ctimer_int_clear(isr_cfg);
     8a6:	9801      	ldr	r0, [sp, #4]
     8a8:	f000 fd6e 	bl	1388 <am_hal_ctimer_int_clear>

    /* Stop and clear the "once" timer. */
    am_hal_ctimer_stop(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH);
     8ac:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
     8b0:	7c60      	ldrb	r0, [r4, #17]
     8b2:	f000 fc85 	bl	11c0 <am_hal_ctimer_stop>
    am_hal_ctimer_clear(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH);
     8b6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
     8ba:	7c60      	ldrb	r0, [r4, #17]
     8bc:	f000 fc96 	bl	11ec <am_hal_ctimer_clear>

    /* Schedule an interrupt at the requested relative time. */
    am_hal_ctimer_period_set(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH,
     8c0:	2300      	movs	r3, #0
     8c2:	462a      	mov	r2, r5
     8c4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
     8c8:	7c60      	ldrb	r0, [r4, #17]
     8ca:	f000 fceb 	bl	12a4 <am_hal_ctimer_period_set>
                             ticks_from_now, 0);

    /* Enable interrupts for this timer, in case they haven't been enabled
     * yet.
     */
    am_hal_ctimer_int_enable(isr_cfg);
     8ce:	9801      	ldr	r0, [sp, #4]
     8d0:	f000 fd32 	bl	1338 <am_hal_ctimer_int_enable>

    /* Restart the timer. */
    am_hal_ctimer_start(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH);
     8d4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
     8d8:	7c60      	ldrb	r0, [r4, #17]
     8da:	f000 fc47 	bl	116c <am_hal_ctimer_start>
}
     8de:	b003      	add	sp, #12
     8e0:	bd30      	pop	{r4, r5, pc}
    assert(rc == 0);
     8e2:	f7ff fcfd 	bl	2e0 <hal_debugger_connected>
     8e6:	b100      	cbz	r0, 8ea <apollo3_timer_set_ocmp+0x54>
     8e8:	be01      	bkpt	0x0001
     8ea:	2300      	movs	r3, #0
     8ec:	461a      	mov	r2, r3
     8ee:	4619      	mov	r1, r3
     8f0:	4618      	mov	r0, r3
     8f2:	f001 f925 	bl	1b40 <__assert_func>

000008f6 <apollo3_timer_set_ocmp_at>:
 * Configures a BSP timer to generate an interrupt at the speficied absolute
 * time.
 */
static void
apollo3_timer_set_ocmp_at(const struct apollo3_timer *bsp_timer, uint32_t at)
{
     8f6:	b530      	push	{r4, r5, lr}
     8f8:	b083      	sub	sp, #12
     8fa:	4605      	mov	r5, r0
     8fc:	460c      	mov	r4, r1
    uint32_t isr_cfg;
    uint32_t now;
    int32_t ticks_from_now;
    int rc;

    now = apollo3_timer_cur_ticks(bsp_timer);
     8fe:	f7ff ffc3 	bl	888 <apollo3_timer_cur_ticks>
    ticks_from_now = at - now;
     902:	1a21      	subs	r1, r4, r0
    if (ticks_from_now <= 0) {
     904:	2900      	cmp	r1, #0
     906:	dd04      	ble.n	912 <apollo3_timer_set_ocmp_at+0x1c>
        /* Event already occurred. */
        rc = apollo3_timer_isr_cfg(bsp_timer, &isr_cfg);
        assert(rc == 0);
        am_hal_ctimer_int_set(isr_cfg);
    } else {
        apollo3_timer_set_ocmp(bsp_timer, ticks_from_now);
     908:	4628      	mov	r0, r5
     90a:	f7ff ffc4 	bl	896 <apollo3_timer_set_ocmp>
    }
}
     90e:	b003      	add	sp, #12
     910:	bd30      	pop	{r4, r5, pc}
        rc = apollo3_timer_isr_cfg(bsp_timer, &isr_cfg);
     912:	a901      	add	r1, sp, #4
     914:	4628      	mov	r0, r5
     916:	f7ff ffad 	bl	874 <apollo3_timer_isr_cfg>
        assert(rc == 0);
     91a:	b918      	cbnz	r0, 924 <apollo3_timer_set_ocmp_at+0x2e>
        am_hal_ctimer_int_set(isr_cfg);
     91c:	9801      	ldr	r0, [sp, #4]
     91e:	f000 fd43 	bl	13a8 <am_hal_ctimer_int_set>
     922:	e7f4      	b.n	90e <apollo3_timer_set_ocmp_at+0x18>
        assert(rc == 0);
     924:	f7ff fcdc 	bl	2e0 <hal_debugger_connected>
     928:	b100      	cbz	r0, 92c <apollo3_timer_set_ocmp_at+0x36>
     92a:	be01      	bkpt	0x0001
     92c:	2300      	movs	r3, #0
     92e:	461a      	mov	r2, r3
     930:	4619      	mov	r1, r3
     932:	4618      	mov	r0, r3
     934:	f001 f904 	bl	1b40 <__assert_func>

00000938 <apollo3_timer_clear_ocmp>:
/**
 * Unsets a scheduled interrupt for the specified BSP timer.
 */
static void
apollo3_timer_clear_ocmp(const struct apollo3_timer *bsp_timer)
{
     938:	b500      	push	{lr}
     93a:	b083      	sub	sp, #12
    uint32_t isr_cfg;
    int rc;

    rc = apollo3_timer_isr_cfg(bsp_timer, &isr_cfg);
     93c:	a901      	add	r1, sp, #4
     93e:	f7ff ff99 	bl	874 <apollo3_timer_isr_cfg>
    assert(rc == 0);
     942:	b928      	cbnz	r0, 950 <apollo3_timer_clear_ocmp+0x18>

    am_hal_ctimer_int_disable(isr_cfg);
     944:	9801      	ldr	r0, [sp, #4]
     946:	f000 fd0b 	bl	1360 <am_hal_ctimer_int_disable>
}
     94a:	b003      	add	sp, #12
     94c:	f85d fb04 	ldr.w	pc, [sp], #4
    assert(rc == 0);
     950:	f7ff fcc6 	bl	2e0 <hal_debugger_connected>
     954:	b100      	cbz	r0, 958 <apollo3_timer_clear_ocmp+0x20>
     956:	be01      	bkpt	0x0001
     958:	2300      	movs	r3, #0
     95a:	461a      	mov	r2, r3
     95c:	4619      	mov	r1, r3
     95e:	4618      	mov	r0, r3
     960:	f001 f8ee 	bl	1b40 <__assert_func>

00000964 <apollo3_timer_chk_queue>:
 * Executes callbacks for all expired timers in a BSP timer's queue.  This
 * function is called when a timer interrupt is handled.
 */
static void
apollo3_timer_chk_queue(struct apollo3_timer *bsp_timer)
{
     964:	b570      	push	{r4, r5, r6, lr}
     966:	4605      	mov	r5, r0
    struct hal_timer *timer;
    uint32_t ticks;
    os_sr_t sr;

    OS_ENTER_CRITICAL(sr);
     968:	f001 f8e1 	bl	1b2e <os_arch_save_sr>
     96c:	4606      	mov	r6, r0

    /* Remove and process each expired timer in the sorted queue. */
    while ((timer = TAILQ_FIRST(&bsp_timer->hal_timer_q)) != NULL) {
     96e:	e009      	b.n	984 <apollo3_timer_chk_queue+0x20>
        ticks = apollo3_timer_cur_ticks(bsp_timer);
        if ((int32_t)(ticks - timer->expiry) >= 0) {
            TAILQ_REMOVE(&bsp_timer->hal_timer_q, timer, link);
     970:	6963      	ldr	r3, [r4, #20]
     972:	606b      	str	r3, [r5, #4]
     974:	6963      	ldr	r3, [r4, #20]
     976:	6922      	ldr	r2, [r4, #16]
     978:	601a      	str	r2, [r3, #0]
            timer->link.tqe_prev = NULL;
     97a:	2300      	movs	r3, #0
     97c:	6163      	str	r3, [r4, #20]
            timer->cb_func(timer->cb_arg);
     97e:	6863      	ldr	r3, [r4, #4]
     980:	68a0      	ldr	r0, [r4, #8]
     982:	4798      	blx	r3
    while ((timer = TAILQ_FIRST(&bsp_timer->hal_timer_q)) != NULL) {
     984:	682c      	ldr	r4, [r5, #0]
     986:	b164      	cbz	r4, 9a2 <apollo3_timer_chk_queue+0x3e>
        ticks = apollo3_timer_cur_ticks(bsp_timer);
     988:	4628      	mov	r0, r5
     98a:	f7ff ff7d 	bl	888 <apollo3_timer_cur_ticks>
        if ((int32_t)(ticks - timer->expiry) >= 0) {
     98e:	68e3      	ldr	r3, [r4, #12]
     990:	1ac0      	subs	r0, r0, r3
     992:	2800      	cmp	r0, #0
     994:	db05      	blt.n	9a2 <apollo3_timer_chk_queue+0x3e>
            TAILQ_REMOVE(&bsp_timer->hal_timer_q, timer, link);
     996:	6923      	ldr	r3, [r4, #16]
     998:	2b00      	cmp	r3, #0
     99a:	d0e9      	beq.n	970 <apollo3_timer_chk_queue+0xc>
     99c:	6962      	ldr	r2, [r4, #20]
     99e:	615a      	str	r2, [r3, #20]
     9a0:	e7e8      	b.n	974 <apollo3_timer_chk_queue+0x10>
    }

    /* If any timers remain, schedule an interrupt for the timer that expires
     * next.
     */
    if (timer != NULL) {
     9a2:	b13c      	cbz	r4, 9b4 <apollo3_timer_chk_queue+0x50>
        apollo3_timer_set_ocmp_at(bsp_timer, timer->expiry);
     9a4:	68e1      	ldr	r1, [r4, #12]
     9a6:	4628      	mov	r0, r5
     9a8:	f7ff ffa5 	bl	8f6 <apollo3_timer_set_ocmp_at>
    } else {
        apollo3_timer_clear_ocmp(bsp_timer);
    }

    OS_EXIT_CRITICAL(sr);
     9ac:	4630      	mov	r0, r6
     9ae:	f001 f8c4 	bl	1b3a <os_arch_restore_sr>
}
     9b2:	bd70      	pop	{r4, r5, r6, pc}
        apollo3_timer_clear_ocmp(bsp_timer);
     9b4:	4628      	mov	r0, r5
     9b6:	f7ff ffbf 	bl	938 <apollo3_timer_clear_ocmp>
     9ba:	e7f7      	b.n	9ac <apollo3_timer_chk_queue+0x48>

000009bc <apollo3_timer_isr>:
/**
 * Handles a ctimer interrupt.
 */
static void
apollo3_timer_isr(void)
{
     9bc:	b510      	push	{r4, lr}
    uint32_t status;

    /* Read the ctimer status to determine which timers generated the
     * interrupt.
     */
    status = am_hal_ctimer_int_status_get(true);
     9be:	2001      	movs	r0, #1
     9c0:	f000 fd02 	bl	13c8 <am_hal_ctimer_int_status_get>
     9c4:	4604      	mov	r4, r0
    am_hal_ctimer_int_clear(status);
     9c6:	f000 fcdf 	bl	1388 <am_hal_ctimer_int_clear>

    /* Service the appropriate timers. */
#if MYNEWT_VAL(TIMER_0_SOURCE)
    if (status & (AM_HAL_CTIMER_INT_TIMERA1C0 | AM_HAL_CTIMER_INT_TIMERA1C1)) {
     9ca:	f014 1f04 	tst.w	r4, #262148	; 0x40004
     9ce:	d100      	bne.n	9d2 <apollo3_timer_isr+0x16>
#if MYNEWT_VAL(TIMER_1_SOURCE)
    if (status & (AM_HAL_CTIMER_INT_TIMERA3C0 | AM_HAL_CTIMER_INT_TIMERA3C1)) {
        apollo3_timer_chk_queue(&apollo3_timer_1);
    }
#endif
}
     9d0:	bd10      	pop	{r4, pc}
        apollo3_timer_chk_queue(&apollo3_timer_0);
     9d2:	4802      	ldr	r0, [pc, #8]	; (9dc <apollo3_timer_isr+0x20>)
     9d4:	f7ff ffc6 	bl	964 <apollo3_timer_chk_queue>
}
     9d8:	e7fa      	b.n	9d0 <apollo3_timer_isr+0x14>
     9da:	bf00      	nop
     9dc:	10000104 	.word	0x10000104

000009e0 <hal_timer_init>:
 *
 * @return int          0: success; error code otherwise
 */
int
hal_timer_init(int timer_num, void *vcfg)
{
     9e0:	b510      	push	{r4, lr}
     9e2:	460c      	mov	r4, r1
    static int nvic_configured;

    const struct apollo3_timer_cfg *bsp_cfg;
    struct apollo3_timer *bsp_timer;

    bsp_timer = apollo3_timer_resolve(timer_num);
     9e4:	f7ff fee0 	bl	7a8 <apollo3_timer_resolve>
    if (bsp_timer == NULL) {
     9e8:	b1b8      	cbz	r0, a1a <hal_timer_init+0x3a>
     9ea:	4603      	mov	r3, r0
        return SYS_EINVAL;
    }

    if (!nvic_configured) {
     9ec:	4a0c      	ldr	r2, [pc, #48]	; (a20 <hal_timer_init+0x40>)
     9ee:	6812      	ldr	r2, [r2, #0]
     9f0:	b97a      	cbnz	r2, a12 <hal_timer_init+0x32>
        nvic_configured = 1;
     9f2:	4a0b      	ldr	r2, [pc, #44]	; (a20 <hal_timer_init+0x40>)
     9f4:	2101      	movs	r1, #1
     9f6:	6011      	str	r1, [r2, #0]
  uint32_t vectors = (uint32_t )SCB->VTOR;
     9f8:	4a0a      	ldr	r2, [pc, #40]	; (a24 <hal_timer_init+0x44>)
     9fa:	6892      	ldr	r2, [r2, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
     9fc:	490a      	ldr	r1, [pc, #40]	; (a28 <hal_timer_init+0x48>)
     9fe:	6791      	str	r1, [r2, #120]	; 0x78
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     a00:	4a0a      	ldr	r2, [pc, #40]	; (a2c <hal_timer_init+0x4c>)
     a02:	21e0      	movs	r1, #224	; 0xe0
     a04:	f882 130e 	strb.w	r1, [r2, #782]	; 0x30e
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     a08:	f44f 4180 	mov.w	r1, #16384	; 0x4000
     a0c:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     a10:	6011      	str	r1, [r2, #0]
        NVIC_ClearPendingIRQ(CTIMER_IRQn);
        NVIC_EnableIRQ(CTIMER_IRQn);
    }

    bsp_cfg = vcfg;
    bsp_timer->cfg = *bsp_cfg;
     a12:	7822      	ldrb	r2, [r4, #0]
     a14:	721a      	strb	r2, [r3, #8]

    return 0;
     a16:	2000      	movs	r0, #0
}
     a18:	bd10      	pop	{r4, pc}
        return SYS_EINVAL;
     a1a:	f06f 0001 	mvn.w	r0, #1
     a1e:	e7fb      	b.n	a18 <hal_timer_init+0x38>
     a20:	10000184 	.word	0x10000184
     a24:	e000ed00 	.word	0xe000ed00
     a28:	000009bd 	.word	0x000009bd
     a2c:	e000e100 	.word	0xe000e100

00000a30 <hal_timer_config>:
 *
 * @return int
 */
int
hal_timer_config(int timer_num, uint32_t freq_hz)
{
     a30:	b570      	push	{r4, r5, r6, lr}
     a32:	b082      	sub	sp, #8
     a34:	460d      	mov	r5, r1
    uint32_t cont_cfg;
    uint32_t once_cfg;
    uint32_t sdk_cfg;
    int rc;

    bsp_timer = apollo3_timer_resolve(timer_num);
     a36:	f7ff feb7 	bl	7a8 <apollo3_timer_resolve>
    if (bsp_timer == NULL) {
     a3a:	b370      	cbz	r0, a9a <hal_timer_config+0x6a>
     a3c:	4604      	mov	r4, r0
        return SYS_EINVAL;
    }

    rc = apollo3_timer_sdk_cfg(&bsp_timer->cfg, freq_hz, &bsp_timer->freq_hz,
     a3e:	ab01      	add	r3, sp, #4
     a40:	f100 020c 	add.w	r2, r0, #12
     a44:	4629      	mov	r1, r5
     a46:	3008      	adds	r0, #8
     a48:	f7ff fed6 	bl	7f8 <apollo3_timer_sdk_cfg>
                               &sdk_cfg);
    if (rc != 0) {
     a4c:	4605      	mov	r5, r0
     a4e:	b110      	cbz	r0, a56 <hal_timer_config+0x26>

    /* Start the continuous timer. */
    am_hal_ctimer_start(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH);

    return 0;
}
     a50:	4628      	mov	r0, r5
     a52:	b002      	add	sp, #8
     a54:	bd70      	pop	{r4, r5, r6, pc}
    cont_cfg = sdk_cfg | AM_HAL_CTIMER_FN_CONTINUOUS;
     a56:	9e01      	ldr	r6, [sp, #4]
     a58:	f446 76c0 	orr.w	r6, r6, #384	; 0x180
    am_hal_ctimer_clear(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH);
     a5c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
     a60:	7c20      	ldrb	r0, [r4, #16]
     a62:	f000 fbc3 	bl	11ec <am_hal_ctimer_clear>
    am_hal_ctimer_config_single(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH,
     a66:	4632      	mov	r2, r6
     a68:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
     a6c:	7c20      	ldrb	r0, [r4, #16]
     a6e:	f000 fb3d 	bl	10ec <am_hal_ctimer_config_single>
    once_cfg = sdk_cfg | AM_HAL_CTIMER_FN_ONCE | AM_HAL_CTIMER_INT_ENABLE;
     a72:	9e01      	ldr	r6, [sp, #4]
     a74:	f446 7600 	orr.w	r6, r6, #512	; 0x200
    am_hal_ctimer_clear(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH);
     a78:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
     a7c:	7c60      	ldrb	r0, [r4, #17]
     a7e:	f000 fbb5 	bl	11ec <am_hal_ctimer_clear>
    am_hal_ctimer_config_single(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH,
     a82:	4632      	mov	r2, r6
     a84:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
     a88:	7c60      	ldrb	r0, [r4, #17]
     a8a:	f000 fb2f 	bl	10ec <am_hal_ctimer_config_single>
    am_hal_ctimer_start(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH);
     a8e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
     a92:	7c20      	ldrb	r0, [r4, #16]
     a94:	f000 fb6a 	bl	116c <am_hal_ctimer_start>
    return 0;
     a98:	e7da      	b.n	a50 <hal_timer_config+0x20>
        return SYS_EINVAL;
     a9a:	f06f 0501 	mvn.w	r5, #1
     a9e:	e7d7      	b.n	a50 <hal_timer_config+0x20>

00000aa0 <apollo3_uart_irqh_x>:
    UARTn(0)->DR = data;
}

static void
apollo3_uart_irqh_x(int num)
{
     aa0:	b538      	push	{r3, r4, r5, lr}
     aa2:	4604      	mov	r4, r0

    os_trace_isr_enter();

    u = &uarts[num];

    status = UARTn(0)->IES;
     aa4:	4b2f      	ldr	r3, [pc, #188]	; (b64 <apollo3_uart_irqh_x+0xc4>)
     aa6:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
    UARTn(0)->IEC &= ~status;
     aa8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
     aaa:	ea22 0205 	bic.w	r2, r2, r5
     aae:	645a      	str	r2, [r3, #68]	; 0x44

    if (status & (UART0_IES_TXRIS_Msk)) {
     ab0:	f015 0f20 	tst.w	r5, #32
     ab4:	d034      	beq.n	b20 <apollo3_uart_irqh_x+0x80>
        if (u->u_tx_started) {
     ab6:	eb00 0380 	add.w	r3, r0, r0, lsl #2
     aba:	4a2b      	ldr	r2, [pc, #172]	; (b68 <apollo3_uart_irqh_x+0xc8>)
     abc:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
     ac0:	f013 0f04 	tst.w	r3, #4
     ac4:	d02c      	beq.n	b20 <apollo3_uart_irqh_x+0x80>
            while (1) {
                if (UARTn(0)->FR & UART0_FR_TXFF_Msk) {
     ac6:	4b27      	ldr	r3, [pc, #156]	; (b64 <apollo3_uart_irqh_x+0xc4>)
     ac8:	699b      	ldr	r3, [r3, #24]
     aca:	f013 0f20 	tst.w	r3, #32
     ace:	d127      	bne.n	b20 <apollo3_uart_irqh_x+0x80>
                    break;
                }

                data = u->u_tx_func(u->u_func_arg);
     ad0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
     ad4:	4a24      	ldr	r2, [pc, #144]	; (b68 <apollo3_uart_irqh_x+0xc8>)
     ad6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
     ada:	689a      	ldr	r2, [r3, #8]
     adc:	6918      	ldr	r0, [r3, #16]
     ade:	4790      	blx	r2
                if (data < 0) {
     ae0:	2800      	cmp	r0, #0
     ae2:	db02      	blt.n	aea <apollo3_uart_irqh_x+0x4a>
                    apollo3_uart_disable_tx_irq();
                    u->u_tx_started = 0;
                    break;
                }

                UARTn(0)->DR = data;
     ae4:	4b1f      	ldr	r3, [pc, #124]	; (b64 <apollo3_uart_irqh_x+0xc4>)
     ae6:	6018      	str	r0, [r3, #0]
                if (UARTn(0)->FR & UART0_FR_TXFF_Msk) {
     ae8:	e7ed      	b.n	ac6 <apollo3_uart_irqh_x+0x26>
                    if (u->u_tx_done) {
     aea:	eb04 0384 	add.w	r3, r4, r4, lsl #2
     aee:	4a1e      	ldr	r2, [pc, #120]	; (b68 <apollo3_uart_irqh_x+0xc8>)
     af0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
     af4:	68d9      	ldr	r1, [r3, #12]
     af6:	b129      	cbz	r1, b04 <apollo3_uart_irqh_x+0x64>
                        u->u_tx_done(u->u_func_arg);
     af8:	eb04 0384 	add.w	r3, r4, r4, lsl #2
     afc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
     b00:	6918      	ldr	r0, [r3, #16]
     b02:	4788      	blx	r1
    UARTn(0)->IER &= ~(UART0_IER_TXIM_Msk);
     b04:	4a17      	ldr	r2, [pc, #92]	; (b64 <apollo3_uart_irqh_x+0xc4>)
     b06:	6b93      	ldr	r3, [r2, #56]	; 0x38
     b08:	f023 0320 	bic.w	r3, r3, #32
     b0c:	6393      	str	r3, [r2, #56]	; 0x38
                    u->u_tx_started = 0;
     b0e:	4b16      	ldr	r3, [pc, #88]	; (b68 <apollo3_uart_irqh_x+0xc8>)
     b10:	eb04 0284 	add.w	r2, r4, r4, lsl #2
     b14:	f813 1022 	ldrb.w	r1, [r3, r2, lsl #2]
     b18:	f36f 0182 	bfc	r1, #2, #1
     b1c:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
            }
        }
    }

    if (status & (UART0_IES_RXRIS_Msk | UART0_IES_RTRIS_Msk)) {
     b20:	f015 0f50 	tst.w	r5, #80	; 0x50
     b24:	d100      	bne.n	b28 <apollo3_uart_irqh_x+0x88>
            }
        }
    }

    os_trace_isr_exit();
}
     b26:	bd38      	pop	{r3, r4, r5, pc}
        while (!(UARTn(0)->FR & UART0_FR_RXFE_Msk)) {
     b28:	4b0e      	ldr	r3, [pc, #56]	; (b64 <apollo3_uart_irqh_x+0xc4>)
     b2a:	699b      	ldr	r3, [r3, #24]
     b2c:	f013 0f10 	tst.w	r3, #16
     b30:	d1f9      	bne.n	b26 <apollo3_uart_irqh_x+0x86>
            u->u_rx_buf = UARTn(0)->DR;
     b32:	4b0c      	ldr	r3, [pc, #48]	; (b64 <apollo3_uart_irqh_x+0xc4>)
     b34:	6819      	ldr	r1, [r3, #0]
     b36:	b2c9      	uxtb	r1, r1
     b38:	eb04 0384 	add.w	r3, r4, r4, lsl #2
     b3c:	4a0a      	ldr	r2, [pc, #40]	; (b68 <apollo3_uart_irqh_x+0xc8>)
     b3e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
     b42:	7059      	strb	r1, [r3, #1]
            rc = u->u_rx_func(u->u_func_arg, u->u_rx_buf);
     b44:	685a      	ldr	r2, [r3, #4]
     b46:	6918      	ldr	r0, [r3, #16]
     b48:	4790      	blx	r2
            if (rc < 0) {
     b4a:	2800      	cmp	r0, #0
     b4c:	daec      	bge.n	b28 <apollo3_uart_irqh_x+0x88>
                u->u_rx_stall = 1;
     b4e:	4a06      	ldr	r2, [pc, #24]	; (b68 <apollo3_uart_irqh_x+0xc8>)
     b50:	eb04 0484 	add.w	r4, r4, r4, lsl #2
     b54:	f812 3024 	ldrb.w	r3, [r2, r4, lsl #2]
     b58:	f043 0302 	orr.w	r3, r3, #2
     b5c:	f802 3024 	strb.w	r3, [r2, r4, lsl #2]
                break;
     b60:	e7e1      	b.n	b26 <apollo3_uart_irqh_x+0x86>
     b62:	bf00      	nop
     b64:	4001c000 	.word	0x4001c000
     b68:	1000018c 	.word	0x1000018c

00000b6c <apollo3_uart_irqh_0>:

static void apollo3_uart_irqh_0(void) { apollo3_uart_irqh_x(0); }
     b6c:	b508      	push	{r3, lr}
     b6e:	2000      	movs	r0, #0
     b70:	f7ff ff96 	bl	aa0 <apollo3_uart_irqh_x>
     b74:	bd08      	pop	{r3, pc}

00000b76 <apollo3_uart_irqh_1>:
static void apollo3_uart_irqh_1(void) { apollo3_uart_irqh_x(1); }
     b76:	b508      	push	{r3, lr}
     b78:	2001      	movs	r0, #1
     b7a:	f7ff ff91 	bl	aa0 <apollo3_uart_irqh_x>
     b7e:	bd08      	pop	{r3, pc}

00000b80 <apollo3_uart_irq_info>:
apollo3_uart_irq_info(int port, int *out_irqn, apollo3_uart_irqh_t **out_irqh)
{
    apollo3_uart_irqh_t *irqh;
    int irqn;

    switch (port) {
     b80:	b148      	cbz	r0, b96 <apollo3_uart_irq_info+0x16>
     b82:	2801      	cmp	r0, #1
     b84:	d10a      	bne.n	b9c <apollo3_uart_irq_info+0x1c>
        irqn = UART0_IRQn;
        irqh = apollo3_uart_irqh_0;
        break;

    case 1:
        irqn = UART1_IRQn;
     b86:	2010      	movs	r0, #16
        irqh = apollo3_uart_irqh_1;
     b88:	4b07      	ldr	r3, [pc, #28]	; (ba8 <apollo3_uart_irq_info+0x28>)

    default:
        return -1;
    }

    if (out_irqn != NULL) {
     b8a:	b101      	cbz	r1, b8e <apollo3_uart_irq_info+0xe>
        *out_irqn = irqn;
     b8c:	6008      	str	r0, [r1, #0]
    }
    if (out_irqh != NULL) {
     b8e:	b142      	cbz	r2, ba2 <apollo3_uart_irq_info+0x22>
        *out_irqh = irqh;
     b90:	6013      	str	r3, [r2, #0]
    }
    return 0;
     b92:	2000      	movs	r0, #0
     b94:	4770      	bx	lr
    switch (port) {
     b96:	200f      	movs	r0, #15
     b98:	4b04      	ldr	r3, [pc, #16]	; (bac <apollo3_uart_irq_info+0x2c>)
     b9a:	e7f6      	b.n	b8a <apollo3_uart_irq_info+0xa>
     b9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
     ba0:	4770      	bx	lr
    return 0;
     ba2:	2000      	movs	r0, #0
}
     ba4:	4770      	bx	lr
     ba6:	bf00      	nop
     ba8:	00000b77 	.word	0x00000b77
     bac:	00000b6d 	.word	0x00000b6d

00000bb0 <apollo3_uart_set_nvic>:

static void
apollo3_uart_set_nvic(int port)
{
     bb0:	b500      	push	{lr}
     bb2:	b083      	sub	sp, #12
    apollo3_uart_irqh_t *irqh;
    int irqn;
    int rc;

    rc = apollo3_uart_irq_info(port, &irqn, &irqh);
     bb4:	aa01      	add	r2, sp, #4
     bb6:	4669      	mov	r1, sp
     bb8:	f7ff ffe2 	bl	b80 <apollo3_uart_irq_info>
    assert(rc == 0);
     bbc:	b950      	cbnz	r0, bd4 <apollo3_uart_set_nvic+0x24>

    NVIC_SetVector(irqn, (uint32_t)irqh);
     bbe:	f99d 3000 	ldrsb.w	r3, [sp]
  uint32_t vectors = (uint32_t )SCB->VTOR;
     bc2:	4a09      	ldr	r2, [pc, #36]	; (be8 <apollo3_uart_set_nvic+0x38>)
     bc4:	6892      	ldr	r2, [r2, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
     bc6:	3310      	adds	r3, #16
     bc8:	9901      	ldr	r1, [sp, #4]
     bca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
     bce:	b003      	add	sp, #12
     bd0:	f85d fb04 	ldr.w	pc, [sp], #4
    assert(rc == 0);
     bd4:	f7ff fb84 	bl	2e0 <hal_debugger_connected>
     bd8:	b100      	cbz	r0, bdc <apollo3_uart_set_nvic+0x2c>
     bda:	be01      	bkpt	0x0001
     bdc:	2300      	movs	r3, #0
     bde:	461a      	mov	r2, r3
     be0:	4619      	mov	r1, r3
     be2:	4618      	mov	r0, r3
     be4:	f000 ffac 	bl	1b40 <__assert_func>
     be8:	e000ed00 	.word	0xe000ed00

00000bec <hal_uart_init_cbs>:
    if (port >= UART_CNT) {
     bec:	2801      	cmp	r0, #1
     bee:	dc14      	bgt.n	c1a <hal_uart_init_cbs+0x2e>
{
     bf0:	b430      	push	{r4, r5}
    if (u->u_open) {
     bf2:	eb00 0480 	add.w	r4, r0, r0, lsl #2
     bf6:	4d0c      	ldr	r5, [pc, #48]	; (c28 <hal_uart_init_cbs+0x3c>)
     bf8:	f815 4024 	ldrb.w	r4, [r5, r4, lsl #2]
     bfc:	f014 0f01 	tst.w	r4, #1
     c00:	d10e      	bne.n	c20 <hal_uart_init_cbs+0x34>
    u->u_rx_func = rx_func;
     c02:	eb00 0480 	add.w	r4, r0, r0, lsl #2
     c06:	eb05 0484 	add.w	r4, r5, r4, lsl #2
     c0a:	6063      	str	r3, [r4, #4]
    u->u_tx_func = tx_func;
     c0c:	60a1      	str	r1, [r4, #8]
    u->u_tx_done = tx_done;
     c0e:	60e2      	str	r2, [r4, #12]
    u->u_func_arg = arg;
     c10:	9b02      	ldr	r3, [sp, #8]
     c12:	6123      	str	r3, [r4, #16]
    return 0;
     c14:	2000      	movs	r0, #0
}
     c16:	bc30      	pop	{r4, r5}
     c18:	4770      	bx	lr
        return -1;
     c1a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
     c1e:	4770      	bx	lr
        return -1;
     c20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
     c24:	e7f7      	b.n	c16 <hal_uart_init_cbs+0x2a>
     c26:	bf00      	nop
     c28:	1000018c 	.word	0x1000018c

00000c2c <hal_uart_start_tx>:
    if (port >= UART_CNT) {
     c2c:	2801      	cmp	r0, #1
     c2e:	dc49      	bgt.n	cc4 <hal_uart_start_tx+0x98>
{
     c30:	b538      	push	{r3, r4, r5, lr}
     c32:	4604      	mov	r4, r0
    if (!u->u_open) {
     c34:	eb00 0380 	add.w	r3, r0, r0, lsl #2
     c38:	4a23      	ldr	r2, [pc, #140]	; (cc8 <hal_uart_start_tx+0x9c>)
     c3a:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
     c3e:	f013 0f01 	tst.w	r3, #1
     c42:	d100      	bne.n	c46 <hal_uart_start_tx+0x1a>
}
     c44:	bd38      	pop	{r3, r4, r5, pc}
    OS_ENTER_CRITICAL(sr);
     c46:	f000 ff72 	bl	1b2e <os_arch_save_sr>
     c4a:	4605      	mov	r5, r0
    if (u->u_tx_started == 0) {
     c4c:	eb04 0384 	add.w	r3, r4, r4, lsl #2
     c50:	4a1d      	ldr	r2, [pc, #116]	; (cc8 <hal_uart_start_tx+0x9c>)
     c52:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
     c56:	f013 0f04 	tst.w	r3, #4
     c5a:	d11f      	bne.n	c9c <hal_uart_start_tx+0x70>
            if (UARTn(0)->FR&UART0_FR_TXFF_Msk) {
     c5c:	4b1b      	ldr	r3, [pc, #108]	; (ccc <hal_uart_start_tx+0xa0>)
     c5e:	699b      	ldr	r3, [r3, #24]
     c60:	f013 0f20 	tst.w	r3, #32
     c64:	d10c      	bne.n	c80 <hal_uart_start_tx+0x54>
            data = u->u_tx_func(u->u_func_arg);
     c66:	eb04 0384 	add.w	r3, r4, r4, lsl #2
     c6a:	4a17      	ldr	r2, [pc, #92]	; (cc8 <hal_uart_start_tx+0x9c>)
     c6c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
     c70:	689a      	ldr	r2, [r3, #8]
     c72:	6918      	ldr	r0, [r3, #16]
     c74:	4790      	blx	r2
            if (data < 0) {
     c76:	2800      	cmp	r0, #0
     c78:	db14      	blt.n	ca4 <hal_uart_start_tx+0x78>
            UARTn(0)->DR = data;
     c7a:	4b14      	ldr	r3, [pc, #80]	; (ccc <hal_uart_start_tx+0xa0>)
     c7c:	6018      	str	r0, [r3, #0]
            if (UARTn(0)->FR&UART0_FR_TXFF_Msk) {
     c7e:	e7ed      	b.n	c5c <hal_uart_start_tx+0x30>
                u->u_tx_started = 1;
     c80:	4a11      	ldr	r2, [pc, #68]	; (cc8 <hal_uart_start_tx+0x9c>)
     c82:	eb04 0484 	add.w	r4, r4, r4, lsl #2
     c86:	f812 3024 	ldrb.w	r3, [r2, r4, lsl #2]
     c8a:	f043 0304 	orr.w	r3, r3, #4
     c8e:	f802 3024 	strb.w	r3, [r2, r4, lsl #2]
    UARTn(0)->IER |= (UART0_IER_TXIM_Msk);
     c92:	4a0e      	ldr	r2, [pc, #56]	; (ccc <hal_uart_start_tx+0xa0>)
     c94:	6b93      	ldr	r3, [r2, #56]	; 0x38
     c96:	f043 0320 	orr.w	r3, r3, #32
     c9a:	6393      	str	r3, [r2, #56]	; 0x38
    OS_EXIT_CRITICAL(sr);
     c9c:	4628      	mov	r0, r5
     c9e:	f000 ff4c 	bl	1b3a <os_arch_restore_sr>
     ca2:	e7cf      	b.n	c44 <hal_uart_start_tx+0x18>
                if (u->u_tx_done) {
     ca4:	eb04 0384 	add.w	r3, r4, r4, lsl #2
     ca8:	4a07      	ldr	r2, [pc, #28]	; (cc8 <hal_uart_start_tx+0x9c>)
     caa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
     cae:	68da      	ldr	r2, [r3, #12]
     cb0:	2a00      	cmp	r2, #0
     cb2:	d0f3      	beq.n	c9c <hal_uart_start_tx+0x70>
                    u->u_tx_done(u->u_func_arg);
     cb4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
     cb8:	4b03      	ldr	r3, [pc, #12]	; (cc8 <hal_uart_start_tx+0x9c>)
     cba:	eb03 0484 	add.w	r4, r3, r4, lsl #2
     cbe:	6920      	ldr	r0, [r4, #16]
     cc0:	4790      	blx	r2
     cc2:	e7eb      	b.n	c9c <hal_uart_start_tx+0x70>
     cc4:	4770      	bx	lr
     cc6:	bf00      	nop
     cc8:	1000018c 	.word	0x1000018c
     ccc:	4001c000 	.word	0x4001c000

00000cd0 <hal_uart_start_rx>:
    if (port >= UART_CNT) {
     cd0:	2801      	cmp	r0, #1
     cd2:	dc2c      	bgt.n	d2e <hal_uart_start_rx+0x5e>
{
     cd4:	b538      	push	{r3, r4, r5, lr}
     cd6:	4604      	mov	r4, r0
    if (!u->u_open) {
     cd8:	eb00 0380 	add.w	r3, r0, r0, lsl #2
     cdc:	4a14      	ldr	r2, [pc, #80]	; (d30 <hal_uart_start_rx+0x60>)
     cde:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
     ce2:	f013 0f01 	tst.w	r3, #1
     ce6:	d002      	beq.n	cee <hal_uart_start_rx+0x1e>
    if (u->u_rx_stall) {
     ce8:	f013 0f02 	tst.w	r3, #2
     cec:	d100      	bne.n	cf0 <hal_uart_start_rx+0x20>
}
     cee:	bd38      	pop	{r3, r4, r5, pc}
        OS_ENTER_CRITICAL(sr);
     cf0:	f000 ff1d 	bl	1b2e <os_arch_save_sr>
     cf4:	4605      	mov	r5, r0
        rc = u->u_rx_func(u->u_func_arg, u->u_rx_buf);
     cf6:	eb04 0384 	add.w	r3, r4, r4, lsl #2
     cfa:	4a0d      	ldr	r2, [pc, #52]	; (d30 <hal_uart_start_rx+0x60>)
     cfc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
     d00:	685a      	ldr	r2, [r3, #4]
     d02:	7859      	ldrb	r1, [r3, #1]
     d04:	6918      	ldr	r0, [r3, #16]
     d06:	4790      	blx	r2
        if (rc == 0) {
     d08:	b968      	cbnz	r0, d26 <hal_uart_start_rx+0x56>
            u->u_rx_stall = 0;
     d0a:	4b09      	ldr	r3, [pc, #36]	; (d30 <hal_uart_start_rx+0x60>)
     d0c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
     d10:	f813 2024 	ldrb.w	r2, [r3, r4, lsl #2]
     d14:	f36f 0241 	bfc	r2, #1, #1
     d18:	f803 2024 	strb.w	r2, [r3, r4, lsl #2]
    UARTn(0)->IER |= (UART0_IER_RTIM_Msk |
     d1c:	4a05      	ldr	r2, [pc, #20]	; (d34 <hal_uart_start_rx+0x64>)
     d1e:	6b93      	ldr	r3, [r2, #56]	; 0x38
     d20:	f043 0350 	orr.w	r3, r3, #80	; 0x50
     d24:	6393      	str	r3, [r2, #56]	; 0x38
        OS_EXIT_CRITICAL(sr);
     d26:	4628      	mov	r0, r5
     d28:	f000 ff07 	bl	1b3a <os_arch_restore_sr>
     d2c:	e7df      	b.n	cee <hal_uart_start_rx+0x1e>
     d2e:	4770      	bx	lr
     d30:	1000018c 	.word	0x1000018c
     d34:	4001c000 	.word	0x4001c000

00000d38 <hal_uart_blocking_tx>:
    if (port >= UART_CNT) {
     d38:	2801      	cmp	r0, #1
     d3a:	dc0e      	bgt.n	d5a <hal_uart_blocking_tx+0x22>
    if (!u->u_open) {
     d3c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
     d40:	4b06      	ldr	r3, [pc, #24]	; (d5c <hal_uart_blocking_tx+0x24>)
     d42:	f813 3020 	ldrb.w	r3, [r3, r0, lsl #2]
     d46:	f013 0f01 	tst.w	r3, #1
     d4a:	d006      	beq.n	d5a <hal_uart_blocking_tx+0x22>
    while (UARTn(0)->FR & UART0_FR_TXFF_Msk);
     d4c:	4b04      	ldr	r3, [pc, #16]	; (d60 <hal_uart_blocking_tx+0x28>)
     d4e:	699b      	ldr	r3, [r3, #24]
     d50:	f013 0f20 	tst.w	r3, #32
     d54:	d1fa      	bne.n	d4c <hal_uart_blocking_tx+0x14>
    UARTn(0)->DR = data;
     d56:	4b02      	ldr	r3, [pc, #8]	; (d60 <hal_uart_blocking_tx+0x28>)
     d58:	6019      	str	r1, [r3, #0]
}
     d5a:	4770      	bx	lr
     d5c:	1000018c 	.word	0x1000018c
     d60:	4001c000 	.word	0x4001c000

00000d64 <hal_uart_init>:
    struct apollo3_uart_cfg *cfg;
    am_hal_gpio_pincfg_t pincfg;

    cfg = arg;

    if (port >= UART_CNT) {
     d64:	2801      	cmp	r0, #1
     d66:	f300 80bf 	bgt.w	ee8 <hal_uart_init+0x184>
{
     d6a:	b570      	push	{r4, r5, r6, lr}
     d6c:	4606      	mov	r6, r0
     d6e:	460c      	mov	r4, r1
        return SYS_EINVAL;
    }

    switch (cfg->suc_pin_tx) {
     d70:	7808      	ldrb	r0, [r1, #0]
     d72:	1e43      	subs	r3, r0, #1
     d74:	2b26      	cmp	r3, #38	; 0x26
     d76:	f200 80ba 	bhi.w	eee <hal_uart_init+0x18a>
     d7a:	e8df f003 	tbb	[pc, r3]
     d7e:	b814      	.short	0xb814
     d80:	b8b8b8b8 	.word	0xb8b8b8b8
     d84:	b8b8b838 	.word	0xb8b8b838
     d88:	b8b8b8b8 	.word	0xb8b8b8b8
     d8c:	b8b83db8 	.word	0xb8b83db8
     d90:	42b83db8 	.word	0x42b83db8
     d94:	b8b8b8b8 	.word	0xb8b8b8b8
     d98:	3db8b8b8 	.word	0x3db8b8b8
     d9c:	b8b8b8b8 	.word	0xb8b8b8b8
     da0:	b8b8b8b8 	.word	0xb8b8b8b8
     da4:	42          	.byte	0x42
     da5:	00          	.byte	0x00
    case 1:
        pincfg.uFuncSel = 2;
     da6:	2500      	movs	r5, #0
     da8:	2302      	movs	r3, #2
     daa:	f363 0502 	bfi	r5, r3, #0, #3
        break;

    default:
        return SYS_EINVAL;
    }
    pincfg.eDriveStrength = AM_HAL_GPIO_PIN_DRIVESTRENGTH_2MA;
     dae:	f36f 2509 	bfc	r5, #8, #2
    am_hal_gpio_pinconfig(cfg->suc_pin_tx, pincfg);
     db2:	4629      	mov	r1, r5
     db4:	f000 fb7e 	bl	14b4 <am_hal_gpio_pinconfig>

    switch (cfg->suc_pin_rx) {
     db8:	7860      	ldrb	r0, [r4, #1]
     dba:	1e83      	subs	r3, r0, #2
     dbc:	2b26      	cmp	r3, #38	; 0x26
     dbe:	f200 8099 	bhi.w	ef4 <hal_uart_init+0x190>
     dc2:	e8df f003 	tbb	[pc, r3]
     dc6:	9722      	.short	0x9722
     dc8:	97979797 	.word	0x97979797
     dcc:	43979797 	.word	0x43979797
     dd0:	97979797 	.word	0x97979797
     dd4:	97974397 	.word	0x97974397
     dd8:	4b974797 	.word	0x4b974797
     ddc:	97979797 	.word	0x97979797
     de0:	47979797 	.word	0x47979797
     de4:	97979797 	.word	0x97979797
     de8:	97979797 	.word	0x97979797
     dec:	4b          	.byte	0x4b
     ded:	00          	.byte	0x00
        pincfg.uFuncSel = 5;
     dee:	2500      	movs	r5, #0
     df0:	2305      	movs	r3, #5
     df2:	f363 0502 	bfi	r5, r3, #0, #3
        break;
     df6:	e7da      	b.n	dae <hal_uart_init+0x4a>
        pincfg.uFuncSel = 4;
     df8:	2500      	movs	r5, #0
     dfa:	2304      	movs	r3, #4
     dfc:	f363 0502 	bfi	r5, r3, #0, #3
        break;
     e00:	e7d5      	b.n	dae <hal_uart_init+0x4a>
        pincfg.uFuncSel = 0;
     e02:	2500      	movs	r5, #0
     e04:	f36f 0502 	bfc	r5, #0, #3
        break;
     e08:	e7d1      	b.n	dae <hal_uart_init+0x4a>
    case 2:
        pincfg.uFuncSel = 2;
     e0a:	2302      	movs	r3, #2
     e0c:	f363 0502 	bfi	r5, r3, #0, #3
        break;

    default:
        return SYS_EINVAL;
    }
    am_hal_gpio_pinconfig(cfg->suc_pin_rx, pincfg);
     e10:	4629      	mov	r1, r5
     e12:	f000 fb4f 	bl	14b4 <am_hal_gpio_pinconfig>

    /* RTS pin is optional. */
    if (cfg->suc_pin_rts != 0) {
     e16:	78a0      	ldrb	r0, [r4, #2]
     e18:	b340      	cbz	r0, e6c <hal_uart_init+0x108>
        switch (cfg->suc_pin_rts) {
     e1a:	1ec3      	subs	r3, r0, #3
     e1c:	2b26      	cmp	r3, #38	; 0x26
     e1e:	d86c      	bhi.n	efa <hal_uart_init+0x196>
     e20:	e8df f003 	tbb	[pc, r3]
     e24:	6b3d6b1f 	.word	0x6b3d6b1f
     e28:	6b6b6b6b 	.word	0x6b6b6b6b
     e2c:	6b416b6b 	.word	0x6b416b6b
     e30:	6b6b6b6b 	.word	0x6b6b6b6b
     e34:	6b6b6b6b 	.word	0x6b6b6b6b
     e38:	6b6b6b6b 	.word	0x6b6b6b6b
     e3c:	6b6b6b6b 	.word	0x6b6b6b6b
     e40:	6b6b6b6b 	.word	0x6b6b6b6b
     e44:	6b3d6b41 	.word	0x6b3d6b41
     e48:	6b6b      	.short	0x6b6b
     e4a:	45          	.byte	0x45
     e4b:	00          	.byte	0x00
        pincfg.uFuncSel = 6;
     e4c:	2306      	movs	r3, #6
     e4e:	f363 0502 	bfi	r5, r3, #0, #3
        break;
     e52:	e7dd      	b.n	e10 <hal_uart_init+0xac>
        pincfg.uFuncSel = 4;
     e54:	2304      	movs	r3, #4
     e56:	f363 0502 	bfi	r5, r3, #0, #3
        break;
     e5a:	e7d9      	b.n	e10 <hal_uart_init+0xac>
        pincfg.uFuncSel = 0;
     e5c:	f36f 0502 	bfc	r5, #0, #3
        break;
     e60:	e7d6      	b.n	e10 <hal_uart_init+0xac>
        case 3:
            pincfg.uFuncSel = 0;
     e62:	f36f 0502 	bfc	r5, #0, #3
            break;

        default:
            return SYS_EINVAL;
        }
        am_hal_gpio_pinconfig(cfg->suc_pin_rts, pincfg);
     e66:	4629      	mov	r1, r5
     e68:	f000 fb24 	bl	14b4 <am_hal_gpio_pinconfig>
    }

    /* CTS pin is optional. */
    if (cfg->suc_pin_cts != 0) {
     e6c:	78e0      	ldrb	r0, [r4, #3]
     e6e:	b330      	cbz	r0, ebe <hal_uart_init+0x15a>
        switch (cfg->suc_pin_cts) {
     e70:	1f03      	subs	r3, r0, #4
     e72:	2b22      	cmp	r3, #34	; 0x22
     e74:	d844      	bhi.n	f00 <hal_uart_init+0x19c>
     e76:	e8df f003 	tbb	[pc, r3]
     e7a:	431d      	.short	0x431d
     e7c:	4343432b 	.word	0x4343432b
     e80:	432f4343 	.word	0x432f4343
     e84:	43434343 	.word	0x43434343
     e88:	43434343 	.word	0x43434343
     e8c:	43434343 	.word	0x43434343
     e90:	33434343 	.word	0x33434343
     e94:	43434343 	.word	0x43434343
     e98:	432f4343 	.word	0x432f4343
     e9c:	2b          	.byte	0x2b
     e9d:	00          	.byte	0x00
            pincfg.uFuncSel = 2;
     e9e:	2302      	movs	r3, #2
     ea0:	f363 0502 	bfi	r5, r3, #0, #3
            break;
     ea4:	e7df      	b.n	e66 <hal_uart_init+0x102>
            pincfg.uFuncSel = 6;
     ea6:	2306      	movs	r3, #6
     ea8:	f363 0502 	bfi	r5, r3, #0, #3
            break;
     eac:	e7db      	b.n	e66 <hal_uart_init+0x102>
            pincfg.uFuncSel = 7;
     eae:	f045 0507 	orr.w	r5, r5, #7
            break;
     eb2:	e7d8      	b.n	e66 <hal_uart_init+0x102>
        case 4:
            pincfg.uFuncSel = 0;
     eb4:	f36f 0502 	bfc	r5, #0, #3

        default:
            return SYS_EINVAL;
        }
        pincfg.eDriveStrength = AM_HAL_GPIO_PIN_DRIVESTRENGTH_2MA;
        am_hal_gpio_pinconfig(cfg->suc_pin_cts, pincfg);
     eb8:	4629      	mov	r1, r5
     eba:	f000 fafb 	bl	14b4 <am_hal_gpio_pinconfig>
    }

    apollo3_uart_set_nvic(port);
     ebe:	4630      	mov	r0, r6
     ec0:	f7ff fe76 	bl	bb0 <apollo3_uart_set_nvic>

    am_hal_uart_initialize(0, &g_sCOMUART);
     ec4:	4910      	ldr	r1, [pc, #64]	; (f08 <hal_uart_init+0x1a4>)
     ec6:	2000      	movs	r0, #0
     ec8:	f000 fcfe 	bl	18c8 <am_hal_uart_initialize>

    return 0;
     ecc:	2000      	movs	r0, #0
     ece:	e010      	b.n	ef2 <hal_uart_init+0x18e>
            pincfg.uFuncSel = 2;
     ed0:	2302      	movs	r3, #2
     ed2:	f363 0502 	bfi	r5, r3, #0, #3
            break;
     ed6:	e7ef      	b.n	eb8 <hal_uart_init+0x154>
            pincfg.uFuncSel = 6;
     ed8:	2306      	movs	r3, #6
     eda:	f363 0502 	bfi	r5, r3, #0, #3
            break;
     ede:	e7eb      	b.n	eb8 <hal_uart_init+0x154>
            pincfg.uFuncSel = 4;
     ee0:	2304      	movs	r3, #4
     ee2:	f363 0502 	bfi	r5, r3, #0, #3
            break;
     ee6:	e7e7      	b.n	eb8 <hal_uart_init+0x154>
        return SYS_EINVAL;
     ee8:	f06f 0001 	mvn.w	r0, #1
}
     eec:	4770      	bx	lr
    switch (cfg->suc_pin_tx) {
     eee:	f06f 0001 	mvn.w	r0, #1
}
     ef2:	bd70      	pop	{r4, r5, r6, pc}
    switch (cfg->suc_pin_rx) {
     ef4:	f06f 0001 	mvn.w	r0, #1
     ef8:	e7fb      	b.n	ef2 <hal_uart_init+0x18e>
    if (cfg->suc_pin_rts != 0) {
     efa:	f06f 0001 	mvn.w	r0, #1
     efe:	e7f8      	b.n	ef2 <hal_uart_init+0x18e>
    if (cfg->suc_pin_cts != 0) {
     f00:	f06f 0001 	mvn.w	r0, #1
     f04:	e7f5      	b.n	ef2 <hal_uart_init+0x18e>
     f06:	bf00      	nop
     f08:	10000188 	.word	0x10000188

00000f0c <hal_uart_config>:

int
hal_uart_config(int port, int32_t baudrate, uint8_t databits, uint8_t stopbits,
  enum hal_uart_parity parity, enum hal_uart_flow_ctl flow_ctl)
{
     f0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
     f10:	b08d      	sub	sp, #52	; 0x34
     f12:	4604      	mov	r4, r0
     f14:	4688      	mov	r8, r1
     f16:	4615      	mov	r5, r2
     f18:	461e      	mov	r6, r3
     f1a:	f89d 7050 	ldrb.w	r7, [sp, #80]	; 0x50
     f1e:	f89d 9054 	ldrb.w	r9, [sp, #84]	; 0x54
    struct apollo3_uart *u;
    int irqn;
    int rc;

    am_hal_uart_config_t uart_cfg =
     f22:	2228      	movs	r2, #40	; 0x28
     f24:	2100      	movs	r1, #0
     f26:	a801      	add	r0, sp, #4
     f28:	f000 fed9 	bl	1cde <memset>
     f2c:	2312      	movs	r3, #18
     f2e:	9306      	str	r3, [sp, #24]
        .ui32TxBufferSize = 0,
        .pui8RxBuffer = 0,
        .ui32RxBufferSize = 0,
    };

    if (port >= UART_CNT) {
     f30:	2c01      	cmp	r4, #1
     f32:	dc6b      	bgt.n	100c <hal_uart_config+0x100>
        return -1;
    }

    u = &uarts[port];
    if (u->u_open) {
     f34:	eb04 0384 	add.w	r3, r4, r4, lsl #2
     f38:	4a3c      	ldr	r2, [pc, #240]	; (102c <hal_uart_config+0x120>)
     f3a:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
     f3e:	f013 0f01 	tst.w	r3, #1
     f42:	d166      	bne.n	1012 <hal_uart_config+0x106>
        return -1;
    }

    switch (databits) {
     f44:	1f6a      	subs	r2, r5, #5
     f46:	2a03      	cmp	r2, #3
     f48:	d866      	bhi.n	1018 <hal_uart_config+0x10c>
     f4a:	e8df f002 	tbb	[pc, r2]
     f4e:	1d20      	.short	0x1d20
     f50:	021a      	.short	0x021a
    case 8:
        uart_cfg.ui32DataBits = AM_HAL_UART_DATA_BITS_8;
     f52:	2360      	movs	r3, #96	; 0x60
     f54:	9302      	str	r3, [sp, #8]
        break;
    default:
        return -1;
    }

    switch (stopbits) {
     f56:	2e01      	cmp	r6, #1
     f58:	d01c      	beq.n	f94 <hal_uart_config+0x88>
     f5a:	2e02      	cmp	r6, #2
     f5c:	d15f      	bne.n	101e <hal_uart_config+0x112>
    case 2:
        uart_cfg.ui32StopBits = AM_HAL_UART_TWO_STOP_BITS;
     f5e:	2308      	movs	r3, #8
     f60:	9304      	str	r3, [sp, #16]
        break;
    default:
        return -1;
    }

    rc = apollo3_uart_irq_info(port, &irqn, NULL);
     f62:	2200      	movs	r2, #0
     f64:	a90b      	add	r1, sp, #44	; 0x2c
     f66:	4620      	mov	r0, r4
     f68:	f7ff fe0a 	bl	b80 <apollo3_uart_irq_info>
    if (rc != 0) {
     f6c:	4605      	mov	r5, r0
     f6e:	2800      	cmp	r0, #0
     f70:	d158      	bne.n	1024 <hal_uart_config+0x118>
        return -1;
    }

    switch (parity) {
     f72:	b197      	cbz	r7, f9a <hal_uart_config+0x8e>
     f74:	3f01      	subs	r7, #1
     f76:	b2ff      	uxtb	r7, r7
     f78:	2f01      	cmp	r7, #1
     f7a:	d810      	bhi.n	f9e <hal_uart_config+0x92>
        uart_cfg.ui32Parity = AM_HAL_UART_PARITY_NONE;
        break;
    case HAL_UART_PARITY_ODD:
        uart_cfg.ui32Parity = AM_HAL_UART_PARITY_ODD;
    case HAL_UART_PARITY_EVEN:
        uart_cfg.ui32Parity = AM_HAL_UART_PARITY_EVEN;
     f7c:	2306      	movs	r3, #6
     f7e:	9303      	str	r3, [sp, #12]
        break;
     f80:	e00d      	b.n	f9e <hal_uart_config+0x92>
        uart_cfg.ui32DataBits = AM_HAL_UART_DATA_BITS_7;
     f82:	2340      	movs	r3, #64	; 0x40
     f84:	9302      	str	r3, [sp, #8]
        break;
     f86:	e7e6      	b.n	f56 <hal_uart_config+0x4a>
        uart_cfg.ui32DataBits = AM_HAL_UART_DATA_BITS_6;
     f88:	2320      	movs	r3, #32
     f8a:	9302      	str	r3, [sp, #8]
        break;
     f8c:	e7e3      	b.n	f56 <hal_uart_config+0x4a>
        uart_cfg.ui32DataBits = AM_HAL_UART_DATA_BITS_5;
     f8e:	2300      	movs	r3, #0
     f90:	9302      	str	r3, [sp, #8]
        break;
     f92:	e7e0      	b.n	f56 <hal_uart_config+0x4a>
        uart_cfg.ui32StopBits = AM_HAL_UART_ONE_STOP_BIT;
     f94:	2300      	movs	r3, #0
     f96:	9304      	str	r3, [sp, #16]
        break;
     f98:	e7e3      	b.n	f62 <hal_uart_config+0x56>
        uart_cfg.ui32Parity = AM_HAL_UART_PARITY_NONE;
     f9a:	2300      	movs	r3, #0
     f9c:	9303      	str	r3, [sp, #12]
    }

    switch (flow_ctl) {
     f9e:	f1b9 0f00 	cmp.w	r9, #0
     fa2:	d02c      	beq.n	ffe <hal_uart_config+0xf2>
     fa4:	f1b9 0f01 	cmp.w	r9, #1
     fa8:	d02c      	beq.n	1004 <hal_uart_config+0xf8>
    case HAL_UART_FLOW_CTL_RTS_CTS:
        uart_cfg.ui32FlowControl = AM_HAL_UART_FLOW_CTRL_RTS_CTS;
        break;
    }

    uart_cfg.ui32BaudRate = baudrate;
     faa:	f8cd 8004 	str.w	r8, [sp, #4]

    am_hal_uart_configure(g_sCOMUART, &uart_cfg);
     fae:	a901      	add	r1, sp, #4
     fb0:	4b1f      	ldr	r3, [pc, #124]	; (1030 <hal_uart_config+0x124>)
     fb2:	6818      	ldr	r0, [r3, #0]
     fb4:	f000 fd26 	bl	1a04 <am_hal_uart_configure>

    NVIC_EnableIRQ(irqn);
     fb8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
     fba:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
     fbc:	2b00      	cmp	r3, #0
     fbe:	db08      	blt.n	fd2 <hal_uart_config+0xc6>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     fc0:	f002 021f 	and.w	r2, r2, #31
     fc4:	095b      	lsrs	r3, r3, #5
     fc6:	2101      	movs	r1, #1
     fc8:	fa01 f202 	lsl.w	r2, r1, r2
     fcc:	4919      	ldr	r1, [pc, #100]	; (1034 <hal_uart_config+0x128>)
     fce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    UARTn(0)->IER |= (UART0_IER_RTIM_Msk |
     fd2:	4a19      	ldr	r2, [pc, #100]	; (1038 <hal_uart_config+0x12c>)
     fd4:	6b93      	ldr	r3, [r2, #56]	; 0x38
     fd6:	f043 0350 	orr.w	r3, r3, #80	; 0x50
     fda:	6393      	str	r3, [r2, #56]	; 0x38

    apollo3_uart_enable_rx_irq();

    u->u_rx_stall = 0;
     fdc:	4a13      	ldr	r2, [pc, #76]	; (102c <hal_uart_config+0x120>)
     fde:	eb04 0384 	add.w	r3, r4, r4, lsl #2
     fe2:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
    u->u_tx_started = 0;
    u->u_open = 1;
     fe6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
     fea:	f003 03f9 	and.w	r3, r3, #249	; 0xf9
     fee:	f043 0301 	orr.w	r3, r3, #1
     ff2:	f802 3024 	strb.w	r3, [r2, r4, lsl #2]

    return 0;
}
     ff6:	4628      	mov	r0, r5
     ff8:	b00d      	add	sp, #52	; 0x34
     ffa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        uart_cfg.ui32FlowControl = AM_HAL_UART_FLOW_CTRL_NONE;
     ffe:	2300      	movs	r3, #0
    1000:	9305      	str	r3, [sp, #20]
        break;
    1002:	e7d2      	b.n	faa <hal_uart_config+0x9e>
        uart_cfg.ui32FlowControl = AM_HAL_UART_FLOW_CTRL_RTS_CTS;
    1004:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    1008:	9305      	str	r3, [sp, #20]
        break;
    100a:	e7ce      	b.n	faa <hal_uart_config+0x9e>
        return -1;
    100c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    1010:	e7f1      	b.n	ff6 <hal_uart_config+0xea>
        return -1;
    1012:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    1016:	e7ee      	b.n	ff6 <hal_uart_config+0xea>
    if (u->u_open) {
    1018:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    101c:	e7eb      	b.n	ff6 <hal_uart_config+0xea>
    switch (stopbits) {
    101e:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    1022:	e7e8      	b.n	ff6 <hal_uart_config+0xea>
        return -1;
    1024:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    1028:	e7e5      	b.n	ff6 <hal_uart_config+0xea>
    102a:	bf00      	nop
    102c:	1000018c 	.word	0x1000018c
    1030:	10000188 	.word	0x10000188
    1034:	e000e100 	.word	0xe000e100
    1038:	4001c000 	.word	0x4001c000

0000103c <hal_uart_close>:
int
hal_uart_close(int port)
{
    struct apollo3_uart *u;

    if (port >= UART_CNT) {
    103c:	2801      	cmp	r0, #1
    103e:	dc34      	bgt.n	10aa <hal_uart_close+0x6e>
{
    1040:	b510      	push	{r4, lr}
    1042:	b082      	sub	sp, #8
    1044:	4604      	mov	r4, r0
        return -1;
    }

    u = &uarts[port];
    if (!u->u_open) {
    1046:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    104a:	4a1b      	ldr	r2, [pc, #108]	; (10b8 <hal_uart_close+0x7c>)
    104c:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
    1050:	f013 0f01 	tst.w	r3, #1
    1054:	d02c      	beq.n	10b0 <hal_uart_close+0x74>
        return -1;
    }

    u->u_open = 0;
    1056:	4613      	mov	r3, r2
    1058:	eb00 0280 	add.w	r2, r0, r0, lsl #2
    105c:	f813 1022 	ldrb.w	r1, [r3, r2, lsl #2]
    1060:	f36f 0100 	bfc	r1, #0, #1
    1064:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
    AM_CRITICAL_BEGIN
    1068:	f000 fb56 	bl	1718 <am_hal_interrupt_master_disable>
    106c:	9001      	str	r0, [sp, #4]
    UARTn(port)->CR_b.UARTEN = 0;
    106e:	f504 2380 	add.w	r3, r4, #262144	; 0x40000
    1072:	331c      	adds	r3, #28
    1074:	031b      	lsls	r3, r3, #12
    1076:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1078:	f36f 0200 	bfc	r2, #0, #1
    107c:	631a      	str	r2, [r3, #48]	; 0x30
    UARTn(port)->CR_b.RXE = 0;
    107e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1080:	f36f 2249 	bfc	r2, #9, #1
    1084:	631a      	str	r2, [r3, #48]	; 0x30
    UARTn(port)->CR_b.TXE = 0;
    1086:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1088:	f36f 2208 	bfc	r2, #8, #1
    108c:	631a      	str	r2, [r3, #48]	; 0x30
    AM_CRITICAL_END
    108e:	9801      	ldr	r0, [sp, #4]
    1090:	f000 fb46 	bl	1720 <am_hal_interrupt_master_set>
    UARTn(0)->CR_b.CLKEN = 0;
    1094:	4b09      	ldr	r3, [pc, #36]	; (10bc <hal_uart_close+0x80>)
    1096:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1098:	f36f 02c3 	bfc	r2, #3, #1
    109c:	631a      	str	r2, [r3, #48]	; 0x30
    am_hal_pwrctrl_periph_disable(port);
    109e:	b2e0      	uxtb	r0, r4
    10a0:	f000 fb80 	bl	17a4 <am_hal_pwrctrl_periph_disable>
    return 0;
    10a4:	2000      	movs	r0, #0
}
    10a6:	b002      	add	sp, #8
    10a8:	bd10      	pop	{r4, pc}
        return -1;
    10aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    10ae:	4770      	bx	lr
        return -1;
    10b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    10b4:	e7f7      	b.n	10a6 <hal_uart_close+0x6a>
    10b6:	bf00      	nop
    10b8:	1000018c 	.word	0x1000018c
    10bc:	4001c000 	.word	0x4001c000

000010c0 <hal_watchdog_init>:
int
hal_watchdog_init(uint32_t expire_msecs)
{
    /* XXX: Unimplemented. */
    return 0;
}
    10c0:	2000      	movs	r0, #0
    10c2:	4770      	bx	lr

000010c4 <ctimer_clr>:
// the CLR bit at that time.
//
//*****************************************************************************
static void
ctimer_clr(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
    10c4:	b570      	push	{r4, r5, r6, lr}
    10c6:	b082      	sub	sp, #8
    10c8:	460c      	mov	r4, r1
    //
    // Find the address of the correct control register and set the CLR bit
    // for the timer segment in that control register.
    //
    volatile uint32_t *pui32ConfigReg =
        (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
    10ca:	0145      	lsls	r5, r0, #5
    10cc:	4e06      	ldr	r6, [pc, #24]	; (10e8 <ctimer_clr+0x24>)

    AM_CRITICAL_BEGIN
    10ce:	f000 fb23 	bl	1718 <am_hal_interrupt_master_disable>
    10d2:	9001      	str	r0, [sp, #4]
    AM_REGVAL(pui32ConfigReg) |= (ui32TimerSegment &
    10d4:	59a9      	ldr	r1, [r5, r6]
    10d6:	f004 2408 	and.w	r4, r4, #134219776	; 0x8000800
    10da:	430c      	orrs	r4, r1
    10dc:	51ac      	str	r4, [r5, r6]
                                  (CTIMER_CTRL0_TMRA0CLR_Msk |
                                   CTIMER_CTRL0_TMRB0CLR_Msk));
    AM_CRITICAL_END
    10de:	9801      	ldr	r0, [sp, #4]
    10e0:	f000 fb1e 	bl	1720 <am_hal_interrupt_master_set>

} // ctimer_clr()
    10e4:	b002      	add	sp, #8
    10e6:	bd70      	pop	{r4, r5, r6, pc}
    10e8:	4000800c 	.word	0x4000800c

000010ec <am_hal_ctimer_config_single>:
//*****************************************************************************
void
am_hal_ctimer_config_single(uint32_t ui32TimerNumber,
                            uint32_t ui32TimerSegment,
                            uint32_t ui32ConfigVal)
{
    10ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    10f0:	b082      	sub	sp, #8
    10f2:	4606      	mov	r6, r0
    10f4:	460c      	mov	r4, r1
    10f6:	4615      	mov	r5, r2

    //
    // Make sure the timer is completely initialized on configuration by
    // setting the CLR bit.
    //
    ctimer_clr(ui32TimerNumber, ui32TimerSegment);
    10f8:	f7ff ffe4 	bl	10c4 <ctimer_clr>

    //
    // Find the correct register to write based on the timer number.
    //
    pui32ConfigReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
    10fc:	ea4f 1846 	mov.w	r8, r6, lsl #5
    1100:	4f18      	ldr	r7, [pc, #96]	; (1164 <am_hal_ctimer_config_single+0x78>)

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN
    1102:	f000 fb09 	bl	1718 <am_hal_interrupt_master_disable>
    1106:	9001      	str	r0, [sp, #4]
    uint32_t ui32WriteVal;

    //
    // Save the value that's already in the register.
    //
    ui32WriteVal = AM_REGVAL(pui32ConfigReg);
    1108:	f858 3007 	ldr.w	r3, [r8, r7]

    //
    // If we're working with TIMERB, we need to shift our configuration value
    // up by 16 bits.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    110c:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
    1110:	d017      	beq.n	1142 <am_hal_ctimer_config_single+0x56>

    //
    // Replace part of the saved register value with the configuration value
    // from the caller.
    //
    ui32WriteVal = (ui32WriteVal & ~(ui32TimerSegment)) | ui32ConfigVal;
    1112:	ea23 0304 	bic.w	r3, r3, r4
    1116:	432b      	orrs	r3, r5

    //
    // If we're configuring both timers, we need to set the "link" bit.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_BOTH )
    1118:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    111c:	d013      	beq.n	1146 <am_hal_ctimer_config_single+0x5a>
    }

    //
    // Write our completed configuration value.
    //
    AM_REGVAL(pui32ConfigReg) = ui32WriteVal;
    111e:	f848 3007 	str.w	r3, [r8, r7]

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    1122:	9801      	ldr	r0, [sp, #4]
    1124:	f000 fafc 	bl	1720 <am_hal_interrupt_master_set>

    //
    // Save the clock source for this timer.
    //
    switch ( ui32TimerSegment )
    1128:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
    112c:	d010      	beq.n	1150 <am_hal_ctimer_config_single+0x64>
    112e:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    1132:	d015      	beq.n	1160 <am_hal_ctimer_config_single+0x74>
    1134:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1138:	429c      	cmp	r4, r3
    113a:	d007      	beq.n	114c <am_hal_ctimer_config_single+0x60>
    //
    // Save the clock source for this timer/segment.
    //
    g_ui8ClkSrc[ui32TimerNumber][ui32Seg] = (uint8_t)ui32ClkSrc;

} // am_hal_ctimer_config_single()
    113c:	b002      	add	sp, #8
    113e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        ui32ConfigVal = ((ui32ConfigVal & 0xFFFF) << 16);
    1142:	042d      	lsls	r5, r5, #16
    1144:	e7e5      	b.n	1112 <am_hal_ctimer_config_single+0x26>
        ui32WriteVal |= AM_HAL_CTIMER_LINK;
    1146:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    114a:	e7e8      	b.n	111e <am_hal_ctimer_config_single+0x32>
    switch ( ui32TimerSegment )
    114c:	2300      	movs	r3, #0
    114e:	e000      	b.n	1152 <am_hal_ctimer_config_single+0x66>
            ui32Seg = 1;
    1150:	2301      	movs	r3, #1
    g_ui8ClkSrc[ui32TimerNumber][ui32Seg] = (uint8_t)ui32ClkSrc;
    1152:	f3c5 0544 	ubfx	r5, r5, #1, #5
    1156:	4804      	ldr	r0, [pc, #16]	; (1168 <am_hal_ctimer_config_single+0x7c>)
    1158:	eb00 0646 	add.w	r6, r0, r6, lsl #1
    115c:	54f5      	strb	r5, [r6, r3]
    115e:	e7ed      	b.n	113c <am_hal_ctimer_config_single+0x50>
    switch ( ui32TimerSegment )
    1160:	2300      	movs	r3, #0
    1162:	e7f6      	b.n	1152 <am_hal_ctimer_config_single+0x66>
    1164:	4000800c 	.word	0x4000800c
    1168:	10000118 	.word	0x10000118

0000116c <am_hal_ctimer_start>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_start(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
    116c:	b5f0      	push	{r4, r5, r6, r7, lr}
    116e:	b083      	sub	sp, #12
    1170:	4605      	mov	r5, r0
    1172:	460c      	mov	r4, r1
    volatile uint32_t *pui32ConfigReg;

    //
    // Find the correct control register.
    //
    pui32ConfigReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
    1174:	0147      	lsls	r7, r0, #5
    1176:	4e10      	ldr	r6, [pc, #64]	; (11b8 <am_hal_ctimer_start+0x4c>)

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN
    1178:	f000 face 	bl	1718 <am_hal_interrupt_master_disable>
    117c:	9001      	str	r0, [sp, #4]

    //
    // Read the current value.
    //
    uint32_t ui32ConfigVal = *pui32ConfigReg;
    117e:	59bb      	ldr	r3, [r7, r6]

    //
    // Clear out the "clear" bit.
    //
    ui32ConfigVal &= ~(ui32TimerSegment & (CTIMER_CTRL0_TMRA0CLR_Msk |
    1180:	f004 2208 	and.w	r2, r4, #134219776	; 0x8000800
    1184:	ea23 0202 	bic.w	r2, r3, r2
                                           CTIMER_CTRL0_TMRB0CLR_Msk));

    //
    // Set the "enable bit"
    //
    ui32ConfigVal |= (ui32TimerSegment & (CTIMER_CTRL0_TMRA0EN_Msk |
    1188:	f004 1301 	and.w	r3, r4, #65537	; 0x10001
    118c:	4313      	orrs	r3, r2
                                          CTIMER_CTRL0_TMRB0EN_Msk));

    //
    // While we already have the CTRL reg, get and save the CLKSRC.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    118e:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
    1192:	d00c      	beq.n	11ae <am_hal_ctimer_start+0x42>
        ui32ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRB0CLK, ui32ConfigVal);
    }
    else
    {
        ui32Seg = 0;
        ui32ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRA0CLK, ui32ConfigVal);
    1194:	f3c3 0144 	ubfx	r1, r3, #1, #5
        ui32Seg = 0;
    1198:	2200      	movs	r2, #0
    }

    //
    // Save the clock source for this timer/segment.
    //
    g_ui8ClkSrc[ui32TimerNumber][ui32Seg] = ui32ClkSrc;
    119a:	4808      	ldr	r0, [pc, #32]	; (11bc <am_hal_ctimer_start+0x50>)
    119c:	eb00 0545 	add.w	r5, r0, r5, lsl #1
    11a0:	54a9      	strb	r1, [r5, r2]

    //
    // Write the configuration to start the timer.
    //
    AM_REGVAL(pui32ConfigReg) = ui32ConfigVal;
    11a2:	51bb      	str	r3, [r7, r6]

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    11a4:	9801      	ldr	r0, [sp, #4]
    11a6:	f000 fabb 	bl	1720 <am_hal_interrupt_master_set>

} // am_hal_ctimer_start()
    11aa:	b003      	add	sp, #12
    11ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
        ui32ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRB0CLK, ui32ConfigVal);
    11ae:	f3c3 4144 	ubfx	r1, r3, #17, #5
        ui32Seg = 1;
    11b2:	2201      	movs	r2, #1
    11b4:	e7f1      	b.n	119a <am_hal_ctimer_start+0x2e>
    11b6:	bf00      	nop
    11b8:	4000800c 	.word	0x4000800c
    11bc:	10000118 	.word	0x10000118

000011c0 <am_hal_ctimer_stop>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_stop(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
    11c0:	b570      	push	{r4, r5, r6, lr}
    11c2:	b082      	sub	sp, #8
    11c4:	460c      	mov	r4, r1
    volatile uint32_t *pui32ConfigReg;

    //
    // Find the correct control register.
    //
    pui32ConfigReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
    11c6:	0145      	lsls	r5, r0, #5
    11c8:	4e07      	ldr	r6, [pc, #28]	; (11e8 <am_hal_ctimer_stop+0x28>)

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
    11ca:	f000 faa5 	bl	1718 <am_hal_interrupt_master_disable>
    11ce:	9001      	str	r0, [sp, #4]

    //
    // Clear the "enable" bit
    //
    AM_REGVAL(pui32ConfigReg) &= ~(ui32TimerSegment &
    11d0:	59a9      	ldr	r1, [r5, r6]
    11d2:	f004 1401 	and.w	r4, r4, #65537	; 0x10001
    11d6:	ea21 0404 	bic.w	r4, r1, r4
    11da:	51ac      	str	r4, [r5, r6]
                                    CTIMER_CTRL0_TMRB0EN_Msk));

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    11dc:	9801      	ldr	r0, [sp, #4]
    11de:	f000 fa9f 	bl	1720 <am_hal_interrupt_master_set>

} // am_hal_ctimer_stop()
    11e2:	b002      	add	sp, #8
    11e4:	bd70      	pop	{r4, r5, r6, pc}
    11e6:	bf00      	nop
    11e8:	4000800c 	.word	0x4000800c

000011ec <am_hal_ctimer_clear>:
//!
//
//*****************************************************************************
void
am_hal_ctimer_clear(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
    11ec:	b570      	push	{r4, r5, r6, lr}
    11ee:	b082      	sub	sp, #8
    11f0:	460c      	mov	r4, r1
    volatile uint32_t *pui32ConfigReg;

    //
    // Find the correct control register.
    //
    pui32ConfigReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
    11f2:	0145      	lsls	r5, r0, #5
    11f4:	4e06      	ldr	r6, [pc, #24]	; (1210 <am_hal_ctimer_clear+0x24>)

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
    11f6:	f000 fa8f 	bl	1718 <am_hal_interrupt_master_disable>
    11fa:	9001      	str	r0, [sp, #4]

    //
    // Set the "clear" bit
    //
    AM_REGVAL(pui32ConfigReg) |= (ui32TimerSegment &
    11fc:	59a9      	ldr	r1, [r5, r6]
    11fe:	f004 2408 	and.w	r4, r4, #134219776	; 0x8000800
    1202:	430c      	orrs	r4, r1
    1204:	51ac      	str	r4, [r5, r6]
                                   CTIMER_CTRL0_TMRB0CLR_Msk));

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    1206:	9801      	ldr	r0, [sp, #4]
    1208:	f000 fa8a 	bl	1720 <am_hal_interrupt_master_set>

} // am_hal_ctimer_clear()
    120c:	b002      	add	sp, #8
    120e:	bd70      	pop	{r4, r5, r6, pc}
    1210:	4000800c 	.word	0x4000800c

00001214 <am_hal_ctimer_read>:
//! @return Current timer value.
//
//*****************************************************************************
uint32_t
am_hal_ctimer_read(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
    1214:	b530      	push	{r4, r5, lr}
    1216:	b085      	sub	sp, #20
    1218:	4602      	mov	r2, r0
    121a:	460c      	mov	r4, r1
    uint32_t ui32Values[3];

    //
    // Determine the timer segment.
    //
    ui32Seg = ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB ) ? 1 : 0;
    121c:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
    1220:	bf14      	ite	ne
    1222:	2100      	movne	r1, #0
    1224:	2101      	moveq	r1, #1

    //
    // Get the address of the register for this timer.
    //
    ui32TmrAddr = g_ui32TMRAddrTbl[ui32TimerNumber];
    1226:	4b1c      	ldr	r3, [pc, #112]	; (1298 <am_hal_ctimer_read+0x84>)
    1228:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

    //
    // Get the clock source for this timer.
    //
    ui8ClkSrc = g_ui8ClkSrc[ui32TimerNumber][ui32Seg];
    122c:	4b1b      	ldr	r3, [pc, #108]	; (129c <am_hal_ctimer_read+0x88>)
    122e:	eb03 0342 	add.w	r3, r3, r2, lsl #1
    1232:	5c5b      	ldrb	r3, [r3, r1]

    if ( ui8ClkSrc == 0xFF )
    1234:	2bff      	cmp	r3, #255	; 0xff
    1236:	d018      	beq.n	126a <am_hal_ctimer_read+0x56>
    }

    //
    // Based on the source clock, mask off bits not needed for the comparison.
    //
    ui32ClkMsk = g_ui8TmrClkSrcMask[ui8ClkSrc & _FLD2VAL(CTIMER_CTRL0_TMRA0CLK, 0xFFFFFFFF)];
    1238:	f003 031f 	and.w	r3, r3, #31
    123c:	4a18      	ldr	r2, [pc, #96]	; (12a0 <am_hal_ctimer_read+0x8c>)
    123e:	5cd3      	ldrb	r3, [r2, r3]

    if ( ui32ClkMsk != 0 )
    1240:	b30b      	cbz	r3, 1286 <am_hal_ctimer_read+0x72>
    {
        if ( am_hal_burst_mode_status() == AM_HAL_BURST_MODE )
    1242:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    1246:	6b52      	ldr	r2, [r2, #52]	; 0x34
    1248:	f012 0f04 	tst.w	r2, #4
    124c:	d002      	beq.n	1254 <am_hal_ctimer_read+0x40>
        {
            //
            // In burst mode, extend the mask by 1 bit.
            //
            ui32ClkMsk <<= 1;
    124e:	005b      	lsls	r3, r3, #1
            ui32ClkMsk |= 0x1;
    1250:	f043 0301 	orr.w	r3, r3, #1
        }

        //
        // Invert the mask so that the unneeded bits can be masked off.
        //
        ui32ClkMsk = ~ui32ClkMsk;
    1254:	43dd      	mvns	r5, r3

        //
        // Read the register into ui32Values[].
        //
        am_hal_triple_read(ui32TmrAddr, ui32Values);
    1256:	a901      	add	r1, sp, #4
    1258:	f000 f916 	bl	1488 <am_hal_triple_read>
        //
        // Now determine which of the three values is the correct value.
        // If the first 2 match, then the values are both correct and we're done.
        // Otherwise, the third value is taken to be the correct value.
        //
        if ( (ui32Values[0] & ui32ClkMsk)  == (ui32Values[1] & ui32ClkMsk) )
    125c:	9802      	ldr	r0, [sp, #8]
    125e:	9b01      	ldr	r3, [sp, #4]
    1260:	4043      	eors	r3, r0
    1262:	422b      	tst	r3, r5
    1264:	d010      	beq.n	1288 <am_hal_ctimer_read+0x74>
            //
            ui32RetVal = ui32Values[1];
        }
        else
        {
            ui32RetVal = ui32Values[2];
    1266:	9803      	ldr	r0, [sp, #12]
    1268:	e00e      	b.n	1288 <am_hal_ctimer_read+0x74>
        ui32Ctrl = AM_REGVAL(ui32TmrAddr + 0xC);
    126a:	68c3      	ldr	r3, [r0, #12]
        if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    126c:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
    1270:	d006      	beq.n	1280 <am_hal_ctimer_read+0x6c>
            ui8ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRA0CLK, ui32Ctrl);
    1272:	f3c3 0344 	ubfx	r3, r3, #1, #5
        g_ui8ClkSrc[ui32TimerNumber][ui32Seg] = ui8ClkSrc;
    1276:	4d09      	ldr	r5, [pc, #36]	; (129c <am_hal_ctimer_read+0x88>)
    1278:	eb05 0242 	add.w	r2, r5, r2, lsl #1
    127c:	5453      	strb	r3, [r2, r1]
    127e:	e7db      	b.n	1238 <am_hal_ctimer_read+0x24>
            ui8ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRB0CLK, ui32Ctrl);
    1280:	f3c3 4344 	ubfx	r3, r3, #17, #5
    1284:	e7f7      	b.n	1276 <am_hal_ctimer_read+0x62>
    else
    {
        //
        // No need for the workaround.  Just read and return the register.
        //
        ui32RetVal = AM_REGVAL(ui32TmrAddr);
    1286:	6800      	ldr	r0, [r0, #0]
    }

    //
    // Get the correct return value
    //
    ui32RetVal &= ui32TimerSegment;
    1288:	4020      	ands	r0, r4

    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    128a:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
    128e:	d001      	beq.n	1294 <am_hal_ctimer_read+0x80>
        ui32RetVal >>= 16;
    }

    return ui32RetVal;

} // am_hal_ctimer_read()
    1290:	b005      	add	sp, #20
    1292:	bd30      	pop	{r4, r5, pc}
        ui32RetVal >>= 16;
    1294:	0c00      	lsrs	r0, r0, #16
    return ui32RetVal;
    1296:	e7fb      	b.n	1290 <am_hal_ctimer_read+0x7c>
    1298:	00003e80 	.word	0x00003e80
    129c:	10000118 	.word	0x10000118
    12a0:	00003ea0 	.word	0x00003ea0

000012a4 <am_hal_ctimer_period_set>:
//
//*****************************************************************************
void
am_hal_ctimer_period_set(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment,
                         uint32_t ui32Period, uint32_t ui32OnTime)
{
    12a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    12a8:	b083      	sub	sp, #12
    12aa:	460d      	mov	r5, r1
    12ac:	4614      	mov	r4, r2
    12ae:	461f      	mov	r7, r3

    //
    // Find the correct control register to pull the function select field
    // from.
    //
    pui32ControlReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
    12b0:	0146      	lsls	r6, r0, #5

    //
    // Find the correct compare registers to write.
    //
    pui32CompareRegA = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CMPRA0);
    12b2:	f8df 807c 	ldr.w	r8, [pc, #124]	; 1330 <am_hal_ctimer_period_set+0x8c>

    pui32CompareRegB = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CMPRB0);
    12b6:	f8df 907c 	ldr.w	r9, [pc, #124]	; 1334 <am_hal_ctimer_period_set+0x90>

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
    12ba:	f000 fa2d 	bl	1718 <am_hal_interrupt_master_disable>
    12be:	9001      	str	r0, [sp, #4]

    //
    // Extract the timer mode from the register based on the ui32TimerSegment
    // selected by the user.
    //
    ui32Mode = *pui32ControlReg;
    12c0:	4b1a      	ldr	r3, [pc, #104]	; (132c <am_hal_ctimer_period_set+0x88>)
    12c2:	58f2      	ldr	r2, [r6, r3]
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    12c4:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
    12c8:	d007      	beq.n	12da <am_hal_ctimer_period_set+0x36>
    }

    //
    // Mask to get to the bits we're interested in.
    //
    ui32Mode = ui32Mode & CTIMER_CTRL0_TMRA0FN_Msk;
    12ca:	f402 72e0 	and.w	r2, r2, #448	; 0x1c0

    //
    // If the mode is a PWM mode, we'll need to calculate the correct CMPR0 and
    // CMPR1 values here.
    //
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
    12ce:	2a80      	cmp	r2, #128	; 0x80
    12d0:	d005      	beq.n	12de <am_hal_ctimer_period_set+0x3a>
    12d2:	2ac0      	cmp	r2, #192	; 0xc0
    12d4:	d003      	beq.n	12de <am_hal_ctimer_period_set+0x3a>
        ui32Comp1 = ui32Period;
    }
    else
    {
        ui32Comp0 = ui32Period;
        ui32Comp1 = 0;
    12d6:	2300      	movs	r3, #0
    12d8:	e003      	b.n	12e2 <am_hal_ctimer_period_set+0x3e>
        ui32Mode = ui32Mode >> 16;
    12da:	0c12      	lsrs	r2, r2, #16
    12dc:	e7f5      	b.n	12ca <am_hal_ctimer_period_set+0x26>
        ui32Comp1 = ui32Period;
    12de:	4623      	mov	r3, r4
        ui32Comp0 = ui32Period - ui32OnTime;
    12e0:	1be4      	subs	r4, r4, r7

    //
    // Based on the timer segment argument, write the calculated Compare 0 and
    // Compare 1 values to the correct halves of the correct registers.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERA )
    12e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
    12e6:	4295      	cmp	r5, r2
    12e8:	d013      	beq.n	1312 <am_hal_ctimer_period_set+0x6e>
        // For timer A, write the values to the TIMERA compare register.
        //
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
                             _VAL2FLD(CTIMER_CMPRA0_CMPR1A0, ui32Comp1));
    }
    else if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    12ea:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
    12ee:	d016      	beq.n	131e <am_hal_ctimer_period_set+0x7a>
        //
        // For the linked case, write the lower halves of the values to the
        // TIMERA compare register, and the upper halves to the TIMERB compare
        // register.
        //
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
    12f0:	b2a2      	uxth	r2, r4
    12f2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
    12f6:	f846 2008 	str.w	r2, [r6, r8]
                             _VAL2FLD(CTIMER_CMPRA0_CMPR1A0, ui32Comp1));

        *pui32CompareRegB = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0 >> 16) |
                             _VAL2FLD(CTIMER_CMPRA0_CMPR1A0, ui32Comp1 >> 16));
    12fa:	0c1b      	lsrs	r3, r3, #16
    12fc:	041b      	lsls	r3, r3, #16
        *pui32CompareRegB = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0 >> 16) |
    12fe:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
    1302:	f846 3009 	str.w	r3, [r6, r9]
    }

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    1306:	9801      	ldr	r0, [sp, #4]
    1308:	f000 fa0a 	bl	1720 <am_hal_interrupt_master_set>

} // am_hal_ctimer_period_set()
    130c:	b003      	add	sp, #12
    130e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
    1312:	b2a4      	uxth	r4, r4
    1314:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
    1318:	f846 3008 	str.w	r3, [r6, r8]
    131c:	e7f3      	b.n	1306 <am_hal_ctimer_period_set+0x62>
        *pui32CompareRegB = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
    131e:	b2a4      	uxth	r4, r4
    1320:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
    1324:	f846 3009 	str.w	r3, [r6, r9]
    1328:	e7ed      	b.n	1306 <am_hal_ctimer_period_set+0x62>
    132a:	bf00      	nop
    132c:	4000800c 	.word	0x4000800c
    1330:	40008004 	.word	0x40008004
    1334:	40008008 	.word	0x40008008

00001338 <am_hal_ctimer_int_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_enable(uint32_t ui32Interrupt)
{
    1338:	b510      	push	{r4, lr}
    133a:	b082      	sub	sp, #8
    133c:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
    133e:	f000 f9eb 	bl	1718 <am_hal_interrupt_master_disable>
    1342:	9001      	str	r0, [sp, #4]

    //
    // Enable the interrupt at the module level.
    //
    CTIMERn(0)->INTEN |= ui32Interrupt;
    1344:	4a05      	ldr	r2, [pc, #20]	; (135c <am_hal_ctimer_int_enable+0x24>)
    1346:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
    134a:	4323      	orrs	r3, r4
    134c:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    1350:	9801      	ldr	r0, [sp, #4]
    1352:	f000 f9e5 	bl	1720 <am_hal_interrupt_master_set>

} // am_hal_ctimer_int_enable()
    1356:	b002      	add	sp, #8
    1358:	bd10      	pop	{r4, pc}
    135a:	bf00      	nop
    135c:	40008000 	.word	0x40008000

00001360 <am_hal_ctimer_int_disable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_disable(uint32_t ui32Interrupt)
{
    1360:	b510      	push	{r4, lr}
    1362:	b082      	sub	sp, #8
    1364:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
    1366:	f000 f9d7 	bl	1718 <am_hal_interrupt_master_disable>
    136a:	9001      	str	r0, [sp, #4]

    //
    // Disable the interrupt at the module level.
    //
    CTIMERn(0)->INTEN &= ~ui32Interrupt;
    136c:	4a05      	ldr	r2, [pc, #20]	; (1384 <am_hal_ctimer_int_disable+0x24>)
    136e:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
    1372:	ea23 0304 	bic.w	r3, r3, r4
    1376:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    137a:	9801      	ldr	r0, [sp, #4]
    137c:	f000 f9d0 	bl	1720 <am_hal_interrupt_master_set>

} // am_hal_ctimer_int_disable()
    1380:	b002      	add	sp, #8
    1382:	bd10      	pop	{r4, pc}
    1384:	40008000 	.word	0x40008000

00001388 <am_hal_ctimer_int_clear>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_clear(uint32_t ui32Interrupt)
{
    1388:	b510      	push	{r4, lr}
    138a:	b082      	sub	sp, #8
    138c:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
    138e:	f000 f9c3 	bl	1718 <am_hal_interrupt_master_disable>
    1392:	9001      	str	r0, [sp, #4]

    //
    // Disable the interrupt at the module level.
    //
    CTIMERn(0)->INTCLR = ui32Interrupt;
    1394:	4b03      	ldr	r3, [pc, #12]	; (13a4 <am_hal_ctimer_int_clear+0x1c>)
    1396:	f8c3 4208 	str.w	r4, [r3, #520]	; 0x208

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    139a:	9801      	ldr	r0, [sp, #4]
    139c:	f000 f9c0 	bl	1720 <am_hal_interrupt_master_set>

} // am_hal_ctimer_int_clear()
    13a0:	b002      	add	sp, #8
    13a2:	bd10      	pop	{r4, pc}
    13a4:	40008000 	.word	0x40008000

000013a8 <am_hal_ctimer_int_set>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_set(uint32_t ui32Interrupt)
{
    13a8:	b510      	push	{r4, lr}
    13aa:	b082      	sub	sp, #8
    13ac:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
    13ae:	f000 f9b3 	bl	1718 <am_hal_interrupt_master_disable>
    13b2:	9001      	str	r0, [sp, #4]

    //
    // Set the interrupts.
    //
    CTIMERn(0)->INTSET = ui32Interrupt;
    13b4:	4b03      	ldr	r3, [pc, #12]	; (13c4 <am_hal_ctimer_int_set+0x1c>)
    13b6:	f8c3 420c 	str.w	r4, [r3, #524]	; 0x20c

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    13ba:	9801      	ldr	r0, [sp, #4]
    13bc:	f000 f9b0 	bl	1720 <am_hal_interrupt_master_set>

} // am_hal_ctimer_int_set()
    13c0:	b002      	add	sp, #8
    13c2:	bd10      	pop	{r4, pc}
    13c4:	40008000 	.word	0x40008000

000013c8 <am_hal_ctimer_int_status_get>:
//! @return ui32RetVal either the timer interrupt status, or interrupt enabled.
//
//*****************************************************************************
uint32_t
am_hal_ctimer_int_status_get(bool bEnabledOnly)
{
    13c8:	b510      	push	{r4, lr}
    13ca:	b082      	sub	sp, #8
    13cc:	4604      	mov	r4, r0
    uint32_t ui32RetVal = 0;

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
    13ce:	f000 f9a3 	bl	1718 <am_hal_interrupt_master_disable>
    13d2:	9001      	str	r0, [sp, #4]

    //
    // Return the desired status.
    //

    if ( bEnabledOnly )
    13d4:	b15c      	cbz	r4, 13ee <am_hal_ctimer_int_status_get+0x26>
    {
        ui32RetVal  = CTIMERn(0)->INTSTAT;
    13d6:	4b08      	ldr	r3, [pc, #32]	; (13f8 <am_hal_ctimer_int_status_get+0x30>)
    13d8:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
        ui32RetVal &= CTIMERn(0)->INTEN;
    13dc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    13e0:	401c      	ands	r4, r3
    }

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    13e2:	9801      	ldr	r0, [sp, #4]
    13e4:	f000 f99c 	bl	1720 <am_hal_interrupt_master_set>

    return ui32RetVal;

} // am_hal_ctimer_int_status_get()
    13e8:	4620      	mov	r0, r4
    13ea:	b002      	add	sp, #8
    13ec:	bd10      	pop	{r4, pc}
        ui32RetVal = CTIMERn(0)->INTSTAT;
    13ee:	4b02      	ldr	r3, [pc, #8]	; (13f8 <am_hal_ctimer_int_status_get+0x30>)
    13f0:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
    13f4:	e7f5      	b.n	13e2 <am_hal_ctimer_int_status_get+0x1a>
    13f6:	bf00      	nop
    13f8:	40008000 	.word	0x40008000

000013fc <am_hal_flash_page_erase>:
//
//*****************************************************************************
int
am_hal_flash_page_erase(uint32_t ui32ProgramKey, uint32_t ui32FlashInst,
                        uint32_t ui32PageNum)
{
    13fc:	b508      	push	{r3, lr}
    return g_am_hal_flash.flash_page_erase(ui32ProgramKey,
    13fe:	4b01      	ldr	r3, [pc, #4]	; (1404 <am_hal_flash_page_erase+0x8>)
    1400:	4798      	blx	r3
                                           ui32FlashInst,
                                           ui32PageNum);
} // am_hal_flash_page_erase()
    1402:	bd08      	pop	{r3, pc}
    1404:	08000051 	.word	0x08000051

00001408 <am_hal_flash_program_main>:
//
//*****************************************************************************
int
am_hal_flash_program_main(uint32_t ui32ProgramKey, uint32_t *pui32Src,
                          uint32_t *pui32Dst, uint32_t ui32NumWords)
{
    1408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    140c:	b082      	sub	sp, #8
    140e:	4605      	mov	r5, r0
    1410:	4616      	mov	r6, r2
    1412:	461c      	mov	r4, r3
    uint32_t ui32MaxSrcAddr = (uint32_t)pui32Src + (ui32NumWords << 2);
    1414:	eb01 0783 	add.w	r7, r1, r3, lsl #2

    //
    // Workaround, the last word of SRAM cannot be the source
    // of programming by BootRom, check to see if it is the last
    //
    if ( ui32MaxSrcAddr == ui32SramMaxAddr )
    1418:	4b0f      	ldr	r3, [pc, #60]	; (1458 <am_hal_flash_program_main+0x50>)
    141a:	429f      	cmp	r7, r3
    141c:	d005      	beq.n	142a <am_hal_flash_program_main+0x22>
                        &ui32Temp,
                        pui32Dst + ui32NumWords - 1,
                        1);
    }

    return g_am_hal_flash.flash_program_main(ui32ProgramKey, pui32Src,
    141e:	4623      	mov	r3, r4
    1420:	4c0e      	ldr	r4, [pc, #56]	; (145c <am_hal_flash_program_main+0x54>)
    1422:	47a0      	blx	r4
                                             pui32Dst, ui32NumWords);
} // am_hal_flash_program_main()
    1424:	b002      	add	sp, #8
    1426:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if ( ui32NumWords > 1 )
    142a:	2c01      	cmp	r4, #1
    142c:	d905      	bls.n	143a <am_hal_flash_program_main+0x32>
            iRetVal = g_am_hal_flash.flash_program_main(
    142e:	1e63      	subs	r3, r4, #1
    1430:	f8df 8028 	ldr.w	r8, [pc, #40]	; 145c <am_hal_flash_program_main+0x54>
    1434:	47c0      	blx	r8
            if ( iRetVal != 0 )
    1436:	2800      	cmp	r0, #0
    1438:	d1f4      	bne.n	1424 <am_hal_flash_program_main+0x1c>
        ui32Temp = *(uint32_t *)(ui32MaxSrcAddr - 4);
    143a:	f857 3c04 	ldr.w	r3, [r7, #-4]
    143e:	9301      	str	r3, [sp, #4]
                        pui32Dst + ui32NumWords - 1,
    1440:	f104 4280 	add.w	r2, r4, #1073741824	; 0x40000000
    1444:	3a01      	subs	r2, #1
        return g_am_hal_flash.flash_program_main(
    1446:	2301      	movs	r3, #1
    1448:	eb06 0282 	add.w	r2, r6, r2, lsl #2
    144c:	a901      	add	r1, sp, #4
    144e:	4628      	mov	r0, r5
    1450:	4c02      	ldr	r4, [pc, #8]	; (145c <am_hal_flash_program_main+0x54>)
    1452:	47a0      	blx	r4
    1454:	e7e6      	b.n	1424 <am_hal_flash_program_main+0x1c>
    1456:	bf00      	nop
    1458:	10060000 	.word	0x10060000
    145c:	08000055 	.word	0x08000055

00001460 <am_hal_flash_delay>:
//! @return None.
//
//*****************************************************************************
void
am_hal_flash_delay(uint32_t ui32Iterations)
{
    1460:	b508      	push	{r3, lr}
    // as computing the cycle count adjustment itself.
    // Let's account for these delays as much as possible.
    //
    register uint32_t ui32CycleCntAdj;

    if ( am_hal_burst_mode_status() == AM_HAL_BURST_MODE )
    1462:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    1466:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    1468:	f013 0f04 	tst.w	r3, #4
    146c:	d007      	beq.n	147e <am_hal_flash_delay+0x1e>
    {
        ui32Iterations <<= 1;
    146e:	0040      	lsls	r0, r0, #1

        //
        // There's an additional shift to account for.
        //
        ui32CycleCntAdj = ((13 * 2) + 16) / 3;
    1470:	230e      	movs	r3, #14

    //
    // Allow for the overhead of the burst-mode check and these comparisons
    // by eliminating an appropriate number of iterations.
    //
    if ( ui32Iterations > ui32CycleCntAdj )
    1472:	4298      	cmp	r0, r3
    1474:	d902      	bls.n	147c <am_hal_flash_delay+0x1c>
    {
        ui32Iterations -= ui32CycleCntAdj;

        g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    1476:	1ac0      	subs	r0, r0, r3
    1478:	4b02      	ldr	r3, [pc, #8]	; (1484 <am_hal_flash_delay+0x24>)
    147a:	4798      	blx	r3
    }

} // am_hal_flash_delay()
    147c:	bd08      	pop	{r3, pc}
        ui32CycleCntAdj = ((13 * 1) + 20) / 3;
    147e:	230b      	movs	r3, #11
    1480:	e7f7      	b.n	1472 <am_hal_flash_delay+0x12>
    1482:	bf00      	nop
    1484:	0800009d 	.word	0x0800009d

00001488 <am_hal_triple_read>:
#elif defined(__GNUC_STDC_INLINE__)
__attribute__((naked))
void
am_hal_triple_read(uint32_t ui32TimerAddr, uint32_t ui32Data[])
{
    __asm
    1488:	b412      	push	{r1, r4}
    148a:	f3ef 8410 	mrs	r4, PRIMASK
    148e:	b672      	cpsid	i
    1490:	6801      	ldr	r1, [r0, #0]
    1492:	6802      	ldr	r2, [r0, #0]
    1494:	6803      	ldr	r3, [r0, #0]
    1496:	f384 8810 	msr	PRIMASK, r4
    149a:	bc11      	pop	{r0, r4}
    149c:	6001      	str	r1, [r0, #0]
    149e:	6042      	str	r2, [r0, #4]
    14a0:	6083      	str	r3, [r0, #8]
    14a2:	4770      	bx	lr

000014a4 <pincfg_equ>:

    //
    // We're assuming that am_hal_gpio_pincfg_t boils down to a uint32_t,
    // which is its intent.
    //
    ui32A = *((uint32_t*)cfg1);
    14a4:	6800      	ldr	r0, [r0, #0]
    ui32B = *((uint32_t*)cfg2);
    14a6:	680b      	ldr	r3, [r1, #0]

    return ui32A == ui32B ? true : false;

} // pincfg_equ()
    14a8:	4298      	cmp	r0, r3
    14aa:	bf14      	ite	ne
    14ac:	2000      	movne	r0, #0
    14ae:	2001      	moveq	r0, #1
    14b0:	4770      	bx	lr
	...

000014b4 <am_hal_gpio_pinconfig>:
//
//*****************************************************************************
uint32_t
am_hal_gpio_pinconfig(uint32_t ui32Pin, am_hal_gpio_pincfg_t bfGpioCfg)

{
    14b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    14b8:	b087      	sub	sp, #28
    14ba:	9103      	str	r1, [sp, #12]
    uint32_t ui32Padreg, ui32AltPadCfg, ui32GPCfg;
    uint32_t ui32Funcsel, ui32PowerSw;
    bool bClearEnable = false;

#ifndef AM_HAL_DISABLE_API_VALIDATION
    if ( ui32Pin >= AM_HAL_GPIO_MAX_PADS )
    14bc:	2831      	cmp	r0, #49	; 0x31
    14be:	f200 8102 	bhi.w	16c6 <am_hal_gpio_pinconfig+0x212>
    14c2:	4604      	mov	r4, r0
    ui32GPCfg = ui32Padreg = ui32AltPadCfg = 0;

    //
    // Get the requested function and/or power switch.
    //
    ui32Funcsel = bfGpioCfg.uFuncSel;
    14c4:	f89d 300c 	ldrb.w	r3, [sp, #12]
    14c8:	f003 0107 	and.w	r1, r3, #7
    ui32PowerSw = bfGpioCfg.ePowerSw;
    14cc:	f3c3 05c1 	ubfx	r5, r3, #3, #2

    ui32Padreg |= ui32Funcsel << PADREG_FLD_FNSEL_S;
    14d0:	00ca      	lsls	r2, r1, #3

    //
    // Check for invalid configuration requests.
    //
    if ( bfGpioCfg.ePullup != AM_HAL_GPIO_PIN_PULLUP_NONE )
    14d2:	f013 03e0 	ands.w	r3, r3, #224	; 0xe0
    14d6:	d013      	beq.n	1500 <am_hal_gpio_pinconfig+0x4c>
    {
        //
        // This setting is needed for all pullup settings including
        // AM_HAL_GPIO_PIN_PULLUP_WEAK and AM_HAL_GPIO_PIN_PULLDOWN.
        //
        ui32Padreg |= (0x1 << PADREG_FLD_PULLUP_S);
    14d8:	f042 0201 	orr.w	r2, r2, #1

        //
        // Check for specific pullup or pulldown settings.
        //
        if ( (bfGpioCfg.ePullup >= AM_HAL_GPIO_PIN_PULLUP_1_5K) &&
    14dc:	f89d 000c 	ldrb.w	r0, [sp, #12]
    14e0:	0940      	lsrs	r0, r0, #5
    14e2:	1d86      	adds	r6, r0, #6
    14e4:	f006 0607 	and.w	r6, r6, #7
    14e8:	2e03      	cmp	r6, #3
    14ea:	f200 80a2 	bhi.w	1632 <am_hal_gpio_pinconfig+0x17e>
             (bfGpioCfg.ePullup <= AM_HAL_GPIO_PIN_PULLUP_24K) )
        {
            ui32Padreg |= ((bfGpioCfg.ePullup - AM_HAL_GPIO_PIN_PULLUP_1_5K) <<
    14ee:	3802      	subs	r0, #2
    14f0:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
                           PADREG_FLD_76_S);
#ifndef AM_HAL_DISABLE_API_VALIDATION
            if ( !(g_ui8Bit76Capabilities[ui32Pin] & CAP_PUP) )
    14f4:	4b7a      	ldr	r3, [pc, #488]	; (16e0 <am_hal_gpio_pinconfig+0x22c>)
    14f6:	5d1b      	ldrb	r3, [r3, r4]
    14f8:	f013 0f01 	tst.w	r3, #1
    14fc:	f000 80e5 	beq.w	16ca <am_hal_gpio_pinconfig+0x216>
    }

    //
    // Check if requesting a power switch pin
    //
    if ( ui32PowerSw != AM_HAL_GPIO_PIN_POWERSW_NONE )
    1500:	b16d      	cbz	r5, 151e <am_hal_gpio_pinconfig+0x6a>
    {
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
    1502:	2d01      	cmp	r5, #1
    1504:	f000 80a4 	beq.w	1650 <am_hal_gpio_pinconfig+0x19c>
             (g_ui8Bit76Capabilities[ui32Pin] & CAP_VDD) )
        {
            ui32Padreg |= 0x1 << PADREG_FLD_76_S;
        }
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
    1508:	2d02      	cmp	r5, #2
    150a:	f040 80e0 	bne.w	16ce <am_hal_gpio_pinconfig+0x21a>
                  (g_ui8Bit76Capabilities[ui32Pin] & CAP_VSS) )
    150e:	4b74      	ldr	r3, [pc, #464]	; (16e0 <am_hal_gpio_pinconfig+0x22c>)
    1510:	5d1b      	ldrb	r3, [r3, r4]
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
    1512:	f013 0f04 	tst.w	r3, #4
    1516:	f000 80dc 	beq.w	16d2 <am_hal_gpio_pinconfig+0x21e>
        {
            ui32Padreg |= 0x2 << PADREG_FLD_76_S;
    151a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    }

    //
    // Depending on the selected pin and FNSEL, determine if INPEN needs to be set.
    //
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    151e:	4b71      	ldr	r3, [pc, #452]	; (16e4 <am_hal_gpio_pinconfig+0x230>)
    1520:	5d1d      	ldrb	r5, [r3, r4]
    1522:	410d      	asrs	r5, r1
    1524:	006d      	lsls	r5, r5, #1
    1526:	f005 0502 	and.w	r5, r5, #2
    152a:	4315      	orrs	r5, r2

    //
    // Configure ui32GpCfg based on whether nCE requested.
    //
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    152c:	4b6e      	ldr	r3, [pc, #440]	; (16e8 <am_hal_gpio_pinconfig+0x234>)
    152e:	5d1b      	ldrb	r3, [r3, r4]
    1530:	428b      	cmp	r3, r1
    1532:	f000 8096 	beq.w	1662 <am_hal_gpio_pinconfig+0x1ae>
    {
        //
        // It's not nCE, it's one of the other funcsels.
        // Start by setting the value of the requested GPIO input.
        //
        ui32Padreg |= (bfGpioCfg.eGPInput << PADREG_FLD_INPEN_S);
    1536:	f89d 700d 	ldrb.w	r7, [sp, #13]
    153a:	f3c7 1300 	ubfx	r3, r7, #4, #1
    153e:	ea45 0543 	orr.w	r5, r5, r3, lsl #1
        //  GPIOCFG register field, which is a 4-bit field:
        //  [INTD(1):OUTCFG(2):INCFG(1)].
        // Bit0 of eIntDir maps to GPIOCFG.INTD  (b3).
        // Bit1 of eIntDir maps to GPIOCFG.INCFG (b0).
        //
        ui32GPCfg |= (bfGpioCfg.eGPOutcfg << GPIOCFG_FLD_OUTCFG_S)              |
    1542:	f3c7 0281 	ubfx	r2, r7, #2, #2
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    1546:	f3c7 1341 	ubfx	r3, r7, #5, #2
    154a:	00de      	lsls	r6, r3, #3
    154c:	f006 0608 	and.w	r6, r6, #8
        ui32GPCfg |= (bfGpioCfg.eGPOutcfg << GPIOCFG_FLD_OUTCFG_S)              |
    1550:	ea46 0642 	orr.w	r6, r6, r2, lsl #1
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    1554:	ea46 0653 	orr.w	r6, r6, r3, lsr #1
                     (((bfGpioCfg.eIntDir >> 1) & 0x1) << GPIOCFG_FLD_INCFG_S);

        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    1558:	f007 030c 	and.w	r3, r7, #12
    155c:	2b04      	cmp	r3, #4
    155e:	f000 80a5 	beq.w	16ac <am_hal_gpio_pinconfig+0x1f8>
             pincfg_equ(&bfGpioCfg, (void*)&g_AM_HAL_GPIO_DISABLE) )
    1562:	4962      	ldr	r1, [pc, #392]	; (16ec <am_hal_gpio_pinconfig+0x238>)
    1564:	a803      	add	r0, sp, #12
    1566:	f7ff ff9d 	bl	14a4 <pincfg_equ>
    156a:	9002      	str	r0, [sp, #8]
        //  use when GPIO interrupts are not in use and can be used when no
        //  eIntDir setting is provided.
        // If eIntDir is provided, eGPRdZero is ignored and can only be
        //  achieved via the AM_HAL_GPIO_PIN_INTDIR_NONE setting.
        //
        if ( bfGpioCfg.eIntDir == 0 )
    156c:	f017 0f60 	tst.w	r7, #96	; 0x60
    1570:	d104      	bne.n	157c <am_hal_gpio_pinconfig+0xc8>
        {
            ui32GPCfg &= ~(1 << GPIOCFG_FLD_INCFG_S);
            ui32GPCfg |= (bfGpioCfg.eGPRdZero << GPIOCFG_FLD_INCFG_S);
    1572:	f89d 300d 	ldrb.w	r3, [sp, #13]
    1576:	09db      	lsrs	r3, r3, #7
    1578:	f363 0600 	bfi	r6, r3, #0, #1
        }
    }

    switch ( bfGpioCfg.eDriveStrength )
    157c:	f89d 300d 	ldrb.w	r3, [sp, #13]
    1580:	f003 0303 	and.w	r3, r3, #3
    1584:	2b02      	cmp	r3, #2
    1586:	f000 809c 	beq.w	16c2 <am_hal_gpio_pinconfig+0x20e>
    158a:	2b03      	cmp	r3, #3
    158c:	f000 8095 	beq.w	16ba <am_hal_gpio_pinconfig+0x206>
    1590:	2b01      	cmp	r3, #1
    1592:	f000 808e 	beq.w	16b2 <am_hal_gpio_pinconfig+0x1fe>
    1596:	2000      	movs	r0, #0
    //
    uint32_t ui32GPCfgAddr, ui32PadregAddr, ui32AltpadAddr;
    uint32_t ui32GPCfgClearMask, ui32PadClearMask;
    uint32_t ui32GPCfgShft, ui32PadShft;

    ui32GPCfgAddr       = AM_REGADDR(GPIO, CFGA)       + ((ui32Pin >> 1) & ~0x3);
    1598:	ea4f 0854 	mov.w	r8, r4, lsr #1
    159c:	f028 0803 	bic.w	r8, r8, #3
    15a0:	f8df b170 	ldr.w	fp, [pc, #368]	; 1714 <am_hal_gpio_pinconfig+0x260>
    ui32PadregAddr      = AM_REGADDR(GPIO, PADREGA)    + (ui32Pin & ~0x3);
    15a4:	f024 0a03 	bic.w	sl, r4, #3
    15a8:	f10a 4980 	add.w	r9, sl, #1073741824	; 0x40000000
    15ac:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
    ui32AltpadAddr      = AM_REGADDR(GPIO, ALTPADCFGA) + (ui32Pin & ~0x3);

    ui32GPCfgShft       = ((ui32Pin & 0x7) << 2);
    15b0:	00a2      	lsls	r2, r4, #2
    15b2:	f002 021c 	and.w	r2, r2, #28
    ui32PadShft         = ((ui32Pin & 0x3) << 3);
    15b6:	00e3      	lsls	r3, r4, #3
    15b8:	f003 0318 	and.w	r3, r3, #24
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
    15bc:	210f      	movs	r1, #15
    15be:	4091      	lsls	r1, r2
    15c0:	43c9      	mvns	r1, r1
    15c2:	9100      	str	r1, [sp, #0]
    ui32PadClearMask    = ~((uint32_t)0xFF << ui32PadShft);
    15c4:	27ff      	movs	r7, #255	; 0xff
    15c6:	409f      	lsls	r7, r3
    15c8:	43ff      	mvns	r7, r7

    //
    // Get the new values into their rightful bit positions.
    //
    ui32Padreg    <<= ui32PadShft;
    15ca:	409d      	lsls	r5, r3
    ui32AltPadCfg <<= ui32PadShft;
    15cc:	fa00 f303 	lsl.w	r3, r0, r3
    15d0:	9301      	str	r3, [sp, #4]
    ui32GPCfg     <<= ui32GPCfgShft;
    15d2:	4096      	lsls	r6, r2

    AM_CRITICAL_BEGIN
    15d4:	f000 f8a0 	bl	1718 <am_hal_interrupt_master_disable>
    15d8:	9005      	str	r0, [sp, #20]

    if ( bClearEnable )
    15da:	9b02      	ldr	r3, [sp, #8]
    15dc:	b143      	cbz	r3, 15f0 <am_hal_gpio_pinconfig+0x13c>
    {
        //
        // We're configuring a mode that requires clearing the Enable bit.
        //
        am_hal_gpio_output_tristate_disable(ui32Pin);
    15de:	f004 021f 	and.w	r2, r4, #31
    15e2:	08e4      	lsrs	r4, r4, #3
    15e4:	f004 0404 	and.w	r4, r4, #4
    15e8:	2301      	movs	r3, #1
    15ea:	4093      	lsls	r3, r2
    15ec:	4a40      	ldr	r2, [pc, #256]	; (16f0 <am_hal_gpio_pinconfig+0x23c>)
    15ee:	50a3      	str	r3, [r4, r2]
    }

    GPIO->PADKEY = GPIO_PADKEY_PADKEY_Key;
    15f0:	4a40      	ldr	r2, [pc, #256]	; (16f4 <am_hal_gpio_pinconfig+0x240>)
    15f2:	2373      	movs	r3, #115	; 0x73
    15f4:	6613      	str	r3, [r2, #96]	; 0x60

    AM_REGVAL(ui32PadregAddr)  = (AM_REGVAL(ui32PadregAddr) & ui32PadClearMask)   | ui32Padreg;
    15f6:	f8d9 3000 	ldr.w	r3, [r9]
    15fa:	403b      	ands	r3, r7
    15fc:	431d      	orrs	r5, r3
    15fe:	f8c9 5000 	str.w	r5, [r9]
    AM_REGVAL(ui32GPCfgAddr)   = (AM_REGVAL(ui32GPCfgAddr)  & ui32GPCfgClearMask) | ui32GPCfg;
    1602:	f858 300b 	ldr.w	r3, [r8, fp]
    1606:	9900      	ldr	r1, [sp, #0]
    1608:	400b      	ands	r3, r1
    160a:	431e      	orrs	r6, r3
    160c:	f848 600b 	str.w	r6, [r8, fp]
    AM_REGVAL(ui32AltpadAddr)  = (AM_REGVAL(ui32AltpadAddr) & ui32PadClearMask)   | ui32AltPadCfg;
    1610:	4939      	ldr	r1, [pc, #228]	; (16f8 <am_hal_gpio_pinconfig+0x244>)
    1612:	f85a 3001 	ldr.w	r3, [sl, r1]
    1616:	401f      	ands	r7, r3
    1618:	9b01      	ldr	r3, [sp, #4]
    161a:	431f      	orrs	r7, r3
    161c:	f84a 7001 	str.w	r7, [sl, r1]

    GPIO->PADKEY = 0;
    1620:	2400      	movs	r4, #0
    1622:	6614      	str	r4, [r2, #96]	; 0x60

    AM_CRITICAL_END
    1624:	9805      	ldr	r0, [sp, #20]
    1626:	f000 f87b 	bl	1720 <am_hal_interrupt_master_set>

    return AM_HAL_STATUS_SUCCESS;
    162a:	4620      	mov	r0, r4

} // am_hal_gpio_pinconfig()
    162c:	b007      	add	sp, #28
    162e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLDOWN )
    1632:	2bc0      	cmp	r3, #192	; 0xc0
    1634:	d007      	beq.n	1646 <am_hal_gpio_pinconfig+0x192>
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLUP_WEAK )
    1636:	2b20      	cmp	r3, #32
    1638:	f47f af62 	bne.w	1500 <am_hal_gpio_pinconfig+0x4c>
            if ( ui32Pin == 20 )
    163c:	2c14      	cmp	r4, #20
    163e:	f47f af5f 	bne.w	1500 <am_hal_gpio_pinconfig+0x4c>
                return AM_HAL_GPIO_ERR_PULLUP;
    1642:	482e      	ldr	r0, [pc, #184]	; (16fc <am_hal_gpio_pinconfig+0x248>)
    1644:	e7f2      	b.n	162c <am_hal_gpio_pinconfig+0x178>
            if ( ui32Pin != 20 )
    1646:	2c14      	cmp	r4, #20
    1648:	f43f af5a 	beq.w	1500 <am_hal_gpio_pinconfig+0x4c>
                return AM_HAL_GPIO_ERR_PULLDOWN;
    164c:	482c      	ldr	r0, [pc, #176]	; (1700 <am_hal_gpio_pinconfig+0x24c>)
    164e:	e7ed      	b.n	162c <am_hal_gpio_pinconfig+0x178>
             (g_ui8Bit76Capabilities[ui32Pin] & CAP_VDD) )
    1650:	4b23      	ldr	r3, [pc, #140]	; (16e0 <am_hal_gpio_pinconfig+0x22c>)
    1652:	5d1b      	ldrb	r3, [r3, r4]
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
    1654:	f013 0f02 	tst.w	r3, #2
    1658:	f43f af56 	beq.w	1508 <am_hal_gpio_pinconfig+0x54>
            ui32Padreg |= 0x1 << PADREG_FLD_76_S;
    165c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    1660:	e75d      	b.n	151e <am_hal_gpio_pinconfig+0x6a>
        if ( bfGpioCfg.uIOMnum > IOMNUM_MAX )
    1662:	f89d 300e 	ldrb.w	r3, [sp, #14]
    1666:	f003 0307 	and.w	r3, r3, #7
    166a:	2b07      	cmp	r3, #7
    166c:	d033      	beq.n	16d6 <am_hal_gpio_pinconfig+0x222>
        ui8CEtbl = (bfGpioCfg.uIOMnum << 4) | bfGpioCfg.uNCE;
    166e:	f89d 300e 	ldrb.w	r3, [sp, #14]
    1672:	f003 0107 	and.w	r1, r3, #7
    1676:	f3c3 03c1 	ubfx	r3, r3, #3, #2
    167a:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
    167e:	2300      	movs	r3, #0
    1680:	2b03      	cmp	r3, #3
    1682:	d807      	bhi.n	1694 <am_hal_gpio_pinconfig+0x1e0>
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
    1684:	4a1f      	ldr	r2, [pc, #124]	; (1704 <am_hal_gpio_pinconfig+0x250>)
    1686:	eb02 0284 	add.w	r2, r2, r4, lsl #2
    168a:	5cd2      	ldrb	r2, [r2, r3]
    168c:	428a      	cmp	r2, r1
    168e:	d001      	beq.n	1694 <am_hal_gpio_pinconfig+0x1e0>
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
    1690:	3301      	adds	r3, #1
    1692:	e7f5      	b.n	1680 <am_hal_gpio_pinconfig+0x1cc>
        if ( ui32Outcfg >= 4 )
    1694:	2b03      	cmp	r3, #3
    1696:	d820      	bhi.n	16da <am_hal_gpio_pinconfig+0x226>
                     (bfGpioCfg.eCEpol << GPIOCFG_FLD_INTD_S)   |
    1698:	f89d 600e 	ldrb.w	r6, [sp, #14]
    169c:	f3c6 1640 	ubfx	r6, r6, #5, #1
    16a0:	00f6      	lsls	r6, r6, #3
    16a2:	ea46 0643 	orr.w	r6, r6, r3, lsl #1
    bool bClearEnable = false;
    16a6:	2300      	movs	r3, #0
    16a8:	9302      	str	r3, [sp, #8]
    16aa:	e767      	b.n	157c <am_hal_gpio_pinconfig+0xc8>
            bClearEnable = true;
    16ac:	2301      	movs	r3, #1
    16ae:	9302      	str	r3, [sp, #8]
    16b0:	e75c      	b.n	156c <am_hal_gpio_pinconfig+0xb8>
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
    16b2:	f045 0504 	orr.w	r5, r5, #4
            ui32AltPadCfg |= (0 << 0);
    16b6:	2000      	movs	r0, #0
            break;
    16b8:	e76e      	b.n	1598 <am_hal_gpio_pinconfig+0xe4>
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
    16ba:	f045 0504 	orr.w	r5, r5, #4
            ui32AltPadCfg |= (1 << 0);
    16be:	2001      	movs	r0, #1
            break;
    16c0:	e76a      	b.n	1598 <am_hal_gpio_pinconfig+0xe4>
            ui32AltPadCfg |= (1 << 0);
    16c2:	2001      	movs	r0, #1
    16c4:	e768      	b.n	1598 <am_hal_gpio_pinconfig+0xe4>
        return AM_HAL_STATUS_INVALID_ARG;
    16c6:	2006      	movs	r0, #6
    16c8:	e7b0      	b.n	162c <am_hal_gpio_pinconfig+0x178>
                return AM_HAL_GPIO_ERR_PULLUP;
    16ca:	480c      	ldr	r0, [pc, #48]	; (16fc <am_hal_gpio_pinconfig+0x248>)
    16cc:	e7ae      	b.n	162c <am_hal_gpio_pinconfig+0x178>
            return AM_HAL_GPIO_ERR_PWRSW;
    16ce:	480e      	ldr	r0, [pc, #56]	; (1708 <am_hal_gpio_pinconfig+0x254>)
    16d0:	e7ac      	b.n	162c <am_hal_gpio_pinconfig+0x178>
    16d2:	480d      	ldr	r0, [pc, #52]	; (1708 <am_hal_gpio_pinconfig+0x254>)
    16d4:	e7aa      	b.n	162c <am_hal_gpio_pinconfig+0x178>
            return AM_HAL_GPIO_ERR_INVCE;   // Invalid CE specified
    16d6:	480d      	ldr	r0, [pc, #52]	; (170c <am_hal_gpio_pinconfig+0x258>)
    16d8:	e7a8      	b.n	162c <am_hal_gpio_pinconfig+0x178>
            return AM_HAL_GPIO_ERR_INVCEPIN;
    16da:	480d      	ldr	r0, [pc, #52]	; (1710 <am_hal_gpio_pinconfig+0x25c>)
    16dc:	e7a6      	b.n	162c <am_hal_gpio_pinconfig+0x178>
    16de:	bf00      	nop
    16e0:	00003ec4 	.word	0x00003ec4
    16e4:	00003ef8 	.word	0x00003ef8
    16e8:	00003ff4 	.word	0x00003ff4
    16ec:	00003ec0 	.word	0x00003ec0
    16f0:	400100b4 	.word	0x400100b4
    16f4:	40010000 	.word	0x40010000
    16f8:	400100e0 	.word	0x400100e0
    16fc:	08000100 	.word	0x08000100
    1700:	08000101 	.word	0x08000101
    1704:	00003f2c 	.word	0x00003f2c
    1708:	08000102 	.word	0x08000102
    170c:	08000103 	.word	0x08000103
    1710:	08000104 	.word	0x08000104
    1714:	40010040 	.word	0x40010040

00001718 <am_hal_interrupt_master_disable>:
}
#elif defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_disable(void)
{
    __asm("    mrs     r0, PRIMASK");
    1718:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsid i");
    171c:	b672      	cpsid	i
    __asm("    bx lr");
    171e:	4770      	bx	lr

00001720 <am_hal_interrupt_master_set>:
}
#elif defined(__GNUC_STDC_INLINE__)
void __attribute__((naked))
am_hal_interrupt_master_set(uint32_t ui32InterruptState)
{
    __asm("    msr     PRIMASK, r0");
    1720:	f380 8810 	msr	PRIMASK, r0
    __asm("    bx lr");
    1724:	4770      	bx	lr
	...

00001728 <pwrctrl_periph_disable_msk_check>:
// ****************************************************************************
static uint32_t
pwrctrl_periph_disable_msk_check(am_hal_pwrctrl_periph_e ePeripheral)
{
    uint32_t retVal = AM_HAL_STATUS_FAIL;
    uint32_t HCPxMask = PWRCTRL->DEVPWREN;
    1728:	4b1c      	ldr	r3, [pc, #112]	; (179c <pwrctrl_periph_disable_msk_check+0x74>)
    172a:	689b      	ldr	r3, [r3, #8]

    switch (am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus)
    172c:	eb00 0140 	add.w	r1, r0, r0, lsl #1
    1730:	4a1b      	ldr	r2, [pc, #108]	; (17a0 <pwrctrl_periph_disable_msk_check+0x78>)
    1732:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    1736:	6852      	ldr	r2, [r2, #4]
    1738:	2a08      	cmp	r2, #8
    173a:	d010      	beq.n	175e <pwrctrl_periph_disable_msk_check+0x36>
    173c:	2a10      	cmp	r2, #16
    173e:	d01a      	beq.n	1776 <pwrctrl_periph_disable_msk_check+0x4e>
    1740:	2a04      	cmp	r2, #4
    1742:	d001      	beq.n	1748 <pwrctrl_periph_disable_msk_check+0x20>
    1744:	2001      	movs	r0, #1
    1746:	4770      	bx	lr
    {
        case (PWRCTRL_DEVPWRSTATUS_HCPA_Msk):
            if (((HCPxMask & HCPA_MASK) > 0) && ((HCPxMask & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable) == 0))
    1748:	f240 5281 	movw	r2, #1409	; 0x581
    174c:	4213      	tst	r3, r2
    174e:	d01e      	beq.n	178e <pwrctrl_periph_disable_msk_check+0x66>
    1750:	4a13      	ldr	r2, [pc, #76]	; (17a0 <pwrctrl_periph_disable_msk_check+0x78>)
    1752:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
    1756:	4018      	ands	r0, r3
    1758:	d01e      	beq.n	1798 <pwrctrl_periph_disable_msk_check+0x70>
    uint32_t retVal = AM_HAL_STATUS_FAIL;
    175a:	2001      	movs	r0, #1
    175c:	4770      	bx	lr
                retVal = AM_HAL_STATUS_SUCCESS;
            }
            break;

        case (PWRCTRL_DEVPWRSTATUS_HCPB_Msk):
            if (((HCPxMask & HCPB_MASK) > 0) && ((HCPxMask & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable) == 0))
    175e:	f013 0f0e 	tst.w	r3, #14
    1762:	d016      	beq.n	1792 <pwrctrl_periph_disable_msk_check+0x6a>
    1764:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    1768:	4a0d      	ldr	r2, [pc, #52]	; (17a0 <pwrctrl_periph_disable_msk_check+0x78>)
    176a:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
    176e:	4018      	ands	r0, r3
    1770:	d012      	beq.n	1798 <pwrctrl_periph_disable_msk_check+0x70>
    uint32_t retVal = AM_HAL_STATUS_FAIL;
    1772:	2001      	movs	r0, #1
    1774:	4770      	bx	lr
                retVal = AM_HAL_STATUS_SUCCESS;
            }
            break;

        case (PWRCTRL_DEVPWRSTATUS_HCPC_Msk):
            if (((HCPxMask & HCPC_MASK) > 0) && ((HCPxMask & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable) == 0))
    1776:	f013 0f70 	tst.w	r3, #112	; 0x70
    177a:	d00c      	beq.n	1796 <pwrctrl_periph_disable_msk_check+0x6e>
    177c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    1780:	4a07      	ldr	r2, [pc, #28]	; (17a0 <pwrctrl_periph_disable_msk_check+0x78>)
    1782:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
    1786:	4018      	ands	r0, r3
    1788:	d006      	beq.n	1798 <pwrctrl_periph_disable_msk_check+0x70>
    uint32_t retVal = AM_HAL_STATUS_FAIL;
    178a:	2001      	movs	r0, #1
    178c:	4770      	bx	lr
    178e:	2001      	movs	r0, #1
    1790:	4770      	bx	lr
    1792:	2001      	movs	r0, #1
    1794:	4770      	bx	lr
    1796:	2001      	movs	r0, #1
        default:
            break;
    }

    return retVal;
}
    1798:	4770      	bx	lr
    179a:	bf00      	nop
    179c:	40021000 	.word	0x40021000
    17a0:	00004028 	.word	0x00004028

000017a4 <am_hal_pwrctrl_periph_disable>:
//  Disable power for a peripheral.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_periph_disable(am_hal_pwrctrl_periph_e ePeripheral)
{
    17a4:	b570      	push	{r4, r5, r6, lr}
    17a6:	b082      	sub	sp, #8
    17a8:	4604      	mov	r4, r0
    //
    // Disable power domain for the given device.
    //
    AM_CRITICAL_BEGIN
    17aa:	f7ff ffb5 	bl	1718 <am_hal_interrupt_master_disable>
    17ae:	9001      	str	r0, [sp, #4]
    PWRCTRL->DEVPWREN &= ~am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    17b0:	4a17      	ldr	r2, [pc, #92]	; (1810 <am_hal_pwrctrl_periph_disable+0x6c>)
    17b2:	6893      	ldr	r3, [r2, #8]
    17b4:	4626      	mov	r6, r4
    17b6:	eb04 0044 	add.w	r0, r4, r4, lsl #1
    17ba:	4916      	ldr	r1, [pc, #88]	; (1814 <am_hal_pwrctrl_periph_disable+0x70>)
    17bc:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
    17c0:	ea23 0301 	bic.w	r3, r3, r1
    17c4:	6093      	str	r3, [r2, #8]
    AM_CRITICAL_END
    17c6:	9801      	ldr	r0, [sp, #4]
    17c8:	f7ff ffaa 	bl	1720 <am_hal_interrupt_master_set>

    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WAIT; wait_usecs += 10)
    17cc:	2500      	movs	r5, #0
    17ce:	2d13      	cmp	r5, #19
    17d0:	d80e      	bhi.n	17f0 <am_hal_pwrctrl_periph_disable+0x4c>
    {
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    17d2:	20a0      	movs	r0, #160	; 0xa0
    17d4:	f7ff fe44 	bl	1460 <am_hal_flash_delay>

        if ((PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0)
    17d8:	4b0d      	ldr	r3, [pc, #52]	; (1810 <am_hal_pwrctrl_periph_disable+0x6c>)
    17da:	6999      	ldr	r1, [r3, #24]
    17dc:	eb06 0346 	add.w	r3, r6, r6, lsl #1
    17e0:	4a0c      	ldr	r2, [pc, #48]	; (1814 <am_hal_pwrctrl_periph_disable+0x70>)
    17e2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    17e6:	685b      	ldr	r3, [r3, #4]
    17e8:	4219      	tst	r1, r3
    17ea:	d001      	beq.n	17f0 <am_hal_pwrctrl_periph_disable+0x4c>
    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WAIT; wait_usecs += 10)
    17ec:	350a      	adds	r5, #10
    17ee:	e7ee      	b.n	17ce <am_hal_pwrctrl_periph_disable+0x2a>
    }

    //
    // Check the device status.
    //
    if ((PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0)
    17f0:	4b07      	ldr	r3, [pc, #28]	; (1810 <am_hal_pwrctrl_periph_disable+0x6c>)
    17f2:	6998      	ldr	r0, [r3, #24]
    17f4:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    17f8:	4a06      	ldr	r2, [pc, #24]	; (1814 <am_hal_pwrctrl_periph_disable+0x70>)
    17fa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    17fe:	685b      	ldr	r3, [r3, #4]
    1800:	4018      	ands	r0, r3
    1802:	d101      	bne.n	1808 <am_hal_pwrctrl_periph_disable+0x64>
    else
    {
        return pwrctrl_periph_disable_msk_check(ePeripheral);
    }

} // am_hal_pwrctrl_periph_disable()
    1804:	b002      	add	sp, #8
    1806:	bd70      	pop	{r4, r5, r6, pc}
        return pwrctrl_periph_disable_msk_check(ePeripheral);
    1808:	4620      	mov	r0, r4
    180a:	f7ff ff8d 	bl	1728 <pwrctrl_periph_disable_msk_check>
    180e:	e7f9      	b.n	1804 <am_hal_pwrctrl_periph_disable+0x60>
    1810:	40021000 	.word	0x40021000
    1814:	00004028 	.word	0x00004028

00001818 <config_baudrate>:
    uint32_t ui32UartClkFreq;

    //
    // Check that the baudrate is in range.
    //
    if (APOLLO3_A1)
    1818:	4b23      	ldr	r3, [pc, #140]	; (18a8 <config_baudrate+0x90>)
    181a:	68db      	ldr	r3, [r3, #12]
    181c:	b2db      	uxtb	r3, r3
    181e:	2b12      	cmp	r3, #18
    1820:	d016      	beq.n	1850 <config_baudrate+0x38>
      if (ui32DesiredBaudrate > AM_HAL_UART_MAXIMUM_BAUDRATE_A1)
      {
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
      }
    }
    if (APOLLO3_GE_B0)
    1822:	4b21      	ldr	r3, [pc, #132]	; (18a8 <config_baudrate+0x90>)
    1824:	68db      	ldr	r3, [r3, #12]
    1826:	b2db      	uxtb	r3, r3
    1828:	2b20      	cmp	r3, #32
    182a:	d902      	bls.n	1832 <config_baudrate+0x1a>
    {
      if (ui32DesiredBaudrate > AM_HAL_UART_MAXIMUM_BAUDRATE_B0)
    182c:	4b1f      	ldr	r3, [pc, #124]	; (18ac <config_baudrate+0x94>)
    182e:	4299      	cmp	r1, r3
    1830:	d838      	bhi.n	18a4 <config_baudrate+0x8c>
{
    1832:	b430      	push	{r4, r5}
      {
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
      }
    }

    switch ( UARTn(ui32Module)->CR_b.CLKSEL )
    1834:	f500 2080 	add.w	r0, r0, #262144	; 0x40000
    1838:	301c      	adds	r0, #28
    183a:	0300      	lsls	r0, r0, #12
    183c:	6b03      	ldr	r3, [r0, #48]	; 0x30
    183e:	f3c3 1302 	ubfx	r3, r3, #4, #3
    1842:	3b01      	subs	r3, #1
    1844:	2b03      	cmp	r3, #3
    1846:	d80c      	bhi.n	1862 <config_baudrate+0x4a>
    1848:	e8df f003 	tbb	[pc, r3]
    184c:	0907260f 	.word	0x0907260f
      if (ui32DesiredBaudrate > AM_HAL_UART_MAXIMUM_BAUDRATE_A1)
    1850:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
    1854:	d9e5      	bls.n	1822 <config_baudrate+0xa>
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
    1856:	4816      	ldr	r0, [pc, #88]	; (18b0 <config_baudrate+0x98>)
    1858:	4770      	bx	lr
        case UART0_CR_CLKSEL_12MHZ:
            ui32UartClkFreq = 12000000;
            break;

        case UART0_CR_CLKSEL_6MHZ:
            ui32UartClkFreq = 6000000;
    185a:	4c16      	ldr	r4, [pc, #88]	; (18b4 <config_baudrate+0x9c>)
            break;
    185c:	e006      	b.n	186c <config_baudrate+0x54>

        case UART0_CR_CLKSEL_3MHZ:
            ui32UartClkFreq = 3000000;
    185e:	4c16      	ldr	r4, [pc, #88]	; (18b8 <config_baudrate+0xa0>)
            break;
    1860:	e004      	b.n	186c <config_baudrate+0x54>

        default:
            *pui32ActualBaud = 0;
    1862:	2300      	movs	r3, #0
    1864:	6013      	str	r3, [r2, #0]
            return AM_HAL_UART_STATUS_CLOCK_NOT_CONFIGURED;
    1866:	4815      	ldr	r0, [pc, #84]	; (18bc <config_baudrate+0xa4>)
    1868:	e014      	b.n	1894 <config_baudrate+0x7c>
    switch ( UARTn(ui32Module)->CR_b.CLKSEL )
    186a:	4c15      	ldr	r4, [pc, #84]	; (18c0 <config_baudrate+0xa8>)
    }

    //
    // Calculate register values.
    //
    ui32BaudClk = BAUDCLK * ui32DesiredBaudrate;
    186c:	0109      	lsls	r1, r1, #4
    ui32IntegerDivisor = (uint32_t)(ui32UartClkFreq / ui32BaudClk);
    186e:	fbb4 f5f1 	udiv	r5, r4, r1
    ui64IntermediateLong = (ui32UartClkFreq * 64) / ui32BaudClk;
    1872:	01a3      	lsls	r3, r4, #6
    1874:	fbb3 f3f1 	udiv	r3, r3, r1
    ui64FractionDivisorLong = ui64IntermediateLong - (ui32IntegerDivisor * 64);
    ui32FractionDivisor = (uint32_t)ui64FractionDivisorLong;
    1878:	eba3 1385 	sub.w	r3, r3, r5, lsl #6

    //
    // Check the result.
    //
    if (ui32IntegerDivisor == 0)
    187c:	428c      	cmp	r4, r1
    187e:	d30d      	bcc.n	189c <config_baudrate+0x84>
    }

    //
    // Write the UART regs.
    //
    UARTn(ui32Module)->IBRD = ui32IntegerDivisor;
    1880:	6245      	str	r5, [r0, #36]	; 0x24
    UARTn(ui32Module)->IBRD = ui32IntegerDivisor;
    1882:	6245      	str	r5, [r0, #36]	; 0x24
    UARTn(ui32Module)->FBRD = ui32FractionDivisor;
    1884:	6283      	str	r3, [r0, #40]	; 0x28

    //
    // Return the actual baud rate.
    //
    *pui32ActualBaud = (ui32UartClkFreq / ((BAUDCLK * ui32IntegerDivisor) + ui32FractionDivisor / 4));
    1886:	089b      	lsrs	r3, r3, #2
    1888:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    188c:	fbb4 f3f3 	udiv	r3, r4, r3
    1890:	6013      	str	r3, [r2, #0]
    return AM_HAL_STATUS_SUCCESS;
    1892:	2000      	movs	r0, #0
} // config_baudrate()
    1894:	bc30      	pop	{r4, r5}
    1896:	4770      	bx	lr
            ui32UartClkFreq = 12000000;
    1898:	4c0a      	ldr	r4, [pc, #40]	; (18c4 <config_baudrate+0xac>)
    189a:	e7e7      	b.n	186c <config_baudrate+0x54>
        *pui32ActualBaud = 0;
    189c:	2300      	movs	r3, #0
    189e:	6013      	str	r3, [r2, #0]
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
    18a0:	4803      	ldr	r0, [pc, #12]	; (18b0 <config_baudrate+0x98>)
    18a2:	e7f7      	b.n	1894 <config_baudrate+0x7c>
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
    18a4:	4802      	ldr	r0, [pc, #8]	; (18b0 <config_baudrate+0x98>)
} // config_baudrate()
    18a6:	4770      	bx	lr
    18a8:	40020000 	.word	0x40020000
    18ac:	0016e360 	.word	0x0016e360
    18b0:	08000003 	.word	0x08000003
    18b4:	005b8d80 	.word	0x005b8d80
    18b8:	002dc6c0 	.word	0x002dc6c0
    18bc:	08000002 	.word	0x08000002
    18c0:	016e3600 	.word	0x016e3600
    18c4:	00b71b00 	.word	0x00b71b00

000018c8 <am_hal_uart_initialize>:
    if (ui32Module >= AM_REG_UART_NUM_MODULES )
    18c8:	2801      	cmp	r0, #1
    18ca:	d81e      	bhi.n	190a <am_hal_uart_initialize+0x42>
    if (!ppHandle)
    18cc:	b1f9      	cbz	r1, 190e <am_hal_uart_initialize+0x46>
    if (g_am_hal_uart_states[ui32Module].prefix.s.bInit)
    18ce:	4a12      	ldr	r2, [pc, #72]	; (1918 <am_hal_uart_initialize+0x50>)
    18d0:	2368      	movs	r3, #104	; 0x68
    18d2:	fb03 2300 	mla	r3, r3, r0, r2
    18d6:	78db      	ldrb	r3, [r3, #3]
    18d8:	f013 0f01 	tst.w	r3, #1
    18dc:	d119      	bne.n	1912 <am_hal_uart_initialize+0x4a>
{
    18de:	b470      	push	{r4, r5, r6}
    g_am_hal_uart_states[ui32Module].prefix.s.bInit = true;
    18e0:	4614      	mov	r4, r2
    18e2:	2268      	movs	r2, #104	; 0x68
    18e4:	fb02 f200 	mul.w	r2, r2, r0
    18e8:	18a3      	adds	r3, r4, r2
    18ea:	78dd      	ldrb	r5, [r3, #3]
    18ec:	f045 0501 	orr.w	r5, r5, #1
    18f0:	70dd      	strb	r5, [r3, #3]
    g_am_hal_uart_states[ui32Module].prefix.s.magic = AM_HAL_MAGIC_UART;
    18f2:	58a5      	ldr	r5, [r4, r2]
    18f4:	4e09      	ldr	r6, [pc, #36]	; (191c <am_hal_uart_initialize+0x54>)
    18f6:	f366 0517 	bfi	r5, r6, #0, #24
    18fa:	50a5      	str	r5, [r4, r2]
    g_am_hal_uart_states[ui32Module].ui32Module = ui32Module;
    18fc:	6258      	str	r0, [r3, #36]	; 0x24
    g_am_hal_uart_states[ui32Module].sRegState.bValid = false;
    18fe:	2000      	movs	r0, #0
    1900:	7118      	strb	r0, [r3, #4]
    g_am_hal_uart_states[ui32Module].ui32BaudRate = 0;
    1902:	6618      	str	r0, [r3, #96]	; 0x60
    *ppHandle = (void *)&g_am_hal_uart_states[ui32Module];
    1904:	600b      	str	r3, [r1, #0]
} // am_hal_uart_initialize()
    1906:	bc70      	pop	{r4, r5, r6}
    1908:	4770      	bx	lr
        return AM_HAL_STATUS_OUT_OF_RANGE;
    190a:	2005      	movs	r0, #5
    190c:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
    190e:	2006      	movs	r0, #6
    1910:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_OPERATION;
    1912:	2007      	movs	r0, #7
} // am_hal_uart_initialize()
    1914:	4770      	bx	lr
    1916:	bf00      	nop
    1918:	100001b4 	.word	0x100001b4
    191c:	00ea9e06 	.word	0x00ea9e06

00001920 <am_hal_uart_interrupt_enable>:
//*****************************************************************************
uint32_t
am_hal_uart_interrupt_enable(void *pHandle, uint32_t ui32IntMask)
{
    am_hal_uart_state_t *pState = (am_hal_uart_state_t *) pHandle;
    uint32_t ui32Module = pState->ui32Module;
    1920:	6a43      	ldr	r3, [r0, #36]	; 0x24

    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    1922:	b170      	cbz	r0, 1942 <am_hal_uart_interrupt_enable+0x22>
    1924:	6802      	ldr	r2, [r0, #0]
    1926:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
    192a:	4808      	ldr	r0, [pc, #32]	; (194c <am_hal_uart_interrupt_enable+0x2c>)
    192c:	4282      	cmp	r2, r0
    192e:	d10a      	bne.n	1946 <am_hal_uart_interrupt_enable+0x26>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

    UARTn(ui32Module)->IER |= ui32IntMask;
    1930:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
    1934:	331c      	adds	r3, #28
    1936:	031b      	lsls	r3, r3, #12
    1938:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    193a:	4311      	orrs	r1, r2
    193c:	6399      	str	r1, [r3, #56]	; 0x38

    return AM_HAL_STATUS_SUCCESS;
    193e:	2000      	movs	r0, #0
    1940:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
    1942:	2002      	movs	r0, #2
    1944:	4770      	bx	lr
    1946:	2002      	movs	r0, #2
} // am_hal_uart_interrupt_enable()
    1948:	4770      	bx	lr
    194a:	bf00      	nop
    194c:	01ea9e06 	.word	0x01ea9e06

00001950 <am_hal_uart_interrupt_disable>:
//*****************************************************************************
uint32_t
am_hal_uart_interrupt_disable(void *pHandle, uint32_t ui32IntMask)
{
    am_hal_uart_state_t *pState = (am_hal_uart_state_t *) pHandle;
    uint32_t ui32Module = pState->ui32Module;
    1950:	6a43      	ldr	r3, [r0, #36]	; 0x24

    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    1952:	b178      	cbz	r0, 1974 <am_hal_uart_interrupt_disable+0x24>
    1954:	6802      	ldr	r2, [r0, #0]
    1956:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
    195a:	4808      	ldr	r0, [pc, #32]	; (197c <am_hal_uart_interrupt_disable+0x2c>)
    195c:	4282      	cmp	r2, r0
    195e:	d10b      	bne.n	1978 <am_hal_uart_interrupt_disable+0x28>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

    UARTn(ui32Module)->IER &= ~ui32IntMask;
    1960:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
    1964:	331c      	adds	r3, #28
    1966:	031b      	lsls	r3, r3, #12
    1968:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    196a:	ea22 0101 	bic.w	r1, r2, r1
    196e:	6399      	str	r1, [r3, #56]	; 0x38

    return AM_HAL_STATUS_SUCCESS;
    1970:	2000      	movs	r0, #0
    1972:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
    1974:	2002      	movs	r0, #2
    1976:	4770      	bx	lr
    1978:	2002      	movs	r0, #2
} // am_hal_uart_interrupt_disable()
    197a:	4770      	bx	lr
    197c:	01ea9e06 	.word	0x01ea9e06

00001980 <buffer_configure>:
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    1980:	b3d0      	cbz	r0, 19f8 <buffer_configure+0x78>
{
    1982:	b538      	push	{r3, r4, r5, lr}
    1984:	461d      	mov	r5, r3
    1986:	4604      	mov	r4, r0
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    1988:	6800      	ldr	r0, [r0, #0]
    198a:	f020 407e 	bic.w	r0, r0, #4261412864	; 0xfe000000
    198e:	4b1c      	ldr	r3, [pc, #112]	; (1a00 <buffer_configure+0x80>)
    1990:	4298      	cmp	r0, r3
    1992:	d133      	bne.n	19fc <buffer_configure+0x7c>
    if (pui8TxBuffer && ui32TxBufferSize)
    1994:	b101      	cbz	r1, 1998 <buffer_configure+0x18>
    1996:	b992      	cbnz	r2, 19be <buffer_configure+0x3e>
        pState->bEnableTxQueue = false;
    1998:	2300      	movs	r3, #0
    199a:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
        ui32ErrorStatus = am_hal_uart_interrupt_disable(pHandle, AM_HAL_UART_INT_TX);
    199e:	2120      	movs	r1, #32
    19a0:	4620      	mov	r0, r4
    19a2:	f7ff ffd5 	bl	1950 <am_hal_uart_interrupt_disable>
        RETURN_ON_ERROR(ui32ErrorStatus);
    19a6:	bb50      	cbnz	r0, 19fe <buffer_configure+0x7e>
    if (pui8RxBuffer && ui32RxBufferSize)
    19a8:	b10d      	cbz	r5, 19ae <buffer_configure+0x2e>
    19aa:	9b04      	ldr	r3, [sp, #16]
    19ac:	b9bb      	cbnz	r3, 19de <buffer_configure+0x5e>
        pState->bEnableRxQueue = false;
    19ae:	2300      	movs	r3, #0
    19b0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
        ui32ErrorStatus = am_hal_uart_interrupt_disable(pHandle, (AM_HAL_UART_INT_RX |
    19b4:	2150      	movs	r1, #80	; 0x50
    19b6:	4620      	mov	r0, r4
    19b8:	f7ff ffca 	bl	1950 <am_hal_uart_interrupt_disable>
        RETURN_ON_ERROR(ui32ErrorStatus);
    19bc:	e01f      	b.n	19fe <buffer_configure+0x7e>
        pState->bEnableTxQueue = true;
    19be:	2001      	movs	r0, #1
    19c0:	f884 0028 	strb.w	r0, [r4, #40]	; 0x28
        am_hal_queue_init(&pState->sTxQueue, pui8TxBuffer, 1, ui32TxBufferSize);
    19c4:	4613      	mov	r3, r2
    19c6:	4602      	mov	r2, r0
    19c8:	f104 002c 	add.w	r0, r4, #44	; 0x2c
    19cc:	f000 f8a0 	bl	1b10 <am_hal_queue_init>
        ui32ErrorStatus = am_hal_uart_interrupt_enable(pHandle, AM_HAL_UART_INT_TX);
    19d0:	2120      	movs	r1, #32
    19d2:	4620      	mov	r0, r4
    19d4:	f7ff ffa4 	bl	1920 <am_hal_uart_interrupt_enable>
        RETURN_ON_ERROR(ui32ErrorStatus);
    19d8:	2800      	cmp	r0, #0
    19da:	d0e5      	beq.n	19a8 <buffer_configure+0x28>
    19dc:	e00f      	b.n	19fe <buffer_configure+0x7e>
        pState->bEnableRxQueue = true;
    19de:	2201      	movs	r2, #1
    19e0:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
        am_hal_queue_init(&pState->sRxQueue, pui8RxBuffer, 1, ui32RxBufferSize);
    19e4:	4629      	mov	r1, r5
    19e6:	f104 0048 	add.w	r0, r4, #72	; 0x48
    19ea:	f000 f891 	bl	1b10 <am_hal_queue_init>
        ui32ErrorStatus = am_hal_uart_interrupt_enable(pHandle, (AM_HAL_UART_INT_RX |
    19ee:	2150      	movs	r1, #80	; 0x50
    19f0:	4620      	mov	r0, r4
    19f2:	f7ff ff95 	bl	1920 <am_hal_uart_interrupt_enable>
        RETURN_ON_ERROR(ui32ErrorStatus);
    19f6:	e002      	b.n	19fe <buffer_configure+0x7e>
        return AM_HAL_STATUS_INVALID_HANDLE;
    19f8:	2002      	movs	r0, #2
} // buffer_configure()
    19fa:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
    19fc:	2002      	movs	r0, #2
} // buffer_configure()
    19fe:	bd38      	pop	{r3, r4, r5, pc}
    1a00:	01ea9e06 	.word	0x01ea9e06

00001a04 <am_hal_uart_configure>:
{
    1a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1a08:	b086      	sub	sp, #24
    uint32_t ui32Module = pState->ui32Module;
    1a0a:	6a47      	ldr	r7, [r0, #36]	; 0x24
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    1a0c:	2800      	cmp	r0, #0
    1a0e:	d073      	beq.n	1af8 <am_hal_uart_configure+0xf4>
    1a10:	4605      	mov	r5, r0
    1a12:	460e      	mov	r6, r1
    1a14:	6803      	ldr	r3, [r0, #0]
    1a16:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
    1a1a:	4a3c      	ldr	r2, [pc, #240]	; (1b0c <am_hal_uart_configure+0x108>)
    1a1c:	4293      	cmp	r3, r2
    1a1e:	d16d      	bne.n	1afc <am_hal_uart_configure+0xf8>
    UARTn(ui32Module)->CR = 0;
    1a20:	f507 2480 	add.w	r4, r7, #262144	; 0x40000
    1a24:	341c      	adds	r4, #28
    1a26:	0324      	lsls	r4, r4, #12
    1a28:	2300      	movs	r3, #0
    1a2a:	6323      	str	r3, [r4, #48]	; 0x30
    am_hal_uart_clock_speed_e eUartClkSpeed = pState->eUartClockSpeed ;
    1a2c:	f890 3064 	ldrb.w	r3, [r0, #100]	; 0x64
    if ( eUartClkSpeed >= eUART_CLK_SPEED_INVALID )
    1a30:	2b05      	cmp	r3, #5
    1a32:	d868      	bhi.n	1b06 <am_hal_uart_configure+0x102>
                                   UART0_CR_CLKSEL_24MHZ :
    1a34:	2b00      	cmp	r3, #0
    1a36:	d05c      	beq.n	1af2 <am_hal_uart_configure+0xee>
    1a38:	3b01      	subs	r3, #1
    1a3a:	fa5f f883 	uxtb.w	r8, r3
    AM_CRITICAL_BEGIN
    1a3e:	f7ff fe6b 	bl	1718 <am_hal_interrupt_master_disable>
    1a42:	9003      	str	r0, [sp, #12]
    UARTn(ui32Module)->CR_b.CLKEN = 1;
    1a44:	6b23      	ldr	r3, [r4, #48]	; 0x30
    1a46:	f043 0308 	orr.w	r3, r3, #8
    1a4a:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.CLKSEL = eClkSel;
    1a4c:	6b23      	ldr	r3, [r4, #48]	; 0x30
    1a4e:	f368 1306 	bfi	r3, r8, #4, #3
    1a52:	6323      	str	r3, [r4, #48]	; 0x30
    AM_CRITICAL_END
    1a54:	9803      	ldr	r0, [sp, #12]
    1a56:	f7ff fe63 	bl	1720 <am_hal_interrupt_master_set>
    AM_CRITICAL_BEGIN
    1a5a:	f7ff fe5d 	bl	1718 <am_hal_interrupt_master_disable>
    1a5e:	9004      	str	r0, [sp, #16]
    UARTn(ui32Module)->CR_b.UARTEN = 0;
    1a60:	6b23      	ldr	r3, [r4, #48]	; 0x30
    1a62:	f36f 0300 	bfc	r3, #0, #1
    1a66:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.RXE = 0;
    1a68:	6b23      	ldr	r3, [r4, #48]	; 0x30
    1a6a:	f36f 2349 	bfc	r3, #9, #1
    1a6e:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.TXE = 0;
    1a70:	6b23      	ldr	r3, [r4, #48]	; 0x30
    1a72:	f36f 2308 	bfc	r3, #8, #1
    1a76:	6323      	str	r3, [r4, #48]	; 0x30
    AM_CRITICAL_END
    1a78:	9804      	ldr	r0, [sp, #16]
    1a7a:	f7ff fe51 	bl	1720 <am_hal_interrupt_master_set>
    ui32ErrorStatus = config_baudrate(ui32Module, psConfig->ui32BaudRate,
    1a7e:	f105 0260 	add.w	r2, r5, #96	; 0x60
    1a82:	6831      	ldr	r1, [r6, #0]
    1a84:	4638      	mov	r0, r7
    1a86:	f7ff fec7 	bl	1818 <config_baudrate>
    RETURN_ON_ERROR(ui32ErrorStatus);
    1a8a:	4607      	mov	r7, r0
    1a8c:	2800      	cmp	r0, #0
    1a8e:	d136      	bne.n	1afe <am_hal_uart_configure+0xfa>
    UARTn(ui32Module)->CR_b.RTSEN = 0;
    1a90:	6b23      	ldr	r3, [r4, #48]	; 0x30
    1a92:	f36f 338e 	bfc	r3, #14, #1
    1a96:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.CTSEN = 0;
    1a98:	6b23      	ldr	r3, [r4, #48]	; 0x30
    1a9a:	f36f 33cf 	bfc	r3, #15, #1
    1a9e:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR |= psConfig->ui32FlowControl;
    1aa0:	6b23      	ldr	r3, [r4, #48]	; 0x30
    1aa2:	6932      	ldr	r2, [r6, #16]
    1aa4:	4313      	orrs	r3, r2
    1aa6:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->IFLS = psConfig->ui32FifoLevels;
    1aa8:	6973      	ldr	r3, [r6, #20]
    1aaa:	6363      	str	r3, [r4, #52]	; 0x34
    UARTn(ui32Module)->LCRH = (psConfig->ui32DataBits   |
    1aac:	6873      	ldr	r3, [r6, #4]
                               psConfig->ui32Parity     |
    1aae:	68b2      	ldr	r2, [r6, #8]
    UARTn(ui32Module)->LCRH = (psConfig->ui32DataBits   |
    1ab0:	4313      	orrs	r3, r2
                               psConfig->ui32StopBits   |
    1ab2:	68f2      	ldr	r2, [r6, #12]
                               psConfig->ui32Parity     |
    1ab4:	4313      	orrs	r3, r2
                               psConfig->ui32StopBits   |
    1ab6:	f043 0310 	orr.w	r3, r3, #16
    UARTn(ui32Module)->LCRH = (psConfig->ui32DataBits   |
    1aba:	62e3      	str	r3, [r4, #44]	; 0x2c
    AM_CRITICAL_BEGIN
    1abc:	f7ff fe2c 	bl	1718 <am_hal_interrupt_master_disable>
    1ac0:	9005      	str	r0, [sp, #20]
    UARTn(ui32Module)->CR_b.UARTEN = 1;
    1ac2:	6b23      	ldr	r3, [r4, #48]	; 0x30
    1ac4:	f043 0301 	orr.w	r3, r3, #1
    1ac8:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.RXE = 1;
    1aca:	6b23      	ldr	r3, [r4, #48]	; 0x30
    1acc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    1ad0:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.TXE = 1;
    1ad2:	6b23      	ldr	r3, [r4, #48]	; 0x30
    1ad4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    1ad8:	6323      	str	r3, [r4, #48]	; 0x30
    AM_CRITICAL_END
    1ada:	9805      	ldr	r0, [sp, #20]
    1adc:	f7ff fe20 	bl	1720 <am_hal_interrupt_master_set>
    buffer_configure(pHandle,
    1ae0:	6a73      	ldr	r3, [r6, #36]	; 0x24
    1ae2:	9300      	str	r3, [sp, #0]
    1ae4:	6a33      	ldr	r3, [r6, #32]
    1ae6:	69f2      	ldr	r2, [r6, #28]
    1ae8:	69b1      	ldr	r1, [r6, #24]
    1aea:	4628      	mov	r0, r5
    1aec:	f7ff ff48 	bl	1980 <buffer_configure>
    return AM_HAL_STATUS_SUCCESS;
    1af0:	e005      	b.n	1afe <am_hal_uart_configure+0xfa>
                                   UART0_CR_CLKSEL_24MHZ :
    1af2:	f04f 0801 	mov.w	r8, #1
    1af6:	e7a2      	b.n	1a3e <am_hal_uart_configure+0x3a>
        return AM_HAL_STATUS_INVALID_HANDLE;
    1af8:	2702      	movs	r7, #2
    1afa:	e000      	b.n	1afe <am_hal_uart_configure+0xfa>
    1afc:	2702      	movs	r7, #2
} // am_hal_uart_configure()
    1afe:	4638      	mov	r0, r7
    1b00:	b006      	add	sp, #24
    1b02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return AM_HAL_STATUS_INVALID_ARG ;
    1b06:	2706      	movs	r7, #6
    1b08:	e7f9      	b.n	1afe <am_hal_uart_configure+0xfa>
    1b0a:	bf00      	nop
    1b0c:	01ea9e06 	.word	0x01ea9e06

00001b10 <am_hal_queue_init>:
//
//*****************************************************************************
void
am_hal_queue_init(am_hal_queue_t *psQueue, void *pvData, uint32_t ui32ItemSize,
                  uint32_t ui32ArraySize)
{
    1b10:	b410      	push	{r4}
    psQueue->ui32WriteIndex = 0;
    1b12:	2400      	movs	r4, #0
    1b14:	6004      	str	r4, [r0, #0]
    psQueue->ui32ReadIndex = 0;
    1b16:	6044      	str	r4, [r0, #4]
    psQueue->ui32Length = 0;
    1b18:	6084      	str	r4, [r0, #8]
    psQueue->ui32Capacity = ui32ArraySize;
    1b1a:	60c3      	str	r3, [r0, #12]
    psQueue->ui32ItemSize = ui32ItemSize;
    1b1c:	6102      	str	r2, [r0, #16]
    psQueue->pui8Data = (uint8_t *) pvData;
    1b1e:	6141      	str	r1, [r0, #20]
}
    1b20:	bc10      	pop	{r4}
    1b22:	4770      	bx	lr

00001b24 <timer_handler>:
/* XXX: determine how we will deal with running un-privileged */
uint32_t os_flags = OS_RUN_PRIV;

void
timer_handler(void)
{
    1b24:	b508      	push	{r3, lr}
    os_time_advance(1);
    1b26:	2001      	movs	r0, #1
    1b28:	f000 f8a0 	bl	1c6c <os_time_advance>
}
    1b2c:	bd08      	pop	{r3, pc}

00001b2e <os_arch_save_sr>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    1b2e:	f3ef 8010 	mrs	r0, PRIMASK

#if MCU_CRITICAL_BASEPRI
    isr_ctx = __get_BASEPRI();
    __set_BASEPRI((MCU_CRITICAL_BASEPRI) << (8 - __NVIC_PRIO_BITS));
#else
    isr_ctx = __get_PRIMASK() & 1;
    1b32:	f000 0001 	and.w	r0, r0, #1
  __ASM volatile ("cpsid i" : : : "memory");
    1b36:	b672      	cpsid	i
    __disable_irq();
#endif

    return isr_ctx;
}
    1b38:	4770      	bx	lr

00001b3a <os_arch_restore_sr>:
os_arch_restore_sr(os_sr_t isr_ctx)
{
#if MCU_CRITICAL_BASEPRI
    __set_BASEPRI(isr_ctx);
#else
    if (!isr_ctx) {
    1b3a:	b900      	cbnz	r0, 1b3e <os_arch_restore_sr+0x4>
  __ASM volatile ("cpsie i" : : : "memory");
    1b3c:	b662      	cpsie	i
        __enable_irq();
    }
#endif
}
    1b3e:	4770      	bx	lr

00001b40 <__assert_func>:
}
#endif

void
__assert_func(const char *file, int line, const char *func, const char *e)
{
    1b40:	b508      	push	{r3, lr}
#if MYNEWT_VAL(OS_CRASH_LOG)
    struct log_reboot_info lri;
#endif
    int sr;

    OS_ENTER_CRITICAL(sr);
    1b42:	f7ff fff4 	bl	1b2e <os_arch_save_sr>

#if MYNEWT_VAL(OS_ASSERT_CB)
    os_assert_cb();
#endif

    SCB->ICSR = SCB_ICSR_NMIPENDSET_Msk;
    1b46:	4b04      	ldr	r3, [pc, #16]	; (1b58 <__assert_func+0x18>)
    1b48:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    1b4c:	605a      	str	r2, [r3, #4]
    asm("isb");
    1b4e:	f3bf 8f6f 	isb	sy
    hal_system_reset();
    1b52:	f7fe fbcd 	bl	2f0 <hal_system_reset>
    1b56:	bf00      	nop
    1b58:	e000ed00 	.word	0xe000ed00

00001b5c <os_default_irq>:
}

void
os_default_irq(struct trap_frame *tf)
{
    1b5c:	b508      	push	{r3, lr}
    uint32_t orig_sp;
#endif

    console_blocking_mode();
    console_printf("Unhandled interrupt (%ld), exception sp 0x%08lx\n",
      SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk, (uint32_t)tf->ef);
    1b5e:	4b04      	ldr	r3, [pc, #16]	; (1b70 <os_default_irq+0x14>)
    1b60:	685a      	ldr	r2, [r3, #4]
      tf->r4, tf->r5, tf->r6, tf->r7);
    console_printf(" r8:0x%08lx  r9:0x%08lx r10:0x%08lx r11:0x%08lx\n",
      tf->r8, tf->r9, tf->r10, tf->r11);
    console_printf("r12:0x%08lx  lr:0x%08lx  pc:0x%08lx psr:0x%08lx\n",
      tf->ef->r12, tf->ef->lr, tf->ef->pc, tf->ef->psr);
    console_printf("ICSR:0x%08lx HFSR:0x%08lx CFSR:0x%08lx\n",
    1b62:	685a      	ldr	r2, [r3, #4]
    1b64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1b66:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      SCB->ICSR, SCB->HFSR, SCB->CFSR);
    console_printf("BFAR:0x%08lx MMFAR:0x%08lx\n", SCB->BFAR, SCB->MMFAR);
    1b68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    1b6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            : "r0"
        );
    }
#endif

    hal_system_reset();
    1b6c:	f7fe fbc0 	bl	2f0 <hal_system_reset>
    1b70:	e000ed00 	.word	0xe000ed00

00001b74 <os_cputime_init>:
struct os_cputime_data g_os_cputime;
#endif

int
os_cputime_init(uint32_t clock_freq)
{
    1b74:	b508      	push	{r3, lr}
    1b76:	4601      	mov	r1, r0

    /* Set the ticks per microsecond. */
#if defined(OS_CPUTIME_FREQ_HIGH)
    g_os_cputime.ticks_per_usec = clock_freq / 1000000U;
#endif
    rc = hal_timer_config(MYNEWT_VAL(OS_CPUTIME_TIMER_NUM), clock_freq);
    1b78:	2000      	movs	r0, #0
    1b7a:	f7fe ff59 	bl	a30 <hal_timer_config>
    return rc;
}
    1b7e:	bd08      	pop	{r3, pc}

00001b80 <os_dev_add>:
 *
 * @return 0 on success, non-zero on failure.
 */
static int
os_dev_add(struct os_dev *dev)
{
    1b80:	b430      	push	{r4, r5}
    struct os_dev *cur_dev;
    struct os_dev *prev_dev;

    /* If no devices present, insert into head */
    if (STAILQ_FIRST(&g_os_dev_list) == NULL) {
    1b82:	4b16      	ldr	r3, [pc, #88]	; (1bdc <os_dev_add+0x5c>)
    1b84:	681d      	ldr	r5, [r3, #0]
    1b86:	b115      	cbz	r5, 1b8e <os_dev_add+0xe>
    /* Add devices to the list, sorted first by stage, then by
     * priority.  Keep sorted in this order for initialization
     * stage.
     */
    prev_dev = NULL;
    STAILQ_FOREACH(cur_dev, &g_os_dev_list, od_next) {
    1b88:	462b      	mov	r3, r5
    prev_dev = NULL;
    1b8a:	2400      	movs	r4, #0
    1b8c:	e008      	b.n	1ba0 <os_dev_add+0x20>
        STAILQ_INSERT_HEAD(&g_os_dev_list, dev, od_next);
    1b8e:	4603      	mov	r3, r0
    1b90:	f843 5f20 	str.w	r5, [r3, #32]!
    1b94:	4a11      	ldr	r2, [pc, #68]	; (1bdc <os_dev_add+0x5c>)
    1b96:	6053      	str	r3, [r2, #4]
    1b98:	6010      	str	r0, [r2, #0]
        return (0);
    1b9a:	e012      	b.n	1bc2 <os_dev_add+0x42>
        } else if (dev->od_stage < cur_dev->od_stage ||
                   ((dev->od_stage == cur_dev->od_stage) &&
                    (dev->od_priority < cur_dev->od_priority))) {
            break;
        }
        prev_dev = cur_dev;
    1b9c:	461c      	mov	r4, r3
    STAILQ_FOREACH(cur_dev, &g_os_dev_list, od_next) {
    1b9e:	6a1b      	ldr	r3, [r3, #32]
    1ba0:	b153      	cbz	r3, 1bb8 <os_dev_add+0x38>
        if (dev == cur_dev) {
    1ba2:	4283      	cmp	r3, r0
    1ba4:	d00d      	beq.n	1bc2 <os_dev_add+0x42>
        } else if (dev->od_stage < cur_dev->od_stage ||
    1ba6:	7e01      	ldrb	r1, [r0, #24]
    1ba8:	7e1a      	ldrb	r2, [r3, #24]
    1baa:	4291      	cmp	r1, r2
    1bac:	d304      	bcc.n	1bb8 <os_dev_add+0x38>
    1bae:	d1f5      	bne.n	1b9c <os_dev_add+0x1c>
                    (dev->od_priority < cur_dev->od_priority))) {
    1bb0:	7e41      	ldrb	r1, [r0, #25]
    1bb2:	7e5a      	ldrb	r2, [r3, #25]
                   ((dev->od_stage == cur_dev->od_stage) &&
    1bb4:	4291      	cmp	r1, r2
    1bb6:	d2f1      	bcs.n	1b9c <os_dev_add+0x1c>
    }

    if (prev_dev) {
    1bb8:	b15c      	cbz	r4, 1bd2 <os_dev_add+0x52>
        STAILQ_INSERT_AFTER(&g_os_dev_list, prev_dev, dev, od_next);
    1bba:	6a23      	ldr	r3, [r4, #32]
    1bbc:	6203      	str	r3, [r0, #32]
    1bbe:	b11b      	cbz	r3, 1bc8 <os_dev_add+0x48>
    1bc0:	6220      	str	r0, [r4, #32]
    } else {
        STAILQ_INSERT_HEAD(&g_os_dev_list, dev, od_next);
    }

    return (0);
}
    1bc2:	2000      	movs	r0, #0
    1bc4:	bc30      	pop	{r4, r5}
    1bc6:	4770      	bx	lr
        STAILQ_INSERT_AFTER(&g_os_dev_list, prev_dev, dev, od_next);
    1bc8:	f100 0320 	add.w	r3, r0, #32
    1bcc:	4a03      	ldr	r2, [pc, #12]	; (1bdc <os_dev_add+0x5c>)
    1bce:	6053      	str	r3, [r2, #4]
    1bd0:	e7f6      	b.n	1bc0 <os_dev_add+0x40>
        STAILQ_INSERT_HEAD(&g_os_dev_list, dev, od_next);
    1bd2:	6205      	str	r5, [r0, #32]
    1bd4:	4b01      	ldr	r3, [pc, #4]	; (1bdc <os_dev_add+0x5c>)
    1bd6:	6018      	str	r0, [r3, #0]
    1bd8:	e7f3      	b.n	1bc2 <os_dev_add+0x42>
    1bda:	bf00      	nop
    1bdc:	1000028c 	.word	0x1000028c

00001be0 <os_dev_initialize>:
 *
 * @return 0 on success, non-zero on failure.
 */
static int
os_dev_initialize(struct os_dev *dev)
{
    1be0:	b510      	push	{r4, lr}
    1be2:	4604      	mov	r4, r0
    int rc;

    rc = dev->od_init(dev, dev->od_init_arg);
    1be4:	6903      	ldr	r3, [r0, #16]
    1be6:	6941      	ldr	r1, [r0, #20]
    1be8:	4798      	blx	r3
    if (rc != 0) {
    1bea:	b128      	cbz	r0, 1bf8 <os_dev_initialize+0x18>
        if (dev->od_flags & OS_DEV_F_INIT_CRITICAL) {
    1bec:	7ee3      	ldrb	r3, [r4, #27]
    1bee:	f013 0f08 	tst.w	r3, #8
    1bf2:	d105      	bne.n	1c00 <os_dev_initialize+0x20>
            goto err;
        }
    } else {
        dev->od_flags |= OS_DEV_F_STATUS_READY;
    }
    return 0;
    1bf4:	2000      	movs	r0, #0
    1bf6:	e003      	b.n	1c00 <os_dev_initialize+0x20>
        dev->od_flags |= OS_DEV_F_STATUS_READY;
    1bf8:	7ee3      	ldrb	r3, [r4, #27]
    1bfa:	f043 0301 	orr.w	r3, r3, #1
    1bfe:	76e3      	strb	r3, [r4, #27]
err:
    return rc;
}
    1c00:	bd10      	pop	{r4, pc}

00001c02 <os_dev_init>:
{
    1c02:	b410      	push	{r4}
    1c04:	4604      	mov	r4, r0
    dev->od_name = name;
    1c06:	61c1      	str	r1, [r0, #28]
    dev->od_stage = stage;
    1c08:	7602      	strb	r2, [r0, #24]
    dev->od_priority = priority;
    1c0a:	7643      	strb	r3, [r0, #25]
    dev->od_flags = 0;
    1c0c:	2000      	movs	r0, #0
    1c0e:	76e0      	strb	r0, [r4, #27]
    dev->od_open_ref = 0;
    1c10:	76a0      	strb	r0, [r4, #26]
    dev->od_init = od_init;
    1c12:	9b01      	ldr	r3, [sp, #4]
    1c14:	6123      	str	r3, [r4, #16]
    dev->od_init_arg = arg;
    1c16:	9b02      	ldr	r3, [sp, #8]
    1c18:	6163      	str	r3, [r4, #20]
    memset(&dev->od_handlers, 0, sizeof(dev->od_handlers));
    1c1a:	6020      	str	r0, [r4, #0]
    1c1c:	6060      	str	r0, [r4, #4]
    1c1e:	60a0      	str	r0, [r4, #8]
    1c20:	60e0      	str	r0, [r4, #12]
}
    1c22:	bc10      	pop	{r4}
    1c24:	4770      	bx	lr
	...

00001c28 <os_dev_create>:

int
os_dev_create(struct os_dev *dev, const char *name, uint8_t stage,
        uint8_t priority, os_dev_init_func_t od_init, void *arg)
{
    1c28:	b530      	push	{r4, r5, lr}
    1c2a:	b083      	sub	sp, #12
    1c2c:	4604      	mov	r4, r0
    int rc;

    rc = os_dev_init(dev, name, stage, priority, od_init, arg);
    1c2e:	9d07      	ldr	r5, [sp, #28]
    1c30:	9501      	str	r5, [sp, #4]
    1c32:	9d06      	ldr	r5, [sp, #24]
    1c34:	9500      	str	r5, [sp, #0]
    1c36:	f7ff ffe4 	bl	1c02 <os_dev_init>
    if (rc != 0) {
    1c3a:	b108      	cbz	r0, 1c40 <os_dev_create+0x18>
    if (g_os_started) {
        rc = os_dev_initialize(dev);
    }
err:
    return (rc);
}
    1c3c:	b003      	add	sp, #12
    1c3e:	bd30      	pop	{r4, r5, pc}
    rc = os_dev_add(dev);
    1c40:	4620      	mov	r0, r4
    1c42:	f7ff ff9d 	bl	1b80 <os_dev_add>
    if (rc != 0) {
    1c46:	2800      	cmp	r0, #0
    1c48:	d1f8      	bne.n	1c3c <os_dev_create+0x14>
    if (g_os_started) {
    1c4a:	4b04      	ldr	r3, [pc, #16]	; (1c5c <os_dev_create+0x34>)
    1c4c:	681b      	ldr	r3, [r3, #0]
    1c4e:	2b00      	cmp	r3, #0
    1c50:	d0f4      	beq.n	1c3c <os_dev_create+0x14>
        rc = os_dev_initialize(dev);
    1c52:	4620      	mov	r0, r4
    1c54:	f7ff ffc4 	bl	1be0 <os_dev_initialize>
    return (rc);
    1c58:	e7f0      	b.n	1c3c <os_dev_create+0x14>
    1c5a:	bf00      	nop
    1c5c:	10000288 	.word	0x10000288

00001c60 <os_time_get>:

os_time_t
os_time_get(void)
{
    return (g_os_time);
}
    1c60:	4b01      	ldr	r3, [pc, #4]	; (1c68 <os_time_get+0x8>)
    1c62:	6818      	ldr	r0, [r3, #0]
    1c64:	4770      	bx	lr
    1c66:	bf00      	nop
    1c68:	10000298 	.word	0x10000298

00001c6c <os_time_advance>:
#else

void
os_time_advance(int ticks)
{
    g_os_time += ticks;
    1c6c:	4a02      	ldr	r2, [pc, #8]	; (1c78 <os_time_advance+0xc>)
    1c6e:	6813      	ldr	r3, [r2, #0]
    1c70:	4403      	add	r3, r0
    1c72:	6013      	str	r3, [r2, #0]
}
    1c74:	4770      	bx	lr
    1c76:	bf00      	nop
    1c78:	10000298 	.word	0x10000298

00001c7c <memcmp>:
int memcmp(const void *s1, const void *s2, size_t n)
{
    int d = 0;

#if defined(ARCH_cortex_m3) || defined(ARCH_cortex_m4) || defined(ARCH_cortex_m7) || defined(ARCH_cortex_m33)
    asm (".syntax unified                   \n"
    1c7c:	b470      	push	{r4, r5, r6}
    1c7e:	f04f 0500 	mov.w	r5, #0
    1c82:	f022 0603 	bic.w	r6, r2, #3
    1c86:	e005      	b.n	1c94 <test1>

00001c88 <loop1>:
    1c88:	5943      	ldr	r3, [r0, r5]
    1c8a:	594c      	ldr	r4, [r1, r5]
    1c8c:	42a3      	cmp	r3, r4
    1c8e:	d104      	bne.n	1c9a <res1>
    1c90:	f105 0504 	add.w	r5, r5, #4

00001c94 <test1>:
    1c94:	42b5      	cmp	r5, r6
    1c96:	d1f7      	bne.n	1c88 <loop1>
    1c98:	e00d      	b.n	1cb6 <test2>

00001c9a <res1>:
    1c9a:	ba1b      	rev	r3, r3
    1c9c:	ba24      	rev	r4, r4
    1c9e:	1b1b      	subs	r3, r3, r4
    1ca0:	bf8c      	ite	hi
    1ca2:	2301      	movhi	r3, #1
    1ca4:	f04f 33ff 	movls.w	r3, #4294967295	; 0xffffffff
    1ca8:	e009      	b.n	1cbe <done>

00001caa <loop2>:
    1caa:	5d43      	ldrb	r3, [r0, r5]
    1cac:	5d4c      	ldrb	r4, [r1, r5]
    1cae:	1b1b      	subs	r3, r3, r4
    1cb0:	d105      	bne.n	1cbe <done>
    1cb2:	f105 0501 	add.w	r5, r5, #1

00001cb6 <test2>:
    1cb6:	4295      	cmp	r5, r2
    1cb8:	d1f7      	bne.n	1caa <loop2>
    1cba:	f04f 0300 	mov.w	r3, #0

00001cbe <done>:
    1cbe:	4618      	mov	r0, r3
    1cc0:	bc70      	pop	{r4, r5, r6}
			break;
	}
#endif

	return d;
}
    1cc2:	4770      	bx	lr

00001cc4 <memcpy>:
#if defined(__ARM_FEATURE_UNALIGNED)
        /*
         * We can speed up a bit by moving 32-bit words if unaligned access is
         * supported (e.g. Cortex-M3/4/7/33).
         */
        asm (".syntax unified           \n"
    1cc4:	e001      	b.n	1cca <test1>

00001cc6 <loop1>:
    1cc6:	588b      	ldr	r3, [r1, r2]
    1cc8:	5083      	str	r3, [r0, r2]

00001cca <test1>:
    1cca:	3a04      	subs	r2, #4
    1ccc:	d5fb      	bpl.n	1cc6 <loop1>
    1cce:	f102 0204 	add.w	r2, r2, #4
             "       bpl  loop1         \n"
             "       add  r2, #4        \n"
            );
#endif

        asm (".syntax unified           \n"
    1cd2:	e001      	b.n	1cd8 <test2>

00001cd4 <loop2>:
    1cd4:	5c8b      	ldrb	r3, [r1, r2]
    1cd6:	5483      	strb	r3, [r0, r2]

00001cd8 <test2>:
    1cd8:	3a01      	subs	r2, #1
    1cda:	d5fb      	bpl.n	1cd4 <loop2>
		*q++ = *p++;
	}
#endif

	return dst;
}
    1cdc:	4770      	bx	lr

00001cde <memset>:
#if defined(__arm__)
#include <mcu/cmsis_nvic.h>
#endif

void *memset(void *dst, int c, size_t n)
{
    1cde:	b430      	push	{r4, r5}
	asm volatile ("cld ; rep ; stosq ; movl %3,%%ecx ; rep ; stosb"
		      :"+c" (nq), "+D" (q)
		      : "a" ((unsigned char)c * 0x0101010101010101U),
			"r" ((uint32_t) n & 7));
#elif defined(__arm__)
    asm volatile (".syntax unified                          \n"
    1ce0:	4605      	mov	r5, r0
    1ce2:	b2c9      	uxtb	r1, r1
    1ce4:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    1ce8:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    1cec:	18ab      	adds	r3, r5, r2
    1cee:	2403      	movs	r4, #3
    1cf0:	4023      	ands	r3, r4
    1cf2:	1ad3      	subs	r3, r2, r3
    1cf4:	d40b      	bmi.n	1d0e <memset+0x30>
    1cf6:	e001      	b.n	1cfc <memset+0x1e>
    1cf8:	3a01      	subs	r2, #1
    1cfa:	54a9      	strb	r1, [r5, r2]
    1cfc:	429a      	cmp	r2, r3
    1cfe:	d1fb      	bne.n	1cf8 <memset+0x1a>
    1d00:	e000      	b.n	1d04 <memset+0x26>
    1d02:	50a9      	str	r1, [r5, r2]
    1d04:	3a04      	subs	r2, #4
    1d06:	d5fc      	bpl.n	1d02 <memset+0x24>
    1d08:	3204      	adds	r2, #4
    1d0a:	e000      	b.n	1d0e <memset+0x30>
    1d0c:	54a9      	strb	r1, [r5, r2]
    1d0e:	3a01      	subs	r2, #1
    1d10:	d5fc      	bpl.n	1d0c <memset+0x2e>
		*q++ = c;
	}
#endif

	return dst;
}
    1d12:	bc30      	pop	{r4, r5}
    1d14:	4770      	bx	lr

00001d16 <strlen>:

#include <string.h>

size_t strlen(const char *s)
{
	const char *ss = s;
    1d16:	4603      	mov	r3, r0
	while (*ss)
    1d18:	781a      	ldrb	r2, [r3, #0]
    1d1a:	b10a      	cbz	r2, 1d20 <strlen+0xa>
		ss++;
    1d1c:	3301      	adds	r3, #1
    1d1e:	e7fb      	b.n	1d18 <strlen+0x2>
	return ss - s;
}
    1d20:	1a18      	subs	r0, r3, r0
    1d22:	4770      	bx	lr

00001d24 <flash_area_find_idx>:
const struct flash_area *flash_map;
int flash_map_entries;

static int
flash_area_find_idx(uint8_t id)
{
    1d24:	4602      	mov	r2, r0
    int i;

    if (flash_map == NULL) {
    1d26:	4b0b      	ldr	r3, [pc, #44]	; (1d54 <flash_area_find_idx+0x30>)
    1d28:	6819      	ldr	r1, [r3, #0]
    1d2a:	b179      	cbz	r1, 1d4c <flash_area_find_idx+0x28>
        return -1;
    }

    for (i = 0; i < flash_map_entries; i++) {
    1d2c:	2000      	movs	r0, #0
    1d2e:	4b0a      	ldr	r3, [pc, #40]	; (1d58 <flash_area_find_idx+0x34>)
    1d30:	681b      	ldr	r3, [r3, #0]
    1d32:	4283      	cmp	r3, r0
    1d34:	dd07      	ble.n	1d46 <flash_area_find_idx+0x22>
        if (flash_map[i].fa_id == id) {
    1d36:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    1d3a:	f811 3023 	ldrb.w	r3, [r1, r3, lsl #2]
    1d3e:	4293      	cmp	r3, r2
    1d40:	d006      	beq.n	1d50 <flash_area_find_idx+0x2c>
    for (i = 0; i < flash_map_entries; i++) {
    1d42:	3001      	adds	r0, #1
    1d44:	e7f3      	b.n	1d2e <flash_area_find_idx+0xa>
            return i;
        }
    }

    return -1;
    1d46:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    1d4a:	4770      	bx	lr
        return -1;
    1d4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    1d50:	4770      	bx	lr
    1d52:	bf00      	nop
    1d54:	1000029c 	.word	0x1000029c
    1d58:	100002a0 	.word	0x100002a0

00001d5c <flash_map_area_overlaps>:
    const struct flash_area *area2;
    uint32_t end1;
    uint32_t end2;
    int i;

    for (i = 0; i < flash_map_entries; i++) {
    1d5c:	2300      	movs	r3, #0
    1d5e:	4a13      	ldr	r2, [pc, #76]	; (1dac <flash_map_area_overlaps+0x50>)
    1d60:	6812      	ldr	r2, [r2, #0]
    1d62:	429a      	cmp	r2, r3
    1d64:	dd1f      	ble.n	1da6 <flash_map_area_overlaps+0x4a>
{
    1d66:	b430      	push	{r4, r5}
    1d68:	e004      	b.n	1d74 <flash_map_area_overlaps+0x18>
    for (i = 0; i < flash_map_entries; i++) {
    1d6a:	3301      	adds	r3, #1
    1d6c:	4a0f      	ldr	r2, [pc, #60]	; (1dac <flash_map_area_overlaps+0x50>)
    1d6e:	6812      	ldr	r2, [r2, #0]
    1d70:	429a      	cmp	r2, r3
    1d72:	dd15      	ble.n	1da0 <flash_map_area_overlaps+0x44>
        area2 = &flash_map[i];
    1d74:	4a0e      	ldr	r2, [pc, #56]	; (1db0 <flash_map_area_overlaps+0x54>)
    1d76:	6812      	ldr	r2, [r2, #0]
    1d78:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    1d7c:	eb02 0281 	add.w	r2, r2, r1, lsl #2

        if (area1->fa_device_id == area2->fa_device_id) {
    1d80:	7844      	ldrb	r4, [r0, #1]
    1d82:	7851      	ldrb	r1, [r2, #1]
    1d84:	428c      	cmp	r4, r1
    1d86:	d1f0      	bne.n	1d6a <flash_map_area_overlaps+0xe>
            end1 = area1->fa_off + area1->fa_size;
    1d88:	6845      	ldr	r5, [r0, #4]
    1d8a:	6881      	ldr	r1, [r0, #8]
    1d8c:	4429      	add	r1, r5
            end2 = area2->fa_off + area2->fa_size;
    1d8e:	6854      	ldr	r4, [r2, #4]
    1d90:	6892      	ldr	r2, [r2, #8]
    1d92:	4422      	add	r2, r4

            if (end1 > area2->fa_off && area1->fa_off < end2) {
    1d94:	428c      	cmp	r4, r1
    1d96:	d2e8      	bcs.n	1d6a <flash_map_area_overlaps+0xe>
    1d98:	4295      	cmp	r5, r2
    1d9a:	d2e6      	bcs.n	1d6a <flash_map_area_overlaps+0xe>
                return true;
    1d9c:	2001      	movs	r0, #1
    1d9e:	e000      	b.n	1da2 <flash_map_area_overlaps+0x46>
            }
        }
    }

    return false;
    1da0:	2000      	movs	r0, #0
}
    1da2:	bc30      	pop	{r4, r5}
    1da4:	4770      	bx	lr
    return false;
    1da6:	2000      	movs	r0, #0
}
    1da8:	4770      	bx	lr
    1daa:	bf00      	nop
    1dac:	100002a0 	.word	0x100002a0
    1db0:	1000029c 	.word	0x1000029c

00001db4 <flash_map_add_new_dflt_areas>:
 * Adds areas from the hardcoded flash map that aren't present in, and don't
 * overlap with, the manufacturing flash map.
 */
static void
flash_map_add_new_dflt_areas(void)
{
    1db4:	b570      	push	{r4, r5, r6, lr}

    const struct flash_area *dflt_area;
    struct flash_area *dst_area;
    int i;
    
    for (i = 0; i < num_dflt_entries; i++) {
    1db6:	2400      	movs	r4, #0
    1db8:	e00a      	b.n	1dd0 <flash_map_add_new_dflt_areas+0x1c>
            /* Default flash map contains a new entry. */
            if (flash_map_entries >= MYNEWT_VAL(FLASH_MAP_MAX_AREAS)) {
                DFLT_LOG_DEBUG("failed to add default flash area: "
                               "no room: id=%d",
                               dflt_area->fa_id);
                DEBUG_PANIC();
    1dba:	f7fe fa91 	bl	2e0 <hal_debugger_connected>
    1dbe:	b100      	cbz	r0, 1dc2 <flash_map_add_new_dflt_areas+0xe>
    1dc0:	be01      	bkpt	0x0001
    1dc2:	2300      	movs	r3, #0
    1dc4:	461a      	mov	r2, r3
    1dc6:	4619      	mov	r1, r3
    1dc8:	4618      	mov	r0, r3
    1dca:	f7ff feb9 	bl	1b40 <__assert_func>
    for (i = 0; i < num_dflt_entries; i++) {
    1dce:	3401      	adds	r4, #1
    1dd0:	2c05      	cmp	r4, #5
    1dd2:	dc28      	bgt.n	1e26 <flash_map_add_new_dflt_areas+0x72>
        dflt_area = &sysflash_map_dflt[i];
    1dd4:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    1dd8:	4a13      	ldr	r2, [pc, #76]	; (1e28 <flash_map_add_new_dflt_areas+0x74>)
    1dda:	eb02 0683 	add.w	r6, r2, r3, lsl #2
        if (flash_area_find_idx(dflt_area->fa_id) == -1) {
    1dde:	f812 0023 	ldrb.w	r0, [r2, r3, lsl #2]
    1de2:	f7ff ff9f 	bl	1d24 <flash_area_find_idx>
    1de6:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    1dea:	d1f0      	bne.n	1dce <flash_map_add_new_dflt_areas+0x1a>
            if (flash_map_entries >= MYNEWT_VAL(FLASH_MAP_MAX_AREAS)) {
    1dec:	4b0f      	ldr	r3, [pc, #60]	; (1e2c <flash_map_add_new_dflt_areas+0x78>)
    1dee:	681d      	ldr	r5, [r3, #0]
    1df0:	2d09      	cmp	r5, #9
    1df2:	dce2      	bgt.n	1dba <flash_map_add_new_dflt_areas+0x6>
                return;
            } 

            /* Add the default entry if it doesn't cause any overlaps. */
            if (flash_map_area_overlaps(dflt_area)) {
    1df4:	4630      	mov	r0, r6
    1df6:	f7ff ffb1 	bl	1d5c <flash_map_area_overlaps>
    1dfa:	2800      	cmp	r0, #0
    1dfc:	d1e7      	bne.n	1dce <flash_map_add_new_dflt_areas+0x1a>
                DFLT_LOG_DEBUG("failed to add default flash area: "
                               "overlap: id=%d",
                               dflt_area->fa_id);
            } else {
                /* Cast away const. */
                dst_area = (struct flash_area *) &flash_map[flash_map_entries];
    1dfe:	4b0c      	ldr	r3, [pc, #48]	; (1e30 <flash_map_add_new_dflt_areas+0x7c>)
    1e00:	681b      	ldr	r3, [r3, #0]
    1e02:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    1e06:	eb03 0585 	add.w	r5, r3, r5, lsl #2

                *dst_area = *dflt_area;
    1e0a:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    1e0e:	4a06      	ldr	r2, [pc, #24]	; (1e28 <flash_map_add_new_dflt_areas+0x74>)
    1e10:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    1e14:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    1e18:	e885 0007 	stmia.w	r5, {r0, r1, r2}
                flash_map_entries++;
    1e1c:	4a03      	ldr	r2, [pc, #12]	; (1e2c <flash_map_add_new_dflt_areas+0x78>)
    1e1e:	6813      	ldr	r3, [r2, #0]
    1e20:	3301      	adds	r3, #1
    1e22:	6013      	str	r3, [r2, #0]
    1e24:	e7d3      	b.n	1dce <flash_map_add_new_dflt_areas+0x1a>
            }
        }
    }
}
    1e26:	bd70      	pop	{r4, r5, r6, pc}
    1e28:	00004110 	.word	0x00004110
    1e2c:	100002a0 	.word	0x100002a0
    1e30:	1000029c 	.word	0x1000029c

00001e34 <flash_area_open>:
{
    1e34:	b538      	push	{r3, r4, r5, lr}
    if (flash_map == NULL) {
    1e36:	4b0b      	ldr	r3, [pc, #44]	; (1e64 <flash_area_open+0x30>)
    1e38:	681c      	ldr	r4, [r3, #0]
    1e3a:	b164      	cbz	r4, 1e56 <flash_area_open+0x22>
    1e3c:	460d      	mov	r5, r1
    idx = flash_area_find_idx(id);
    1e3e:	f7ff ff71 	bl	1d24 <flash_area_find_idx>
    if (idx == -1) {
    1e42:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    1e46:	d009      	beq.n	1e5c <flash_area_open+0x28>
    *fap = &flash_map[idx];
    1e48:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    1e4c:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    1e50:	6028      	str	r0, [r5, #0]
    return 0;
    1e52:	2000      	movs	r0, #0
}
    1e54:	bd38      	pop	{r3, r4, r5, pc}
        return SYS_EACCES;
    1e56:	f06f 0006 	mvn.w	r0, #6
    1e5a:	e7fb      	b.n	1e54 <flash_area_open+0x20>
        return SYS_ENOENT;
    1e5c:	f06f 0003 	mvn.w	r0, #3
    1e60:	e7f8      	b.n	1e54 <flash_area_open+0x20>
    1e62:	bf00      	nop
    1e64:	1000029c 	.word	0x1000029c

00001e68 <flash_area_to_sectors>:
{
    1e68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1e6c:	b084      	sub	sp, #16
    1e6e:	460f      	mov	r7, r1
    1e70:	4616      	mov	r6, r2
    rc = flash_area_open(id, &fa);
    1e72:	fa5f f880 	uxtb.w	r8, r0
    1e76:	a903      	add	r1, sp, #12
    1e78:	4640      	mov	r0, r8
    1e7a:	f7ff ffdb 	bl	1e34 <flash_area_open>
    if (rc != 0) {
    1e7e:	4681      	mov	r9, r0
    1e80:	b118      	cbz	r0, 1e8a <flash_area_to_sectors+0x22>
}
    1e82:	4648      	mov	r0, r9
    1e84:	b004      	add	sp, #16
    1e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    *cnt = 0;
    1e8a:	2300      	movs	r3, #0
    1e8c:	603b      	str	r3, [r7, #0]
    hf = hal_bsp_flash_dev(fa->fa_device_id);
    1e8e:	9b03      	ldr	r3, [sp, #12]
    1e90:	7858      	ldrb	r0, [r3, #1]
    1e92:	f7fe fabb 	bl	40c <hal_bsp_flash_dev>
    1e96:	4605      	mov	r5, r0
    for (i = 0; i < hf->hf_sector_cnt; i++) {
    1e98:	464c      	mov	r4, r9
    1e9a:	e003      	b.n	1ea4 <flash_area_to_sectors+0x3c>
            (*cnt)++;
    1e9c:	683b      	ldr	r3, [r7, #0]
    1e9e:	3301      	adds	r3, #1
    1ea0:	603b      	str	r3, [r7, #0]
    for (i = 0; i < hf->hf_sector_cnt; i++) {
    1ea2:	3401      	adds	r4, #1
    1ea4:	68eb      	ldr	r3, [r5, #12]
    1ea6:	42a3      	cmp	r3, r4
    1ea8:	ddeb      	ble.n	1e82 <flash_area_to_sectors+0x1a>
        hf->hf_itf->hff_sector_info(hf, i, &start, &size);
    1eaa:	682b      	ldr	r3, [r5, #0]
    1eac:	f8d3 a00c 	ldr.w	sl, [r3, #12]
    1eb0:	ab01      	add	r3, sp, #4
    1eb2:	aa02      	add	r2, sp, #8
    1eb4:	4621      	mov	r1, r4
    1eb6:	4628      	mov	r0, r5
    1eb8:	47d0      	blx	sl
        if (start >= fa->fa_off && start < fa->fa_off + fa->fa_size) {
    1eba:	9903      	ldr	r1, [sp, #12]
    1ebc:	684b      	ldr	r3, [r1, #4]
    1ebe:	9a02      	ldr	r2, [sp, #8]
    1ec0:	4293      	cmp	r3, r2
    1ec2:	d8ee      	bhi.n	1ea2 <flash_area_to_sectors+0x3a>
    1ec4:	6889      	ldr	r1, [r1, #8]
    1ec6:	440b      	add	r3, r1
    1ec8:	429a      	cmp	r2, r3
    1eca:	d2ea      	bcs.n	1ea2 <flash_area_to_sectors+0x3a>
            if (ret) {
    1ecc:	2e00      	cmp	r6, #0
    1ece:	d0e5      	beq.n	1e9c <flash_area_to_sectors+0x34>
                ret->fa_id = id;
    1ed0:	f886 8000 	strb.w	r8, [r6]
                ret->fa_device_id = fa->fa_device_id;
    1ed4:	9b03      	ldr	r3, [sp, #12]
    1ed6:	785b      	ldrb	r3, [r3, #1]
    1ed8:	7073      	strb	r3, [r6, #1]
                ret->fa_off = start;
    1eda:	6072      	str	r2, [r6, #4]
                ret->fa_size = size;
    1edc:	9b01      	ldr	r3, [sp, #4]
    1ede:	60b3      	str	r3, [r6, #8]
                ret++;
    1ee0:	360c      	adds	r6, #12
    1ee2:	e7db      	b.n	1e9c <flash_area_to_sectors+0x34>

00001ee4 <flash_area_read>:
{
    1ee4:	b538      	push	{r3, r4, r5, lr}
    if (off > fa->fa_size || off + len > fa->fa_size) {
    1ee6:	6884      	ldr	r4, [r0, #8]
    1ee8:	428c      	cmp	r4, r1
    1eea:	d308      	bcc.n	1efe <flash_area_read+0x1a>
    1eec:	18cd      	adds	r5, r1, r3
    1eee:	42ac      	cmp	r4, r5
    1ef0:	d308      	bcc.n	1f04 <flash_area_read+0x20>
    return hal_flash_read(fa->fa_device_id, fa->fa_off + off, dst, len);
    1ef2:	6844      	ldr	r4, [r0, #4]
    1ef4:	4421      	add	r1, r4
    1ef6:	7840      	ldrb	r0, [r0, #1]
    1ef8:	f001 fe91 	bl	3c1e <hal_flash_read>
}
    1efc:	bd38      	pop	{r3, r4, r5, pc}
        return -1;
    1efe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    1f02:	e7fb      	b.n	1efc <flash_area_read+0x18>
    1f04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    1f08:	e7f8      	b.n	1efc <flash_area_read+0x18>

00001f0a <flash_area_write>:
{
    1f0a:	b538      	push	{r3, r4, r5, lr}
    if (off > fa->fa_size || off + len > fa->fa_size) {
    1f0c:	6884      	ldr	r4, [r0, #8]
    1f0e:	428c      	cmp	r4, r1
    1f10:	d308      	bcc.n	1f24 <flash_area_write+0x1a>
    1f12:	18cd      	adds	r5, r1, r3
    1f14:	42ac      	cmp	r4, r5
    1f16:	d308      	bcc.n	1f2a <flash_area_write+0x20>
    return hal_flash_write(fa->fa_device_id, fa->fa_off + off,
    1f18:	6844      	ldr	r4, [r0, #4]
    1f1a:	4421      	add	r1, r4
    1f1c:	7840      	ldrb	r0, [r0, #1]
    1f1e:	f001 fea7 	bl	3c70 <hal_flash_write>
}
    1f22:	bd38      	pop	{r3, r4, r5, pc}
        return -1;
    1f24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    1f28:	e7fb      	b.n	1f22 <flash_area_write+0x18>
    1f2a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    1f2e:	e7f8      	b.n	1f22 <flash_area_write+0x18>

00001f30 <flash_area_erase>:
    if (off > fa->fa_size || off + len > fa->fa_size) {
    1f30:	6883      	ldr	r3, [r0, #8]
    1f32:	428b      	cmp	r3, r1
    1f34:	d309      	bcc.n	1f4a <flash_area_erase+0x1a>
{
    1f36:	b510      	push	{r4, lr}
    if (off > fa->fa_size || off + len > fa->fa_size) {
    1f38:	188c      	adds	r4, r1, r2
    1f3a:	42a3      	cmp	r3, r4
    1f3c:	d308      	bcc.n	1f50 <flash_area_erase+0x20>
    return hal_flash_erase(fa->fa_device_id, fa->fa_off + off, len);
    1f3e:	6843      	ldr	r3, [r0, #4]
    1f40:	4419      	add	r1, r3
    1f42:	7840      	ldrb	r0, [r0, #1]
    1f44:	f001 fecc 	bl	3ce0 <hal_flash_erase>
}
    1f48:	bd10      	pop	{r4, pc}
        return -1;
    1f4a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    1f4e:	4770      	bx	lr
        return -1;
    1f50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    1f54:	e7f8      	b.n	1f48 <flash_area_erase+0x18>

00001f56 <flash_area_align>:
{
    1f56:	b508      	push	{r3, lr}
    return hal_flash_align(fa->fa_device_id);
    1f58:	7840      	ldrb	r0, [r0, #1]
    1f5a:	f001 fe50 	bl	3bfe <hal_flash_align>
}
    1f5e:	bd08      	pop	{r3, pc}

00001f60 <flash_area_erased_val>:
{
    1f60:	b508      	push	{r3, lr}
    return hal_flash_erased_val(fa->fa_device_id);
    1f62:	7840      	ldrb	r0, [r0, #1]
    1f64:	f001 fe53 	bl	3c0e <hal_flash_erased_val>
}
    1f68:	bd08      	pop	{r3, pc}
	...

00001f6c <flash_map_init>:

void
flash_map_init(void)
{
    1f6c:	b510      	push	{r4, lr}
    1f6e:	b082      	sub	sp, #8
    int rc;

    /* Ensure this function only gets called by sysinit. */
    SYSINIT_ASSERT_ACTIVE();

    rc = hal_flash_init();
    1f70:	f001 fe2f 	bl	3bd2 <hal_flash_init>
    SYSINIT_PANIC_ASSERT(rc == 0);
    1f74:	b948      	cbnz	r0, 1f8a <flash_map_init+0x1e>
     *    In particular, a FLASH_AREA_BOOTLOADER entry is required for the boot
     *    MMR, as well as an entry for each extended MMR.
     * 2. If we fail to read the flash map from the MMRs, the system continues
     *    to use the default flash map.
     */
    flash_map = sysflash_map_dflt;
    1f76:	4b0b      	ldr	r3, [pc, #44]	; (1fa4 <flash_map_init+0x38>)
    1f78:	4a0b      	ldr	r2, [pc, #44]	; (1fa8 <flash_map_init+0x3c>)
    1f7a:	601a      	str	r2, [r3, #0]
    flash_map_entries = sizeof sysflash_map_dflt / sizeof sysflash_map_dflt[0];
    1f7c:	4b0b      	ldr	r3, [pc, #44]	; (1fac <flash_map_init+0x40>)
    1f7e:	2206      	movs	r2, #6
    1f80:	601a      	str	r2, [r3, #0]

    /* The hardcoded flash map may contain new areas that aren't present in the
     * manufacturing flash map.  Try including them if they don't overlap with
     * any mfg areas.
     */
    flash_map_add_new_dflt_areas();
    1f82:	f7ff ff17 	bl	1db4 <flash_map_add_new_dflt_areas>
}
    1f86:	b002      	add	sp, #8
    1f88:	bd10      	pop	{r4, pc}
    SYSINIT_PANIC_ASSERT(rc == 0);
    1f8a:	f7fe f9a9 	bl	2e0 <hal_debugger_connected>
    1f8e:	b100      	cbz	r0, 1f92 <flash_map_init+0x26>
    1f90:	be01      	bkpt	0x0001
    1f92:	2000      	movs	r0, #0
    1f94:	9000      	str	r0, [sp, #0]
    1f96:	4b06      	ldr	r3, [pc, #24]	; (1fb0 <flash_map_init+0x44>)
    1f98:	681c      	ldr	r4, [r3, #0]
    1f9a:	4603      	mov	r3, r0
    1f9c:	4602      	mov	r2, r0
    1f9e:	4601      	mov	r1, r0
    1fa0:	47a0      	blx	r4
    1fa2:	e7e8      	b.n	1f76 <flash_map_init+0xa>
    1fa4:	1000029c 	.word	0x1000029c
    1fa8:	00004110 	.word	0x00004110
    1fac:	100002a0 	.word	0x100002a0
    1fb0:	10000130 	.word	0x10000130

00001fb4 <sysinit_dflt_panic_cb>:
#include "os/mynewt.h"

static void
sysinit_dflt_panic_cb(const char *file, int line, const char *func,
                      const char *expr, const char *msg)
{
    1fb4:	b508      	push	{r3, lr}
    if (msg != NULL) {
        fprintf(stderr, "sysinit failure: %s\n", msg);
    }
#endif

    __assert_func(file, line, func, expr);
    1fb6:	f7ff fdc3 	bl	1b40 <__assert_func>
	...

00001fbc <boot_is_header_valid>:
static bool
boot_is_header_valid(const struct image_header *hdr, const struct flash_area *fap)
{
    uint32_t size;

    if (hdr->ih_magic != IMAGE_MAGIC) {
    1fbc:	6802      	ldr	r2, [r0, #0]
    1fbe:	4b0e      	ldr	r3, [pc, #56]	; (1ff8 <boot_is_header_valid+0x3c>)
    1fc0:	429a      	cmp	r2, r3
    1fc2:	d10d      	bne.n	1fe0 <boot_is_header_valid+0x24>
        return false;
    }

    if (!boot_u32_safe_add(&size, hdr->ih_img_size, hdr->ih_hdr_size)) {
    1fc4:	68c2      	ldr	r2, [r0, #12]
    1fc6:	8903      	ldrh	r3, [r0, #8]
{
    /*
     * "a + b <= UINT32_MAX", subtract 'b' from both sides to avoid
     * the overflow.
     */
    if (a > UINT32_MAX - b) {
    1fc8:	43d8      	mvns	r0, r3
    1fca:	4282      	cmp	r2, r0
    1fcc:	d80c      	bhi.n	1fe8 <boot_is_header_valid+0x2c>
{
    1fce:	b410      	push	{r4}
        return false;
    } else {
        *dest = a + b;
    1fd0:	18d4      	adds	r4, r2, r3
        return true;
    1fd2:	2001      	movs	r0, #1
    if (!boot_u32_safe_add(&size, hdr->ih_img_size, hdr->ih_hdr_size)) {
    1fd4:	b110      	cbz	r0, 1fdc <boot_is_header_valid+0x20>
        return false;
    }

    if (size >= fap->fa_size) {
    1fd6:	688b      	ldr	r3, [r1, #8]
    1fd8:	42a3      	cmp	r3, r4
    1fda:	d903      	bls.n	1fe4 <boot_is_header_valid+0x28>
        return false;
    }

    return true;
}
    1fdc:	bc10      	pop	{r4}
    1fde:	4770      	bx	lr
        return false;
    1fe0:	2000      	movs	r0, #0
    1fe2:	4770      	bx	lr
        return false;
    1fe4:	2000      	movs	r0, #0
    1fe6:	e7f9      	b.n	1fdc <boot_is_header_valid+0x20>
        return false;
    1fe8:	2000      	movs	r0, #0
    if (!boot_u32_safe_add(&size, hdr->ih_img_size, hdr->ih_hdr_size)) {
    1fea:	b110      	cbz	r0, 1ff2 <boot_is_header_valid+0x36>
    if (size >= fap->fa_size) {
    1fec:	688b      	ldr	r3, [r1, #8]
    1fee:	42a3      	cmp	r3, r4
    1ff0:	d900      	bls.n	1ff4 <boot_is_header_valid+0x38>
}
    1ff2:	4770      	bx	lr
        return false;
    1ff4:	2000      	movs	r0, #0
    1ff6:	4770      	bx	lr
    1ff8:	96f3b83d 	.word	0x96f3b83d

00001ffc <boot_write_sz>:
{
    1ffc:	b538      	push	{r3, r4, r5, lr}
    1ffe:	4604      	mov	r4, r0
    elem_sz = flash_area_align(BOOT_IMG_AREA(state, BOOT_PRIMARY_SLOT));
    2000:	6a00      	ldr	r0, [r0, #32]
    2002:	f7ff ffa8 	bl	1f56 <flash_area_align>
    2006:	4605      	mov	r5, r0
    align = flash_area_align(BOOT_SCRATCH_AREA(state));
    2008:	6da0      	ldr	r0, [r4, #88]	; 0x58
    200a:	f7ff ffa4 	bl	1f56 <flash_area_align>
    if (align > elem_sz) {
    200e:	4285      	cmp	r5, r0
    2010:	d300      	bcc.n	2014 <boot_write_sz+0x18>
    elem_sz = flash_area_align(BOOT_IMG_AREA(state, BOOT_PRIMARY_SLOT));
    2012:	4628      	mov	r0, r5
}
    2014:	bd38      	pop	{r3, r4, r5, pc}

00002016 <boot_read_image_size>:
{
    2016:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    201a:	b082      	sub	sp, #8
    201c:	4606      	mov	r6, r0
    201e:	460c      	mov	r4, r1
    2020:	4617      	mov	r7, r2
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    2022:	2000      	movs	r0, #0
    2024:	f001 fbd7 	bl	37d6 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
    2028:	a901      	add	r1, sp, #4
    202a:	b2c0      	uxtb	r0, r0
    202c:	f7ff ff02 	bl	1e34 <flash_area_open>
    if (rc != 0) {
    2030:	b128      	cbz	r0, 203e <boot_read_image_size+0x28>
        rc = BOOT_EFLASH;
    2032:	f04f 0801 	mov.w	r8, #1
}
    2036:	4640      	mov	r0, r8
    2038:	b002      	add	sp, #8
    203a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    off = BOOT_TLV_OFF(boot_img_hdr(state, slot));
    203e:	232c      	movs	r3, #44	; 0x2c
    2040:	fb03 6304 	mla	r3, r3, r4, r6
    2044:	891d      	ldrh	r5, [r3, #8]
    2046:	68db      	ldr	r3, [r3, #12]
    2048:	441d      	add	r5, r3
    if (flash_area_read(fap, off, &info, sizeof(info))) {
    204a:	2304      	movs	r3, #4
    204c:	466a      	mov	r2, sp
    204e:	4629      	mov	r1, r5
    2050:	9801      	ldr	r0, [sp, #4]
    2052:	f7ff ff47 	bl	1ee4 <flash_area_read>
    2056:	4680      	mov	r8, r0
    2058:	bb40      	cbnz	r0, 20ac <boot_read_image_size+0x96>
    protect_tlv_size = boot_img_hdr(state, slot)->ih_protect_tlv_size;
    205a:	212c      	movs	r1, #44	; 0x2c
    205c:	fb01 6404 	mla	r4, r1, r4, r6
    2060:	8964      	ldrh	r4, [r4, #10]
    if (info.it_magic == IMAGE_TLV_PROT_INFO_MAGIC) {
    2062:	f8bd 2000 	ldrh.w	r2, [sp]
    2066:	f646 1308 	movw	r3, #26888	; 0x6908
    206a:	429a      	cmp	r2, r3
    206c:	d00c      	beq.n	2088 <boot_read_image_size+0x72>
    } else if (protect_tlv_size != 0) {
    206e:	bb04      	cbnz	r4, 20b2 <boot_read_image_size+0x9c>
    if (info.it_magic != IMAGE_TLV_INFO_MAGIC) {
    2070:	f8bd 2000 	ldrh.w	r2, [sp]
    2074:	f646 1307 	movw	r3, #26887	; 0x6907
    2078:	429a      	cmp	r2, r3
    207a:	d11d      	bne.n	20b8 <boot_read_image_size+0xa2>
    *size = off + protect_tlv_size + info.it_tlv_tot;
    207c:	4425      	add	r5, r4
    207e:	f8bd 3002 	ldrh.w	r3, [sp, #2]
    2082:	441d      	add	r5, r3
    2084:	603d      	str	r5, [r7, #0]
    rc = 0;
    2086:	e7d6      	b.n	2036 <boot_read_image_size+0x20>
        if (protect_tlv_size != info.it_tlv_tot) {
    2088:	f8bd 1002 	ldrh.w	r1, [sp, #2]
    208c:	428c      	cmp	r4, r1
    208e:	d002      	beq.n	2096 <boot_read_image_size+0x80>
            rc = BOOT_EBADIMAGE;
    2090:	f04f 0803 	mov.w	r8, #3
    2094:	e7cf      	b.n	2036 <boot_read_image_size+0x20>
        if (flash_area_read(fap, off + info.it_tlv_tot, &info, sizeof(info))) {
    2096:	2304      	movs	r3, #4
    2098:	466a      	mov	r2, sp
    209a:	4429      	add	r1, r5
    209c:	9801      	ldr	r0, [sp, #4]
    209e:	f7ff ff21 	bl	1ee4 <flash_area_read>
    20a2:	2800      	cmp	r0, #0
    20a4:	d0e4      	beq.n	2070 <boot_read_image_size+0x5a>
            rc = BOOT_EFLASH;
    20a6:	f04f 0801 	mov.w	r8, #1
    20aa:	e7c4      	b.n	2036 <boot_read_image_size+0x20>
        rc = BOOT_EFLASH;
    20ac:	f04f 0801 	mov.w	r8, #1
    20b0:	e7c1      	b.n	2036 <boot_read_image_size+0x20>
        rc = BOOT_EBADIMAGE;
    20b2:	f04f 0803 	mov.w	r8, #3
    20b6:	e7be      	b.n	2036 <boot_read_image_size+0x20>
        rc = BOOT_EBADIMAGE;
    20b8:	f04f 0803 	mov.w	r8, #3
    return rc;
    20bc:	e7bb      	b.n	2036 <boot_read_image_size+0x20>

000020be <boot_check_header_erased>:
    return true;
}

static int
boot_check_header_erased(struct boot_loader_state *state, int slot)
{
    20be:	b5f0      	push	{r4, r5, r6, r7, lr}
    20c0:	b083      	sub	sp, #12
    20c2:	4607      	mov	r7, r0
    20c4:	460c      	mov	r4, r1
    struct image_header *hdr;
    uint8_t erased_val;
    int area_id;
    int rc;

    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    20c6:	2000      	movs	r0, #0
    20c8:	f001 fb85 	bl	37d6 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
    20cc:	a901      	add	r1, sp, #4
    20ce:	b2c0      	uxtb	r0, r0
    20d0:	f7ff feb0 	bl	1e34 <flash_area_open>
    if (rc != 0) {
    20d4:	b9b8      	cbnz	r0, 2106 <boot_check_header_erased+0x48>
    20d6:	4606      	mov	r6, r0
        return -1;
    }

    erased_val = flash_area_erased_val(fap);
    20d8:	9801      	ldr	r0, [sp, #4]
    20da:	f7ff ff41 	bl	1f60 <flash_area_erased_val>
    20de:	b2c5      	uxtb	r5, r0
    flash_area_close(fap);

    hdr = boot_img_hdr(state, slot);
    if (!boot_data_is_set_to(erased_val, &hdr->ih_magic, sizeof(hdr->ih_magic))) {
    20e0:	212c      	movs	r1, #44	; 0x2c
    20e2:	fb01 7104 	mla	r1, r1, r4, r7
    for (i = 0; i < len; i++) {
    20e6:	2300      	movs	r3, #0
    20e8:	2b03      	cmp	r3, #3
    20ea:	d805      	bhi.n	20f8 <boot_check_header_erased+0x3a>
        if (val != p[i]) {
    20ec:	5cca      	ldrb	r2, [r1, r3]
    20ee:	4295      	cmp	r5, r2
    20f0:	d107      	bne.n	2102 <boot_check_header_erased+0x44>
    for (i = 0; i < len; i++) {
    20f2:	3301      	adds	r3, #1
    20f4:	b2db      	uxtb	r3, r3
    20f6:	e7f7      	b.n	20e8 <boot_check_header_erased+0x2a>
    return true;
    20f8:	2301      	movs	r3, #1
    if (!boot_data_is_set_to(erased_val, &hdr->ih_magic, sizeof(hdr->ih_magic))) {
    20fa:	b13b      	cbz	r3, 210c <boot_check_header_erased+0x4e>
        return -1;
    }

    return 0;
}
    20fc:	4630      	mov	r0, r6
    20fe:	b003      	add	sp, #12
    2100:	bdf0      	pop	{r4, r5, r6, r7, pc}
            return false;
    2102:	2300      	movs	r3, #0
    2104:	e7f9      	b.n	20fa <boot_check_header_erased+0x3c>
        return -1;
    2106:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    210a:	e7f7      	b.n	20fc <boot_check_header_erased+0x3e>
        return -1;
    210c:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    2110:	e7f4      	b.n	20fc <boot_check_header_erased+0x3e>

00002112 <boot_initialize_area>:
{
    2112:	b510      	push	{r4, lr}
    2114:	b082      	sub	sp, #8
    2116:	4604      	mov	r4, r0
    2118:	4608      	mov	r0, r1
    int num_sectors = BOOT_MAX_IMG_SECTORS;
    211a:	2380      	movs	r3, #128	; 0x80
    211c:	9301      	str	r3, [sp, #4]
    if (flash_area == FLASH_AREA_IMAGE_PRIMARY(BOOT_CURR_IMG(state))) {
    211e:	2901      	cmp	r1, #1
    2120:	d006      	beq.n	2130 <boot_initialize_area+0x1e>
    } else if (flash_area == FLASH_AREA_IMAGE_SECONDARY(BOOT_CURR_IMG(state))) {
    2122:	2902      	cmp	r1, #2
    2124:	d00b      	beq.n	213e <boot_initialize_area+0x2c>
    } else if (flash_area == FLASH_AREA_IMAGE_SCRATCH) {
    2126:	2903      	cmp	r1, #3
    2128:	d010      	beq.n	214c <boot_initialize_area+0x3a>
        return BOOT_EFLASH;
    212a:	2001      	movs	r0, #1
}
    212c:	b002      	add	sp, #8
    212e:	bd10      	pop	{r4, pc}
        rc = flash_area_to_sectors(flash_area, &num_sectors,
    2130:	6a62      	ldr	r2, [r4, #36]	; 0x24
    2132:	a901      	add	r1, sp, #4
    2134:	f7ff fe98 	bl	1e68 <flash_area_to_sectors>
        BOOT_IMG(state, BOOT_PRIMARY_SLOT).num_sectors = (size_t)num_sectors;
    2138:	9b01      	ldr	r3, [sp, #4]
    213a:	62a3      	str	r3, [r4, #40]	; 0x28
    213c:	e7f6      	b.n	212c <boot_initialize_area+0x1a>
        rc = flash_area_to_sectors(flash_area, &num_sectors,
    213e:	6d22      	ldr	r2, [r4, #80]	; 0x50
    2140:	a901      	add	r1, sp, #4
    2142:	f7ff fe91 	bl	1e68 <flash_area_to_sectors>
        BOOT_IMG(state, BOOT_SECONDARY_SLOT).num_sectors = (size_t)num_sectors;
    2146:	9b01      	ldr	r3, [sp, #4]
    2148:	6563      	str	r3, [r4, #84]	; 0x54
    214a:	e7ef      	b.n	212c <boot_initialize_area+0x1a>
        rc = flash_area_to_sectors(flash_area, &num_sectors,
    214c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
    214e:	a901      	add	r1, sp, #4
    2150:	f7ff fe8a 	bl	1e68 <flash_area_to_sectors>
        state->scratch.num_sectors = (size_t)num_sectors;
    2154:	9b01      	ldr	r3, [sp, #4]
    2156:	6623      	str	r3, [r4, #96]	; 0x60
    2158:	e7e8      	b.n	212c <boot_initialize_area+0x1a>

0000215a <boot_read_sectors>:
{
    215a:	b538      	push	{r3, r4, r5, lr}
    215c:	4604      	mov	r4, r0
    rc = boot_initialize_area(state, FLASH_AREA_IMAGE_PRIMARY(image_index));
    215e:	2101      	movs	r1, #1
    2160:	f7ff ffd7 	bl	2112 <boot_initialize_area>
    if (rc != 0) {
    2164:	b110      	cbz	r0, 216c <boot_read_sectors+0x12>
        return BOOT_EFLASH;
    2166:	2501      	movs	r5, #1
}
    2168:	4628      	mov	r0, r5
    216a:	bd38      	pop	{r3, r4, r5, pc}
    rc = boot_initialize_area(state, FLASH_AREA_IMAGE_SECONDARY(image_index));
    216c:	2102      	movs	r1, #2
    216e:	4620      	mov	r0, r4
    2170:	f7ff ffcf 	bl	2112 <boot_initialize_area>
    if (rc != 0) {
    2174:	b108      	cbz	r0, 217a <boot_read_sectors+0x20>
        return BOOT_EFLASH;
    2176:	2501      	movs	r5, #1
    2178:	e7f6      	b.n	2168 <boot_read_sectors+0xe>
    rc = boot_initialize_area(state, FLASH_AREA_IMAGE_SCRATCH);
    217a:	2103      	movs	r1, #3
    217c:	4620      	mov	r0, r4
    217e:	f7ff ffc8 	bl	2112 <boot_initialize_area>
    if (rc != 0) {
    2182:	4605      	mov	r5, r0
    2184:	b108      	cbz	r0, 218a <boot_read_sectors+0x30>
        return BOOT_EFLASH;
    2186:	2501      	movs	r5, #1
    2188:	e7ee      	b.n	2168 <boot_read_sectors+0xe>
    BOOT_WRITE_SZ(state) = boot_write_sz(state);
    218a:	4620      	mov	r0, r4
    218c:	f7ff ff36 	bl	1ffc <boot_write_sz>
    2190:	66a0      	str	r0, [r4, #104]	; 0x68
    return 0;
    2192:	e7e9      	b.n	2168 <boot_read_sectors+0xe>

00002194 <boot_image_check>:
{
    2194:	b500      	push	{lr}
    2196:	b087      	sub	sp, #28
    2198:	4613      	mov	r3, r2

0000219a <FIH_LABEL_FIH_CALL_START_755>:
    FIH_CALL(bootutil_img_validate, fih_rc, BOOT_CURR_ENC(state), image_index,
    219a:	2000      	movs	r0, #0
    219c:	9004      	str	r0, [sp, #16]
    219e:	9003      	str	r0, [sp, #12]
    21a0:	9002      	str	r0, [sp, #8]
    21a2:	f44f 7280 	mov.w	r2, #256	; 0x100
    21a6:	9201      	str	r2, [sp, #4]
    21a8:	4a04      	ldr	r2, [pc, #16]	; (21bc <FIH_LABEL_FIH_CALL_END_782+0x8>)
    21aa:	9200      	str	r2, [sp, #0]
    21ac:	460a      	mov	r2, r1
    21ae:	4601      	mov	r1, r0
    21b0:	f001 f9e8 	bl	3584 <bootutil_img_validate>

000021b4 <FIH_LABEL_FIH_CALL_END_782>:
}
    21b4:	b007      	add	sp, #28
    21b6:	f85d fb04 	ldr.w	pc, [sp], #4
    21ba:	bf00      	nop
    21bc:	10001914 	.word	0x10001914

000021c0 <boot_validate_slot>:
 *         FIH_FAILURE                      on any errors
 */
static fih_int
boot_validate_slot(struct boot_loader_state *state, int slot,
                   struct boot_status *bs)
{
    21c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    21c4:	b082      	sub	sp, #8
    21c6:	4605      	mov	r5, r0
    21c8:	460c      	mov	r4, r1
    21ca:	4617      	mov	r7, r2
    const struct flash_area *fap;
    struct image_header *hdr;
    int area_id;
    fih_int fih_rc = FIH_FAILURE;
    21cc:	4b1e      	ldr	r3, [pc, #120]	; (2248 <FIH_LABEL_FIH_CALL_END_957+0x28>)
    21ce:	681e      	ldr	r6, [r3, #0]
    int rc;

    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    21d0:	2000      	movs	r0, #0
    21d2:	f001 fb00 	bl	37d6 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
    21d6:	a901      	add	r1, sp, #4
    21d8:	b2c0      	uxtb	r0, r0
    21da:	f7ff fe2b 	bl	1e34 <flash_area_open>
    if (rc != 0) {
    21de:	b118      	cbz	r0, 21e8 <boot_validate_slot+0x28>

out:
    flash_area_close(fap);

    FIH_RET(fih_rc);
}
    21e0:	4630      	mov	r0, r6
    21e2:	b002      	add	sp, #8
    21e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     ((swap_type) == BOOT_SWAP_TYPE_PERM))

static inline struct image_header*
boot_img_hdr(struct boot_loader_state *state, size_t slot)
{
    return &BOOT_IMG(state, slot).hdr;
    21e8:	202c      	movs	r0, #44	; 0x2c
    21ea:	fb00 5804 	mla	r8, r0, r4, r5
    if (boot_check_header_erased(state, slot) == 0 ||
    21ee:	4621      	mov	r1, r4
    21f0:	4628      	mov	r0, r5
    21f2:	f7ff ff64 	bl	20be <boot_check_header_erased>
    21f6:	b120      	cbz	r0, 2202 <boot_validate_slot+0x42>
        (hdr->ih_flags & IMAGE_F_NON_BOOTABLE)) {
    21f8:	f8d8 3010 	ldr.w	r3, [r8, #16]
    if (boot_check_header_erased(state, slot) == 0 ||
    21fc:	f013 0f10 	tst.w	r3, #16
    2200:	d007      	beq.n	2212 <FIH_LABEL_FIH_CALL_START_938>
        if (slot != BOOT_PRIMARY_SLOT) {
    2202:	b90c      	cbnz	r4, 2208 <boot_validate_slot+0x48>
        fih_rc = fih_int_encode(1);
    2204:	2601      	movs	r6, #1
        goto out;
    2206:	e7eb      	b.n	21e0 <boot_validate_slot+0x20>
            swap_erase_trailer_sectors(state, fap);
    2208:	9901      	ldr	r1, [sp, #4]
    220a:	4628      	mov	r0, r5
    220c:	f000 faca 	bl	27a4 <swap_erase_trailer_sectors>
    2210:	e7f8      	b.n	2204 <boot_validate_slot+0x44>

00002212 <FIH_LABEL_FIH_CALL_START_938>:
    FIH_CALL(boot_image_check, fih_rc, state, hdr, fap, bs);
    2212:	463b      	mov	r3, r7
    2214:	9a01      	ldr	r2, [sp, #4]
    2216:	4641      	mov	r1, r8
    2218:	4628      	mov	r0, r5
    221a:	f7ff ffbb 	bl	2194 <boot_image_check>
    221e:	4606      	mov	r6, r0

00002220 <FIH_LABEL_FIH_CALL_END_957>:
    if (!boot_is_header_valid(hdr, fap) || fih_not_eq(fih_rc, FIH_SUCCESS)) {
    2220:	9d01      	ldr	r5, [sp, #4]
    2222:	4629      	mov	r1, r5
    2224:	4640      	mov	r0, r8
    2226:	f7ff fec9 	bl	1fbc <boot_is_header_valid>
    222a:	b118      	cbz	r0, 2234 <FIH_LABEL_FIH_CALL_END_957+0x14>
    222c:	4b07      	ldr	r3, [pc, #28]	; (224c <FIH_LABEL_FIH_CALL_END_957+0x2c>)
    222e:	681b      	ldr	r3, [r3, #0]
    2230:	42b3      	cmp	r3, r6
    2232:	d0d5      	beq.n	21e0 <boot_validate_slot+0x20>
        if ((slot != BOOT_PRIMARY_SLOT) || ARE_SLOTS_EQUIVALENT()) {
    2234:	b90c      	cbnz	r4, 223a <FIH_LABEL_FIH_CALL_END_957+0x1a>
        fih_rc = fih_int_encode(1);
    2236:	2601      	movs	r6, #1
        goto out;
    2238:	e7d2      	b.n	21e0 <boot_validate_slot+0x20>
            flash_area_erase(fap, 0, fap->fa_size);
    223a:	68aa      	ldr	r2, [r5, #8]
    223c:	2100      	movs	r1, #0
    223e:	4628      	mov	r0, r5
    2240:	f7ff fe76 	bl	1f30 <flash_area_erase>
    2244:	e7f7      	b.n	2236 <FIH_LABEL_FIH_CALL_END_957+0x16>
    2246:	bf00      	nop
    2248:	10000134 	.word	0x10000134
    224c:	100002a4 	.word	0x100002a4

00002250 <boot_validated_swap_type>:
 * @return                      The type of swap to perform (BOOT_SWAP_TYPE...)
 */
static int
boot_validated_swap_type(struct boot_loader_state *state,
                         struct boot_status *bs)
{
    2250:	b570      	push	{r4, r5, r6, lr}
    2252:	4605      	mov	r5, r0
    2254:	460e      	mov	r6, r1
    int swap_type;
    fih_int fih_rc = FIH_FAILURE;

    swap_type = boot_swap_type_multi(BOOT_CURR_IMG(state));
    2256:	2000      	movs	r0, #0
    2258:	f001 f906 	bl	3468 <boot_swap_type_multi>
    225c:	4604      	mov	r4, r0
    if (BOOT_IS_UPGRADE(swap_type)) {
    225e:	2802      	cmp	r0, #2
    2260:	d005      	beq.n	226e <FIH_LABEL_FIH_CALL_START_1072>
    2262:	2804      	cmp	r0, #4
    2264:	d003      	beq.n	226e <FIH_LABEL_FIH_CALL_START_1072>
    2266:	2803      	cmp	r0, #3
    2268:	d001      	beq.n	226e <FIH_LABEL_FIH_CALL_START_1072>
            }
        }
    }

    return swap_type;
}
    226a:	4620      	mov	r0, r4
    226c:	bd70      	pop	{r4, r5, r6, pc}

0000226e <FIH_LABEL_FIH_CALL_START_1072>:
        FIH_CALL(boot_validate_slot, fih_rc, state, BOOT_SECONDARY_SLOT, bs);
    226e:	4632      	mov	r2, r6
    2270:	2101      	movs	r1, #1
    2272:	4628      	mov	r0, r5
    2274:	f7ff ffa4 	bl	21c0 <boot_validate_slot>

00002278 <FIH_LABEL_FIH_CALL_END_1089>:
        if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
    2278:	4b04      	ldr	r3, [pc, #16]	; (228c <FIH_LABEL_FIH_CALL_END_1089+0x14>)
    227a:	681b      	ldr	r3, [r3, #0]
    227c:	4283      	cmp	r3, r0
    227e:	d0f4      	beq.n	226a <boot_validated_swap_type+0x1a>
            if (fih_eq(fih_rc, fih_int_encode(1))) {
    2280:	2801      	cmp	r0, #1
    2282:	d001      	beq.n	2288 <FIH_LABEL_FIH_CALL_END_1089+0x10>
                swap_type = BOOT_SWAP_TYPE_FAIL;
    2284:	2405      	movs	r4, #5
    return swap_type;
    2286:	e7f0      	b.n	226a <boot_validated_swap_type+0x1a>
                swap_type = BOOT_SWAP_TYPE_NONE;
    2288:	4604      	mov	r4, r0
    228a:	e7ee      	b.n	226a <boot_validated_swap_type+0x1a>
    228c:	100002a4 	.word	0x100002a4

00002290 <boot_read_image_headers>:
{
    2290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2292:	4605      	mov	r5, r0
    2294:	460f      	mov	r7, r1
    2296:	4616      	mov	r6, r2
    for (i = 0; i < BOOT_NUM_SLOTS; i++) {
    2298:	2400      	movs	r4, #0
    229a:	2c01      	cmp	r4, #1
    229c:	dc10      	bgt.n	22c0 <boot_read_image_headers+0x30>
        rc = boot_read_image_header(state, i, boot_img_hdr(state, i), bs);
    229e:	4633      	mov	r3, r6
    22a0:	222c      	movs	r2, #44	; 0x2c
    22a2:	fb02 5204 	mla	r2, r2, r4, r5
    22a6:	4621      	mov	r1, r4
    22a8:	4628      	mov	r0, r5
    22aa:	f000 fd9a 	bl	2de2 <boot_read_image_header>
        if (rc != 0) {
    22ae:	4603      	mov	r3, r0
    22b0:	b908      	cbnz	r0, 22b6 <boot_read_image_headers+0x26>
    for (i = 0; i < BOOT_NUM_SLOTS; i++) {
    22b2:	3401      	adds	r4, #1
    22b4:	e7f1      	b.n	229a <boot_read_image_headers+0xa>
            if (i > 0 && !require_all) {
    22b6:	2c00      	cmp	r4, #0
    22b8:	dd03      	ble.n	22c2 <boot_read_image_headers+0x32>
    22ba:	b917      	cbnz	r7, 22c2 <boot_read_image_headers+0x32>
                return 0;
    22bc:	2300      	movs	r3, #0
    22be:	e000      	b.n	22c2 <boot_read_image_headers+0x32>
    return 0;
    22c0:	2300      	movs	r3, #0
}
    22c2:	4618      	mov	r0, r3
    22c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000022c6 <boot_status_reset>:
    bs->use_scratch = 0;
    22c6:	2300      	movs	r3, #0
    22c8:	7183      	strb	r3, [r0, #6]
    bs->swap_size = 0;
    22ca:	6083      	str	r3, [r0, #8]
    bs->source = 0;
    22cc:	60c3      	str	r3, [r0, #12]
    bs->op = BOOT_STATUS_OP_MOVE;
    22ce:	2301      	movs	r3, #1
    22d0:	7143      	strb	r3, [r0, #5]
    bs->idx = BOOT_STATUS_IDX_0;
    22d2:	6003      	str	r3, [r0, #0]
    bs->state = BOOT_STATUS_STATE_0;
    22d4:	7103      	strb	r3, [r0, #4]
    bs->swap_type = BOOT_SWAP_TYPE_NONE;
    22d6:	71c3      	strb	r3, [r0, #7]
}
    22d8:	4770      	bx	lr

000022da <boot_status_is_reset>:
    return (bs->op == BOOT_STATUS_OP_MOVE &&
    22da:	7943      	ldrb	r3, [r0, #5]
            bs->idx == BOOT_STATUS_IDX_0 &&
    22dc:	2b01      	cmp	r3, #1
    22de:	d001      	beq.n	22e4 <boot_status_is_reset+0xa>
    22e0:	2000      	movs	r0, #0
    22e2:	4770      	bx	lr
    22e4:	6803      	ldr	r3, [r0, #0]
    return (bs->op == BOOT_STATUS_OP_MOVE &&
    22e6:	2b01      	cmp	r3, #1
    22e8:	d001      	beq.n	22ee <boot_status_is_reset+0x14>
            bs->idx == BOOT_STATUS_IDX_0 &&
    22ea:	2000      	movs	r0, #0
    22ec:	4770      	bx	lr
            bs->state == BOOT_STATUS_STATE_0);
    22ee:	7903      	ldrb	r3, [r0, #4]
            bs->idx == BOOT_STATUS_IDX_0 &&
    22f0:	2b01      	cmp	r3, #1
    22f2:	d001      	beq.n	22f8 <boot_status_is_reset+0x1e>
    22f4:	2000      	movs	r0, #0
    22f6:	4770      	bx	lr
    22f8:	2001      	movs	r0, #1
}
    22fa:	4770      	bx	lr

000022fc <boot_swap_image>:
 *
 * @return                      0 on success; nonzero on failure.
 */
static int
boot_swap_image(struct boot_loader_state *state, struct boot_status *bs)
{
    22fc:	b530      	push	{r4, r5, lr}
    22fe:	b083      	sub	sp, #12
    2300:	4605      	mov	r5, r0
    2302:	460c      	mov	r4, r1
    uint8_t image_index;
    int rc;

    /* FIXME: just do this if asked by user? */

    size = copy_size = 0;
    2304:	2300      	movs	r3, #0
    2306:	9300      	str	r3, [sp, #0]
    2308:	9301      	str	r3, [sp, #4]
    image_index = BOOT_CURR_IMG(state);

    if (boot_status_is_reset(bs)) {
    230a:	4608      	mov	r0, r1
    230c:	f7ff ffe5 	bl	22da <boot_status_is_reset>
    2310:	2800      	cmp	r0, #0
    2312:	d038      	beq.n	2386 <boot_swap_image+0x8a>
        /*
         * No swap ever happened, so need to find the largest image which
         * will be used to determine the amount of sectors to swap.
         */
        hdr = boot_img_hdr(state, BOOT_PRIMARY_SLOT);
        if (hdr->ih_magic == IMAGE_MAGIC) {
    2314:	682a      	ldr	r2, [r5, #0]
    2316:	4b25      	ldr	r3, [pc, #148]	; (23ac <boot_swap_image+0xb0>)
    2318:	429a      	cmp	r2, r3
    231a:	d012      	beq.n	2342 <boot_swap_image+0x46>
            memset(bs->enckey[0], 0xff, BOOT_ENC_KEY_SIZE);
        }
#endif

        hdr = boot_img_hdr(state, BOOT_SECONDARY_SLOT);
        if (hdr->ih_magic == IMAGE_MAGIC) {
    231c:	6aea      	ldr	r2, [r5, #44]	; 0x2c
    231e:	4b23      	ldr	r3, [pc, #140]	; (23ac <boot_swap_image+0xb0>)
    2320:	429a      	cmp	r2, r3
    2322:	d01f      	beq.n	2364 <boot_swap_image+0x68>
        } else {
            memset(bs->enckey[1], 0xff, BOOT_ENC_KEY_SIZE);
        }
#endif

        if (size > copy_size) {
    2324:	9b01      	ldr	r3, [sp, #4]
    2326:	9a00      	ldr	r2, [sp, #0]
    2328:	4293      	cmp	r3, r2
    232a:	d900      	bls.n	232e <boot_swap_image+0x32>
            copy_size = size;
    232c:	9300      	str	r3, [sp, #0]
        }

        bs->swap_size = copy_size;
    232e:	9b00      	ldr	r3, [sp, #0]
    2330:	60a3      	str	r3, [r4, #8]
            }
        }
#endif
    }

    swap_run(state, bs, copy_size);
    2332:	9a00      	ldr	r2, [sp, #0]
    2334:	4621      	mov	r1, r4
    2336:	4628      	mov	r0, r5
    2338:	f000 fe94 	bl	3064 <swap_run>
                     boot_status_fails);
    }
#endif

    return 0;
}
    233c:	2000      	movs	r0, #0
    233e:	b003      	add	sp, #12
    2340:	bd30      	pop	{r4, r5, pc}
            rc = boot_read_image_size(state, BOOT_PRIMARY_SLOT, &copy_size);
    2342:	466a      	mov	r2, sp
    2344:	2100      	movs	r1, #0
    2346:	4628      	mov	r0, r5
    2348:	f7ff fe65 	bl	2016 <boot_read_image_size>
            assert(rc == 0);
    234c:	2800      	cmp	r0, #0
    234e:	d0e5      	beq.n	231c <boot_swap_image+0x20>
    2350:	f7fd ffc6 	bl	2e0 <hal_debugger_connected>
    2354:	b100      	cbz	r0, 2358 <boot_swap_image+0x5c>
    2356:	be01      	bkpt	0x0001
    2358:	2300      	movs	r3, #0
    235a:	461a      	mov	r2, r3
    235c:	4619      	mov	r1, r3
    235e:	4618      	mov	r0, r3
    2360:	f7ff fbee 	bl	1b40 <__assert_func>
            rc = boot_read_image_size(state, BOOT_SECONDARY_SLOT, &size);
    2364:	aa01      	add	r2, sp, #4
    2366:	2101      	movs	r1, #1
    2368:	4628      	mov	r0, r5
    236a:	f7ff fe54 	bl	2016 <boot_read_image_size>
            assert(rc == 0);
    236e:	2800      	cmp	r0, #0
    2370:	d0d8      	beq.n	2324 <boot_swap_image+0x28>
    2372:	f7fd ffb5 	bl	2e0 <hal_debugger_connected>
    2376:	b100      	cbz	r0, 237a <boot_swap_image+0x7e>
    2378:	be01      	bkpt	0x0001
    237a:	2300      	movs	r3, #0
    237c:	461a      	mov	r2, r3
    237e:	4619      	mov	r1, r3
    2380:	4618      	mov	r0, r3
    2382:	f7ff fbdd 	bl	1b40 <__assert_func>
        rc = boot_read_swap_size(image_index, &bs->swap_size);
    2386:	f104 0108 	add.w	r1, r4, #8
    238a:	2000      	movs	r0, #0
    238c:	f000 ff0b 	bl	31a6 <boot_read_swap_size>
        assert(rc == 0);
    2390:	b910      	cbnz	r0, 2398 <boot_swap_image+0x9c>
        copy_size = bs->swap_size;
    2392:	68a3      	ldr	r3, [r4, #8]
    2394:	9300      	str	r3, [sp, #0]
    2396:	e7cc      	b.n	2332 <boot_swap_image+0x36>
        assert(rc == 0);
    2398:	f7fd ffa2 	bl	2e0 <hal_debugger_connected>
    239c:	b100      	cbz	r0, 23a0 <boot_swap_image+0xa4>
    239e:	be01      	bkpt	0x0001
    23a0:	2300      	movs	r3, #0
    23a2:	461a      	mov	r2, r3
    23a4:	4619      	mov	r1, r3
    23a6:	4618      	mov	r0, r3
    23a8:	f7ff fbca 	bl	1b40 <__assert_func>
    23ac:	96f3b83d 	.word	0x96f3b83d

000023b0 <boot_complete_partial_swap>:
 */
#if !defined(MCUBOOT_OVERWRITE_ONLY)
static int
boot_complete_partial_swap(struct boot_loader_state *state,
        struct boot_status *bs)
{
    23b0:	b538      	push	{r3, r4, r5, lr}
    23b2:	4604      	mov	r4, r0
    23b4:	460d      	mov	r5, r1
    int rc;

    /* Determine the type of swap operation being resumed from the
     * `swap-type` trailer field.
     */
    rc = boot_swap_image(state, bs);
    23b6:	f7ff ffa1 	bl	22fc <boot_swap_image>
    assert(rc == 0);
    23ba:	b9a0      	cbnz	r0, 23e6 <boot_complete_partial_swap+0x36>
    23bc:	4602      	mov	r2, r0

    BOOT_SWAP_TYPE(state) = bs->swap_type;
    23be:	79eb      	ldrb	r3, [r5, #7]
    23c0:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64

    /* The following states need image_ok be explicitly set after the
     * swap was finished to avoid a new revert.
     */
    if (bs->swap_type == BOOT_SWAP_TYPE_REVERT ||
    23c4:	3b03      	subs	r3, #3
    23c6:	b2db      	uxtb	r3, r3
    23c8:	2b01      	cmp	r3, #1
    23ca:	d916      	bls.n	23fa <boot_complete_partial_swap+0x4a>
        if (rc != 0) {
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
        }
    }

    if (BOOT_IS_UPGRADE(bs->swap_type)) {
    23cc:	79eb      	ldrb	r3, [r5, #7]
    23ce:	2b02      	cmp	r3, #2
    23d0:	d01d      	beq.n	240e <boot_complete_partial_swap+0x5e>
    23d2:	2b04      	cmp	r3, #4
    23d4:	d01b      	beq.n	240e <boot_complete_partial_swap+0x5e>
    23d6:	2b03      	cmp	r3, #3
    23d8:	d019      	beq.n	240e <boot_complete_partial_swap+0x5e>
        if (rc != 0) {
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
        }
    }

    if (BOOT_SWAP_TYPE(state) == BOOT_SWAP_TYPE_PANIC) {
    23da:	f894 3064 	ldrb.w	r3, [r4, #100]	; 0x64
    23de:	2bff      	cmp	r3, #255	; 0xff
    23e0:	d01f      	beq.n	2422 <boot_complete_partial_swap+0x72>
        /* Loop forever... */
        while (1) {}
    }

    return rc;
}
    23e2:	4610      	mov	r0, r2
    23e4:	bd38      	pop	{r3, r4, r5, pc}
    assert(rc == 0);
    23e6:	f7fd ff7b 	bl	2e0 <hal_debugger_connected>
    23ea:	b100      	cbz	r0, 23ee <boot_complete_partial_swap+0x3e>
    23ec:	be01      	bkpt	0x0001
    23ee:	2300      	movs	r3, #0
    23f0:	461a      	mov	r2, r3
    23f2:	4619      	mov	r1, r3
    23f4:	4618      	mov	r0, r3
    23f6:	f7ff fba3 	bl	1b40 <__assert_func>
        rc = swap_set_image_ok(BOOT_CURR_IMG(state));
    23fa:	2000      	movs	r0, #0
    23fc:	f000 fac8 	bl	2990 <swap_set_image_ok>
        if (rc != 0) {
    2400:	4602      	mov	r2, r0
    2402:	2800      	cmp	r0, #0
    2404:	d0e2      	beq.n	23cc <boot_complete_partial_swap+0x1c>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
    2406:	23ff      	movs	r3, #255	; 0xff
    2408:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    240c:	e7de      	b.n	23cc <boot_complete_partial_swap+0x1c>
        rc = swap_set_copy_done(BOOT_CURR_IMG(state));
    240e:	2000      	movs	r0, #0
    2410:	f000 faaf 	bl	2972 <swap_set_copy_done>
        if (rc != 0) {
    2414:	4602      	mov	r2, r0
    2416:	2800      	cmp	r0, #0
    2418:	d0df      	beq.n	23da <boot_complete_partial_swap+0x2a>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
    241a:	23ff      	movs	r3, #255	; 0xff
    241c:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    2420:	e7db      	b.n	23da <boot_complete_partial_swap+0x2a>
        assert(0);
    2422:	f7fd ff5d 	bl	2e0 <hal_debugger_connected>
    2426:	b100      	cbz	r0, 242a <boot_complete_partial_swap+0x7a>
    2428:	be01      	bkpt	0x0001
    242a:	2300      	movs	r3, #0
    242c:	461a      	mov	r2, r3
    242e:	4619      	mov	r1, r3
    2430:	4618      	mov	r0, r3
    2432:	f7ff fb85 	bl	1b40 <__assert_func>

00002436 <boot_perform_update>:
{
    2436:	b538      	push	{r3, r4, r5, lr}
    2438:	4605      	mov	r5, r0
        rc = boot_swap_image(state, bs);
    243a:	f7ff ff5f 	bl	22fc <boot_swap_image>
    assert(rc == 0);
    243e:	b9b0      	cbnz	r0, 246e <boot_perform_update+0x38>
    2440:	4602      	mov	r2, r0
    swap_type = BOOT_SWAP_TYPE(state);
    2442:	f895 4064 	ldrb.w	r4, [r5, #100]	; 0x64
    if (swap_type == BOOT_SWAP_TYPE_REVERT ||
    2446:	1ee3      	subs	r3, r4, #3
    2448:	b2db      	uxtb	r3, r3
    244a:	2b01      	cmp	r3, #1
    244c:	d919      	bls.n	2482 <boot_perform_update+0x4c>
    if (BOOT_IS_UPGRADE(swap_type)) {
    244e:	2c02      	cmp	r4, #2
    2450:	d003      	beq.n	245a <boot_perform_update+0x24>
    2452:	2c04      	cmp	r4, #4
    2454:	d001      	beq.n	245a <boot_perform_update+0x24>
    2456:	2c03      	cmp	r4, #3
    2458:	d107      	bne.n	246a <boot_perform_update+0x34>
        rc = swap_set_copy_done(BOOT_CURR_IMG(state));
    245a:	2000      	movs	r0, #0
    245c:	f000 fa89 	bl	2972 <swap_set_copy_done>
        if (rc != 0) {
    2460:	4602      	mov	r2, r0
    2462:	b110      	cbz	r0, 246a <boot_perform_update+0x34>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
    2464:	23ff      	movs	r3, #255	; 0xff
    2466:	f885 3064 	strb.w	r3, [r5, #100]	; 0x64
}
    246a:	4610      	mov	r0, r2
    246c:	bd38      	pop	{r3, r4, r5, pc}
    assert(rc == 0);
    246e:	f7fd ff37 	bl	2e0 <hal_debugger_connected>
    2472:	b100      	cbz	r0, 2476 <boot_perform_update+0x40>
    2474:	be01      	bkpt	0x0001
    2476:	2300      	movs	r3, #0
    2478:	461a      	mov	r2, r3
    247a:	4619      	mov	r1, r3
    247c:	4618      	mov	r0, r3
    247e:	f7ff fb5f 	bl	1b40 <__assert_func>
        rc = swap_set_image_ok(BOOT_CURR_IMG(state));
    2482:	2000      	movs	r0, #0
    2484:	f000 fa84 	bl	2990 <swap_set_image_ok>
        if (rc != 0) {
    2488:	4602      	mov	r2, r0
    248a:	2800      	cmp	r0, #0
    248c:	d0df      	beq.n	244e <boot_perform_update+0x18>
            BOOT_SWAP_TYPE(state) = swap_type = BOOT_SWAP_TYPE_PANIC;
    248e:	24ff      	movs	r4, #255	; 0xff
    2490:	f885 4064 	strb.w	r4, [r5, #100]	; 0x64
    if (BOOT_IS_UPGRADE(swap_type)) {
    2494:	e7dd      	b.n	2452 <boot_perform_update+0x1c>
	...

00002498 <boot_prepare_image_for_update>:
 *                              boot status can be written to.
 */
static void
boot_prepare_image_for_update(struct boot_loader_state *state,
                              struct boot_status *bs)
{
    2498:	b538      	push	{r3, r4, r5, lr}
    249a:	4604      	mov	r4, r0
    249c:	460d      	mov	r5, r1
    int rc;
    fih_int fih_rc = FIH_FAILURE;

    /* Determine the sector layout of the image slots and scratch area. */
    rc = boot_read_sectors(state);
    249e:	f7ff fe5c 	bl	215a <boot_read_sectors>
    if (rc != 0) {
    24a2:	b118      	cbz	r0, 24ac <boot_prepare_image_for_update+0x14>
        BOOT_LOG_WRN("Failed reading sectors; BOOT_MAX_IMG_SECTORS=%d"
                     " - too small?", BOOT_MAX_IMG_SECTORS);
        /* Unable to determine sector layout, continue with next image
         * if there is one.
         */
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
    24a4:	2301      	movs	r3, #1
    24a6:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
        }
    } else {
        /* In that case if slots are not compatible. */
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
    }
}
    24aa:	bd38      	pop	{r3, r4, r5, pc}
    rc = boot_read_image_headers(state, false, NULL);
    24ac:	2200      	movs	r2, #0
    24ae:	4611      	mov	r1, r2
    24b0:	4620      	mov	r0, r4
    24b2:	f7ff feed 	bl	2290 <boot_read_image_headers>
    if (rc != 0) {
    24b6:	b118      	cbz	r0, 24c0 <boot_prepare_image_for_update+0x28>
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
    24b8:	2301      	movs	r3, #1
    24ba:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
        return;
    24be:	e7f4      	b.n	24aa <boot_prepare_image_for_update+0x12>
    if (boot_slots_compatible(state)) {
    24c0:	4620      	mov	r0, r4
    24c2:	f000 fd16 	bl	2ef2 <boot_slots_compatible>
    24c6:	b918      	cbnz	r0, 24d0 <boot_prepare_image_for_update+0x38>
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
    24c8:	2301      	movs	r3, #1
    24ca:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    24ce:	e7ec      	b.n	24aa <boot_prepare_image_for_update+0x12>
        boot_status_reset(bs);
    24d0:	4628      	mov	r0, r5
    24d2:	f7ff fef8 	bl	22c6 <boot_status_reset>
        rc = swap_read_status(state, bs);
    24d6:	4629      	mov	r1, r5
    24d8:	4620      	mov	r0, r4
    24da:	f000 fa02 	bl	28e2 <swap_read_status>
        if (rc != 0) {
    24de:	b998      	cbnz	r0, 2508 <FIH_LABEL_FIH_CALL_END_2135+0x10>
        if (!boot_status_is_reset(bs)) {
    24e0:	4628      	mov	r0, r5
    24e2:	f7ff fefa 	bl	22da <boot_status_is_reset>
    24e6:	b198      	cbz	r0, 2510 <FIH_LABEL_FIH_CALL_END_2135+0x18>
            if (bs->swap_type == BOOT_SWAP_TYPE_NONE) {
    24e8:	79eb      	ldrb	r3, [r5, #7]
    24ea:	2b01      	cmp	r3, #1
    24ec:	d033      	beq.n	2556 <FIH_LABEL_FIH_CALL_END_2135+0x5e>

000024ee <FIH_LABEL_FIH_CALL_START_2119>:
                FIH_CALL(boot_validate_slot, fih_rc,
    24ee:	462a      	mov	r2, r5
    24f0:	2101      	movs	r1, #1
    24f2:	4620      	mov	r0, r4
    24f4:	f7ff fe64 	bl	21c0 <boot_validate_slot>

000024f8 <FIH_LABEL_FIH_CALL_END_2135>:
                if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
    24f8:	4b1c      	ldr	r3, [pc, #112]	; (256c <FIH_LABEL_FIH_CALL_END_2135+0x74>)
    24fa:	681b      	ldr	r3, [r3, #0]
    24fc:	4283      	cmp	r3, r0
    24fe:	d031      	beq.n	2564 <FIH_LABEL_FIH_CALL_END_2135+0x6c>
                    BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_FAIL;
    2500:	2305      	movs	r3, #5
    2502:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    2506:	e7d0      	b.n	24aa <boot_prepare_image_for_update+0x12>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
    2508:	2301      	movs	r3, #1
    250a:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
            return;
    250e:	e7cc      	b.n	24aa <boot_prepare_image_for_update+0x12>
            rc = boot_complete_partial_swap(state, bs);
    2510:	4629      	mov	r1, r5
    2512:	4620      	mov	r0, r4
    2514:	f7ff ff4c 	bl	23b0 <boot_complete_partial_swap>
            assert(rc == 0);
    2518:	b948      	cbnz	r0, 252e <FIH_LABEL_FIH_CALL_END_2135+0x36>
            rc = boot_read_image_headers(state, false, bs);
    251a:	462a      	mov	r2, r5
    251c:	2100      	movs	r1, #0
    251e:	4620      	mov	r0, r4
    2520:	f7ff feb6 	bl	2290 <boot_read_image_headers>
            assert(rc == 0);
    2524:	b968      	cbnz	r0, 2542 <FIH_LABEL_FIH_CALL_END_2135+0x4a>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
    2526:	2301      	movs	r3, #1
    2528:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    252c:	e7bd      	b.n	24aa <boot_prepare_image_for_update+0x12>
            assert(rc == 0);
    252e:	f7fd fed7 	bl	2e0 <hal_debugger_connected>
    2532:	b100      	cbz	r0, 2536 <FIH_LABEL_FIH_CALL_END_2135+0x3e>
    2534:	be01      	bkpt	0x0001
    2536:	2300      	movs	r3, #0
    2538:	461a      	mov	r2, r3
    253a:	4619      	mov	r1, r3
    253c:	4618      	mov	r0, r3
    253e:	f7ff faff 	bl	1b40 <__assert_func>
            assert(rc == 0);
    2542:	f7fd fecd 	bl	2e0 <hal_debugger_connected>
    2546:	b100      	cbz	r0, 254a <FIH_LABEL_FIH_CALL_END_2135+0x52>
    2548:	be01      	bkpt	0x0001
    254a:	2300      	movs	r3, #0
    254c:	461a      	mov	r2, r3
    254e:	4619      	mov	r1, r3
    2550:	4618      	mov	r0, r3
    2552:	f7ff faf5 	bl	1b40 <__assert_func>
                BOOT_SWAP_TYPE(state) = boot_validated_swap_type(state, bs);
    2556:	4629      	mov	r1, r5
    2558:	4620      	mov	r0, r4
    255a:	f7ff fe79 	bl	2250 <boot_validated_swap_type>
    255e:	f884 0064 	strb.w	r0, [r4, #100]	; 0x64
    2562:	e7a2      	b.n	24aa <boot_prepare_image_for_update+0x12>
                    BOOT_SWAP_TYPE(state) = bs->swap_type;
    2564:	79eb      	ldrb	r3, [r5, #7]
    2566:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    256a:	e79e      	b.n	24aa <boot_prepare_image_for_update+0x12>
    256c:	100002a4 	.word	0x100002a4

00002570 <boot_write_status>:
{
    2570:	b570      	push	{r4, r5, r6, lr}
    2572:	b084      	sub	sp, #16
    2574:	4605      	mov	r5, r0
    2576:	460c      	mov	r4, r1
    if (bs->use_scratch) {
    2578:	798b      	ldrb	r3, [r1, #6]
    257a:	b13b      	cbz	r3, 258c <boot_write_status+0x1c>
        area_id = FLASH_AREA_IMAGE_SCRATCH;
    257c:	2003      	movs	r0, #3
    rc = flash_area_open(area_id, &fap);
    257e:	a903      	add	r1, sp, #12
    2580:	f7ff fc58 	bl	1e34 <flash_area_open>
    if (rc != 0) {
    2584:	b120      	cbz	r0, 2590 <boot_write_status+0x20>
        rc = BOOT_EFLASH;
    2586:	2001      	movs	r0, #1
}
    2588:	b004      	add	sp, #16
    258a:	bd70      	pop	{r4, r5, r6, pc}
        area_id = FLASH_AREA_IMAGE_PRIMARY(BOOT_CURR_IMG(state));
    258c:	2001      	movs	r0, #1
    258e:	e7f6      	b.n	257e <boot_write_status+0xe>
    off = boot_status_off(fap) +
    2590:	9803      	ldr	r0, [sp, #12]
    2592:	f000 fdf3 	bl	317c <boot_status_off>
    2596:	4606      	mov	r6, r0
          boot_status_internal_off(bs, BOOT_WRITE_SZ(state));
    2598:	6ea9      	ldr	r1, [r5, #104]	; 0x68
    259a:	4620      	mov	r0, r4
    259c:	f000 fc9c 	bl	2ed8 <boot_status_internal_off>
    off = boot_status_off(fap) +
    25a0:	1835      	adds	r5, r6, r0
    align = flash_area_align(fap);
    25a2:	9803      	ldr	r0, [sp, #12]
    25a4:	f7ff fcd7 	bl	1f56 <flash_area_align>
    25a8:	4606      	mov	r6, r0
    erased_val = flash_area_erased_val(fap);
    25aa:	9803      	ldr	r0, [sp, #12]
    25ac:	f7ff fcd8 	bl	1f60 <flash_area_erased_val>
    memset(buf, erased_val, BOOT_MAX_ALIGN);
    25b0:	2208      	movs	r2, #8
    25b2:	b2c1      	uxtb	r1, r0
    25b4:	a801      	add	r0, sp, #4
    25b6:	f7ff fb92 	bl	1cde <memset>
    buf[0] = bs->state;
    25ba:	7923      	ldrb	r3, [r4, #4]
    25bc:	f88d 3004 	strb.w	r3, [sp, #4]
    rc = flash_area_write(fap, off, buf, align);
    25c0:	4633      	mov	r3, r6
    25c2:	aa01      	add	r2, sp, #4
    25c4:	4629      	mov	r1, r5
    25c6:	9803      	ldr	r0, [sp, #12]
    25c8:	f7ff fc9f 	bl	1f0a <flash_area_write>
    if (rc != 0) {
    25cc:	2800      	cmp	r0, #0
    25ce:	d0db      	beq.n	2588 <boot_write_status+0x18>
        rc = BOOT_EFLASH;
    25d0:	2001      	movs	r0, #1
    return rc;
    25d2:	e7d9      	b.n	2588 <boot_write_status+0x18>

000025d4 <boot_erase_region>:
{
    25d4:	b508      	push	{r3, lr}
    return flash_area_erase(fap, off, sz);
    25d6:	f7ff fcab 	bl	1f30 <flash_area_erase>
}
    25da:	bd08      	pop	{r3, pc}

000025dc <boot_copy_region>:
{
    25dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    25e0:	4688      	mov	r8, r1
    25e2:	4691      	mov	r9, r2
    25e4:	461f      	mov	r7, r3
    25e6:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    25ea:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    bytes_copied = 0;
    25ec:	2500      	movs	r5, #0
    while (bytes_copied < sz) {
    25ee:	e00f      	b.n	2610 <boot_copy_region+0x34>
        rc = flash_area_read(fap_src, off_src + bytes_copied, buf, chunk_sz);
    25f0:	4623      	mov	r3, r4
    25f2:	4a0f      	ldr	r2, [pc, #60]	; (2630 <boot_copy_region+0x54>)
    25f4:	19e9      	adds	r1, r5, r7
    25f6:	4640      	mov	r0, r8
    25f8:	f7ff fc74 	bl	1ee4 <flash_area_read>
        if (rc != 0) {
    25fc:	b9a0      	cbnz	r0, 2628 <boot_copy_region+0x4c>
        rc = flash_area_write(fap_dst, off_dst + bytes_copied, buf, chunk_sz);
    25fe:	4623      	mov	r3, r4
    2600:	4a0b      	ldr	r2, [pc, #44]	; (2630 <boot_copy_region+0x54>)
    2602:	eb05 010a 	add.w	r1, r5, sl
    2606:	4648      	mov	r0, r9
    2608:	f7ff fc7f 	bl	1f0a <flash_area_write>
        if (rc != 0) {
    260c:	b970      	cbnz	r0, 262c <boot_copy_region+0x50>
        bytes_copied += chunk_sz;
    260e:	4425      	add	r5, r4
    while (bytes_copied < sz) {
    2610:	42b5      	cmp	r5, r6
    2612:	d206      	bcs.n	2622 <boot_copy_region+0x46>
        if (sz - bytes_copied > sizeof buf) {
    2614:	1b74      	subs	r4, r6, r5
    2616:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
    261a:	d9e9      	bls.n	25f0 <boot_copy_region+0x14>
            chunk_sz = sizeof buf;
    261c:	f44f 6480 	mov.w	r4, #1024	; 0x400
    2620:	e7e6      	b.n	25f0 <boot_copy_region+0x14>
    return 0;
    2622:	2000      	movs	r0, #0
}
    2624:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            return BOOT_EFLASH;
    2628:	2001      	movs	r0, #1
    262a:	e7fb      	b.n	2624 <boot_copy_region+0x48>
            return BOOT_EFLASH;
    262c:	2001      	movs	r0, #1
    262e:	e7f9      	b.n	2624 <boot_copy_region+0x48>
    2630:	10000314 	.word	0x10000314

00002634 <context_boot_go>:

fih_int
context_boot_go(struct boot_loader_state *state, struct boot_rsp *rsp)
{
    2634:	b5f0      	push	{r4, r5, r6, r7, lr}
    2636:	b085      	sub	sp, #20
    2638:	4604      	mov	r4, r0
    263a:	460f      	mov	r7, r1
    size_t slot;
    struct boot_status bs;
    int rc = -1;
    fih_int fih_rc = FIH_FAILURE;
    263c:	4b4f      	ldr	r3, [pc, #316]	; (277c <context_boot_go+0x148>)
    263e:	681e      	ldr	r6, [r3, #0]
    TARGET_STATIC boot_sector_t secondary_slot_sectors[BOOT_IMAGE_NUMBER][BOOT_MAX_IMG_SECTORS];
#if MCUBOOT_SWAP_USING_SCRATCH
    TARGET_STATIC boot_sector_t scratch_sectors[BOOT_MAX_IMG_SECTORS];
#endif

    memset(state, 0, sizeof(struct boot_loader_state));
    2640:	226c      	movs	r2, #108	; 0x6c
    2642:	2100      	movs	r1, #0
    2644:	f7ff fb4b 	bl	1cde <memset>
        boot_enc_zeroize(BOOT_CURR_ENC(state));
#endif

        image_index = BOOT_CURR_IMG(state);

        BOOT_IMG(state, BOOT_PRIMARY_SLOT).sectors =
    2648:	4b4d      	ldr	r3, [pc, #308]	; (2780 <context_boot_go+0x14c>)
    264a:	6263      	str	r3, [r4, #36]	; 0x24
            primary_slot_sectors[image_index];
        BOOT_IMG(state, BOOT_SECONDARY_SLOT).sectors =
    264c:	4b4d      	ldr	r3, [pc, #308]	; (2784 <context_boot_go+0x150>)
    264e:	6523      	str	r3, [r4, #80]	; 0x50
            secondary_slot_sectors[image_index];
#if MCUBOOT_SWAP_USING_SCRATCH
        state->scratch.sectors = scratch_sectors;
    2650:	4b4d      	ldr	r3, [pc, #308]	; (2788 <context_boot_go+0x154>)
    2652:	65e3      	str	r3, [r4, #92]	; 0x5c
#endif

        /* Open primary and secondary image areas for the duration
         * of this call.
         */
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
    2654:	2500      	movs	r5, #0
    2656:	2d01      	cmp	r5, #1
    2658:	d818      	bhi.n	268c <context_boot_go+0x58>
            fa_id = flash_area_id_from_multi_image_slot(image_index, slot);
    265a:	4629      	mov	r1, r5
    265c:	2000      	movs	r0, #0
    265e:	f001 f8ba 	bl	37d6 <flash_area_id_from_multi_image_slot>
            rc = flash_area_open(fa_id, &BOOT_IMG_AREA(state, slot));
    2662:	232c      	movs	r3, #44	; 0x2c
    2664:	fb03 f305 	mul.w	r3, r3, r5
    2668:	3320      	adds	r3, #32
    266a:	18e1      	adds	r1, r4, r3
    266c:	b2c0      	uxtb	r0, r0
    266e:	f7ff fbe1 	bl	1e34 <flash_area_open>
            assert(rc == 0);
    2672:	b908      	cbnz	r0, 2678 <context_boot_go+0x44>
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
    2674:	3501      	adds	r5, #1
    2676:	e7ee      	b.n	2656 <context_boot_go+0x22>
            assert(rc == 0);
    2678:	f7fd fe32 	bl	2e0 <hal_debugger_connected>
    267c:	b100      	cbz	r0, 2680 <context_boot_go+0x4c>
    267e:	be01      	bkpt	0x0001
    2680:	2300      	movs	r3, #0
    2682:	461a      	mov	r2, r3
    2684:	4619      	mov	r1, r3
    2686:	4618      	mov	r0, r3
    2688:	f7ff fa5a 	bl	1b40 <__assert_func>
        }
#if MCUBOOT_SWAP_USING_SCRATCH
        rc = flash_area_open(FLASH_AREA_IMAGE_SCRATCH,
    268c:	f104 0158 	add.w	r1, r4, #88	; 0x58
    2690:	2003      	movs	r0, #3
    2692:	f7ff fbcf 	bl	1e34 <flash_area_open>
                             &BOOT_SCRATCH_AREA(state));
        assert(rc == 0);
    2696:	4605      	mov	r5, r0
    2698:	b9d0      	cbnz	r0, 26d0 <context_boot_go+0x9c>
#endif

        /* Determine swap type and complete swap if it has been aborted. */
        boot_prepare_image_for_update(state, &bs);
    269a:	4669      	mov	r1, sp
    269c:	4620      	mov	r0, r4
    269e:	f7ff fefb 	bl	2498 <boot_prepare_image_for_update>

        if (BOOT_IS_UPGRADE(BOOT_SWAP_TYPE(state))) {
    26a2:	f894 3064 	ldrb.w	r3, [r4, #100]	; 0x64
        /* Indicate that swap is not aborted */
        boot_status_reset(&bs);
#endif /* (BOOT_IMAGE_NUMBER > 1) */

        /* Set the previously determined swap type */
        bs.swap_type = BOOT_SWAP_TYPE(state);
    26a6:	f88d 3007 	strb.w	r3, [sp, #7]

        switch (BOOT_SWAP_TYPE(state)) {
    26aa:	2b04      	cmp	r3, #4
    26ac:	d81a      	bhi.n	26e4 <context_boot_go+0xb0>
    26ae:	2b02      	cmp	r3, #2
    26b0:	d224      	bcs.n	26fc <context_boot_go+0xc8>
    26b2:	2b01      	cmp	r3, #1
    26b4:	d133      	bne.n	271e <context_boot_go+0xea>

        default:
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
        }

        if (BOOT_SWAP_TYPE(state) == BOOT_SWAP_TYPE_PANIC) {
    26b6:	f894 3064 	ldrb.w	r3, [r4, #100]	; 0x64
    26ba:	2bff      	cmp	r3, #255	; 0xff
    26bc:	d033      	beq.n	2726 <context_boot_go+0xf2>
    /* Iterate over all the images. At this point all required update operations
     * have finished. By the end of the loop each image in the primary slot will
     * have been re-validated.
     */
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
        if (BOOT_SWAP_TYPE(state) != BOOT_SWAP_TYPE_NONE) {
    26be:	2b01      	cmp	r3, #1
    26c0:	d13b      	bne.n	273a <context_boot_go+0x106>
#else
        /* Even if we're not re-validating the primary slot, we could be booting
         * onto an empty flash chip. At least do a basic sanity check that
         * the magic number on the image is OK.
         */
        if (BOOT_IMG(state, BOOT_PRIMARY_SLOT).hdr.ih_magic != IMAGE_MAGIC) {
    26c2:	6822      	ldr	r2, [r4, #0]
    26c4:	4b31      	ldr	r3, [pc, #196]	; (278c <context_boot_go+0x158>)
    26c6:	429a      	cmp	r2, r3
    26c8:	d040      	beq.n	274c <context_boot_go+0x118>
            BOOT_LOG_ERR("bad image magic 0x%lx; Image=%u", (unsigned long)
                         &boot_img_hdr(state,BOOT_PRIMARY_SLOT)->ih_magic,
                         BOOT_CURR_IMG(state));
            rc = BOOT_EBADIMAGE;
    26ca:	2503      	movs	r5, #3
out:
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
#if MCUBOOT_SWAP_USING_SCRATCH
        flash_area_close(BOOT_SCRATCH_AREA(state));
#endif
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
    26cc:	2300      	movs	r3, #0
    26ce:	e04d      	b.n	276c <context_boot_go+0x138>
        assert(rc == 0);
    26d0:	f7fd fe06 	bl	2e0 <hal_debugger_connected>
    26d4:	b100      	cbz	r0, 26d8 <context_boot_go+0xa4>
    26d6:	be01      	bkpt	0x0001
    26d8:	2300      	movs	r3, #0
    26da:	461a      	mov	r2, r3
    26dc:	4619      	mov	r1, r3
    26de:	4618      	mov	r0, r3
    26e0:	f7ff fa2e 	bl	1b40 <__assert_func>
        switch (BOOT_SWAP_TYPE(state)) {
    26e4:	2b05      	cmp	r3, #5
    26e6:	d11a      	bne.n	271e <context_boot_go+0xea>
            rc = swap_set_image_ok(BOOT_CURR_IMG(state));
    26e8:	2000      	movs	r0, #0
    26ea:	f000 f951 	bl	2990 <swap_set_image_ok>
            if (rc != 0) {
    26ee:	4605      	mov	r5, r0
    26f0:	2800      	cmp	r0, #0
    26f2:	d0e0      	beq.n	26b6 <context_boot_go+0x82>
                BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
    26f4:	23ff      	movs	r3, #255	; 0xff
    26f6:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    26fa:	e7dc      	b.n	26b6 <context_boot_go+0x82>
            rc = boot_perform_update(state, &bs);
    26fc:	4669      	mov	r1, sp
    26fe:	4620      	mov	r0, r4
    2700:	f7ff fe99 	bl	2436 <boot_perform_update>
            assert(rc == 0);
    2704:	4605      	mov	r5, r0
    2706:	2800      	cmp	r0, #0
    2708:	d0d5      	beq.n	26b6 <context_boot_go+0x82>
    270a:	f7fd fde9 	bl	2e0 <hal_debugger_connected>
    270e:	b100      	cbz	r0, 2712 <context_boot_go+0xde>
    2710:	be01      	bkpt	0x0001
    2712:	2300      	movs	r3, #0
    2714:	461a      	mov	r2, r3
    2716:	4619      	mov	r1, r3
    2718:	4618      	mov	r0, r3
    271a:	f7ff fa11 	bl	1b40 <__assert_func>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
    271e:	23ff      	movs	r3, #255	; 0xff
    2720:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    2724:	e7c7      	b.n	26b6 <context_boot_go+0x82>
            assert(0);
    2726:	f7fd fddb 	bl	2e0 <hal_debugger_connected>
    272a:	b100      	cbz	r0, 272e <context_boot_go+0xfa>
    272c:	be01      	bkpt	0x0001
    272e:	2300      	movs	r3, #0
    2730:	461a      	mov	r2, r3
    2732:	4619      	mov	r1, r3
    2734:	4618      	mov	r0, r3
    2736:	f7ff fa03 	bl	1b40 <__assert_func>
            rc = boot_read_image_headers(state, false, &bs);
    273a:	466a      	mov	r2, sp
    273c:	2100      	movs	r1, #0
    273e:	4620      	mov	r0, r4
    2740:	f7ff fda6 	bl	2290 <boot_read_image_headers>
            if (rc != 0) {
    2744:	4605      	mov	r5, r0
    2746:	2800      	cmp	r0, #0
    2748:	d0bb      	beq.n	26c2 <context_boot_go+0x8e>
    274a:	e7bf      	b.n	26cc <context_boot_go+0x98>
    memset(&bs, 0, sizeof(struct boot_status));
    274c:	2300      	movs	r3, #0
    274e:	9300      	str	r3, [sp, #0]
    2750:	9301      	str	r3, [sp, #4]
    2752:	9302      	str	r3, [sp, #8]
    2754:	9303      	str	r3, [sp, #12]
    rsp->br_flash_dev_id = BOOT_IMG_AREA(state, BOOT_PRIMARY_SLOT)->fa_device_id;
    2756:	6a23      	ldr	r3, [r4, #32]
    2758:	785b      	ldrb	r3, [r3, #1]
    275a:	713b      	strb	r3, [r7, #4]
 * Offset of the slot from the beginning of the flash device.
 */
static inline uint32_t
boot_img_slot_off(struct boot_loader_state *state, size_t slot)
{
    return BOOT_IMG(state, slot).area->fa_off;
    275c:	6a23      	ldr	r3, [r4, #32]
    275e:	685b      	ldr	r3, [r3, #4]
    rsp->br_image_off = boot_img_slot_off(state, BOOT_PRIMARY_SLOT);
    2760:	60bb      	str	r3, [r7, #8]
    rsp->br_hdr = boot_img_hdr(state, BOOT_PRIMARY_SLOT);
    2762:	603c      	str	r4, [r7, #0]
    fih_rc = FIH_SUCCESS;
    2764:	4b0a      	ldr	r3, [pc, #40]	; (2790 <context_boot_go+0x15c>)
    2766:	681e      	ldr	r6, [r3, #0]
    2768:	e7b0      	b.n	26cc <context_boot_go+0x98>
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
    276a:	3301      	adds	r3, #1
    276c:	2b01      	cmp	r3, #1
    276e:	d9fc      	bls.n	276a <context_boot_go+0x136>
            flash_area_close(BOOT_IMG_AREA(state, BOOT_NUM_SLOTS - 1 - slot));
        }
    }

    if (rc) {
    2770:	b905      	cbnz	r5, 2774 <context_boot_go+0x140>
    2772:	4635      	mov	r5, r6
        fih_rc = fih_int_encode(rc);
    }

    FIH_RET(fih_rc);
}
    2774:	4628      	mov	r0, r5
    2776:	b005      	add	sp, #20
    2778:	bdf0      	pop	{r4, r5, r6, r7, pc}
    277a:	bf00      	nop
    277c:	10000134 	.word	0x10000134
    2780:	10000714 	.word	0x10000714
    2784:	10001314 	.word	0x10001314
    2788:	10000d14 	.word	0x10000d14
    278c:	96f3b83d 	.word	0x96f3b83d
    2790:	100002a4 	.word	0x100002a4

00002794 <boot_go>:
 *
 * @return                      FIH_SUCCESS on success; nonzero on failure.
 */
fih_int
boot_go(struct boot_rsp *rsp)
{
    2794:	b508      	push	{r3, lr}
    2796:	4601      	mov	r1, r0

00002798 <FIH_LABEL_FIH_CALL_START_3366>:
    fih_int fih_rc = FIH_FAILURE;
    FIH_CALL(context_boot_go, fih_rc, &boot_data, rsp);
    2798:	4801      	ldr	r0, [pc, #4]	; (27a0 <FIH_LABEL_FIH_CALL_END_3383+0x2>)
    279a:	f7ff ff4b 	bl	2634 <context_boot_go>

0000279e <FIH_LABEL_FIH_CALL_END_3383>:
    FIH_RET(fih_rc);
}
    279e:	bd08      	pop	{r3, pc}
    27a0:	100002a8 	.word	0x100002a8

000027a4 <swap_erase_trailer_sectors>:

#if defined(MCUBOOT_SWAP_USING_SCRATCH) || defined(MCUBOOT_SWAP_USING_MOVE)
int
swap_erase_trailer_sectors(const struct boot_loader_state *state,
                           const struct flash_area *fap)
{
    27a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    27a8:	4606      	mov	r6, r0
    27aa:	460f      	mov	r7, r1
    int rc;

    BOOT_LOG_DBG("erasing trailer; fa_id=%d", fap->fa_id);

    image_index = BOOT_CURR_IMG(state);
    fa_id_primary = flash_area_id_from_multi_image_slot(image_index,
    27ac:	2100      	movs	r1, #0
    27ae:	4608      	mov	r0, r1
    27b0:	f001 f811 	bl	37d6 <flash_area_id_from_multi_image_slot>
    27b4:	4604      	mov	r4, r0
            BOOT_PRIMARY_SLOT);
    fa_id_secondary = flash_area_id_from_multi_image_slot(image_index,
    27b6:	2101      	movs	r1, #1
    27b8:	2000      	movs	r0, #0
    27ba:	f001 f80c 	bl	37d6 <flash_area_id_from_multi_image_slot>
            BOOT_SECONDARY_SLOT);

    if (fap->fa_id == fa_id_primary) {
    27be:	783b      	ldrb	r3, [r7, #0]
    27c0:	42a3      	cmp	r3, r4
    27c2:	d027      	beq.n	2814 <swap_erase_trailer_sectors+0x70>
        slot = BOOT_PRIMARY_SLOT;
    } else if (fap->fa_id == fa_id_secondary) {
    27c4:	4283      	cmp	r3, r0
    27c6:	d131      	bne.n	282c <swap_erase_trailer_sectors+0x88>
        slot = BOOT_SECONDARY_SLOT;
    27c8:	2301      	movs	r3, #1
    } else {
        return BOOT_EFLASH;
    }

    /* delete starting from last sector and moving to beginning */
    sector = boot_img_num_sectors(state, slot) - 1;
    27ca:	4699      	mov	r9, r3
    return BOOT_IMG(state, slot).num_sectors;
    27cc:	222c      	movs	r2, #44	; 0x2c
    27ce:	fb02 6303 	mla	r3, r2, r3, r6
    27d2:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    27d4:	3c01      	subs	r4, #1
    trailer_sz = boot_trailer_sz(BOOT_WRITE_SZ(state));
    27d6:	6eb0      	ldr	r0, [r6, #104]	; 0x68
    27d8:	f000 fcbc 	bl	3154 <boot_trailer_sz>
    27dc:	4680      	mov	r8, r0
    total_sz = 0;
    27de:	2500      	movs	r5, #0

static inline size_t
boot_img_sector_size(const struct boot_loader_state *state,
                     size_t slot, size_t sector)
{
    return BOOT_IMG(state, slot).sectors[sector].fa_size;
    27e0:	232c      	movs	r3, #44	; 0x2c
    27e2:	fb03 6309 	mla	r3, r3, r9, r6
    27e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    27e8:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    27ec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    27f0:	f8d3 a008 	ldr.w	sl, [r3, #8]
 */
static inline uint32_t
boot_img_sector_off(const struct boot_loader_state *state, size_t slot,
                    size_t sector)
{
    return BOOT_IMG(state, slot).sectors[sector].fa_off -
    27f4:	6859      	ldr	r1, [r3, #4]
           BOOT_IMG(state, slot).sectors[0].fa_off;
    27f6:	6853      	ldr	r3, [r2, #4]
    do {
        sz = boot_img_sector_size(state, slot, sector);
        off = boot_img_sector_off(state, slot, sector);
        rc = boot_erase_region(fap, off, sz);
    27f8:	4652      	mov	r2, sl
    27fa:	1ac9      	subs	r1, r1, r3
    27fc:	4638      	mov	r0, r7
    27fe:	f7ff fee9 	bl	25d4 <boot_erase_region>
        assert(rc == 0);
    2802:	4603      	mov	r3, r0
    2804:	b940      	cbnz	r0, 2818 <swap_erase_trailer_sectors+0x74>

        sector--;
    2806:	3c01      	subs	r4, #1
        total_sz += sz;
    2808:	4455      	add	r5, sl
    } while (total_sz < trailer_sz);
    280a:	45a8      	cmp	r8, r5
    280c:	d8e8      	bhi.n	27e0 <swap_erase_trailer_sectors+0x3c>

    return rc;
}
    280e:	4618      	mov	r0, r3
    2810:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        slot = BOOT_PRIMARY_SLOT;
    2814:	2300      	movs	r3, #0
    2816:	e7d8      	b.n	27ca <swap_erase_trailer_sectors+0x26>
        assert(rc == 0);
    2818:	f7fd fd62 	bl	2e0 <hal_debugger_connected>
    281c:	b100      	cbz	r0, 2820 <swap_erase_trailer_sectors+0x7c>
    281e:	be01      	bkpt	0x0001
    2820:	2300      	movs	r3, #0
    2822:	461a      	mov	r2, r3
    2824:	4619      	mov	r1, r3
    2826:	4618      	mov	r0, r3
    2828:	f7ff f98a 	bl	1b40 <__assert_func>
        return BOOT_EFLASH;
    282c:	2301      	movs	r3, #1
    282e:	e7ee      	b.n	280e <swap_erase_trailer_sectors+0x6a>

00002830 <swap_status_init>:

int
swap_status_init(const struct boot_loader_state *state,
                 const struct flash_area *fap,
                 const struct boot_status *bs)
{
    2830:	b530      	push	{r4, r5, lr}
    2832:	b083      	sub	sp, #12
    2834:	460c      	mov	r4, r1
    2836:	4615      	mov	r5, r2

    image_index = BOOT_CURR_IMG(state);

    BOOT_LOG_DBG("initializing status; fa_id=%d", fap->fa_id);

    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SECONDARY(image_index),
    2838:	4669      	mov	r1, sp
    283a:	2002      	movs	r0, #2
    283c:	f000 fdda 	bl	33f4 <boot_read_swap_state_by_id>
            &swap_state);
    assert(rc == 0);
    2840:	b990      	cbnz	r0, 2868 <swap_status_init+0x38>

    if (bs->swap_type != BOOT_SWAP_TYPE_NONE) {
    2842:	79e9      	ldrb	r1, [r5, #7]
    2844:	2901      	cmp	r1, #1
    2846:	d119      	bne.n	287c <swap_status_init+0x4c>
        rc = boot_write_swap_info(fap, bs->swap_type, image_index);
        assert(rc == 0);
    }

    if (swap_state.image_ok == BOOT_FLAG_SET) {
    2848:	f89d 3003 	ldrb.w	r3, [sp, #3]
    284c:	2b01      	cmp	r3, #1
    284e:	d025      	beq.n	289c <swap_status_init+0x6c>
        rc = boot_write_image_ok(fap);
        assert(rc == 0);
    }

    rc = boot_write_swap_size(fap, bs->swap_size);
    2850:	68a9      	ldr	r1, [r5, #8]
    2852:	4620      	mov	r0, r4
    2854:	f000 fcc2 	bl	31dc <boot_write_swap_size>
    assert(rc == 0);
    2858:	bb78      	cbnz	r0, 28ba <swap_status_init+0x8a>

    rc = boot_write_enc_key(fap, 1, bs);
    assert(rc == 0);
#endif

    rc = boot_write_magic(fap);
    285a:	4620      	mov	r0, r4
    285c:	f000 fd26 	bl	32ac <boot_write_magic>
    assert(rc == 0);
    2860:	bba8      	cbnz	r0, 28ce <swap_status_init+0x9e>

    return 0;
}
    2862:	2000      	movs	r0, #0
    2864:	b003      	add	sp, #12
    2866:	bd30      	pop	{r4, r5, pc}
    assert(rc == 0);
    2868:	f7fd fd3a 	bl	2e0 <hal_debugger_connected>
    286c:	b100      	cbz	r0, 2870 <swap_status_init+0x40>
    286e:	be01      	bkpt	0x0001
    2870:	2300      	movs	r3, #0
    2872:	461a      	mov	r2, r3
    2874:	4619      	mov	r1, r3
    2876:	4618      	mov	r0, r3
    2878:	f7ff f962 	bl	1b40 <__assert_func>
        rc = boot_write_swap_info(fap, bs->swap_type, image_index);
    287c:	2200      	movs	r2, #0
    287e:	4620      	mov	r0, r4
    2880:	f000 fdc8 	bl	3414 <boot_write_swap_info>
        assert(rc == 0);
    2884:	2800      	cmp	r0, #0
    2886:	d0df      	beq.n	2848 <swap_status_init+0x18>
    2888:	f7fd fd2a 	bl	2e0 <hal_debugger_connected>
    288c:	b100      	cbz	r0, 2890 <swap_status_init+0x60>
    288e:	be01      	bkpt	0x0001
    2890:	2300      	movs	r3, #0
    2892:	461a      	mov	r2, r3
    2894:	4619      	mov	r1, r3
    2896:	4618      	mov	r0, r3
    2898:	f7ff f952 	bl	1b40 <__assert_func>
        rc = boot_write_image_ok(fap);
    289c:	4620      	mov	r0, r4
    289e:	f000 fd4f 	bl	3340 <boot_write_image_ok>
        assert(rc == 0);
    28a2:	2800      	cmp	r0, #0
    28a4:	d0d4      	beq.n	2850 <swap_status_init+0x20>
    28a6:	f7fd fd1b 	bl	2e0 <hal_debugger_connected>
    28aa:	b100      	cbz	r0, 28ae <swap_status_init+0x7e>
    28ac:	be01      	bkpt	0x0001
    28ae:	2300      	movs	r3, #0
    28b0:	461a      	mov	r2, r3
    28b2:	4619      	mov	r1, r3
    28b4:	4618      	mov	r0, r3
    28b6:	f7ff f943 	bl	1b40 <__assert_func>
    assert(rc == 0);
    28ba:	f7fd fd11 	bl	2e0 <hal_debugger_connected>
    28be:	b100      	cbz	r0, 28c2 <swap_status_init+0x92>
    28c0:	be01      	bkpt	0x0001
    28c2:	2300      	movs	r3, #0
    28c4:	461a      	mov	r2, r3
    28c6:	4619      	mov	r1, r3
    28c8:	4618      	mov	r0, r3
    28ca:	f7ff f939 	bl	1b40 <__assert_func>
    assert(rc == 0);
    28ce:	f7fd fd07 	bl	2e0 <hal_debugger_connected>
    28d2:	b100      	cbz	r0, 28d6 <swap_status_init+0xa6>
    28d4:	be01      	bkpt	0x0001
    28d6:	2300      	movs	r3, #0
    28d8:	461a      	mov	r2, r3
    28da:	4619      	mov	r1, r3
    28dc:	4618      	mov	r0, r3
    28de:	f7ff f92f 	bl	1b40 <__assert_func>

000028e2 <swap_read_status>:

int
swap_read_status(struct boot_loader_state *state, struct boot_status *bs)
{
    28e2:	b570      	push	{r4, r5, r6, lr}
    28e4:	b082      	sub	sp, #8
    28e6:	4605      	mov	r5, r0
    28e8:	460e      	mov	r6, r1
    uint32_t off;
    uint8_t swap_info;
    int area_id;
    int rc;

    bs->source = swap_status_source(state);
    28ea:	f000 fb6f 	bl	2fcc <swap_status_source>
    28ee:	60f0      	str	r0, [r6, #12]
    switch (bs->source) {
    28f0:	2801      	cmp	r0, #1
    28f2:	d00d      	beq.n	2910 <swap_read_status+0x2e>
    28f4:	4604      	mov	r4, r0
    28f6:	2802      	cmp	r0, #2
    28f8:	d00c      	beq.n	2914 <swap_read_status+0x32>
    28fa:	b188      	cbz	r0, 2920 <swap_read_status+0x3e>
    case BOOT_STATUS_SOURCE_PRIMARY_SLOT:
        area_id = FLASH_AREA_IMAGE_PRIMARY(BOOT_CURR_IMG(state));
        break;

    default:
        assert(0);
    28fc:	f7fd fcf0 	bl	2e0 <hal_debugger_connected>
    2900:	b100      	cbz	r0, 2904 <swap_read_status+0x22>
    2902:	be01      	bkpt	0x0001
    2904:	2300      	movs	r3, #0
    2906:	461a      	mov	r2, r3
    2908:	4619      	mov	r1, r3
    290a:	4618      	mov	r0, r3
    290c:	f7ff f918 	bl	1b40 <__assert_func>
    switch (bs->source) {
    2910:	2003      	movs	r0, #3
    2912:	e000      	b.n	2916 <swap_read_status+0x34>
        area_id = FLASH_AREA_IMAGE_PRIMARY(BOOT_CURR_IMG(state));
    2914:	2001      	movs	r0, #1
        return BOOT_EBADARGS;
    }

    rc = flash_area_open(area_id, &fap);
    2916:	a901      	add	r1, sp, #4
    2918:	f7ff fa8c 	bl	1e34 <flash_area_open>
    if (rc != 0) {
    291c:	b118      	cbz	r0, 2926 <swap_read_status+0x44>
        return BOOT_EFLASH;
    291e:	2401      	movs	r4, #1
    }

    flash_area_close(fap);

    return rc;
}
    2920:	4620      	mov	r0, r4
    2922:	b002      	add	sp, #8
    2924:	bd70      	pop	{r4, r5, r6, pc}
    rc = swap_read_status_bytes(fap, state, bs);
    2926:	4632      	mov	r2, r6
    2928:	4629      	mov	r1, r5
    292a:	9801      	ldr	r0, [sp, #4]
    292c:	f000 fa72 	bl	2e14 <swap_read_status_bytes>
    if (rc == 0) {
    2930:	4604      	mov	r4, r0
    2932:	2800      	cmp	r0, #0
    2934:	d1f4      	bne.n	2920 <swap_read_status+0x3e>
        off = boot_swap_info_off(fap);
    2936:	9801      	ldr	r0, [sp, #4]
    2938:	f000 fc72 	bl	3220 <boot_swap_info_off>
    293c:	4601      	mov	r1, r0
        rc = flash_area_read(fap, off, &swap_info, sizeof swap_info);
    293e:	2301      	movs	r3, #1
    2940:	f10d 0203 	add.w	r2, sp, #3
    2944:	9801      	ldr	r0, [sp, #4]
    2946:	f7ff facd 	bl	1ee4 <flash_area_read>
        if (rc != 0) {
    294a:	4604      	mov	r4, r0
    294c:	b108      	cbz	r0, 2952 <swap_read_status+0x70>
            return BOOT_EFLASH;
    294e:	2401      	movs	r4, #1
    2950:	e7e6      	b.n	2920 <swap_read_status+0x3e>
        if (bootutil_buffer_is_erased(fap, &swap_info, sizeof swap_info)) {
    2952:	2201      	movs	r2, #1
    2954:	f10d 0103 	add.w	r1, sp, #3
    2958:	9801      	ldr	r0, [sp, #4]
    295a:	f000 fc73 	bl	3244 <bootutil_buffer_is_erased>
    295e:	b110      	cbz	r0, 2966 <swap_read_status+0x84>
            BOOT_SET_SWAP_INFO(swap_info, 0, BOOT_SWAP_TYPE_NONE);
    2960:	2301      	movs	r3, #1
    2962:	f88d 3003 	strb.w	r3, [sp, #3]
        bs->swap_type = BOOT_GET_SWAP_TYPE(swap_info);
    2966:	f89d 3003 	ldrb.w	r3, [sp, #3]
    296a:	f003 030f 	and.w	r3, r3, #15
    296e:	71f3      	strb	r3, [r6, #7]
    2970:	e7d6      	b.n	2920 <swap_read_status+0x3e>

00002972 <swap_set_copy_done>:

int
swap_set_copy_done(uint8_t image_index)
{
    2972:	b500      	push	{lr}
    2974:	b083      	sub	sp, #12
    const struct flash_area *fap;
    int rc;

    rc = flash_area_open(FLASH_AREA_IMAGE_PRIMARY(image_index),
    2976:	a901      	add	r1, sp, #4
    2978:	2001      	movs	r0, #1
    297a:	f7ff fa5b 	bl	1e34 <flash_area_open>
            &fap);
    if (rc != 0) {
    297e:	b118      	cbz	r0, 2988 <swap_set_copy_done+0x16>
        return BOOT_EFLASH;
    2980:	2001      	movs	r0, #1
    }

    rc = boot_write_copy_done(fap);
    flash_area_close(fap);
    return rc;
}
    2982:	b003      	add	sp, #12
    2984:	f85d fb04 	ldr.w	pc, [sp], #4
    rc = boot_write_copy_done(fap);
    2988:	9801      	ldr	r0, [sp, #4]
    298a:	f000 fc20 	bl	31ce <boot_write_copy_done>
    return rc;
    298e:	e7f8      	b.n	2982 <swap_set_copy_done+0x10>

00002990 <swap_set_image_ok>:

int
swap_set_image_ok(uint8_t image_index)
{
    2990:	b500      	push	{lr}
    2992:	b085      	sub	sp, #20
    const struct flash_area *fap;
    struct boot_swap_state state;
    int rc;

    rc = flash_area_open(FLASH_AREA_IMAGE_PRIMARY(image_index),
    2994:	a903      	add	r1, sp, #12
    2996:	2001      	movs	r0, #1
    2998:	f7ff fa4c 	bl	1e34 <flash_area_open>
            &fap);
    if (rc != 0) {
    299c:	b118      	cbz	r0, 29a6 <swap_set_image_ok+0x16>
        return BOOT_EFLASH;
    299e:	2001      	movs	r0, #1
    }

out:
    flash_area_close(fap);
    return rc;
}
    29a0:	b005      	add	sp, #20
    29a2:	f85d fb04 	ldr.w	pc, [sp], #4
    rc = boot_read_swap_state(fap, &state);
    29a6:	a901      	add	r1, sp, #4
    29a8:	9803      	ldr	r0, [sp, #12]
    29aa:	f000 fcd6 	bl	335a <boot_read_swap_state>
    if (rc != 0) {
    29ae:	b938      	cbnz	r0, 29c0 <swap_set_image_ok+0x30>
    if (state.image_ok == BOOT_FLAG_UNSET) {
    29b0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    29b4:	2b03      	cmp	r3, #3
    29b6:	d1f3      	bne.n	29a0 <swap_set_image_ok+0x10>
        rc = boot_write_image_ok(fap);
    29b8:	9803      	ldr	r0, [sp, #12]
    29ba:	f000 fcc1 	bl	3340 <boot_write_image_ok>
    29be:	e7ef      	b.n	29a0 <swap_set_image_ok+0x10>
        rc = BOOT_EFLASH;
    29c0:	2001      	movs	r0, #1
    29c2:	e7ed      	b.n	29a0 <swap_set_image_ok+0x10>

000029c4 <boot_copy_sz>:
 *                                  [first-sector, last-sector] range.
 */
static uint32_t
boot_copy_sz(const struct boot_loader_state *state, int last_sector_idx,
             int *out_first_sector_idx)
{
    29c4:	b470      	push	{r4, r5, r6}
    29c6:	4605      	mov	r5, r0
#if MCUBOOT_SWAP_USING_SCRATCH
#define BOOT_SCRATCH_AREA(state) ((state)->scratch.area)

static inline size_t boot_scratch_area_size(const struct boot_loader_state *state)
{
    return BOOT_SCRATCH_AREA(state)->fa_size;
    29c8:	6d83      	ldr	r3, [r0, #88]	; 0x58
    29ca:	689e      	ldr	r6, [r3, #8]
    size_t scratch_sz;
    uint32_t new_sz;
    uint32_t sz;
    int i;

    sz = 0;
    29cc:	2000      	movs	r0, #0

    scratch_sz = boot_scratch_area_size(state);
    for (i = last_sector_idx; i >= 0; i--) {
    29ce:	2900      	cmp	r1, #0
    29d0:	db0b      	blt.n	29ea <boot_copy_sz+0x26>
    return BOOT_IMG(state, slot).sectors[sector].fa_size;
    29d2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    29d4:	eb01 0441 	add.w	r4, r1, r1, lsl #1
    29d8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    29dc:	689b      	ldr	r3, [r3, #8]
        new_sz = sz + boot_img_sector_size(state, BOOT_PRIMARY_SLOT, i);
    29de:	4403      	add	r3, r0
        /*
         * The secondary slot is not being checked here, because
         * `boot_slots_compatible` already provides assurance that the copy size
         * will be compatible with the primary slot and scratch.
         */
        if (new_sz > scratch_sz) {
    29e0:	429e      	cmp	r6, r3
    29e2:	d302      	bcc.n	29ea <boot_copy_sz+0x26>
    for (i = last_sector_idx; i >= 0; i--) {
    29e4:	3901      	subs	r1, #1
            break;
        }
        sz = new_sz;
    29e6:	4618      	mov	r0, r3
    29e8:	e7f1      	b.n	29ce <boot_copy_sz+0xa>
    }

    /* i currently refers to a sector that doesn't fit or it is -1 because all
     * sectors have been processed.  In both cases, exclude sector i.
     */
    *out_first_sector_idx = i + 1;
    29ea:	3101      	adds	r1, #1
    29ec:	6011      	str	r1, [r2, #0]
    return sz;
}
    29ee:	bc70      	pop	{r4, r5, r6}
    29f0:	4770      	bx	lr

000029f2 <boot_swap_sectors>:
 * @return                      0 on success; nonzero on failure.
 */
static void
boot_swap_sectors(int idx, uint32_t sz, struct boot_loader_state *state,
        struct boot_status *bs)
{
    29f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    29f6:	b088      	sub	sp, #32
    29f8:	460e      	mov	r6, r1
    29fa:	4615      	mov	r5, r2
    29fc:	461c      	mov	r4, r3
    return BOOT_IMG(state, slot).sectors[sector].fa_off -
    29fe:	6a53      	ldr	r3, [r2, #36]	; 0x24
    2a00:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    2a04:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    2a08:	6847      	ldr	r7, [r0, #4]
           BOOT_IMG(state, slot).sectors[0].fa_off;
    2a0a:	685b      	ldr	r3, [r3, #4]
    return BOOT_IMG(state, slot).sectors[sector].fa_off -
    2a0c:	1aff      	subs	r7, r7, r3

    /* Calculate offset from start of image area. */
    img_off = boot_img_sector_off(state, BOOT_PRIMARY_SLOT, idx);

    copy_sz = sz;
    trailer_sz = boot_trailer_sz(BOOT_WRITE_SZ(state));
    2a0e:	6e90      	ldr	r0, [r2, #104]	; 0x68
    2a10:	f000 fba0 	bl	3154 <boot_trailer_sz>
    return BOOT_IMG(state, slot).num_sectors;
    2a14:	6aab      	ldr	r3, [r5, #40]	; 0x28
     * copying it, we need to use scratch to write the trailer temporarily.
     *
     * NOTE: `use_scratch` is a temporary flag (never written to flash) which
     * controls if special handling is needed (swapping last sector).
     */
    last_sector = boot_img_num_sectors(state, BOOT_PRIMARY_SLOT) - 1;
    2a16:	3b01      	subs	r3, #1
    if ((img_off + sz) >
    2a18:	19f1      	adds	r1, r6, r7
    return BOOT_IMG(state, slot).sectors[sector].fa_off -
    2a1a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    2a1c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    2a20:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    2a24:	685b      	ldr	r3, [r3, #4]
           BOOT_IMG(state, slot).sectors[0].fa_off;
    2a26:	6852      	ldr	r2, [r2, #4]
    return BOOT_IMG(state, slot).sectors[sector].fa_off -
    2a28:	1a9b      	subs	r3, r3, r2
    2a2a:	4299      	cmp	r1, r3
    2a2c:	d923      	bls.n	2a76 <boot_swap_sectors+0x84>
        boot_img_sector_off(state, BOOT_PRIMARY_SLOT, last_sector)) {
        copy_sz -= trailer_sz;
    2a2e:	eba6 0800 	sub.w	r8, r6, r0
    }

    bs->use_scratch = (bs->idx == BOOT_STATUS_IDX_0 && copy_sz != sz);
    2a32:	6823      	ldr	r3, [r4, #0]
    2a34:	2b01      	cmp	r3, #1
    2a36:	d020      	beq.n	2a7a <boot_swap_sectors+0x88>
    2a38:	2300      	movs	r3, #0
    2a3a:	71a3      	strb	r3, [r4, #6]

    image_index = BOOT_CURR_IMG(state);

    rc = flash_area_open(FLASH_AREA_IMAGE_PRIMARY(image_index),
    2a3c:	a907      	add	r1, sp, #28
    2a3e:	2001      	movs	r0, #1
    2a40:	f7ff f9f8 	bl	1e34 <flash_area_open>
            &fap_primary_slot);
    assert (rc == 0);
    2a44:	b9f8      	cbnz	r0, 2a86 <boot_swap_sectors+0x94>

    rc = flash_area_open(FLASH_AREA_IMAGE_SECONDARY(image_index),
    2a46:	a906      	add	r1, sp, #24
    2a48:	2002      	movs	r0, #2
    2a4a:	f7ff f9f3 	bl	1e34 <flash_area_open>
            &fap_secondary_slot);
    assert (rc == 0);
    2a4e:	bb20      	cbnz	r0, 2a9a <boot_swap_sectors+0xa8>

    rc = flash_area_open(FLASH_AREA_IMAGE_SCRATCH, &fap_scratch);
    2a50:	a905      	add	r1, sp, #20
    2a52:	2003      	movs	r0, #3
    2a54:	f7ff f9ee 	bl	1e34 <flash_area_open>
    assert (rc == 0);
    2a58:	bb48      	cbnz	r0, 2aae <boot_swap_sectors+0xbc>

    if (bs->state == BOOT_STATUS_STATE_0) {
    2a5a:	7923      	ldrb	r3, [r4, #4]
    2a5c:	2b01      	cmp	r3, #1
    2a5e:	d030      	beq.n	2ac2 <boot_swap_sectors+0xd0>
        rc = boot_write_status(state, bs);
        bs->state = BOOT_STATUS_STATE_1;
        BOOT_STATUS_ASSERT(rc == 0);
    }

    if (bs->state == BOOT_STATUS_STATE_1) {
    2a60:	7923      	ldrb	r3, [r4, #4]
    2a62:	2b02      	cmp	r3, #2
    2a64:	f000 80ab 	beq.w	2bbe <boot_swap_sectors+0x1cc>
        rc = boot_write_status(state, bs);
        bs->state = BOOT_STATUS_STATE_2;
        BOOT_STATUS_ASSERT(rc == 0);
    }

    if (bs->state == BOOT_STATUS_STATE_2) {
    2a68:	7923      	ldrb	r3, [r4, #4]
    2a6a:	2b03      	cmp	r3, #3
    2a6c:	f000 80f3 	beq.w	2c56 <boot_swap_sectors+0x264>
    }

    flash_area_close(fap_primary_slot);
    flash_area_close(fap_secondary_slot);
    flash_area_close(fap_scratch);
}
    2a70:	b008      	add	sp, #32
    2a72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    copy_sz = sz;
    2a76:	46b0      	mov	r8, r6
    2a78:	e7db      	b.n	2a32 <boot_swap_sectors+0x40>
    bs->use_scratch = (bs->idx == BOOT_STATUS_IDX_0 && copy_sz != sz);
    2a7a:	45b0      	cmp	r8, r6
    2a7c:	d001      	beq.n	2a82 <boot_swap_sectors+0x90>
    2a7e:	2301      	movs	r3, #1
    2a80:	e7db      	b.n	2a3a <boot_swap_sectors+0x48>
    2a82:	2300      	movs	r3, #0
    2a84:	e7d9      	b.n	2a3a <boot_swap_sectors+0x48>
    assert (rc == 0);
    2a86:	f7fd fc2b 	bl	2e0 <hal_debugger_connected>
    2a8a:	b100      	cbz	r0, 2a8e <boot_swap_sectors+0x9c>
    2a8c:	be01      	bkpt	0x0001
    2a8e:	2300      	movs	r3, #0
    2a90:	461a      	mov	r2, r3
    2a92:	4619      	mov	r1, r3
    2a94:	4618      	mov	r0, r3
    2a96:	f7ff f853 	bl	1b40 <__assert_func>
    assert (rc == 0);
    2a9a:	f7fd fc21 	bl	2e0 <hal_debugger_connected>
    2a9e:	b100      	cbz	r0, 2aa2 <boot_swap_sectors+0xb0>
    2aa0:	be01      	bkpt	0x0001
    2aa2:	2300      	movs	r3, #0
    2aa4:	461a      	mov	r2, r3
    2aa6:	4619      	mov	r1, r3
    2aa8:	4618      	mov	r0, r3
    2aaa:	f7ff f849 	bl	1b40 <__assert_func>
    assert (rc == 0);
    2aae:	f7fd fc17 	bl	2e0 <hal_debugger_connected>
    2ab2:	b100      	cbz	r0, 2ab6 <boot_swap_sectors+0xc4>
    2ab4:	be01      	bkpt	0x0001
    2ab6:	2300      	movs	r3, #0
    2ab8:	461a      	mov	r2, r3
    2aba:	4619      	mov	r1, r3
    2abc:	4618      	mov	r0, r3
    2abe:	f7ff f83f 	bl	1b40 <__assert_func>
        rc = boot_erase_region(fap_scratch, 0, fap_scratch->fa_size);
    2ac2:	9805      	ldr	r0, [sp, #20]
    2ac4:	6882      	ldr	r2, [r0, #8]
    2ac6:	2100      	movs	r1, #0
    2ac8:	f7ff fd84 	bl	25d4 <boot_erase_region>
        assert(rc == 0);
    2acc:	bb00      	cbnz	r0, 2b10 <boot_swap_sectors+0x11e>
        if (bs->idx == BOOT_STATUS_IDX_0) {
    2ace:	6823      	ldr	r3, [r4, #0]
    2ad0:	2b01      	cmp	r3, #1
    2ad2:	d027      	beq.n	2b24 <boot_swap_sectors+0x132>
        rc = boot_copy_region(state, fap_secondary_slot, fap_scratch,
    2ad4:	f8cd 8004 	str.w	r8, [sp, #4]
    2ad8:	2300      	movs	r3, #0
    2ada:	9300      	str	r3, [sp, #0]
    2adc:	463b      	mov	r3, r7
    2ade:	9a05      	ldr	r2, [sp, #20]
    2ae0:	9906      	ldr	r1, [sp, #24]
    2ae2:	4628      	mov	r0, r5
    2ae4:	f7ff fd7a 	bl	25dc <boot_copy_region>
        assert(rc == 0);
    2ae8:	2800      	cmp	r0, #0
    2aea:	d15e      	bne.n	2baa <boot_swap_sectors+0x1b8>
        rc = boot_write_status(state, bs);
    2aec:	4621      	mov	r1, r4
    2aee:	4628      	mov	r0, r5
    2af0:	f7ff fd3e 	bl	2570 <boot_write_status>
        bs->state = BOOT_STATUS_STATE_1;
    2af4:	2302      	movs	r3, #2
    2af6:	7123      	strb	r3, [r4, #4]
        BOOT_STATUS_ASSERT(rc == 0);
    2af8:	2800      	cmp	r0, #0
    2afa:	d0b1      	beq.n	2a60 <boot_swap_sectors+0x6e>
    2afc:	f7fd fbf0 	bl	2e0 <hal_debugger_connected>
    2b00:	b100      	cbz	r0, 2b04 <boot_swap_sectors+0x112>
    2b02:	be01      	bkpt	0x0001
    2b04:	2300      	movs	r3, #0
    2b06:	461a      	mov	r2, r3
    2b08:	4619      	mov	r1, r3
    2b0a:	4618      	mov	r0, r3
    2b0c:	f7ff f818 	bl	1b40 <__assert_func>
        assert(rc == 0);
    2b10:	f7fd fbe6 	bl	2e0 <hal_debugger_connected>
    2b14:	b100      	cbz	r0, 2b18 <boot_swap_sectors+0x126>
    2b16:	be01      	bkpt	0x0001
    2b18:	2300      	movs	r3, #0
    2b1a:	461a      	mov	r2, r3
    2b1c:	4619      	mov	r1, r3
    2b1e:	4618      	mov	r0, r3
    2b20:	f7ff f80e 	bl	1b40 <__assert_func>
            rc = swap_status_init(state, fap_scratch, bs);
    2b24:	4622      	mov	r2, r4
    2b26:	9905      	ldr	r1, [sp, #20]
    2b28:	4628      	mov	r0, r5
    2b2a:	f7ff fe81 	bl	2830 <swap_status_init>
            assert(rc == 0);
    2b2e:	b9f0      	cbnz	r0, 2b6e <boot_swap_sectors+0x17c>
            if (!bs->use_scratch) {
    2b30:	79a3      	ldrb	r3, [r4, #6]
    2b32:	2b00      	cmp	r3, #0
    2b34:	d1ce      	bne.n	2ad4 <boot_swap_sectors+0xe2>
                rc = swap_erase_trailer_sectors(state, fap_primary_slot);
    2b36:	9907      	ldr	r1, [sp, #28]
    2b38:	4628      	mov	r0, r5
    2b3a:	f7ff fe33 	bl	27a4 <swap_erase_trailer_sectors>
                assert(rc == 0);
    2b3e:	bb00      	cbnz	r0, 2b82 <boot_swap_sectors+0x190>
                rc = swap_status_init(state, fap_primary_slot, bs);
    2b40:	4622      	mov	r2, r4
    2b42:	9907      	ldr	r1, [sp, #28]
    2b44:	4628      	mov	r0, r5
    2b46:	f7ff fe73 	bl	2830 <swap_status_init>
                assert(rc == 0);
    2b4a:	bb20      	cbnz	r0, 2b96 <boot_swap_sectors+0x1a4>
                rc = boot_erase_region(fap_scratch, 0, fap_scratch->fa_size);
    2b4c:	9805      	ldr	r0, [sp, #20]
    2b4e:	6882      	ldr	r2, [r0, #8]
    2b50:	2100      	movs	r1, #0
    2b52:	f7ff fd3f 	bl	25d4 <boot_erase_region>
                assert(rc == 0);
    2b56:	2800      	cmp	r0, #0
    2b58:	d0bc      	beq.n	2ad4 <boot_swap_sectors+0xe2>
    2b5a:	f7fd fbc1 	bl	2e0 <hal_debugger_connected>
    2b5e:	b100      	cbz	r0, 2b62 <boot_swap_sectors+0x170>
    2b60:	be01      	bkpt	0x0001
    2b62:	2300      	movs	r3, #0
    2b64:	461a      	mov	r2, r3
    2b66:	4619      	mov	r1, r3
    2b68:	4618      	mov	r0, r3
    2b6a:	f7fe ffe9 	bl	1b40 <__assert_func>
            assert(rc == 0);
    2b6e:	f7fd fbb7 	bl	2e0 <hal_debugger_connected>
    2b72:	b100      	cbz	r0, 2b76 <boot_swap_sectors+0x184>
    2b74:	be01      	bkpt	0x0001
    2b76:	2300      	movs	r3, #0
    2b78:	461a      	mov	r2, r3
    2b7a:	4619      	mov	r1, r3
    2b7c:	4618      	mov	r0, r3
    2b7e:	f7fe ffdf 	bl	1b40 <__assert_func>
                assert(rc == 0);
    2b82:	f7fd fbad 	bl	2e0 <hal_debugger_connected>
    2b86:	b100      	cbz	r0, 2b8a <boot_swap_sectors+0x198>
    2b88:	be01      	bkpt	0x0001
    2b8a:	2300      	movs	r3, #0
    2b8c:	461a      	mov	r2, r3
    2b8e:	4619      	mov	r1, r3
    2b90:	4618      	mov	r0, r3
    2b92:	f7fe ffd5 	bl	1b40 <__assert_func>
                assert(rc == 0);
    2b96:	f7fd fba3 	bl	2e0 <hal_debugger_connected>
    2b9a:	b100      	cbz	r0, 2b9e <boot_swap_sectors+0x1ac>
    2b9c:	be01      	bkpt	0x0001
    2b9e:	2300      	movs	r3, #0
    2ba0:	461a      	mov	r2, r3
    2ba2:	4619      	mov	r1, r3
    2ba4:	4618      	mov	r0, r3
    2ba6:	f7fe ffcb 	bl	1b40 <__assert_func>
        assert(rc == 0);
    2baa:	f7fd fb99 	bl	2e0 <hal_debugger_connected>
    2bae:	b100      	cbz	r0, 2bb2 <boot_swap_sectors+0x1c0>
    2bb0:	be01      	bkpt	0x0001
    2bb2:	2300      	movs	r3, #0
    2bb4:	461a      	mov	r2, r3
    2bb6:	4619      	mov	r1, r3
    2bb8:	4618      	mov	r0, r3
    2bba:	f7fe ffc1 	bl	1b40 <__assert_func>
        rc = boot_erase_region(fap_secondary_slot, img_off, sz);
    2bbe:	4632      	mov	r2, r6
    2bc0:	4639      	mov	r1, r7
    2bc2:	9806      	ldr	r0, [sp, #24]
    2bc4:	f7ff fd06 	bl	25d4 <boot_erase_region>
        assert(rc == 0);
    2bc8:	bb08      	cbnz	r0, 2c0e <boot_swap_sectors+0x21c>
        rc = boot_copy_region(state, fap_primary_slot, fap_secondary_slot,
    2bca:	f8cd 8004 	str.w	r8, [sp, #4]
    2bce:	9700      	str	r7, [sp, #0]
    2bd0:	463b      	mov	r3, r7
    2bd2:	9a06      	ldr	r2, [sp, #24]
    2bd4:	9907      	ldr	r1, [sp, #28]
    2bd6:	4628      	mov	r0, r5
    2bd8:	f7ff fd00 	bl	25dc <boot_copy_region>
        assert(rc == 0);
    2bdc:	bb08      	cbnz	r0, 2c22 <boot_swap_sectors+0x230>
        if (bs->idx == BOOT_STATUS_IDX_0 && !bs->use_scratch) {
    2bde:	6823      	ldr	r3, [r4, #0]
    2be0:	2b01      	cmp	r3, #1
    2be2:	d101      	bne.n	2be8 <boot_swap_sectors+0x1f6>
    2be4:	79a3      	ldrb	r3, [r4, #6]
    2be6:	b333      	cbz	r3, 2c36 <boot_swap_sectors+0x244>
        rc = boot_write_status(state, bs);
    2be8:	4621      	mov	r1, r4
    2bea:	4628      	mov	r0, r5
    2bec:	f7ff fcc0 	bl	2570 <boot_write_status>
        bs->state = BOOT_STATUS_STATE_2;
    2bf0:	2303      	movs	r3, #3
    2bf2:	7123      	strb	r3, [r4, #4]
        BOOT_STATUS_ASSERT(rc == 0);
    2bf4:	2800      	cmp	r0, #0
    2bf6:	f43f af37 	beq.w	2a68 <boot_swap_sectors+0x76>
    2bfa:	f7fd fb71 	bl	2e0 <hal_debugger_connected>
    2bfe:	b100      	cbz	r0, 2c02 <boot_swap_sectors+0x210>
    2c00:	be01      	bkpt	0x0001
    2c02:	2300      	movs	r3, #0
    2c04:	461a      	mov	r2, r3
    2c06:	4619      	mov	r1, r3
    2c08:	4618      	mov	r0, r3
    2c0a:	f7fe ff99 	bl	1b40 <__assert_func>
        assert(rc == 0);
    2c0e:	f7fd fb67 	bl	2e0 <hal_debugger_connected>
    2c12:	b100      	cbz	r0, 2c16 <boot_swap_sectors+0x224>
    2c14:	be01      	bkpt	0x0001
    2c16:	2300      	movs	r3, #0
    2c18:	461a      	mov	r2, r3
    2c1a:	4619      	mov	r1, r3
    2c1c:	4618      	mov	r0, r3
    2c1e:	f7fe ff8f 	bl	1b40 <__assert_func>
        assert(rc == 0);
    2c22:	f7fd fb5d 	bl	2e0 <hal_debugger_connected>
    2c26:	b100      	cbz	r0, 2c2a <boot_swap_sectors+0x238>
    2c28:	be01      	bkpt	0x0001
    2c2a:	2300      	movs	r3, #0
    2c2c:	461a      	mov	r2, r3
    2c2e:	4619      	mov	r1, r3
    2c30:	4618      	mov	r0, r3
    2c32:	f7fe ff85 	bl	1b40 <__assert_func>
            rc = swap_erase_trailer_sectors(state, fap_secondary_slot);
    2c36:	9906      	ldr	r1, [sp, #24]
    2c38:	4628      	mov	r0, r5
    2c3a:	f7ff fdb3 	bl	27a4 <swap_erase_trailer_sectors>
            assert(rc == 0);
    2c3e:	2800      	cmp	r0, #0
    2c40:	d0d2      	beq.n	2be8 <boot_swap_sectors+0x1f6>
    2c42:	f7fd fb4d 	bl	2e0 <hal_debugger_connected>
    2c46:	b100      	cbz	r0, 2c4a <boot_swap_sectors+0x258>
    2c48:	be01      	bkpt	0x0001
    2c4a:	2300      	movs	r3, #0
    2c4c:	461a      	mov	r2, r3
    2c4e:	4619      	mov	r1, r3
    2c50:	4618      	mov	r0, r3
    2c52:	f7fe ff75 	bl	1b40 <__assert_func>
        rc = boot_erase_region(fap_primary_slot, img_off, sz);
    2c56:	4632      	mov	r2, r6
    2c58:	4639      	mov	r1, r7
    2c5a:	9807      	ldr	r0, [sp, #28]
    2c5c:	f7ff fcba 	bl	25d4 <boot_erase_region>
        assert(rc == 0);
    2c60:	2800      	cmp	r0, #0
    2c62:	d15f      	bne.n	2d24 <boot_swap_sectors+0x332>
        rc = boot_copy_region(state, fap_scratch, fap_primary_slot,
    2c64:	f8cd 8004 	str.w	r8, [sp, #4]
    2c68:	9700      	str	r7, [sp, #0]
    2c6a:	2300      	movs	r3, #0
    2c6c:	9a07      	ldr	r2, [sp, #28]
    2c6e:	9905      	ldr	r1, [sp, #20]
    2c70:	4628      	mov	r0, r5
    2c72:	f7ff fcb3 	bl	25dc <boot_copy_region>
        assert(rc == 0);
    2c76:	2800      	cmp	r0, #0
    2c78:	d15e      	bne.n	2d38 <boot_swap_sectors+0x346>
        if (bs->use_scratch) {
    2c7a:	79a3      	ldrb	r3, [r4, #6]
    2c7c:	2b00      	cmp	r3, #0
    2c7e:	d02e      	beq.n	2cde <boot_swap_sectors+0x2ec>
            scratch_trailer_off = boot_status_off(fap_scratch);
    2c80:	9805      	ldr	r0, [sp, #20]
    2c82:	f000 fa7b 	bl	317c <boot_status_off>
    2c86:	4603      	mov	r3, r0
                        (BOOT_STATUS_STATE_COUNT - 1) * BOOT_WRITE_SZ(state));
    2c88:	6eaa      	ldr	r2, [r5, #104]	; 0x68
            rc = boot_copy_region(state, fap_scratch, fap_primary_slot,
    2c8a:	0052      	lsls	r2, r2, #1
    2c8c:	9201      	str	r2, [sp, #4]
    2c8e:	4447      	add	r7, r8
    2c90:	9700      	str	r7, [sp, #0]
    2c92:	9a07      	ldr	r2, [sp, #28]
    2c94:	9905      	ldr	r1, [sp, #20]
    2c96:	4628      	mov	r0, r5
    2c98:	f7ff fca0 	bl	25dc <boot_copy_region>
            BOOT_STATUS_ASSERT(rc == 0);
    2c9c:	2800      	cmp	r0, #0
    2c9e:	d155      	bne.n	2d4c <boot_swap_sectors+0x35a>
            rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SCRATCH,
    2ca0:	a903      	add	r1, sp, #12
    2ca2:	2003      	movs	r0, #3
    2ca4:	f000 fba6 	bl	33f4 <boot_read_swap_state_by_id>
            assert(rc == 0);
    2ca8:	2800      	cmp	r0, #0
    2caa:	d159      	bne.n	2d60 <boot_swap_sectors+0x36e>
            if (swap_state.image_ok == BOOT_FLAG_SET) {
    2cac:	f89d 300f 	ldrb.w	r3, [sp, #15]
    2cb0:	2b01      	cmp	r3, #1
    2cb2:	d05f      	beq.n	2d74 <boot_swap_sectors+0x382>
            if (swap_state.swap_type != BOOT_SWAP_TYPE_NONE) {
    2cb4:	f89d 100d 	ldrb.w	r1, [sp, #13]
    2cb8:	2901      	cmp	r1, #1
    2cba:	d005      	beq.n	2cc8 <boot_swap_sectors+0x2d6>
                rc = boot_write_swap_info(fap_primary_slot,
    2cbc:	2200      	movs	r2, #0
    2cbe:	9807      	ldr	r0, [sp, #28]
    2cc0:	f000 fba8 	bl	3414 <boot_write_swap_info>
                assert(rc == 0);
    2cc4:	2800      	cmp	r0, #0
    2cc6:	d164      	bne.n	2d92 <boot_swap_sectors+0x3a0>
            rc = boot_write_swap_size(fap_primary_slot, bs->swap_size);
    2cc8:	68a1      	ldr	r1, [r4, #8]
    2cca:	9807      	ldr	r0, [sp, #28]
    2ccc:	f000 fa86 	bl	31dc <boot_write_swap_size>
            assert(rc == 0);
    2cd0:	2800      	cmp	r0, #0
    2cd2:	d168      	bne.n	2da6 <boot_swap_sectors+0x3b4>
            rc = boot_write_magic(fap_primary_slot);
    2cd4:	9807      	ldr	r0, [sp, #28]
    2cd6:	f000 fae9 	bl	32ac <boot_write_magic>
            assert(rc == 0);
    2cda:	2800      	cmp	r0, #0
    2cdc:	d16d      	bne.n	2dba <boot_swap_sectors+0x3c8>
        erase_scratch = bs->use_scratch;
    2cde:	79a7      	ldrb	r7, [r4, #6]
        bs->use_scratch = 0;
    2ce0:	2300      	movs	r3, #0
    2ce2:	71a3      	strb	r3, [r4, #6]
        rc = boot_write_status(state, bs);
    2ce4:	4621      	mov	r1, r4
    2ce6:	4628      	mov	r0, r5
    2ce8:	f7ff fc42 	bl	2570 <boot_write_status>
        bs->idx++;
    2cec:	6823      	ldr	r3, [r4, #0]
    2cee:	3301      	adds	r3, #1
    2cf0:	6023      	str	r3, [r4, #0]
        bs->state = BOOT_STATUS_STATE_0;
    2cf2:	2301      	movs	r3, #1
    2cf4:	7123      	strb	r3, [r4, #4]
        BOOT_STATUS_ASSERT(rc == 0);
    2cf6:	2800      	cmp	r0, #0
    2cf8:	d169      	bne.n	2dce <boot_swap_sectors+0x3dc>
        if (erase_scratch) {
    2cfa:	2f00      	cmp	r7, #0
    2cfc:	f43f aeb8 	beq.w	2a70 <boot_swap_sectors+0x7e>
            rc = boot_erase_region(fap_scratch, 0, sz);
    2d00:	4632      	mov	r2, r6
    2d02:	2100      	movs	r1, #0
    2d04:	9805      	ldr	r0, [sp, #20]
    2d06:	f7ff fc65 	bl	25d4 <boot_erase_region>
            assert(rc == 0);
    2d0a:	2800      	cmp	r0, #0
    2d0c:	f43f aeb0 	beq.w	2a70 <boot_swap_sectors+0x7e>
    2d10:	f7fd fae6 	bl	2e0 <hal_debugger_connected>
    2d14:	b100      	cbz	r0, 2d18 <boot_swap_sectors+0x326>
    2d16:	be01      	bkpt	0x0001
    2d18:	2300      	movs	r3, #0
    2d1a:	461a      	mov	r2, r3
    2d1c:	4619      	mov	r1, r3
    2d1e:	4618      	mov	r0, r3
    2d20:	f7fe ff0e 	bl	1b40 <__assert_func>
        assert(rc == 0);
    2d24:	f7fd fadc 	bl	2e0 <hal_debugger_connected>
    2d28:	b100      	cbz	r0, 2d2c <boot_swap_sectors+0x33a>
    2d2a:	be01      	bkpt	0x0001
    2d2c:	2300      	movs	r3, #0
    2d2e:	461a      	mov	r2, r3
    2d30:	4619      	mov	r1, r3
    2d32:	4618      	mov	r0, r3
    2d34:	f7fe ff04 	bl	1b40 <__assert_func>
        assert(rc == 0);
    2d38:	f7fd fad2 	bl	2e0 <hal_debugger_connected>
    2d3c:	b100      	cbz	r0, 2d40 <boot_swap_sectors+0x34e>
    2d3e:	be01      	bkpt	0x0001
    2d40:	2300      	movs	r3, #0
    2d42:	461a      	mov	r2, r3
    2d44:	4619      	mov	r1, r3
    2d46:	4618      	mov	r0, r3
    2d48:	f7fe fefa 	bl	1b40 <__assert_func>
            BOOT_STATUS_ASSERT(rc == 0);
    2d4c:	f7fd fac8 	bl	2e0 <hal_debugger_connected>
    2d50:	b100      	cbz	r0, 2d54 <boot_swap_sectors+0x362>
    2d52:	be01      	bkpt	0x0001
    2d54:	2300      	movs	r3, #0
    2d56:	461a      	mov	r2, r3
    2d58:	4619      	mov	r1, r3
    2d5a:	4618      	mov	r0, r3
    2d5c:	f7fe fef0 	bl	1b40 <__assert_func>
            assert(rc == 0);
    2d60:	f7fd fabe 	bl	2e0 <hal_debugger_connected>
    2d64:	b100      	cbz	r0, 2d68 <boot_swap_sectors+0x376>
    2d66:	be01      	bkpt	0x0001
    2d68:	2300      	movs	r3, #0
    2d6a:	461a      	mov	r2, r3
    2d6c:	4619      	mov	r1, r3
    2d6e:	4618      	mov	r0, r3
    2d70:	f7fe fee6 	bl	1b40 <__assert_func>
                rc = boot_write_image_ok(fap_primary_slot);
    2d74:	9807      	ldr	r0, [sp, #28]
    2d76:	f000 fae3 	bl	3340 <boot_write_image_ok>
                assert(rc == 0);
    2d7a:	2800      	cmp	r0, #0
    2d7c:	d09a      	beq.n	2cb4 <boot_swap_sectors+0x2c2>
    2d7e:	f7fd faaf 	bl	2e0 <hal_debugger_connected>
    2d82:	b100      	cbz	r0, 2d86 <boot_swap_sectors+0x394>
    2d84:	be01      	bkpt	0x0001
    2d86:	2300      	movs	r3, #0
    2d88:	461a      	mov	r2, r3
    2d8a:	4619      	mov	r1, r3
    2d8c:	4618      	mov	r0, r3
    2d8e:	f7fe fed7 	bl	1b40 <__assert_func>
                assert(rc == 0);
    2d92:	f7fd faa5 	bl	2e0 <hal_debugger_connected>
    2d96:	b100      	cbz	r0, 2d9a <boot_swap_sectors+0x3a8>
    2d98:	be01      	bkpt	0x0001
    2d9a:	2300      	movs	r3, #0
    2d9c:	461a      	mov	r2, r3
    2d9e:	4619      	mov	r1, r3
    2da0:	4618      	mov	r0, r3
    2da2:	f7fe fecd 	bl	1b40 <__assert_func>
            assert(rc == 0);
    2da6:	f7fd fa9b 	bl	2e0 <hal_debugger_connected>
    2daa:	b100      	cbz	r0, 2dae <boot_swap_sectors+0x3bc>
    2dac:	be01      	bkpt	0x0001
    2dae:	2300      	movs	r3, #0
    2db0:	461a      	mov	r2, r3
    2db2:	4619      	mov	r1, r3
    2db4:	4618      	mov	r0, r3
    2db6:	f7fe fec3 	bl	1b40 <__assert_func>
            assert(rc == 0);
    2dba:	f7fd fa91 	bl	2e0 <hal_debugger_connected>
    2dbe:	b100      	cbz	r0, 2dc2 <boot_swap_sectors+0x3d0>
    2dc0:	be01      	bkpt	0x0001
    2dc2:	2300      	movs	r3, #0
    2dc4:	461a      	mov	r2, r3
    2dc6:	4619      	mov	r1, r3
    2dc8:	4618      	mov	r0, r3
    2dca:	f7fe feb9 	bl	1b40 <__assert_func>
        BOOT_STATUS_ASSERT(rc == 0);
    2dce:	f7fd fa87 	bl	2e0 <hal_debugger_connected>
    2dd2:	b100      	cbz	r0, 2dd6 <boot_swap_sectors+0x3e4>
    2dd4:	be01      	bkpt	0x0001
    2dd6:	2300      	movs	r3, #0
    2dd8:	461a      	mov	r2, r3
    2dda:	4619      	mov	r1, r3
    2ddc:	4618      	mov	r0, r3
    2dde:	f7fe feaf 	bl	1b40 <__assert_func>

00002de2 <boot_read_image_header>:
{
    2de2:	b510      	push	{r4, lr}
    2de4:	b082      	sub	sp, #8
    2de6:	4614      	mov	r4, r2
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    2de8:	2000      	movs	r0, #0
    2dea:	f000 fcf4 	bl	37d6 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
    2dee:	a901      	add	r1, sp, #4
    2df0:	b2c0      	uxtb	r0, r0
    2df2:	f7ff f81f 	bl	1e34 <flash_area_open>
    if (rc != 0) {
    2df6:	b110      	cbz	r0, 2dfe <boot_read_image_header+0x1c>
        rc = BOOT_EFLASH;
    2df8:	2001      	movs	r0, #1
}
    2dfa:	b002      	add	sp, #8
    2dfc:	bd10      	pop	{r4, pc}
    rc = flash_area_read(fap, 0, out_hdr, sizeof *out_hdr);
    2dfe:	2320      	movs	r3, #32
    2e00:	4622      	mov	r2, r4
    2e02:	2100      	movs	r1, #0
    2e04:	9801      	ldr	r0, [sp, #4]
    2e06:	f7ff f86d 	bl	1ee4 <flash_area_read>
    if (rc != 0) {
    2e0a:	2800      	cmp	r0, #0
    2e0c:	d0f5      	beq.n	2dfa <boot_read_image_header+0x18>
        rc = BOOT_EFLASH;
    2e0e:	2001      	movs	r0, #1
    return rc;
    2e10:	e7f3      	b.n	2dfa <boot_read_image_header+0x18>
	...

00002e14 <swap_read_status_bytes>:
{
    2e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2e18:	b083      	sub	sp, #12
    2e1a:	4605      	mov	r5, r0
    2e1c:	468a      	mov	sl, r1
    2e1e:	4691      	mov	r9, r2
    off = boot_status_off(fap);
    2e20:	f000 f9ac 	bl	317c <boot_status_off>
    2e24:	4680      	mov	r8, r0
    max_entries = boot_status_entries(BOOT_CURR_IMG(state), fap);
    2e26:	4629      	mov	r1, r5
    2e28:	2000      	movs	r0, #0
    2e2a:	f000 f998 	bl	315e <boot_status_entries>
    if (max_entries < 0) {
    2e2e:	1e07      	subs	r7, r0, #0
    2e30:	db49      	blt.n	2ec6 <swap_read_status_bytes+0xb2>
    for (i = 0; i < max_entries; i++) {
    2e32:	2400      	movs	r4, #0
    found_idx = 0;
    2e34:	46a3      	mov	fp, r4
    found = 0;
    2e36:	4626      	mov	r6, r4
    2e38:	e007      	b.n	2e4a <swap_read_status_bytes+0x36>
        } else if (!found) {
    2e3a:	b126      	cbz	r6, 2e46 <swap_read_status_bytes+0x32>
        } else if (found_idx) {
    2e3c:	f1bb 0f00 	cmp.w	fp, #0
    2e40:	d002      	beq.n	2e48 <swap_read_status_bytes+0x34>
            invalid = 1;
    2e42:	4632      	mov	r2, r6
    2e44:	e01f      	b.n	2e86 <swap_read_status_bytes+0x72>
            found = 1;
    2e46:	2601      	movs	r6, #1
    for (i = 0; i < max_entries; i++) {
    2e48:	3401      	adds	r4, #1
    2e4a:	42bc      	cmp	r4, r7
    2e4c:	da1a      	bge.n	2e84 <swap_read_status_bytes+0x70>
        rc = flash_area_read(fap, off + i * BOOT_WRITE_SZ(state),
    2e4e:	f8da 1068 	ldr.w	r1, [sl, #104]	; 0x68
    2e52:	2301      	movs	r3, #1
    2e54:	f10d 0207 	add.w	r2, sp, #7
    2e58:	fb01 8104 	mla	r1, r1, r4, r8
    2e5c:	4628      	mov	r0, r5
    2e5e:	f7ff f841 	bl	1ee4 <flash_area_read>
        if (rc < 0) {
    2e62:	2800      	cmp	r0, #0
    2e64:	db31      	blt.n	2eca <swap_read_status_bytes+0xb6>
        if (bootutil_buffer_is_erased(fap, &status, 1)) {
    2e66:	2201      	movs	r2, #1
    2e68:	f10d 0107 	add.w	r1, sp, #7
    2e6c:	4628      	mov	r0, r5
    2e6e:	f000 f9e9 	bl	3244 <bootutil_buffer_is_erased>
    2e72:	2800      	cmp	r0, #0
    2e74:	d0e1      	beq.n	2e3a <swap_read_status_bytes+0x26>
            if (found && !found_idx) {
    2e76:	2e00      	cmp	r6, #0
    2e78:	d0e6      	beq.n	2e48 <swap_read_status_bytes+0x34>
    2e7a:	f1bb 0f00 	cmp.w	fp, #0
    2e7e:	d1e3      	bne.n	2e48 <swap_read_status_bytes+0x34>
                found_idx = i;
    2e80:	46a3      	mov	fp, r4
    2e82:	e7e1      	b.n	2e48 <swap_read_status_bytes+0x34>
    invalid = 0;
    2e84:	2200      	movs	r2, #0
    if (invalid) {
    2e86:	b9a2      	cbnz	r2, 2eb2 <swap_read_status_bytes+0x9e>
    if (found) {
    2e88:	b306      	cbz	r6, 2ecc <swap_read_status_bytes+0xb8>
        if (!found_idx) {
    2e8a:	f1bb 0f00 	cmp.w	fp, #0
    2e8e:	d000      	beq.n	2e92 <swap_read_status_bytes+0x7e>
    2e90:	465c      	mov	r4, fp
        bs->idx = (found_idx / BOOT_STATUS_STATE_COUNT) + 1;
    2e92:	4b10      	ldr	r3, [pc, #64]	; (2ed4 <swap_read_status_bytes+0xc0>)
    2e94:	fb83 1304 	smull	r1, r3, r3, r4
    2e98:	eba3 73e4 	sub.w	r3, r3, r4, asr #31
    2e9c:	1c59      	adds	r1, r3, #1
    2e9e:	f8c9 1000 	str.w	r1, [r9]
        bs->state = (found_idx % BOOT_STATUS_STATE_COUNT) + 1;
    2ea2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    2ea6:	1ae4      	subs	r4, r4, r3
    2ea8:	3401      	adds	r4, #1
    2eaa:	f889 4004 	strb.w	r4, [r9, #4]
    return 0;
    2eae:	4616      	mov	r6, r2
    2eb0:	e00c      	b.n	2ecc <swap_read_status_bytes+0xb8>
        assert(0);
    2eb2:	f7fd fa15 	bl	2e0 <hal_debugger_connected>
    2eb6:	b100      	cbz	r0, 2eba <swap_read_status_bytes+0xa6>
    2eb8:	be01      	bkpt	0x0001
    2eba:	2300      	movs	r3, #0
    2ebc:	461a      	mov	r2, r3
    2ebe:	4619      	mov	r1, r3
    2ec0:	4618      	mov	r0, r3
    2ec2:	f7fe fe3d 	bl	1b40 <__assert_func>
        return BOOT_EBADARGS;
    2ec6:	2607      	movs	r6, #7
    2ec8:	e000      	b.n	2ecc <swap_read_status_bytes+0xb8>
            return BOOT_EFLASH;
    2eca:	2601      	movs	r6, #1
}
    2ecc:	4630      	mov	r0, r6
    2ece:	b003      	add	sp, #12
    2ed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2ed4:	55555556 	.word	0x55555556

00002ed8 <boot_status_internal_off>:
{
    2ed8:	b410      	push	{r4}
    idx_sz = elem_sz * BOOT_STATUS_STATE_COUNT;
    2eda:	eb01 0441 	add.w	r4, r1, r1, lsl #1
    return (bs->idx - BOOT_STATUS_IDX_0) * idx_sz +
    2ede:	6803      	ldr	r3, [r0, #0]
    2ee0:	3b01      	subs	r3, #1
           (bs->state - BOOT_STATUS_STATE_0) * elem_sz;
    2ee2:	7902      	ldrb	r2, [r0, #4]
    2ee4:	3a01      	subs	r2, #1
    2ee6:	fb01 f102 	mul.w	r1, r1, r2
}
    2eea:	fb03 1004 	mla	r0, r3, r4, r1
    2eee:	bc10      	pop	{r4}
    2ef0:	4770      	bx	lr

00002ef2 <boot_slots_compatible>:
{
    2ef2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    return BOOT_IMG(state, slot).num_sectors;
    2ef6:	6a87      	ldr	r7, [r0, #40]	; 0x28
    2ef8:	f8d0 9054 	ldr.w	r9, [r0, #84]	; 0x54
    if ((num_sectors_primary > BOOT_MAX_IMG_SECTORS) ||
    2efc:	2f80      	cmp	r7, #128	; 0x80
    2efe:	d851      	bhi.n	2fa4 <boot_slots_compatible+0xb2>
    2f00:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
    2f04:	d851      	bhi.n	2faa <boot_slots_compatible+0xb8>
    2f06:	6d83      	ldr	r3, [r0, #88]	; 0x58
    2f08:	f8d3 8008 	ldr.w	r8, [r3, #8]
    smaller = 0;
    2f0c:	2500      	movs	r5, #0
    j = sz1 = secondary_slot_sz = 0;
    2f0e:	462c      	mov	r4, r5
    i = sz0 = primary_slot_sz = 0;
    2f10:	4629      	mov	r1, r5
    j = sz1 = secondary_slot_sz = 0;
    2f12:	46ac      	mov	ip, r5
    i = sz0 = primary_slot_sz = 0;
    2f14:	46ae      	mov	lr, r5
    j = sz1 = secondary_slot_sz = 0;
    2f16:	462a      	mov	r2, r5
    i = sz0 = primary_slot_sz = 0;
    2f18:	462b      	mov	r3, r5
    while (i < num_sectors_primary || j < num_sectors_secondary) {
    2f1a:	e011      	b.n	2f40 <boot_slots_compatible+0x4e>
    return BOOT_IMG(state, slot).sectors[sector].fa_size;
    2f1c:	6a46      	ldr	r6, [r0, #36]	; 0x24
    2f1e:	eb01 0a41 	add.w	sl, r1, r1, lsl #1
    2f22:	eb06 068a 	add.w	r6, r6, sl, lsl #2
    2f26:	68b6      	ldr	r6, [r6, #8]
            sz0 += boot_img_sector_size(state, BOOT_PRIMARY_SLOT, i);
    2f28:	4433      	add	r3, r6
    2f2a:	6d06      	ldr	r6, [r0, #80]	; 0x50
    2f2c:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
    2f30:	eb06 068a 	add.w	r6, r6, sl, lsl #2
    2f34:	68b6      	ldr	r6, [r6, #8]
            sz1 += boot_img_sector_size(state, BOOT_SECONDARY_SLOT, j);
    2f36:	4432      	add	r2, r6
            i++;
    2f38:	3101      	adds	r1, #1
            j++;
    2f3a:	3401      	adds	r4, #1
        if (sz0 == sz1) {
    2f3c:	4293      	cmp	r3, r2
    2f3e:	d01f      	beq.n	2f80 <boot_slots_compatible+0x8e>
    while (i < num_sectors_primary || j < num_sectors_secondary) {
    2f40:	42b9      	cmp	r1, r7
    2f42:	d301      	bcc.n	2f48 <boot_slots_compatible+0x56>
    2f44:	454c      	cmp	r4, r9
    2f46:	d225      	bcs.n	2f94 <boot_slots_compatible+0xa2>
        if (sz0 == sz1) {
    2f48:	4293      	cmp	r3, r2
    2f4a:	d0e7      	beq.n	2f1c <boot_slots_compatible+0x2a>
        } else if (sz0 < sz1) {
    2f4c:	4293      	cmp	r3, r2
    2f4e:	d20b      	bcs.n	2f68 <boot_slots_compatible+0x76>
    2f50:	6a46      	ldr	r6, [r0, #36]	; 0x24
    2f52:	eb01 0a41 	add.w	sl, r1, r1, lsl #1
    2f56:	eb06 068a 	add.w	r6, r6, sl, lsl #2
    2f5a:	68b6      	ldr	r6, [r6, #8]
            sz0 += boot_img_sector_size(state, BOOT_PRIMARY_SLOT, i);
    2f5c:	4433      	add	r3, r6
            if (smaller == 2) {
    2f5e:	2d02      	cmp	r5, #2
    2f60:	d025      	beq.n	2fae <boot_slots_compatible+0xbc>
            i++;
    2f62:	3101      	adds	r1, #1
            smaller = 1;
    2f64:	2501      	movs	r5, #1
    2f66:	e7e9      	b.n	2f3c <boot_slots_compatible+0x4a>
    2f68:	6d06      	ldr	r6, [r0, #80]	; 0x50
    2f6a:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
    2f6e:	eb06 068a 	add.w	r6, r6, sl, lsl #2
    2f72:	68b6      	ldr	r6, [r6, #8]
            sz1 += boot_img_sector_size(state, BOOT_SECONDARY_SLOT, j);
    2f74:	4432      	add	r2, r6
            if (smaller == 1) {
    2f76:	2d01      	cmp	r5, #1
    2f78:	d01b      	beq.n	2fb2 <boot_slots_compatible+0xc0>
            j++;
    2f7a:	3401      	adds	r4, #1
            smaller = 2;
    2f7c:	2502      	movs	r5, #2
    2f7e:	e7dd      	b.n	2f3c <boot_slots_compatible+0x4a>
            primary_slot_sz += sz0;
    2f80:	449e      	add	lr, r3
            secondary_slot_sz += sz1;
    2f82:	4494      	add	ip, r2
            if (sz0 > scratch_sz || sz1 > scratch_sz) {
    2f84:	4543      	cmp	r3, r8
    2f86:	d816      	bhi.n	2fb6 <boot_slots_compatible+0xc4>
    2f88:	4542      	cmp	r2, r8
    2f8a:	d816      	bhi.n	2fba <boot_slots_compatible+0xc8>
            smaller = sz0 = sz1 = 0;
    2f8c:	2500      	movs	r5, #0
    2f8e:	462a      	mov	r2, r5
    2f90:	462b      	mov	r3, r5
    2f92:	e7d5      	b.n	2f40 <boot_slots_compatible+0x4e>
    if ((i != num_sectors_primary) ||
    2f94:	42b9      	cmp	r1, r7
    2f96:	d112      	bne.n	2fbe <boot_slots_compatible+0xcc>
    2f98:	454c      	cmp	r4, r9
    2f9a:	d112      	bne.n	2fc2 <boot_slots_compatible+0xd0>
        (j != num_sectors_secondary) ||
    2f9c:	45e6      	cmp	lr, ip
    2f9e:	d112      	bne.n	2fc6 <boot_slots_compatible+0xd4>
    return 1;
    2fa0:	2001      	movs	r0, #1
    2fa2:	e000      	b.n	2fa6 <boot_slots_compatible+0xb4>
        return 0;
    2fa4:	2000      	movs	r0, #0
}
    2fa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        return 0;
    2faa:	2000      	movs	r0, #0
    2fac:	e7fb      	b.n	2fa6 <boot_slots_compatible+0xb4>
                return 0;
    2fae:	2000      	movs	r0, #0
    2fb0:	e7f9      	b.n	2fa6 <boot_slots_compatible+0xb4>
                return 0;
    2fb2:	2000      	movs	r0, #0
    2fb4:	e7f7      	b.n	2fa6 <boot_slots_compatible+0xb4>
                return 0;
    2fb6:	2000      	movs	r0, #0
    2fb8:	e7f5      	b.n	2fa6 <boot_slots_compatible+0xb4>
    2fba:	2000      	movs	r0, #0
    2fbc:	e7f3      	b.n	2fa6 <boot_slots_compatible+0xb4>
        return 0;
    2fbe:	2000      	movs	r0, #0
    2fc0:	e7f1      	b.n	2fa6 <boot_slots_compatible+0xb4>
    2fc2:	2000      	movs	r0, #0
    2fc4:	e7ef      	b.n	2fa6 <boot_slots_compatible+0xb4>
    2fc6:	2000      	movs	r0, #0
    2fc8:	e7ed      	b.n	2fa6 <boot_slots_compatible+0xb4>
	...

00002fcc <swap_status_source>:
{
    2fcc:	b530      	push	{r4, r5, lr}
    2fce:	b085      	sub	sp, #20
    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_PRIMARY(image_index),
    2fd0:	4669      	mov	r1, sp
    2fd2:	2001      	movs	r0, #1
    2fd4:	f000 fa0e 	bl	33f4 <boot_read_swap_state_by_id>
    assert(rc == 0);
    2fd8:	b938      	cbnz	r0, 2fea <swap_status_source+0x1e>
    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SCRATCH, &state_scratch);
    2fda:	a902      	add	r1, sp, #8
    2fdc:	2003      	movs	r0, #3
    2fde:	f000 fa09 	bl	33f4 <boot_read_swap_state_by_id>
    assert(rc == 0);
    2fe2:	4605      	mov	r5, r0
    2fe4:	b958      	cbnz	r0, 2ffe <swap_status_source+0x32>
    2fe6:	2400      	movs	r4, #0
    2fe8:	e014      	b.n	3014 <swap_status_source+0x48>
    assert(rc == 0);
    2fea:	f7fd f979 	bl	2e0 <hal_debugger_connected>
    2fee:	b100      	cbz	r0, 2ff2 <swap_status_source+0x26>
    2ff0:	be01      	bkpt	0x0001
    2ff2:	2300      	movs	r3, #0
    2ff4:	461a      	mov	r2, r3
    2ff6:	4619      	mov	r1, r3
    2ff8:	4618      	mov	r0, r3
    2ffa:	f7fe fda1 	bl	1b40 <__assert_func>
    assert(rc == 0);
    2ffe:	f7fd f96f 	bl	2e0 <hal_debugger_connected>
    3002:	b100      	cbz	r0, 3006 <swap_status_source+0x3a>
    3004:	be01      	bkpt	0x0001
    3006:	2300      	movs	r3, #0
    3008:	461a      	mov	r2, r3
    300a:	4619      	mov	r1, r3
    300c:	4618      	mov	r0, r3
    300e:	f7fe fd97 	bl	1b40 <__assert_func>
    for (i = 0; i < BOOT_STATUS_TABLES_COUNT; i++) {
    3012:	3401      	adds	r4, #1
    3014:	2c03      	cmp	r4, #3
    3016:	d820      	bhi.n	305a <swap_status_source+0x8e>
        if (boot_magic_compatible_check(table->bst_magic_primary_slot,
    3018:	f89d 1000 	ldrb.w	r1, [sp]
    301c:	4b10      	ldr	r3, [pc, #64]	; (3060 <swap_status_source+0x94>)
    301e:	f813 0024 	ldrb.w	r0, [r3, r4, lsl #2]
    3022:	f000 f900 	bl	3226 <boot_magic_compatible_check>
    3026:	2800      	cmp	r0, #0
    3028:	d0f3      	beq.n	3012 <swap_status_source+0x46>
            boot_magic_compatible_check(table->bst_magic_scratch,
    302a:	4b0d      	ldr	r3, [pc, #52]	; (3060 <swap_status_source+0x94>)
    302c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    3030:	f89d 1008 	ldrb.w	r1, [sp, #8]
    3034:	7858      	ldrb	r0, [r3, #1]
    3036:	f000 f8f6 	bl	3226 <boot_magic_compatible_check>
                          state_primary_slot.magic) &&
    303a:	2800      	cmp	r0, #0
    303c:	d0e9      	beq.n	3012 <swap_status_source+0x46>
            (table->bst_copy_done_primary_slot == BOOT_FLAG_ANY ||
    303e:	4b08      	ldr	r3, [pc, #32]	; (3060 <swap_status_source+0x94>)
    3040:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    3044:	789b      	ldrb	r3, [r3, #2]
                          state_scratch.magic) &&
    3046:	2b04      	cmp	r3, #4
    3048:	d003      	beq.n	3052 <swap_status_source+0x86>
             table->bst_copy_done_primary_slot == state_primary_slot.copy_done))
    304a:	f89d 2002 	ldrb.w	r2, [sp, #2]
            (table->bst_copy_done_primary_slot == BOOT_FLAG_ANY ||
    304e:	4293      	cmp	r3, r2
    3050:	d1df      	bne.n	3012 <swap_status_source+0x46>
            source = table->bst_status_source;
    3052:	4b03      	ldr	r3, [pc, #12]	; (3060 <swap_status_source+0x94>)
    3054:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    3058:	78e5      	ldrb	r5, [r4, #3]
}
    305a:	4628      	mov	r0, r5
    305c:	b005      	add	sp, #20
    305e:	bd30      	pop	{r4, r5, pc}
    3060:	000040dc 	.word	0x000040dc

00003064 <swap_run>:

void
swap_run(struct boot_loader_state *state, struct boot_status *bs,
         uint32_t copy_size)
{
    3064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3068:	b082      	sub	sp, #8
    306a:	4607      	mov	r7, r0
    306c:	4688      	mov	r8, r1
    uint32_t swap_idx;
    int last_idx_secondary_slot;
    uint32_t primary_slot_size;
    uint32_t secondary_slot_size;
    primary_slot_size = 0;
    secondary_slot_size = 0;
    306e:	2400      	movs	r4, #0
    primary_slot_size = 0;
    3070:	4623      	mov	r3, r4
    last_sector_idx = 0;
    last_idx_secondary_slot = 0;
    3072:	4625      	mov	r5, r4
    last_sector_idx = 0;
    3074:	4621      	mov	r1, r4
    3076:	e001      	b.n	307c <swap_run+0x18>
        if (primary_slot_size >= copy_size &&
                secondary_slot_size >= copy_size &&
                primary_slot_size == secondary_slot_size) {
            break;
        }
        last_sector_idx++;
    3078:	3101      	adds	r1, #1
        last_idx_secondary_slot++;
    307a:	3501      	adds	r5, #1
        if ((primary_slot_size < copy_size) ||
    307c:	4293      	cmp	r3, r2
    307e:	d301      	bcc.n	3084 <swap_run+0x20>
    3080:	42a3      	cmp	r3, r4
    3082:	d206      	bcs.n	3092 <swap_run+0x2e>
    3084:	6a78      	ldr	r0, [r7, #36]	; 0x24
    3086:	eb01 0641 	add.w	r6, r1, r1, lsl #1
    308a:	eb00 0086 	add.w	r0, r0, r6, lsl #2
    308e:	6880      	ldr	r0, [r0, #8]
           primary_slot_size += boot_img_sector_size(state,
    3090:	4403      	add	r3, r0
        if ((secondary_slot_size < copy_size) ||
    3092:	4294      	cmp	r4, r2
    3094:	d301      	bcc.n	309a <swap_run+0x36>
    3096:	42a3      	cmp	r3, r4
    3098:	d906      	bls.n	30a8 <swap_run+0x44>
    309a:	6d3e      	ldr	r6, [r7, #80]	; 0x50
    309c:	eb05 0045 	add.w	r0, r5, r5, lsl #1
    30a0:	eb06 0680 	add.w	r6, r6, r0, lsl #2
    30a4:	68b0      	ldr	r0, [r6, #8]
           secondary_slot_size += boot_img_sector_size(state,
    30a6:	4404      	add	r4, r0
        if (primary_slot_size >= copy_size &&
    30a8:	4293      	cmp	r3, r2
    30aa:	d3e5      	bcc.n	3078 <swap_run+0x14>
    30ac:	4294      	cmp	r4, r2
    30ae:	d3e3      	bcc.n	3078 <swap_run+0x14>
                secondary_slot_size >= copy_size &&
    30b0:	42a3      	cmp	r3, r4
    30b2:	d1e1      	bne.n	3078 <swap_run+0x14>
    }

    swap_idx = 0;
    30b4:	2400      	movs	r4, #0
    30b6:	e002      	b.n	30be <swap_run+0x5a>
        sz = boot_copy_sz(state, last_sector_idx, &first_sector_idx);
        if (swap_idx >= (bs->idx - BOOT_STATUS_IDX_0)) {
            boot_swap_sectors(first_sector_idx, sz, state, bs);
        }

        last_sector_idx = first_sector_idx - 1;
    30b8:	9901      	ldr	r1, [sp, #4]
    30ba:	3901      	subs	r1, #1
        swap_idx++;
    30bc:	3401      	adds	r4, #1
    while (last_sector_idx >= 0) {
    30be:	2900      	cmp	r1, #0
    30c0:	db0f      	blt.n	30e2 <swap_run+0x7e>
        sz = boot_copy_sz(state, last_sector_idx, &first_sector_idx);
    30c2:	aa01      	add	r2, sp, #4
    30c4:	4638      	mov	r0, r7
    30c6:	f7ff fc7d 	bl	29c4 <boot_copy_sz>
        if (swap_idx >= (bs->idx - BOOT_STATUS_IDX_0)) {
    30ca:	f8d8 3000 	ldr.w	r3, [r8]
    30ce:	3b01      	subs	r3, #1
    30d0:	42a3      	cmp	r3, r4
    30d2:	d8f1      	bhi.n	30b8 <swap_run+0x54>
            boot_swap_sectors(first_sector_idx, sz, state, bs);
    30d4:	4643      	mov	r3, r8
    30d6:	463a      	mov	r2, r7
    30d8:	4601      	mov	r1, r0
    30da:	9801      	ldr	r0, [sp, #4]
    30dc:	f7ff fc89 	bl	29f2 <boot_swap_sectors>
    30e0:	e7ea      	b.n	30b8 <swap_run+0x54>
    }

}
    30e2:	b002      	add	sp, #8
    30e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000030e8 <boot_find_status>:
 *
 * @returns 0 on success, -1 on errors
 */
static int
boot_find_status(int image_index, const struct flash_area **fap)
{
    30e8:	b530      	push	{r4, r5, lr}
    30ea:	b087      	sub	sp, #28
    30ec:	460d      	mov	r5, r1
    uint32_t magic[BOOT_MAGIC_ARR_SZ];
    uint32_t off;
    uint8_t areas[2] = {
    30ee:	f240 1303 	movw	r3, #259	; 0x103
    30f2:	f8ad 3004 	strh.w	r3, [sp, #4]
     * Both "slots" can end up being temporary storage for a swap and it
     * is assumed that if magic is valid then other metadata is too,
     * because magic is always written in the last step.
     */

    for (i = 0; i < sizeof(areas) / sizeof(areas[0]); i++) {
    30f6:	2400      	movs	r4, #0
    30f8:	e000      	b.n	30fc <boot_find_status+0x14>
    30fa:	3401      	adds	r4, #1
    30fc:	2c01      	cmp	r4, #1
    30fe:	d81a      	bhi.n	3136 <boot_find_status+0x4e>
        rc = flash_area_open(areas[i], fap);
    3100:	4629      	mov	r1, r5
    3102:	ab06      	add	r3, sp, #24
    3104:	4423      	add	r3, r4
    3106:	f813 0c14 	ldrb.w	r0, [r3, #-20]
    310a:	f7fe fe93 	bl	1e34 <flash_area_open>
        if (rc != 0) {
    310e:	4603      	mov	r3, r0
    3110:	b998      	cbnz	r0, 313a <boot_find_status+0x52>
            return rc;
        }

        off = boot_magic_off(*fap);
    3112:	6828      	ldr	r0, [r5, #0]
    return fap->fa_size - BOOT_MAGIC_SZ;
    3114:	6881      	ldr	r1, [r0, #8]
        rc = flash_area_read(*fap, off, magic, BOOT_MAGIC_SZ);
    3116:	2310      	movs	r3, #16
    3118:	aa02      	add	r2, sp, #8
    311a:	3910      	subs	r1, #16
    311c:	f7fe fee2 	bl	1ee4 <flash_area_read>
        if (rc != 0) {
    3120:	4603      	mov	r3, r0
    3122:	b950      	cbnz	r0, 313a <boot_find_status+0x52>
            flash_area_close(*fap);
            return rc;
        }

        if (memcmp(magic, boot_img_magic, BOOT_MAGIC_SZ) == 0) {
    3124:	2210      	movs	r2, #16
    3126:	4906      	ldr	r1, [pc, #24]	; (3140 <boot_find_status+0x58>)
    3128:	a802      	add	r0, sp, #8
    312a:	f7fe fda7 	bl	1c7c <memcmp>
    312e:	4603      	mov	r3, r0
    3130:	2800      	cmp	r0, #0
    3132:	d1e2      	bne.n	30fa <boot_find_status+0x12>
    3134:	e001      	b.n	313a <boot_find_status+0x52>

        flash_area_close(*fap);
    }

    /* If we got here, no magic was found */
    return -1;
    3136:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
    313a:	4618      	mov	r0, r3
    313c:	b007      	add	sp, #28
    313e:	bd30      	pop	{r4, r5, pc}
    3140:	000040ec 	.word	0x000040ec

00003144 <boot_fih_memequal>:
{
    3144:	b508      	push	{r3, lr}
    return memcmp(s1, s2, n);
    3146:	f7fe fd99 	bl	1c7c <memcmp>
}
    314a:	bd08      	pop	{r3, pc}

0000314c <boot_status_sz>:
           BOOT_STATUS_MAX_ENTRIES * BOOT_STATUS_STATE_COUNT * min_write_sz;
    314c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
}
    3150:	01c0      	lsls	r0, r0, #7
    3152:	4770      	bx	lr

00003154 <boot_trailer_sz>:
{
    3154:	b508      	push	{r3, lr}
           boot_status_sz(min_write_sz)           +
    3156:	f7ff fff9 	bl	314c <boot_status_sz>
}
    315a:	3030      	adds	r0, #48	; 0x30
    315c:	bd08      	pop	{r3, pc}

0000315e <boot_status_entries>:
    if (fap->fa_id == FLASH_AREA_IMAGE_SCRATCH) {
    315e:	780b      	ldrb	r3, [r1, #0]
    3160:	2b03      	cmp	r3, #3
    3162:	d009      	beq.n	3178 <boot_status_entries+0x1a>
    if (fap->fa_id == FLASH_AREA_IMAGE_PRIMARY(image_index) ||
    3164:	3b01      	subs	r3, #1
    3166:	b2db      	uxtb	r3, r3
    3168:	2b01      	cmp	r3, #1
    316a:	d802      	bhi.n	3172 <boot_status_entries+0x14>
        return BOOT_STATUS_STATE_COUNT * BOOT_STATUS_MAX_ENTRIES;
    316c:	f44f 70c0 	mov.w	r0, #384	; 0x180
}
    3170:	4770      	bx	lr
    return -1;
    3172:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    3176:	4770      	bx	lr
        return BOOT_STATUS_STATE_COUNT;
    3178:	2003      	movs	r0, #3
    317a:	4770      	bx	lr

0000317c <boot_status_off>:
{
    317c:	b510      	push	{r4, lr}
    317e:	4604      	mov	r4, r0
    elem_sz = flash_area_align(fap);
    3180:	f7fe fee9 	bl	1f56 <flash_area_align>
    off_from_end = boot_trailer_sz(elem_sz);
    3184:	f7ff ffe6 	bl	3154 <boot_trailer_sz>
    assert(off_from_end <= fap->fa_size);
    3188:	68a3      	ldr	r3, [r4, #8]
    318a:	4283      	cmp	r3, r0
    318c:	d301      	bcc.n	3192 <boot_status_off+0x16>
}
    318e:	1a18      	subs	r0, r3, r0
    3190:	bd10      	pop	{r4, pc}
    assert(off_from_end <= fap->fa_size);
    3192:	f7fd f8a5 	bl	2e0 <hal_debugger_connected>
    3196:	b100      	cbz	r0, 319a <boot_status_off+0x1e>
    3198:	be01      	bkpt	0x0001
    319a:	2300      	movs	r3, #0
    319c:	461a      	mov	r2, r3
    319e:	4619      	mov	r1, r3
    31a0:	4618      	mov	r0, r3
    31a2:	f7fe fccd 	bl	1b40 <__assert_func>

000031a6 <boot_read_swap_size>:

int
boot_read_swap_size(int image_index, uint32_t *swap_size)
{
    31a6:	b510      	push	{r4, lr}
    31a8:	b082      	sub	sp, #8
    31aa:	460c      	mov	r4, r1
    uint32_t off;
    const struct flash_area *fap;
    int rc;

    rc = boot_find_status(image_index, &fap);
    31ac:	a901      	add	r1, sp, #4
    31ae:	f7ff ff9b 	bl	30e8 <boot_find_status>
    if (rc == 0) {
    31b2:	b108      	cbz	r0, 31b8 <boot_read_swap_size+0x12>
        rc = flash_area_read(fap, off, swap_size, sizeof *swap_size);
        flash_area_close(fap);
    }

    return rc;
}
    31b4:	b002      	add	sp, #8
    31b6:	bd10      	pop	{r4, pc}
    return boot_swap_info_off(fap) - BOOT_MAX_ALIGN;
    31b8:	9801      	ldr	r0, [sp, #4]
    31ba:	f000 f831 	bl	3220 <boot_swap_info_off>
        rc = flash_area_read(fap, off, swap_size, sizeof *swap_size);
    31be:	2304      	movs	r3, #4
    31c0:	4622      	mov	r2, r4
    31c2:	f1a0 0108 	sub.w	r1, r0, #8
    31c6:	9801      	ldr	r0, [sp, #4]
    31c8:	f7fe fe8c 	bl	1ee4 <flash_area_read>
    return rc;
    31cc:	e7f2      	b.n	31b4 <boot_read_swap_size+0xe>

000031ce <boot_write_copy_done>:
}
#endif

int
boot_write_copy_done(const struct flash_area *fap)
{
    31ce:	b508      	push	{r3, lr}
    return fap->fa_size - BOOT_MAGIC_SZ;
    31d0:	6881      	ldr	r1, [r0, #8]

    off = boot_copy_done_off(fap);
    BOOT_LOG_DBG("writing copy_done; fa_id=%d off=0x%lx (0x%lx)",
                 fap->fa_id, (unsigned long)off,
                 (unsigned long)(fap->fa_off + off));
    return boot_write_trailer_flag(fap, off, BOOT_FLAG_SET);
    31d2:	2201      	movs	r2, #1
    31d4:	3920      	subs	r1, #32
    31d6:	f000 f8a8 	bl	332a <boot_write_trailer_flag>
}
    31da:	bd08      	pop	{r3, pc}

000031dc <boot_write_swap_size>:

int
boot_write_swap_size(const struct flash_area *fap, uint32_t swap_size)
{
    31dc:	b510      	push	{r4, lr}
    31de:	b082      	sub	sp, #8
    31e0:	4604      	mov	r4, r0
    31e2:	9101      	str	r1, [sp, #4]
    return boot_swap_info_off(fap) - BOOT_MAX_ALIGN;
    31e4:	f000 f81c 	bl	3220 <boot_swap_info_off>

    off = boot_swap_size_off(fap);
    BOOT_LOG_DBG("writing swap_size; fa_id=%d off=0x%lx (0x%lx)",
                 fap->fa_id, (unsigned long)off,
                 (unsigned long)fap->fa_off + off);
    return boot_write_trailer(fap, off, (const uint8_t *) &swap_size, 4);
    31e8:	2304      	movs	r3, #4
    31ea:	eb0d 0203 	add.w	r2, sp, r3
    31ee:	f1a0 0108 	sub.w	r1, r0, #8
    31f2:	4620      	mov	r0, r4
    31f4:	f000 f868 	bl	32c8 <boot_write_trailer>
}
    31f8:	b002      	add	sp, #8
    31fa:	bd10      	pop	{r4, pc}

000031fc <boot_flag_decode>:
}

static int
boot_flag_decode(uint8_t flag)
{
    if (flag != BOOT_FLAG_SET) {
    31fc:	2801      	cmp	r0, #1
    31fe:	d100      	bne.n	3202 <boot_flag_decode+0x6>
        return BOOT_FLAG_BAD;
    }
    return BOOT_FLAG_SET;
}
    3200:	4770      	bx	lr
        return BOOT_FLAG_BAD;
    3202:	2002      	movs	r0, #2
    3204:	e7fc      	b.n	3200 <boot_flag_decode+0x4>
	...

00003208 <boot_magic_decode>:
{
    3208:	b508      	push	{r3, lr}
    if (memcmp(magic, boot_img_magic, BOOT_MAGIC_SZ) == 0) {
    320a:	2210      	movs	r2, #16
    320c:	4903      	ldr	r1, [pc, #12]	; (321c <boot_magic_decode+0x14>)
    320e:	f7fe fd35 	bl	1c7c <memcmp>
    3212:	b108      	cbz	r0, 3218 <boot_magic_decode+0x10>
    return BOOT_MAGIC_BAD;
    3214:	2002      	movs	r0, #2
}
    3216:	bd08      	pop	{r3, pc}
        return BOOT_MAGIC_GOOD;
    3218:	2001      	movs	r0, #1
    321a:	e7fc      	b.n	3216 <boot_magic_decode+0xe>
    321c:	000040ec 	.word	0x000040ec

00003220 <boot_swap_info_off>:

static inline uint32_t
boot_magic_off(const struct flash_area *fap)
{
    return fap->fa_size - BOOT_MAGIC_SZ;
    3220:	6880      	ldr	r0, [r0, #8]

uint32_t
boot_swap_info_off(const struct flash_area *fap)
{
    return boot_copy_done_off(fap) - BOOT_MAX_ALIGN;
}
    3222:	3828      	subs	r0, #40	; 0x28
    3224:	4770      	bx	lr

00003226 <boot_magic_compatible_check>:
 *                              0 otherwise.
 */
int
boot_magic_compatible_check(uint8_t tbl_val, uint8_t val)
{
    switch (tbl_val) {
    3226:	2804      	cmp	r0, #4
    3228:	d00a      	beq.n	3240 <boot_magic_compatible_check+0x1a>
    322a:	2805      	cmp	r0, #5
    322c:	d103      	bne.n	3236 <boot_magic_compatible_check+0x10>
    case BOOT_MAGIC_ANY:
        return 1;

    case BOOT_MAGIC_NOTGOOD:
        return val != BOOT_MAGIC_GOOD;
    322e:	1e48      	subs	r0, r1, #1
    3230:	bf18      	it	ne
    3232:	2001      	movne	r0, #1
    3234:	4770      	bx	lr

    default:
        return tbl_val == val;
    3236:	4288      	cmp	r0, r1
    3238:	bf14      	ite	ne
    323a:	2000      	movne	r0, #0
    323c:	2001      	moveq	r0, #1
    323e:	4770      	bx	lr
    switch (tbl_val) {
    3240:	2001      	movs	r0, #1
    }
}
    3242:	4770      	bx	lr

00003244 <bootutil_buffer_is_erased>:
{
    size_t i;
    uint8_t *u8b;
    uint8_t erased_val;

    if (buffer == NULL || len == 0) {
    3244:	b191      	cbz	r1, 326c <bootutil_buffer_is_erased+0x28>
{
    3246:	b538      	push	{r3, r4, r5, lr}
    3248:	4614      	mov	r4, r2
    324a:	460d      	mov	r5, r1
    if (buffer == NULL || len == 0) {
    324c:	b90a      	cbnz	r2, 3252 <bootutil_buffer_is_erased+0xe>
        return false;
    324e:	2000      	movs	r0, #0
            return false;
        }
    }

    return true;
}
    3250:	bd38      	pop	{r3, r4, r5, pc}
    erased_val = flash_area_erased_val(area);
    3252:	f7fe fe85 	bl	1f60 <flash_area_erased_val>
    3256:	b2c0      	uxtb	r0, r0
    for (i = 0, u8b = (uint8_t *)buffer; i < len; i++) {
    3258:	2300      	movs	r3, #0
    325a:	42a3      	cmp	r3, r4
    325c:	d204      	bcs.n	3268 <bootutil_buffer_is_erased+0x24>
        if (u8b[i] != erased_val) {
    325e:	5cea      	ldrb	r2, [r5, r3]
    3260:	4282      	cmp	r2, r0
    3262:	d105      	bne.n	3270 <bootutil_buffer_is_erased+0x2c>
    for (i = 0, u8b = (uint8_t *)buffer; i < len; i++) {
    3264:	3301      	adds	r3, #1
    3266:	e7f8      	b.n	325a <bootutil_buffer_is_erased+0x16>
    return true;
    3268:	2001      	movs	r0, #1
    326a:	e7f1      	b.n	3250 <bootutil_buffer_is_erased+0xc>
        return false;
    326c:	2000      	movs	r0, #0
}
    326e:	4770      	bx	lr
            return false;
    3270:	2000      	movs	r0, #0
    3272:	e7ed      	b.n	3250 <bootutil_buffer_is_erased+0xc>

00003274 <boot_read_flag>:

static int
boot_read_flag(const struct flash_area *fap, uint8_t *flag, uint32_t off)
{
    3274:	b538      	push	{r3, r4, r5, lr}
    3276:	4605      	mov	r5, r0
    3278:	460c      	mov	r4, r1
    327a:	4611      	mov	r1, r2
    int rc;

    rc = flash_area_read(fap, off, flag, sizeof *flag);
    327c:	2301      	movs	r3, #1
    327e:	4622      	mov	r2, r4
    3280:	f7fe fe30 	bl	1ee4 <flash_area_read>
    if (rc < 0) {
    3284:	2800      	cmp	r0, #0
    3286:	db0f      	blt.n	32a8 <boot_read_flag+0x34>
        return BOOT_EFLASH;
    }
    if (bootutil_buffer_is_erased(fap, flag, sizeof *flag)) {
    3288:	2201      	movs	r2, #1
    328a:	4621      	mov	r1, r4
    328c:	4628      	mov	r0, r5
    328e:	f7ff ffd9 	bl	3244 <bootutil_buffer_is_erased>
    3292:	b118      	cbz	r0, 329c <boot_read_flag+0x28>
        *flag = BOOT_FLAG_UNSET;
    3294:	2303      	movs	r3, #3
    3296:	7023      	strb	r3, [r4, #0]
    } else {
        *flag = boot_flag_decode(*flag);
    }

    return 0;
    3298:	2000      	movs	r0, #0
    329a:	e006      	b.n	32aa <boot_read_flag+0x36>
        *flag = boot_flag_decode(*flag);
    329c:	7820      	ldrb	r0, [r4, #0]
    329e:	f7ff ffad 	bl	31fc <boot_flag_decode>
    32a2:	7020      	strb	r0, [r4, #0]
    return 0;
    32a4:	2000      	movs	r0, #0
    32a6:	e000      	b.n	32aa <boot_read_flag+0x36>
        return BOOT_EFLASH;
    32a8:	2001      	movs	r0, #1
}
    32aa:	bd38      	pop	{r3, r4, r5, pc}

000032ac <boot_write_magic>:
    return rc;
}

int
boot_write_magic(const struct flash_area *fap)
{
    32ac:	b508      	push	{r3, lr}
    return fap->fa_size - BOOT_MAGIC_SZ;
    32ae:	6881      	ldr	r1, [r0, #8]
    off = boot_magic_off(fap);

    BOOT_LOG_DBG("writing magic; fa_id=%d off=0x%lx (0x%lx)",
                 fap->fa_id, (unsigned long)off,
                 (unsigned long)(fap->fa_off + off));
    rc = flash_area_write(fap, off, boot_img_magic, BOOT_MAGIC_SZ);
    32b0:	2310      	movs	r3, #16
    32b2:	4a04      	ldr	r2, [pc, #16]	; (32c4 <boot_write_magic+0x18>)
    32b4:	3910      	subs	r1, #16
    32b6:	f7fe fe28 	bl	1f0a <flash_area_write>
    if (rc != 0) {
    32ba:	b900      	cbnz	r0, 32be <boot_write_magic+0x12>
        return BOOT_EFLASH;
    }

    return 0;
}
    32bc:	bd08      	pop	{r3, pc}
        return BOOT_EFLASH;
    32be:	2001      	movs	r0, #1
    32c0:	e7fc      	b.n	32bc <boot_write_magic+0x10>
    32c2:	bf00      	nop
    32c4:	000040ec 	.word	0x000040ec

000032c8 <boot_write_trailer>:
 * @returns 0 on success, != 0 on error.
 */
int
boot_write_trailer(const struct flash_area *fap, uint32_t off,
        const uint8_t *inbuf, uint8_t inlen)
{
    32c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    32cc:	b083      	sub	sp, #12
    32ce:	4606      	mov	r6, r0
    32d0:	460f      	mov	r7, r1
    32d2:	4690      	mov	r8, r2
    32d4:	461d      	mov	r5, r3
    uint8_t buf[BOOT_MAX_ALIGN];
    uint8_t align;
    uint8_t erased_val;
    int rc;

    align = flash_area_align(fap);
    32d6:	f7fe fe3e 	bl	1f56 <flash_area_align>
    align = (inlen + align - 1) & ~(align - 1);
    32da:	1944      	adds	r4, r0, r5
    32dc:	b2e4      	uxtb	r4, r4
    32de:	3c01      	subs	r4, #1
    32e0:	b264      	sxtb	r4, r4
    32e2:	4240      	negs	r0, r0
    32e4:	4004      	ands	r4, r0
    32e6:	b2e4      	uxtb	r4, r4
    if (align > BOOT_MAX_ALIGN) {
    32e8:	2c08      	cmp	r4, #8
    32ea:	d904      	bls.n	32f6 <boot_write_trailer+0x2e>
        return -1;
    32ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    if (rc != 0) {
        return BOOT_EFLASH;
    }

    return 0;
}
    32f0:	b003      	add	sp, #12
    32f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    erased_val = flash_area_erased_val(fap);
    32f6:	4630      	mov	r0, r6
    32f8:	f7fe fe32 	bl	1f60 <flash_area_erased_val>
    32fc:	4681      	mov	r9, r0
    memcpy(buf, inbuf, inlen);
    32fe:	462a      	mov	r2, r5
    3300:	4641      	mov	r1, r8
    3302:	4668      	mov	r0, sp
    3304:	f7fe fcde 	bl	1cc4 <memcpy>
    memset(&buf[inlen], erased_val, align - inlen);
    3308:	1b62      	subs	r2, r4, r5
    330a:	fa5f f189 	uxtb.w	r1, r9
    330e:	eb0d 0005 	add.w	r0, sp, r5
    3312:	f7fe fce4 	bl	1cde <memset>
    rc = flash_area_write(fap, off, buf, align);
    3316:	4623      	mov	r3, r4
    3318:	466a      	mov	r2, sp
    331a:	4639      	mov	r1, r7
    331c:	4630      	mov	r0, r6
    331e:	f7fe fdf4 	bl	1f0a <flash_area_write>
    if (rc != 0) {
    3322:	2800      	cmp	r0, #0
    3324:	d0e4      	beq.n	32f0 <boot_write_trailer+0x28>
        return BOOT_EFLASH;
    3326:	2001      	movs	r0, #1
    3328:	e7e2      	b.n	32f0 <boot_write_trailer+0x28>

0000332a <boot_write_trailer_flag>:

int
boot_write_trailer_flag(const struct flash_area *fap, uint32_t off,
        uint8_t flag_val)
{
    332a:	b500      	push	{lr}
    332c:	b083      	sub	sp, #12
    const uint8_t buf[1] = { flag_val };
    332e:	f88d 2004 	strb.w	r2, [sp, #4]
    return boot_write_trailer(fap, off, buf, 1);
    3332:	2301      	movs	r3, #1
    3334:	aa01      	add	r2, sp, #4
    3336:	f7ff ffc7 	bl	32c8 <boot_write_trailer>
}
    333a:	b003      	add	sp, #12
    333c:	f85d fb04 	ldr.w	pc, [sp], #4

00003340 <boot_write_image_ok>:

int
boot_write_image_ok(const struct flash_area *fap)
{
    3340:	b508      	push	{r3, lr}
    return fap->fa_size - BOOT_MAGIC_SZ;
    3342:	6881      	ldr	r1, [r0, #8]

    off = boot_image_ok_off(fap);
    BOOT_LOG_DBG("writing image_ok; fa_id=%d off=0x%lx (0x%lx)",
                 fap->fa_id, (unsigned long)off,
                 (unsigned long)(fap->fa_off + off));
    return boot_write_trailer_flag(fap, off, BOOT_FLAG_SET);
    3344:	2201      	movs	r2, #1
    3346:	3918      	subs	r1, #24
    3348:	f7ff ffef 	bl	332a <boot_write_trailer_flag>
}
    334c:	bd08      	pop	{r3, pc}

0000334e <boot_read_image_ok>:

int
boot_read_image_ok(const struct flash_area *fap, uint8_t *image_ok)
{
    334e:	b508      	push	{r3, lr}
    return fap->fa_size - BOOT_MAGIC_SZ;
    3350:	6882      	ldr	r2, [r0, #8]
    return boot_read_flag(fap, image_ok, boot_image_ok_off(fap));
    3352:	3a18      	subs	r2, #24
    3354:	f7ff ff8e 	bl	3274 <boot_read_flag>
}
    3358:	bd08      	pop	{r3, pc}

0000335a <boot_read_swap_state>:
{
    335a:	b530      	push	{r4, r5, lr}
    335c:	b087      	sub	sp, #28
    335e:	4604      	mov	r4, r0
    3360:	460d      	mov	r5, r1
    return fap->fa_size - BOOT_MAGIC_SZ;
    3362:	6881      	ldr	r1, [r0, #8]
    rc = flash_area_read(fap, off, magic, BOOT_MAGIC_SZ);
    3364:	2310      	movs	r3, #16
    3366:	aa02      	add	r2, sp, #8
    3368:	3910      	subs	r1, #16
    336a:	f7fe fdbb 	bl	1ee4 <flash_area_read>
    if (rc < 0) {
    336e:	2800      	cmp	r0, #0
    3370:	db3b      	blt.n	33ea <boot_read_swap_state+0x90>
    if (bootutil_buffer_is_erased(fap, magic, BOOT_MAGIC_SZ)) {
    3372:	2210      	movs	r2, #16
    3374:	a902      	add	r1, sp, #8
    3376:	4620      	mov	r0, r4
    3378:	f7ff ff64 	bl	3244 <bootutil_buffer_is_erased>
    337c:	b358      	cbz	r0, 33d6 <boot_read_swap_state+0x7c>
        state->magic = BOOT_MAGIC_UNSET;
    337e:	2303      	movs	r3, #3
    3380:	702b      	strb	r3, [r5, #0]
    off = boot_swap_info_off(fap);
    3382:	4620      	mov	r0, r4
    3384:	f7ff ff4c 	bl	3220 <boot_swap_info_off>
    3388:	4601      	mov	r1, r0
    rc = flash_area_read(fap, off, &swap_info, sizeof swap_info);
    338a:	2301      	movs	r3, #1
    338c:	f10d 0207 	add.w	r2, sp, #7
    3390:	4620      	mov	r0, r4
    3392:	f7fe fda7 	bl	1ee4 <flash_area_read>
    if (rc < 0) {
    3396:	2800      	cmp	r0, #0
    3398:	db2a      	blt.n	33f0 <boot_read_swap_state+0x96>
    state->swap_type = BOOT_GET_SWAP_TYPE(swap_info);
    339a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    339e:	f003 020f 	and.w	r2, r3, #15
    33a2:	706a      	strb	r2, [r5, #1]
    state->image_num = BOOT_GET_IMAGE_NUM(swap_info);
    33a4:	091b      	lsrs	r3, r3, #4
    33a6:	712b      	strb	r3, [r5, #4]
    if (bootutil_buffer_is_erased(fap, &swap_info, sizeof swap_info) ||
    33a8:	2201      	movs	r2, #1
    33aa:	f10d 0107 	add.w	r1, sp, #7
    33ae:	4620      	mov	r0, r4
    33b0:	f7ff ff48 	bl	3244 <bootutil_buffer_is_erased>
    33b4:	b910      	cbnz	r0, 33bc <boot_read_swap_state+0x62>
            state->swap_type > BOOT_SWAP_TYPE_REVERT) {
    33b6:	786b      	ldrb	r3, [r5, #1]
    if (bootutil_buffer_is_erased(fap, &swap_info, sizeof swap_info) ||
    33b8:	2b04      	cmp	r3, #4
    33ba:	d903      	bls.n	33c4 <boot_read_swap_state+0x6a>
        state->swap_type = BOOT_SWAP_TYPE_NONE;
    33bc:	2301      	movs	r3, #1
    33be:	706b      	strb	r3, [r5, #1]
        state->image_num = 0;
    33c0:	2300      	movs	r3, #0
    33c2:	712b      	strb	r3, [r5, #4]
    return fap->fa_size - BOOT_MAGIC_SZ;
    33c4:	68a2      	ldr	r2, [r4, #8]
    return boot_read_flag(fap, copy_done, boot_copy_done_off(fap));
    33c6:	3a20      	subs	r2, #32
    33c8:	1ca9      	adds	r1, r5, #2
    33ca:	4620      	mov	r0, r4
    33cc:	f7ff ff52 	bl	3274 <boot_read_flag>
    if (rc) {
    33d0:	b130      	cbz	r0, 33e0 <boot_read_swap_state+0x86>
        return BOOT_EFLASH;
    33d2:	2001      	movs	r0, #1
    33d4:	e00a      	b.n	33ec <boot_read_swap_state+0x92>
        state->magic = boot_magic_decode(magic);
    33d6:	a802      	add	r0, sp, #8
    33d8:	f7ff ff16 	bl	3208 <boot_magic_decode>
    33dc:	7028      	strb	r0, [r5, #0]
    33de:	e7d0      	b.n	3382 <boot_read_swap_state+0x28>
    return boot_read_image_ok(fap, &state->image_ok);
    33e0:	1ce9      	adds	r1, r5, #3
    33e2:	4620      	mov	r0, r4
    33e4:	f7ff ffb3 	bl	334e <boot_read_image_ok>
    33e8:	e000      	b.n	33ec <boot_read_swap_state+0x92>
        return BOOT_EFLASH;
    33ea:	2001      	movs	r0, #1
}
    33ec:	b007      	add	sp, #28
    33ee:	bd30      	pop	{r4, r5, pc}
        return BOOT_EFLASH;
    33f0:	2001      	movs	r0, #1
    33f2:	e7fb      	b.n	33ec <boot_read_swap_state+0x92>

000033f4 <boot_read_swap_state_by_id>:
{
    33f4:	b510      	push	{r4, lr}
    33f6:	b082      	sub	sp, #8
    33f8:	460c      	mov	r4, r1
    rc = flash_area_open(flash_area_id, &fap);
    33fa:	a901      	add	r1, sp, #4
    33fc:	b2c0      	uxtb	r0, r0
    33fe:	f7fe fd19 	bl	1e34 <flash_area_open>
    if (rc != 0) {
    3402:	b110      	cbz	r0, 340a <boot_read_swap_state_by_id+0x16>
        return BOOT_EFLASH;
    3404:	2001      	movs	r0, #1
}
    3406:	b002      	add	sp, #8
    3408:	bd10      	pop	{r4, pc}
    rc = boot_read_swap_state(fap, state);
    340a:	4621      	mov	r1, r4
    340c:	9801      	ldr	r0, [sp, #4]
    340e:	f7ff ffa4 	bl	335a <boot_read_swap_state>
    return rc;
    3412:	e7f8      	b.n	3406 <boot_read_swap_state_by_id+0x12>

00003414 <boot_write_swap_info>:
 * resume in case of an unexpected reset.
 */
int
boot_write_swap_info(const struct flash_area *fap, uint8_t swap_type,
                     uint8_t image_num)
{
    3414:	b510      	push	{r4, lr}
    3416:	b082      	sub	sp, #8
    uint32_t off;
    uint8_t swap_info;

    BOOT_SET_SWAP_INFO(swap_info, image_num, swap_type);
    3418:	2a0e      	cmp	r2, #14
    341a:	d811      	bhi.n	3440 <boot_write_swap_info+0x2c>
    341c:	4604      	mov	r4, r0
    341e:	290e      	cmp	r1, #14
    3420:	d818      	bhi.n	3454 <boot_write_swap_info+0x40>
    3422:	ea41 1102 	orr.w	r1, r1, r2, lsl #4
    3426:	f88d 1007 	strb.w	r1, [sp, #7]
    off = boot_swap_info_off(fap);
    342a:	f7ff fef9 	bl	3220 <boot_swap_info_off>
    342e:	4601      	mov	r1, r0
    BOOT_LOG_DBG("writing swap_info; fa_id=%d off=0x%lx (0x%lx), swap_type=0x%x"
                 " image_num=0x%x",
                 fap->fa_id, (unsigned long)off,
                 (unsigned long)(fap->fa_off + off), swap_type, image_num);
    return boot_write_trailer(fap, off, (const uint8_t *) &swap_info, 1);
    3430:	2301      	movs	r3, #1
    3432:	f10d 0207 	add.w	r2, sp, #7
    3436:	4620      	mov	r0, r4
    3438:	f7ff ff46 	bl	32c8 <boot_write_trailer>
}
    343c:	b002      	add	sp, #8
    343e:	bd10      	pop	{r4, pc}
    BOOT_SET_SWAP_INFO(swap_info, image_num, swap_type);
    3440:	f7fc ff4e 	bl	2e0 <hal_debugger_connected>
    3444:	b100      	cbz	r0, 3448 <boot_write_swap_info+0x34>
    3446:	be01      	bkpt	0x0001
    3448:	2300      	movs	r3, #0
    344a:	461a      	mov	r2, r3
    344c:	4619      	mov	r1, r3
    344e:	4618      	mov	r0, r3
    3450:	f7fe fb76 	bl	1b40 <__assert_func>
    3454:	f7fc ff44 	bl	2e0 <hal_debugger_connected>
    3458:	b100      	cbz	r0, 345c <boot_write_swap_info+0x48>
    345a:	be01      	bkpt	0x0001
    345c:	2300      	movs	r3, #0
    345e:	461a      	mov	r2, r3
    3460:	4619      	mov	r1, r3
    3462:	4618      	mov	r0, r3
    3464:	f7fe fb6c 	bl	1b40 <__assert_func>

00003468 <boot_swap_type_multi>:

int
boot_swap_type_multi(int image_index)
{
    3468:	b530      	push	{r4, r5, lr}
    346a:	b085      	sub	sp, #20
    struct boot_swap_state primary_slot;
    struct boot_swap_state secondary_slot;
    int rc;
    size_t i;

    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_PRIMARY(image_index),
    346c:	a902      	add	r1, sp, #8
    346e:	2001      	movs	r0, #1
    3470:	f7ff ffc0 	bl	33f4 <boot_read_swap_state_by_id>
                                    &primary_slot);
    if (rc) {
    3474:	2800      	cmp	r0, #0
    3476:	d13e      	bne.n	34f6 <boot_swap_type_multi+0x8e>
        return BOOT_SWAP_TYPE_PANIC;
    }

    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SECONDARY(image_index),
    3478:	4669      	mov	r1, sp
    347a:	2002      	movs	r0, #2
    347c:	f7ff ffba 	bl	33f4 <boot_read_swap_state_by_id>
                                    &secondary_slot);
    if (rc) {
    3480:	2800      	cmp	r0, #0
    3482:	d13a      	bne.n	34fa <boot_swap_type_multi+0x92>
        return BOOT_SWAP_TYPE_PANIC;
    }

    for (i = 0; i < BOOT_SWAP_TABLES_COUNT; i++) {
    3484:	2400      	movs	r4, #0
    3486:	e007      	b.n	3498 <boot_swap_type_multi+0x30>
                                        secondary_slot.magic) &&
            (table->image_ok_primary_slot == BOOT_FLAG_ANY   ||
                table->image_ok_primary_slot == primary_slot.image_ok) &&
            (table->image_ok_secondary_slot == BOOT_FLAG_ANY ||
                table->image_ok_secondary_slot == secondary_slot.image_ok) &&
            (table->copy_done_primary_slot == BOOT_FLAG_ANY  ||
    3488:	792b      	ldrb	r3, [r5, #4]
                table->image_ok_secondary_slot == secondary_slot.image_ok) &&
    348a:	2b04      	cmp	r3, #4
    348c:	d029      	beq.n	34e2 <boot_swap_type_multi+0x7a>
                table->copy_done_primary_slot == primary_slot.copy_done)) {
    348e:	f89d 200a 	ldrb.w	r2, [sp, #10]
            (table->copy_done_primary_slot == BOOT_FLAG_ANY  ||
    3492:	4293      	cmp	r3, r2
    3494:	d025      	beq.n	34e2 <boot_swap_type_multi+0x7a>
    for (i = 0; i < BOOT_SWAP_TABLES_COUNT; i++) {
    3496:	3401      	adds	r4, #1
    3498:	2c02      	cmp	r4, #2
    349a:	d829      	bhi.n	34f0 <boot_swap_type_multi+0x88>
        table = boot_swap_tables + i;
    349c:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    34a0:	4a17      	ldr	r2, [pc, #92]	; (3500 <boot_swap_type_multi+0x98>)
    34a2:	eb02 0543 	add.w	r5, r2, r3, lsl #1
        if (boot_magic_compatible_check(table->magic_primary_slot,
    34a6:	f89d 1008 	ldrb.w	r1, [sp, #8]
    34aa:	f812 0013 	ldrb.w	r0, [r2, r3, lsl #1]
    34ae:	f7ff feba 	bl	3226 <boot_magic_compatible_check>
    34b2:	2800      	cmp	r0, #0
    34b4:	d0ef      	beq.n	3496 <boot_swap_type_multi+0x2e>
            boot_magic_compatible_check(table->magic_secondary_slot,
    34b6:	f89d 1000 	ldrb.w	r1, [sp]
    34ba:	7868      	ldrb	r0, [r5, #1]
    34bc:	f7ff feb3 	bl	3226 <boot_magic_compatible_check>
                                        primary_slot.magic) &&
    34c0:	2800      	cmp	r0, #0
    34c2:	d0e8      	beq.n	3496 <boot_swap_type_multi+0x2e>
            (table->image_ok_primary_slot == BOOT_FLAG_ANY   ||
    34c4:	78ab      	ldrb	r3, [r5, #2]
                                        secondary_slot.magic) &&
    34c6:	2b04      	cmp	r3, #4
    34c8:	d003      	beq.n	34d2 <boot_swap_type_multi+0x6a>
                table->image_ok_primary_slot == primary_slot.image_ok) &&
    34ca:	f89d 200b 	ldrb.w	r2, [sp, #11]
            (table->image_ok_primary_slot == BOOT_FLAG_ANY   ||
    34ce:	4293      	cmp	r3, r2
    34d0:	d1e1      	bne.n	3496 <boot_swap_type_multi+0x2e>
            (table->image_ok_secondary_slot == BOOT_FLAG_ANY ||
    34d2:	78eb      	ldrb	r3, [r5, #3]
                table->image_ok_primary_slot == primary_slot.image_ok) &&
    34d4:	2b04      	cmp	r3, #4
    34d6:	d0d7      	beq.n	3488 <boot_swap_type_multi+0x20>
                table->image_ok_secondary_slot == secondary_slot.image_ok) &&
    34d8:	f89d 2003 	ldrb.w	r2, [sp, #3]
            (table->image_ok_secondary_slot == BOOT_FLAG_ANY ||
    34dc:	4293      	cmp	r3, r2
    34de:	d1da      	bne.n	3496 <boot_swap_type_multi+0x2e>
    34e0:	e7d2      	b.n	3488 <boot_swap_type_multi+0x20>
            BOOT_LOG_INF("Swap type: %s",
    34e2:	7968      	ldrb	r0, [r5, #5]
                         table->swap_type == BOOT_SWAP_TYPE_TEST   ? "test"   :
                         table->swap_type == BOOT_SWAP_TYPE_PERM   ? "perm"   :
                         table->swap_type == BOOT_SWAP_TYPE_REVERT ? "revert" :
                         "BUG; can't happen");
            if (table->swap_type != BOOT_SWAP_TYPE_TEST &&
                    table->swap_type != BOOT_SWAP_TYPE_PERM &&
    34e4:	1e83      	subs	r3, r0, #2
    34e6:	b2db      	uxtb	r3, r3
            if (table->swap_type != BOOT_SWAP_TYPE_TEST &&
    34e8:	2b02      	cmp	r3, #2
    34ea:	d902      	bls.n	34f2 <boot_swap_type_multi+0x8a>
                    table->swap_type != BOOT_SWAP_TYPE_REVERT) {
                return BOOT_SWAP_TYPE_PANIC;
    34ec:	20ff      	movs	r0, #255	; 0xff
    34ee:	e000      	b.n	34f2 <boot_swap_type_multi+0x8a>
            return table->swap_type;
        }
    }

    BOOT_LOG_INF("Swap type: none");
    return BOOT_SWAP_TYPE_NONE;
    34f0:	2001      	movs	r0, #1
}
    34f2:	b005      	add	sp, #20
    34f4:	bd30      	pop	{r4, r5, pc}
        return BOOT_SWAP_TYPE_PANIC;
    34f6:	20ff      	movs	r0, #255	; 0xff
    34f8:	e7fb      	b.n	34f2 <boot_swap_type_multi+0x8a>
        return BOOT_SWAP_TYPE_PANIC;
    34fa:	20ff      	movs	r0, #255	; 0xff
    34fc:	e7f9      	b.n	34f2 <boot_swap_type_multi+0x8a>
    34fe:	bf00      	nop
    3500:	000040fc 	.word	0x000040fc

00003504 <bootutil_img_hash>:
static int
bootutil_img_hash(struct enc_key_data *enc_state, int image_index,
                  struct image_header *hdr, const struct flash_area *fap,
                  uint8_t *tmp_buf, uint32_t tmp_buf_sz, uint8_t *hash_result,
                  uint8_t *seed, int seed_len)
{
    3504:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3508:	b09d      	sub	sp, #116	; 0x74
    350a:	4615      	mov	r5, r2
    350c:	4699      	mov	r9, r3
    350e:	9f24      	ldr	r7, [sp, #144]	; 0x90
    3510:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
    3514:	9c27      	ldr	r4, [sp, #156]	; 0x9c
#if defined(MCUBOOT_USE_MBED_TLS)
typedef mbedtls_sha256_context bootutil_sha256_context;

static inline void bootutil_sha256_init(bootutil_sha256_context *ctx)
{
    mbedtls_sha256_init(ctx);
    3516:	a801      	add	r0, sp, #4
    3518:	f000 f966 	bl	37e8 <mbedtls_sha256_init>
    (void)mbedtls_sha256_starts_ret(ctx, 0);
    351c:	2100      	movs	r1, #0
    351e:	a801      	add	r0, sp, #4
    3520:	f000 f968 	bl	37f4 <mbedtls_sha256_starts_ret>

    bootutil_sha256_init(&sha256_ctx);

    /* in some cases (split image) the hash is seeded with data from
     * the loader image */
    if (seed && (seed_len > 0)) {
    3524:	b114      	cbz	r4, 352c <bootutil_img_hash+0x28>
    3526:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    3528:	2b00      	cmp	r3, #0
    352a:	dc06      	bgt.n	353a <bootutil_img_hash+0x36>
        bootutil_sha256_update(&sha256_ctx, seed, seed_len);
    }

    /* Hash is computed over image header and image itself. */
    size = hdr_size = hdr->ih_hdr_size;
    352c:	892b      	ldrh	r3, [r5, #8]
    size += hdr->ih_img_size;
    352e:	68ee      	ldr	r6, [r5, #12]
    3530:	4433      	add	r3, r6
    tlv_off = size;

    /* If protected TLVs are present they are also hashed. */
    size += hdr->ih_protect_tlv_size;
    3532:	896e      	ldrh	r6, [r5, #10]
    3534:	441e      	add	r6, r3

#ifdef MCUBOOT_RAM_LOAD
    bootutil_sha256_update(&sha256_ctx,(void*)(hdr->ih_load_addr), size);
#else
    for (off = 0; off < size; off += blk_sz) {
    3536:	2500      	movs	r5, #0
    3538:	e013      	b.n	3562 <bootutil_img_hash+0x5e>

static inline int bootutil_sha256_update(bootutil_sha256_context *ctx,
                                         const void *data,
                                         uint32_t data_len)
{
    return mbedtls_sha256_update_ret(ctx, data, data_len);
    353a:	461a      	mov	r2, r3
    353c:	4621      	mov	r1, r4
    353e:	a801      	add	r0, sp, #4
    3540:	f000 fa48 	bl	39d4 <mbedtls_sha256_update_ret>
    3544:	e7f2      	b.n	352c <bootutil_img_hash+0x28>
        if ((off < tlv_off) && ((off + blk_sz) > tlv_off)) {
            /* read only up to the end of the image payload */
            blk_sz = tlv_off - off;
        }
#endif
        rc = flash_area_read(fap, off, tmp_buf, blk_sz);
    3546:	4623      	mov	r3, r4
    3548:	463a      	mov	r2, r7
    354a:	4629      	mov	r1, r5
    354c:	4648      	mov	r0, r9
    354e:	f7fe fcc9 	bl	1ee4 <flash_area_read>
        if (rc) {
    3552:	4603      	mov	r3, r0
    3554:	b988      	cbnz	r0, 357a <bootutil_img_hash+0x76>
    3556:	4622      	mov	r2, r4
    3558:	4639      	mov	r1, r7
    355a:	a801      	add	r0, sp, #4
    355c:	f000 fa3a 	bl	39d4 <mbedtls_sha256_update_ret>
    for (off = 0; off < size; off += blk_sz) {
    3560:	4425      	add	r5, r4
    3562:	42b5      	cmp	r5, r6
    3564:	d204      	bcs.n	3570 <bootutil_img_hash+0x6c>
        blk_sz = size - off;
    3566:	1b74      	subs	r4, r6, r5
        if (blk_sz > tmp_buf_sz) {
    3568:	4544      	cmp	r4, r8
    356a:	d9ec      	bls.n	3546 <bootutil_img_hash+0x42>
            blk_sz = tmp_buf_sz;
    356c:	4644      	mov	r4, r8
    356e:	e7ea      	b.n	3546 <bootutil_img_hash+0x42>
}

static inline int bootutil_sha256_finish(bootutil_sha256_context *ctx,
                                          uint8_t *output)
{
    return mbedtls_sha256_finish_ret(ctx, output);
    3570:	9926      	ldr	r1, [sp, #152]	; 0x98
    3572:	a801      	add	r0, sp, #4
    3574:	f000 fa71 	bl	3a5a <mbedtls_sha256_finish_ret>
    }
#endif /* MCUBOOT_RAM_LOAD */
    bootutil_sha256_finish(&sha256_ctx, hash_result);
    bootutil_sha256_drop(&sha256_ctx);

    return 0;
    3578:	2300      	movs	r3, #0
}
    357a:	4618      	mov	r0, r3
    357c:	b01d      	add	sp, #116	; 0x74
    357e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

00003584 <bootutil_img_validate>:
fih_int
bootutil_img_validate(struct enc_key_data *enc_state, int image_index,
                      struct image_header *hdr, const struct flash_area *fap,
                      uint8_t *tmp_buf, uint32_t tmp_buf_sz, uint8_t *seed,
                      int seed_len, uint8_t *out_hash)
{
    3584:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3588:	b09e      	sub	sp, #120	; 0x78
    358a:	4690      	mov	r8, r2
    358c:	461d      	mov	r5, r3
    358e:	9c28      	ldr	r4, [sp, #160]	; 0xa0
#endif /* EXPECTED_SIG_TLV */
    struct image_tlv_iter it;
    uint8_t buf[SIG_BUF_SIZE];
    uint8_t hash[32];
    int rc = 0;
    fih_int fih_rc = FIH_FAILURE;
    3590:	4e2e      	ldr	r6, [pc, #184]	; (364c <FIH_LABEL_FIH_CALL_END_416+0x2e>)
    3592:	6836      	ldr	r6, [r6, #0]
    fih_int security_cnt = fih_int_encode(INT_MAX);
    uint32_t img_security_cnt = 0;
    fih_int security_counter_valid = FIH_FAILURE;
#endif

    rc = bootutil_img_hash(enc_state, image_index, hdr, fap, tmp_buf,
    3594:	9f27      	ldr	r7, [sp, #156]	; 0x9c
    3596:	9704      	str	r7, [sp, #16]
    3598:	9f26      	ldr	r7, [sp, #152]	; 0x98
    359a:	9703      	str	r7, [sp, #12]
    359c:	af06      	add	r7, sp, #24
    359e:	9702      	str	r7, [sp, #8]
    35a0:	9f25      	ldr	r7, [sp, #148]	; 0x94
    35a2:	9701      	str	r7, [sp, #4]
    35a4:	9f24      	ldr	r7, [sp, #144]	; 0x90
    35a6:	9700      	str	r7, [sp, #0]
    35a8:	f7ff ffac 	bl	3504 <bootutil_img_hash>
            tmp_buf_sz, hash, seed, seed_len);
    if (rc) {
    35ac:	4607      	mov	r7, r0
    35ae:	2800      	cmp	r0, #0
    35b0:	d141      	bne.n	3636 <FIH_LABEL_FIH_CALL_END_416+0x18>
        goto out;
    }

    if (out_hash) {
    35b2:	b154      	cbz	r4, 35ca <bootutil_img_validate+0x46>
        memcpy(out_hash, hash, 32);
    35b4:	af06      	add	r7, sp, #24
    35b6:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    35b8:	6020      	str	r0, [r4, #0]
    35ba:	6061      	str	r1, [r4, #4]
    35bc:	60a2      	str	r2, [r4, #8]
    35be:	60e3      	str	r3, [r4, #12]
    35c0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    35c2:	6120      	str	r0, [r4, #16]
    35c4:	6161      	str	r1, [r4, #20]
    35c6:	61a2      	str	r2, [r4, #24]
    35c8:	61e3      	str	r3, [r4, #28]
    }

    rc = bootutil_tlv_iter_begin(&it, hdr, fap, IMAGE_TLV_ANY, false);
    35ca:	2300      	movs	r3, #0
    35cc:	9300      	str	r3, [sp, #0]
    35ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
    35d2:	462a      	mov	r2, r5
    35d4:	4641      	mov	r1, r8
    35d6:	a816      	add	r0, sp, #88	; 0x58
    35d8:	f000 f83c 	bl	3654 <bootutil_tlv_iter_begin>
    if (rc) {
    35dc:	4607      	mov	r7, r0
    35de:	bb50      	cbnz	r0, 3636 <FIH_LABEL_FIH_CALL_END_416+0x18>
    /*
     * Traverse through all of the TLVs, performing any checks we know
     * and are able to do.
     */
    while (true) {
        rc = bootutil_tlv_iter_next(&it, &off, &len, &type);
    35e0:	ab1c      	add	r3, sp, #112	; 0x70
    35e2:	f10d 0272 	add.w	r2, sp, #114	; 0x72
    35e6:	a91d      	add	r1, sp, #116	; 0x74
    35e8:	a816      	add	r0, sp, #88	; 0x58
    35ea:	f000 f898 	bl	371e <bootutil_tlv_iter_next>
        if (rc < 0) {
    35ee:	2800      	cmp	r0, #0
    35f0:	db20      	blt.n	3634 <FIH_LABEL_FIH_CALL_END_416+0x16>
            goto out;
        } else if (rc > 0) {
    35f2:	dc1b      	bgt.n	362c <FIH_LABEL_FIH_CALL_END_416+0xe>
            break;
        }

        if (type == IMAGE_TLV_SHA256) {
    35f4:	f8bd 2070 	ldrh.w	r2, [sp, #112]	; 0x70
    35f8:	2a10      	cmp	r2, #16
    35fa:	d1f1      	bne.n	35e0 <bootutil_img_validate+0x5c>
            /*
             * Verify the SHA256 image hash.  This must always be
             * present.
             */
            if (len != sizeof(hash)) {
    35fc:	f8bd 3072 	ldrh.w	r3, [sp, #114]	; 0x72
    3600:	2b20      	cmp	r3, #32
    3602:	d120      	bne.n	3646 <FIH_LABEL_FIH_CALL_END_416+0x28>
                rc = -1;
                goto out;
            }
            rc = LOAD_IMAGE_DATA(hdr, fap, off, buf, sizeof(hash));
    3604:	aa0e      	add	r2, sp, #56	; 0x38
    3606:	991d      	ldr	r1, [sp, #116]	; 0x74
    3608:	4628      	mov	r0, r5
    360a:	f7fe fc6b 	bl	1ee4 <flash_area_read>
            if (rc) {
    360e:	4604      	mov	r4, r0
    3610:	b9b8      	cbnz	r0, 3642 <FIH_LABEL_FIH_CALL_END_416+0x24>

00003612 <FIH_LABEL_FIH_CALL_START_396>:
                goto out;
            }

            FIH_CALL(boot_fih_memequal, fih_rc, hash, buf, sizeof(hash));
    3612:	2220      	movs	r2, #32
    3614:	a90e      	add	r1, sp, #56	; 0x38
    3616:	a806      	add	r0, sp, #24
    3618:	f7ff fd94 	bl	3144 <boot_fih_memequal>
    361c:	4606      	mov	r6, r0

0000361e <FIH_LABEL_FIH_CALL_END_416>:
            if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
    361e:	4b0c      	ldr	r3, [pc, #48]	; (3650 <FIH_LABEL_FIH_CALL_END_416+0x32>)
    3620:	681b      	ldr	r3, [r3, #0]
                goto out;
            }

            sha256_valid = 1;
    3622:	2701      	movs	r7, #1
            if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
    3624:	4283      	cmp	r3, r0
    3626:	d0db      	beq.n	35e0 <bootutil_img_validate+0x5c>
            rc = LOAD_IMAGE_DATA(hdr, fap, off, buf, sizeof(hash));
    3628:	4627      	mov	r7, r4
    362a:	e004      	b.n	3636 <FIH_LABEL_FIH_CALL_END_416+0x18>
            security_counter_valid = fih_rc;
#endif /* MCUBOOT_HW_ROLLBACK_PROT */
        }
    }

    rc = !sha256_valid;
    362c:	fab7 f787 	clz	r7, r7
    3630:	097f      	lsrs	r7, r7, #5
        rc = -1;
        goto out;
    }
#endif

out:
    3632:	e000      	b.n	3636 <FIH_LABEL_FIH_CALL_END_416+0x18>
        rc = bootutil_tlv_iter_next(&it, &off, &len, &type);
    3634:	4607      	mov	r7, r0
    if (rc) {
    3636:	b907      	cbnz	r7, 363a <FIH_LABEL_FIH_CALL_END_416+0x1c>
    3638:	4637      	mov	r7, r6
        fih_rc = fih_int_encode(rc);
    }

    FIH_RET(fih_rc);
}
    363a:	4638      	mov	r0, r7
    363c:	b01e      	add	sp, #120	; 0x78
    363e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            rc = LOAD_IMAGE_DATA(hdr, fap, off, buf, sizeof(hash));
    3642:	4607      	mov	r7, r0
    3644:	e7f7      	b.n	3636 <FIH_LABEL_FIH_CALL_END_416+0x18>
                rc = -1;
    3646:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
    FIH_RET(fih_rc);
    364a:	e7f6      	b.n	363a <FIH_LABEL_FIH_CALL_END_416+0x1c>
    364c:	10000134 	.word	0x10000134
    3650:	100002a4 	.word	0x100002a4

00003654 <bootutil_tlv_iter_begin>:
 *          -1 on errors
 */
int
bootutil_tlv_iter_begin(struct image_tlv_iter *it, const struct image_header *hdr,
                        const struct flash_area *fap, uint16_t type, bool prot)
{
    3654:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3658:	b083      	sub	sp, #12
    uint32_t off_;
    struct image_tlv_info info;

    if (it == NULL || hdr == NULL || fap == NULL) {
    365a:	2800      	cmp	r0, #0
    365c:	d04a      	beq.n	36f4 <bootutil_tlv_iter_begin+0xa0>
    365e:	460c      	mov	r4, r1
    3660:	4617      	mov	r7, r2
    3662:	4699      	mov	r9, r3
    3664:	4606      	mov	r6, r0
    3666:	2900      	cmp	r1, #0
    3668:	d047      	beq.n	36fa <bootutil_tlv_iter_begin+0xa6>
    366a:	2a00      	cmp	r2, #0
    366c:	d048      	beq.n	3700 <bootutil_tlv_iter_begin+0xac>
        return -1;
    }

    off_ = BOOT_TLV_OFF(hdr);
    366e:	890d      	ldrh	r5, [r1, #8]
    3670:	68cb      	ldr	r3, [r1, #12]
    3672:	441d      	add	r5, r3
    if (LOAD_IMAGE_DATA(hdr, fap, off_, &info, sizeof(info))) {
    3674:	2304      	movs	r3, #4
    3676:	eb0d 0203 	add.w	r2, sp, r3
    367a:	4629      	mov	r1, r5
    367c:	4638      	mov	r0, r7
    367e:	f7fe fc31 	bl	1ee4 <flash_area_read>
    3682:	4680      	mov	r8, r0
    3684:	2800      	cmp	r0, #0
    3686:	d13e      	bne.n	3706 <bootutil_tlv_iter_begin+0xb2>
        return -1;
    }

    if (info.it_magic == IMAGE_TLV_PROT_INFO_MAGIC) {
    3688:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    368c:	f646 1308 	movw	r3, #26888	; 0x6908
    3690:	429a      	cmp	r2, r3
    3692:	d01e      	beq.n	36d2 <bootutil_tlv_iter_begin+0x7e>

        if (LOAD_IMAGE_DATA(hdr, fap, off_ + info.it_tlv_tot,
                            &info, sizeof(info))) {
            return -1;
        }
    } else if (hdr->ih_protect_tlv_size != 0) {
    3694:	8963      	ldrh	r3, [r4, #10]
    3696:	2b00      	cmp	r3, #0
    3698:	d13b      	bne.n	3712 <bootutil_tlv_iter_begin+0xbe>
        return -1;
    }

    if (info.it_magic != IMAGE_TLV_INFO_MAGIC) {
    369a:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    369e:	f646 1307 	movw	r3, #26887	; 0x6907
    36a2:	429a      	cmp	r2, r3
    36a4:	d138      	bne.n	3718 <bootutil_tlv_iter_begin+0xc4>
        return -1;
    }

    it->hdr = hdr;
    36a6:	6034      	str	r4, [r6, #0]
    it->fap = fap;
    36a8:	6077      	str	r7, [r6, #4]
    it->type = type;
    36aa:	f8a6 9008 	strh.w	r9, [r6, #8]
    it->prot = prot;
    36ae:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    36b2:	72b3      	strb	r3, [r6, #10]
    it->prot_end = off_ + it->hdr->ih_protect_tlv_size;
    36b4:	8963      	ldrh	r3, [r4, #10]
    36b6:	442b      	add	r3, r5
    36b8:	60f3      	str	r3, [r6, #12]
    it->tlv_end = off_ + it->hdr->ih_protect_tlv_size + info.it_tlv_tot;
    36ba:	8963      	ldrh	r3, [r4, #10]
    36bc:	442b      	add	r3, r5
    36be:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    36c2:	4413      	add	r3, r2
    36c4:	6173      	str	r3, [r6, #20]
    // position on first TLV
    it->tlv_off = off_ + sizeof(info);
    36c6:	3504      	adds	r5, #4
    36c8:	6135      	str	r5, [r6, #16]
    return 0;
}
    36ca:	4640      	mov	r0, r8
    36cc:	b003      	add	sp, #12
    36ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if (hdr->ih_protect_tlv_size != info.it_tlv_tot) {
    36d2:	8963      	ldrh	r3, [r4, #10]
    36d4:	f8bd 1006 	ldrh.w	r1, [sp, #6]
    36d8:	428b      	cmp	r3, r1
    36da:	d117      	bne.n	370c <bootutil_tlv_iter_begin+0xb8>
        if (LOAD_IMAGE_DATA(hdr, fap, off_ + info.it_tlv_tot,
    36dc:	2304      	movs	r3, #4
    36de:	eb0d 0203 	add.w	r2, sp, r3
    36e2:	4429      	add	r1, r5
    36e4:	4638      	mov	r0, r7
    36e6:	f7fe fbfd 	bl	1ee4 <flash_area_read>
    36ea:	2800      	cmp	r0, #0
    36ec:	d0d5      	beq.n	369a <bootutil_tlv_iter_begin+0x46>
            return -1;
    36ee:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    36f2:	e7ea      	b.n	36ca <bootutil_tlv_iter_begin+0x76>
        return -1;
    36f4:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    36f8:	e7e7      	b.n	36ca <bootutil_tlv_iter_begin+0x76>
    36fa:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    36fe:	e7e4      	b.n	36ca <bootutil_tlv_iter_begin+0x76>
    3700:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    3704:	e7e1      	b.n	36ca <bootutil_tlv_iter_begin+0x76>
        return -1;
    3706:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    370a:	e7de      	b.n	36ca <bootutil_tlv_iter_begin+0x76>
            return -1;
    370c:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    3710:	e7db      	b.n	36ca <bootutil_tlv_iter_begin+0x76>
        return -1;
    3712:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    3716:	e7d8      	b.n	36ca <bootutil_tlv_iter_begin+0x76>
        return -1;
    3718:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    371c:	e7d5      	b.n	36ca <bootutil_tlv_iter_begin+0x76>

0000371e <bootutil_tlv_iter_next>:
                       uint16_t *type)
{
    struct image_tlv tlv;
    int rc;

    if (it == NULL || it->hdr == NULL || it->fap == NULL) {
    371e:	2800      	cmp	r0, #0
    3720:	d04d      	beq.n	37be <bootutil_tlv_iter_next+0xa0>
{
    3722:	b5f0      	push	{r4, r5, r6, r7, lr}
    3724:	b083      	sub	sp, #12
    3726:	460f      	mov	r7, r1
    3728:	4616      	mov	r6, r2
    372a:	461d      	mov	r5, r3
    372c:	4604      	mov	r4, r0
    if (it == NULL || it->hdr == NULL || it->fap == NULL) {
    372e:	6803      	ldr	r3, [r0, #0]
    3730:	2b00      	cmp	r3, #0
    3732:	d048      	beq.n	37c6 <bootutil_tlv_iter_next+0xa8>
    3734:	6843      	ldr	r3, [r0, #4]
    3736:	bb0b      	cbnz	r3, 377c <bootutil_tlv_iter_next+0x5e>
        return -1;
    3738:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    373c:	e03a      	b.n	37b4 <bootutil_tlv_iter_next+0x96>
    while (it->tlv_off < it->tlv_end) {
        if (it->hdr->ih_protect_tlv_size > 0 && it->tlv_off == it->prot_end) {
            it->tlv_off += sizeof(struct image_tlv_info);
        }

        rc = LOAD_IMAGE_DATA(it->hdr, it->fap, it->tlv_off, &tlv, sizeof tlv);
    373e:	2304      	movs	r3, #4
    3740:	eb0d 0203 	add.w	r2, sp, r3
    3744:	6921      	ldr	r1, [r4, #16]
    3746:	6860      	ldr	r0, [r4, #4]
    3748:	f7fe fbcc 	bl	1ee4 <flash_area_read>
        if (rc) {
    374c:	4601      	mov	r1, r0
    374e:	2800      	cmp	r0, #0
    3750:	d13c      	bne.n	37cc <bootutil_tlv_iter_next+0xae>
            return -1;
        }

        /* No more TLVs in the protected area */
        if (it->prot && it->tlv_off >= it->prot_end) {
    3752:	7aa3      	ldrb	r3, [r4, #10]
    3754:	b11b      	cbz	r3, 375e <bootutil_tlv_iter_next+0x40>
    3756:	6922      	ldr	r2, [r4, #16]
    3758:	68e3      	ldr	r3, [r4, #12]
    375a:	429a      	cmp	r2, r3
    375c:	d239      	bcs.n	37d2 <bootutil_tlv_iter_next+0xb4>
            return 1;
        }

        if (it->type == IMAGE_TLV_ANY || tlv.it_type == it->type) {
    375e:	8923      	ldrh	r3, [r4, #8]
    3760:	f64f 72ff 	movw	r2, #65535	; 0xffff
    3764:	4293      	cmp	r3, r2
    3766:	d017      	beq.n	3798 <bootutil_tlv_iter_next+0x7a>
    3768:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    376c:	4293      	cmp	r3, r2
    376e:	d013      	beq.n	3798 <bootutil_tlv_iter_next+0x7a>
            *len = tlv.it_len;
            it->tlv_off += sizeof(tlv) + tlv.it_len;
            return 0;
        }

        it->tlv_off += sizeof(tlv) + tlv.it_len;
    3770:	f8bd 0006 	ldrh.w	r0, [sp, #6]
    3774:	6923      	ldr	r3, [r4, #16]
    3776:	4418      	add	r0, r3
    3778:	3004      	adds	r0, #4
    377a:	6120      	str	r0, [r4, #16]
    while (it->tlv_off < it->tlv_end) {
    377c:	6920      	ldr	r0, [r4, #16]
    377e:	6963      	ldr	r3, [r4, #20]
    3780:	4298      	cmp	r0, r3
    3782:	d21a      	bcs.n	37ba <bootutil_tlv_iter_next+0x9c>
        if (it->hdr->ih_protect_tlv_size > 0 && it->tlv_off == it->prot_end) {
    3784:	6823      	ldr	r3, [r4, #0]
    3786:	895b      	ldrh	r3, [r3, #10]
    3788:	2b00      	cmp	r3, #0
    378a:	d0d8      	beq.n	373e <bootutil_tlv_iter_next+0x20>
    378c:	68e3      	ldr	r3, [r4, #12]
    378e:	4283      	cmp	r3, r0
    3790:	d1d5      	bne.n	373e <bootutil_tlv_iter_next+0x20>
            it->tlv_off += sizeof(struct image_tlv_info);
    3792:	3004      	adds	r0, #4
    3794:	6120      	str	r0, [r4, #16]
    3796:	e7d2      	b.n	373e <bootutil_tlv_iter_next+0x20>
            if (type != NULL) {
    3798:	b115      	cbz	r5, 37a0 <bootutil_tlv_iter_next+0x82>
                *type = tlv.it_type;
    379a:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    379e:	802b      	strh	r3, [r5, #0]
            *off = it->tlv_off + sizeof(tlv);
    37a0:	6923      	ldr	r3, [r4, #16]
    37a2:	3304      	adds	r3, #4
    37a4:	603b      	str	r3, [r7, #0]
            *len = tlv.it_len;
    37a6:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    37aa:	8033      	strh	r3, [r6, #0]
            it->tlv_off += sizeof(tlv) + tlv.it_len;
    37ac:	6922      	ldr	r2, [r4, #16]
    37ae:	4413      	add	r3, r2
    37b0:	3304      	adds	r3, #4
    37b2:	6123      	str	r3, [r4, #16]
    }

    return 1;
}
    37b4:	4608      	mov	r0, r1
    37b6:	b003      	add	sp, #12
    37b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return 1;
    37ba:	2101      	movs	r1, #1
    37bc:	e7fa      	b.n	37b4 <bootutil_tlv_iter_next+0x96>
        return -1;
    37be:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
}
    37c2:	4608      	mov	r0, r1
    37c4:	4770      	bx	lr
        return -1;
    37c6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    37ca:	e7f3      	b.n	37b4 <bootutil_tlv_iter_next+0x96>
            return -1;
    37cc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    37d0:	e7f0      	b.n	37b4 <bootutil_tlv_iter_next+0x96>
            return 1;
    37d2:	2101      	movs	r1, #1
    37d4:	e7ee      	b.n	37b4 <bootutil_tlv_iter_next+0x96>

000037d6 <flash_area_id_from_multi_image_slot>:
#include <flash_map/flash_map.h>
#include <flash_map_backend/flash_map_backend.h>

int flash_area_id_from_multi_image_slot(int image_index, int slot)
{
    switch (slot) {
    37d6:	b119      	cbz	r1, 37e0 <flash_area_id_from_multi_image_slot+0xa>
    37d8:	2901      	cmp	r1, #1
    37da:	d103      	bne.n	37e4 <flash_area_id_from_multi_image_slot+0xe>
    case 0: return FLASH_AREA_IMAGE_PRIMARY(image_index);
    case 1: return FLASH_AREA_IMAGE_SECONDARY(image_index);
    37dc:	2002      	movs	r0, #2
    37de:	4770      	bx	lr
    switch (slot) {
    37e0:	2001      	movs	r0, #1
    37e2:	4770      	bx	lr
#if MCUBOOT_SWAP_USING_SCRATCH
    case 2: return FLASH_AREA_IMAGE_SCRATCH;
#endif
    }
    return 255;
    37e4:	20ff      	movs	r0, #255	; 0xff
}
    37e6:	4770      	bx	lr

000037e8 <mbedtls_sha256_init>:
    (b)[(i) + 3] = (unsigned char) ( (n)       );       \
} while( 0 )
#endif

void mbedtls_sha256_init( mbedtls_sha256_context *ctx )
{
    37e8:	b508      	push	{r3, lr}
    SHA256_VALIDATE( ctx != NULL );

    memset( ctx, 0, sizeof( mbedtls_sha256_context ) );
    37ea:	226c      	movs	r2, #108	; 0x6c
    37ec:	2100      	movs	r1, #0
    37ee:	f7fe fa76 	bl	1cde <memset>
}
    37f2:	bd08      	pop	{r3, pc}

000037f4 <mbedtls_sha256_starts_ret>:
int mbedtls_sha256_starts_ret( mbedtls_sha256_context *ctx, int is224 )
{
    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( is224 == 0 || is224 == 1 );

    ctx->total[0] = 0;
    37f4:	2300      	movs	r3, #0
    37f6:	6003      	str	r3, [r0, #0]
    ctx->total[1] = 0;
    37f8:	6043      	str	r3, [r0, #4]

    if( is224 == 0 )
    37fa:	460b      	mov	r3, r1
    37fc:	b9b9      	cbnz	r1, 382e <mbedtls_sha256_starts_ret+0x3a>
    {
        /* SHA-256 */
        ctx->state[0] = 0x6A09E667;
    37fe:	4a19      	ldr	r2, [pc, #100]	; (3864 <mbedtls_sha256_starts_ret+0x70>)
    3800:	6082      	str	r2, [r0, #8]
        ctx->state[1] = 0xBB67AE85;
    3802:	4a19      	ldr	r2, [pc, #100]	; (3868 <mbedtls_sha256_starts_ret+0x74>)
    3804:	60c2      	str	r2, [r0, #12]
        ctx->state[2] = 0x3C6EF372;
    3806:	4a19      	ldr	r2, [pc, #100]	; (386c <mbedtls_sha256_starts_ret+0x78>)
    3808:	6102      	str	r2, [r0, #16]
        ctx->state[3] = 0xA54FF53A;
    380a:	4a19      	ldr	r2, [pc, #100]	; (3870 <mbedtls_sha256_starts_ret+0x7c>)
    380c:	6142      	str	r2, [r0, #20]
        ctx->state[4] = 0x510E527F;
    380e:	4a19      	ldr	r2, [pc, #100]	; (3874 <mbedtls_sha256_starts_ret+0x80>)
    3810:	6182      	str	r2, [r0, #24]
        ctx->state[5] = 0x9B05688C;
    3812:	4a19      	ldr	r2, [pc, #100]	; (3878 <mbedtls_sha256_starts_ret+0x84>)
    3814:	61c2      	str	r2, [r0, #28]
        ctx->state[6] = 0x1F83D9AB;
    3816:	4a19      	ldr	r2, [pc, #100]	; (387c <mbedtls_sha256_starts_ret+0x88>)
    3818:	6202      	str	r2, [r0, #32]
        ctx->state[7] = 0x5BE0CD19;
    381a:	f102 5274 	add.w	r2, r2, #1023410176	; 0x3d000000
    381e:	f5a2 0223 	sub.w	r2, r2, #10682368	; 0xa30000
    3822:	f6a2 4292 	subw	r2, r2, #3218	; 0xc92
    3826:	6242      	str	r2, [r0, #36]	; 0x24
        ctx->state[5] = 0x68581511;
        ctx->state[6] = 0x64F98FA7;
        ctx->state[7] = 0xBEFA4FA4;
    }

    ctx->is224 = is224;
    3828:	6683      	str	r3, [r0, #104]	; 0x68

    return( 0 );
}
    382a:	2000      	movs	r0, #0
    382c:	4770      	bx	lr
        ctx->state[0] = 0xC1059ED8;
    382e:	4a14      	ldr	r2, [pc, #80]	; (3880 <mbedtls_sha256_starts_ret+0x8c>)
    3830:	6082      	str	r2, [r0, #8]
        ctx->state[1] = 0x367CD507;
    3832:	4a14      	ldr	r2, [pc, #80]	; (3884 <mbedtls_sha256_starts_ret+0x90>)
    3834:	60c2      	str	r2, [r0, #12]
        ctx->state[2] = 0x3070DD17;
    3836:	f102 4279 	add.w	r2, r2, #4177526784	; 0xf9000000
    383a:	f502 0274 	add.w	r2, r2, #15990784	; 0xf40000
    383e:	f502 6201 	add.w	r2, r2, #2064	; 0x810
    3842:	6102      	str	r2, [r0, #16]
        ctx->state[3] = 0xF70E5939;
    3844:	4a10      	ldr	r2, [pc, #64]	; (3888 <mbedtls_sha256_starts_ret+0x94>)
    3846:	6142      	str	r2, [r0, #20]
        ctx->state[4] = 0xFFC00B31;
    3848:	4a10      	ldr	r2, [pc, #64]	; (388c <mbedtls_sha256_starts_ret+0x98>)
    384a:	6182      	str	r2, [r0, #24]
        ctx->state[5] = 0x68581511;
    384c:	f102 42d1 	add.w	r2, r2, #1753219072	; 0x68800000
    3850:	f502 12c0 	add.w	r2, r2, #1572864	; 0x180000
    3854:	f502 621e 	add.w	r2, r2, #2528	; 0x9e0
    3858:	61c2      	str	r2, [r0, #28]
        ctx->state[6] = 0x64F98FA7;
    385a:	4a0d      	ldr	r2, [pc, #52]	; (3890 <mbedtls_sha256_starts_ret+0x9c>)
    385c:	6202      	str	r2, [r0, #32]
        ctx->state[7] = 0xBEFA4FA4;
    385e:	4a0d      	ldr	r2, [pc, #52]	; (3894 <mbedtls_sha256_starts_ret+0xa0>)
    3860:	6242      	str	r2, [r0, #36]	; 0x24
    3862:	e7e1      	b.n	3828 <mbedtls_sha256_starts_ret+0x34>
    3864:	6a09e667 	.word	0x6a09e667
    3868:	bb67ae85 	.word	0xbb67ae85
    386c:	3c6ef372 	.word	0x3c6ef372
    3870:	a54ff53a 	.word	0xa54ff53a
    3874:	510e527f 	.word	0x510e527f
    3878:	9b05688c 	.word	0x9b05688c
    387c:	1f83d9ab 	.word	0x1f83d9ab
    3880:	c1059ed8 	.word	0xc1059ed8
    3884:	367cd507 	.word	0x367cd507
    3888:	f70e5939 	.word	0xf70e5939
    388c:	ffc00b31 	.word	0xffc00b31
    3890:	64f98fa7 	.word	0x64f98fa7
    3894:	befa4fa4 	.word	0xbefa4fa4

00003898 <mbedtls_internal_sha256_process>:
        (d) += local.temp1; (h) = local.temp1 + local.temp2;        \
    } while( 0 )

int mbedtls_internal_sha256_process( mbedtls_sha256_context *ctx,
                                const unsigned char data[64] )
{
    3898:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    389c:	b0ca      	sub	sp, #296	; 0x128
    unsigned int i;

    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( (const unsigned char *)data != NULL );

    for( i = 0; i < 8; i++ )
    389e:	2300      	movs	r3, #0
    38a0:	e007      	b.n	38b2 <mbedtls_internal_sha256_process+0x1a>
        local.A[i] = ctx->state[i];
    38a2:	1c9a      	adds	r2, r3, #2
    38a4:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
    38a8:	f103 0242 	add.w	r2, r3, #66	; 0x42
    38ac:	f84d 4022 	str.w	r4, [sp, r2, lsl #2]
    for( i = 0; i < 8; i++ )
    38b0:	3301      	adds	r3, #1
    38b2:	2b07      	cmp	r3, #7
    38b4:	d9f5      	bls.n	38a2 <mbedtls_internal_sha256_process+0xa>

#if defined(MBEDTLS_SHA256_SMALLER)
    for( i = 0; i < 64; i++ )
    38b6:	2200      	movs	r2, #0
    38b8:	e04e      	b.n	3958 <mbedtls_internal_sha256_process+0xc0>
    {
        if( i < 16 )
            GET_UINT32_BE( local.W[i], data, 4 * i );
    38ba:	f811 5022 	ldrb.w	r5, [r1, r2, lsl #2]
    38be:	eb01 0482 	add.w	r4, r1, r2, lsl #2
    38c2:	7863      	ldrb	r3, [r4, #1]
    38c4:	041b      	lsls	r3, r3, #16
    38c6:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
    38ca:	78a5      	ldrb	r5, [r4, #2]
    38cc:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    38d0:	78e4      	ldrb	r4, [r4, #3]
    38d2:	4323      	orrs	r3, r4
    38d4:	1c94      	adds	r4, r2, #2
    38d6:	f84d 3024 	str.w	r3, [sp, r4, lsl #2]
        else
            R( i );

        P( local.A[0], local.A[1], local.A[2], local.A[3], local.A[4],
    38da:	9b49      	ldr	r3, [sp, #292]	; 0x124
    38dc:	9c46      	ldr	r4, [sp, #280]	; 0x118
    38de:	ea4f 25f4 	mov.w	r5, r4, ror #11
    38e2:	ea85 15b4 	eor.w	r5, r5, r4, ror #6
    38e6:	ea85 6574 	eor.w	r5, r5, r4, ror #25
    38ea:	442b      	add	r3, r5
    38ec:	9e48      	ldr	r6, [sp, #288]	; 0x120
    38ee:	9f47      	ldr	r7, [sp, #284]	; 0x11c
    38f0:	ea86 0507 	eor.w	r5, r6, r7
    38f4:	4025      	ands	r5, r4
    38f6:	4075      	eors	r5, r6
    38f8:	442b      	add	r3, r5
    38fa:	4d35      	ldr	r5, [pc, #212]	; (39d0 <mbedtls_internal_sha256_process+0x138>)
    38fc:	f855 5022 	ldr.w	r5, [r5, r2, lsl #2]
    3900:	442b      	add	r3, r5
    3902:	1c95      	adds	r5, r2, #2
    3904:	f85d 5025 	ldr.w	r5, [sp, r5, lsl #2]
    3908:	442b      	add	r3, r5
    390a:	f8dd e108 	ldr.w	lr, [sp, #264]	; 0x108
    390e:	ea4f 3c7e 	mov.w	ip, lr, ror #13
    3912:	ea8c 0cbe 	eor.w	ip, ip, lr, ror #2
    3916:	ea8c 5cbe 	eor.w	ip, ip, lr, ror #22
    391a:	f8dd 810c 	ldr.w	r8, [sp, #268]	; 0x10c
    391e:	ea0e 0508 	and.w	r5, lr, r8
    3922:	f8dd 9110 	ldr.w	r9, [sp, #272]	; 0x110
    3926:	ea4e 0a08 	orr.w	sl, lr, r8
    392a:	ea09 0a0a 	and.w	sl, r9, sl
    392e:	ea45 050a 	orr.w	r5, r5, sl
    3932:	44ac      	add	ip, r5
    3934:	f8cd c004 	str.w	ip, [sp, #4]
    3938:	9d45      	ldr	r5, [sp, #276]	; 0x114
    393a:	441d      	add	r5, r3
    393c:	4463      	add	r3, ip
           local.A[5], local.A[6], local.A[7], local.W[i], K[i] );

        local.temp1 = local.A[7]; local.A[7] = local.A[6];
    393e:	9300      	str	r3, [sp, #0]
    3940:	9649      	str	r6, [sp, #292]	; 0x124
        local.A[6] = local.A[5]; local.A[5] = local.A[4];
    3942:	9748      	str	r7, [sp, #288]	; 0x120
    3944:	9447      	str	r4, [sp, #284]	; 0x11c
        local.A[4] = local.A[3]; local.A[3] = local.A[2];
    3946:	9546      	str	r5, [sp, #280]	; 0x118
    3948:	f8cd 9114 	str.w	r9, [sp, #276]	; 0x114
        local.A[2] = local.A[1]; local.A[1] = local.A[0];
    394c:	f8cd 8110 	str.w	r8, [sp, #272]	; 0x110
    3950:	f8cd e10c 	str.w	lr, [sp, #268]	; 0x10c
        local.A[0] = local.temp1;
    3954:	9342      	str	r3, [sp, #264]	; 0x108
    for( i = 0; i < 64; i++ )
    3956:	3201      	adds	r2, #1
    3958:	2a3f      	cmp	r2, #63	; 0x3f
    395a:	d821      	bhi.n	39a0 <mbedtls_internal_sha256_process+0x108>
        if( i < 16 )
    395c:	2a0f      	cmp	r2, #15
    395e:	d9ac      	bls.n	38ba <mbedtls_internal_sha256_process+0x22>
            R( i );
    3960:	f85d 4022 	ldr.w	r4, [sp, r2, lsl #2]
    3964:	ea4f 43f4 	mov.w	r3, r4, ror #19
    3968:	ea83 4374 	eor.w	r3, r3, r4, ror #17
    396c:	ea83 2394 	eor.w	r3, r3, r4, lsr #10
    3970:	1f54      	subs	r4, r2, #5
    3972:	f85d 4024 	ldr.w	r4, [sp, r4, lsl #2]
    3976:	4423      	add	r3, r4
    3978:	f1a2 040d 	sub.w	r4, r2, #13
    397c:	f85d 5024 	ldr.w	r5, [sp, r4, lsl #2]
    3980:	ea4f 44b5 	mov.w	r4, r5, ror #18
    3984:	ea84 14f5 	eor.w	r4, r4, r5, ror #7
    3988:	ea84 04d5 	eor.w	r4, r4, r5, lsr #3
    398c:	4423      	add	r3, r4
    398e:	f1a2 040e 	sub.w	r4, r2, #14
    3992:	f85d 4024 	ldr.w	r4, [sp, r4, lsl #2]
    3996:	4423      	add	r3, r4
    3998:	1c94      	adds	r4, r2, #2
    399a:	f84d 3024 	str.w	r3, [sp, r4, lsl #2]
    399e:	e79c      	b.n	38da <mbedtls_internal_sha256_process+0x42>
        P( local.A[1], local.A[2], local.A[3], local.A[4], local.A[5],
           local.A[6], local.A[7], local.A[0], R(i+7), K[i+7] );
    }
#endif /* MBEDTLS_SHA256_SMALLER */

    for( i = 0; i < 8; i++ )
    39a0:	2300      	movs	r3, #0
    39a2:	e00a      	b.n	39ba <mbedtls_internal_sha256_process+0x122>
        ctx->state[i] += local.A[i];
    39a4:	f103 0242 	add.w	r2, r3, #66	; 0x42
    39a8:	f85d 4022 	ldr.w	r4, [sp, r2, lsl #2]
    39ac:	1c99      	adds	r1, r3, #2
    39ae:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
    39b2:	4422      	add	r2, r4
    39b4:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
    for( i = 0; i < 8; i++ )
    39b8:	3301      	adds	r3, #1
    39ba:	2b07      	cmp	r3, #7
    39bc:	d9f2      	bls.n	39a4 <mbedtls_internal_sha256_process+0x10c>

    /* Zeroise buffers and variables to clear sensitive data from memory. */
    mbedtls_platform_zeroize( &local, sizeof( local ) );
    39be:	f44f 7194 	mov.w	r1, #296	; 0x128
    39c2:	4668      	mov	r0, sp
    39c4:	f000 f8ea 	bl	3b9c <mbedtls_platform_zeroize>

    return( 0 );
}
    39c8:	2000      	movs	r0, #0
    39ca:	b04a      	add	sp, #296	; 0x128
    39cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    39d0:	00004158 	.word	0x00004158

000039d4 <mbedtls_sha256_update_ret>:
 * SHA-256 process buffer
 */
int mbedtls_sha256_update_ret( mbedtls_sha256_context *ctx,
                               const unsigned char *input,
                               size_t ilen )
{
    39d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint32_t left;

    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( ilen == 0 || input != NULL );

    if( ilen == 0 )
    39d8:	b3da      	cbz	r2, 3a52 <mbedtls_sha256_update_ret+0x7e>
    39da:	4606      	mov	r6, r0
    39dc:	460d      	mov	r5, r1
    39de:	4614      	mov	r4, r2
        return( 0 );

    left = ctx->total[0] & 0x3F;
    39e0:	6803      	ldr	r3, [r0, #0]
    39e2:	f003 073f 	and.w	r7, r3, #63	; 0x3f
    fill = 64 - left;
    39e6:	f1c7 0840 	rsb	r8, r7, #64	; 0x40

    ctx->total[0] += (uint32_t) ilen;
    39ea:	4413      	add	r3, r2
    39ec:	6003      	str	r3, [r0, #0]
    ctx->total[0] &= 0xFFFFFFFF;

    if( ctx->total[0] < (uint32_t) ilen )
    39ee:	4293      	cmp	r3, r2
    39f0:	d202      	bcs.n	39f8 <mbedtls_sha256_update_ret+0x24>
        ctx->total[1]++;
    39f2:	6843      	ldr	r3, [r0, #4]
    39f4:	3301      	adds	r3, #1
    39f6:	6043      	str	r3, [r0, #4]

    if( left && ilen >= fill )
    39f8:	b10f      	cbz	r7, 39fe <mbedtls_sha256_update_ret+0x2a>
    39fa:	4544      	cmp	r4, r8
    39fc:	d20a      	bcs.n	3a14 <mbedtls_sha256_update_ret+0x40>
        input += fill;
        ilen  -= fill;
        left = 0;
    }

    while( ilen >= 64 )
    39fe:	2c3f      	cmp	r4, #63	; 0x3f
    3a00:	d91b      	bls.n	3a3a <mbedtls_sha256_update_ret+0x66>
    {
        if( ( ret = mbedtls_internal_sha256_process( ctx, input ) ) != 0 )
    3a02:	4629      	mov	r1, r5
    3a04:	4630      	mov	r0, r6
    3a06:	f7ff ff47 	bl	3898 <mbedtls_internal_sha256_process>
    3a0a:	4603      	mov	r3, r0
    3a0c:	bb10      	cbnz	r0, 3a54 <mbedtls_sha256_update_ret+0x80>
            return( ret );

        input += 64;
    3a0e:	3540      	adds	r5, #64	; 0x40
        ilen  -= 64;
    3a10:	3c40      	subs	r4, #64	; 0x40
    3a12:	e7f4      	b.n	39fe <mbedtls_sha256_update_ret+0x2a>
        memcpy( (void *) (ctx->buffer + left), input, fill );
    3a14:	f106 0928 	add.w	r9, r6, #40	; 0x28
    3a18:	4642      	mov	r2, r8
    3a1a:	4629      	mov	r1, r5
    3a1c:	eb09 0007 	add.w	r0, r9, r7
    3a20:	f7fe f950 	bl	1cc4 <memcpy>
        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
    3a24:	4649      	mov	r1, r9
    3a26:	4630      	mov	r0, r6
    3a28:	f7ff ff36 	bl	3898 <mbedtls_internal_sha256_process>
    3a2c:	4603      	mov	r3, r0
    3a2e:	b988      	cbnz	r0, 3a54 <mbedtls_sha256_update_ret+0x80>
        input += fill;
    3a30:	4445      	add	r5, r8
        ilen  -= fill;
    3a32:	3f40      	subs	r7, #64	; 0x40
    3a34:	443c      	add	r4, r7
        left = 0;
    3a36:	2700      	movs	r7, #0
    3a38:	e7e1      	b.n	39fe <mbedtls_sha256_update_ret+0x2a>
    }

    if( ilen > 0 )
    3a3a:	b90c      	cbnz	r4, 3a40 <mbedtls_sha256_update_ret+0x6c>
        memcpy( (void *) (ctx->buffer + left), input, ilen );

    return( 0 );
    3a3c:	2300      	movs	r3, #0
    3a3e:	e009      	b.n	3a54 <mbedtls_sha256_update_ret+0x80>
        memcpy( (void *) (ctx->buffer + left), input, ilen );
    3a40:	f106 0028 	add.w	r0, r6, #40	; 0x28
    3a44:	4622      	mov	r2, r4
    3a46:	4629      	mov	r1, r5
    3a48:	4438      	add	r0, r7
    3a4a:	f7fe f93b 	bl	1cc4 <memcpy>
    return( 0 );
    3a4e:	2300      	movs	r3, #0
    3a50:	e000      	b.n	3a54 <mbedtls_sha256_update_ret+0x80>
        return( 0 );
    3a52:	2300      	movs	r3, #0
}
    3a54:	4618      	mov	r0, r3
    3a56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00003a5a <mbedtls_sha256_finish_ret>:
/*
 * SHA-256 final digest
 */
int mbedtls_sha256_finish_ret( mbedtls_sha256_context *ctx,
                               unsigned char output[32] )
{
    3a5a:	b570      	push	{r4, r5, r6, lr}
    3a5c:	4604      	mov	r4, r0
    3a5e:	460d      	mov	r5, r1
    SHA256_VALIDATE_RET( (unsigned char *)output != NULL );

    /*
     * Add padding: 0x80 then 0x00 until 8 bytes remain for the length
     */
    used = ctx->total[0] & 0x3F;
    3a60:	6803      	ldr	r3, [r0, #0]
    3a62:	f003 033f 	and.w	r3, r3, #63	; 0x3f

    ctx->buffer[used++] = 0x80;
    3a66:	1c58      	adds	r0, r3, #1
    3a68:	4423      	add	r3, r4
    3a6a:	2280      	movs	r2, #128	; 0x80
    3a6c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( used <= 56 )
    3a70:	2838      	cmp	r0, #56	; 0x38
    3a72:	d87c      	bhi.n	3b6e <mbedtls_sha256_finish_ret+0x114>
    {
        /* Enough room for padding + length in current block */
        memset( ctx->buffer + used, 0, 56 - used );
    3a74:	f104 0328 	add.w	r3, r4, #40	; 0x28
    3a78:	f1c0 0238 	rsb	r2, r0, #56	; 0x38
    3a7c:	2100      	movs	r1, #0
    3a7e:	4418      	add	r0, r3
    3a80:	f7fe f92d 	bl	1cde <memset>
    }

    /*
     * Add message length
     */
    high = ( ctx->total[0] >> 29 )
    3a84:	6822      	ldr	r2, [r4, #0]
         | ( ctx->total[1] <<  3 );
    3a86:	6863      	ldr	r3, [r4, #4]
    3a88:	00db      	lsls	r3, r3, #3
    high = ( ctx->total[0] >> 29 )
    3a8a:	ea43 7052 	orr.w	r0, r3, r2, lsr #29
    low  = ( ctx->total[0] <<  3 );
    3a8e:	00d1      	lsls	r1, r2, #3

    PUT_UINT32_BE( high, ctx->buffer, 56 );
    3a90:	0e1e      	lsrs	r6, r3, #24
    3a92:	f884 6060 	strb.w	r6, [r4, #96]	; 0x60
    3a96:	f3c3 4607 	ubfx	r6, r3, #16, #8
    3a9a:	f884 6061 	strb.w	r6, [r4, #97]	; 0x61
    3a9e:	f3c3 2307 	ubfx	r3, r3, #8, #8
    3aa2:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
    3aa6:	f884 0063 	strb.w	r0, [r4, #99]	; 0x63
    PUT_UINT32_BE( low,  ctx->buffer, 60 );
    3aaa:	f3c2 5347 	ubfx	r3, r2, #21, #8
    3aae:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    3ab2:	f3c2 3347 	ubfx	r3, r2, #13, #8
    3ab6:	f884 3065 	strb.w	r3, [r4, #101]	; 0x65
    3aba:	f3c2 1247 	ubfx	r2, r2, #5, #8
    3abe:	f884 2066 	strb.w	r2, [r4, #102]	; 0x66
    3ac2:	f884 1067 	strb.w	r1, [r4, #103]	; 0x67

    if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
    3ac6:	f104 0128 	add.w	r1, r4, #40	; 0x28
    3aca:	4620      	mov	r0, r4
    3acc:	f7ff fee4 	bl	3898 <mbedtls_internal_sha256_process>
    3ad0:	4603      	mov	r3, r0
    3ad2:	2800      	cmp	r0, #0
    3ad4:	d159      	bne.n	3b8a <mbedtls_sha256_finish_ret+0x130>
        return( ret );

    /*
     * Output final state
     */
    PUT_UINT32_BE( ctx->state[0], output,  0 );
    3ad6:	7ae2      	ldrb	r2, [r4, #11]
    3ad8:	702a      	strb	r2, [r5, #0]
    3ada:	7aa2      	ldrb	r2, [r4, #10]
    3adc:	706a      	strb	r2, [r5, #1]
    3ade:	7a62      	ldrb	r2, [r4, #9]
    3ae0:	70aa      	strb	r2, [r5, #2]
    3ae2:	7a22      	ldrb	r2, [r4, #8]
    3ae4:	70ea      	strb	r2, [r5, #3]
    PUT_UINT32_BE( ctx->state[1], output,  4 );
    3ae6:	7be2      	ldrb	r2, [r4, #15]
    3ae8:	712a      	strb	r2, [r5, #4]
    3aea:	7ba2      	ldrb	r2, [r4, #14]
    3aec:	716a      	strb	r2, [r5, #5]
    3aee:	7b62      	ldrb	r2, [r4, #13]
    3af0:	71aa      	strb	r2, [r5, #6]
    3af2:	7b22      	ldrb	r2, [r4, #12]
    3af4:	71ea      	strb	r2, [r5, #7]
    PUT_UINT32_BE( ctx->state[2], output,  8 );
    3af6:	7ce2      	ldrb	r2, [r4, #19]
    3af8:	722a      	strb	r2, [r5, #8]
    3afa:	7ca2      	ldrb	r2, [r4, #18]
    3afc:	726a      	strb	r2, [r5, #9]
    3afe:	7c62      	ldrb	r2, [r4, #17]
    3b00:	72aa      	strb	r2, [r5, #10]
    3b02:	7c22      	ldrb	r2, [r4, #16]
    3b04:	72ea      	strb	r2, [r5, #11]
    PUT_UINT32_BE( ctx->state[3], output, 12 );
    3b06:	7de2      	ldrb	r2, [r4, #23]
    3b08:	732a      	strb	r2, [r5, #12]
    3b0a:	7da2      	ldrb	r2, [r4, #22]
    3b0c:	736a      	strb	r2, [r5, #13]
    3b0e:	7d62      	ldrb	r2, [r4, #21]
    3b10:	73aa      	strb	r2, [r5, #14]
    3b12:	7d22      	ldrb	r2, [r4, #20]
    3b14:	73ea      	strb	r2, [r5, #15]
    PUT_UINT32_BE( ctx->state[4], output, 16 );
    3b16:	7ee2      	ldrb	r2, [r4, #27]
    3b18:	742a      	strb	r2, [r5, #16]
    3b1a:	7ea2      	ldrb	r2, [r4, #26]
    3b1c:	746a      	strb	r2, [r5, #17]
    3b1e:	7e62      	ldrb	r2, [r4, #25]
    3b20:	74aa      	strb	r2, [r5, #18]
    3b22:	7e22      	ldrb	r2, [r4, #24]
    3b24:	74ea      	strb	r2, [r5, #19]
    PUT_UINT32_BE( ctx->state[5], output, 20 );
    3b26:	7fe2      	ldrb	r2, [r4, #31]
    3b28:	752a      	strb	r2, [r5, #20]
    3b2a:	7fa2      	ldrb	r2, [r4, #30]
    3b2c:	756a      	strb	r2, [r5, #21]
    3b2e:	7f62      	ldrb	r2, [r4, #29]
    3b30:	75aa      	strb	r2, [r5, #22]
    3b32:	7f22      	ldrb	r2, [r4, #28]
    3b34:	75ea      	strb	r2, [r5, #23]
    PUT_UINT32_BE( ctx->state[6], output, 24 );
    3b36:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
    3b3a:	762a      	strb	r2, [r5, #24]
    3b3c:	f894 2022 	ldrb.w	r2, [r4, #34]	; 0x22
    3b40:	766a      	strb	r2, [r5, #25]
    3b42:	f894 2021 	ldrb.w	r2, [r4, #33]	; 0x21
    3b46:	76aa      	strb	r2, [r5, #26]
    3b48:	f894 2020 	ldrb.w	r2, [r4, #32]
    3b4c:	76ea      	strb	r2, [r5, #27]

    if( ctx->is224 == 0 )
    3b4e:	6ea2      	ldr	r2, [r4, #104]	; 0x68
    3b50:	b9da      	cbnz	r2, 3b8a <mbedtls_sha256_finish_ret+0x130>
        PUT_UINT32_BE( ctx->state[7], output, 28 );
    3b52:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
    3b56:	772b      	strb	r3, [r5, #28]
    3b58:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
    3b5c:	776b      	strb	r3, [r5, #29]
    3b5e:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
    3b62:	77ab      	strb	r3, [r5, #30]
    3b64:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
    3b68:	77eb      	strb	r3, [r5, #31]

    return( 0 );
    3b6a:	4613      	mov	r3, r2
    3b6c:	e00d      	b.n	3b8a <mbedtls_sha256_finish_ret+0x130>
        memset( ctx->buffer + used, 0, 64 - used );
    3b6e:	f104 0628 	add.w	r6, r4, #40	; 0x28
    3b72:	f1c0 0240 	rsb	r2, r0, #64	; 0x40
    3b76:	2100      	movs	r1, #0
    3b78:	4430      	add	r0, r6
    3b7a:	f7fe f8b0 	bl	1cde <memset>
        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
    3b7e:	4631      	mov	r1, r6
    3b80:	4620      	mov	r0, r4
    3b82:	f7ff fe89 	bl	3898 <mbedtls_internal_sha256_process>
    3b86:	4603      	mov	r3, r0
    3b88:	b108      	cbz	r0, 3b8e <mbedtls_sha256_finish_ret+0x134>
}
    3b8a:	4618      	mov	r0, r3
    3b8c:	bd70      	pop	{r4, r5, r6, pc}
        memset( ctx->buffer, 0, 56 );
    3b8e:	2238      	movs	r2, #56	; 0x38
    3b90:	2100      	movs	r1, #0
    3b92:	4630      	mov	r0, r6
    3b94:	f7fe f8a3 	bl	1cde <memset>
    3b98:	e774      	b.n	3a84 <mbedtls_sha256_finish_ret+0x2a>
	...

00003b9c <mbedtls_platform_zeroize>:

void mbedtls_platform_zeroize( void *buf, size_t len )
{
    MBEDTLS_INTERNAL_VALIDATE( len == 0 || buf != NULL );

    if( len > 0 )
    3b9c:	b131      	cbz	r1, 3bac <mbedtls_platform_zeroize+0x10>
{
    3b9e:	b508      	push	{r3, lr}
    3ba0:	460a      	mov	r2, r1
        memset_func( buf, 0, len );
    3ba2:	4b03      	ldr	r3, [pc, #12]	; (3bb0 <mbedtls_platform_zeroize+0x14>)
    3ba4:	681b      	ldr	r3, [r3, #0]
    3ba6:	2100      	movs	r1, #0
    3ba8:	4798      	blx	r3
}
    3baa:	bd08      	pop	{r3, pc}
    3bac:	4770      	bx	lr
    3bae:	bf00      	nop
    3bb0:	10000138 	.word	0x10000138

00003bb4 <hal_flash_check_addr>:
}

static int
hal_flash_check_addr(const struct hal_flash *hf, uint32_t addr)
{
    if (addr < hf->hf_base_addr || addr > hf->hf_base_addr + hf->hf_size) {
    3bb4:	6843      	ldr	r3, [r0, #4]
    3bb6:	428b      	cmp	r3, r1
    3bb8:	d805      	bhi.n	3bc6 <hal_flash_check_addr+0x12>
    3bba:	6882      	ldr	r2, [r0, #8]
    3bbc:	4413      	add	r3, r2
    3bbe:	428b      	cmp	r3, r1
    3bc0:	d304      	bcc.n	3bcc <hal_flash_check_addr+0x18>
        return SYS_EINVAL;
    }
    return 0;
    3bc2:	2000      	movs	r0, #0
    3bc4:	4770      	bx	lr
        return SYS_EINVAL;
    3bc6:	f06f 0001 	mvn.w	r0, #1
    3bca:	4770      	bx	lr
    3bcc:	f06f 0001 	mvn.w	r0, #1
}
    3bd0:	4770      	bx	lr

00003bd2 <hal_flash_init>:
{
    3bd2:	b538      	push	{r3, r4, r5, lr}
    int rc = 0;
    3bd4:	2500      	movs	r5, #0
    for (i = 0; i < max_id; i++) {
    3bd6:	462c      	mov	r4, r5
    3bd8:	e001      	b.n	3bde <hal_flash_init+0xc>
    3bda:	3401      	adds	r4, #1
    3bdc:	b2e4      	uxtb	r4, r4
    3bde:	2cff      	cmp	r4, #255	; 0xff
    3be0:	d00b      	beq.n	3bfa <hal_flash_init+0x28>
        hf = hal_bsp_flash_dev(i);
    3be2:	4620      	mov	r0, r4
    3be4:	f7fc fc12 	bl	40c <hal_bsp_flash_dev>
        if (!hf) {
    3be8:	b138      	cbz	r0, 3bfa <hal_flash_init+0x28>
        if (hf->hf_itf->hff_init(hf)) {
    3bea:	6802      	ldr	r2, [r0, #0]
    3bec:	6952      	ldr	r2, [r2, #20]
    3bee:	4790      	blx	r2
    3bf0:	2800      	cmp	r0, #0
    3bf2:	d0f2      	beq.n	3bda <hal_flash_init+0x8>
            rc = SYS_EIO;
    3bf4:	f06f 0504 	mvn.w	r5, #4
    3bf8:	e7ef      	b.n	3bda <hal_flash_init+0x8>
}
    3bfa:	4628      	mov	r0, r5
    3bfc:	bd38      	pop	{r3, r4, r5, pc}

00003bfe <hal_flash_align>:
{
    3bfe:	b508      	push	{r3, lr}
    hf = hal_bsp_flash_dev(flash_id);
    3c00:	f7fc fc04 	bl	40c <hal_bsp_flash_dev>
    if (!hf) {
    3c04:	b108      	cbz	r0, 3c0a <hal_flash_align+0xc>
    return hf->hf_align;
    3c06:	7c00      	ldrb	r0, [r0, #16]
}
    3c08:	bd08      	pop	{r3, pc}
        return 1;
    3c0a:	2001      	movs	r0, #1
    3c0c:	e7fc      	b.n	3c08 <hal_flash_align+0xa>

00003c0e <hal_flash_erased_val>:
{
    3c0e:	b508      	push	{r3, lr}
    hf = hal_bsp_flash_dev(flash_id);
    3c10:	f7fc fbfc 	bl	40c <hal_bsp_flash_dev>
    if (!hf) {
    3c14:	b108      	cbz	r0, 3c1a <hal_flash_erased_val+0xc>
    return hf->hf_erased_val;
    3c16:	7d00      	ldrb	r0, [r0, #20]
}
    3c18:	bd08      	pop	{r3, pc}
        return 1;
    3c1a:	2001      	movs	r0, #1
    3c1c:	e7fc      	b.n	3c18 <hal_flash_erased_val+0xa>

00003c1e <hal_flash_read>:

int
hal_flash_read(uint8_t id, uint32_t address, void *dst, uint32_t num_bytes)
{
    3c1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3c22:	460c      	mov	r4, r1
    3c24:	4617      	mov	r7, r2
    3c26:	461d      	mov	r5, r3
    const struct hal_flash *hf;
    int rc;

    hf = hal_bsp_flash_dev(id);
    3c28:	f7fc fbf0 	bl	40c <hal_bsp_flash_dev>
    if (!hf) {
    3c2c:	b1a0      	cbz	r0, 3c58 <hal_flash_read+0x3a>
    3c2e:	4606      	mov	r6, r0
        return SYS_EINVAL;
    }
    if (hal_flash_check_addr(hf, address) ||
    3c30:	4621      	mov	r1, r4
    3c32:	f7ff ffbf 	bl	3bb4 <hal_flash_check_addr>
    3c36:	b990      	cbnz	r0, 3c5e <hal_flash_read+0x40>
      hal_flash_check_addr(hf, address + num_bytes)) {
    3c38:	1961      	adds	r1, r4, r5
    3c3a:	4630      	mov	r0, r6
    3c3c:	f7ff ffba 	bl	3bb4 <hal_flash_check_addr>
    if (hal_flash_check_addr(hf, address) ||
    3c40:	b980      	cbnz	r0, 3c64 <hal_flash_read+0x46>
        return SYS_EINVAL;
    }

    rc = hf->hf_itf->hff_read(hf, address, dst, num_bytes);
    3c42:	6833      	ldr	r3, [r6, #0]
    3c44:	f8d3 8000 	ldr.w	r8, [r3]
    3c48:	462b      	mov	r3, r5
    3c4a:	463a      	mov	r2, r7
    3c4c:	4621      	mov	r1, r4
    3c4e:	4630      	mov	r0, r6
    3c50:	47c0      	blx	r8
    if (rc != 0) {
    3c52:	b950      	cbnz	r0, 3c6a <hal_flash_read+0x4c>
        return SYS_EIO;
    }

    return 0;
}
    3c54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return SYS_EINVAL;
    3c58:	f06f 0001 	mvn.w	r0, #1
    3c5c:	e7fa      	b.n	3c54 <hal_flash_read+0x36>
        return SYS_EINVAL;
    3c5e:	f06f 0001 	mvn.w	r0, #1
    3c62:	e7f7      	b.n	3c54 <hal_flash_read+0x36>
    3c64:	f06f 0001 	mvn.w	r0, #1
    3c68:	e7f4      	b.n	3c54 <hal_flash_read+0x36>
        return SYS_EIO;
    3c6a:	f06f 0004 	mvn.w	r0, #4
    3c6e:	e7f1      	b.n	3c54 <hal_flash_read+0x36>

00003c70 <hal_flash_write>:
#endif

int
hal_flash_write(uint8_t id, uint32_t address, const void *src,
  uint32_t num_bytes)
{
    3c70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3c74:	4604      	mov	r4, r0
    3c76:	460d      	mov	r5, r1
    3c78:	4690      	mov	r8, r2
    3c7a:	461e      	mov	r6, r3
    const struct hal_flash *hf;
    int rc;

    hf = hal_bsp_flash_dev(id);
    3c7c:	f7fc fbc6 	bl	40c <hal_bsp_flash_dev>
    if (!hf) {
    3c80:	b1e8      	cbz	r0, 3cbe <hal_flash_write+0x4e>
    3c82:	4607      	mov	r7, r0
        return SYS_EINVAL;
    }
    if (hal_flash_check_addr(hf, address) ||
    3c84:	4629      	mov	r1, r5
    3c86:	f7ff ff95 	bl	3bb4 <hal_flash_check_addr>
    3c8a:	b9d8      	cbnz	r0, 3cc4 <hal_flash_write+0x54>
      hal_flash_check_addr(hf, address + num_bytes)) {
    3c8c:	19a9      	adds	r1, r5, r6
    3c8e:	4638      	mov	r0, r7
    3c90:	f7ff ff90 	bl	3bb4 <hal_flash_check_addr>
    if (hal_flash_check_addr(hf, address) ||
    3c94:	b9c8      	cbnz	r0, 3cca <hal_flash_write+0x5a>
        return SYS_EINVAL;
    }

    if (protected_flash[id / 8] & (1 << (id & 7))) {
    3c96:	08e3      	lsrs	r3, r4, #3
    3c98:	4a10      	ldr	r2, [pc, #64]	; (3cdc <hal_flash_write+0x6c>)
    3c9a:	5cd0      	ldrb	r0, [r2, r3]
    3c9c:	f004 0407 	and.w	r4, r4, #7
    3ca0:	fa40 f404 	asr.w	r4, r0, r4
    3ca4:	f014 0f01 	tst.w	r4, #1
    3ca8:	d112      	bne.n	3cd0 <hal_flash_write+0x60>
        return SYS_EACCES;
    }

    rc = hf->hf_itf->hff_write(hf, address, src, num_bytes);
    3caa:	683b      	ldr	r3, [r7, #0]
    3cac:	685c      	ldr	r4, [r3, #4]
    3cae:	4633      	mov	r3, r6
    3cb0:	4642      	mov	r2, r8
    3cb2:	4629      	mov	r1, r5
    3cb4:	4638      	mov	r0, r7
    3cb6:	47a0      	blx	r4
    if (rc != 0) {
    3cb8:	b968      	cbnz	r0, 3cd6 <hal_flash_write+0x66>
#if MYNEWT_VAL(HAL_FLASH_VERIFY_WRITES)
    assert(hal_flash_cmp(hf, address, src, num_bytes) == 0);
#endif

    return 0;
}
    3cba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return SYS_EINVAL;
    3cbe:	f06f 0001 	mvn.w	r0, #1
    3cc2:	e7fa      	b.n	3cba <hal_flash_write+0x4a>
        return SYS_EINVAL;
    3cc4:	f06f 0001 	mvn.w	r0, #1
    3cc8:	e7f7      	b.n	3cba <hal_flash_write+0x4a>
    3cca:	f06f 0001 	mvn.w	r0, #1
    3cce:	e7f4      	b.n	3cba <hal_flash_write+0x4a>
        return SYS_EACCES;
    3cd0:	f06f 0006 	mvn.w	r0, #6
    3cd4:	e7f1      	b.n	3cba <hal_flash_write+0x4a>
        return SYS_EIO;
    3cd6:	f06f 0004 	mvn.w	r0, #4
    3cda:	e7ee      	b.n	3cba <hal_flash_write+0x4a>
    3cdc:	10001a14 	.word	0x10001a14

00003ce0 <hal_flash_erase>:
    return 0;
}

int
hal_flash_erase(uint8_t id, uint32_t address, uint32_t num_bytes)
{
    3ce0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    3ce4:	b082      	sub	sp, #8
    3ce6:	4605      	mov	r5, r0
    3ce8:	460e      	mov	r6, r1
    3cea:	4691      	mov	r9, r2
    uint32_t end;
    uint32_t end_area;
    int i;
    int rc;

    hf = hal_bsp_flash_dev(id);
    3cec:	f7fc fb8e 	bl	40c <hal_bsp_flash_dev>
    if (!hf) {
    3cf0:	2800      	cmp	r0, #0
    3cf2:	d051      	beq.n	3d98 <hal_flash_erase+0xb8>
    3cf4:	4604      	mov	r4, r0
        return SYS_EINVAL;
    }
    if (hal_flash_check_addr(hf, address) ||
    3cf6:	4631      	mov	r1, r6
    3cf8:	f7ff ff5c 	bl	3bb4 <hal_flash_check_addr>
    3cfc:	2800      	cmp	r0, #0
    3cfe:	d14e      	bne.n	3d9e <hal_flash_erase+0xbe>
      hal_flash_check_addr(hf, address + num_bytes)) {
    3d00:	eb06 0809 	add.w	r8, r6, r9
    3d04:	4641      	mov	r1, r8
    3d06:	4620      	mov	r0, r4
    3d08:	f7ff ff54 	bl	3bb4 <hal_flash_check_addr>
    if (hal_flash_check_addr(hf, address) ||
    3d0c:	2800      	cmp	r0, #0
    3d0e:	d149      	bne.n	3da4 <hal_flash_erase+0xc4>
        return SYS_EINVAL;
    }

    if (protected_flash[id / 8] & (1 << (id & 7))) {
    3d10:	08eb      	lsrs	r3, r5, #3
    3d12:	4a2a      	ldr	r2, [pc, #168]	; (3dbc <hal_flash_erase+0xdc>)
    3d14:	5cd7      	ldrb	r7, [r2, r3]
    3d16:	f005 0507 	and.w	r5, r5, #7
    3d1a:	fa47 f505 	asr.w	r5, r7, r5
    3d1e:	f015 0a01 	ands.w	sl, r5, #1
    3d22:	d142      	bne.n	3daa <hal_flash_erase+0xca>
        return SYS_EACCES;
    }

    end = address + num_bytes;
    if (end <= address) {
    3d24:	45b0      	cmp	r8, r6
    3d26:	d943      	bls.n	3db0 <hal_flash_erase+0xd0>
         * Check for wrap-around.
         */
        return SYS_EINVAL;
    }

    if (hf->hf_itf->hff_erase) {
    3d28:	6823      	ldr	r3, [r4, #0]
    3d2a:	699b      	ldr	r3, [r3, #24]
    3d2c:	2b00      	cmp	r3, #0
    3d2e:	d031      	beq.n	3d94 <hal_flash_erase+0xb4>
        if (hf->hf_itf->hff_erase(hf, address, num_bytes)) {
    3d30:	464a      	mov	r2, r9
    3d32:	4631      	mov	r1, r6
    3d34:	4620      	mov	r0, r4
    3d36:	4798      	blx	r3
    3d38:	4682      	mov	sl, r0
    3d3a:	2800      	cmp	r0, #0
    3d3c:	d13b      	bne.n	3db6 <hal_flash_erase+0xd6>
#endif
            }
        }
    }
    return 0;
}
    3d3e:	4650      	mov	r0, sl
    3d40:	b002      	add	sp, #8
    3d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
            assert(rc == 0);
    3d46:	f7fc facb 	bl	2e0 <hal_debugger_connected>
    3d4a:	b100      	cbz	r0, 3d4e <hal_flash_erase+0x6e>
    3d4c:	be01      	bkpt	0x0001
    3d4e:	2300      	movs	r3, #0
    3d50:	461a      	mov	r2, r3
    3d52:	4619      	mov	r1, r3
    3d54:	4618      	mov	r0, r3
    3d56:	f7fd fef3 	bl	1b40 <__assert_func>
        for (i = 0; i < hf->hf_sector_cnt; i++) {
    3d5a:	3501      	adds	r5, #1
    3d5c:	68e3      	ldr	r3, [r4, #12]
    3d5e:	42ab      	cmp	r3, r5
    3d60:	dded      	ble.n	3d3e <hal_flash_erase+0x5e>
            rc = hf->hf_itf->hff_sector_info(hf, i, &start, &size);
    3d62:	6823      	ldr	r3, [r4, #0]
    3d64:	68df      	ldr	r7, [r3, #12]
    3d66:	466b      	mov	r3, sp
    3d68:	aa01      	add	r2, sp, #4
    3d6a:	4629      	mov	r1, r5
    3d6c:	4620      	mov	r0, r4
    3d6e:	47b8      	blx	r7
            assert(rc == 0);
    3d70:	2800      	cmp	r0, #0
    3d72:	d1e8      	bne.n	3d46 <hal_flash_erase+0x66>
            end_area = start + size;
    3d74:	9901      	ldr	r1, [sp, #4]
    3d76:	9b00      	ldr	r3, [sp, #0]
    3d78:	440b      	add	r3, r1
            if (address < end_area && end > start) {
    3d7a:	429e      	cmp	r6, r3
    3d7c:	d2ed      	bcs.n	3d5a <hal_flash_erase+0x7a>
    3d7e:	4588      	cmp	r8, r1
    3d80:	d9eb      	bls.n	3d5a <hal_flash_erase+0x7a>
                if (hf->hf_itf->hff_erase_sector(hf, start)) {
    3d82:	6823      	ldr	r3, [r4, #0]
    3d84:	689b      	ldr	r3, [r3, #8]
    3d86:	4620      	mov	r0, r4
    3d88:	4798      	blx	r3
    3d8a:	2800      	cmp	r0, #0
    3d8c:	d0e5      	beq.n	3d5a <hal_flash_erase+0x7a>
                    return SYS_EIO;
    3d8e:	f06f 0a04 	mvn.w	sl, #4
    3d92:	e7d4      	b.n	3d3e <hal_flash_erase+0x5e>
        for (i = 0; i < hf->hf_sector_cnt; i++) {
    3d94:	4655      	mov	r5, sl
    3d96:	e7e1      	b.n	3d5c <hal_flash_erase+0x7c>
        return SYS_EINVAL;
    3d98:	f06f 0a01 	mvn.w	sl, #1
    3d9c:	e7cf      	b.n	3d3e <hal_flash_erase+0x5e>
        return SYS_EINVAL;
    3d9e:	f06f 0a01 	mvn.w	sl, #1
    3da2:	e7cc      	b.n	3d3e <hal_flash_erase+0x5e>
    3da4:	f06f 0a01 	mvn.w	sl, #1
    3da8:	e7c9      	b.n	3d3e <hal_flash_erase+0x5e>
        return SYS_EACCES;
    3daa:	f06f 0a06 	mvn.w	sl, #6
    3dae:	e7c6      	b.n	3d3e <hal_flash_erase+0x5e>
        return SYS_EINVAL;
    3db0:	f06f 0a01 	mvn.w	sl, #1
    3db4:	e7c3      	b.n	3d3e <hal_flash_erase+0x5e>
            return SYS_EIO;
    3db6:	f06f 0a04 	mvn.w	sl, #4
    3dba:	e7c0      	b.n	3d3e <hal_flash_erase+0x5e>
    3dbc:	10001a14 	.word	0x10001a14
    3dc0:	74726175 	.word	0x74726175
    3dc4:	00000030 	.word	0x00000030

00003dc8 <os_bsp_uart0_cfg>:
    3dc8:	26293130                                01)&

00003dcc <apollo3_flash_dev>:
    3dcc:	00003de4 00000000 00100000 00000080     .=..............
    3ddc:	00000001 000000ff                       ........

00003de4 <apollo3_flash_funcs>:
    3de4:	0000078d 000006e1 0000067d 0000066b     ........}...k...
    3df4:	00000000 00000679 00000000              ....y.......

00003e00 <apollo3_timer_tbl_hfrc>:
    3e00:	00002ee0 0000000a 0000b798 00000008     ................
    3e10:	0002dc6c 00000006 002dc6c0 00000004     l.........-.....
    3e20:	00b71b00 00000002 00000000 00000000     ................

00003e30 <apollo3_timer_tbl_lfrc>:
    3e30:	00000001 00000018 00000020 00000016     ........ .......
    3e40:	00000200 00000014 00000400 0000001a     ................
	...

00003e58 <apollo3_timer_tbl_xt>:
    3e58:	00000100 00000012 00000800 00000010     ................
    3e68:	00004000 0000000e 00008000 0000000c     .@..............
	...

00003e80 <g_ui32TMRAddrTbl>:
    3e80:	40008000 40008020 40008040 40008060     ...@ ..@@..@`..@
    3e90:	40008080 400080a0 400080c0 400080e0     ...@...@...@...@

00003ea0 <g_ui8TmrClkSrcMask>:
    3ea0:	01030f0f 00000101 00000000 00000000     ................
    3eb0:	00000000 0f0f0f0f 0f0f0f0f 0000000f     ................

00003ec0 <g_AM_HAL_GPIO_DISABLE>:
    3ec0:	00000003                                ....

00003ec4 <g_ui8Bit76Capabilities>:
    3ec4:	02800101 80010180 80800101 80808080     ................
    3ed4:	80808080 80808008 01800180 80808080     ................
    3ee4:	80808080 01800402 01010401 80808080     ................
    3ef4:	00000101                                ....

00003ef8 <g_ui8Inpen>:
    3ef8:	62272323 108703a1 e1005303 55418151     ##'b.....S..Q.AU
    3f08:	4080c405 4140b101 31a03114 1180f100     ...@..@A.1.1....
    3f18:	11c12191 304511e5 31300037 40007100     .!....E07.01.q.@
    3f28:	00003130                                01..

00003f2c <g_ui8NCEtable>:
    3f2c:	13524232 60221202 21534333 20504030     2BR..."`3CS!0@P 
    3f3c:	11514131 ffffffff ffffffff 60514131     1AQ.........1AQ`
    3f4c:	00504030 23534333 60524232 30201000     0@P.3CS#2BR`.. 0
    3f5c:	61504030 01514131 42221202 60231303     0@Pa1AQ..."B..#`
    3f6c:	50201000 41211101 32221202 60331303     .. P..!A.."2..3`
    3f7c:	21514131 22524232 03534333 40201000     1AQ!2BR"3CS... @
    3f8c:	51211101 02524232 13534333 10504030     ..!Q2BR.3CS.0@P.
    3f9c:	60514131 12524232 03534333 40201000     1AQ`2BR.3CS... @
    3fac:	61211101 52221202 33231303 30201000     ..!a.."R..#3.. 0
    3fbc:	61514131 02524232 53331303 ffffffff     1AQa2BR...3S....
    3fcc:	ffffffff 61211101 50201000 61211101     ......!a.. P..!a
    3fdc:	52221202 13534333 61504030 31211101     .."R3CS.0@Pa..!1
    3fec:	32221202 43231303                       .."2..#C

00003ff4 <g_ui8nCEpins>:
    3ff4:	02070707 00080802 01020202 01010101     ................
    4004:	01010101 01010101 01010101 01010101     ................
    4014:	01010101 08010101 01010008 01010101     ................
    4024:	00000101                                ....

00004028 <am_hal_pwrctrl_peripheral_control>:
	...
    4034:	00000001 00000004 00000004 00000002     ................
    4044:	00000008 00000008 00000004 00000008     ................
    4054:	00000008 00000008 00000008 00000008     ................
    4064:	00000010 00000010 00000010 00000020     ............ ...
    4074:	00000010 00000010 00000040 00000010     ........@.......
    4084:	00000010 00000080 00000004 00000004     ................
    4094:	00000100 00000004 00000004 00000200     ................
    40a4:	00000020 00000020 00000400 00000004      ... ...........
    40b4:	00000004 00000800 00000040 00000040     ........@...@...
    40c4:	00001000 00000080 00000080 00002000     ............. ..
    40d4:	00000100 00000100                       ........

000040dc <boot_status_tables>:
    40dc:	00010501 02030501 01040104 02030403     ................

000040ec <boot_img_magic>:
    40ec:	f395c277 7fefd260 0f505235 8079b62c     w...`...5RP.,.y.

000040fc <boot_swap_tables>:
    40fc:	03040104 01040204 03040104 04030301     ................
    410c:	00000401                                ....

00004110 <sysflash_map_dflt>:
	...
    4118:	00006000 00000001 00008000 00038000     .`..............
    4128:	00000002 00040000 00038000 00000003     ................
    4138:	0007b000 00002000 00000010 00006000     ..... .......`..
    4148:	00002000 00000011 0007d000 00004000     . ...........@..

00004158 <K>:
    4158:	428a2f98 71374491 b5c0fbcf e9b5dba5     ./.B.D7q........
    4168:	3956c25b 59f111f1 923f82a4 ab1c5ed5     [.V9...Y..?..^..
    4178:	d807aa98 12835b01 243185be 550c7dc3     .....[....1$.}.U
    4188:	72be5d74 80deb1fe 9bdc06a7 c19bf174     t].r........t...
    4198:	e49b69c1 efbe4786 0fc19dc6 240ca1cc     .i...G.........$
    41a8:	2de92c6f 4a7484aa 5cb0a9dc 76f988da     o,.-..tJ...\...v
    41b8:	983e5152 a831c66d b00327c8 bf597fc7     RQ>.m.1..'....Y.
    41c8:	c6e00bf3 d5a79147 06ca6351 14292967     ....G...Qc..g)).
    41d8:	27b70a85 2e1b2138 4d2c6dfc 53380d13     ...'8!...m,M..8S
    41e8:	650a7354 766a0abb 81c2c92e 92722c85     Ts.e..jv.....,r.
    41f8:	a2bfe8a1 a81a664b c24b8b70 c76c51a3     ....Kf..p.K..Ql.
    4208:	d192e819 d6990624 f40e3585 106aa070     ....$....5..p.j.
    4218:	19a4c116 1e376c08 2748774c 34b0bcb5     .....l7.LwH'...4
    4228:	391c0cb3 4ed8aa4a 5b9cca4f 682e6ff3     ...9J..NO..[.o.h
    4238:	748f82ee 78a5636f 84c87814 8cc70208     ...toc.x.x......
    4248:	90befffa a4506ceb bef9a3f7 c67178f2     .....lP......xq.

/Users/tianzeng/Documents/workspace/playground/bin/targets/my_blinky_boot/app/@mcuboot/boot/mynewt/mynewt.elf:     file format elf32-littlearm

arm-none-eabi-objdump: section '.rodata' mentioned in a -j option, but not found in any input file
   text	   data	    bss	    dec	    hex	filename
  17008	     60	   6620	  23688	   5c88	/Users/tianzeng/Documents/workspace/playground/bin/targets/my_blinky_boot/app/@mcuboot/boot/mynewt/mynewt.elf
