//
// Module mopshub_lib.node_readdata_decoder.struct1
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 17:24:25 01/14/21
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module node_readdata_decoder( 
   // Port Declarations
   input   wire    [15:0]  readdata0, 
   input   wire    [15:0]  readdata1, 
   input   wire    [15:0]  readdata2, 
   input   wire    [15:0]  readdata3, 
   input   wire    [15:0]  readdata4, 
   input   wire    [15:0]  readdata5, 
   input   wire    [15:0]  readdata6, 
   input   wire    [15:0]  readdata7, 
   input   wire    [15:0]  readdata8, 
   input   wire    [15:0]  readdata9, 
   input   wire    [15:0]  readdata10, 
   input   wire    [15:0]  readdata11, 
   input   wire    [15:0]  readdata12, 
   input   wire    [15:0]  readdata13, 
   input   wire    [15:0]  readdata14, 
   input   wire    [15:0]  readdata15, 
   input   wire    [15:0]  readdata16, 
   input   wire    [15:0]  readdata17, 
   input   wire    [15:0]  readdata18, 
   input   wire    [15:0]  readdata19, 
   input   wire    [15:0]  readdata20, 
   input   wire    [15:0]  readdata22, 
   input   wire    [15:0]  readdata23, 
   input   wire    [15:0]  readdata21, 
   input   wire    [15:0]  readdata24, 
   input   wire    [15:0]  readdata25, 
   input   wire    [15:0]  readdata26, 
   input   wire    [15:0]  readdata27, 
   input   wire    [15:0]  readdata28, 
   input   wire    [15:0]  readdata30, 
   input   wire    [31:0]  can_rec, 
   output  wire    [4:0]   bus_rec_select, 
   input   wire    [15:0]  readdata29, 
   input   wire    [15:0]  readdata31, 
   input   wire            clock, 
   input   wire            reset, 
   output  wire    [15:0]  readdata, 
   output  wire            irq_can_rec, 
   output  wire            choose_bus_end, 
   input   wire            choose_bus_start
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire  [31:0] readdata_counter;


// Instances 
node_readdata_SM U_1( 
   .bus_rec_select   (bus_rec_select), 
   .readdata0        (readdata0), 
   .readdata1        (readdata1), 
   .readdata2        (readdata2), 
   .readdata3        (readdata3), 
   .readdata4        (readdata4), 
   .readdata5        (readdata5), 
   .readdata6        (readdata6), 
   .readdata7        (readdata7), 
   .readdata8        (readdata8), 
   .readdata9        (readdata9), 
   .readdata10       (readdata10), 
   .readdata11       (readdata11), 
   .readdata12       (readdata12), 
   .readdata13       (readdata13), 
   .readdata14       (readdata14), 
   .readdata15       (readdata15), 
   .readdata16       (readdata16), 
   .readdata17       (readdata17), 
   .readdata18       (readdata18), 
   .readdata19       (readdata19), 
   .readdata20       (readdata20), 
   .readdata21       (readdata21), 
   .readdata22       (readdata22), 
   .readdata23       (readdata23), 
   .readdata24       (readdata24), 
   .readdata25       (readdata25), 
   .readdata26       (readdata26), 
   .readdata27       (readdata27), 
   .readdata28       (readdata28), 
   .readdata29       (readdata29), 
   .readdata30       (readdata30), 
   .readdata31       (readdata31), 
   .readdata_counter (readdata_counter), 
   .irq_can_rec      (irq_can_rec), 
   .readdata         (readdata), 
   .can_rec          (can_rec), 
   .clock            (clock), 
   .choose_bus_start (choose_bus_start), 
   .choose_bus_end   (choose_bus_end)
); 

node_readdata_counter U_0( 
   .clock            (clock), 
   .reset            (reset), 
   .readdata_counter (readdata_counter)
); 


endmodule // node_readdata_decoder

