|testQCoutput_final
clock => clk_div:QC_clkdiv.in_clk
clock => clk_div:uart_clkdiv.in_clk
pb_reset => clk_div:QC_clkdiv.reset
pb_reset => QC_ctrl:qc_control.reset
pb_reset => clk_div:uart_clkdiv.reset
pb_reset => uart_transmitter:uart_transmit.reset
pb_reset => uart_ctrl:uart_control.reset
pb_start => QC_ctrl:qc_control.start
done <= uart_ctrl:uart_control.done
bitcount[0] <= uart_transmitter:uart_transmit.totalbits_sent[0]
bitcount[1] <= uart_transmitter:uart_transmit.totalbits_sent[1]
bitcount[2] <= uart_transmitter:uart_transmit.totalbits_sent[2]
bitcount[3] <= uart_transmitter:uart_transmit.totalbits_sent[3]
bitcount[4] <= uart_transmitter:uart_transmit.totalbits_sent[4]
addr[0] <= uart_ctrl:uart_control.ramcounter[0]
addr[1] <= uart_ctrl:uart_control.ramcounter[1]
addr[2] <= uart_ctrl:uart_control.ramcounter[2]
qubitout[0] <= quantumFFT3:QC.outQubit2.beta.imaginary[0]
qubitout[1] <= quantumFFT3:QC.outQubit2.beta.imaginary[1]
qubitout[2] <= quantumFFT3:QC.outQubit2.beta.imaginary[2]
qubitout[3] <= quantumFFT3:QC.outQubit2.beta.imaginary[3]
qubitout[4] <= quantumFFT3:QC.outQubit2.beta.imaginary[4]
qubitout[5] <= quantumFFT3:QC.outQubit2.beta.imaginary[5]
qubitout[6] <= quantumFFT3:QC.outQubit2.beta.imaginary[6]
qubitout[7] <= quantumFFT3:QC.outQubit2.beta.imaginary[7]
qubitout[8] <= quantumFFT3:QC.outQubit2.beta.imaginary[8]
qubitout[9] <= quantumFFT3:QC.outQubit2.beta.imaginary[9]
qubitout[10] <= quantumFFT3:QC.outQubit2.beta.real[0]
qubitout[11] <= quantumFFT3:QC.outQubit2.beta.real[1]
qubitout[12] <= quantumFFT3:QC.outQubit2.beta.real[2]
qubitout[13] <= quantumFFT3:QC.outQubit2.beta.real[3]
qubitout[14] <= quantumFFT3:QC.outQubit2.beta.real[4]
qubitout[15] <= quantumFFT3:QC.outQubit2.beta.real[5]
qubitout[16] <= quantumFFT3:QC.outQubit2.beta.real[6]
qubitout[17] <= quantumFFT3:QC.outQubit2.beta.real[7]
qubitout[18] <= quantumFFT3:QC.outQubit2.beta.real[8]
qubitout[19] <= quantumFFT3:QC.outQubit2.beta.real[9]
transmit <= uart_transmitter:uart_transmit.transmit


|testQCoutput_final|quantumFFT3:QC
clk => QuantumRegister:REG1.clock
clk => QuantumRegister:REG2.clock
clk => QuantumRegister:REG3.clock
clk => QuantumRegister:REG4.clock
clk => QuantumRegister:REG5.clock
phase_real[0] => C_Tgate:T1_1.phase_real[0]
phase_real[1] => C_Tgate:T1_1.phase_real[1]
phase_real[2] => C_Tgate:T1_1.phase_real[2]
phase_real[3] => C_Tgate:T1_1.phase_real[3]
phase_real[4] => C_Tgate:T1_1.phase_real[4]
phase_real[5] => C_Tgate:T1_1.phase_real[5]
phase_real[6] => C_Tgate:T1_1.phase_real[6]
phase_real[7] => C_Tgate:T1_1.phase_real[7]
phase_real[8] => C_Tgate:T1_1.phase_real[8]
phase_real[9] => C_Tgate:T1_1.phase_real[9]
phase_imag[0] => C_Tgate:T1_1.phase_imag[0]
phase_imag[1] => C_Tgate:T1_1.phase_imag[1]
phase_imag[2] => C_Tgate:T1_1.phase_imag[2]
phase_imag[3] => C_Tgate:T1_1.phase_imag[3]
phase_imag[4] => C_Tgate:T1_1.phase_imag[4]
phase_imag[5] => C_Tgate:T1_1.phase_imag[5]
phase_imag[6] => C_Tgate:T1_1.phase_imag[6]
phase_imag[7] => C_Tgate:T1_1.phase_imag[7]
phase_imag[8] => C_Tgate:T1_1.phase_imag[8]
phase_imag[9] => C_Tgate:T1_1.phase_imag[9]
root2[0] => HADAMARDgate:H1_1.root2[0]
root2[0] => HADAMARDgate:H2_2.root2[0]
root2[0] => HADAMARDgate:H3_1.root2[0]
root2[1] => HADAMARDgate:H1_1.root2[1]
root2[1] => HADAMARDgate:H2_2.root2[1]
root2[1] => HADAMARDgate:H3_1.root2[1]
root2[2] => HADAMARDgate:H1_1.root2[2]
root2[2] => HADAMARDgate:H2_2.root2[2]
root2[2] => HADAMARDgate:H3_1.root2[2]
root2[3] => HADAMARDgate:H1_1.root2[3]
root2[3] => HADAMARDgate:H2_2.root2[3]
root2[3] => HADAMARDgate:H3_1.root2[3]
root2[4] => HADAMARDgate:H1_1.root2[4]
root2[4] => HADAMARDgate:H2_2.root2[4]
root2[4] => HADAMARDgate:H3_1.root2[4]
root2[5] => HADAMARDgate:H1_1.root2[5]
root2[5] => HADAMARDgate:H2_2.root2[5]
root2[5] => HADAMARDgate:H3_1.root2[5]
root2[6] => HADAMARDgate:H1_1.root2[6]
root2[6] => HADAMARDgate:H2_2.root2[6]
root2[6] => HADAMARDgate:H3_1.root2[6]
root2[7] => HADAMARDgate:H1_1.root2[7]
root2[7] => HADAMARDgate:H2_2.root2[7]
root2[7] => HADAMARDgate:H3_1.root2[7]
root2[8] => HADAMARDgate:H1_1.root2[8]
root2[8] => HADAMARDgate:H2_2.root2[8]
root2[8] => HADAMARDgate:H3_1.root2[8]
root2[9] => HADAMARDgate:H1_1.root2[9]
root2[9] => HADAMARDgate:H2_2.root2[9]
root2[9] => HADAMARDgate:H3_1.root2[9]
inQubit1.beta.imaginary[0] => HADAMARDgate:H1_1.inQubit.beta.imaginary[0]
inQubit1.beta.imaginary[1] => HADAMARDgate:H1_1.inQubit.beta.imaginary[1]
inQubit1.beta.imaginary[2] => HADAMARDgate:H1_1.inQubit.beta.imaginary[2]
inQubit1.beta.imaginary[3] => HADAMARDgate:H1_1.inQubit.beta.imaginary[3]
inQubit1.beta.imaginary[4] => HADAMARDgate:H1_1.inQubit.beta.imaginary[4]
inQubit1.beta.imaginary[5] => HADAMARDgate:H1_1.inQubit.beta.imaginary[5]
inQubit1.beta.imaginary[6] => HADAMARDgate:H1_1.inQubit.beta.imaginary[6]
inQubit1.beta.imaginary[7] => HADAMARDgate:H1_1.inQubit.beta.imaginary[7]
inQubit1.beta.imaginary[8] => HADAMARDgate:H1_1.inQubit.beta.imaginary[8]
inQubit1.beta.imaginary[9] => HADAMARDgate:H1_1.inQubit.beta.imaginary[9]
inQubit1.beta.real[0] => HADAMARDgate:H1_1.inQubit.beta.real[0]
inQubit1.beta.real[1] => HADAMARDgate:H1_1.inQubit.beta.real[1]
inQubit1.beta.real[2] => HADAMARDgate:H1_1.inQubit.beta.real[2]
inQubit1.beta.real[3] => HADAMARDgate:H1_1.inQubit.beta.real[3]
inQubit1.beta.real[4] => HADAMARDgate:H1_1.inQubit.beta.real[4]
inQubit1.beta.real[5] => HADAMARDgate:H1_1.inQubit.beta.real[5]
inQubit1.beta.real[6] => HADAMARDgate:H1_1.inQubit.beta.real[6]
inQubit1.beta.real[7] => HADAMARDgate:H1_1.inQubit.beta.real[7]
inQubit1.beta.real[8] => HADAMARDgate:H1_1.inQubit.beta.real[8]
inQubit1.beta.real[9] => HADAMARDgate:H1_1.inQubit.beta.real[9]
inQubit1.alpha.imaginary[0] => HADAMARDgate:H1_1.inQubit.alpha.imaginary[0]
inQubit1.alpha.imaginary[1] => HADAMARDgate:H1_1.inQubit.alpha.imaginary[1]
inQubit1.alpha.imaginary[2] => HADAMARDgate:H1_1.inQubit.alpha.imaginary[2]
inQubit1.alpha.imaginary[3] => HADAMARDgate:H1_1.inQubit.alpha.imaginary[3]
inQubit1.alpha.imaginary[4] => HADAMARDgate:H1_1.inQubit.alpha.imaginary[4]
inQubit1.alpha.imaginary[5] => HADAMARDgate:H1_1.inQubit.alpha.imaginary[5]
inQubit1.alpha.imaginary[6] => HADAMARDgate:H1_1.inQubit.alpha.imaginary[6]
inQubit1.alpha.imaginary[7] => HADAMARDgate:H1_1.inQubit.alpha.imaginary[7]
inQubit1.alpha.imaginary[8] => HADAMARDgate:H1_1.inQubit.alpha.imaginary[8]
inQubit1.alpha.imaginary[9] => HADAMARDgate:H1_1.inQubit.alpha.imaginary[9]
inQubit1.alpha.real[0] => HADAMARDgate:H1_1.inQubit.alpha.real[0]
inQubit1.alpha.real[1] => HADAMARDgate:H1_1.inQubit.alpha.real[1]
inQubit1.alpha.real[2] => HADAMARDgate:H1_1.inQubit.alpha.real[2]
inQubit1.alpha.real[3] => HADAMARDgate:H1_1.inQubit.alpha.real[3]
inQubit1.alpha.real[4] => HADAMARDgate:H1_1.inQubit.alpha.real[4]
inQubit1.alpha.real[5] => HADAMARDgate:H1_1.inQubit.alpha.real[5]
inQubit1.alpha.real[6] => HADAMARDgate:H1_1.inQubit.alpha.real[6]
inQubit1.alpha.real[7] => HADAMARDgate:H1_1.inQubit.alpha.real[7]
inQubit1.alpha.real[8] => HADAMARDgate:H1_1.inQubit.alpha.real[8]
inQubit1.alpha.real[9] => HADAMARDgate:H1_1.inQubit.alpha.real[9]
inQubit2.beta.imaginary[0] => QuantumRegister:REG1.input[1].beta.imaginary[0]
inQubit2.beta.imaginary[1] => QuantumRegister:REG1.input[1].beta.imaginary[1]
inQubit2.beta.imaginary[2] => QuantumRegister:REG1.input[1].beta.imaginary[2]
inQubit2.beta.imaginary[3] => QuantumRegister:REG1.input[1].beta.imaginary[3]
inQubit2.beta.imaginary[4] => QuantumRegister:REG1.input[1].beta.imaginary[4]
inQubit2.beta.imaginary[5] => QuantumRegister:REG1.input[1].beta.imaginary[5]
inQubit2.beta.imaginary[6] => QuantumRegister:REG1.input[1].beta.imaginary[6]
inQubit2.beta.imaginary[7] => QuantumRegister:REG1.input[1].beta.imaginary[7]
inQubit2.beta.imaginary[8] => QuantumRegister:REG1.input[1].beta.imaginary[8]
inQubit2.beta.imaginary[9] => QuantumRegister:REG1.input[1].beta.imaginary[9]
inQubit2.beta.real[0] => QuantumRegister:REG1.input[1].beta.real[0]
inQubit2.beta.real[1] => QuantumRegister:REG1.input[1].beta.real[1]
inQubit2.beta.real[2] => QuantumRegister:REG1.input[1].beta.real[2]
inQubit2.beta.real[3] => QuantumRegister:REG1.input[1].beta.real[3]
inQubit2.beta.real[4] => QuantumRegister:REG1.input[1].beta.real[4]
inQubit2.beta.real[5] => QuantumRegister:REG1.input[1].beta.real[5]
inQubit2.beta.real[6] => QuantumRegister:REG1.input[1].beta.real[6]
inQubit2.beta.real[7] => QuantumRegister:REG1.input[1].beta.real[7]
inQubit2.beta.real[8] => QuantumRegister:REG1.input[1].beta.real[8]
inQubit2.beta.real[9] => QuantumRegister:REG1.input[1].beta.real[9]
inQubit2.alpha.imaginary[0] => QuantumRegister:REG1.input[1].alpha.imaginary[0]
inQubit2.alpha.imaginary[1] => QuantumRegister:REG1.input[1].alpha.imaginary[1]
inQubit2.alpha.imaginary[2] => QuantumRegister:REG1.input[1].alpha.imaginary[2]
inQubit2.alpha.imaginary[3] => QuantumRegister:REG1.input[1].alpha.imaginary[3]
inQubit2.alpha.imaginary[4] => QuantumRegister:REG1.input[1].alpha.imaginary[4]
inQubit2.alpha.imaginary[5] => QuantumRegister:REG1.input[1].alpha.imaginary[5]
inQubit2.alpha.imaginary[6] => QuantumRegister:REG1.input[1].alpha.imaginary[6]
inQubit2.alpha.imaginary[7] => QuantumRegister:REG1.input[1].alpha.imaginary[7]
inQubit2.alpha.imaginary[8] => QuantumRegister:REG1.input[1].alpha.imaginary[8]
inQubit2.alpha.imaginary[9] => QuantumRegister:REG1.input[1].alpha.imaginary[9]
inQubit2.alpha.real[0] => QuantumRegister:REG1.input[1].alpha.real[0]
inQubit2.alpha.real[1] => QuantumRegister:REG1.input[1].alpha.real[1]
inQubit2.alpha.real[2] => QuantumRegister:REG1.input[1].alpha.real[2]
inQubit2.alpha.real[3] => QuantumRegister:REG1.input[1].alpha.real[3]
inQubit2.alpha.real[4] => QuantumRegister:REG1.input[1].alpha.real[4]
inQubit2.alpha.real[5] => QuantumRegister:REG1.input[1].alpha.real[5]
inQubit2.alpha.real[6] => QuantumRegister:REG1.input[1].alpha.real[6]
inQubit2.alpha.real[7] => QuantumRegister:REG1.input[1].alpha.real[7]
inQubit2.alpha.real[8] => QuantumRegister:REG1.input[1].alpha.real[8]
inQubit2.alpha.real[9] => QuantumRegister:REG1.input[1].alpha.real[9]
inQubit3.beta.imaginary[0] => QuantumRegister:REG1.input[2].beta.imaginary[0]
inQubit3.beta.imaginary[0] => QuantumRegister:REG2.input[2].beta.imaginary[0]
inQubit3.beta.imaginary[1] => QuantumRegister:REG1.input[2].beta.imaginary[1]
inQubit3.beta.imaginary[1] => QuantumRegister:REG2.input[2].beta.imaginary[1]
inQubit3.beta.imaginary[2] => QuantumRegister:REG1.input[2].beta.imaginary[2]
inQubit3.beta.imaginary[2] => QuantumRegister:REG2.input[2].beta.imaginary[2]
inQubit3.beta.imaginary[3] => QuantumRegister:REG1.input[2].beta.imaginary[3]
inQubit3.beta.imaginary[3] => QuantumRegister:REG2.input[2].beta.imaginary[3]
inQubit3.beta.imaginary[4] => QuantumRegister:REG1.input[2].beta.imaginary[4]
inQubit3.beta.imaginary[4] => QuantumRegister:REG2.input[2].beta.imaginary[4]
inQubit3.beta.imaginary[5] => QuantumRegister:REG1.input[2].beta.imaginary[5]
inQubit3.beta.imaginary[5] => QuantumRegister:REG2.input[2].beta.imaginary[5]
inQubit3.beta.imaginary[6] => QuantumRegister:REG1.input[2].beta.imaginary[6]
inQubit3.beta.imaginary[6] => QuantumRegister:REG2.input[2].beta.imaginary[6]
inQubit3.beta.imaginary[7] => QuantumRegister:REG1.input[2].beta.imaginary[7]
inQubit3.beta.imaginary[7] => QuantumRegister:REG2.input[2].beta.imaginary[7]
inQubit3.beta.imaginary[8] => QuantumRegister:REG1.input[2].beta.imaginary[8]
inQubit3.beta.imaginary[8] => QuantumRegister:REG2.input[2].beta.imaginary[8]
inQubit3.beta.imaginary[9] => QuantumRegister:REG1.input[2].beta.imaginary[9]
inQubit3.beta.imaginary[9] => QuantumRegister:REG2.input[2].beta.imaginary[9]
inQubit3.beta.real[0] => QuantumRegister:REG1.input[2].beta.real[0]
inQubit3.beta.real[0] => QuantumRegister:REG2.input[2].beta.real[0]
inQubit3.beta.real[1] => QuantumRegister:REG1.input[2].beta.real[1]
inQubit3.beta.real[1] => QuantumRegister:REG2.input[2].beta.real[1]
inQubit3.beta.real[2] => QuantumRegister:REG1.input[2].beta.real[2]
inQubit3.beta.real[2] => QuantumRegister:REG2.input[2].beta.real[2]
inQubit3.beta.real[3] => QuantumRegister:REG1.input[2].beta.real[3]
inQubit3.beta.real[3] => QuantumRegister:REG2.input[2].beta.real[3]
inQubit3.beta.real[4] => QuantumRegister:REG1.input[2].beta.real[4]
inQubit3.beta.real[4] => QuantumRegister:REG2.input[2].beta.real[4]
inQubit3.beta.real[5] => QuantumRegister:REG1.input[2].beta.real[5]
inQubit3.beta.real[5] => QuantumRegister:REG2.input[2].beta.real[5]
inQubit3.beta.real[6] => QuantumRegister:REG1.input[2].beta.real[6]
inQubit3.beta.real[6] => QuantumRegister:REG2.input[2].beta.real[6]
inQubit3.beta.real[7] => QuantumRegister:REG1.input[2].beta.real[7]
inQubit3.beta.real[7] => QuantumRegister:REG2.input[2].beta.real[7]
inQubit3.beta.real[8] => QuantumRegister:REG1.input[2].beta.real[8]
inQubit3.beta.real[8] => QuantumRegister:REG2.input[2].beta.real[8]
inQubit3.beta.real[9] => QuantumRegister:REG1.input[2].beta.real[9]
inQubit3.beta.real[9] => QuantumRegister:REG2.input[2].beta.real[9]
inQubit3.alpha.imaginary[0] => QuantumRegister:REG1.input[2].alpha.imaginary[0]
inQubit3.alpha.imaginary[0] => QuantumRegister:REG2.input[2].alpha.imaginary[0]
inQubit3.alpha.imaginary[1] => QuantumRegister:REG1.input[2].alpha.imaginary[1]
inQubit3.alpha.imaginary[1] => QuantumRegister:REG2.input[2].alpha.imaginary[1]
inQubit3.alpha.imaginary[2] => QuantumRegister:REG1.input[2].alpha.imaginary[2]
inQubit3.alpha.imaginary[2] => QuantumRegister:REG2.input[2].alpha.imaginary[2]
inQubit3.alpha.imaginary[3] => QuantumRegister:REG1.input[2].alpha.imaginary[3]
inQubit3.alpha.imaginary[3] => QuantumRegister:REG2.input[2].alpha.imaginary[3]
inQubit3.alpha.imaginary[4] => QuantumRegister:REG1.input[2].alpha.imaginary[4]
inQubit3.alpha.imaginary[4] => QuantumRegister:REG2.input[2].alpha.imaginary[4]
inQubit3.alpha.imaginary[5] => QuantumRegister:REG1.input[2].alpha.imaginary[5]
inQubit3.alpha.imaginary[5] => QuantumRegister:REG2.input[2].alpha.imaginary[5]
inQubit3.alpha.imaginary[6] => QuantumRegister:REG1.input[2].alpha.imaginary[6]
inQubit3.alpha.imaginary[6] => QuantumRegister:REG2.input[2].alpha.imaginary[6]
inQubit3.alpha.imaginary[7] => QuantumRegister:REG1.input[2].alpha.imaginary[7]
inQubit3.alpha.imaginary[7] => QuantumRegister:REG2.input[2].alpha.imaginary[7]
inQubit3.alpha.imaginary[8] => QuantumRegister:REG1.input[2].alpha.imaginary[8]
inQubit3.alpha.imaginary[8] => QuantumRegister:REG2.input[2].alpha.imaginary[8]
inQubit3.alpha.imaginary[9] => QuantumRegister:REG1.input[2].alpha.imaginary[9]
inQubit3.alpha.imaginary[9] => QuantumRegister:REG2.input[2].alpha.imaginary[9]
inQubit3.alpha.real[0] => QuantumRegister:REG1.input[2].alpha.real[0]
inQubit3.alpha.real[0] => QuantumRegister:REG2.input[2].alpha.real[0]
inQubit3.alpha.real[1] => QuantumRegister:REG1.input[2].alpha.real[1]
inQubit3.alpha.real[1] => QuantumRegister:REG2.input[2].alpha.real[1]
inQubit3.alpha.real[2] => QuantumRegister:REG1.input[2].alpha.real[2]
inQubit3.alpha.real[2] => QuantumRegister:REG2.input[2].alpha.real[2]
inQubit3.alpha.real[3] => QuantumRegister:REG1.input[2].alpha.real[3]
inQubit3.alpha.real[3] => QuantumRegister:REG2.input[2].alpha.real[3]
inQubit3.alpha.real[4] => QuantumRegister:REG1.input[2].alpha.real[4]
inQubit3.alpha.real[4] => QuantumRegister:REG2.input[2].alpha.real[4]
inQubit3.alpha.real[5] => QuantumRegister:REG1.input[2].alpha.real[5]
inQubit3.alpha.real[5] => QuantumRegister:REG2.input[2].alpha.real[5]
inQubit3.alpha.real[6] => QuantumRegister:REG1.input[2].alpha.real[6]
inQubit3.alpha.real[6] => QuantumRegister:REG2.input[2].alpha.real[6]
inQubit3.alpha.real[7] => QuantumRegister:REG1.input[2].alpha.real[7]
inQubit3.alpha.real[7] => QuantumRegister:REG2.input[2].alpha.real[7]
inQubit3.alpha.real[8] => QuantumRegister:REG1.input[2].alpha.real[8]
inQubit3.alpha.real[8] => QuantumRegister:REG2.input[2].alpha.real[8]
inQubit3.alpha.real[9] => QuantumRegister:REG1.input[2].alpha.real[9]
inQubit3.alpha.real[9] => QuantumRegister:REG2.input[2].alpha.real[9]
outQubit1.beta.imaginary[0] <= QuantumRegister:REG5.output[0].beta.imaginary[0]
outQubit1.beta.imaginary[1] <= QuantumRegister:REG5.output[0].beta.imaginary[1]
outQubit1.beta.imaginary[2] <= QuantumRegister:REG5.output[0].beta.imaginary[2]
outQubit1.beta.imaginary[3] <= QuantumRegister:REG5.output[0].beta.imaginary[3]
outQubit1.beta.imaginary[4] <= QuantumRegister:REG5.output[0].beta.imaginary[4]
outQubit1.beta.imaginary[5] <= QuantumRegister:REG5.output[0].beta.imaginary[5]
outQubit1.beta.imaginary[6] <= QuantumRegister:REG5.output[0].beta.imaginary[6]
outQubit1.beta.imaginary[7] <= QuantumRegister:REG5.output[0].beta.imaginary[7]
outQubit1.beta.imaginary[8] <= QuantumRegister:REG5.output[0].beta.imaginary[8]
outQubit1.beta.imaginary[9] <= QuantumRegister:REG5.output[0].beta.imaginary[9]
outQubit1.beta.real[0] <= QuantumRegister:REG5.output[0].beta.real[0]
outQubit1.beta.real[1] <= QuantumRegister:REG5.output[0].beta.real[1]
outQubit1.beta.real[2] <= QuantumRegister:REG5.output[0].beta.real[2]
outQubit1.beta.real[3] <= QuantumRegister:REG5.output[0].beta.real[3]
outQubit1.beta.real[4] <= QuantumRegister:REG5.output[0].beta.real[4]
outQubit1.beta.real[5] <= QuantumRegister:REG5.output[0].beta.real[5]
outQubit1.beta.real[6] <= QuantumRegister:REG5.output[0].beta.real[6]
outQubit1.beta.real[7] <= QuantumRegister:REG5.output[0].beta.real[7]
outQubit1.beta.real[8] <= QuantumRegister:REG5.output[0].beta.real[8]
outQubit1.beta.real[9] <= QuantumRegister:REG5.output[0].beta.real[9]
outQubit1.alpha.imaginary[0] <= QuantumRegister:REG5.output[0].alpha.imaginary[0]
outQubit1.alpha.imaginary[1] <= QuantumRegister:REG5.output[0].alpha.imaginary[1]
outQubit1.alpha.imaginary[2] <= QuantumRegister:REG5.output[0].alpha.imaginary[2]
outQubit1.alpha.imaginary[3] <= QuantumRegister:REG5.output[0].alpha.imaginary[3]
outQubit1.alpha.imaginary[4] <= QuantumRegister:REG5.output[0].alpha.imaginary[4]
outQubit1.alpha.imaginary[5] <= QuantumRegister:REG5.output[0].alpha.imaginary[5]
outQubit1.alpha.imaginary[6] <= QuantumRegister:REG5.output[0].alpha.imaginary[6]
outQubit1.alpha.imaginary[7] <= QuantumRegister:REG5.output[0].alpha.imaginary[7]
outQubit1.alpha.imaginary[8] <= QuantumRegister:REG5.output[0].alpha.imaginary[8]
outQubit1.alpha.imaginary[9] <= QuantumRegister:REG5.output[0].alpha.imaginary[9]
outQubit1.alpha.real[0] <= QuantumRegister:REG5.output[0].alpha.real[0]
outQubit1.alpha.real[1] <= QuantumRegister:REG5.output[0].alpha.real[1]
outQubit1.alpha.real[2] <= QuantumRegister:REG5.output[0].alpha.real[2]
outQubit1.alpha.real[3] <= QuantumRegister:REG5.output[0].alpha.real[3]
outQubit1.alpha.real[4] <= QuantumRegister:REG5.output[0].alpha.real[4]
outQubit1.alpha.real[5] <= QuantumRegister:REG5.output[0].alpha.real[5]
outQubit1.alpha.real[6] <= QuantumRegister:REG5.output[0].alpha.real[6]
outQubit1.alpha.real[7] <= QuantumRegister:REG5.output[0].alpha.real[7]
outQubit1.alpha.real[8] <= QuantumRegister:REG5.output[0].alpha.real[8]
outQubit1.alpha.real[9] <= QuantumRegister:REG5.output[0].alpha.real[9]
outQubit2.beta.imaginary[0] <= QuantumRegister:REG5.output[1].beta.imaginary[0]
outQubit2.beta.imaginary[1] <= QuantumRegister:REG5.output[1].beta.imaginary[1]
outQubit2.beta.imaginary[2] <= QuantumRegister:REG5.output[1].beta.imaginary[2]
outQubit2.beta.imaginary[3] <= QuantumRegister:REG5.output[1].beta.imaginary[3]
outQubit2.beta.imaginary[4] <= QuantumRegister:REG5.output[1].beta.imaginary[4]
outQubit2.beta.imaginary[5] <= QuantumRegister:REG5.output[1].beta.imaginary[5]
outQubit2.beta.imaginary[6] <= QuantumRegister:REG5.output[1].beta.imaginary[6]
outQubit2.beta.imaginary[7] <= QuantumRegister:REG5.output[1].beta.imaginary[7]
outQubit2.beta.imaginary[8] <= QuantumRegister:REG5.output[1].beta.imaginary[8]
outQubit2.beta.imaginary[9] <= QuantumRegister:REG5.output[1].beta.imaginary[9]
outQubit2.beta.real[0] <= QuantumRegister:REG5.output[1].beta.real[0]
outQubit2.beta.real[1] <= QuantumRegister:REG5.output[1].beta.real[1]
outQubit2.beta.real[2] <= QuantumRegister:REG5.output[1].beta.real[2]
outQubit2.beta.real[3] <= QuantumRegister:REG5.output[1].beta.real[3]
outQubit2.beta.real[4] <= QuantumRegister:REG5.output[1].beta.real[4]
outQubit2.beta.real[5] <= QuantumRegister:REG5.output[1].beta.real[5]
outQubit2.beta.real[6] <= QuantumRegister:REG5.output[1].beta.real[6]
outQubit2.beta.real[7] <= QuantumRegister:REG5.output[1].beta.real[7]
outQubit2.beta.real[8] <= QuantumRegister:REG5.output[1].beta.real[8]
outQubit2.beta.real[9] <= QuantumRegister:REG5.output[1].beta.real[9]
outQubit2.alpha.imaginary[0] <= QuantumRegister:REG5.output[1].alpha.imaginary[0]
outQubit2.alpha.imaginary[1] <= QuantumRegister:REG5.output[1].alpha.imaginary[1]
outQubit2.alpha.imaginary[2] <= QuantumRegister:REG5.output[1].alpha.imaginary[2]
outQubit2.alpha.imaginary[3] <= QuantumRegister:REG5.output[1].alpha.imaginary[3]
outQubit2.alpha.imaginary[4] <= QuantumRegister:REG5.output[1].alpha.imaginary[4]
outQubit2.alpha.imaginary[5] <= QuantumRegister:REG5.output[1].alpha.imaginary[5]
outQubit2.alpha.imaginary[6] <= QuantumRegister:REG5.output[1].alpha.imaginary[6]
outQubit2.alpha.imaginary[7] <= QuantumRegister:REG5.output[1].alpha.imaginary[7]
outQubit2.alpha.imaginary[8] <= QuantumRegister:REG5.output[1].alpha.imaginary[8]
outQubit2.alpha.imaginary[9] <= QuantumRegister:REG5.output[1].alpha.imaginary[9]
outQubit2.alpha.real[0] <= QuantumRegister:REG5.output[1].alpha.real[0]
outQubit2.alpha.real[1] <= QuantumRegister:REG5.output[1].alpha.real[1]
outQubit2.alpha.real[2] <= QuantumRegister:REG5.output[1].alpha.real[2]
outQubit2.alpha.real[3] <= QuantumRegister:REG5.output[1].alpha.real[3]
outQubit2.alpha.real[4] <= QuantumRegister:REG5.output[1].alpha.real[4]
outQubit2.alpha.real[5] <= QuantumRegister:REG5.output[1].alpha.real[5]
outQubit2.alpha.real[6] <= QuantumRegister:REG5.output[1].alpha.real[6]
outQubit2.alpha.real[7] <= QuantumRegister:REG5.output[1].alpha.real[7]
outQubit2.alpha.real[8] <= QuantumRegister:REG5.output[1].alpha.real[8]
outQubit2.alpha.real[9] <= QuantumRegister:REG5.output[1].alpha.real[9]
outQubit3.beta.imaginary[0] <= QuantumRegister:REG5.output[2].beta.imaginary[0]
outQubit3.beta.imaginary[1] <= QuantumRegister:REG5.output[2].beta.imaginary[1]
outQubit3.beta.imaginary[2] <= QuantumRegister:REG5.output[2].beta.imaginary[2]
outQubit3.beta.imaginary[3] <= QuantumRegister:REG5.output[2].beta.imaginary[3]
outQubit3.beta.imaginary[4] <= QuantumRegister:REG5.output[2].beta.imaginary[4]
outQubit3.beta.imaginary[5] <= QuantumRegister:REG5.output[2].beta.imaginary[5]
outQubit3.beta.imaginary[6] <= QuantumRegister:REG5.output[2].beta.imaginary[6]
outQubit3.beta.imaginary[7] <= QuantumRegister:REG5.output[2].beta.imaginary[7]
outQubit3.beta.imaginary[8] <= QuantumRegister:REG5.output[2].beta.imaginary[8]
outQubit3.beta.imaginary[9] <= QuantumRegister:REG5.output[2].beta.imaginary[9]
outQubit3.beta.real[0] <= QuantumRegister:REG5.output[2].beta.real[0]
outQubit3.beta.real[1] <= QuantumRegister:REG5.output[2].beta.real[1]
outQubit3.beta.real[2] <= QuantumRegister:REG5.output[2].beta.real[2]
outQubit3.beta.real[3] <= QuantumRegister:REG5.output[2].beta.real[3]
outQubit3.beta.real[4] <= QuantumRegister:REG5.output[2].beta.real[4]
outQubit3.beta.real[5] <= QuantumRegister:REG5.output[2].beta.real[5]
outQubit3.beta.real[6] <= QuantumRegister:REG5.output[2].beta.real[6]
outQubit3.beta.real[7] <= QuantumRegister:REG5.output[2].beta.real[7]
outQubit3.beta.real[8] <= QuantumRegister:REG5.output[2].beta.real[8]
outQubit3.beta.real[9] <= QuantumRegister:REG5.output[2].beta.real[9]
outQubit3.alpha.imaginary[0] <= QuantumRegister:REG5.output[2].alpha.imaginary[0]
outQubit3.alpha.imaginary[1] <= QuantumRegister:REG5.output[2].alpha.imaginary[1]
outQubit3.alpha.imaginary[2] <= QuantumRegister:REG5.output[2].alpha.imaginary[2]
outQubit3.alpha.imaginary[3] <= QuantumRegister:REG5.output[2].alpha.imaginary[3]
outQubit3.alpha.imaginary[4] <= QuantumRegister:REG5.output[2].alpha.imaginary[4]
outQubit3.alpha.imaginary[5] <= QuantumRegister:REG5.output[2].alpha.imaginary[5]
outQubit3.alpha.imaginary[6] <= QuantumRegister:REG5.output[2].alpha.imaginary[6]
outQubit3.alpha.imaginary[7] <= QuantumRegister:REG5.output[2].alpha.imaginary[7]
outQubit3.alpha.imaginary[8] <= QuantumRegister:REG5.output[2].alpha.imaginary[8]
outQubit3.alpha.imaginary[9] <= QuantumRegister:REG5.output[2].alpha.imaginary[9]
outQubit3.alpha.real[0] <= QuantumRegister:REG5.output[2].alpha.real[0]
outQubit3.alpha.real[1] <= QuantumRegister:REG5.output[2].alpha.real[1]
outQubit3.alpha.real[2] <= QuantumRegister:REG5.output[2].alpha.real[2]
outQubit3.alpha.real[3] <= QuantumRegister:REG5.output[2].alpha.real[3]
outQubit3.alpha.real[4] <= QuantumRegister:REG5.output[2].alpha.real[4]
outQubit3.alpha.real[5] <= QuantumRegister:REG5.output[2].alpha.real[5]
outQubit3.alpha.real[6] <= QuantumRegister:REG5.output[2].alpha.real[6]
outQubit3.alpha.real[7] <= QuantumRegister:REG5.output[2].alpha.real[7]
outQubit3.alpha.real[8] <= QuantumRegister:REG5.output[2].alpha.real[8]
outQubit3.alpha.real[9] <= QuantumRegister:REG5.output[2].alpha.real[9]


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H1_1
root2[0] => mult:multalphareal.in2[0]
root2[0] => mult:multalphaimag.in2[0]
root2[0] => mult:multbetareal.in2[0]
root2[0] => mult:multbetaimag.in2[0]
root2[1] => mult:multalphareal.in2[1]
root2[1] => mult:multalphaimag.in2[1]
root2[1] => mult:multbetareal.in2[1]
root2[1] => mult:multbetaimag.in2[1]
root2[2] => mult:multalphareal.in2[2]
root2[2] => mult:multalphaimag.in2[2]
root2[2] => mult:multbetareal.in2[2]
root2[2] => mult:multbetaimag.in2[2]
root2[3] => mult:multalphareal.in2[3]
root2[3] => mult:multalphaimag.in2[3]
root2[3] => mult:multbetareal.in2[3]
root2[3] => mult:multbetaimag.in2[3]
root2[4] => mult:multalphareal.in2[4]
root2[4] => mult:multalphaimag.in2[4]
root2[4] => mult:multbetareal.in2[4]
root2[4] => mult:multbetaimag.in2[4]
root2[5] => mult:multalphareal.in2[5]
root2[5] => mult:multalphaimag.in2[5]
root2[5] => mult:multbetareal.in2[5]
root2[5] => mult:multbetaimag.in2[5]
root2[6] => mult:multalphareal.in2[6]
root2[6] => mult:multalphaimag.in2[6]
root2[6] => mult:multbetareal.in2[6]
root2[6] => mult:multbetaimag.in2[6]
root2[7] => mult:multalphareal.in2[7]
root2[7] => mult:multalphaimag.in2[7]
root2[7] => mult:multbetareal.in2[7]
root2[7] => mult:multbetaimag.in2[7]
root2[8] => mult:multalphareal.in2[8]
root2[8] => mult:multalphaimag.in2[8]
root2[8] => mult:multbetareal.in2[8]
root2[8] => mult:multbetaimag.in2[8]
root2[9] => mult:multalphareal.in2[9]
root2[9] => mult:multalphaimag.in2[9]
root2[9] => mult:multbetareal.in2[9]
root2[9] => mult:multbetaimag.in2[9]
inQubit.beta.imaginary[0] => mult:multbetaimag.in1[0]
inQubit.beta.imaginary[1] => mult:multbetaimag.in1[1]
inQubit.beta.imaginary[2] => mult:multbetaimag.in1[2]
inQubit.beta.imaginary[3] => mult:multbetaimag.in1[3]
inQubit.beta.imaginary[4] => mult:multbetaimag.in1[4]
inQubit.beta.imaginary[5] => mult:multbetaimag.in1[5]
inQubit.beta.imaginary[6] => mult:multbetaimag.in1[6]
inQubit.beta.imaginary[7] => mult:multbetaimag.in1[7]
inQubit.beta.imaginary[8] => mult:multbetaimag.in1[8]
inQubit.beta.imaginary[9] => mult:multbetaimag.in1[9]
inQubit.beta.real[0] => mult:multbetareal.in1[0]
inQubit.beta.real[1] => mult:multbetareal.in1[1]
inQubit.beta.real[2] => mult:multbetareal.in1[2]
inQubit.beta.real[3] => mult:multbetareal.in1[3]
inQubit.beta.real[4] => mult:multbetareal.in1[4]
inQubit.beta.real[5] => mult:multbetareal.in1[5]
inQubit.beta.real[6] => mult:multbetareal.in1[6]
inQubit.beta.real[7] => mult:multbetareal.in1[7]
inQubit.beta.real[8] => mult:multbetareal.in1[8]
inQubit.beta.real[9] => mult:multbetareal.in1[9]
inQubit.alpha.imaginary[0] => mult:multalphaimag.in1[0]
inQubit.alpha.imaginary[1] => mult:multalphaimag.in1[1]
inQubit.alpha.imaginary[2] => mult:multalphaimag.in1[2]
inQubit.alpha.imaginary[3] => mult:multalphaimag.in1[3]
inQubit.alpha.imaginary[4] => mult:multalphaimag.in1[4]
inQubit.alpha.imaginary[5] => mult:multalphaimag.in1[5]
inQubit.alpha.imaginary[6] => mult:multalphaimag.in1[6]
inQubit.alpha.imaginary[7] => mult:multalphaimag.in1[7]
inQubit.alpha.imaginary[8] => mult:multalphaimag.in1[8]
inQubit.alpha.imaginary[9] => mult:multalphaimag.in1[9]
inQubit.alpha.real[0] => mult:multalphareal.in1[0]
inQubit.alpha.real[1] => mult:multalphareal.in1[1]
inQubit.alpha.real[2] => mult:multalphareal.in1[2]
inQubit.alpha.real[3] => mult:multalphareal.in1[3]
inQubit.alpha.real[4] => mult:multalphareal.in1[4]
inQubit.alpha.real[5] => mult:multalphareal.in1[5]
inQubit.alpha.real[6] => mult:multalphareal.in1[6]
inQubit.alpha.real[7] => mult:multalphareal.in1[7]
inQubit.alpha.real[8] => mult:multalphareal.in1[8]
inQubit.alpha.real[9] => mult:multalphareal.in1[9]
outQubit.beta.imaginary[0] <= adder:ADDim2.SUM[0]
outQubit.beta.imaginary[1] <= adder:ADDim2.SUM[1]
outQubit.beta.imaginary[2] <= adder:ADDim2.SUM[2]
outQubit.beta.imaginary[3] <= adder:ADDim2.SUM[3]
outQubit.beta.imaginary[4] <= adder:ADDim2.SUM[4]
outQubit.beta.imaginary[5] <= adder:ADDim2.SUM[5]
outQubit.beta.imaginary[6] <= adder:ADDim2.SUM[6]
outQubit.beta.imaginary[7] <= adder:ADDim2.SUM[7]
outQubit.beta.imaginary[8] <= adder:ADDim2.SUM[8]
outQubit.beta.imaginary[9] <= adder:ADDim2.SUM[9]
outQubit.beta.real[0] <= adder:ADDreal2.SUM[0]
outQubit.beta.real[1] <= adder:ADDreal2.SUM[1]
outQubit.beta.real[2] <= adder:ADDreal2.SUM[2]
outQubit.beta.real[3] <= adder:ADDreal2.SUM[3]
outQubit.beta.real[4] <= adder:ADDreal2.SUM[4]
outQubit.beta.real[5] <= adder:ADDreal2.SUM[5]
outQubit.beta.real[6] <= adder:ADDreal2.SUM[6]
outQubit.beta.real[7] <= adder:ADDreal2.SUM[7]
outQubit.beta.real[8] <= adder:ADDreal2.SUM[8]
outQubit.beta.real[9] <= adder:ADDreal2.SUM[9]
outQubit.alpha.imaginary[0] <= adder:ADDim1.SUM[0]
outQubit.alpha.imaginary[1] <= adder:ADDim1.SUM[1]
outQubit.alpha.imaginary[2] <= adder:ADDim1.SUM[2]
outQubit.alpha.imaginary[3] <= adder:ADDim1.SUM[3]
outQubit.alpha.imaginary[4] <= adder:ADDim1.SUM[4]
outQubit.alpha.imaginary[5] <= adder:ADDim1.SUM[5]
outQubit.alpha.imaginary[6] <= adder:ADDim1.SUM[6]
outQubit.alpha.imaginary[7] <= adder:ADDim1.SUM[7]
outQubit.alpha.imaginary[8] <= adder:ADDim1.SUM[8]
outQubit.alpha.imaginary[9] <= adder:ADDim1.SUM[9]
outQubit.alpha.real[0] <= adder:ADDreal1.SUM[0]
outQubit.alpha.real[1] <= adder:ADDreal1.SUM[1]
outQubit.alpha.real[2] <= adder:ADDreal1.SUM[2]
outQubit.alpha.real[3] <= adder:ADDreal1.SUM[3]
outQubit.alpha.real[4] <= adder:ADDreal1.SUM[4]
outQubit.alpha.real[5] <= adder:ADDreal1.SUM[5]
outQubit.alpha.real[6] <= adder:ADDreal1.SUM[6]
outQubit.alpha.real[7] <= adder:ADDreal1.SUM[7]
outQubit.alpha.real[8] <= adder:ADDreal1.SUM[8]
outQubit.alpha.real[9] <= adder:ADDreal1.SUM[9]


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H1_1|mult:multalphareal
in1[0] => Mult0.IN7
in1[1] => Mult0.IN6
in1[2] => Mult0.IN5
in1[3] => Mult0.IN4
in1[4] => Mult0.IN3
in1[5] => Mult0.IN2
in1[6] => Mult0.IN1
in1[7] => Mult0.IN0
in1[8] => process_0.IN0
in1[9] => process_0.IN0
in1[9] => process_0.IN0
in2[0] => Mult0.IN15
in2[0] => outMult.DATAB
in2[1] => Mult0.IN14
in2[1] => outMult.DATAB
in2[2] => Mult0.IN13
in2[2] => outMult.DATAB
in2[3] => Mult0.IN12
in2[3] => outMult.DATAB
in2[4] => Mult0.IN11
in2[4] => outMult.DATAB
in2[5] => Mult0.IN10
in2[5] => outMult.DATAB
in2[6] => Mult0.IN9
in2[6] => outMult.DATAB
in2[7] => Mult0.IN8
in2[7] => outMult.DATAB
in2[8] => process_0.IN1
in2[8] => outMult.DATAB
in2[9] => process_0.IN1
in2[9] => process_0.IN1
outMult[0] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[1] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[2] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[3] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[4] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[5] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[6] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[7] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[8] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[9] <= outMult.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H1_1|mult:multalphaimag
in1[0] => Mult0.IN7
in1[1] => Mult0.IN6
in1[2] => Mult0.IN5
in1[3] => Mult0.IN4
in1[4] => Mult0.IN3
in1[5] => Mult0.IN2
in1[6] => Mult0.IN1
in1[7] => Mult0.IN0
in1[8] => process_0.IN0
in1[9] => process_0.IN0
in1[9] => process_0.IN0
in2[0] => Mult0.IN15
in2[0] => outMult.DATAB
in2[1] => Mult0.IN14
in2[1] => outMult.DATAB
in2[2] => Mult0.IN13
in2[2] => outMult.DATAB
in2[3] => Mult0.IN12
in2[3] => outMult.DATAB
in2[4] => Mult0.IN11
in2[4] => outMult.DATAB
in2[5] => Mult0.IN10
in2[5] => outMult.DATAB
in2[6] => Mult0.IN9
in2[6] => outMult.DATAB
in2[7] => Mult0.IN8
in2[7] => outMult.DATAB
in2[8] => process_0.IN1
in2[8] => outMult.DATAB
in2[9] => process_0.IN1
in2[9] => process_0.IN1
outMult[0] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[1] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[2] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[3] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[4] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[5] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[6] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[7] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[8] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[9] <= outMult.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H1_1|mult:multbetareal
in1[0] => Mult0.IN7
in1[1] => Mult0.IN6
in1[2] => Mult0.IN5
in1[3] => Mult0.IN4
in1[4] => Mult0.IN3
in1[5] => Mult0.IN2
in1[6] => Mult0.IN1
in1[7] => Mult0.IN0
in1[8] => process_0.IN0
in1[9] => process_0.IN0
in1[9] => process_0.IN0
in2[0] => Mult0.IN15
in2[0] => outMult.DATAB
in2[1] => Mult0.IN14
in2[1] => outMult.DATAB
in2[2] => Mult0.IN13
in2[2] => outMult.DATAB
in2[3] => Mult0.IN12
in2[3] => outMult.DATAB
in2[4] => Mult0.IN11
in2[4] => outMult.DATAB
in2[5] => Mult0.IN10
in2[5] => outMult.DATAB
in2[6] => Mult0.IN9
in2[6] => outMult.DATAB
in2[7] => Mult0.IN8
in2[7] => outMult.DATAB
in2[8] => process_0.IN1
in2[8] => outMult.DATAB
in2[9] => process_0.IN1
in2[9] => process_0.IN1
outMult[0] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[1] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[2] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[3] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[4] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[5] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[6] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[7] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[8] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[9] <= outMult.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H1_1|mult:multbetaimag
in1[0] => Mult0.IN7
in1[1] => Mult0.IN6
in1[2] => Mult0.IN5
in1[3] => Mult0.IN4
in1[4] => Mult0.IN3
in1[5] => Mult0.IN2
in1[6] => Mult0.IN1
in1[7] => Mult0.IN0
in1[8] => process_0.IN0
in1[9] => process_0.IN0
in1[9] => process_0.IN0
in2[0] => Mult0.IN15
in2[0] => outMult.DATAB
in2[1] => Mult0.IN14
in2[1] => outMult.DATAB
in2[2] => Mult0.IN13
in2[2] => outMult.DATAB
in2[3] => Mult0.IN12
in2[3] => outMult.DATAB
in2[4] => Mult0.IN11
in2[4] => outMult.DATAB
in2[5] => Mult0.IN10
in2[5] => outMult.DATAB
in2[6] => Mult0.IN9
in2[6] => outMult.DATAB
in2[7] => Mult0.IN8
in2[7] => outMult.DATAB
in2[8] => process_0.IN1
in2[8] => outMult.DATAB
in2[9] => process_0.IN1
in2[9] => process_0.IN1
outMult[0] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[1] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[2] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[3] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[4] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[5] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[6] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[7] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[8] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[9] <= outMult.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H1_1|adder:ADDreal1
A[0] => Add0.IN18
A[0] => SUM.DATAB
A[0] => Equal0.IN17
A[0] => Equal2.IN15
A[0] => LessThan0.IN8
A[0] => Equal4.IN7
A[0] => Add2.IN16
A[0] => Add4.IN8
A[0] => Add5.IN9
A[0] => SUM.DATAB
A[0] => SUM[0].DATAB
A[0] => Add1.IN9
A[0] => Add3.IN8
A[1] => Add0.IN17
A[1] => SUM.DATAB
A[1] => Equal0.IN16
A[1] => Equal2.IN14
A[1] => LessThan0.IN7
A[1] => Equal4.IN6
A[1] => Add2.IN15
A[1] => Add4.IN7
A[1] => Add5.IN8
A[1] => SUM.DATAB
A[1] => SUM[1].DATAB
A[1] => Add1.IN8
A[1] => Add3.IN7
A[2] => Add0.IN16
A[2] => SUM.DATAB
A[2] => Equal0.IN15
A[2] => Equal2.IN13
A[2] => LessThan0.IN6
A[2] => Equal4.IN5
A[2] => Add2.IN14
A[2] => Add4.IN6
A[2] => Add5.IN7
A[2] => SUM.DATAB
A[2] => SUM[2].DATAB
A[2] => Add1.IN7
A[2] => Add3.IN6
A[3] => Add0.IN15
A[3] => SUM.DATAB
A[3] => Equal0.IN14
A[3] => Equal2.IN12
A[3] => LessThan0.IN5
A[3] => Equal4.IN4
A[3] => Add2.IN13
A[3] => Add4.IN5
A[3] => Add5.IN6
A[3] => SUM.DATAB
A[3] => SUM[3].DATAB
A[3] => Add1.IN6
A[3] => Add3.IN5
A[4] => Add0.IN14
A[4] => SUM.DATAB
A[4] => Equal0.IN13
A[4] => Equal2.IN11
A[4] => LessThan0.IN4
A[4] => Equal4.IN3
A[4] => Add2.IN12
A[4] => Add4.IN4
A[4] => Add5.IN5
A[4] => SUM.DATAB
A[4] => SUM[4].DATAB
A[4] => Add1.IN5
A[4] => Add3.IN4
A[5] => Add0.IN13
A[5] => SUM.DATAB
A[5] => Equal0.IN12
A[5] => Equal2.IN10
A[5] => LessThan0.IN3
A[5] => Equal4.IN2
A[5] => Add2.IN11
A[5] => Add4.IN3
A[5] => Add5.IN4
A[5] => SUM.DATAB
A[5] => SUM[5].DATAB
A[5] => Add1.IN4
A[5] => Add3.IN3
A[6] => Add0.IN12
A[6] => SUM.DATAB
A[6] => Equal0.IN11
A[6] => Equal2.IN9
A[6] => LessThan0.IN2
A[6] => Equal4.IN1
A[6] => Add2.IN10
A[6] => Add4.IN2
A[6] => Add5.IN3
A[6] => SUM.DATAB
A[6] => SUM[6].DATAB
A[6] => Add1.IN3
A[6] => Add3.IN2
A[7] => Add0.IN11
A[7] => SUM.DATAB
A[7] => Equal0.IN10
A[7] => Equal2.IN8
A[7] => LessThan0.IN1
A[7] => Equal4.IN0
A[7] => Add2.IN9
A[7] => Add4.IN1
A[7] => Add5.IN2
A[7] => SUM.DATAB
A[7] => SUM[7].DATAB
A[7] => Add1.IN2
A[7] => Add3.IN1
A[8] => process_0.IN0
A[8] => process_0.IN0
A[8] => Add0.IN10
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => Equal0.IN9
A[8] => Add5.IN1
A[8] => SUM.DATAB
A[8] => Add1.IN1
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAB
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAA
A[9] => SUM.DATAB
B[0] => Add1.IN18
B[0] => SUM.DATAA
B[0] => Equal1.IN17
B[0] => Equal3.IN15
B[0] => LessThan0.IN16
B[0] => Equal4.IN15
B[0] => Add3.IN16
B[0] => Add4.IN16
B[0] => Add5.IN18
B[0] => SUM.DATAB
B[0] => Add0.IN9
B[0] => Add2.IN8
B[1] => Add1.IN17
B[1] => SUM.DATAA
B[1] => Equal1.IN16
B[1] => Equal3.IN14
B[1] => LessThan0.IN15
B[1] => Equal4.IN14
B[1] => Add3.IN15
B[1] => Add4.IN15
B[1] => Add5.IN17
B[1] => SUM.DATAB
B[1] => Add0.IN8
B[1] => Add2.IN7
B[2] => Add1.IN16
B[2] => SUM.DATAA
B[2] => Equal1.IN15
B[2] => Equal3.IN13
B[2] => LessThan0.IN14
B[2] => Equal4.IN13
B[2] => Add3.IN14
B[2] => Add4.IN14
B[2] => Add5.IN16
B[2] => SUM.DATAB
B[2] => Add0.IN7
B[2] => Add2.IN6
B[3] => Add1.IN15
B[3] => SUM.DATAA
B[3] => Equal1.IN14
B[3] => Equal3.IN12
B[3] => LessThan0.IN13
B[3] => Equal4.IN12
B[3] => Add3.IN13
B[3] => Add4.IN13
B[3] => Add5.IN15
B[3] => SUM.DATAB
B[3] => Add0.IN6
B[3] => Add2.IN5
B[4] => Add1.IN14
B[4] => SUM.DATAA
B[4] => Equal1.IN13
B[4] => Equal3.IN11
B[4] => LessThan0.IN12
B[4] => Equal4.IN11
B[4] => Add3.IN12
B[4] => Add4.IN12
B[4] => Add5.IN14
B[4] => SUM.DATAB
B[4] => Add0.IN5
B[4] => Add2.IN4
B[5] => Add1.IN13
B[5] => SUM.DATAA
B[5] => Equal1.IN12
B[5] => Equal3.IN10
B[5] => LessThan0.IN11
B[5] => Equal4.IN10
B[5] => Add3.IN11
B[5] => Add4.IN11
B[5] => Add5.IN13
B[5] => SUM.DATAB
B[5] => Add0.IN4
B[5] => Add2.IN3
B[6] => Add1.IN12
B[6] => SUM.DATAA
B[6] => Equal1.IN11
B[6] => Equal3.IN9
B[6] => LessThan0.IN10
B[6] => Equal4.IN9
B[6] => Add3.IN10
B[6] => Add4.IN10
B[6] => Add5.IN12
B[6] => SUM.DATAB
B[6] => Add0.IN3
B[6] => Add2.IN2
B[7] => Add1.IN11
B[7] => SUM.DATAA
B[7] => Equal1.IN10
B[7] => Equal3.IN8
B[7] => LessThan0.IN9
B[7] => Equal4.IN8
B[7] => Add3.IN9
B[7] => Add4.IN9
B[7] => Add5.IN11
B[7] => SUM.DATAB
B[7] => Add0.IN2
B[7] => Add2.IN1
B[8] => process_0.IN1
B[8] => process_0.IN1
B[8] => Add1.IN10
B[8] => SUM.DATAA
B[8] => Equal1.IN9
B[8] => Add5.IN10
B[8] => SUM.DATAB
B[8] => Add0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAB
SUM[0] <= SUM[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[1] <= SUM[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[2] <= SUM[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[3] <= SUM[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[4] <= SUM[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[5] <= SUM[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[6] <= SUM[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[7] <= SUM[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[8] <= SUM[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[9] <= SUM[9]$latch.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H1_1|adder:ADDim1
A[0] => Add0.IN18
A[0] => SUM.DATAB
A[0] => Equal0.IN17
A[0] => Equal2.IN15
A[0] => LessThan0.IN8
A[0] => Equal4.IN7
A[0] => Add2.IN16
A[0] => Add4.IN8
A[0] => Add5.IN9
A[0] => SUM.DATAB
A[0] => SUM[0].DATAB
A[0] => Add1.IN9
A[0] => Add3.IN8
A[1] => Add0.IN17
A[1] => SUM.DATAB
A[1] => Equal0.IN16
A[1] => Equal2.IN14
A[1] => LessThan0.IN7
A[1] => Equal4.IN6
A[1] => Add2.IN15
A[1] => Add4.IN7
A[1] => Add5.IN8
A[1] => SUM.DATAB
A[1] => SUM[1].DATAB
A[1] => Add1.IN8
A[1] => Add3.IN7
A[2] => Add0.IN16
A[2] => SUM.DATAB
A[2] => Equal0.IN15
A[2] => Equal2.IN13
A[2] => LessThan0.IN6
A[2] => Equal4.IN5
A[2] => Add2.IN14
A[2] => Add4.IN6
A[2] => Add5.IN7
A[2] => SUM.DATAB
A[2] => SUM[2].DATAB
A[2] => Add1.IN7
A[2] => Add3.IN6
A[3] => Add0.IN15
A[3] => SUM.DATAB
A[3] => Equal0.IN14
A[3] => Equal2.IN12
A[3] => LessThan0.IN5
A[3] => Equal4.IN4
A[3] => Add2.IN13
A[3] => Add4.IN5
A[3] => Add5.IN6
A[3] => SUM.DATAB
A[3] => SUM[3].DATAB
A[3] => Add1.IN6
A[3] => Add3.IN5
A[4] => Add0.IN14
A[4] => SUM.DATAB
A[4] => Equal0.IN13
A[4] => Equal2.IN11
A[4] => LessThan0.IN4
A[4] => Equal4.IN3
A[4] => Add2.IN12
A[4] => Add4.IN4
A[4] => Add5.IN5
A[4] => SUM.DATAB
A[4] => SUM[4].DATAB
A[4] => Add1.IN5
A[4] => Add3.IN4
A[5] => Add0.IN13
A[5] => SUM.DATAB
A[5] => Equal0.IN12
A[5] => Equal2.IN10
A[5] => LessThan0.IN3
A[5] => Equal4.IN2
A[5] => Add2.IN11
A[5] => Add4.IN3
A[5] => Add5.IN4
A[5] => SUM.DATAB
A[5] => SUM[5].DATAB
A[5] => Add1.IN4
A[5] => Add3.IN3
A[6] => Add0.IN12
A[6] => SUM.DATAB
A[6] => Equal0.IN11
A[6] => Equal2.IN9
A[6] => LessThan0.IN2
A[6] => Equal4.IN1
A[6] => Add2.IN10
A[6] => Add4.IN2
A[6] => Add5.IN3
A[6] => SUM.DATAB
A[6] => SUM[6].DATAB
A[6] => Add1.IN3
A[6] => Add3.IN2
A[7] => Add0.IN11
A[7] => SUM.DATAB
A[7] => Equal0.IN10
A[7] => Equal2.IN8
A[7] => LessThan0.IN1
A[7] => Equal4.IN0
A[7] => Add2.IN9
A[7] => Add4.IN1
A[7] => Add5.IN2
A[7] => SUM.DATAB
A[7] => SUM[7].DATAB
A[7] => Add1.IN2
A[7] => Add3.IN1
A[8] => process_0.IN0
A[8] => process_0.IN0
A[8] => Add0.IN10
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => Equal0.IN9
A[8] => Add5.IN1
A[8] => SUM.DATAB
A[8] => Add1.IN1
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAB
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAA
A[9] => SUM.DATAB
B[0] => Add1.IN18
B[0] => SUM.DATAA
B[0] => Equal1.IN17
B[0] => Equal3.IN15
B[0] => LessThan0.IN16
B[0] => Equal4.IN15
B[0] => Add3.IN16
B[0] => Add4.IN16
B[0] => Add5.IN18
B[0] => SUM.DATAB
B[0] => Add0.IN9
B[0] => Add2.IN8
B[1] => Add1.IN17
B[1] => SUM.DATAA
B[1] => Equal1.IN16
B[1] => Equal3.IN14
B[1] => LessThan0.IN15
B[1] => Equal4.IN14
B[1] => Add3.IN15
B[1] => Add4.IN15
B[1] => Add5.IN17
B[1] => SUM.DATAB
B[1] => Add0.IN8
B[1] => Add2.IN7
B[2] => Add1.IN16
B[2] => SUM.DATAA
B[2] => Equal1.IN15
B[2] => Equal3.IN13
B[2] => LessThan0.IN14
B[2] => Equal4.IN13
B[2] => Add3.IN14
B[2] => Add4.IN14
B[2] => Add5.IN16
B[2] => SUM.DATAB
B[2] => Add0.IN7
B[2] => Add2.IN6
B[3] => Add1.IN15
B[3] => SUM.DATAA
B[3] => Equal1.IN14
B[3] => Equal3.IN12
B[3] => LessThan0.IN13
B[3] => Equal4.IN12
B[3] => Add3.IN13
B[3] => Add4.IN13
B[3] => Add5.IN15
B[3] => SUM.DATAB
B[3] => Add0.IN6
B[3] => Add2.IN5
B[4] => Add1.IN14
B[4] => SUM.DATAA
B[4] => Equal1.IN13
B[4] => Equal3.IN11
B[4] => LessThan0.IN12
B[4] => Equal4.IN11
B[4] => Add3.IN12
B[4] => Add4.IN12
B[4] => Add5.IN14
B[4] => SUM.DATAB
B[4] => Add0.IN5
B[4] => Add2.IN4
B[5] => Add1.IN13
B[5] => SUM.DATAA
B[5] => Equal1.IN12
B[5] => Equal3.IN10
B[5] => LessThan0.IN11
B[5] => Equal4.IN10
B[5] => Add3.IN11
B[5] => Add4.IN11
B[5] => Add5.IN13
B[5] => SUM.DATAB
B[5] => Add0.IN4
B[5] => Add2.IN3
B[6] => Add1.IN12
B[6] => SUM.DATAA
B[6] => Equal1.IN11
B[6] => Equal3.IN9
B[6] => LessThan0.IN10
B[6] => Equal4.IN9
B[6] => Add3.IN10
B[6] => Add4.IN10
B[6] => Add5.IN12
B[6] => SUM.DATAB
B[6] => Add0.IN3
B[6] => Add2.IN2
B[7] => Add1.IN11
B[7] => SUM.DATAA
B[7] => Equal1.IN10
B[7] => Equal3.IN8
B[7] => LessThan0.IN9
B[7] => Equal4.IN8
B[7] => Add3.IN9
B[7] => Add4.IN9
B[7] => Add5.IN11
B[7] => SUM.DATAB
B[7] => Add0.IN2
B[7] => Add2.IN1
B[8] => process_0.IN1
B[8] => process_0.IN1
B[8] => Add1.IN10
B[8] => SUM.DATAA
B[8] => Equal1.IN9
B[8] => Add5.IN10
B[8] => SUM.DATAB
B[8] => Add0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAB
SUM[0] <= SUM[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[1] <= SUM[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[2] <= SUM[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[3] <= SUM[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[4] <= SUM[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[5] <= SUM[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[6] <= SUM[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[7] <= SUM[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[8] <= SUM[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[9] <= SUM[9]$latch.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H1_1|adder:ADDreal2
A[0] => Add0.IN18
A[0] => SUM.DATAB
A[0] => Equal0.IN17
A[0] => Equal2.IN15
A[0] => LessThan0.IN8
A[0] => Equal4.IN7
A[0] => Add2.IN16
A[0] => Add4.IN8
A[0] => Add5.IN9
A[0] => SUM.DATAB
A[0] => SUM[0].DATAB
A[0] => Add1.IN9
A[0] => Add3.IN8
A[1] => Add0.IN17
A[1] => SUM.DATAB
A[1] => Equal0.IN16
A[1] => Equal2.IN14
A[1] => LessThan0.IN7
A[1] => Equal4.IN6
A[1] => Add2.IN15
A[1] => Add4.IN7
A[1] => Add5.IN8
A[1] => SUM.DATAB
A[1] => SUM[1].DATAB
A[1] => Add1.IN8
A[1] => Add3.IN7
A[2] => Add0.IN16
A[2] => SUM.DATAB
A[2] => Equal0.IN15
A[2] => Equal2.IN13
A[2] => LessThan0.IN6
A[2] => Equal4.IN5
A[2] => Add2.IN14
A[2] => Add4.IN6
A[2] => Add5.IN7
A[2] => SUM.DATAB
A[2] => SUM[2].DATAB
A[2] => Add1.IN7
A[2] => Add3.IN6
A[3] => Add0.IN15
A[3] => SUM.DATAB
A[3] => Equal0.IN14
A[3] => Equal2.IN12
A[3] => LessThan0.IN5
A[3] => Equal4.IN4
A[3] => Add2.IN13
A[3] => Add4.IN5
A[3] => Add5.IN6
A[3] => SUM.DATAB
A[3] => SUM[3].DATAB
A[3] => Add1.IN6
A[3] => Add3.IN5
A[4] => Add0.IN14
A[4] => SUM.DATAB
A[4] => Equal0.IN13
A[4] => Equal2.IN11
A[4] => LessThan0.IN4
A[4] => Equal4.IN3
A[4] => Add2.IN12
A[4] => Add4.IN4
A[4] => Add5.IN5
A[4] => SUM.DATAB
A[4] => SUM[4].DATAB
A[4] => Add1.IN5
A[4] => Add3.IN4
A[5] => Add0.IN13
A[5] => SUM.DATAB
A[5] => Equal0.IN12
A[5] => Equal2.IN10
A[5] => LessThan0.IN3
A[5] => Equal4.IN2
A[5] => Add2.IN11
A[5] => Add4.IN3
A[5] => Add5.IN4
A[5] => SUM.DATAB
A[5] => SUM[5].DATAB
A[5] => Add1.IN4
A[5] => Add3.IN3
A[6] => Add0.IN12
A[6] => SUM.DATAB
A[6] => Equal0.IN11
A[6] => Equal2.IN9
A[6] => LessThan0.IN2
A[6] => Equal4.IN1
A[6] => Add2.IN10
A[6] => Add4.IN2
A[6] => Add5.IN3
A[6] => SUM.DATAB
A[6] => SUM[6].DATAB
A[6] => Add1.IN3
A[6] => Add3.IN2
A[7] => Add0.IN11
A[7] => SUM.DATAB
A[7] => Equal0.IN10
A[7] => Equal2.IN8
A[7] => LessThan0.IN1
A[7] => Equal4.IN0
A[7] => Add2.IN9
A[7] => Add4.IN1
A[7] => Add5.IN2
A[7] => SUM.DATAB
A[7] => SUM[7].DATAB
A[7] => Add1.IN2
A[7] => Add3.IN1
A[8] => process_0.IN0
A[8] => process_0.IN0
A[8] => Add0.IN10
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => Equal0.IN9
A[8] => Add5.IN1
A[8] => SUM.DATAB
A[8] => Add1.IN1
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAB
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAA
A[9] => SUM.DATAB
B[0] => Add1.IN18
B[0] => SUM.DATAA
B[0] => Equal1.IN17
B[0] => Equal3.IN15
B[0] => LessThan0.IN16
B[0] => Equal4.IN15
B[0] => Add3.IN16
B[0] => Add4.IN16
B[0] => Add5.IN18
B[0] => SUM.DATAB
B[0] => Add0.IN9
B[0] => Add2.IN8
B[1] => Add1.IN17
B[1] => SUM.DATAA
B[1] => Equal1.IN16
B[1] => Equal3.IN14
B[1] => LessThan0.IN15
B[1] => Equal4.IN14
B[1] => Add3.IN15
B[1] => Add4.IN15
B[1] => Add5.IN17
B[1] => SUM.DATAB
B[1] => Add0.IN8
B[1] => Add2.IN7
B[2] => Add1.IN16
B[2] => SUM.DATAA
B[2] => Equal1.IN15
B[2] => Equal3.IN13
B[2] => LessThan0.IN14
B[2] => Equal4.IN13
B[2] => Add3.IN14
B[2] => Add4.IN14
B[2] => Add5.IN16
B[2] => SUM.DATAB
B[2] => Add0.IN7
B[2] => Add2.IN6
B[3] => Add1.IN15
B[3] => SUM.DATAA
B[3] => Equal1.IN14
B[3] => Equal3.IN12
B[3] => LessThan0.IN13
B[3] => Equal4.IN12
B[3] => Add3.IN13
B[3] => Add4.IN13
B[3] => Add5.IN15
B[3] => SUM.DATAB
B[3] => Add0.IN6
B[3] => Add2.IN5
B[4] => Add1.IN14
B[4] => SUM.DATAA
B[4] => Equal1.IN13
B[4] => Equal3.IN11
B[4] => LessThan0.IN12
B[4] => Equal4.IN11
B[4] => Add3.IN12
B[4] => Add4.IN12
B[4] => Add5.IN14
B[4] => SUM.DATAB
B[4] => Add0.IN5
B[4] => Add2.IN4
B[5] => Add1.IN13
B[5] => SUM.DATAA
B[5] => Equal1.IN12
B[5] => Equal3.IN10
B[5] => LessThan0.IN11
B[5] => Equal4.IN10
B[5] => Add3.IN11
B[5] => Add4.IN11
B[5] => Add5.IN13
B[5] => SUM.DATAB
B[5] => Add0.IN4
B[5] => Add2.IN3
B[6] => Add1.IN12
B[6] => SUM.DATAA
B[6] => Equal1.IN11
B[6] => Equal3.IN9
B[6] => LessThan0.IN10
B[6] => Equal4.IN9
B[6] => Add3.IN10
B[6] => Add4.IN10
B[6] => Add5.IN12
B[6] => SUM.DATAB
B[6] => Add0.IN3
B[6] => Add2.IN2
B[7] => Add1.IN11
B[7] => SUM.DATAA
B[7] => Equal1.IN10
B[7] => Equal3.IN8
B[7] => LessThan0.IN9
B[7] => Equal4.IN8
B[7] => Add3.IN9
B[7] => Add4.IN9
B[7] => Add5.IN11
B[7] => SUM.DATAB
B[7] => Add0.IN2
B[7] => Add2.IN1
B[8] => process_0.IN1
B[8] => process_0.IN1
B[8] => Add1.IN10
B[8] => SUM.DATAA
B[8] => Equal1.IN9
B[8] => Add5.IN10
B[8] => SUM.DATAB
B[8] => Add0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAB
SUM[0] <= SUM[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[1] <= SUM[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[2] <= SUM[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[3] <= SUM[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[4] <= SUM[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[5] <= SUM[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[6] <= SUM[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[7] <= SUM[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[8] <= SUM[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[9] <= SUM[9]$latch.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H1_1|adder:ADDim2
A[0] => Add0.IN18
A[0] => SUM.DATAB
A[0] => Equal0.IN17
A[0] => Equal2.IN15
A[0] => LessThan0.IN8
A[0] => Equal4.IN7
A[0] => Add2.IN16
A[0] => Add4.IN8
A[0] => Add5.IN9
A[0] => SUM.DATAB
A[0] => SUM[0].DATAB
A[0] => Add1.IN9
A[0] => Add3.IN8
A[1] => Add0.IN17
A[1] => SUM.DATAB
A[1] => Equal0.IN16
A[1] => Equal2.IN14
A[1] => LessThan0.IN7
A[1] => Equal4.IN6
A[1] => Add2.IN15
A[1] => Add4.IN7
A[1] => Add5.IN8
A[1] => SUM.DATAB
A[1] => SUM[1].DATAB
A[1] => Add1.IN8
A[1] => Add3.IN7
A[2] => Add0.IN16
A[2] => SUM.DATAB
A[2] => Equal0.IN15
A[2] => Equal2.IN13
A[2] => LessThan0.IN6
A[2] => Equal4.IN5
A[2] => Add2.IN14
A[2] => Add4.IN6
A[2] => Add5.IN7
A[2] => SUM.DATAB
A[2] => SUM[2].DATAB
A[2] => Add1.IN7
A[2] => Add3.IN6
A[3] => Add0.IN15
A[3] => SUM.DATAB
A[3] => Equal0.IN14
A[3] => Equal2.IN12
A[3] => LessThan0.IN5
A[3] => Equal4.IN4
A[3] => Add2.IN13
A[3] => Add4.IN5
A[3] => Add5.IN6
A[3] => SUM.DATAB
A[3] => SUM[3].DATAB
A[3] => Add1.IN6
A[3] => Add3.IN5
A[4] => Add0.IN14
A[4] => SUM.DATAB
A[4] => Equal0.IN13
A[4] => Equal2.IN11
A[4] => LessThan0.IN4
A[4] => Equal4.IN3
A[4] => Add2.IN12
A[4] => Add4.IN4
A[4] => Add5.IN5
A[4] => SUM.DATAB
A[4] => SUM[4].DATAB
A[4] => Add1.IN5
A[4] => Add3.IN4
A[5] => Add0.IN13
A[5] => SUM.DATAB
A[5] => Equal0.IN12
A[5] => Equal2.IN10
A[5] => LessThan0.IN3
A[5] => Equal4.IN2
A[5] => Add2.IN11
A[5] => Add4.IN3
A[5] => Add5.IN4
A[5] => SUM.DATAB
A[5] => SUM[5].DATAB
A[5] => Add1.IN4
A[5] => Add3.IN3
A[6] => Add0.IN12
A[6] => SUM.DATAB
A[6] => Equal0.IN11
A[6] => Equal2.IN9
A[6] => LessThan0.IN2
A[6] => Equal4.IN1
A[6] => Add2.IN10
A[6] => Add4.IN2
A[6] => Add5.IN3
A[6] => SUM.DATAB
A[6] => SUM[6].DATAB
A[6] => Add1.IN3
A[6] => Add3.IN2
A[7] => Add0.IN11
A[7] => SUM.DATAB
A[7] => Equal0.IN10
A[7] => Equal2.IN8
A[7] => LessThan0.IN1
A[7] => Equal4.IN0
A[7] => Add2.IN9
A[7] => Add4.IN1
A[7] => Add5.IN2
A[7] => SUM.DATAB
A[7] => SUM[7].DATAB
A[7] => Add1.IN2
A[7] => Add3.IN1
A[8] => process_0.IN0
A[8] => process_0.IN0
A[8] => Add0.IN10
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => Equal0.IN9
A[8] => Add5.IN1
A[8] => SUM.DATAB
A[8] => Add1.IN1
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAB
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAA
A[9] => SUM.DATAB
B[0] => Add1.IN18
B[0] => SUM.DATAA
B[0] => Equal1.IN17
B[0] => Equal3.IN15
B[0] => LessThan0.IN16
B[0] => Equal4.IN15
B[0] => Add3.IN16
B[0] => Add4.IN16
B[0] => Add5.IN18
B[0] => SUM.DATAB
B[0] => Add0.IN9
B[0] => Add2.IN8
B[1] => Add1.IN17
B[1] => SUM.DATAA
B[1] => Equal1.IN16
B[1] => Equal3.IN14
B[1] => LessThan0.IN15
B[1] => Equal4.IN14
B[1] => Add3.IN15
B[1] => Add4.IN15
B[1] => Add5.IN17
B[1] => SUM.DATAB
B[1] => Add0.IN8
B[1] => Add2.IN7
B[2] => Add1.IN16
B[2] => SUM.DATAA
B[2] => Equal1.IN15
B[2] => Equal3.IN13
B[2] => LessThan0.IN14
B[2] => Equal4.IN13
B[2] => Add3.IN14
B[2] => Add4.IN14
B[2] => Add5.IN16
B[2] => SUM.DATAB
B[2] => Add0.IN7
B[2] => Add2.IN6
B[3] => Add1.IN15
B[3] => SUM.DATAA
B[3] => Equal1.IN14
B[3] => Equal3.IN12
B[3] => LessThan0.IN13
B[3] => Equal4.IN12
B[3] => Add3.IN13
B[3] => Add4.IN13
B[3] => Add5.IN15
B[3] => SUM.DATAB
B[3] => Add0.IN6
B[3] => Add2.IN5
B[4] => Add1.IN14
B[4] => SUM.DATAA
B[4] => Equal1.IN13
B[4] => Equal3.IN11
B[4] => LessThan0.IN12
B[4] => Equal4.IN11
B[4] => Add3.IN12
B[4] => Add4.IN12
B[4] => Add5.IN14
B[4] => SUM.DATAB
B[4] => Add0.IN5
B[4] => Add2.IN4
B[5] => Add1.IN13
B[5] => SUM.DATAA
B[5] => Equal1.IN12
B[5] => Equal3.IN10
B[5] => LessThan0.IN11
B[5] => Equal4.IN10
B[5] => Add3.IN11
B[5] => Add4.IN11
B[5] => Add5.IN13
B[5] => SUM.DATAB
B[5] => Add0.IN4
B[5] => Add2.IN3
B[6] => Add1.IN12
B[6] => SUM.DATAA
B[6] => Equal1.IN11
B[6] => Equal3.IN9
B[6] => LessThan0.IN10
B[6] => Equal4.IN9
B[6] => Add3.IN10
B[6] => Add4.IN10
B[6] => Add5.IN12
B[6] => SUM.DATAB
B[6] => Add0.IN3
B[6] => Add2.IN2
B[7] => Add1.IN11
B[7] => SUM.DATAA
B[7] => Equal1.IN10
B[7] => Equal3.IN8
B[7] => LessThan0.IN9
B[7] => Equal4.IN8
B[7] => Add3.IN9
B[7] => Add4.IN9
B[7] => Add5.IN11
B[7] => SUM.DATAB
B[7] => Add0.IN2
B[7] => Add2.IN1
B[8] => process_0.IN1
B[8] => process_0.IN1
B[8] => Add1.IN10
B[8] => SUM.DATAA
B[8] => Equal1.IN9
B[8] => Add5.IN10
B[8] => SUM.DATAB
B[8] => Add0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAB
SUM[0] <= SUM[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[1] <= SUM[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[2] <= SUM[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[3] <= SUM[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[4] <= SUM[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[5] <= SUM[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[6] <= SUM[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[7] <= SUM[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[8] <= SUM[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[9] <= SUM[9]$latch.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|QuantumRegister:REG1
input[0].beta.imaginary[0] => output[0].beta.imaginary[0]~reg0.DATAIN
input[0].beta.imaginary[1] => output[0].beta.imaginary[1]~reg0.DATAIN
input[0].beta.imaginary[2] => output[0].beta.imaginary[2]~reg0.DATAIN
input[0].beta.imaginary[3] => output[0].beta.imaginary[3]~reg0.DATAIN
input[0].beta.imaginary[4] => output[0].beta.imaginary[4]~reg0.DATAIN
input[0].beta.imaginary[5] => output[0].beta.imaginary[5]~reg0.DATAIN
input[0].beta.imaginary[6] => output[0].beta.imaginary[6]~reg0.DATAIN
input[0].beta.imaginary[7] => output[0].beta.imaginary[7]~reg0.DATAIN
input[0].beta.imaginary[8] => output[0].beta.imaginary[8]~reg0.DATAIN
input[0].beta.imaginary[9] => output[0].beta.imaginary[9]~reg0.DATAIN
input[0].beta.real[0] => output[0].beta.real[0]~reg0.DATAIN
input[0].beta.real[1] => output[0].beta.real[1]~reg0.DATAIN
input[0].beta.real[2] => output[0].beta.real[2]~reg0.DATAIN
input[0].beta.real[3] => output[0].beta.real[3]~reg0.DATAIN
input[0].beta.real[4] => output[0].beta.real[4]~reg0.DATAIN
input[0].beta.real[5] => output[0].beta.real[5]~reg0.DATAIN
input[0].beta.real[6] => output[0].beta.real[6]~reg0.DATAIN
input[0].beta.real[7] => output[0].beta.real[7]~reg0.DATAIN
input[0].beta.real[8] => output[0].beta.real[8]~reg0.DATAIN
input[0].beta.real[9] => output[0].beta.real[9]~reg0.DATAIN
input[0].alpha.imaginary[0] => output[0].alpha.imaginary[0]~reg0.DATAIN
input[0].alpha.imaginary[1] => output[0].alpha.imaginary[1]~reg0.DATAIN
input[0].alpha.imaginary[2] => output[0].alpha.imaginary[2]~reg0.DATAIN
input[0].alpha.imaginary[3] => output[0].alpha.imaginary[3]~reg0.DATAIN
input[0].alpha.imaginary[4] => output[0].alpha.imaginary[4]~reg0.DATAIN
input[0].alpha.imaginary[5] => output[0].alpha.imaginary[5]~reg0.DATAIN
input[0].alpha.imaginary[6] => output[0].alpha.imaginary[6]~reg0.DATAIN
input[0].alpha.imaginary[7] => output[0].alpha.imaginary[7]~reg0.DATAIN
input[0].alpha.imaginary[8] => output[0].alpha.imaginary[8]~reg0.DATAIN
input[0].alpha.imaginary[9] => output[0].alpha.imaginary[9]~reg0.DATAIN
input[0].alpha.real[0] => output[0].alpha.real[0]~reg0.DATAIN
input[0].alpha.real[1] => output[0].alpha.real[1]~reg0.DATAIN
input[0].alpha.real[2] => output[0].alpha.real[2]~reg0.DATAIN
input[0].alpha.real[3] => output[0].alpha.real[3]~reg0.DATAIN
input[0].alpha.real[4] => output[0].alpha.real[4]~reg0.DATAIN
input[0].alpha.real[5] => output[0].alpha.real[5]~reg0.DATAIN
input[0].alpha.real[6] => output[0].alpha.real[6]~reg0.DATAIN
input[0].alpha.real[7] => output[0].alpha.real[7]~reg0.DATAIN
input[0].alpha.real[8] => output[0].alpha.real[8]~reg0.DATAIN
input[0].alpha.real[9] => output[0].alpha.real[9]~reg0.DATAIN
input[1].beta.imaginary[0] => output[1].beta.imaginary[0]~reg0.DATAIN
input[1].beta.imaginary[1] => output[1].beta.imaginary[1]~reg0.DATAIN
input[1].beta.imaginary[2] => output[1].beta.imaginary[2]~reg0.DATAIN
input[1].beta.imaginary[3] => output[1].beta.imaginary[3]~reg0.DATAIN
input[1].beta.imaginary[4] => output[1].beta.imaginary[4]~reg0.DATAIN
input[1].beta.imaginary[5] => output[1].beta.imaginary[5]~reg0.DATAIN
input[1].beta.imaginary[6] => output[1].beta.imaginary[6]~reg0.DATAIN
input[1].beta.imaginary[7] => output[1].beta.imaginary[7]~reg0.DATAIN
input[1].beta.imaginary[8] => output[1].beta.imaginary[8]~reg0.DATAIN
input[1].beta.imaginary[9] => output[1].beta.imaginary[9]~reg0.DATAIN
input[1].beta.real[0] => output[1].beta.real[0]~reg0.DATAIN
input[1].beta.real[1] => output[1].beta.real[1]~reg0.DATAIN
input[1].beta.real[2] => output[1].beta.real[2]~reg0.DATAIN
input[1].beta.real[3] => output[1].beta.real[3]~reg0.DATAIN
input[1].beta.real[4] => output[1].beta.real[4]~reg0.DATAIN
input[1].beta.real[5] => output[1].beta.real[5]~reg0.DATAIN
input[1].beta.real[6] => output[1].beta.real[6]~reg0.DATAIN
input[1].beta.real[7] => output[1].beta.real[7]~reg0.DATAIN
input[1].beta.real[8] => output[1].beta.real[8]~reg0.DATAIN
input[1].beta.real[9] => output[1].beta.real[9]~reg0.DATAIN
input[1].alpha.imaginary[0] => output[1].alpha.imaginary[0]~reg0.DATAIN
input[1].alpha.imaginary[1] => output[1].alpha.imaginary[1]~reg0.DATAIN
input[1].alpha.imaginary[2] => output[1].alpha.imaginary[2]~reg0.DATAIN
input[1].alpha.imaginary[3] => output[1].alpha.imaginary[3]~reg0.DATAIN
input[1].alpha.imaginary[4] => output[1].alpha.imaginary[4]~reg0.DATAIN
input[1].alpha.imaginary[5] => output[1].alpha.imaginary[5]~reg0.DATAIN
input[1].alpha.imaginary[6] => output[1].alpha.imaginary[6]~reg0.DATAIN
input[1].alpha.imaginary[7] => output[1].alpha.imaginary[7]~reg0.DATAIN
input[1].alpha.imaginary[8] => output[1].alpha.imaginary[8]~reg0.DATAIN
input[1].alpha.imaginary[9] => output[1].alpha.imaginary[9]~reg0.DATAIN
input[1].alpha.real[0] => output[1].alpha.real[0]~reg0.DATAIN
input[1].alpha.real[1] => output[1].alpha.real[1]~reg0.DATAIN
input[1].alpha.real[2] => output[1].alpha.real[2]~reg0.DATAIN
input[1].alpha.real[3] => output[1].alpha.real[3]~reg0.DATAIN
input[1].alpha.real[4] => output[1].alpha.real[4]~reg0.DATAIN
input[1].alpha.real[5] => output[1].alpha.real[5]~reg0.DATAIN
input[1].alpha.real[6] => output[1].alpha.real[6]~reg0.DATAIN
input[1].alpha.real[7] => output[1].alpha.real[7]~reg0.DATAIN
input[1].alpha.real[8] => output[1].alpha.real[8]~reg0.DATAIN
input[1].alpha.real[9] => output[1].alpha.real[9]~reg0.DATAIN
input[2].beta.imaginary[0] => output[2].beta.imaginary[0]~reg0.DATAIN
input[2].beta.imaginary[1] => output[2].beta.imaginary[1]~reg0.DATAIN
input[2].beta.imaginary[2] => output[2].beta.imaginary[2]~reg0.DATAIN
input[2].beta.imaginary[3] => output[2].beta.imaginary[3]~reg0.DATAIN
input[2].beta.imaginary[4] => output[2].beta.imaginary[4]~reg0.DATAIN
input[2].beta.imaginary[5] => output[2].beta.imaginary[5]~reg0.DATAIN
input[2].beta.imaginary[6] => output[2].beta.imaginary[6]~reg0.DATAIN
input[2].beta.imaginary[7] => output[2].beta.imaginary[7]~reg0.DATAIN
input[2].beta.imaginary[8] => output[2].beta.imaginary[8]~reg0.DATAIN
input[2].beta.imaginary[9] => output[2].beta.imaginary[9]~reg0.DATAIN
input[2].beta.real[0] => output[2].beta.real[0]~reg0.DATAIN
input[2].beta.real[1] => output[2].beta.real[1]~reg0.DATAIN
input[2].beta.real[2] => output[2].beta.real[2]~reg0.DATAIN
input[2].beta.real[3] => output[2].beta.real[3]~reg0.DATAIN
input[2].beta.real[4] => output[2].beta.real[4]~reg0.DATAIN
input[2].beta.real[5] => output[2].beta.real[5]~reg0.DATAIN
input[2].beta.real[6] => output[2].beta.real[6]~reg0.DATAIN
input[2].beta.real[7] => output[2].beta.real[7]~reg0.DATAIN
input[2].beta.real[8] => output[2].beta.real[8]~reg0.DATAIN
input[2].beta.real[9] => output[2].beta.real[9]~reg0.DATAIN
input[2].alpha.imaginary[0] => output[2].alpha.imaginary[0]~reg0.DATAIN
input[2].alpha.imaginary[1] => output[2].alpha.imaginary[1]~reg0.DATAIN
input[2].alpha.imaginary[2] => output[2].alpha.imaginary[2]~reg0.DATAIN
input[2].alpha.imaginary[3] => output[2].alpha.imaginary[3]~reg0.DATAIN
input[2].alpha.imaginary[4] => output[2].alpha.imaginary[4]~reg0.DATAIN
input[2].alpha.imaginary[5] => output[2].alpha.imaginary[5]~reg0.DATAIN
input[2].alpha.imaginary[6] => output[2].alpha.imaginary[6]~reg0.DATAIN
input[2].alpha.imaginary[7] => output[2].alpha.imaginary[7]~reg0.DATAIN
input[2].alpha.imaginary[8] => output[2].alpha.imaginary[8]~reg0.DATAIN
input[2].alpha.imaginary[9] => output[2].alpha.imaginary[9]~reg0.DATAIN
input[2].alpha.real[0] => output[2].alpha.real[0]~reg0.DATAIN
input[2].alpha.real[1] => output[2].alpha.real[1]~reg0.DATAIN
input[2].alpha.real[2] => output[2].alpha.real[2]~reg0.DATAIN
input[2].alpha.real[3] => output[2].alpha.real[3]~reg0.DATAIN
input[2].alpha.real[4] => output[2].alpha.real[4]~reg0.DATAIN
input[2].alpha.real[5] => output[2].alpha.real[5]~reg0.DATAIN
input[2].alpha.real[6] => output[2].alpha.real[6]~reg0.DATAIN
input[2].alpha.real[7] => output[2].alpha.real[7]~reg0.DATAIN
input[2].alpha.real[8] => output[2].alpha.real[8]~reg0.DATAIN
input[2].alpha.real[9] => output[2].alpha.real[9]~reg0.DATAIN
clock => output[0].beta.imaginary[0]~reg0.CLK
clock => output[0].beta.imaginary[1]~reg0.CLK
clock => output[0].beta.imaginary[2]~reg0.CLK
clock => output[0].beta.imaginary[3]~reg0.CLK
clock => output[0].beta.imaginary[4]~reg0.CLK
clock => output[0].beta.imaginary[5]~reg0.CLK
clock => output[0].beta.imaginary[6]~reg0.CLK
clock => output[0].beta.imaginary[7]~reg0.CLK
clock => output[0].beta.imaginary[8]~reg0.CLK
clock => output[0].beta.imaginary[9]~reg0.CLK
clock => output[0].beta.real[0]~reg0.CLK
clock => output[0].beta.real[1]~reg0.CLK
clock => output[0].beta.real[2]~reg0.CLK
clock => output[0].beta.real[3]~reg0.CLK
clock => output[0].beta.real[4]~reg0.CLK
clock => output[0].beta.real[5]~reg0.CLK
clock => output[0].beta.real[6]~reg0.CLK
clock => output[0].beta.real[7]~reg0.CLK
clock => output[0].beta.real[8]~reg0.CLK
clock => output[0].beta.real[9]~reg0.CLK
clock => output[0].alpha.imaginary[0]~reg0.CLK
clock => output[0].alpha.imaginary[1]~reg0.CLK
clock => output[0].alpha.imaginary[2]~reg0.CLK
clock => output[0].alpha.imaginary[3]~reg0.CLK
clock => output[0].alpha.imaginary[4]~reg0.CLK
clock => output[0].alpha.imaginary[5]~reg0.CLK
clock => output[0].alpha.imaginary[6]~reg0.CLK
clock => output[0].alpha.imaginary[7]~reg0.CLK
clock => output[0].alpha.imaginary[8]~reg0.CLK
clock => output[0].alpha.imaginary[9]~reg0.CLK
clock => output[0].alpha.real[0]~reg0.CLK
clock => output[0].alpha.real[1]~reg0.CLK
clock => output[0].alpha.real[2]~reg0.CLK
clock => output[0].alpha.real[3]~reg0.CLK
clock => output[0].alpha.real[4]~reg0.CLK
clock => output[0].alpha.real[5]~reg0.CLK
clock => output[0].alpha.real[6]~reg0.CLK
clock => output[0].alpha.real[7]~reg0.CLK
clock => output[0].alpha.real[8]~reg0.CLK
clock => output[0].alpha.real[9]~reg0.CLK
clock => output[1].beta.imaginary[0]~reg0.CLK
clock => output[1].beta.imaginary[1]~reg0.CLK
clock => output[1].beta.imaginary[2]~reg0.CLK
clock => output[1].beta.imaginary[3]~reg0.CLK
clock => output[1].beta.imaginary[4]~reg0.CLK
clock => output[1].beta.imaginary[5]~reg0.CLK
clock => output[1].beta.imaginary[6]~reg0.CLK
clock => output[1].beta.imaginary[7]~reg0.CLK
clock => output[1].beta.imaginary[8]~reg0.CLK
clock => output[1].beta.imaginary[9]~reg0.CLK
clock => output[1].beta.real[0]~reg0.CLK
clock => output[1].beta.real[1]~reg0.CLK
clock => output[1].beta.real[2]~reg0.CLK
clock => output[1].beta.real[3]~reg0.CLK
clock => output[1].beta.real[4]~reg0.CLK
clock => output[1].beta.real[5]~reg0.CLK
clock => output[1].beta.real[6]~reg0.CLK
clock => output[1].beta.real[7]~reg0.CLK
clock => output[1].beta.real[8]~reg0.CLK
clock => output[1].beta.real[9]~reg0.CLK
clock => output[1].alpha.imaginary[0]~reg0.CLK
clock => output[1].alpha.imaginary[1]~reg0.CLK
clock => output[1].alpha.imaginary[2]~reg0.CLK
clock => output[1].alpha.imaginary[3]~reg0.CLK
clock => output[1].alpha.imaginary[4]~reg0.CLK
clock => output[1].alpha.imaginary[5]~reg0.CLK
clock => output[1].alpha.imaginary[6]~reg0.CLK
clock => output[1].alpha.imaginary[7]~reg0.CLK
clock => output[1].alpha.imaginary[8]~reg0.CLK
clock => output[1].alpha.imaginary[9]~reg0.CLK
clock => output[1].alpha.real[0]~reg0.CLK
clock => output[1].alpha.real[1]~reg0.CLK
clock => output[1].alpha.real[2]~reg0.CLK
clock => output[1].alpha.real[3]~reg0.CLK
clock => output[1].alpha.real[4]~reg0.CLK
clock => output[1].alpha.real[5]~reg0.CLK
clock => output[1].alpha.real[6]~reg0.CLK
clock => output[1].alpha.real[7]~reg0.CLK
clock => output[1].alpha.real[8]~reg0.CLK
clock => output[1].alpha.real[9]~reg0.CLK
clock => output[2].beta.imaginary[0]~reg0.CLK
clock => output[2].beta.imaginary[1]~reg0.CLK
clock => output[2].beta.imaginary[2]~reg0.CLK
clock => output[2].beta.imaginary[3]~reg0.CLK
clock => output[2].beta.imaginary[4]~reg0.CLK
clock => output[2].beta.imaginary[5]~reg0.CLK
clock => output[2].beta.imaginary[6]~reg0.CLK
clock => output[2].beta.imaginary[7]~reg0.CLK
clock => output[2].beta.imaginary[8]~reg0.CLK
clock => output[2].beta.imaginary[9]~reg0.CLK
clock => output[2].beta.real[0]~reg0.CLK
clock => output[2].beta.real[1]~reg0.CLK
clock => output[2].beta.real[2]~reg0.CLK
clock => output[2].beta.real[3]~reg0.CLK
clock => output[2].beta.real[4]~reg0.CLK
clock => output[2].beta.real[5]~reg0.CLK
clock => output[2].beta.real[6]~reg0.CLK
clock => output[2].beta.real[7]~reg0.CLK
clock => output[2].beta.real[8]~reg0.CLK
clock => output[2].beta.real[9]~reg0.CLK
clock => output[2].alpha.imaginary[0]~reg0.CLK
clock => output[2].alpha.imaginary[1]~reg0.CLK
clock => output[2].alpha.imaginary[2]~reg0.CLK
clock => output[2].alpha.imaginary[3]~reg0.CLK
clock => output[2].alpha.imaginary[4]~reg0.CLK
clock => output[2].alpha.imaginary[5]~reg0.CLK
clock => output[2].alpha.imaginary[6]~reg0.CLK
clock => output[2].alpha.imaginary[7]~reg0.CLK
clock => output[2].alpha.imaginary[8]~reg0.CLK
clock => output[2].alpha.imaginary[9]~reg0.CLK
clock => output[2].alpha.real[0]~reg0.CLK
clock => output[2].alpha.real[1]~reg0.CLK
clock => output[2].alpha.real[2]~reg0.CLK
clock => output[2].alpha.real[3]~reg0.CLK
clock => output[2].alpha.real[4]~reg0.CLK
clock => output[2].alpha.real[5]~reg0.CLK
clock => output[2].alpha.real[6]~reg0.CLK
clock => output[2].alpha.real[7]~reg0.CLK
clock => output[2].alpha.real[8]~reg0.CLK
clock => output[2].alpha.real[9]~reg0.CLK
output[0].beta.imaginary[0] <= output[0].beta.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[1] <= output[0].beta.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[2] <= output[0].beta.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[3] <= output[0].beta.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[4] <= output[0].beta.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[5] <= output[0].beta.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[6] <= output[0].beta.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[7] <= output[0].beta.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[8] <= output[0].beta.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[9] <= output[0].beta.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[0] <= output[0].beta.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[1] <= output[0].beta.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[2] <= output[0].beta.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[3] <= output[0].beta.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[4] <= output[0].beta.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[5] <= output[0].beta.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[6] <= output[0].beta.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[7] <= output[0].beta.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[8] <= output[0].beta.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[9] <= output[0].beta.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[0] <= output[0].alpha.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[1] <= output[0].alpha.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[2] <= output[0].alpha.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[3] <= output[0].alpha.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[4] <= output[0].alpha.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[5] <= output[0].alpha.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[6] <= output[0].alpha.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[7] <= output[0].alpha.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[8] <= output[0].alpha.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[9] <= output[0].alpha.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[0] <= output[0].alpha.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[1] <= output[0].alpha.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[2] <= output[0].alpha.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[3] <= output[0].alpha.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[4] <= output[0].alpha.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[5] <= output[0].alpha.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[6] <= output[0].alpha.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[7] <= output[0].alpha.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[8] <= output[0].alpha.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[9] <= output[0].alpha.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[0] <= output[1].beta.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[1] <= output[1].beta.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[2] <= output[1].beta.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[3] <= output[1].beta.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[4] <= output[1].beta.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[5] <= output[1].beta.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[6] <= output[1].beta.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[7] <= output[1].beta.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[8] <= output[1].beta.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[9] <= output[1].beta.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[0] <= output[1].beta.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[1] <= output[1].beta.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[2] <= output[1].beta.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[3] <= output[1].beta.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[4] <= output[1].beta.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[5] <= output[1].beta.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[6] <= output[1].beta.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[7] <= output[1].beta.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[8] <= output[1].beta.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[9] <= output[1].beta.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[0] <= output[1].alpha.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[1] <= output[1].alpha.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[2] <= output[1].alpha.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[3] <= output[1].alpha.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[4] <= output[1].alpha.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[5] <= output[1].alpha.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[6] <= output[1].alpha.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[7] <= output[1].alpha.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[8] <= output[1].alpha.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[9] <= output[1].alpha.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[0] <= output[1].alpha.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[1] <= output[1].alpha.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[2] <= output[1].alpha.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[3] <= output[1].alpha.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[4] <= output[1].alpha.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[5] <= output[1].alpha.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[6] <= output[1].alpha.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[7] <= output[1].alpha.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[8] <= output[1].alpha.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[9] <= output[1].alpha.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[0] <= output[2].beta.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[1] <= output[2].beta.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[2] <= output[2].beta.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[3] <= output[2].beta.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[4] <= output[2].beta.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[5] <= output[2].beta.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[6] <= output[2].beta.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[7] <= output[2].beta.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[8] <= output[2].beta.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[9] <= output[2].beta.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[0] <= output[2].beta.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[1] <= output[2].beta.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[2] <= output[2].beta.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[3] <= output[2].beta.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[4] <= output[2].beta.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[5] <= output[2].beta.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[6] <= output[2].beta.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[7] <= output[2].beta.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[8] <= output[2].beta.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[9] <= output[2].beta.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[0] <= output[2].alpha.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[1] <= output[2].alpha.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[2] <= output[2].alpha.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[3] <= output[2].alpha.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[4] <= output[2].alpha.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[5] <= output[2].alpha.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[6] <= output[2].alpha.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[7] <= output[2].alpha.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[8] <= output[2].alpha.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[9] <= output[2].alpha.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[0] <= output[2].alpha.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[1] <= output[2].alpha.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[2] <= output[2].alpha.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[3] <= output[2].alpha.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[4] <= output[2].alpha.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[5] <= output[2].alpha.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[6] <= output[2].alpha.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[7] <= output[2].alpha.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[8] <= output[2].alpha.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[9] <= output[2].alpha.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|C_Sgate:S1_1
dataQubit.beta.imaginary[0] => outData.DATAA
dataQubit.beta.imaginary[0] => Sgate:sgate1.inQubit.beta.imaginary[0]
dataQubit.beta.imaginary[1] => outData.DATAA
dataQubit.beta.imaginary[1] => Sgate:sgate1.inQubit.beta.imaginary[1]
dataQubit.beta.imaginary[2] => outData.DATAA
dataQubit.beta.imaginary[2] => Sgate:sgate1.inQubit.beta.imaginary[2]
dataQubit.beta.imaginary[3] => outData.DATAA
dataQubit.beta.imaginary[3] => Sgate:sgate1.inQubit.beta.imaginary[3]
dataQubit.beta.imaginary[4] => outData.DATAA
dataQubit.beta.imaginary[4] => Sgate:sgate1.inQubit.beta.imaginary[4]
dataQubit.beta.imaginary[5] => outData.DATAA
dataQubit.beta.imaginary[5] => Sgate:sgate1.inQubit.beta.imaginary[5]
dataQubit.beta.imaginary[6] => outData.DATAA
dataQubit.beta.imaginary[6] => Sgate:sgate1.inQubit.beta.imaginary[6]
dataQubit.beta.imaginary[7] => outData.DATAA
dataQubit.beta.imaginary[7] => Sgate:sgate1.inQubit.beta.imaginary[7]
dataQubit.beta.imaginary[8] => outData.DATAA
dataQubit.beta.imaginary[8] => Sgate:sgate1.inQubit.beta.imaginary[8]
dataQubit.beta.imaginary[9] => outData.DATAA
dataQubit.beta.imaginary[9] => Sgate:sgate1.inQubit.beta.imaginary[9]
dataQubit.beta.real[0] => outData.DATAA
dataQubit.beta.real[0] => Sgate:sgate1.inQubit.beta.real[0]
dataQubit.beta.real[1] => outData.DATAA
dataQubit.beta.real[1] => Sgate:sgate1.inQubit.beta.real[1]
dataQubit.beta.real[2] => outData.DATAA
dataQubit.beta.real[2] => Sgate:sgate1.inQubit.beta.real[2]
dataQubit.beta.real[3] => outData.DATAA
dataQubit.beta.real[3] => Sgate:sgate1.inQubit.beta.real[3]
dataQubit.beta.real[4] => outData.DATAA
dataQubit.beta.real[4] => Sgate:sgate1.inQubit.beta.real[4]
dataQubit.beta.real[5] => outData.DATAA
dataQubit.beta.real[5] => Sgate:sgate1.inQubit.beta.real[5]
dataQubit.beta.real[6] => outData.DATAA
dataQubit.beta.real[6] => Sgate:sgate1.inQubit.beta.real[6]
dataQubit.beta.real[7] => outData.DATAA
dataQubit.beta.real[7] => Sgate:sgate1.inQubit.beta.real[7]
dataQubit.beta.real[8] => outData.DATAA
dataQubit.beta.real[8] => Sgate:sgate1.inQubit.beta.real[8]
dataQubit.beta.real[9] => outData.DATAA
dataQubit.beta.real[9] => Sgate:sgate1.inQubit.beta.real[9]
dataQubit.alpha.imaginary[0] => outData.DATAA
dataQubit.alpha.imaginary[0] => Sgate:sgate1.inQubit.alpha.imaginary[0]
dataQubit.alpha.imaginary[1] => outData.DATAA
dataQubit.alpha.imaginary[1] => Sgate:sgate1.inQubit.alpha.imaginary[1]
dataQubit.alpha.imaginary[2] => outData.DATAA
dataQubit.alpha.imaginary[2] => Sgate:sgate1.inQubit.alpha.imaginary[2]
dataQubit.alpha.imaginary[3] => outData.DATAA
dataQubit.alpha.imaginary[3] => Sgate:sgate1.inQubit.alpha.imaginary[3]
dataQubit.alpha.imaginary[4] => outData.DATAA
dataQubit.alpha.imaginary[4] => Sgate:sgate1.inQubit.alpha.imaginary[4]
dataQubit.alpha.imaginary[5] => outData.DATAA
dataQubit.alpha.imaginary[5] => Sgate:sgate1.inQubit.alpha.imaginary[5]
dataQubit.alpha.imaginary[6] => outData.DATAA
dataQubit.alpha.imaginary[6] => Sgate:sgate1.inQubit.alpha.imaginary[6]
dataQubit.alpha.imaginary[7] => outData.DATAA
dataQubit.alpha.imaginary[7] => Sgate:sgate1.inQubit.alpha.imaginary[7]
dataQubit.alpha.imaginary[8] => outData.DATAA
dataQubit.alpha.imaginary[8] => Sgate:sgate1.inQubit.alpha.imaginary[8]
dataQubit.alpha.imaginary[9] => outData.DATAA
dataQubit.alpha.imaginary[9] => Sgate:sgate1.inQubit.alpha.imaginary[9]
dataQubit.alpha.real[0] => outData.DATAA
dataQubit.alpha.real[0] => Sgate:sgate1.inQubit.alpha.real[0]
dataQubit.alpha.real[1] => outData.DATAA
dataQubit.alpha.real[1] => Sgate:sgate1.inQubit.alpha.real[1]
dataQubit.alpha.real[2] => outData.DATAA
dataQubit.alpha.real[2] => Sgate:sgate1.inQubit.alpha.real[2]
dataQubit.alpha.real[3] => outData.DATAA
dataQubit.alpha.real[3] => Sgate:sgate1.inQubit.alpha.real[3]
dataQubit.alpha.real[4] => outData.DATAA
dataQubit.alpha.real[4] => Sgate:sgate1.inQubit.alpha.real[4]
dataQubit.alpha.real[5] => outData.DATAA
dataQubit.alpha.real[5] => Sgate:sgate1.inQubit.alpha.real[5]
dataQubit.alpha.real[6] => outData.DATAA
dataQubit.alpha.real[6] => Sgate:sgate1.inQubit.alpha.real[6]
dataQubit.alpha.real[7] => outData.DATAA
dataQubit.alpha.real[7] => Sgate:sgate1.inQubit.alpha.real[7]
dataQubit.alpha.real[8] => outData.DATAA
dataQubit.alpha.real[8] => Sgate:sgate1.inQubit.alpha.real[8]
dataQubit.alpha.real[9] => outData.DATAA
dataQubit.alpha.real[9] => Sgate:sgate1.inQubit.alpha.real[9]
controlQubit.beta.imaginary[0] => outControl.beta.imaginary[0].DATAIN
controlQubit.beta.imaginary[1] => outControl.beta.imaginary[1].DATAIN
controlQubit.beta.imaginary[2] => outControl.beta.imaginary[2].DATAIN
controlQubit.beta.imaginary[3] => outControl.beta.imaginary[3].DATAIN
controlQubit.beta.imaginary[4] => outControl.beta.imaginary[4].DATAIN
controlQubit.beta.imaginary[5] => outControl.beta.imaginary[5].DATAIN
controlQubit.beta.imaginary[6] => outControl.beta.imaginary[6].DATAIN
controlQubit.beta.imaginary[7] => outControl.beta.imaginary[7].DATAIN
controlQubit.beta.imaginary[8] => process_0.IN0
controlQubit.beta.imaginary[8] => outControl.beta.imaginary[8].DATAIN
controlQubit.beta.imaginary[9] => outControl.beta.imaginary[9].DATAIN
controlQubit.beta.real[0] => outControl.beta.real[0].DATAIN
controlQubit.beta.real[1] => outControl.beta.real[1].DATAIN
controlQubit.beta.real[2] => outControl.beta.real[2].DATAIN
controlQubit.beta.real[3] => outControl.beta.real[3].DATAIN
controlQubit.beta.real[4] => outControl.beta.real[4].DATAIN
controlQubit.beta.real[5] => outControl.beta.real[5].DATAIN
controlQubit.beta.real[6] => outControl.beta.real[6].DATAIN
controlQubit.beta.real[7] => outControl.beta.real[7].DATAIN
controlQubit.beta.real[8] => process_0.IN1
controlQubit.beta.real[8] => outControl.beta.real[8].DATAIN
controlQubit.beta.real[9] => outControl.beta.real[9].DATAIN
controlQubit.alpha.imaginary[0] => outControl.alpha.imaginary[0].DATAIN
controlQubit.alpha.imaginary[1] => outControl.alpha.imaginary[1].DATAIN
controlQubit.alpha.imaginary[2] => outControl.alpha.imaginary[2].DATAIN
controlQubit.alpha.imaginary[3] => outControl.alpha.imaginary[3].DATAIN
controlQubit.alpha.imaginary[4] => outControl.alpha.imaginary[4].DATAIN
controlQubit.alpha.imaginary[5] => outControl.alpha.imaginary[5].DATAIN
controlQubit.alpha.imaginary[6] => outControl.alpha.imaginary[6].DATAIN
controlQubit.alpha.imaginary[7] => outControl.alpha.imaginary[7].DATAIN
controlQubit.alpha.imaginary[8] => outControl.alpha.imaginary[8].DATAIN
controlQubit.alpha.imaginary[9] => outControl.alpha.imaginary[9].DATAIN
controlQubit.alpha.real[0] => outControl.alpha.real[0].DATAIN
controlQubit.alpha.real[1] => outControl.alpha.real[1].DATAIN
controlQubit.alpha.real[2] => outControl.alpha.real[2].DATAIN
controlQubit.alpha.real[3] => outControl.alpha.real[3].DATAIN
controlQubit.alpha.real[4] => outControl.alpha.real[4].DATAIN
controlQubit.alpha.real[5] => outControl.alpha.real[5].DATAIN
controlQubit.alpha.real[6] => outControl.alpha.real[6].DATAIN
controlQubit.alpha.real[7] => outControl.alpha.real[7].DATAIN
controlQubit.alpha.real[8] => outControl.alpha.real[8].DATAIN
controlQubit.alpha.real[9] => outControl.alpha.real[9].DATAIN
outData.beta.imaginary[0] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[1] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[2] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[3] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[4] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[5] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[6] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[7] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[8] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[9] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[0] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[1] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[2] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[3] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[4] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[5] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[6] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[7] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[8] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[9] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[0] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[1] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[2] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[3] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[4] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[5] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[6] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[7] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[8] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[9] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[0] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[1] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[2] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[3] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[4] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[5] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[6] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[7] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[8] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[9] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[0] <= controlQubit.beta.imaginary[0].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[1] <= controlQubit.beta.imaginary[1].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[2] <= controlQubit.beta.imaginary[2].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[3] <= controlQubit.beta.imaginary[3].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[4] <= controlQubit.beta.imaginary[4].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[5] <= controlQubit.beta.imaginary[5].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[6] <= controlQubit.beta.imaginary[6].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[7] <= controlQubit.beta.imaginary[7].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[8] <= controlQubit.beta.imaginary[8].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[9] <= controlQubit.beta.imaginary[9].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[0] <= controlQubit.beta.real[0].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[1] <= controlQubit.beta.real[1].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[2] <= controlQubit.beta.real[2].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[3] <= controlQubit.beta.real[3].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[4] <= controlQubit.beta.real[4].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[5] <= controlQubit.beta.real[5].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[6] <= controlQubit.beta.real[6].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[7] <= controlQubit.beta.real[7].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[8] <= controlQubit.beta.real[8].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[9] <= controlQubit.beta.real[9].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[0] <= controlQubit.alpha.imaginary[0].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[1] <= controlQubit.alpha.imaginary[1].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[2] <= controlQubit.alpha.imaginary[2].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[3] <= controlQubit.alpha.imaginary[3].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[4] <= controlQubit.alpha.imaginary[4].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[5] <= controlQubit.alpha.imaginary[5].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[6] <= controlQubit.alpha.imaginary[6].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[7] <= controlQubit.alpha.imaginary[7].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[8] <= controlQubit.alpha.imaginary[8].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[9] <= controlQubit.alpha.imaginary[9].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[0] <= controlQubit.alpha.real[0].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[1] <= controlQubit.alpha.real[1].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[2] <= controlQubit.alpha.real[2].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[3] <= controlQubit.alpha.real[3].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[4] <= controlQubit.alpha.real[4].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[5] <= controlQubit.alpha.real[5].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[6] <= controlQubit.alpha.real[6].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[7] <= controlQubit.alpha.real[7].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[8] <= controlQubit.alpha.real[8].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[9] <= controlQubit.alpha.real[9].DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|C_Sgate:S1_1|Sgate:sgate1
inQubit.beta.imaginary[0] => outQubit.beta.real[0].DATAIN
inQubit.beta.imaginary[1] => outQubit.beta.real[1].DATAIN
inQubit.beta.imaginary[2] => outQubit.beta.real[2].DATAIN
inQubit.beta.imaginary[3] => outQubit.beta.real[3].DATAIN
inQubit.beta.imaginary[4] => outQubit.beta.real[4].DATAIN
inQubit.beta.imaginary[5] => outQubit.beta.real[5].DATAIN
inQubit.beta.imaginary[6] => outQubit.beta.real[6].DATAIN
inQubit.beta.imaginary[7] => outQubit.beta.real[7].DATAIN
inQubit.beta.imaginary[8] => outQubit.beta.real[8].DATAIN
inQubit.beta.imaginary[9] => outQubit.beta.real[9].DATAIN
inQubit.beta.real[0] => outQubit.beta.imaginary[0].DATAIN
inQubit.beta.real[1] => outQubit.beta.imaginary[1].DATAIN
inQubit.beta.real[2] => outQubit.beta.imaginary[2].DATAIN
inQubit.beta.real[3] => outQubit.beta.imaginary[3].DATAIN
inQubit.beta.real[4] => outQubit.beta.imaginary[4].DATAIN
inQubit.beta.real[5] => outQubit.beta.imaginary[5].DATAIN
inQubit.beta.real[6] => outQubit.beta.imaginary[6].DATAIN
inQubit.beta.real[7] => outQubit.beta.imaginary[7].DATAIN
inQubit.beta.real[8] => outQubit.beta.imaginary[8].DATAIN
inQubit.beta.real[9] => outQubit.beta.imaginary[9].DATAIN
inQubit.alpha.imaginary[0] => outQubit.alpha.imaginary[0].DATAIN
inQubit.alpha.imaginary[1] => outQubit.alpha.imaginary[1].DATAIN
inQubit.alpha.imaginary[2] => outQubit.alpha.imaginary[2].DATAIN
inQubit.alpha.imaginary[3] => outQubit.alpha.imaginary[3].DATAIN
inQubit.alpha.imaginary[4] => outQubit.alpha.imaginary[4].DATAIN
inQubit.alpha.imaginary[5] => outQubit.alpha.imaginary[5].DATAIN
inQubit.alpha.imaginary[6] => outQubit.alpha.imaginary[6].DATAIN
inQubit.alpha.imaginary[7] => outQubit.alpha.imaginary[7].DATAIN
inQubit.alpha.imaginary[8] => outQubit.alpha.imaginary[8].DATAIN
inQubit.alpha.imaginary[9] => outQubit.alpha.imaginary[9].DATAIN
inQubit.alpha.real[0] => outQubit.alpha.real[0].DATAIN
inQubit.alpha.real[1] => outQubit.alpha.real[1].DATAIN
inQubit.alpha.real[2] => outQubit.alpha.real[2].DATAIN
inQubit.alpha.real[3] => outQubit.alpha.real[3].DATAIN
inQubit.alpha.real[4] => outQubit.alpha.real[4].DATAIN
inQubit.alpha.real[5] => outQubit.alpha.real[5].DATAIN
inQubit.alpha.real[6] => outQubit.alpha.real[6].DATAIN
inQubit.alpha.real[7] => outQubit.alpha.real[7].DATAIN
inQubit.alpha.real[8] => outQubit.alpha.real[8].DATAIN
inQubit.alpha.real[9] => outQubit.alpha.real[9].DATAIN
outQubit.beta.imaginary[0] <= inQubit.beta.real[0].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.imaginary[1] <= inQubit.beta.real[1].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.imaginary[2] <= inQubit.beta.real[2].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.imaginary[3] <= inQubit.beta.real[3].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.imaginary[4] <= inQubit.beta.real[4].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.imaginary[5] <= inQubit.beta.real[5].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.imaginary[6] <= inQubit.beta.real[6].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.imaginary[7] <= inQubit.beta.real[7].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.imaginary[8] <= inQubit.beta.real[8].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.imaginary[9] <= inQubit.beta.real[9].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.real[0] <= inQubit.beta.imaginary[0].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.real[1] <= inQubit.beta.imaginary[1].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.real[2] <= inQubit.beta.imaginary[2].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.real[3] <= inQubit.beta.imaginary[3].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.real[4] <= inQubit.beta.imaginary[4].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.real[5] <= inQubit.beta.imaginary[5].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.real[6] <= inQubit.beta.imaginary[6].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.real[7] <= inQubit.beta.imaginary[7].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.real[8] <= inQubit.beta.imaginary[8].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.real[9] <= inQubit.beta.imaginary[9].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[0] <= inQubit.alpha.imaginary[0].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[1] <= inQubit.alpha.imaginary[1].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[2] <= inQubit.alpha.imaginary[2].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[3] <= inQubit.alpha.imaginary[3].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[4] <= inQubit.alpha.imaginary[4].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[5] <= inQubit.alpha.imaginary[5].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[6] <= inQubit.alpha.imaginary[6].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[7] <= inQubit.alpha.imaginary[7].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[8] <= inQubit.alpha.imaginary[8].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[9] <= inQubit.alpha.imaginary[9].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[0] <= inQubit.alpha.real[0].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[1] <= inQubit.alpha.real[1].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[2] <= inQubit.alpha.real[2].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[3] <= inQubit.alpha.real[3].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[4] <= inQubit.alpha.real[4].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[5] <= inQubit.alpha.real[5].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[6] <= inQubit.alpha.real[6].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[7] <= inQubit.alpha.real[7].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[8] <= inQubit.alpha.real[8].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[9] <= inQubit.alpha.real[9].DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|QuantumRegister:REG2
input[0].beta.imaginary[0] => output[0].beta.imaginary[0]~reg0.DATAIN
input[0].beta.imaginary[1] => output[0].beta.imaginary[1]~reg0.DATAIN
input[0].beta.imaginary[2] => output[0].beta.imaginary[2]~reg0.DATAIN
input[0].beta.imaginary[3] => output[0].beta.imaginary[3]~reg0.DATAIN
input[0].beta.imaginary[4] => output[0].beta.imaginary[4]~reg0.DATAIN
input[0].beta.imaginary[5] => output[0].beta.imaginary[5]~reg0.DATAIN
input[0].beta.imaginary[6] => output[0].beta.imaginary[6]~reg0.DATAIN
input[0].beta.imaginary[7] => output[0].beta.imaginary[7]~reg0.DATAIN
input[0].beta.imaginary[8] => output[0].beta.imaginary[8]~reg0.DATAIN
input[0].beta.imaginary[9] => output[0].beta.imaginary[9]~reg0.DATAIN
input[0].beta.real[0] => output[0].beta.real[0]~reg0.DATAIN
input[0].beta.real[1] => output[0].beta.real[1]~reg0.DATAIN
input[0].beta.real[2] => output[0].beta.real[2]~reg0.DATAIN
input[0].beta.real[3] => output[0].beta.real[3]~reg0.DATAIN
input[0].beta.real[4] => output[0].beta.real[4]~reg0.DATAIN
input[0].beta.real[5] => output[0].beta.real[5]~reg0.DATAIN
input[0].beta.real[6] => output[0].beta.real[6]~reg0.DATAIN
input[0].beta.real[7] => output[0].beta.real[7]~reg0.DATAIN
input[0].beta.real[8] => output[0].beta.real[8]~reg0.DATAIN
input[0].beta.real[9] => output[0].beta.real[9]~reg0.DATAIN
input[0].alpha.imaginary[0] => output[0].alpha.imaginary[0]~reg0.DATAIN
input[0].alpha.imaginary[1] => output[0].alpha.imaginary[1]~reg0.DATAIN
input[0].alpha.imaginary[2] => output[0].alpha.imaginary[2]~reg0.DATAIN
input[0].alpha.imaginary[3] => output[0].alpha.imaginary[3]~reg0.DATAIN
input[0].alpha.imaginary[4] => output[0].alpha.imaginary[4]~reg0.DATAIN
input[0].alpha.imaginary[5] => output[0].alpha.imaginary[5]~reg0.DATAIN
input[0].alpha.imaginary[6] => output[0].alpha.imaginary[6]~reg0.DATAIN
input[0].alpha.imaginary[7] => output[0].alpha.imaginary[7]~reg0.DATAIN
input[0].alpha.imaginary[8] => output[0].alpha.imaginary[8]~reg0.DATAIN
input[0].alpha.imaginary[9] => output[0].alpha.imaginary[9]~reg0.DATAIN
input[0].alpha.real[0] => output[0].alpha.real[0]~reg0.DATAIN
input[0].alpha.real[1] => output[0].alpha.real[1]~reg0.DATAIN
input[0].alpha.real[2] => output[0].alpha.real[2]~reg0.DATAIN
input[0].alpha.real[3] => output[0].alpha.real[3]~reg0.DATAIN
input[0].alpha.real[4] => output[0].alpha.real[4]~reg0.DATAIN
input[0].alpha.real[5] => output[0].alpha.real[5]~reg0.DATAIN
input[0].alpha.real[6] => output[0].alpha.real[6]~reg0.DATAIN
input[0].alpha.real[7] => output[0].alpha.real[7]~reg0.DATAIN
input[0].alpha.real[8] => output[0].alpha.real[8]~reg0.DATAIN
input[0].alpha.real[9] => output[0].alpha.real[9]~reg0.DATAIN
input[1].beta.imaginary[0] => output[1].beta.imaginary[0]~reg0.DATAIN
input[1].beta.imaginary[1] => output[1].beta.imaginary[1]~reg0.DATAIN
input[1].beta.imaginary[2] => output[1].beta.imaginary[2]~reg0.DATAIN
input[1].beta.imaginary[3] => output[1].beta.imaginary[3]~reg0.DATAIN
input[1].beta.imaginary[4] => output[1].beta.imaginary[4]~reg0.DATAIN
input[1].beta.imaginary[5] => output[1].beta.imaginary[5]~reg0.DATAIN
input[1].beta.imaginary[6] => output[1].beta.imaginary[6]~reg0.DATAIN
input[1].beta.imaginary[7] => output[1].beta.imaginary[7]~reg0.DATAIN
input[1].beta.imaginary[8] => output[1].beta.imaginary[8]~reg0.DATAIN
input[1].beta.imaginary[9] => output[1].beta.imaginary[9]~reg0.DATAIN
input[1].beta.real[0] => output[1].beta.real[0]~reg0.DATAIN
input[1].beta.real[1] => output[1].beta.real[1]~reg0.DATAIN
input[1].beta.real[2] => output[1].beta.real[2]~reg0.DATAIN
input[1].beta.real[3] => output[1].beta.real[3]~reg0.DATAIN
input[1].beta.real[4] => output[1].beta.real[4]~reg0.DATAIN
input[1].beta.real[5] => output[1].beta.real[5]~reg0.DATAIN
input[1].beta.real[6] => output[1].beta.real[6]~reg0.DATAIN
input[1].beta.real[7] => output[1].beta.real[7]~reg0.DATAIN
input[1].beta.real[8] => output[1].beta.real[8]~reg0.DATAIN
input[1].beta.real[9] => output[1].beta.real[9]~reg0.DATAIN
input[1].alpha.imaginary[0] => output[1].alpha.imaginary[0]~reg0.DATAIN
input[1].alpha.imaginary[1] => output[1].alpha.imaginary[1]~reg0.DATAIN
input[1].alpha.imaginary[2] => output[1].alpha.imaginary[2]~reg0.DATAIN
input[1].alpha.imaginary[3] => output[1].alpha.imaginary[3]~reg0.DATAIN
input[1].alpha.imaginary[4] => output[1].alpha.imaginary[4]~reg0.DATAIN
input[1].alpha.imaginary[5] => output[1].alpha.imaginary[5]~reg0.DATAIN
input[1].alpha.imaginary[6] => output[1].alpha.imaginary[6]~reg0.DATAIN
input[1].alpha.imaginary[7] => output[1].alpha.imaginary[7]~reg0.DATAIN
input[1].alpha.imaginary[8] => output[1].alpha.imaginary[8]~reg0.DATAIN
input[1].alpha.imaginary[9] => output[1].alpha.imaginary[9]~reg0.DATAIN
input[1].alpha.real[0] => output[1].alpha.real[0]~reg0.DATAIN
input[1].alpha.real[1] => output[1].alpha.real[1]~reg0.DATAIN
input[1].alpha.real[2] => output[1].alpha.real[2]~reg0.DATAIN
input[1].alpha.real[3] => output[1].alpha.real[3]~reg0.DATAIN
input[1].alpha.real[4] => output[1].alpha.real[4]~reg0.DATAIN
input[1].alpha.real[5] => output[1].alpha.real[5]~reg0.DATAIN
input[1].alpha.real[6] => output[1].alpha.real[6]~reg0.DATAIN
input[1].alpha.real[7] => output[1].alpha.real[7]~reg0.DATAIN
input[1].alpha.real[8] => output[1].alpha.real[8]~reg0.DATAIN
input[1].alpha.real[9] => output[1].alpha.real[9]~reg0.DATAIN
input[2].beta.imaginary[0] => output[2].beta.imaginary[0]~reg0.DATAIN
input[2].beta.imaginary[1] => output[2].beta.imaginary[1]~reg0.DATAIN
input[2].beta.imaginary[2] => output[2].beta.imaginary[2]~reg0.DATAIN
input[2].beta.imaginary[3] => output[2].beta.imaginary[3]~reg0.DATAIN
input[2].beta.imaginary[4] => output[2].beta.imaginary[4]~reg0.DATAIN
input[2].beta.imaginary[5] => output[2].beta.imaginary[5]~reg0.DATAIN
input[2].beta.imaginary[6] => output[2].beta.imaginary[6]~reg0.DATAIN
input[2].beta.imaginary[7] => output[2].beta.imaginary[7]~reg0.DATAIN
input[2].beta.imaginary[8] => output[2].beta.imaginary[8]~reg0.DATAIN
input[2].beta.imaginary[9] => output[2].beta.imaginary[9]~reg0.DATAIN
input[2].beta.real[0] => output[2].beta.real[0]~reg0.DATAIN
input[2].beta.real[1] => output[2].beta.real[1]~reg0.DATAIN
input[2].beta.real[2] => output[2].beta.real[2]~reg0.DATAIN
input[2].beta.real[3] => output[2].beta.real[3]~reg0.DATAIN
input[2].beta.real[4] => output[2].beta.real[4]~reg0.DATAIN
input[2].beta.real[5] => output[2].beta.real[5]~reg0.DATAIN
input[2].beta.real[6] => output[2].beta.real[6]~reg0.DATAIN
input[2].beta.real[7] => output[2].beta.real[7]~reg0.DATAIN
input[2].beta.real[8] => output[2].beta.real[8]~reg0.DATAIN
input[2].beta.real[9] => output[2].beta.real[9]~reg0.DATAIN
input[2].alpha.imaginary[0] => output[2].alpha.imaginary[0]~reg0.DATAIN
input[2].alpha.imaginary[1] => output[2].alpha.imaginary[1]~reg0.DATAIN
input[2].alpha.imaginary[2] => output[2].alpha.imaginary[2]~reg0.DATAIN
input[2].alpha.imaginary[3] => output[2].alpha.imaginary[3]~reg0.DATAIN
input[2].alpha.imaginary[4] => output[2].alpha.imaginary[4]~reg0.DATAIN
input[2].alpha.imaginary[5] => output[2].alpha.imaginary[5]~reg0.DATAIN
input[2].alpha.imaginary[6] => output[2].alpha.imaginary[6]~reg0.DATAIN
input[2].alpha.imaginary[7] => output[2].alpha.imaginary[7]~reg0.DATAIN
input[2].alpha.imaginary[8] => output[2].alpha.imaginary[8]~reg0.DATAIN
input[2].alpha.imaginary[9] => output[2].alpha.imaginary[9]~reg0.DATAIN
input[2].alpha.real[0] => output[2].alpha.real[0]~reg0.DATAIN
input[2].alpha.real[1] => output[2].alpha.real[1]~reg0.DATAIN
input[2].alpha.real[2] => output[2].alpha.real[2]~reg0.DATAIN
input[2].alpha.real[3] => output[2].alpha.real[3]~reg0.DATAIN
input[2].alpha.real[4] => output[2].alpha.real[4]~reg0.DATAIN
input[2].alpha.real[5] => output[2].alpha.real[5]~reg0.DATAIN
input[2].alpha.real[6] => output[2].alpha.real[6]~reg0.DATAIN
input[2].alpha.real[7] => output[2].alpha.real[7]~reg0.DATAIN
input[2].alpha.real[8] => output[2].alpha.real[8]~reg0.DATAIN
input[2].alpha.real[9] => output[2].alpha.real[9]~reg0.DATAIN
clock => output[0].beta.imaginary[0]~reg0.CLK
clock => output[0].beta.imaginary[1]~reg0.CLK
clock => output[0].beta.imaginary[2]~reg0.CLK
clock => output[0].beta.imaginary[3]~reg0.CLK
clock => output[0].beta.imaginary[4]~reg0.CLK
clock => output[0].beta.imaginary[5]~reg0.CLK
clock => output[0].beta.imaginary[6]~reg0.CLK
clock => output[0].beta.imaginary[7]~reg0.CLK
clock => output[0].beta.imaginary[8]~reg0.CLK
clock => output[0].beta.imaginary[9]~reg0.CLK
clock => output[0].beta.real[0]~reg0.CLK
clock => output[0].beta.real[1]~reg0.CLK
clock => output[0].beta.real[2]~reg0.CLK
clock => output[0].beta.real[3]~reg0.CLK
clock => output[0].beta.real[4]~reg0.CLK
clock => output[0].beta.real[5]~reg0.CLK
clock => output[0].beta.real[6]~reg0.CLK
clock => output[0].beta.real[7]~reg0.CLK
clock => output[0].beta.real[8]~reg0.CLK
clock => output[0].beta.real[9]~reg0.CLK
clock => output[0].alpha.imaginary[0]~reg0.CLK
clock => output[0].alpha.imaginary[1]~reg0.CLK
clock => output[0].alpha.imaginary[2]~reg0.CLK
clock => output[0].alpha.imaginary[3]~reg0.CLK
clock => output[0].alpha.imaginary[4]~reg0.CLK
clock => output[0].alpha.imaginary[5]~reg0.CLK
clock => output[0].alpha.imaginary[6]~reg0.CLK
clock => output[0].alpha.imaginary[7]~reg0.CLK
clock => output[0].alpha.imaginary[8]~reg0.CLK
clock => output[0].alpha.imaginary[9]~reg0.CLK
clock => output[0].alpha.real[0]~reg0.CLK
clock => output[0].alpha.real[1]~reg0.CLK
clock => output[0].alpha.real[2]~reg0.CLK
clock => output[0].alpha.real[3]~reg0.CLK
clock => output[0].alpha.real[4]~reg0.CLK
clock => output[0].alpha.real[5]~reg0.CLK
clock => output[0].alpha.real[6]~reg0.CLK
clock => output[0].alpha.real[7]~reg0.CLK
clock => output[0].alpha.real[8]~reg0.CLK
clock => output[0].alpha.real[9]~reg0.CLK
clock => output[1].beta.imaginary[0]~reg0.CLK
clock => output[1].beta.imaginary[1]~reg0.CLK
clock => output[1].beta.imaginary[2]~reg0.CLK
clock => output[1].beta.imaginary[3]~reg0.CLK
clock => output[1].beta.imaginary[4]~reg0.CLK
clock => output[1].beta.imaginary[5]~reg0.CLK
clock => output[1].beta.imaginary[6]~reg0.CLK
clock => output[1].beta.imaginary[7]~reg0.CLK
clock => output[1].beta.imaginary[8]~reg0.CLK
clock => output[1].beta.imaginary[9]~reg0.CLK
clock => output[1].beta.real[0]~reg0.CLK
clock => output[1].beta.real[1]~reg0.CLK
clock => output[1].beta.real[2]~reg0.CLK
clock => output[1].beta.real[3]~reg0.CLK
clock => output[1].beta.real[4]~reg0.CLK
clock => output[1].beta.real[5]~reg0.CLK
clock => output[1].beta.real[6]~reg0.CLK
clock => output[1].beta.real[7]~reg0.CLK
clock => output[1].beta.real[8]~reg0.CLK
clock => output[1].beta.real[9]~reg0.CLK
clock => output[1].alpha.imaginary[0]~reg0.CLK
clock => output[1].alpha.imaginary[1]~reg0.CLK
clock => output[1].alpha.imaginary[2]~reg0.CLK
clock => output[1].alpha.imaginary[3]~reg0.CLK
clock => output[1].alpha.imaginary[4]~reg0.CLK
clock => output[1].alpha.imaginary[5]~reg0.CLK
clock => output[1].alpha.imaginary[6]~reg0.CLK
clock => output[1].alpha.imaginary[7]~reg0.CLK
clock => output[1].alpha.imaginary[8]~reg0.CLK
clock => output[1].alpha.imaginary[9]~reg0.CLK
clock => output[1].alpha.real[0]~reg0.CLK
clock => output[1].alpha.real[1]~reg0.CLK
clock => output[1].alpha.real[2]~reg0.CLK
clock => output[1].alpha.real[3]~reg0.CLK
clock => output[1].alpha.real[4]~reg0.CLK
clock => output[1].alpha.real[5]~reg0.CLK
clock => output[1].alpha.real[6]~reg0.CLK
clock => output[1].alpha.real[7]~reg0.CLK
clock => output[1].alpha.real[8]~reg0.CLK
clock => output[1].alpha.real[9]~reg0.CLK
clock => output[2].beta.imaginary[0]~reg0.CLK
clock => output[2].beta.imaginary[1]~reg0.CLK
clock => output[2].beta.imaginary[2]~reg0.CLK
clock => output[2].beta.imaginary[3]~reg0.CLK
clock => output[2].beta.imaginary[4]~reg0.CLK
clock => output[2].beta.imaginary[5]~reg0.CLK
clock => output[2].beta.imaginary[6]~reg0.CLK
clock => output[2].beta.imaginary[7]~reg0.CLK
clock => output[2].beta.imaginary[8]~reg0.CLK
clock => output[2].beta.imaginary[9]~reg0.CLK
clock => output[2].beta.real[0]~reg0.CLK
clock => output[2].beta.real[1]~reg0.CLK
clock => output[2].beta.real[2]~reg0.CLK
clock => output[2].beta.real[3]~reg0.CLK
clock => output[2].beta.real[4]~reg0.CLK
clock => output[2].beta.real[5]~reg0.CLK
clock => output[2].beta.real[6]~reg0.CLK
clock => output[2].beta.real[7]~reg0.CLK
clock => output[2].beta.real[8]~reg0.CLK
clock => output[2].beta.real[9]~reg0.CLK
clock => output[2].alpha.imaginary[0]~reg0.CLK
clock => output[2].alpha.imaginary[1]~reg0.CLK
clock => output[2].alpha.imaginary[2]~reg0.CLK
clock => output[2].alpha.imaginary[3]~reg0.CLK
clock => output[2].alpha.imaginary[4]~reg0.CLK
clock => output[2].alpha.imaginary[5]~reg0.CLK
clock => output[2].alpha.imaginary[6]~reg0.CLK
clock => output[2].alpha.imaginary[7]~reg0.CLK
clock => output[2].alpha.imaginary[8]~reg0.CLK
clock => output[2].alpha.imaginary[9]~reg0.CLK
clock => output[2].alpha.real[0]~reg0.CLK
clock => output[2].alpha.real[1]~reg0.CLK
clock => output[2].alpha.real[2]~reg0.CLK
clock => output[2].alpha.real[3]~reg0.CLK
clock => output[2].alpha.real[4]~reg0.CLK
clock => output[2].alpha.real[5]~reg0.CLK
clock => output[2].alpha.real[6]~reg0.CLK
clock => output[2].alpha.real[7]~reg0.CLK
clock => output[2].alpha.real[8]~reg0.CLK
clock => output[2].alpha.real[9]~reg0.CLK
output[0].beta.imaginary[0] <= output[0].beta.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[1] <= output[0].beta.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[2] <= output[0].beta.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[3] <= output[0].beta.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[4] <= output[0].beta.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[5] <= output[0].beta.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[6] <= output[0].beta.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[7] <= output[0].beta.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[8] <= output[0].beta.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[9] <= output[0].beta.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[0] <= output[0].beta.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[1] <= output[0].beta.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[2] <= output[0].beta.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[3] <= output[0].beta.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[4] <= output[0].beta.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[5] <= output[0].beta.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[6] <= output[0].beta.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[7] <= output[0].beta.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[8] <= output[0].beta.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[9] <= output[0].beta.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[0] <= output[0].alpha.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[1] <= output[0].alpha.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[2] <= output[0].alpha.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[3] <= output[0].alpha.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[4] <= output[0].alpha.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[5] <= output[0].alpha.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[6] <= output[0].alpha.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[7] <= output[0].alpha.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[8] <= output[0].alpha.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[9] <= output[0].alpha.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[0] <= output[0].alpha.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[1] <= output[0].alpha.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[2] <= output[0].alpha.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[3] <= output[0].alpha.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[4] <= output[0].alpha.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[5] <= output[0].alpha.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[6] <= output[0].alpha.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[7] <= output[0].alpha.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[8] <= output[0].alpha.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[9] <= output[0].alpha.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[0] <= output[1].beta.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[1] <= output[1].beta.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[2] <= output[1].beta.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[3] <= output[1].beta.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[4] <= output[1].beta.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[5] <= output[1].beta.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[6] <= output[1].beta.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[7] <= output[1].beta.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[8] <= output[1].beta.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[9] <= output[1].beta.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[0] <= output[1].beta.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[1] <= output[1].beta.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[2] <= output[1].beta.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[3] <= output[1].beta.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[4] <= output[1].beta.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[5] <= output[1].beta.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[6] <= output[1].beta.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[7] <= output[1].beta.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[8] <= output[1].beta.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[9] <= output[1].beta.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[0] <= output[1].alpha.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[1] <= output[1].alpha.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[2] <= output[1].alpha.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[3] <= output[1].alpha.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[4] <= output[1].alpha.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[5] <= output[1].alpha.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[6] <= output[1].alpha.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[7] <= output[1].alpha.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[8] <= output[1].alpha.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[9] <= output[1].alpha.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[0] <= output[1].alpha.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[1] <= output[1].alpha.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[2] <= output[1].alpha.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[3] <= output[1].alpha.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[4] <= output[1].alpha.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[5] <= output[1].alpha.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[6] <= output[1].alpha.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[7] <= output[1].alpha.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[8] <= output[1].alpha.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[9] <= output[1].alpha.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[0] <= output[2].beta.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[1] <= output[2].beta.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[2] <= output[2].beta.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[3] <= output[2].beta.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[4] <= output[2].beta.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[5] <= output[2].beta.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[6] <= output[2].beta.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[7] <= output[2].beta.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[8] <= output[2].beta.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[9] <= output[2].beta.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[0] <= output[2].beta.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[1] <= output[2].beta.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[2] <= output[2].beta.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[3] <= output[2].beta.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[4] <= output[2].beta.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[5] <= output[2].beta.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[6] <= output[2].beta.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[7] <= output[2].beta.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[8] <= output[2].beta.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[9] <= output[2].beta.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[0] <= output[2].alpha.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[1] <= output[2].alpha.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[2] <= output[2].alpha.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[3] <= output[2].alpha.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[4] <= output[2].alpha.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[5] <= output[2].alpha.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[6] <= output[2].alpha.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[7] <= output[2].alpha.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[8] <= output[2].alpha.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[9] <= output[2].alpha.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[0] <= output[2].alpha.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[1] <= output[2].alpha.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[2] <= output[2].alpha.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[3] <= output[2].alpha.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[4] <= output[2].alpha.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[5] <= output[2].alpha.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[6] <= output[2].alpha.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[7] <= output[2].alpha.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[8] <= output[2].alpha.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[9] <= output[2].alpha.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|C_Tgate:T1_1
phase_real[0] => PHASEgate:pgate1.phase_real[0]
phase_real[1] => PHASEgate:pgate1.phase_real[1]
phase_real[2] => PHASEgate:pgate1.phase_real[2]
phase_real[3] => PHASEgate:pgate1.phase_real[3]
phase_real[4] => PHASEgate:pgate1.phase_real[4]
phase_real[5] => PHASEgate:pgate1.phase_real[5]
phase_real[6] => PHASEgate:pgate1.phase_real[6]
phase_real[7] => PHASEgate:pgate1.phase_real[7]
phase_real[8] => PHASEgate:pgate1.phase_real[8]
phase_real[9] => PHASEgate:pgate1.phase_real[9]
phase_imag[0] => PHASEgate:pgate1.phase_imag[0]
phase_imag[1] => PHASEgate:pgate1.phase_imag[1]
phase_imag[2] => PHASEgate:pgate1.phase_imag[2]
phase_imag[3] => PHASEgate:pgate1.phase_imag[3]
phase_imag[4] => PHASEgate:pgate1.phase_imag[4]
phase_imag[5] => PHASEgate:pgate1.phase_imag[5]
phase_imag[6] => PHASEgate:pgate1.phase_imag[6]
phase_imag[7] => PHASEgate:pgate1.phase_imag[7]
phase_imag[8] => PHASEgate:pgate1.phase_imag[8]
phase_imag[9] => PHASEgate:pgate1.phase_imag[9]
dataQubit.beta.imaginary[0] => outData.DATAA
dataQubit.beta.imaginary[0] => PHASEgate:pgate1.inQubit.beta.imaginary[0]
dataQubit.beta.imaginary[1] => outData.DATAA
dataQubit.beta.imaginary[1] => PHASEgate:pgate1.inQubit.beta.imaginary[1]
dataQubit.beta.imaginary[2] => outData.DATAA
dataQubit.beta.imaginary[2] => PHASEgate:pgate1.inQubit.beta.imaginary[2]
dataQubit.beta.imaginary[3] => outData.DATAA
dataQubit.beta.imaginary[3] => PHASEgate:pgate1.inQubit.beta.imaginary[3]
dataQubit.beta.imaginary[4] => outData.DATAA
dataQubit.beta.imaginary[4] => PHASEgate:pgate1.inQubit.beta.imaginary[4]
dataQubit.beta.imaginary[5] => outData.DATAA
dataQubit.beta.imaginary[5] => PHASEgate:pgate1.inQubit.beta.imaginary[5]
dataQubit.beta.imaginary[6] => outData.DATAA
dataQubit.beta.imaginary[6] => PHASEgate:pgate1.inQubit.beta.imaginary[6]
dataQubit.beta.imaginary[7] => outData.DATAA
dataQubit.beta.imaginary[7] => PHASEgate:pgate1.inQubit.beta.imaginary[7]
dataQubit.beta.imaginary[8] => outData.DATAA
dataQubit.beta.imaginary[8] => PHASEgate:pgate1.inQubit.beta.imaginary[8]
dataQubit.beta.imaginary[9] => outData.DATAA
dataQubit.beta.imaginary[9] => PHASEgate:pgate1.inQubit.beta.imaginary[9]
dataQubit.beta.real[0] => outData.DATAA
dataQubit.beta.real[0] => PHASEgate:pgate1.inQubit.beta.real[0]
dataQubit.beta.real[1] => outData.DATAA
dataQubit.beta.real[1] => PHASEgate:pgate1.inQubit.beta.real[1]
dataQubit.beta.real[2] => outData.DATAA
dataQubit.beta.real[2] => PHASEgate:pgate1.inQubit.beta.real[2]
dataQubit.beta.real[3] => outData.DATAA
dataQubit.beta.real[3] => PHASEgate:pgate1.inQubit.beta.real[3]
dataQubit.beta.real[4] => outData.DATAA
dataQubit.beta.real[4] => PHASEgate:pgate1.inQubit.beta.real[4]
dataQubit.beta.real[5] => outData.DATAA
dataQubit.beta.real[5] => PHASEgate:pgate1.inQubit.beta.real[5]
dataQubit.beta.real[6] => outData.DATAA
dataQubit.beta.real[6] => PHASEgate:pgate1.inQubit.beta.real[6]
dataQubit.beta.real[7] => outData.DATAA
dataQubit.beta.real[7] => PHASEgate:pgate1.inQubit.beta.real[7]
dataQubit.beta.real[8] => outData.DATAA
dataQubit.beta.real[8] => PHASEgate:pgate1.inQubit.beta.real[8]
dataQubit.beta.real[9] => outData.DATAA
dataQubit.beta.real[9] => PHASEgate:pgate1.inQubit.beta.real[9]
dataQubit.alpha.imaginary[0] => outData.DATAA
dataQubit.alpha.imaginary[0] => PHASEgate:pgate1.inQubit.alpha.imaginary[0]
dataQubit.alpha.imaginary[1] => outData.DATAA
dataQubit.alpha.imaginary[1] => PHASEgate:pgate1.inQubit.alpha.imaginary[1]
dataQubit.alpha.imaginary[2] => outData.DATAA
dataQubit.alpha.imaginary[2] => PHASEgate:pgate1.inQubit.alpha.imaginary[2]
dataQubit.alpha.imaginary[3] => outData.DATAA
dataQubit.alpha.imaginary[3] => PHASEgate:pgate1.inQubit.alpha.imaginary[3]
dataQubit.alpha.imaginary[4] => outData.DATAA
dataQubit.alpha.imaginary[4] => PHASEgate:pgate1.inQubit.alpha.imaginary[4]
dataQubit.alpha.imaginary[5] => outData.DATAA
dataQubit.alpha.imaginary[5] => PHASEgate:pgate1.inQubit.alpha.imaginary[5]
dataQubit.alpha.imaginary[6] => outData.DATAA
dataQubit.alpha.imaginary[6] => PHASEgate:pgate1.inQubit.alpha.imaginary[6]
dataQubit.alpha.imaginary[7] => outData.DATAA
dataQubit.alpha.imaginary[7] => PHASEgate:pgate1.inQubit.alpha.imaginary[7]
dataQubit.alpha.imaginary[8] => outData.DATAA
dataQubit.alpha.imaginary[8] => PHASEgate:pgate1.inQubit.alpha.imaginary[8]
dataQubit.alpha.imaginary[9] => outData.DATAA
dataQubit.alpha.imaginary[9] => PHASEgate:pgate1.inQubit.alpha.imaginary[9]
dataQubit.alpha.real[0] => outData.DATAA
dataQubit.alpha.real[0] => PHASEgate:pgate1.inQubit.alpha.real[0]
dataQubit.alpha.real[1] => outData.DATAA
dataQubit.alpha.real[1] => PHASEgate:pgate1.inQubit.alpha.real[1]
dataQubit.alpha.real[2] => outData.DATAA
dataQubit.alpha.real[2] => PHASEgate:pgate1.inQubit.alpha.real[2]
dataQubit.alpha.real[3] => outData.DATAA
dataQubit.alpha.real[3] => PHASEgate:pgate1.inQubit.alpha.real[3]
dataQubit.alpha.real[4] => outData.DATAA
dataQubit.alpha.real[4] => PHASEgate:pgate1.inQubit.alpha.real[4]
dataQubit.alpha.real[5] => outData.DATAA
dataQubit.alpha.real[5] => PHASEgate:pgate1.inQubit.alpha.real[5]
dataQubit.alpha.real[6] => outData.DATAA
dataQubit.alpha.real[6] => PHASEgate:pgate1.inQubit.alpha.real[6]
dataQubit.alpha.real[7] => outData.DATAA
dataQubit.alpha.real[7] => PHASEgate:pgate1.inQubit.alpha.real[7]
dataQubit.alpha.real[8] => outData.DATAA
dataQubit.alpha.real[8] => PHASEgate:pgate1.inQubit.alpha.real[8]
dataQubit.alpha.real[9] => outData.DATAA
dataQubit.alpha.real[9] => PHASEgate:pgate1.inQubit.alpha.real[9]
controlQubit.beta.imaginary[0] => outControl.beta.imaginary[0].DATAIN
controlQubit.beta.imaginary[1] => outControl.beta.imaginary[1].DATAIN
controlQubit.beta.imaginary[2] => outControl.beta.imaginary[2].DATAIN
controlQubit.beta.imaginary[3] => outControl.beta.imaginary[3].DATAIN
controlQubit.beta.imaginary[4] => outControl.beta.imaginary[4].DATAIN
controlQubit.beta.imaginary[5] => outControl.beta.imaginary[5].DATAIN
controlQubit.beta.imaginary[6] => outControl.beta.imaginary[6].DATAIN
controlQubit.beta.imaginary[7] => outControl.beta.imaginary[7].DATAIN
controlQubit.beta.imaginary[8] => process_0.IN0
controlQubit.beta.imaginary[8] => outControl.beta.imaginary[8].DATAIN
controlQubit.beta.imaginary[9] => outControl.beta.imaginary[9].DATAIN
controlQubit.beta.real[0] => outControl.beta.real[0].DATAIN
controlQubit.beta.real[1] => outControl.beta.real[1].DATAIN
controlQubit.beta.real[2] => outControl.beta.real[2].DATAIN
controlQubit.beta.real[3] => outControl.beta.real[3].DATAIN
controlQubit.beta.real[4] => outControl.beta.real[4].DATAIN
controlQubit.beta.real[5] => outControl.beta.real[5].DATAIN
controlQubit.beta.real[6] => outControl.beta.real[6].DATAIN
controlQubit.beta.real[7] => outControl.beta.real[7].DATAIN
controlQubit.beta.real[8] => process_0.IN1
controlQubit.beta.real[8] => outControl.beta.real[8].DATAIN
controlQubit.beta.real[9] => outControl.beta.real[9].DATAIN
controlQubit.alpha.imaginary[0] => outControl.alpha.imaginary[0].DATAIN
controlQubit.alpha.imaginary[1] => outControl.alpha.imaginary[1].DATAIN
controlQubit.alpha.imaginary[2] => outControl.alpha.imaginary[2].DATAIN
controlQubit.alpha.imaginary[3] => outControl.alpha.imaginary[3].DATAIN
controlQubit.alpha.imaginary[4] => outControl.alpha.imaginary[4].DATAIN
controlQubit.alpha.imaginary[5] => outControl.alpha.imaginary[5].DATAIN
controlQubit.alpha.imaginary[6] => outControl.alpha.imaginary[6].DATAIN
controlQubit.alpha.imaginary[7] => outControl.alpha.imaginary[7].DATAIN
controlQubit.alpha.imaginary[8] => outControl.alpha.imaginary[8].DATAIN
controlQubit.alpha.imaginary[9] => outControl.alpha.imaginary[9].DATAIN
controlQubit.alpha.real[0] => outControl.alpha.real[0].DATAIN
controlQubit.alpha.real[1] => outControl.alpha.real[1].DATAIN
controlQubit.alpha.real[2] => outControl.alpha.real[2].DATAIN
controlQubit.alpha.real[3] => outControl.alpha.real[3].DATAIN
controlQubit.alpha.real[4] => outControl.alpha.real[4].DATAIN
controlQubit.alpha.real[5] => outControl.alpha.real[5].DATAIN
controlQubit.alpha.real[6] => outControl.alpha.real[6].DATAIN
controlQubit.alpha.real[7] => outControl.alpha.real[7].DATAIN
controlQubit.alpha.real[8] => outControl.alpha.real[8].DATAIN
controlQubit.alpha.real[9] => outControl.alpha.real[9].DATAIN
outData.beta.imaginary[0] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[1] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[2] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[3] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[4] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[5] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[6] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[7] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[8] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[9] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[0] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[1] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[2] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[3] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[4] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[5] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[6] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[7] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[8] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[9] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[0] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[1] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[2] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[3] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[4] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[5] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[6] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[7] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[8] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[9] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[0] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[1] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[2] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[3] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[4] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[5] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[6] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[7] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[8] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[9] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[0] <= controlQubit.beta.imaginary[0].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[1] <= controlQubit.beta.imaginary[1].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[2] <= controlQubit.beta.imaginary[2].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[3] <= controlQubit.beta.imaginary[3].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[4] <= controlQubit.beta.imaginary[4].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[5] <= controlQubit.beta.imaginary[5].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[6] <= controlQubit.beta.imaginary[6].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[7] <= controlQubit.beta.imaginary[7].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[8] <= controlQubit.beta.imaginary[8].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[9] <= controlQubit.beta.imaginary[9].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[0] <= controlQubit.beta.real[0].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[1] <= controlQubit.beta.real[1].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[2] <= controlQubit.beta.real[2].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[3] <= controlQubit.beta.real[3].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[4] <= controlQubit.beta.real[4].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[5] <= controlQubit.beta.real[5].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[6] <= controlQubit.beta.real[6].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[7] <= controlQubit.beta.real[7].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[8] <= controlQubit.beta.real[8].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[9] <= controlQubit.beta.real[9].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[0] <= controlQubit.alpha.imaginary[0].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[1] <= controlQubit.alpha.imaginary[1].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[2] <= controlQubit.alpha.imaginary[2].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[3] <= controlQubit.alpha.imaginary[3].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[4] <= controlQubit.alpha.imaginary[4].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[5] <= controlQubit.alpha.imaginary[5].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[6] <= controlQubit.alpha.imaginary[6].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[7] <= controlQubit.alpha.imaginary[7].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[8] <= controlQubit.alpha.imaginary[8].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[9] <= controlQubit.alpha.imaginary[9].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[0] <= controlQubit.alpha.real[0].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[1] <= controlQubit.alpha.real[1].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[2] <= controlQubit.alpha.real[2].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[3] <= controlQubit.alpha.real[3].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[4] <= controlQubit.alpha.real[4].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[5] <= controlQubit.alpha.real[5].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[6] <= controlQubit.alpha.real[6].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[7] <= controlQubit.alpha.real[7].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[8] <= controlQubit.alpha.real[8].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[9] <= controlQubit.alpha.real[9].DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|C_Tgate:T1_1|PHASEgate:pgate1
phase_real[0] => mult:mult_realphase.in2[0]
phase_real[0] => mult:mult_imagrealphase.in2[0]
phase_real[1] => mult:mult_realphase.in2[1]
phase_real[1] => mult:mult_imagrealphase.in2[1]
phase_real[2] => mult:mult_realphase.in2[2]
phase_real[2] => mult:mult_imagrealphase.in2[2]
phase_real[3] => mult:mult_realphase.in2[3]
phase_real[3] => mult:mult_imagrealphase.in2[3]
phase_real[4] => mult:mult_realphase.in2[4]
phase_real[4] => mult:mult_imagrealphase.in2[4]
phase_real[5] => mult:mult_realphase.in2[5]
phase_real[5] => mult:mult_imagrealphase.in2[5]
phase_real[6] => mult:mult_realphase.in2[6]
phase_real[6] => mult:mult_imagrealphase.in2[6]
phase_real[7] => mult:mult_realphase.in2[7]
phase_real[7] => mult:mult_imagrealphase.in2[7]
phase_real[8] => mult:mult_realphase.in2[8]
phase_real[8] => mult:mult_imagrealphase.in2[8]
phase_real[9] => mult:mult_realphase.in2[9]
phase_real[9] => mult:mult_imagrealphase.in2[9]
phase_imag[0] => mult:mult_imagphase.in2[0]
phase_imag[0] => mult:mult_realimagphase.in2[0]
phase_imag[1] => mult:mult_imagphase.in2[1]
phase_imag[1] => mult:mult_realimagphase.in2[1]
phase_imag[2] => mult:mult_imagphase.in2[2]
phase_imag[2] => mult:mult_realimagphase.in2[2]
phase_imag[3] => mult:mult_imagphase.in2[3]
phase_imag[3] => mult:mult_realimagphase.in2[3]
phase_imag[4] => mult:mult_imagphase.in2[4]
phase_imag[4] => mult:mult_realimagphase.in2[4]
phase_imag[5] => mult:mult_imagphase.in2[5]
phase_imag[5] => mult:mult_realimagphase.in2[5]
phase_imag[6] => mult:mult_imagphase.in2[6]
phase_imag[6] => mult:mult_realimagphase.in2[6]
phase_imag[7] => mult:mult_imagphase.in2[7]
phase_imag[7] => mult:mult_realimagphase.in2[7]
phase_imag[8] => mult:mult_imagphase.in2[8]
phase_imag[8] => mult:mult_realimagphase.in2[8]
phase_imag[9] => mult:mult_imagphase.in2[9]
phase_imag[9] => mult:mult_realimagphase.in2[9]
inQubit.beta.imaginary[0] => mult:mult_imagphase.in1[0]
inQubit.beta.imaginary[0] => mult:mult_imagrealphase.in1[0]
inQubit.beta.imaginary[1] => mult:mult_imagphase.in1[1]
inQubit.beta.imaginary[1] => mult:mult_imagrealphase.in1[1]
inQubit.beta.imaginary[2] => mult:mult_imagphase.in1[2]
inQubit.beta.imaginary[2] => mult:mult_imagrealphase.in1[2]
inQubit.beta.imaginary[3] => mult:mult_imagphase.in1[3]
inQubit.beta.imaginary[3] => mult:mult_imagrealphase.in1[3]
inQubit.beta.imaginary[4] => mult:mult_imagphase.in1[4]
inQubit.beta.imaginary[4] => mult:mult_imagrealphase.in1[4]
inQubit.beta.imaginary[5] => mult:mult_imagphase.in1[5]
inQubit.beta.imaginary[5] => mult:mult_imagrealphase.in1[5]
inQubit.beta.imaginary[6] => mult:mult_imagphase.in1[6]
inQubit.beta.imaginary[6] => mult:mult_imagrealphase.in1[6]
inQubit.beta.imaginary[7] => mult:mult_imagphase.in1[7]
inQubit.beta.imaginary[7] => mult:mult_imagrealphase.in1[7]
inQubit.beta.imaginary[8] => mult:mult_imagphase.in1[8]
inQubit.beta.imaginary[8] => mult:mult_imagrealphase.in1[8]
inQubit.beta.imaginary[9] => mult:mult_imagphase.in1[9]
inQubit.beta.imaginary[9] => mult:mult_imagrealphase.in1[9]
inQubit.beta.real[0] => mult:mult_realphase.in1[0]
inQubit.beta.real[0] => mult:mult_realimagphase.in1[0]
inQubit.beta.real[1] => mult:mult_realphase.in1[1]
inQubit.beta.real[1] => mult:mult_realimagphase.in1[1]
inQubit.beta.real[2] => mult:mult_realphase.in1[2]
inQubit.beta.real[2] => mult:mult_realimagphase.in1[2]
inQubit.beta.real[3] => mult:mult_realphase.in1[3]
inQubit.beta.real[3] => mult:mult_realimagphase.in1[3]
inQubit.beta.real[4] => mult:mult_realphase.in1[4]
inQubit.beta.real[4] => mult:mult_realimagphase.in1[4]
inQubit.beta.real[5] => mult:mult_realphase.in1[5]
inQubit.beta.real[5] => mult:mult_realimagphase.in1[5]
inQubit.beta.real[6] => mult:mult_realphase.in1[6]
inQubit.beta.real[6] => mult:mult_realimagphase.in1[6]
inQubit.beta.real[7] => mult:mult_realphase.in1[7]
inQubit.beta.real[7] => mult:mult_realimagphase.in1[7]
inQubit.beta.real[8] => mult:mult_realphase.in1[8]
inQubit.beta.real[8] => mult:mult_realimagphase.in1[8]
inQubit.beta.real[9] => mult:mult_realphase.in1[9]
inQubit.beta.real[9] => mult:mult_realimagphase.in1[9]
inQubit.alpha.imaginary[0] => outQubit.alpha.imaginary[0].DATAIN
inQubit.alpha.imaginary[1] => outQubit.alpha.imaginary[1].DATAIN
inQubit.alpha.imaginary[2] => outQubit.alpha.imaginary[2].DATAIN
inQubit.alpha.imaginary[3] => outQubit.alpha.imaginary[3].DATAIN
inQubit.alpha.imaginary[4] => outQubit.alpha.imaginary[4].DATAIN
inQubit.alpha.imaginary[5] => outQubit.alpha.imaginary[5].DATAIN
inQubit.alpha.imaginary[6] => outQubit.alpha.imaginary[6].DATAIN
inQubit.alpha.imaginary[7] => outQubit.alpha.imaginary[7].DATAIN
inQubit.alpha.imaginary[8] => outQubit.alpha.imaginary[8].DATAIN
inQubit.alpha.imaginary[9] => outQubit.alpha.imaginary[9].DATAIN
inQubit.alpha.real[0] => outQubit.alpha.real[0].DATAIN
inQubit.alpha.real[1] => outQubit.alpha.real[1].DATAIN
inQubit.alpha.real[2] => outQubit.alpha.real[2].DATAIN
inQubit.alpha.real[3] => outQubit.alpha.real[3].DATAIN
inQubit.alpha.real[4] => outQubit.alpha.real[4].DATAIN
inQubit.alpha.real[5] => outQubit.alpha.real[5].DATAIN
inQubit.alpha.real[6] => outQubit.alpha.real[6].DATAIN
inQubit.alpha.real[7] => outQubit.alpha.real[7].DATAIN
inQubit.alpha.real[8] => outQubit.alpha.real[8].DATAIN
inQubit.alpha.real[9] => outQubit.alpha.real[9].DATAIN
outQubit.beta.imaginary[0] <= adder:ADDim2.SUM[0]
outQubit.beta.imaginary[1] <= adder:ADDim2.SUM[1]
outQubit.beta.imaginary[2] <= adder:ADDim2.SUM[2]
outQubit.beta.imaginary[3] <= adder:ADDim2.SUM[3]
outQubit.beta.imaginary[4] <= adder:ADDim2.SUM[4]
outQubit.beta.imaginary[5] <= adder:ADDim2.SUM[5]
outQubit.beta.imaginary[6] <= adder:ADDim2.SUM[6]
outQubit.beta.imaginary[7] <= adder:ADDim2.SUM[7]
outQubit.beta.imaginary[8] <= adder:ADDim2.SUM[8]
outQubit.beta.imaginary[9] <= adder:ADDim2.SUM[9]
outQubit.beta.real[0] <= adder:ADDreal2.SUM[0]
outQubit.beta.real[1] <= adder:ADDreal2.SUM[1]
outQubit.beta.real[2] <= adder:ADDreal2.SUM[2]
outQubit.beta.real[3] <= adder:ADDreal2.SUM[3]
outQubit.beta.real[4] <= adder:ADDreal2.SUM[4]
outQubit.beta.real[5] <= adder:ADDreal2.SUM[5]
outQubit.beta.real[6] <= adder:ADDreal2.SUM[6]
outQubit.beta.real[7] <= adder:ADDreal2.SUM[7]
outQubit.beta.real[8] <= adder:ADDreal2.SUM[8]
outQubit.beta.real[9] <= adder:ADDreal2.SUM[9]
outQubit.alpha.imaginary[0] <= inQubit.alpha.imaginary[0].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[1] <= inQubit.alpha.imaginary[1].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[2] <= inQubit.alpha.imaginary[2].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[3] <= inQubit.alpha.imaginary[3].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[4] <= inQubit.alpha.imaginary[4].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[5] <= inQubit.alpha.imaginary[5].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[6] <= inQubit.alpha.imaginary[6].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[7] <= inQubit.alpha.imaginary[7].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[8] <= inQubit.alpha.imaginary[8].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[9] <= inQubit.alpha.imaginary[9].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[0] <= inQubit.alpha.real[0].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[1] <= inQubit.alpha.real[1].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[2] <= inQubit.alpha.real[2].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[3] <= inQubit.alpha.real[3].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[4] <= inQubit.alpha.real[4].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[5] <= inQubit.alpha.real[5].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[6] <= inQubit.alpha.real[6].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[7] <= inQubit.alpha.real[7].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[8] <= inQubit.alpha.real[8].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[9] <= inQubit.alpha.real[9].DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|C_Tgate:T1_1|PHASEgate:pgate1|mult:mult_imagphase
in1[0] => Mult0.IN7
in1[1] => Mult0.IN6
in1[2] => Mult0.IN5
in1[3] => Mult0.IN4
in1[4] => Mult0.IN3
in1[5] => Mult0.IN2
in1[6] => Mult0.IN1
in1[7] => Mult0.IN0
in1[8] => process_0.IN0
in1[9] => process_0.IN0
in1[9] => process_0.IN0
in2[0] => Mult0.IN15
in2[0] => outMult.DATAB
in2[1] => Mult0.IN14
in2[1] => outMult.DATAB
in2[2] => Mult0.IN13
in2[2] => outMult.DATAB
in2[3] => Mult0.IN12
in2[3] => outMult.DATAB
in2[4] => Mult0.IN11
in2[4] => outMult.DATAB
in2[5] => Mult0.IN10
in2[5] => outMult.DATAB
in2[6] => Mult0.IN9
in2[6] => outMult.DATAB
in2[7] => Mult0.IN8
in2[7] => outMult.DATAB
in2[8] => process_0.IN1
in2[8] => outMult.DATAB
in2[9] => process_0.IN1
in2[9] => process_0.IN1
outMult[0] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[1] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[2] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[3] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[4] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[5] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[6] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[7] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[8] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[9] <= outMult.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|C_Tgate:T1_1|PHASEgate:pgate1|mult:mult_realphase
in1[0] => Mult0.IN7
in1[1] => Mult0.IN6
in1[2] => Mult0.IN5
in1[3] => Mult0.IN4
in1[4] => Mult0.IN3
in1[5] => Mult0.IN2
in1[6] => Mult0.IN1
in1[7] => Mult0.IN0
in1[8] => process_0.IN0
in1[9] => process_0.IN0
in1[9] => process_0.IN0
in2[0] => Mult0.IN15
in2[0] => outMult.DATAB
in2[1] => Mult0.IN14
in2[1] => outMult.DATAB
in2[2] => Mult0.IN13
in2[2] => outMult.DATAB
in2[3] => Mult0.IN12
in2[3] => outMult.DATAB
in2[4] => Mult0.IN11
in2[4] => outMult.DATAB
in2[5] => Mult0.IN10
in2[5] => outMult.DATAB
in2[6] => Mult0.IN9
in2[6] => outMult.DATAB
in2[7] => Mult0.IN8
in2[7] => outMult.DATAB
in2[8] => process_0.IN1
in2[8] => outMult.DATAB
in2[9] => process_0.IN1
in2[9] => process_0.IN1
outMult[0] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[1] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[2] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[3] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[4] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[5] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[6] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[7] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[8] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[9] <= outMult.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|C_Tgate:T1_1|PHASEgate:pgate1|mult:mult_realimagphase
in1[0] => Mult0.IN7
in1[1] => Mult0.IN6
in1[2] => Mult0.IN5
in1[3] => Mult0.IN4
in1[4] => Mult0.IN3
in1[5] => Mult0.IN2
in1[6] => Mult0.IN1
in1[7] => Mult0.IN0
in1[8] => process_0.IN0
in1[9] => process_0.IN0
in1[9] => process_0.IN0
in2[0] => Mult0.IN15
in2[0] => outMult.DATAB
in2[1] => Mult0.IN14
in2[1] => outMult.DATAB
in2[2] => Mult0.IN13
in2[2] => outMult.DATAB
in2[3] => Mult0.IN12
in2[3] => outMult.DATAB
in2[4] => Mult0.IN11
in2[4] => outMult.DATAB
in2[5] => Mult0.IN10
in2[5] => outMult.DATAB
in2[6] => Mult0.IN9
in2[6] => outMult.DATAB
in2[7] => Mult0.IN8
in2[7] => outMult.DATAB
in2[8] => process_0.IN1
in2[8] => outMult.DATAB
in2[9] => process_0.IN1
in2[9] => process_0.IN1
outMult[0] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[1] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[2] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[3] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[4] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[5] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[6] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[7] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[8] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[9] <= outMult.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|C_Tgate:T1_1|PHASEgate:pgate1|mult:mult_imagrealphase
in1[0] => Mult0.IN7
in1[1] => Mult0.IN6
in1[2] => Mult0.IN5
in1[3] => Mult0.IN4
in1[4] => Mult0.IN3
in1[5] => Mult0.IN2
in1[6] => Mult0.IN1
in1[7] => Mult0.IN0
in1[8] => process_0.IN0
in1[9] => process_0.IN0
in1[9] => process_0.IN0
in2[0] => Mult0.IN15
in2[0] => outMult.DATAB
in2[1] => Mult0.IN14
in2[1] => outMult.DATAB
in2[2] => Mult0.IN13
in2[2] => outMult.DATAB
in2[3] => Mult0.IN12
in2[3] => outMult.DATAB
in2[4] => Mult0.IN11
in2[4] => outMult.DATAB
in2[5] => Mult0.IN10
in2[5] => outMult.DATAB
in2[6] => Mult0.IN9
in2[6] => outMult.DATAB
in2[7] => Mult0.IN8
in2[7] => outMult.DATAB
in2[8] => process_0.IN1
in2[8] => outMult.DATAB
in2[9] => process_0.IN1
in2[9] => process_0.IN1
outMult[0] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[1] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[2] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[3] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[4] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[5] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[6] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[7] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[8] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[9] <= outMult.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|C_Tgate:T1_1|PHASEgate:pgate1|adder:ADDreal2
A[0] => Add0.IN18
A[0] => SUM.DATAB
A[0] => Equal0.IN17
A[0] => Equal2.IN15
A[0] => LessThan0.IN8
A[0] => Equal4.IN7
A[0] => Add2.IN16
A[0] => Add4.IN8
A[0] => Add5.IN9
A[0] => SUM.DATAB
A[0] => SUM[0].DATAB
A[0] => Add1.IN9
A[0] => Add3.IN8
A[1] => Add0.IN17
A[1] => SUM.DATAB
A[1] => Equal0.IN16
A[1] => Equal2.IN14
A[1] => LessThan0.IN7
A[1] => Equal4.IN6
A[1] => Add2.IN15
A[1] => Add4.IN7
A[1] => Add5.IN8
A[1] => SUM.DATAB
A[1] => SUM[1].DATAB
A[1] => Add1.IN8
A[1] => Add3.IN7
A[2] => Add0.IN16
A[2] => SUM.DATAB
A[2] => Equal0.IN15
A[2] => Equal2.IN13
A[2] => LessThan0.IN6
A[2] => Equal4.IN5
A[2] => Add2.IN14
A[2] => Add4.IN6
A[2] => Add5.IN7
A[2] => SUM.DATAB
A[2] => SUM[2].DATAB
A[2] => Add1.IN7
A[2] => Add3.IN6
A[3] => Add0.IN15
A[3] => SUM.DATAB
A[3] => Equal0.IN14
A[3] => Equal2.IN12
A[3] => LessThan0.IN5
A[3] => Equal4.IN4
A[3] => Add2.IN13
A[3] => Add4.IN5
A[3] => Add5.IN6
A[3] => SUM.DATAB
A[3] => SUM[3].DATAB
A[3] => Add1.IN6
A[3] => Add3.IN5
A[4] => Add0.IN14
A[4] => SUM.DATAB
A[4] => Equal0.IN13
A[4] => Equal2.IN11
A[4] => LessThan0.IN4
A[4] => Equal4.IN3
A[4] => Add2.IN12
A[4] => Add4.IN4
A[4] => Add5.IN5
A[4] => SUM.DATAB
A[4] => SUM[4].DATAB
A[4] => Add1.IN5
A[4] => Add3.IN4
A[5] => Add0.IN13
A[5] => SUM.DATAB
A[5] => Equal0.IN12
A[5] => Equal2.IN10
A[5] => LessThan0.IN3
A[5] => Equal4.IN2
A[5] => Add2.IN11
A[5] => Add4.IN3
A[5] => Add5.IN4
A[5] => SUM.DATAB
A[5] => SUM[5].DATAB
A[5] => Add1.IN4
A[5] => Add3.IN3
A[6] => Add0.IN12
A[6] => SUM.DATAB
A[6] => Equal0.IN11
A[6] => Equal2.IN9
A[6] => LessThan0.IN2
A[6] => Equal4.IN1
A[6] => Add2.IN10
A[6] => Add4.IN2
A[6] => Add5.IN3
A[6] => SUM.DATAB
A[6] => SUM[6].DATAB
A[6] => Add1.IN3
A[6] => Add3.IN2
A[7] => Add0.IN11
A[7] => SUM.DATAB
A[7] => Equal0.IN10
A[7] => Equal2.IN8
A[7] => LessThan0.IN1
A[7] => Equal4.IN0
A[7] => Add2.IN9
A[7] => Add4.IN1
A[7] => Add5.IN2
A[7] => SUM.DATAB
A[7] => SUM[7].DATAB
A[7] => Add1.IN2
A[7] => Add3.IN1
A[8] => process_0.IN0
A[8] => process_0.IN0
A[8] => Add0.IN10
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => Equal0.IN9
A[8] => Add5.IN1
A[8] => SUM.DATAB
A[8] => Add1.IN1
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAB
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAA
A[9] => SUM.DATAB
B[0] => Add1.IN18
B[0] => SUM.DATAA
B[0] => Equal1.IN17
B[0] => Equal3.IN15
B[0] => LessThan0.IN16
B[0] => Equal4.IN15
B[0] => Add3.IN16
B[0] => Add4.IN16
B[0] => Add5.IN18
B[0] => SUM.DATAB
B[0] => Add0.IN9
B[0] => Add2.IN8
B[1] => Add1.IN17
B[1] => SUM.DATAA
B[1] => Equal1.IN16
B[1] => Equal3.IN14
B[1] => LessThan0.IN15
B[1] => Equal4.IN14
B[1] => Add3.IN15
B[1] => Add4.IN15
B[1] => Add5.IN17
B[1] => SUM.DATAB
B[1] => Add0.IN8
B[1] => Add2.IN7
B[2] => Add1.IN16
B[2] => SUM.DATAA
B[2] => Equal1.IN15
B[2] => Equal3.IN13
B[2] => LessThan0.IN14
B[2] => Equal4.IN13
B[2] => Add3.IN14
B[2] => Add4.IN14
B[2] => Add5.IN16
B[2] => SUM.DATAB
B[2] => Add0.IN7
B[2] => Add2.IN6
B[3] => Add1.IN15
B[3] => SUM.DATAA
B[3] => Equal1.IN14
B[3] => Equal3.IN12
B[3] => LessThan0.IN13
B[3] => Equal4.IN12
B[3] => Add3.IN13
B[3] => Add4.IN13
B[3] => Add5.IN15
B[3] => SUM.DATAB
B[3] => Add0.IN6
B[3] => Add2.IN5
B[4] => Add1.IN14
B[4] => SUM.DATAA
B[4] => Equal1.IN13
B[4] => Equal3.IN11
B[4] => LessThan0.IN12
B[4] => Equal4.IN11
B[4] => Add3.IN12
B[4] => Add4.IN12
B[4] => Add5.IN14
B[4] => SUM.DATAB
B[4] => Add0.IN5
B[4] => Add2.IN4
B[5] => Add1.IN13
B[5] => SUM.DATAA
B[5] => Equal1.IN12
B[5] => Equal3.IN10
B[5] => LessThan0.IN11
B[5] => Equal4.IN10
B[5] => Add3.IN11
B[5] => Add4.IN11
B[5] => Add5.IN13
B[5] => SUM.DATAB
B[5] => Add0.IN4
B[5] => Add2.IN3
B[6] => Add1.IN12
B[6] => SUM.DATAA
B[6] => Equal1.IN11
B[6] => Equal3.IN9
B[6] => LessThan0.IN10
B[6] => Equal4.IN9
B[6] => Add3.IN10
B[6] => Add4.IN10
B[6] => Add5.IN12
B[6] => SUM.DATAB
B[6] => Add0.IN3
B[6] => Add2.IN2
B[7] => Add1.IN11
B[7] => SUM.DATAA
B[7] => Equal1.IN10
B[7] => Equal3.IN8
B[7] => LessThan0.IN9
B[7] => Equal4.IN8
B[7] => Add3.IN9
B[7] => Add4.IN9
B[7] => Add5.IN11
B[7] => SUM.DATAB
B[7] => Add0.IN2
B[7] => Add2.IN1
B[8] => process_0.IN1
B[8] => process_0.IN1
B[8] => Add1.IN10
B[8] => SUM.DATAA
B[8] => Equal1.IN9
B[8] => Add5.IN10
B[8] => SUM.DATAB
B[8] => Add0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAB
SUM[0] <= SUM[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[1] <= SUM[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[2] <= SUM[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[3] <= SUM[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[4] <= SUM[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[5] <= SUM[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[6] <= SUM[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[7] <= SUM[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[8] <= SUM[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[9] <= SUM[9]$latch.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|C_Tgate:T1_1|PHASEgate:pgate1|adder:ADDim2
A[0] => Add0.IN18
A[0] => SUM.DATAB
A[0] => Equal0.IN17
A[0] => Equal2.IN15
A[0] => LessThan0.IN8
A[0] => Equal4.IN7
A[0] => Add2.IN16
A[0] => Add4.IN8
A[0] => Add5.IN9
A[0] => SUM.DATAB
A[0] => SUM[0].DATAB
A[0] => Add1.IN9
A[0] => Add3.IN8
A[1] => Add0.IN17
A[1] => SUM.DATAB
A[1] => Equal0.IN16
A[1] => Equal2.IN14
A[1] => LessThan0.IN7
A[1] => Equal4.IN6
A[1] => Add2.IN15
A[1] => Add4.IN7
A[1] => Add5.IN8
A[1] => SUM.DATAB
A[1] => SUM[1].DATAB
A[1] => Add1.IN8
A[1] => Add3.IN7
A[2] => Add0.IN16
A[2] => SUM.DATAB
A[2] => Equal0.IN15
A[2] => Equal2.IN13
A[2] => LessThan0.IN6
A[2] => Equal4.IN5
A[2] => Add2.IN14
A[2] => Add4.IN6
A[2] => Add5.IN7
A[2] => SUM.DATAB
A[2] => SUM[2].DATAB
A[2] => Add1.IN7
A[2] => Add3.IN6
A[3] => Add0.IN15
A[3] => SUM.DATAB
A[3] => Equal0.IN14
A[3] => Equal2.IN12
A[3] => LessThan0.IN5
A[3] => Equal4.IN4
A[3] => Add2.IN13
A[3] => Add4.IN5
A[3] => Add5.IN6
A[3] => SUM.DATAB
A[3] => SUM[3].DATAB
A[3] => Add1.IN6
A[3] => Add3.IN5
A[4] => Add0.IN14
A[4] => SUM.DATAB
A[4] => Equal0.IN13
A[4] => Equal2.IN11
A[4] => LessThan0.IN4
A[4] => Equal4.IN3
A[4] => Add2.IN12
A[4] => Add4.IN4
A[4] => Add5.IN5
A[4] => SUM.DATAB
A[4] => SUM[4].DATAB
A[4] => Add1.IN5
A[4] => Add3.IN4
A[5] => Add0.IN13
A[5] => SUM.DATAB
A[5] => Equal0.IN12
A[5] => Equal2.IN10
A[5] => LessThan0.IN3
A[5] => Equal4.IN2
A[5] => Add2.IN11
A[5] => Add4.IN3
A[5] => Add5.IN4
A[5] => SUM.DATAB
A[5] => SUM[5].DATAB
A[5] => Add1.IN4
A[5] => Add3.IN3
A[6] => Add0.IN12
A[6] => SUM.DATAB
A[6] => Equal0.IN11
A[6] => Equal2.IN9
A[6] => LessThan0.IN2
A[6] => Equal4.IN1
A[6] => Add2.IN10
A[6] => Add4.IN2
A[6] => Add5.IN3
A[6] => SUM.DATAB
A[6] => SUM[6].DATAB
A[6] => Add1.IN3
A[6] => Add3.IN2
A[7] => Add0.IN11
A[7] => SUM.DATAB
A[7] => Equal0.IN10
A[7] => Equal2.IN8
A[7] => LessThan0.IN1
A[7] => Equal4.IN0
A[7] => Add2.IN9
A[7] => Add4.IN1
A[7] => Add5.IN2
A[7] => SUM.DATAB
A[7] => SUM[7].DATAB
A[7] => Add1.IN2
A[7] => Add3.IN1
A[8] => process_0.IN0
A[8] => process_0.IN0
A[8] => Add0.IN10
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => Equal0.IN9
A[8] => Add5.IN1
A[8] => SUM.DATAB
A[8] => Add1.IN1
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAB
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAA
A[9] => SUM.DATAB
B[0] => Add1.IN18
B[0] => SUM.DATAA
B[0] => Equal1.IN17
B[0] => Equal3.IN15
B[0] => LessThan0.IN16
B[0] => Equal4.IN15
B[0] => Add3.IN16
B[0] => Add4.IN16
B[0] => Add5.IN18
B[0] => SUM.DATAB
B[0] => Add0.IN9
B[0] => Add2.IN8
B[1] => Add1.IN17
B[1] => SUM.DATAA
B[1] => Equal1.IN16
B[1] => Equal3.IN14
B[1] => LessThan0.IN15
B[1] => Equal4.IN14
B[1] => Add3.IN15
B[1] => Add4.IN15
B[1] => Add5.IN17
B[1] => SUM.DATAB
B[1] => Add0.IN8
B[1] => Add2.IN7
B[2] => Add1.IN16
B[2] => SUM.DATAA
B[2] => Equal1.IN15
B[2] => Equal3.IN13
B[2] => LessThan0.IN14
B[2] => Equal4.IN13
B[2] => Add3.IN14
B[2] => Add4.IN14
B[2] => Add5.IN16
B[2] => SUM.DATAB
B[2] => Add0.IN7
B[2] => Add2.IN6
B[3] => Add1.IN15
B[3] => SUM.DATAA
B[3] => Equal1.IN14
B[3] => Equal3.IN12
B[3] => LessThan0.IN13
B[3] => Equal4.IN12
B[3] => Add3.IN13
B[3] => Add4.IN13
B[3] => Add5.IN15
B[3] => SUM.DATAB
B[3] => Add0.IN6
B[3] => Add2.IN5
B[4] => Add1.IN14
B[4] => SUM.DATAA
B[4] => Equal1.IN13
B[4] => Equal3.IN11
B[4] => LessThan0.IN12
B[4] => Equal4.IN11
B[4] => Add3.IN12
B[4] => Add4.IN12
B[4] => Add5.IN14
B[4] => SUM.DATAB
B[4] => Add0.IN5
B[4] => Add2.IN4
B[5] => Add1.IN13
B[5] => SUM.DATAA
B[5] => Equal1.IN12
B[5] => Equal3.IN10
B[5] => LessThan0.IN11
B[5] => Equal4.IN10
B[5] => Add3.IN11
B[5] => Add4.IN11
B[5] => Add5.IN13
B[5] => SUM.DATAB
B[5] => Add0.IN4
B[5] => Add2.IN3
B[6] => Add1.IN12
B[6] => SUM.DATAA
B[6] => Equal1.IN11
B[6] => Equal3.IN9
B[6] => LessThan0.IN10
B[6] => Equal4.IN9
B[6] => Add3.IN10
B[6] => Add4.IN10
B[6] => Add5.IN12
B[6] => SUM.DATAB
B[6] => Add0.IN3
B[6] => Add2.IN2
B[7] => Add1.IN11
B[7] => SUM.DATAA
B[7] => Equal1.IN10
B[7] => Equal3.IN8
B[7] => LessThan0.IN9
B[7] => Equal4.IN8
B[7] => Add3.IN9
B[7] => Add4.IN9
B[7] => Add5.IN11
B[7] => SUM.DATAB
B[7] => Add0.IN2
B[7] => Add2.IN1
B[8] => process_0.IN1
B[8] => process_0.IN1
B[8] => Add1.IN10
B[8] => SUM.DATAA
B[8] => Equal1.IN9
B[8] => Add5.IN10
B[8] => SUM.DATAB
B[8] => Add0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAB
SUM[0] <= SUM[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[1] <= SUM[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[2] <= SUM[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[3] <= SUM[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[4] <= SUM[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[5] <= SUM[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[6] <= SUM[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[7] <= SUM[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[8] <= SUM[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[9] <= SUM[9]$latch.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H2_2
root2[0] => mult:multalphareal.in2[0]
root2[0] => mult:multalphaimag.in2[0]
root2[0] => mult:multbetareal.in2[0]
root2[0] => mult:multbetaimag.in2[0]
root2[1] => mult:multalphareal.in2[1]
root2[1] => mult:multalphaimag.in2[1]
root2[1] => mult:multbetareal.in2[1]
root2[1] => mult:multbetaimag.in2[1]
root2[2] => mult:multalphareal.in2[2]
root2[2] => mult:multalphaimag.in2[2]
root2[2] => mult:multbetareal.in2[2]
root2[2] => mult:multbetaimag.in2[2]
root2[3] => mult:multalphareal.in2[3]
root2[3] => mult:multalphaimag.in2[3]
root2[3] => mult:multbetareal.in2[3]
root2[3] => mult:multbetaimag.in2[3]
root2[4] => mult:multalphareal.in2[4]
root2[4] => mult:multalphaimag.in2[4]
root2[4] => mult:multbetareal.in2[4]
root2[4] => mult:multbetaimag.in2[4]
root2[5] => mult:multalphareal.in2[5]
root2[5] => mult:multalphaimag.in2[5]
root2[5] => mult:multbetareal.in2[5]
root2[5] => mult:multbetaimag.in2[5]
root2[6] => mult:multalphareal.in2[6]
root2[6] => mult:multalphaimag.in2[6]
root2[6] => mult:multbetareal.in2[6]
root2[6] => mult:multbetaimag.in2[6]
root2[7] => mult:multalphareal.in2[7]
root2[7] => mult:multalphaimag.in2[7]
root2[7] => mult:multbetareal.in2[7]
root2[7] => mult:multbetaimag.in2[7]
root2[8] => mult:multalphareal.in2[8]
root2[8] => mult:multalphaimag.in2[8]
root2[8] => mult:multbetareal.in2[8]
root2[8] => mult:multbetaimag.in2[8]
root2[9] => mult:multalphareal.in2[9]
root2[9] => mult:multalphaimag.in2[9]
root2[9] => mult:multbetareal.in2[9]
root2[9] => mult:multbetaimag.in2[9]
inQubit.beta.imaginary[0] => mult:multbetaimag.in1[0]
inQubit.beta.imaginary[1] => mult:multbetaimag.in1[1]
inQubit.beta.imaginary[2] => mult:multbetaimag.in1[2]
inQubit.beta.imaginary[3] => mult:multbetaimag.in1[3]
inQubit.beta.imaginary[4] => mult:multbetaimag.in1[4]
inQubit.beta.imaginary[5] => mult:multbetaimag.in1[5]
inQubit.beta.imaginary[6] => mult:multbetaimag.in1[6]
inQubit.beta.imaginary[7] => mult:multbetaimag.in1[7]
inQubit.beta.imaginary[8] => mult:multbetaimag.in1[8]
inQubit.beta.imaginary[9] => mult:multbetaimag.in1[9]
inQubit.beta.real[0] => mult:multbetareal.in1[0]
inQubit.beta.real[1] => mult:multbetareal.in1[1]
inQubit.beta.real[2] => mult:multbetareal.in1[2]
inQubit.beta.real[3] => mult:multbetareal.in1[3]
inQubit.beta.real[4] => mult:multbetareal.in1[4]
inQubit.beta.real[5] => mult:multbetareal.in1[5]
inQubit.beta.real[6] => mult:multbetareal.in1[6]
inQubit.beta.real[7] => mult:multbetareal.in1[7]
inQubit.beta.real[8] => mult:multbetareal.in1[8]
inQubit.beta.real[9] => mult:multbetareal.in1[9]
inQubit.alpha.imaginary[0] => mult:multalphaimag.in1[0]
inQubit.alpha.imaginary[1] => mult:multalphaimag.in1[1]
inQubit.alpha.imaginary[2] => mult:multalphaimag.in1[2]
inQubit.alpha.imaginary[3] => mult:multalphaimag.in1[3]
inQubit.alpha.imaginary[4] => mult:multalphaimag.in1[4]
inQubit.alpha.imaginary[5] => mult:multalphaimag.in1[5]
inQubit.alpha.imaginary[6] => mult:multalphaimag.in1[6]
inQubit.alpha.imaginary[7] => mult:multalphaimag.in1[7]
inQubit.alpha.imaginary[8] => mult:multalphaimag.in1[8]
inQubit.alpha.imaginary[9] => mult:multalphaimag.in1[9]
inQubit.alpha.real[0] => mult:multalphareal.in1[0]
inQubit.alpha.real[1] => mult:multalphareal.in1[1]
inQubit.alpha.real[2] => mult:multalphareal.in1[2]
inQubit.alpha.real[3] => mult:multalphareal.in1[3]
inQubit.alpha.real[4] => mult:multalphareal.in1[4]
inQubit.alpha.real[5] => mult:multalphareal.in1[5]
inQubit.alpha.real[6] => mult:multalphareal.in1[6]
inQubit.alpha.real[7] => mult:multalphareal.in1[7]
inQubit.alpha.real[8] => mult:multalphareal.in1[8]
inQubit.alpha.real[9] => mult:multalphareal.in1[9]
outQubit.beta.imaginary[0] <= adder:ADDim2.SUM[0]
outQubit.beta.imaginary[1] <= adder:ADDim2.SUM[1]
outQubit.beta.imaginary[2] <= adder:ADDim2.SUM[2]
outQubit.beta.imaginary[3] <= adder:ADDim2.SUM[3]
outQubit.beta.imaginary[4] <= adder:ADDim2.SUM[4]
outQubit.beta.imaginary[5] <= adder:ADDim2.SUM[5]
outQubit.beta.imaginary[6] <= adder:ADDim2.SUM[6]
outQubit.beta.imaginary[7] <= adder:ADDim2.SUM[7]
outQubit.beta.imaginary[8] <= adder:ADDim2.SUM[8]
outQubit.beta.imaginary[9] <= adder:ADDim2.SUM[9]
outQubit.beta.real[0] <= adder:ADDreal2.SUM[0]
outQubit.beta.real[1] <= adder:ADDreal2.SUM[1]
outQubit.beta.real[2] <= adder:ADDreal2.SUM[2]
outQubit.beta.real[3] <= adder:ADDreal2.SUM[3]
outQubit.beta.real[4] <= adder:ADDreal2.SUM[4]
outQubit.beta.real[5] <= adder:ADDreal2.SUM[5]
outQubit.beta.real[6] <= adder:ADDreal2.SUM[6]
outQubit.beta.real[7] <= adder:ADDreal2.SUM[7]
outQubit.beta.real[8] <= adder:ADDreal2.SUM[8]
outQubit.beta.real[9] <= adder:ADDreal2.SUM[9]
outQubit.alpha.imaginary[0] <= adder:ADDim1.SUM[0]
outQubit.alpha.imaginary[1] <= adder:ADDim1.SUM[1]
outQubit.alpha.imaginary[2] <= adder:ADDim1.SUM[2]
outQubit.alpha.imaginary[3] <= adder:ADDim1.SUM[3]
outQubit.alpha.imaginary[4] <= adder:ADDim1.SUM[4]
outQubit.alpha.imaginary[5] <= adder:ADDim1.SUM[5]
outQubit.alpha.imaginary[6] <= adder:ADDim1.SUM[6]
outQubit.alpha.imaginary[7] <= adder:ADDim1.SUM[7]
outQubit.alpha.imaginary[8] <= adder:ADDim1.SUM[8]
outQubit.alpha.imaginary[9] <= adder:ADDim1.SUM[9]
outQubit.alpha.real[0] <= adder:ADDreal1.SUM[0]
outQubit.alpha.real[1] <= adder:ADDreal1.SUM[1]
outQubit.alpha.real[2] <= adder:ADDreal1.SUM[2]
outQubit.alpha.real[3] <= adder:ADDreal1.SUM[3]
outQubit.alpha.real[4] <= adder:ADDreal1.SUM[4]
outQubit.alpha.real[5] <= adder:ADDreal1.SUM[5]
outQubit.alpha.real[6] <= adder:ADDreal1.SUM[6]
outQubit.alpha.real[7] <= adder:ADDreal1.SUM[7]
outQubit.alpha.real[8] <= adder:ADDreal1.SUM[8]
outQubit.alpha.real[9] <= adder:ADDreal1.SUM[9]


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H2_2|mult:multalphareal
in1[0] => Mult0.IN7
in1[1] => Mult0.IN6
in1[2] => Mult0.IN5
in1[3] => Mult0.IN4
in1[4] => Mult0.IN3
in1[5] => Mult0.IN2
in1[6] => Mult0.IN1
in1[7] => Mult0.IN0
in1[8] => process_0.IN0
in1[9] => process_0.IN0
in1[9] => process_0.IN0
in2[0] => Mult0.IN15
in2[0] => outMult.DATAB
in2[1] => Mult0.IN14
in2[1] => outMult.DATAB
in2[2] => Mult0.IN13
in2[2] => outMult.DATAB
in2[3] => Mult0.IN12
in2[3] => outMult.DATAB
in2[4] => Mult0.IN11
in2[4] => outMult.DATAB
in2[5] => Mult0.IN10
in2[5] => outMult.DATAB
in2[6] => Mult0.IN9
in2[6] => outMult.DATAB
in2[7] => Mult0.IN8
in2[7] => outMult.DATAB
in2[8] => process_0.IN1
in2[8] => outMult.DATAB
in2[9] => process_0.IN1
in2[9] => process_0.IN1
outMult[0] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[1] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[2] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[3] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[4] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[5] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[6] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[7] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[8] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[9] <= outMult.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H2_2|mult:multalphaimag
in1[0] => Mult0.IN7
in1[1] => Mult0.IN6
in1[2] => Mult0.IN5
in1[3] => Mult0.IN4
in1[4] => Mult0.IN3
in1[5] => Mult0.IN2
in1[6] => Mult0.IN1
in1[7] => Mult0.IN0
in1[8] => process_0.IN0
in1[9] => process_0.IN0
in1[9] => process_0.IN0
in2[0] => Mult0.IN15
in2[0] => outMult.DATAB
in2[1] => Mult0.IN14
in2[1] => outMult.DATAB
in2[2] => Mult0.IN13
in2[2] => outMult.DATAB
in2[3] => Mult0.IN12
in2[3] => outMult.DATAB
in2[4] => Mult0.IN11
in2[4] => outMult.DATAB
in2[5] => Mult0.IN10
in2[5] => outMult.DATAB
in2[6] => Mult0.IN9
in2[6] => outMult.DATAB
in2[7] => Mult0.IN8
in2[7] => outMult.DATAB
in2[8] => process_0.IN1
in2[8] => outMult.DATAB
in2[9] => process_0.IN1
in2[9] => process_0.IN1
outMult[0] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[1] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[2] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[3] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[4] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[5] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[6] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[7] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[8] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[9] <= outMult.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H2_2|mult:multbetareal
in1[0] => Mult0.IN7
in1[1] => Mult0.IN6
in1[2] => Mult0.IN5
in1[3] => Mult0.IN4
in1[4] => Mult0.IN3
in1[5] => Mult0.IN2
in1[6] => Mult0.IN1
in1[7] => Mult0.IN0
in1[8] => process_0.IN0
in1[9] => process_0.IN0
in1[9] => process_0.IN0
in2[0] => Mult0.IN15
in2[0] => outMult.DATAB
in2[1] => Mult0.IN14
in2[1] => outMult.DATAB
in2[2] => Mult0.IN13
in2[2] => outMult.DATAB
in2[3] => Mult0.IN12
in2[3] => outMult.DATAB
in2[4] => Mult0.IN11
in2[4] => outMult.DATAB
in2[5] => Mult0.IN10
in2[5] => outMult.DATAB
in2[6] => Mult0.IN9
in2[6] => outMult.DATAB
in2[7] => Mult0.IN8
in2[7] => outMult.DATAB
in2[8] => process_0.IN1
in2[8] => outMult.DATAB
in2[9] => process_0.IN1
in2[9] => process_0.IN1
outMult[0] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[1] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[2] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[3] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[4] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[5] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[6] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[7] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[8] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[9] <= outMult.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H2_2|mult:multbetaimag
in1[0] => Mult0.IN7
in1[1] => Mult0.IN6
in1[2] => Mult0.IN5
in1[3] => Mult0.IN4
in1[4] => Mult0.IN3
in1[5] => Mult0.IN2
in1[6] => Mult0.IN1
in1[7] => Mult0.IN0
in1[8] => process_0.IN0
in1[9] => process_0.IN0
in1[9] => process_0.IN0
in2[0] => Mult0.IN15
in2[0] => outMult.DATAB
in2[1] => Mult0.IN14
in2[1] => outMult.DATAB
in2[2] => Mult0.IN13
in2[2] => outMult.DATAB
in2[3] => Mult0.IN12
in2[3] => outMult.DATAB
in2[4] => Mult0.IN11
in2[4] => outMult.DATAB
in2[5] => Mult0.IN10
in2[5] => outMult.DATAB
in2[6] => Mult0.IN9
in2[6] => outMult.DATAB
in2[7] => Mult0.IN8
in2[7] => outMult.DATAB
in2[8] => process_0.IN1
in2[8] => outMult.DATAB
in2[9] => process_0.IN1
in2[9] => process_0.IN1
outMult[0] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[1] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[2] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[3] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[4] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[5] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[6] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[7] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[8] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[9] <= outMult.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H2_2|adder:ADDreal1
A[0] => Add0.IN18
A[0] => SUM.DATAB
A[0] => Equal0.IN17
A[0] => Equal2.IN15
A[0] => LessThan0.IN8
A[0] => Equal4.IN7
A[0] => Add2.IN16
A[0] => Add4.IN8
A[0] => Add5.IN9
A[0] => SUM.DATAB
A[0] => SUM[0].DATAB
A[0] => Add1.IN9
A[0] => Add3.IN8
A[1] => Add0.IN17
A[1] => SUM.DATAB
A[1] => Equal0.IN16
A[1] => Equal2.IN14
A[1] => LessThan0.IN7
A[1] => Equal4.IN6
A[1] => Add2.IN15
A[1] => Add4.IN7
A[1] => Add5.IN8
A[1] => SUM.DATAB
A[1] => SUM[1].DATAB
A[1] => Add1.IN8
A[1] => Add3.IN7
A[2] => Add0.IN16
A[2] => SUM.DATAB
A[2] => Equal0.IN15
A[2] => Equal2.IN13
A[2] => LessThan0.IN6
A[2] => Equal4.IN5
A[2] => Add2.IN14
A[2] => Add4.IN6
A[2] => Add5.IN7
A[2] => SUM.DATAB
A[2] => SUM[2].DATAB
A[2] => Add1.IN7
A[2] => Add3.IN6
A[3] => Add0.IN15
A[3] => SUM.DATAB
A[3] => Equal0.IN14
A[3] => Equal2.IN12
A[3] => LessThan0.IN5
A[3] => Equal4.IN4
A[3] => Add2.IN13
A[3] => Add4.IN5
A[3] => Add5.IN6
A[3] => SUM.DATAB
A[3] => SUM[3].DATAB
A[3] => Add1.IN6
A[3] => Add3.IN5
A[4] => Add0.IN14
A[4] => SUM.DATAB
A[4] => Equal0.IN13
A[4] => Equal2.IN11
A[4] => LessThan0.IN4
A[4] => Equal4.IN3
A[4] => Add2.IN12
A[4] => Add4.IN4
A[4] => Add5.IN5
A[4] => SUM.DATAB
A[4] => SUM[4].DATAB
A[4] => Add1.IN5
A[4] => Add3.IN4
A[5] => Add0.IN13
A[5] => SUM.DATAB
A[5] => Equal0.IN12
A[5] => Equal2.IN10
A[5] => LessThan0.IN3
A[5] => Equal4.IN2
A[5] => Add2.IN11
A[5] => Add4.IN3
A[5] => Add5.IN4
A[5] => SUM.DATAB
A[5] => SUM[5].DATAB
A[5] => Add1.IN4
A[5] => Add3.IN3
A[6] => Add0.IN12
A[6] => SUM.DATAB
A[6] => Equal0.IN11
A[6] => Equal2.IN9
A[6] => LessThan0.IN2
A[6] => Equal4.IN1
A[6] => Add2.IN10
A[6] => Add4.IN2
A[6] => Add5.IN3
A[6] => SUM.DATAB
A[6] => SUM[6].DATAB
A[6] => Add1.IN3
A[6] => Add3.IN2
A[7] => Add0.IN11
A[7] => SUM.DATAB
A[7] => Equal0.IN10
A[7] => Equal2.IN8
A[7] => LessThan0.IN1
A[7] => Equal4.IN0
A[7] => Add2.IN9
A[7] => Add4.IN1
A[7] => Add5.IN2
A[7] => SUM.DATAB
A[7] => SUM[7].DATAB
A[7] => Add1.IN2
A[7] => Add3.IN1
A[8] => process_0.IN0
A[8] => process_0.IN0
A[8] => Add0.IN10
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => Equal0.IN9
A[8] => Add5.IN1
A[8] => SUM.DATAB
A[8] => Add1.IN1
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAB
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAA
A[9] => SUM.DATAB
B[0] => Add1.IN18
B[0] => SUM.DATAA
B[0] => Equal1.IN17
B[0] => Equal3.IN15
B[0] => LessThan0.IN16
B[0] => Equal4.IN15
B[0] => Add3.IN16
B[0] => Add4.IN16
B[0] => Add5.IN18
B[0] => SUM.DATAB
B[0] => Add0.IN9
B[0] => Add2.IN8
B[1] => Add1.IN17
B[1] => SUM.DATAA
B[1] => Equal1.IN16
B[1] => Equal3.IN14
B[1] => LessThan0.IN15
B[1] => Equal4.IN14
B[1] => Add3.IN15
B[1] => Add4.IN15
B[1] => Add5.IN17
B[1] => SUM.DATAB
B[1] => Add0.IN8
B[1] => Add2.IN7
B[2] => Add1.IN16
B[2] => SUM.DATAA
B[2] => Equal1.IN15
B[2] => Equal3.IN13
B[2] => LessThan0.IN14
B[2] => Equal4.IN13
B[2] => Add3.IN14
B[2] => Add4.IN14
B[2] => Add5.IN16
B[2] => SUM.DATAB
B[2] => Add0.IN7
B[2] => Add2.IN6
B[3] => Add1.IN15
B[3] => SUM.DATAA
B[3] => Equal1.IN14
B[3] => Equal3.IN12
B[3] => LessThan0.IN13
B[3] => Equal4.IN12
B[3] => Add3.IN13
B[3] => Add4.IN13
B[3] => Add5.IN15
B[3] => SUM.DATAB
B[3] => Add0.IN6
B[3] => Add2.IN5
B[4] => Add1.IN14
B[4] => SUM.DATAA
B[4] => Equal1.IN13
B[4] => Equal3.IN11
B[4] => LessThan0.IN12
B[4] => Equal4.IN11
B[4] => Add3.IN12
B[4] => Add4.IN12
B[4] => Add5.IN14
B[4] => SUM.DATAB
B[4] => Add0.IN5
B[4] => Add2.IN4
B[5] => Add1.IN13
B[5] => SUM.DATAA
B[5] => Equal1.IN12
B[5] => Equal3.IN10
B[5] => LessThan0.IN11
B[5] => Equal4.IN10
B[5] => Add3.IN11
B[5] => Add4.IN11
B[5] => Add5.IN13
B[5] => SUM.DATAB
B[5] => Add0.IN4
B[5] => Add2.IN3
B[6] => Add1.IN12
B[6] => SUM.DATAA
B[6] => Equal1.IN11
B[6] => Equal3.IN9
B[6] => LessThan0.IN10
B[6] => Equal4.IN9
B[6] => Add3.IN10
B[6] => Add4.IN10
B[6] => Add5.IN12
B[6] => SUM.DATAB
B[6] => Add0.IN3
B[6] => Add2.IN2
B[7] => Add1.IN11
B[7] => SUM.DATAA
B[7] => Equal1.IN10
B[7] => Equal3.IN8
B[7] => LessThan0.IN9
B[7] => Equal4.IN8
B[7] => Add3.IN9
B[7] => Add4.IN9
B[7] => Add5.IN11
B[7] => SUM.DATAB
B[7] => Add0.IN2
B[7] => Add2.IN1
B[8] => process_0.IN1
B[8] => process_0.IN1
B[8] => Add1.IN10
B[8] => SUM.DATAA
B[8] => Equal1.IN9
B[8] => Add5.IN10
B[8] => SUM.DATAB
B[8] => Add0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAB
SUM[0] <= SUM[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[1] <= SUM[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[2] <= SUM[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[3] <= SUM[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[4] <= SUM[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[5] <= SUM[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[6] <= SUM[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[7] <= SUM[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[8] <= SUM[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[9] <= SUM[9]$latch.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H2_2|adder:ADDim1
A[0] => Add0.IN18
A[0] => SUM.DATAB
A[0] => Equal0.IN17
A[0] => Equal2.IN15
A[0] => LessThan0.IN8
A[0] => Equal4.IN7
A[0] => Add2.IN16
A[0] => Add4.IN8
A[0] => Add5.IN9
A[0] => SUM.DATAB
A[0] => SUM[0].DATAB
A[0] => Add1.IN9
A[0] => Add3.IN8
A[1] => Add0.IN17
A[1] => SUM.DATAB
A[1] => Equal0.IN16
A[1] => Equal2.IN14
A[1] => LessThan0.IN7
A[1] => Equal4.IN6
A[1] => Add2.IN15
A[1] => Add4.IN7
A[1] => Add5.IN8
A[1] => SUM.DATAB
A[1] => SUM[1].DATAB
A[1] => Add1.IN8
A[1] => Add3.IN7
A[2] => Add0.IN16
A[2] => SUM.DATAB
A[2] => Equal0.IN15
A[2] => Equal2.IN13
A[2] => LessThan0.IN6
A[2] => Equal4.IN5
A[2] => Add2.IN14
A[2] => Add4.IN6
A[2] => Add5.IN7
A[2] => SUM.DATAB
A[2] => SUM[2].DATAB
A[2] => Add1.IN7
A[2] => Add3.IN6
A[3] => Add0.IN15
A[3] => SUM.DATAB
A[3] => Equal0.IN14
A[3] => Equal2.IN12
A[3] => LessThan0.IN5
A[3] => Equal4.IN4
A[3] => Add2.IN13
A[3] => Add4.IN5
A[3] => Add5.IN6
A[3] => SUM.DATAB
A[3] => SUM[3].DATAB
A[3] => Add1.IN6
A[3] => Add3.IN5
A[4] => Add0.IN14
A[4] => SUM.DATAB
A[4] => Equal0.IN13
A[4] => Equal2.IN11
A[4] => LessThan0.IN4
A[4] => Equal4.IN3
A[4] => Add2.IN12
A[4] => Add4.IN4
A[4] => Add5.IN5
A[4] => SUM.DATAB
A[4] => SUM[4].DATAB
A[4] => Add1.IN5
A[4] => Add3.IN4
A[5] => Add0.IN13
A[5] => SUM.DATAB
A[5] => Equal0.IN12
A[5] => Equal2.IN10
A[5] => LessThan0.IN3
A[5] => Equal4.IN2
A[5] => Add2.IN11
A[5] => Add4.IN3
A[5] => Add5.IN4
A[5] => SUM.DATAB
A[5] => SUM[5].DATAB
A[5] => Add1.IN4
A[5] => Add3.IN3
A[6] => Add0.IN12
A[6] => SUM.DATAB
A[6] => Equal0.IN11
A[6] => Equal2.IN9
A[6] => LessThan0.IN2
A[6] => Equal4.IN1
A[6] => Add2.IN10
A[6] => Add4.IN2
A[6] => Add5.IN3
A[6] => SUM.DATAB
A[6] => SUM[6].DATAB
A[6] => Add1.IN3
A[6] => Add3.IN2
A[7] => Add0.IN11
A[7] => SUM.DATAB
A[7] => Equal0.IN10
A[7] => Equal2.IN8
A[7] => LessThan0.IN1
A[7] => Equal4.IN0
A[7] => Add2.IN9
A[7] => Add4.IN1
A[7] => Add5.IN2
A[7] => SUM.DATAB
A[7] => SUM[7].DATAB
A[7] => Add1.IN2
A[7] => Add3.IN1
A[8] => process_0.IN0
A[8] => process_0.IN0
A[8] => Add0.IN10
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => Equal0.IN9
A[8] => Add5.IN1
A[8] => SUM.DATAB
A[8] => Add1.IN1
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAB
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAA
A[9] => SUM.DATAB
B[0] => Add1.IN18
B[0] => SUM.DATAA
B[0] => Equal1.IN17
B[0] => Equal3.IN15
B[0] => LessThan0.IN16
B[0] => Equal4.IN15
B[0] => Add3.IN16
B[0] => Add4.IN16
B[0] => Add5.IN18
B[0] => SUM.DATAB
B[0] => Add0.IN9
B[0] => Add2.IN8
B[1] => Add1.IN17
B[1] => SUM.DATAA
B[1] => Equal1.IN16
B[1] => Equal3.IN14
B[1] => LessThan0.IN15
B[1] => Equal4.IN14
B[1] => Add3.IN15
B[1] => Add4.IN15
B[1] => Add5.IN17
B[1] => SUM.DATAB
B[1] => Add0.IN8
B[1] => Add2.IN7
B[2] => Add1.IN16
B[2] => SUM.DATAA
B[2] => Equal1.IN15
B[2] => Equal3.IN13
B[2] => LessThan0.IN14
B[2] => Equal4.IN13
B[2] => Add3.IN14
B[2] => Add4.IN14
B[2] => Add5.IN16
B[2] => SUM.DATAB
B[2] => Add0.IN7
B[2] => Add2.IN6
B[3] => Add1.IN15
B[3] => SUM.DATAA
B[3] => Equal1.IN14
B[3] => Equal3.IN12
B[3] => LessThan0.IN13
B[3] => Equal4.IN12
B[3] => Add3.IN13
B[3] => Add4.IN13
B[3] => Add5.IN15
B[3] => SUM.DATAB
B[3] => Add0.IN6
B[3] => Add2.IN5
B[4] => Add1.IN14
B[4] => SUM.DATAA
B[4] => Equal1.IN13
B[4] => Equal3.IN11
B[4] => LessThan0.IN12
B[4] => Equal4.IN11
B[4] => Add3.IN12
B[4] => Add4.IN12
B[4] => Add5.IN14
B[4] => SUM.DATAB
B[4] => Add0.IN5
B[4] => Add2.IN4
B[5] => Add1.IN13
B[5] => SUM.DATAA
B[5] => Equal1.IN12
B[5] => Equal3.IN10
B[5] => LessThan0.IN11
B[5] => Equal4.IN10
B[5] => Add3.IN11
B[5] => Add4.IN11
B[5] => Add5.IN13
B[5] => SUM.DATAB
B[5] => Add0.IN4
B[5] => Add2.IN3
B[6] => Add1.IN12
B[6] => SUM.DATAA
B[6] => Equal1.IN11
B[6] => Equal3.IN9
B[6] => LessThan0.IN10
B[6] => Equal4.IN9
B[6] => Add3.IN10
B[6] => Add4.IN10
B[6] => Add5.IN12
B[6] => SUM.DATAB
B[6] => Add0.IN3
B[6] => Add2.IN2
B[7] => Add1.IN11
B[7] => SUM.DATAA
B[7] => Equal1.IN10
B[7] => Equal3.IN8
B[7] => LessThan0.IN9
B[7] => Equal4.IN8
B[7] => Add3.IN9
B[7] => Add4.IN9
B[7] => Add5.IN11
B[7] => SUM.DATAB
B[7] => Add0.IN2
B[7] => Add2.IN1
B[8] => process_0.IN1
B[8] => process_0.IN1
B[8] => Add1.IN10
B[8] => SUM.DATAA
B[8] => Equal1.IN9
B[8] => Add5.IN10
B[8] => SUM.DATAB
B[8] => Add0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAB
SUM[0] <= SUM[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[1] <= SUM[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[2] <= SUM[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[3] <= SUM[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[4] <= SUM[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[5] <= SUM[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[6] <= SUM[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[7] <= SUM[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[8] <= SUM[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[9] <= SUM[9]$latch.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H2_2|adder:ADDreal2
A[0] => Add0.IN18
A[0] => SUM.DATAB
A[0] => Equal0.IN17
A[0] => Equal2.IN15
A[0] => LessThan0.IN8
A[0] => Equal4.IN7
A[0] => Add2.IN16
A[0] => Add4.IN8
A[0] => Add5.IN9
A[0] => SUM.DATAB
A[0] => SUM[0].DATAB
A[0] => Add1.IN9
A[0] => Add3.IN8
A[1] => Add0.IN17
A[1] => SUM.DATAB
A[1] => Equal0.IN16
A[1] => Equal2.IN14
A[1] => LessThan0.IN7
A[1] => Equal4.IN6
A[1] => Add2.IN15
A[1] => Add4.IN7
A[1] => Add5.IN8
A[1] => SUM.DATAB
A[1] => SUM[1].DATAB
A[1] => Add1.IN8
A[1] => Add3.IN7
A[2] => Add0.IN16
A[2] => SUM.DATAB
A[2] => Equal0.IN15
A[2] => Equal2.IN13
A[2] => LessThan0.IN6
A[2] => Equal4.IN5
A[2] => Add2.IN14
A[2] => Add4.IN6
A[2] => Add5.IN7
A[2] => SUM.DATAB
A[2] => SUM[2].DATAB
A[2] => Add1.IN7
A[2] => Add3.IN6
A[3] => Add0.IN15
A[3] => SUM.DATAB
A[3] => Equal0.IN14
A[3] => Equal2.IN12
A[3] => LessThan0.IN5
A[3] => Equal4.IN4
A[3] => Add2.IN13
A[3] => Add4.IN5
A[3] => Add5.IN6
A[3] => SUM.DATAB
A[3] => SUM[3].DATAB
A[3] => Add1.IN6
A[3] => Add3.IN5
A[4] => Add0.IN14
A[4] => SUM.DATAB
A[4] => Equal0.IN13
A[4] => Equal2.IN11
A[4] => LessThan0.IN4
A[4] => Equal4.IN3
A[4] => Add2.IN12
A[4] => Add4.IN4
A[4] => Add5.IN5
A[4] => SUM.DATAB
A[4] => SUM[4].DATAB
A[4] => Add1.IN5
A[4] => Add3.IN4
A[5] => Add0.IN13
A[5] => SUM.DATAB
A[5] => Equal0.IN12
A[5] => Equal2.IN10
A[5] => LessThan0.IN3
A[5] => Equal4.IN2
A[5] => Add2.IN11
A[5] => Add4.IN3
A[5] => Add5.IN4
A[5] => SUM.DATAB
A[5] => SUM[5].DATAB
A[5] => Add1.IN4
A[5] => Add3.IN3
A[6] => Add0.IN12
A[6] => SUM.DATAB
A[6] => Equal0.IN11
A[6] => Equal2.IN9
A[6] => LessThan0.IN2
A[6] => Equal4.IN1
A[6] => Add2.IN10
A[6] => Add4.IN2
A[6] => Add5.IN3
A[6] => SUM.DATAB
A[6] => SUM[6].DATAB
A[6] => Add1.IN3
A[6] => Add3.IN2
A[7] => Add0.IN11
A[7] => SUM.DATAB
A[7] => Equal0.IN10
A[7] => Equal2.IN8
A[7] => LessThan0.IN1
A[7] => Equal4.IN0
A[7] => Add2.IN9
A[7] => Add4.IN1
A[7] => Add5.IN2
A[7] => SUM.DATAB
A[7] => SUM[7].DATAB
A[7] => Add1.IN2
A[7] => Add3.IN1
A[8] => process_0.IN0
A[8] => process_0.IN0
A[8] => Add0.IN10
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => Equal0.IN9
A[8] => Add5.IN1
A[8] => SUM.DATAB
A[8] => Add1.IN1
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAB
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAA
A[9] => SUM.DATAB
B[0] => Add1.IN18
B[0] => SUM.DATAA
B[0] => Equal1.IN17
B[0] => Equal3.IN15
B[0] => LessThan0.IN16
B[0] => Equal4.IN15
B[0] => Add3.IN16
B[0] => Add4.IN16
B[0] => Add5.IN18
B[0] => SUM.DATAB
B[0] => Add0.IN9
B[0] => Add2.IN8
B[1] => Add1.IN17
B[1] => SUM.DATAA
B[1] => Equal1.IN16
B[1] => Equal3.IN14
B[1] => LessThan0.IN15
B[1] => Equal4.IN14
B[1] => Add3.IN15
B[1] => Add4.IN15
B[1] => Add5.IN17
B[1] => SUM.DATAB
B[1] => Add0.IN8
B[1] => Add2.IN7
B[2] => Add1.IN16
B[2] => SUM.DATAA
B[2] => Equal1.IN15
B[2] => Equal3.IN13
B[2] => LessThan0.IN14
B[2] => Equal4.IN13
B[2] => Add3.IN14
B[2] => Add4.IN14
B[2] => Add5.IN16
B[2] => SUM.DATAB
B[2] => Add0.IN7
B[2] => Add2.IN6
B[3] => Add1.IN15
B[3] => SUM.DATAA
B[3] => Equal1.IN14
B[3] => Equal3.IN12
B[3] => LessThan0.IN13
B[3] => Equal4.IN12
B[3] => Add3.IN13
B[3] => Add4.IN13
B[3] => Add5.IN15
B[3] => SUM.DATAB
B[3] => Add0.IN6
B[3] => Add2.IN5
B[4] => Add1.IN14
B[4] => SUM.DATAA
B[4] => Equal1.IN13
B[4] => Equal3.IN11
B[4] => LessThan0.IN12
B[4] => Equal4.IN11
B[4] => Add3.IN12
B[4] => Add4.IN12
B[4] => Add5.IN14
B[4] => SUM.DATAB
B[4] => Add0.IN5
B[4] => Add2.IN4
B[5] => Add1.IN13
B[5] => SUM.DATAA
B[5] => Equal1.IN12
B[5] => Equal3.IN10
B[5] => LessThan0.IN11
B[5] => Equal4.IN10
B[5] => Add3.IN11
B[5] => Add4.IN11
B[5] => Add5.IN13
B[5] => SUM.DATAB
B[5] => Add0.IN4
B[5] => Add2.IN3
B[6] => Add1.IN12
B[6] => SUM.DATAA
B[6] => Equal1.IN11
B[6] => Equal3.IN9
B[6] => LessThan0.IN10
B[6] => Equal4.IN9
B[6] => Add3.IN10
B[6] => Add4.IN10
B[6] => Add5.IN12
B[6] => SUM.DATAB
B[6] => Add0.IN3
B[6] => Add2.IN2
B[7] => Add1.IN11
B[7] => SUM.DATAA
B[7] => Equal1.IN10
B[7] => Equal3.IN8
B[7] => LessThan0.IN9
B[7] => Equal4.IN8
B[7] => Add3.IN9
B[7] => Add4.IN9
B[7] => Add5.IN11
B[7] => SUM.DATAB
B[7] => Add0.IN2
B[7] => Add2.IN1
B[8] => process_0.IN1
B[8] => process_0.IN1
B[8] => Add1.IN10
B[8] => SUM.DATAA
B[8] => Equal1.IN9
B[8] => Add5.IN10
B[8] => SUM.DATAB
B[8] => Add0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAB
SUM[0] <= SUM[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[1] <= SUM[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[2] <= SUM[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[3] <= SUM[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[4] <= SUM[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[5] <= SUM[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[6] <= SUM[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[7] <= SUM[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[8] <= SUM[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[9] <= SUM[9]$latch.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H2_2|adder:ADDim2
A[0] => Add0.IN18
A[0] => SUM.DATAB
A[0] => Equal0.IN17
A[0] => Equal2.IN15
A[0] => LessThan0.IN8
A[0] => Equal4.IN7
A[0] => Add2.IN16
A[0] => Add4.IN8
A[0] => Add5.IN9
A[0] => SUM.DATAB
A[0] => SUM[0].DATAB
A[0] => Add1.IN9
A[0] => Add3.IN8
A[1] => Add0.IN17
A[1] => SUM.DATAB
A[1] => Equal0.IN16
A[1] => Equal2.IN14
A[1] => LessThan0.IN7
A[1] => Equal4.IN6
A[1] => Add2.IN15
A[1] => Add4.IN7
A[1] => Add5.IN8
A[1] => SUM.DATAB
A[1] => SUM[1].DATAB
A[1] => Add1.IN8
A[1] => Add3.IN7
A[2] => Add0.IN16
A[2] => SUM.DATAB
A[2] => Equal0.IN15
A[2] => Equal2.IN13
A[2] => LessThan0.IN6
A[2] => Equal4.IN5
A[2] => Add2.IN14
A[2] => Add4.IN6
A[2] => Add5.IN7
A[2] => SUM.DATAB
A[2] => SUM[2].DATAB
A[2] => Add1.IN7
A[2] => Add3.IN6
A[3] => Add0.IN15
A[3] => SUM.DATAB
A[3] => Equal0.IN14
A[3] => Equal2.IN12
A[3] => LessThan0.IN5
A[3] => Equal4.IN4
A[3] => Add2.IN13
A[3] => Add4.IN5
A[3] => Add5.IN6
A[3] => SUM.DATAB
A[3] => SUM[3].DATAB
A[3] => Add1.IN6
A[3] => Add3.IN5
A[4] => Add0.IN14
A[4] => SUM.DATAB
A[4] => Equal0.IN13
A[4] => Equal2.IN11
A[4] => LessThan0.IN4
A[4] => Equal4.IN3
A[4] => Add2.IN12
A[4] => Add4.IN4
A[4] => Add5.IN5
A[4] => SUM.DATAB
A[4] => SUM[4].DATAB
A[4] => Add1.IN5
A[4] => Add3.IN4
A[5] => Add0.IN13
A[5] => SUM.DATAB
A[5] => Equal0.IN12
A[5] => Equal2.IN10
A[5] => LessThan0.IN3
A[5] => Equal4.IN2
A[5] => Add2.IN11
A[5] => Add4.IN3
A[5] => Add5.IN4
A[5] => SUM.DATAB
A[5] => SUM[5].DATAB
A[5] => Add1.IN4
A[5] => Add3.IN3
A[6] => Add0.IN12
A[6] => SUM.DATAB
A[6] => Equal0.IN11
A[6] => Equal2.IN9
A[6] => LessThan0.IN2
A[6] => Equal4.IN1
A[6] => Add2.IN10
A[6] => Add4.IN2
A[6] => Add5.IN3
A[6] => SUM.DATAB
A[6] => SUM[6].DATAB
A[6] => Add1.IN3
A[6] => Add3.IN2
A[7] => Add0.IN11
A[7] => SUM.DATAB
A[7] => Equal0.IN10
A[7] => Equal2.IN8
A[7] => LessThan0.IN1
A[7] => Equal4.IN0
A[7] => Add2.IN9
A[7] => Add4.IN1
A[7] => Add5.IN2
A[7] => SUM.DATAB
A[7] => SUM[7].DATAB
A[7] => Add1.IN2
A[7] => Add3.IN1
A[8] => process_0.IN0
A[8] => process_0.IN0
A[8] => Add0.IN10
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => Equal0.IN9
A[8] => Add5.IN1
A[8] => SUM.DATAB
A[8] => Add1.IN1
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAB
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAA
A[9] => SUM.DATAB
B[0] => Add1.IN18
B[0] => SUM.DATAA
B[0] => Equal1.IN17
B[0] => Equal3.IN15
B[0] => LessThan0.IN16
B[0] => Equal4.IN15
B[0] => Add3.IN16
B[0] => Add4.IN16
B[0] => Add5.IN18
B[0] => SUM.DATAB
B[0] => Add0.IN9
B[0] => Add2.IN8
B[1] => Add1.IN17
B[1] => SUM.DATAA
B[1] => Equal1.IN16
B[1] => Equal3.IN14
B[1] => LessThan0.IN15
B[1] => Equal4.IN14
B[1] => Add3.IN15
B[1] => Add4.IN15
B[1] => Add5.IN17
B[1] => SUM.DATAB
B[1] => Add0.IN8
B[1] => Add2.IN7
B[2] => Add1.IN16
B[2] => SUM.DATAA
B[2] => Equal1.IN15
B[2] => Equal3.IN13
B[2] => LessThan0.IN14
B[2] => Equal4.IN13
B[2] => Add3.IN14
B[2] => Add4.IN14
B[2] => Add5.IN16
B[2] => SUM.DATAB
B[2] => Add0.IN7
B[2] => Add2.IN6
B[3] => Add1.IN15
B[3] => SUM.DATAA
B[3] => Equal1.IN14
B[3] => Equal3.IN12
B[3] => LessThan0.IN13
B[3] => Equal4.IN12
B[3] => Add3.IN13
B[3] => Add4.IN13
B[3] => Add5.IN15
B[3] => SUM.DATAB
B[3] => Add0.IN6
B[3] => Add2.IN5
B[4] => Add1.IN14
B[4] => SUM.DATAA
B[4] => Equal1.IN13
B[4] => Equal3.IN11
B[4] => LessThan0.IN12
B[4] => Equal4.IN11
B[4] => Add3.IN12
B[4] => Add4.IN12
B[4] => Add5.IN14
B[4] => SUM.DATAB
B[4] => Add0.IN5
B[4] => Add2.IN4
B[5] => Add1.IN13
B[5] => SUM.DATAA
B[5] => Equal1.IN12
B[5] => Equal3.IN10
B[5] => LessThan0.IN11
B[5] => Equal4.IN10
B[5] => Add3.IN11
B[5] => Add4.IN11
B[5] => Add5.IN13
B[5] => SUM.DATAB
B[5] => Add0.IN4
B[5] => Add2.IN3
B[6] => Add1.IN12
B[6] => SUM.DATAA
B[6] => Equal1.IN11
B[6] => Equal3.IN9
B[6] => LessThan0.IN10
B[6] => Equal4.IN9
B[6] => Add3.IN10
B[6] => Add4.IN10
B[6] => Add5.IN12
B[6] => SUM.DATAB
B[6] => Add0.IN3
B[6] => Add2.IN2
B[7] => Add1.IN11
B[7] => SUM.DATAA
B[7] => Equal1.IN10
B[7] => Equal3.IN8
B[7] => LessThan0.IN9
B[7] => Equal4.IN8
B[7] => Add3.IN9
B[7] => Add4.IN9
B[7] => Add5.IN11
B[7] => SUM.DATAB
B[7] => Add0.IN2
B[7] => Add2.IN1
B[8] => process_0.IN1
B[8] => process_0.IN1
B[8] => Add1.IN10
B[8] => SUM.DATAA
B[8] => Equal1.IN9
B[8] => Add5.IN10
B[8] => SUM.DATAB
B[8] => Add0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAB
SUM[0] <= SUM[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[1] <= SUM[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[2] <= SUM[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[3] <= SUM[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[4] <= SUM[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[5] <= SUM[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[6] <= SUM[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[7] <= SUM[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[8] <= SUM[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[9] <= SUM[9]$latch.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|QuantumRegister:REG3
input[0].beta.imaginary[0] => output[0].beta.imaginary[0]~reg0.DATAIN
input[0].beta.imaginary[1] => output[0].beta.imaginary[1]~reg0.DATAIN
input[0].beta.imaginary[2] => output[0].beta.imaginary[2]~reg0.DATAIN
input[0].beta.imaginary[3] => output[0].beta.imaginary[3]~reg0.DATAIN
input[0].beta.imaginary[4] => output[0].beta.imaginary[4]~reg0.DATAIN
input[0].beta.imaginary[5] => output[0].beta.imaginary[5]~reg0.DATAIN
input[0].beta.imaginary[6] => output[0].beta.imaginary[6]~reg0.DATAIN
input[0].beta.imaginary[7] => output[0].beta.imaginary[7]~reg0.DATAIN
input[0].beta.imaginary[8] => output[0].beta.imaginary[8]~reg0.DATAIN
input[0].beta.imaginary[9] => output[0].beta.imaginary[9]~reg0.DATAIN
input[0].beta.real[0] => output[0].beta.real[0]~reg0.DATAIN
input[0].beta.real[1] => output[0].beta.real[1]~reg0.DATAIN
input[0].beta.real[2] => output[0].beta.real[2]~reg0.DATAIN
input[0].beta.real[3] => output[0].beta.real[3]~reg0.DATAIN
input[0].beta.real[4] => output[0].beta.real[4]~reg0.DATAIN
input[0].beta.real[5] => output[0].beta.real[5]~reg0.DATAIN
input[0].beta.real[6] => output[0].beta.real[6]~reg0.DATAIN
input[0].beta.real[7] => output[0].beta.real[7]~reg0.DATAIN
input[0].beta.real[8] => output[0].beta.real[8]~reg0.DATAIN
input[0].beta.real[9] => output[0].beta.real[9]~reg0.DATAIN
input[0].alpha.imaginary[0] => output[0].alpha.imaginary[0]~reg0.DATAIN
input[0].alpha.imaginary[1] => output[0].alpha.imaginary[1]~reg0.DATAIN
input[0].alpha.imaginary[2] => output[0].alpha.imaginary[2]~reg0.DATAIN
input[0].alpha.imaginary[3] => output[0].alpha.imaginary[3]~reg0.DATAIN
input[0].alpha.imaginary[4] => output[0].alpha.imaginary[4]~reg0.DATAIN
input[0].alpha.imaginary[5] => output[0].alpha.imaginary[5]~reg0.DATAIN
input[0].alpha.imaginary[6] => output[0].alpha.imaginary[6]~reg0.DATAIN
input[0].alpha.imaginary[7] => output[0].alpha.imaginary[7]~reg0.DATAIN
input[0].alpha.imaginary[8] => output[0].alpha.imaginary[8]~reg0.DATAIN
input[0].alpha.imaginary[9] => output[0].alpha.imaginary[9]~reg0.DATAIN
input[0].alpha.real[0] => output[0].alpha.real[0]~reg0.DATAIN
input[0].alpha.real[1] => output[0].alpha.real[1]~reg0.DATAIN
input[0].alpha.real[2] => output[0].alpha.real[2]~reg0.DATAIN
input[0].alpha.real[3] => output[0].alpha.real[3]~reg0.DATAIN
input[0].alpha.real[4] => output[0].alpha.real[4]~reg0.DATAIN
input[0].alpha.real[5] => output[0].alpha.real[5]~reg0.DATAIN
input[0].alpha.real[6] => output[0].alpha.real[6]~reg0.DATAIN
input[0].alpha.real[7] => output[0].alpha.real[7]~reg0.DATAIN
input[0].alpha.real[8] => output[0].alpha.real[8]~reg0.DATAIN
input[0].alpha.real[9] => output[0].alpha.real[9]~reg0.DATAIN
input[1].beta.imaginary[0] => output[1].beta.imaginary[0]~reg0.DATAIN
input[1].beta.imaginary[1] => output[1].beta.imaginary[1]~reg0.DATAIN
input[1].beta.imaginary[2] => output[1].beta.imaginary[2]~reg0.DATAIN
input[1].beta.imaginary[3] => output[1].beta.imaginary[3]~reg0.DATAIN
input[1].beta.imaginary[4] => output[1].beta.imaginary[4]~reg0.DATAIN
input[1].beta.imaginary[5] => output[1].beta.imaginary[5]~reg0.DATAIN
input[1].beta.imaginary[6] => output[1].beta.imaginary[6]~reg0.DATAIN
input[1].beta.imaginary[7] => output[1].beta.imaginary[7]~reg0.DATAIN
input[1].beta.imaginary[8] => output[1].beta.imaginary[8]~reg0.DATAIN
input[1].beta.imaginary[9] => output[1].beta.imaginary[9]~reg0.DATAIN
input[1].beta.real[0] => output[1].beta.real[0]~reg0.DATAIN
input[1].beta.real[1] => output[1].beta.real[1]~reg0.DATAIN
input[1].beta.real[2] => output[1].beta.real[2]~reg0.DATAIN
input[1].beta.real[3] => output[1].beta.real[3]~reg0.DATAIN
input[1].beta.real[4] => output[1].beta.real[4]~reg0.DATAIN
input[1].beta.real[5] => output[1].beta.real[5]~reg0.DATAIN
input[1].beta.real[6] => output[1].beta.real[6]~reg0.DATAIN
input[1].beta.real[7] => output[1].beta.real[7]~reg0.DATAIN
input[1].beta.real[8] => output[1].beta.real[8]~reg0.DATAIN
input[1].beta.real[9] => output[1].beta.real[9]~reg0.DATAIN
input[1].alpha.imaginary[0] => output[1].alpha.imaginary[0]~reg0.DATAIN
input[1].alpha.imaginary[1] => output[1].alpha.imaginary[1]~reg0.DATAIN
input[1].alpha.imaginary[2] => output[1].alpha.imaginary[2]~reg0.DATAIN
input[1].alpha.imaginary[3] => output[1].alpha.imaginary[3]~reg0.DATAIN
input[1].alpha.imaginary[4] => output[1].alpha.imaginary[4]~reg0.DATAIN
input[1].alpha.imaginary[5] => output[1].alpha.imaginary[5]~reg0.DATAIN
input[1].alpha.imaginary[6] => output[1].alpha.imaginary[6]~reg0.DATAIN
input[1].alpha.imaginary[7] => output[1].alpha.imaginary[7]~reg0.DATAIN
input[1].alpha.imaginary[8] => output[1].alpha.imaginary[8]~reg0.DATAIN
input[1].alpha.imaginary[9] => output[1].alpha.imaginary[9]~reg0.DATAIN
input[1].alpha.real[0] => output[1].alpha.real[0]~reg0.DATAIN
input[1].alpha.real[1] => output[1].alpha.real[1]~reg0.DATAIN
input[1].alpha.real[2] => output[1].alpha.real[2]~reg0.DATAIN
input[1].alpha.real[3] => output[1].alpha.real[3]~reg0.DATAIN
input[1].alpha.real[4] => output[1].alpha.real[4]~reg0.DATAIN
input[1].alpha.real[5] => output[1].alpha.real[5]~reg0.DATAIN
input[1].alpha.real[6] => output[1].alpha.real[6]~reg0.DATAIN
input[1].alpha.real[7] => output[1].alpha.real[7]~reg0.DATAIN
input[1].alpha.real[8] => output[1].alpha.real[8]~reg0.DATAIN
input[1].alpha.real[9] => output[1].alpha.real[9]~reg0.DATAIN
input[2].beta.imaginary[0] => output[2].beta.imaginary[0]~reg0.DATAIN
input[2].beta.imaginary[1] => output[2].beta.imaginary[1]~reg0.DATAIN
input[2].beta.imaginary[2] => output[2].beta.imaginary[2]~reg0.DATAIN
input[2].beta.imaginary[3] => output[2].beta.imaginary[3]~reg0.DATAIN
input[2].beta.imaginary[4] => output[2].beta.imaginary[4]~reg0.DATAIN
input[2].beta.imaginary[5] => output[2].beta.imaginary[5]~reg0.DATAIN
input[2].beta.imaginary[6] => output[2].beta.imaginary[6]~reg0.DATAIN
input[2].beta.imaginary[7] => output[2].beta.imaginary[7]~reg0.DATAIN
input[2].beta.imaginary[8] => output[2].beta.imaginary[8]~reg0.DATAIN
input[2].beta.imaginary[9] => output[2].beta.imaginary[9]~reg0.DATAIN
input[2].beta.real[0] => output[2].beta.real[0]~reg0.DATAIN
input[2].beta.real[1] => output[2].beta.real[1]~reg0.DATAIN
input[2].beta.real[2] => output[2].beta.real[2]~reg0.DATAIN
input[2].beta.real[3] => output[2].beta.real[3]~reg0.DATAIN
input[2].beta.real[4] => output[2].beta.real[4]~reg0.DATAIN
input[2].beta.real[5] => output[2].beta.real[5]~reg0.DATAIN
input[2].beta.real[6] => output[2].beta.real[6]~reg0.DATAIN
input[2].beta.real[7] => output[2].beta.real[7]~reg0.DATAIN
input[2].beta.real[8] => output[2].beta.real[8]~reg0.DATAIN
input[2].beta.real[9] => output[2].beta.real[9]~reg0.DATAIN
input[2].alpha.imaginary[0] => output[2].alpha.imaginary[0]~reg0.DATAIN
input[2].alpha.imaginary[1] => output[2].alpha.imaginary[1]~reg0.DATAIN
input[2].alpha.imaginary[2] => output[2].alpha.imaginary[2]~reg0.DATAIN
input[2].alpha.imaginary[3] => output[2].alpha.imaginary[3]~reg0.DATAIN
input[2].alpha.imaginary[4] => output[2].alpha.imaginary[4]~reg0.DATAIN
input[2].alpha.imaginary[5] => output[2].alpha.imaginary[5]~reg0.DATAIN
input[2].alpha.imaginary[6] => output[2].alpha.imaginary[6]~reg0.DATAIN
input[2].alpha.imaginary[7] => output[2].alpha.imaginary[7]~reg0.DATAIN
input[2].alpha.imaginary[8] => output[2].alpha.imaginary[8]~reg0.DATAIN
input[2].alpha.imaginary[9] => output[2].alpha.imaginary[9]~reg0.DATAIN
input[2].alpha.real[0] => output[2].alpha.real[0]~reg0.DATAIN
input[2].alpha.real[1] => output[2].alpha.real[1]~reg0.DATAIN
input[2].alpha.real[2] => output[2].alpha.real[2]~reg0.DATAIN
input[2].alpha.real[3] => output[2].alpha.real[3]~reg0.DATAIN
input[2].alpha.real[4] => output[2].alpha.real[4]~reg0.DATAIN
input[2].alpha.real[5] => output[2].alpha.real[5]~reg0.DATAIN
input[2].alpha.real[6] => output[2].alpha.real[6]~reg0.DATAIN
input[2].alpha.real[7] => output[2].alpha.real[7]~reg0.DATAIN
input[2].alpha.real[8] => output[2].alpha.real[8]~reg0.DATAIN
input[2].alpha.real[9] => output[2].alpha.real[9]~reg0.DATAIN
clock => output[0].beta.imaginary[0]~reg0.CLK
clock => output[0].beta.imaginary[1]~reg0.CLK
clock => output[0].beta.imaginary[2]~reg0.CLK
clock => output[0].beta.imaginary[3]~reg0.CLK
clock => output[0].beta.imaginary[4]~reg0.CLK
clock => output[0].beta.imaginary[5]~reg0.CLK
clock => output[0].beta.imaginary[6]~reg0.CLK
clock => output[0].beta.imaginary[7]~reg0.CLK
clock => output[0].beta.imaginary[8]~reg0.CLK
clock => output[0].beta.imaginary[9]~reg0.CLK
clock => output[0].beta.real[0]~reg0.CLK
clock => output[0].beta.real[1]~reg0.CLK
clock => output[0].beta.real[2]~reg0.CLK
clock => output[0].beta.real[3]~reg0.CLK
clock => output[0].beta.real[4]~reg0.CLK
clock => output[0].beta.real[5]~reg0.CLK
clock => output[0].beta.real[6]~reg0.CLK
clock => output[0].beta.real[7]~reg0.CLK
clock => output[0].beta.real[8]~reg0.CLK
clock => output[0].beta.real[9]~reg0.CLK
clock => output[0].alpha.imaginary[0]~reg0.CLK
clock => output[0].alpha.imaginary[1]~reg0.CLK
clock => output[0].alpha.imaginary[2]~reg0.CLK
clock => output[0].alpha.imaginary[3]~reg0.CLK
clock => output[0].alpha.imaginary[4]~reg0.CLK
clock => output[0].alpha.imaginary[5]~reg0.CLK
clock => output[0].alpha.imaginary[6]~reg0.CLK
clock => output[0].alpha.imaginary[7]~reg0.CLK
clock => output[0].alpha.imaginary[8]~reg0.CLK
clock => output[0].alpha.imaginary[9]~reg0.CLK
clock => output[0].alpha.real[0]~reg0.CLK
clock => output[0].alpha.real[1]~reg0.CLK
clock => output[0].alpha.real[2]~reg0.CLK
clock => output[0].alpha.real[3]~reg0.CLK
clock => output[0].alpha.real[4]~reg0.CLK
clock => output[0].alpha.real[5]~reg0.CLK
clock => output[0].alpha.real[6]~reg0.CLK
clock => output[0].alpha.real[7]~reg0.CLK
clock => output[0].alpha.real[8]~reg0.CLK
clock => output[0].alpha.real[9]~reg0.CLK
clock => output[1].beta.imaginary[0]~reg0.CLK
clock => output[1].beta.imaginary[1]~reg0.CLK
clock => output[1].beta.imaginary[2]~reg0.CLK
clock => output[1].beta.imaginary[3]~reg0.CLK
clock => output[1].beta.imaginary[4]~reg0.CLK
clock => output[1].beta.imaginary[5]~reg0.CLK
clock => output[1].beta.imaginary[6]~reg0.CLK
clock => output[1].beta.imaginary[7]~reg0.CLK
clock => output[1].beta.imaginary[8]~reg0.CLK
clock => output[1].beta.imaginary[9]~reg0.CLK
clock => output[1].beta.real[0]~reg0.CLK
clock => output[1].beta.real[1]~reg0.CLK
clock => output[1].beta.real[2]~reg0.CLK
clock => output[1].beta.real[3]~reg0.CLK
clock => output[1].beta.real[4]~reg0.CLK
clock => output[1].beta.real[5]~reg0.CLK
clock => output[1].beta.real[6]~reg0.CLK
clock => output[1].beta.real[7]~reg0.CLK
clock => output[1].beta.real[8]~reg0.CLK
clock => output[1].beta.real[9]~reg0.CLK
clock => output[1].alpha.imaginary[0]~reg0.CLK
clock => output[1].alpha.imaginary[1]~reg0.CLK
clock => output[1].alpha.imaginary[2]~reg0.CLK
clock => output[1].alpha.imaginary[3]~reg0.CLK
clock => output[1].alpha.imaginary[4]~reg0.CLK
clock => output[1].alpha.imaginary[5]~reg0.CLK
clock => output[1].alpha.imaginary[6]~reg0.CLK
clock => output[1].alpha.imaginary[7]~reg0.CLK
clock => output[1].alpha.imaginary[8]~reg0.CLK
clock => output[1].alpha.imaginary[9]~reg0.CLK
clock => output[1].alpha.real[0]~reg0.CLK
clock => output[1].alpha.real[1]~reg0.CLK
clock => output[1].alpha.real[2]~reg0.CLK
clock => output[1].alpha.real[3]~reg0.CLK
clock => output[1].alpha.real[4]~reg0.CLK
clock => output[1].alpha.real[5]~reg0.CLK
clock => output[1].alpha.real[6]~reg0.CLK
clock => output[1].alpha.real[7]~reg0.CLK
clock => output[1].alpha.real[8]~reg0.CLK
clock => output[1].alpha.real[9]~reg0.CLK
clock => output[2].beta.imaginary[0]~reg0.CLK
clock => output[2].beta.imaginary[1]~reg0.CLK
clock => output[2].beta.imaginary[2]~reg0.CLK
clock => output[2].beta.imaginary[3]~reg0.CLK
clock => output[2].beta.imaginary[4]~reg0.CLK
clock => output[2].beta.imaginary[5]~reg0.CLK
clock => output[2].beta.imaginary[6]~reg0.CLK
clock => output[2].beta.imaginary[7]~reg0.CLK
clock => output[2].beta.imaginary[8]~reg0.CLK
clock => output[2].beta.imaginary[9]~reg0.CLK
clock => output[2].beta.real[0]~reg0.CLK
clock => output[2].beta.real[1]~reg0.CLK
clock => output[2].beta.real[2]~reg0.CLK
clock => output[2].beta.real[3]~reg0.CLK
clock => output[2].beta.real[4]~reg0.CLK
clock => output[2].beta.real[5]~reg0.CLK
clock => output[2].beta.real[6]~reg0.CLK
clock => output[2].beta.real[7]~reg0.CLK
clock => output[2].beta.real[8]~reg0.CLK
clock => output[2].beta.real[9]~reg0.CLK
clock => output[2].alpha.imaginary[0]~reg0.CLK
clock => output[2].alpha.imaginary[1]~reg0.CLK
clock => output[2].alpha.imaginary[2]~reg0.CLK
clock => output[2].alpha.imaginary[3]~reg0.CLK
clock => output[2].alpha.imaginary[4]~reg0.CLK
clock => output[2].alpha.imaginary[5]~reg0.CLK
clock => output[2].alpha.imaginary[6]~reg0.CLK
clock => output[2].alpha.imaginary[7]~reg0.CLK
clock => output[2].alpha.imaginary[8]~reg0.CLK
clock => output[2].alpha.imaginary[9]~reg0.CLK
clock => output[2].alpha.real[0]~reg0.CLK
clock => output[2].alpha.real[1]~reg0.CLK
clock => output[2].alpha.real[2]~reg0.CLK
clock => output[2].alpha.real[3]~reg0.CLK
clock => output[2].alpha.real[4]~reg0.CLK
clock => output[2].alpha.real[5]~reg0.CLK
clock => output[2].alpha.real[6]~reg0.CLK
clock => output[2].alpha.real[7]~reg0.CLK
clock => output[2].alpha.real[8]~reg0.CLK
clock => output[2].alpha.real[9]~reg0.CLK
output[0].beta.imaginary[0] <= output[0].beta.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[1] <= output[0].beta.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[2] <= output[0].beta.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[3] <= output[0].beta.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[4] <= output[0].beta.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[5] <= output[0].beta.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[6] <= output[0].beta.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[7] <= output[0].beta.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[8] <= output[0].beta.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[9] <= output[0].beta.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[0] <= output[0].beta.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[1] <= output[0].beta.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[2] <= output[0].beta.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[3] <= output[0].beta.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[4] <= output[0].beta.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[5] <= output[0].beta.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[6] <= output[0].beta.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[7] <= output[0].beta.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[8] <= output[0].beta.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[9] <= output[0].beta.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[0] <= output[0].alpha.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[1] <= output[0].alpha.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[2] <= output[0].alpha.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[3] <= output[0].alpha.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[4] <= output[0].alpha.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[5] <= output[0].alpha.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[6] <= output[0].alpha.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[7] <= output[0].alpha.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[8] <= output[0].alpha.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[9] <= output[0].alpha.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[0] <= output[0].alpha.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[1] <= output[0].alpha.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[2] <= output[0].alpha.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[3] <= output[0].alpha.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[4] <= output[0].alpha.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[5] <= output[0].alpha.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[6] <= output[0].alpha.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[7] <= output[0].alpha.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[8] <= output[0].alpha.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[9] <= output[0].alpha.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[0] <= output[1].beta.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[1] <= output[1].beta.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[2] <= output[1].beta.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[3] <= output[1].beta.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[4] <= output[1].beta.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[5] <= output[1].beta.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[6] <= output[1].beta.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[7] <= output[1].beta.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[8] <= output[1].beta.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[9] <= output[1].beta.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[0] <= output[1].beta.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[1] <= output[1].beta.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[2] <= output[1].beta.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[3] <= output[1].beta.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[4] <= output[1].beta.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[5] <= output[1].beta.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[6] <= output[1].beta.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[7] <= output[1].beta.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[8] <= output[1].beta.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[9] <= output[1].beta.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[0] <= output[1].alpha.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[1] <= output[1].alpha.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[2] <= output[1].alpha.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[3] <= output[1].alpha.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[4] <= output[1].alpha.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[5] <= output[1].alpha.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[6] <= output[1].alpha.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[7] <= output[1].alpha.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[8] <= output[1].alpha.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[9] <= output[1].alpha.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[0] <= output[1].alpha.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[1] <= output[1].alpha.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[2] <= output[1].alpha.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[3] <= output[1].alpha.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[4] <= output[1].alpha.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[5] <= output[1].alpha.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[6] <= output[1].alpha.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[7] <= output[1].alpha.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[8] <= output[1].alpha.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[9] <= output[1].alpha.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[0] <= output[2].beta.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[1] <= output[2].beta.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[2] <= output[2].beta.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[3] <= output[2].beta.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[4] <= output[2].beta.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[5] <= output[2].beta.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[6] <= output[2].beta.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[7] <= output[2].beta.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[8] <= output[2].beta.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[9] <= output[2].beta.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[0] <= output[2].beta.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[1] <= output[2].beta.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[2] <= output[2].beta.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[3] <= output[2].beta.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[4] <= output[2].beta.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[5] <= output[2].beta.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[6] <= output[2].beta.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[7] <= output[2].beta.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[8] <= output[2].beta.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[9] <= output[2].beta.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[0] <= output[2].alpha.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[1] <= output[2].alpha.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[2] <= output[2].alpha.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[3] <= output[2].alpha.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[4] <= output[2].alpha.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[5] <= output[2].alpha.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[6] <= output[2].alpha.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[7] <= output[2].alpha.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[8] <= output[2].alpha.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[9] <= output[2].alpha.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[0] <= output[2].alpha.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[1] <= output[2].alpha.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[2] <= output[2].alpha.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[3] <= output[2].alpha.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[4] <= output[2].alpha.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[5] <= output[2].alpha.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[6] <= output[2].alpha.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[7] <= output[2].alpha.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[8] <= output[2].alpha.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[9] <= output[2].alpha.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|C_Sgate:S2_2
dataQubit.beta.imaginary[0] => outData.DATAA
dataQubit.beta.imaginary[0] => Sgate:sgate1.inQubit.beta.imaginary[0]
dataQubit.beta.imaginary[1] => outData.DATAA
dataQubit.beta.imaginary[1] => Sgate:sgate1.inQubit.beta.imaginary[1]
dataQubit.beta.imaginary[2] => outData.DATAA
dataQubit.beta.imaginary[2] => Sgate:sgate1.inQubit.beta.imaginary[2]
dataQubit.beta.imaginary[3] => outData.DATAA
dataQubit.beta.imaginary[3] => Sgate:sgate1.inQubit.beta.imaginary[3]
dataQubit.beta.imaginary[4] => outData.DATAA
dataQubit.beta.imaginary[4] => Sgate:sgate1.inQubit.beta.imaginary[4]
dataQubit.beta.imaginary[5] => outData.DATAA
dataQubit.beta.imaginary[5] => Sgate:sgate1.inQubit.beta.imaginary[5]
dataQubit.beta.imaginary[6] => outData.DATAA
dataQubit.beta.imaginary[6] => Sgate:sgate1.inQubit.beta.imaginary[6]
dataQubit.beta.imaginary[7] => outData.DATAA
dataQubit.beta.imaginary[7] => Sgate:sgate1.inQubit.beta.imaginary[7]
dataQubit.beta.imaginary[8] => outData.DATAA
dataQubit.beta.imaginary[8] => Sgate:sgate1.inQubit.beta.imaginary[8]
dataQubit.beta.imaginary[9] => outData.DATAA
dataQubit.beta.imaginary[9] => Sgate:sgate1.inQubit.beta.imaginary[9]
dataQubit.beta.real[0] => outData.DATAA
dataQubit.beta.real[0] => Sgate:sgate1.inQubit.beta.real[0]
dataQubit.beta.real[1] => outData.DATAA
dataQubit.beta.real[1] => Sgate:sgate1.inQubit.beta.real[1]
dataQubit.beta.real[2] => outData.DATAA
dataQubit.beta.real[2] => Sgate:sgate1.inQubit.beta.real[2]
dataQubit.beta.real[3] => outData.DATAA
dataQubit.beta.real[3] => Sgate:sgate1.inQubit.beta.real[3]
dataQubit.beta.real[4] => outData.DATAA
dataQubit.beta.real[4] => Sgate:sgate1.inQubit.beta.real[4]
dataQubit.beta.real[5] => outData.DATAA
dataQubit.beta.real[5] => Sgate:sgate1.inQubit.beta.real[5]
dataQubit.beta.real[6] => outData.DATAA
dataQubit.beta.real[6] => Sgate:sgate1.inQubit.beta.real[6]
dataQubit.beta.real[7] => outData.DATAA
dataQubit.beta.real[7] => Sgate:sgate1.inQubit.beta.real[7]
dataQubit.beta.real[8] => outData.DATAA
dataQubit.beta.real[8] => Sgate:sgate1.inQubit.beta.real[8]
dataQubit.beta.real[9] => outData.DATAA
dataQubit.beta.real[9] => Sgate:sgate1.inQubit.beta.real[9]
dataQubit.alpha.imaginary[0] => outData.DATAA
dataQubit.alpha.imaginary[0] => Sgate:sgate1.inQubit.alpha.imaginary[0]
dataQubit.alpha.imaginary[1] => outData.DATAA
dataQubit.alpha.imaginary[1] => Sgate:sgate1.inQubit.alpha.imaginary[1]
dataQubit.alpha.imaginary[2] => outData.DATAA
dataQubit.alpha.imaginary[2] => Sgate:sgate1.inQubit.alpha.imaginary[2]
dataQubit.alpha.imaginary[3] => outData.DATAA
dataQubit.alpha.imaginary[3] => Sgate:sgate1.inQubit.alpha.imaginary[3]
dataQubit.alpha.imaginary[4] => outData.DATAA
dataQubit.alpha.imaginary[4] => Sgate:sgate1.inQubit.alpha.imaginary[4]
dataQubit.alpha.imaginary[5] => outData.DATAA
dataQubit.alpha.imaginary[5] => Sgate:sgate1.inQubit.alpha.imaginary[5]
dataQubit.alpha.imaginary[6] => outData.DATAA
dataQubit.alpha.imaginary[6] => Sgate:sgate1.inQubit.alpha.imaginary[6]
dataQubit.alpha.imaginary[7] => outData.DATAA
dataQubit.alpha.imaginary[7] => Sgate:sgate1.inQubit.alpha.imaginary[7]
dataQubit.alpha.imaginary[8] => outData.DATAA
dataQubit.alpha.imaginary[8] => Sgate:sgate1.inQubit.alpha.imaginary[8]
dataQubit.alpha.imaginary[9] => outData.DATAA
dataQubit.alpha.imaginary[9] => Sgate:sgate1.inQubit.alpha.imaginary[9]
dataQubit.alpha.real[0] => outData.DATAA
dataQubit.alpha.real[0] => Sgate:sgate1.inQubit.alpha.real[0]
dataQubit.alpha.real[1] => outData.DATAA
dataQubit.alpha.real[1] => Sgate:sgate1.inQubit.alpha.real[1]
dataQubit.alpha.real[2] => outData.DATAA
dataQubit.alpha.real[2] => Sgate:sgate1.inQubit.alpha.real[2]
dataQubit.alpha.real[3] => outData.DATAA
dataQubit.alpha.real[3] => Sgate:sgate1.inQubit.alpha.real[3]
dataQubit.alpha.real[4] => outData.DATAA
dataQubit.alpha.real[4] => Sgate:sgate1.inQubit.alpha.real[4]
dataQubit.alpha.real[5] => outData.DATAA
dataQubit.alpha.real[5] => Sgate:sgate1.inQubit.alpha.real[5]
dataQubit.alpha.real[6] => outData.DATAA
dataQubit.alpha.real[6] => Sgate:sgate1.inQubit.alpha.real[6]
dataQubit.alpha.real[7] => outData.DATAA
dataQubit.alpha.real[7] => Sgate:sgate1.inQubit.alpha.real[7]
dataQubit.alpha.real[8] => outData.DATAA
dataQubit.alpha.real[8] => Sgate:sgate1.inQubit.alpha.real[8]
dataQubit.alpha.real[9] => outData.DATAA
dataQubit.alpha.real[9] => Sgate:sgate1.inQubit.alpha.real[9]
controlQubit.beta.imaginary[0] => outControl.beta.imaginary[0].DATAIN
controlQubit.beta.imaginary[1] => outControl.beta.imaginary[1].DATAIN
controlQubit.beta.imaginary[2] => outControl.beta.imaginary[2].DATAIN
controlQubit.beta.imaginary[3] => outControl.beta.imaginary[3].DATAIN
controlQubit.beta.imaginary[4] => outControl.beta.imaginary[4].DATAIN
controlQubit.beta.imaginary[5] => outControl.beta.imaginary[5].DATAIN
controlQubit.beta.imaginary[6] => outControl.beta.imaginary[6].DATAIN
controlQubit.beta.imaginary[7] => outControl.beta.imaginary[7].DATAIN
controlQubit.beta.imaginary[8] => process_0.IN0
controlQubit.beta.imaginary[8] => outControl.beta.imaginary[8].DATAIN
controlQubit.beta.imaginary[9] => outControl.beta.imaginary[9].DATAIN
controlQubit.beta.real[0] => outControl.beta.real[0].DATAIN
controlQubit.beta.real[1] => outControl.beta.real[1].DATAIN
controlQubit.beta.real[2] => outControl.beta.real[2].DATAIN
controlQubit.beta.real[3] => outControl.beta.real[3].DATAIN
controlQubit.beta.real[4] => outControl.beta.real[4].DATAIN
controlQubit.beta.real[5] => outControl.beta.real[5].DATAIN
controlQubit.beta.real[6] => outControl.beta.real[6].DATAIN
controlQubit.beta.real[7] => outControl.beta.real[7].DATAIN
controlQubit.beta.real[8] => process_0.IN1
controlQubit.beta.real[8] => outControl.beta.real[8].DATAIN
controlQubit.beta.real[9] => outControl.beta.real[9].DATAIN
controlQubit.alpha.imaginary[0] => outControl.alpha.imaginary[0].DATAIN
controlQubit.alpha.imaginary[1] => outControl.alpha.imaginary[1].DATAIN
controlQubit.alpha.imaginary[2] => outControl.alpha.imaginary[2].DATAIN
controlQubit.alpha.imaginary[3] => outControl.alpha.imaginary[3].DATAIN
controlQubit.alpha.imaginary[4] => outControl.alpha.imaginary[4].DATAIN
controlQubit.alpha.imaginary[5] => outControl.alpha.imaginary[5].DATAIN
controlQubit.alpha.imaginary[6] => outControl.alpha.imaginary[6].DATAIN
controlQubit.alpha.imaginary[7] => outControl.alpha.imaginary[7].DATAIN
controlQubit.alpha.imaginary[8] => outControl.alpha.imaginary[8].DATAIN
controlQubit.alpha.imaginary[9] => outControl.alpha.imaginary[9].DATAIN
controlQubit.alpha.real[0] => outControl.alpha.real[0].DATAIN
controlQubit.alpha.real[1] => outControl.alpha.real[1].DATAIN
controlQubit.alpha.real[2] => outControl.alpha.real[2].DATAIN
controlQubit.alpha.real[3] => outControl.alpha.real[3].DATAIN
controlQubit.alpha.real[4] => outControl.alpha.real[4].DATAIN
controlQubit.alpha.real[5] => outControl.alpha.real[5].DATAIN
controlQubit.alpha.real[6] => outControl.alpha.real[6].DATAIN
controlQubit.alpha.real[7] => outControl.alpha.real[7].DATAIN
controlQubit.alpha.real[8] => outControl.alpha.real[8].DATAIN
controlQubit.alpha.real[9] => outControl.alpha.real[9].DATAIN
outData.beta.imaginary[0] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[1] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[2] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[3] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[4] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[5] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[6] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[7] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[8] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.imaginary[9] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[0] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[1] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[2] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[3] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[4] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[5] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[6] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[7] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[8] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.beta.real[9] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[0] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[1] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[2] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[3] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[4] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[5] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[6] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[7] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[8] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.imaginary[9] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[0] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[1] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[2] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[3] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[4] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[5] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[6] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[7] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[8] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outData.alpha.real[9] <= outData.DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[0] <= controlQubit.beta.imaginary[0].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[1] <= controlQubit.beta.imaginary[1].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[2] <= controlQubit.beta.imaginary[2].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[3] <= controlQubit.beta.imaginary[3].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[4] <= controlQubit.beta.imaginary[4].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[5] <= controlQubit.beta.imaginary[5].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[6] <= controlQubit.beta.imaginary[6].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[7] <= controlQubit.beta.imaginary[7].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[8] <= controlQubit.beta.imaginary[8].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.imaginary[9] <= controlQubit.beta.imaginary[9].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[0] <= controlQubit.beta.real[0].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[1] <= controlQubit.beta.real[1].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[2] <= controlQubit.beta.real[2].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[3] <= controlQubit.beta.real[3].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[4] <= controlQubit.beta.real[4].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[5] <= controlQubit.beta.real[5].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[6] <= controlQubit.beta.real[6].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[7] <= controlQubit.beta.real[7].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[8] <= controlQubit.beta.real[8].DB_MAX_OUTPUT_PORT_TYPE
outControl.beta.real[9] <= controlQubit.beta.real[9].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[0] <= controlQubit.alpha.imaginary[0].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[1] <= controlQubit.alpha.imaginary[1].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[2] <= controlQubit.alpha.imaginary[2].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[3] <= controlQubit.alpha.imaginary[3].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[4] <= controlQubit.alpha.imaginary[4].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[5] <= controlQubit.alpha.imaginary[5].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[6] <= controlQubit.alpha.imaginary[6].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[7] <= controlQubit.alpha.imaginary[7].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[8] <= controlQubit.alpha.imaginary[8].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.imaginary[9] <= controlQubit.alpha.imaginary[9].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[0] <= controlQubit.alpha.real[0].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[1] <= controlQubit.alpha.real[1].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[2] <= controlQubit.alpha.real[2].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[3] <= controlQubit.alpha.real[3].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[4] <= controlQubit.alpha.real[4].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[5] <= controlQubit.alpha.real[5].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[6] <= controlQubit.alpha.real[6].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[7] <= controlQubit.alpha.real[7].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[8] <= controlQubit.alpha.real[8].DB_MAX_OUTPUT_PORT_TYPE
outControl.alpha.real[9] <= controlQubit.alpha.real[9].DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|C_Sgate:S2_2|Sgate:sgate1
inQubit.beta.imaginary[0] => outQubit.beta.real[0].DATAIN
inQubit.beta.imaginary[1] => outQubit.beta.real[1].DATAIN
inQubit.beta.imaginary[2] => outQubit.beta.real[2].DATAIN
inQubit.beta.imaginary[3] => outQubit.beta.real[3].DATAIN
inQubit.beta.imaginary[4] => outQubit.beta.real[4].DATAIN
inQubit.beta.imaginary[5] => outQubit.beta.real[5].DATAIN
inQubit.beta.imaginary[6] => outQubit.beta.real[6].DATAIN
inQubit.beta.imaginary[7] => outQubit.beta.real[7].DATAIN
inQubit.beta.imaginary[8] => outQubit.beta.real[8].DATAIN
inQubit.beta.imaginary[9] => outQubit.beta.real[9].DATAIN
inQubit.beta.real[0] => outQubit.beta.imaginary[0].DATAIN
inQubit.beta.real[1] => outQubit.beta.imaginary[1].DATAIN
inQubit.beta.real[2] => outQubit.beta.imaginary[2].DATAIN
inQubit.beta.real[3] => outQubit.beta.imaginary[3].DATAIN
inQubit.beta.real[4] => outQubit.beta.imaginary[4].DATAIN
inQubit.beta.real[5] => outQubit.beta.imaginary[5].DATAIN
inQubit.beta.real[6] => outQubit.beta.imaginary[6].DATAIN
inQubit.beta.real[7] => outQubit.beta.imaginary[7].DATAIN
inQubit.beta.real[8] => outQubit.beta.imaginary[8].DATAIN
inQubit.beta.real[9] => outQubit.beta.imaginary[9].DATAIN
inQubit.alpha.imaginary[0] => outQubit.alpha.imaginary[0].DATAIN
inQubit.alpha.imaginary[1] => outQubit.alpha.imaginary[1].DATAIN
inQubit.alpha.imaginary[2] => outQubit.alpha.imaginary[2].DATAIN
inQubit.alpha.imaginary[3] => outQubit.alpha.imaginary[3].DATAIN
inQubit.alpha.imaginary[4] => outQubit.alpha.imaginary[4].DATAIN
inQubit.alpha.imaginary[5] => outQubit.alpha.imaginary[5].DATAIN
inQubit.alpha.imaginary[6] => outQubit.alpha.imaginary[6].DATAIN
inQubit.alpha.imaginary[7] => outQubit.alpha.imaginary[7].DATAIN
inQubit.alpha.imaginary[8] => outQubit.alpha.imaginary[8].DATAIN
inQubit.alpha.imaginary[9] => outQubit.alpha.imaginary[9].DATAIN
inQubit.alpha.real[0] => outQubit.alpha.real[0].DATAIN
inQubit.alpha.real[1] => outQubit.alpha.real[1].DATAIN
inQubit.alpha.real[2] => outQubit.alpha.real[2].DATAIN
inQubit.alpha.real[3] => outQubit.alpha.real[3].DATAIN
inQubit.alpha.real[4] => outQubit.alpha.real[4].DATAIN
inQubit.alpha.real[5] => outQubit.alpha.real[5].DATAIN
inQubit.alpha.real[6] => outQubit.alpha.real[6].DATAIN
inQubit.alpha.real[7] => outQubit.alpha.real[7].DATAIN
inQubit.alpha.real[8] => outQubit.alpha.real[8].DATAIN
inQubit.alpha.real[9] => outQubit.alpha.real[9].DATAIN
outQubit.beta.imaginary[0] <= inQubit.beta.real[0].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.imaginary[1] <= inQubit.beta.real[1].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.imaginary[2] <= inQubit.beta.real[2].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.imaginary[3] <= inQubit.beta.real[3].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.imaginary[4] <= inQubit.beta.real[4].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.imaginary[5] <= inQubit.beta.real[5].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.imaginary[6] <= inQubit.beta.real[6].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.imaginary[7] <= inQubit.beta.real[7].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.imaginary[8] <= inQubit.beta.real[8].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.imaginary[9] <= inQubit.beta.real[9].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.real[0] <= inQubit.beta.imaginary[0].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.real[1] <= inQubit.beta.imaginary[1].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.real[2] <= inQubit.beta.imaginary[2].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.real[3] <= inQubit.beta.imaginary[3].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.real[4] <= inQubit.beta.imaginary[4].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.real[5] <= inQubit.beta.imaginary[5].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.real[6] <= inQubit.beta.imaginary[6].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.real[7] <= inQubit.beta.imaginary[7].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.real[8] <= inQubit.beta.imaginary[8].DB_MAX_OUTPUT_PORT_TYPE
outQubit.beta.real[9] <= inQubit.beta.imaginary[9].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[0] <= inQubit.alpha.imaginary[0].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[1] <= inQubit.alpha.imaginary[1].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[2] <= inQubit.alpha.imaginary[2].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[3] <= inQubit.alpha.imaginary[3].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[4] <= inQubit.alpha.imaginary[4].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[5] <= inQubit.alpha.imaginary[5].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[6] <= inQubit.alpha.imaginary[6].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[7] <= inQubit.alpha.imaginary[7].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[8] <= inQubit.alpha.imaginary[8].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.imaginary[9] <= inQubit.alpha.imaginary[9].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[0] <= inQubit.alpha.real[0].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[1] <= inQubit.alpha.real[1].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[2] <= inQubit.alpha.real[2].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[3] <= inQubit.alpha.real[3].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[4] <= inQubit.alpha.real[4].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[5] <= inQubit.alpha.real[5].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[6] <= inQubit.alpha.real[6].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[7] <= inQubit.alpha.real[7].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[8] <= inQubit.alpha.real[8].DB_MAX_OUTPUT_PORT_TYPE
outQubit.alpha.real[9] <= inQubit.alpha.real[9].DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|QuantumRegister:REG4
input[0].beta.imaginary[0] => output[0].beta.imaginary[0]~reg0.DATAIN
input[0].beta.imaginary[1] => output[0].beta.imaginary[1]~reg0.DATAIN
input[0].beta.imaginary[2] => output[0].beta.imaginary[2]~reg0.DATAIN
input[0].beta.imaginary[3] => output[0].beta.imaginary[3]~reg0.DATAIN
input[0].beta.imaginary[4] => output[0].beta.imaginary[4]~reg0.DATAIN
input[0].beta.imaginary[5] => output[0].beta.imaginary[5]~reg0.DATAIN
input[0].beta.imaginary[6] => output[0].beta.imaginary[6]~reg0.DATAIN
input[0].beta.imaginary[7] => output[0].beta.imaginary[7]~reg0.DATAIN
input[0].beta.imaginary[8] => output[0].beta.imaginary[8]~reg0.DATAIN
input[0].beta.imaginary[9] => output[0].beta.imaginary[9]~reg0.DATAIN
input[0].beta.real[0] => output[0].beta.real[0]~reg0.DATAIN
input[0].beta.real[1] => output[0].beta.real[1]~reg0.DATAIN
input[0].beta.real[2] => output[0].beta.real[2]~reg0.DATAIN
input[0].beta.real[3] => output[0].beta.real[3]~reg0.DATAIN
input[0].beta.real[4] => output[0].beta.real[4]~reg0.DATAIN
input[0].beta.real[5] => output[0].beta.real[5]~reg0.DATAIN
input[0].beta.real[6] => output[0].beta.real[6]~reg0.DATAIN
input[0].beta.real[7] => output[0].beta.real[7]~reg0.DATAIN
input[0].beta.real[8] => output[0].beta.real[8]~reg0.DATAIN
input[0].beta.real[9] => output[0].beta.real[9]~reg0.DATAIN
input[0].alpha.imaginary[0] => output[0].alpha.imaginary[0]~reg0.DATAIN
input[0].alpha.imaginary[1] => output[0].alpha.imaginary[1]~reg0.DATAIN
input[0].alpha.imaginary[2] => output[0].alpha.imaginary[2]~reg0.DATAIN
input[0].alpha.imaginary[3] => output[0].alpha.imaginary[3]~reg0.DATAIN
input[0].alpha.imaginary[4] => output[0].alpha.imaginary[4]~reg0.DATAIN
input[0].alpha.imaginary[5] => output[0].alpha.imaginary[5]~reg0.DATAIN
input[0].alpha.imaginary[6] => output[0].alpha.imaginary[6]~reg0.DATAIN
input[0].alpha.imaginary[7] => output[0].alpha.imaginary[7]~reg0.DATAIN
input[0].alpha.imaginary[8] => output[0].alpha.imaginary[8]~reg0.DATAIN
input[0].alpha.imaginary[9] => output[0].alpha.imaginary[9]~reg0.DATAIN
input[0].alpha.real[0] => output[0].alpha.real[0]~reg0.DATAIN
input[0].alpha.real[1] => output[0].alpha.real[1]~reg0.DATAIN
input[0].alpha.real[2] => output[0].alpha.real[2]~reg0.DATAIN
input[0].alpha.real[3] => output[0].alpha.real[3]~reg0.DATAIN
input[0].alpha.real[4] => output[0].alpha.real[4]~reg0.DATAIN
input[0].alpha.real[5] => output[0].alpha.real[5]~reg0.DATAIN
input[0].alpha.real[6] => output[0].alpha.real[6]~reg0.DATAIN
input[0].alpha.real[7] => output[0].alpha.real[7]~reg0.DATAIN
input[0].alpha.real[8] => output[0].alpha.real[8]~reg0.DATAIN
input[0].alpha.real[9] => output[0].alpha.real[9]~reg0.DATAIN
input[1].beta.imaginary[0] => output[1].beta.imaginary[0]~reg0.DATAIN
input[1].beta.imaginary[1] => output[1].beta.imaginary[1]~reg0.DATAIN
input[1].beta.imaginary[2] => output[1].beta.imaginary[2]~reg0.DATAIN
input[1].beta.imaginary[3] => output[1].beta.imaginary[3]~reg0.DATAIN
input[1].beta.imaginary[4] => output[1].beta.imaginary[4]~reg0.DATAIN
input[1].beta.imaginary[5] => output[1].beta.imaginary[5]~reg0.DATAIN
input[1].beta.imaginary[6] => output[1].beta.imaginary[6]~reg0.DATAIN
input[1].beta.imaginary[7] => output[1].beta.imaginary[7]~reg0.DATAIN
input[1].beta.imaginary[8] => output[1].beta.imaginary[8]~reg0.DATAIN
input[1].beta.imaginary[9] => output[1].beta.imaginary[9]~reg0.DATAIN
input[1].beta.real[0] => output[1].beta.real[0]~reg0.DATAIN
input[1].beta.real[1] => output[1].beta.real[1]~reg0.DATAIN
input[1].beta.real[2] => output[1].beta.real[2]~reg0.DATAIN
input[1].beta.real[3] => output[1].beta.real[3]~reg0.DATAIN
input[1].beta.real[4] => output[1].beta.real[4]~reg0.DATAIN
input[1].beta.real[5] => output[1].beta.real[5]~reg0.DATAIN
input[1].beta.real[6] => output[1].beta.real[6]~reg0.DATAIN
input[1].beta.real[7] => output[1].beta.real[7]~reg0.DATAIN
input[1].beta.real[8] => output[1].beta.real[8]~reg0.DATAIN
input[1].beta.real[9] => output[1].beta.real[9]~reg0.DATAIN
input[1].alpha.imaginary[0] => output[1].alpha.imaginary[0]~reg0.DATAIN
input[1].alpha.imaginary[1] => output[1].alpha.imaginary[1]~reg0.DATAIN
input[1].alpha.imaginary[2] => output[1].alpha.imaginary[2]~reg0.DATAIN
input[1].alpha.imaginary[3] => output[1].alpha.imaginary[3]~reg0.DATAIN
input[1].alpha.imaginary[4] => output[1].alpha.imaginary[4]~reg0.DATAIN
input[1].alpha.imaginary[5] => output[1].alpha.imaginary[5]~reg0.DATAIN
input[1].alpha.imaginary[6] => output[1].alpha.imaginary[6]~reg0.DATAIN
input[1].alpha.imaginary[7] => output[1].alpha.imaginary[7]~reg0.DATAIN
input[1].alpha.imaginary[8] => output[1].alpha.imaginary[8]~reg0.DATAIN
input[1].alpha.imaginary[9] => output[1].alpha.imaginary[9]~reg0.DATAIN
input[1].alpha.real[0] => output[1].alpha.real[0]~reg0.DATAIN
input[1].alpha.real[1] => output[1].alpha.real[1]~reg0.DATAIN
input[1].alpha.real[2] => output[1].alpha.real[2]~reg0.DATAIN
input[1].alpha.real[3] => output[1].alpha.real[3]~reg0.DATAIN
input[1].alpha.real[4] => output[1].alpha.real[4]~reg0.DATAIN
input[1].alpha.real[5] => output[1].alpha.real[5]~reg0.DATAIN
input[1].alpha.real[6] => output[1].alpha.real[6]~reg0.DATAIN
input[1].alpha.real[7] => output[1].alpha.real[7]~reg0.DATAIN
input[1].alpha.real[8] => output[1].alpha.real[8]~reg0.DATAIN
input[1].alpha.real[9] => output[1].alpha.real[9]~reg0.DATAIN
input[2].beta.imaginary[0] => output[2].beta.imaginary[0]~reg0.DATAIN
input[2].beta.imaginary[1] => output[2].beta.imaginary[1]~reg0.DATAIN
input[2].beta.imaginary[2] => output[2].beta.imaginary[2]~reg0.DATAIN
input[2].beta.imaginary[3] => output[2].beta.imaginary[3]~reg0.DATAIN
input[2].beta.imaginary[4] => output[2].beta.imaginary[4]~reg0.DATAIN
input[2].beta.imaginary[5] => output[2].beta.imaginary[5]~reg0.DATAIN
input[2].beta.imaginary[6] => output[2].beta.imaginary[6]~reg0.DATAIN
input[2].beta.imaginary[7] => output[2].beta.imaginary[7]~reg0.DATAIN
input[2].beta.imaginary[8] => output[2].beta.imaginary[8]~reg0.DATAIN
input[2].beta.imaginary[9] => output[2].beta.imaginary[9]~reg0.DATAIN
input[2].beta.real[0] => output[2].beta.real[0]~reg0.DATAIN
input[2].beta.real[1] => output[2].beta.real[1]~reg0.DATAIN
input[2].beta.real[2] => output[2].beta.real[2]~reg0.DATAIN
input[2].beta.real[3] => output[2].beta.real[3]~reg0.DATAIN
input[2].beta.real[4] => output[2].beta.real[4]~reg0.DATAIN
input[2].beta.real[5] => output[2].beta.real[5]~reg0.DATAIN
input[2].beta.real[6] => output[2].beta.real[6]~reg0.DATAIN
input[2].beta.real[7] => output[2].beta.real[7]~reg0.DATAIN
input[2].beta.real[8] => output[2].beta.real[8]~reg0.DATAIN
input[2].beta.real[9] => output[2].beta.real[9]~reg0.DATAIN
input[2].alpha.imaginary[0] => output[2].alpha.imaginary[0]~reg0.DATAIN
input[2].alpha.imaginary[1] => output[2].alpha.imaginary[1]~reg0.DATAIN
input[2].alpha.imaginary[2] => output[2].alpha.imaginary[2]~reg0.DATAIN
input[2].alpha.imaginary[3] => output[2].alpha.imaginary[3]~reg0.DATAIN
input[2].alpha.imaginary[4] => output[2].alpha.imaginary[4]~reg0.DATAIN
input[2].alpha.imaginary[5] => output[2].alpha.imaginary[5]~reg0.DATAIN
input[2].alpha.imaginary[6] => output[2].alpha.imaginary[6]~reg0.DATAIN
input[2].alpha.imaginary[7] => output[2].alpha.imaginary[7]~reg0.DATAIN
input[2].alpha.imaginary[8] => output[2].alpha.imaginary[8]~reg0.DATAIN
input[2].alpha.imaginary[9] => output[2].alpha.imaginary[9]~reg0.DATAIN
input[2].alpha.real[0] => output[2].alpha.real[0]~reg0.DATAIN
input[2].alpha.real[1] => output[2].alpha.real[1]~reg0.DATAIN
input[2].alpha.real[2] => output[2].alpha.real[2]~reg0.DATAIN
input[2].alpha.real[3] => output[2].alpha.real[3]~reg0.DATAIN
input[2].alpha.real[4] => output[2].alpha.real[4]~reg0.DATAIN
input[2].alpha.real[5] => output[2].alpha.real[5]~reg0.DATAIN
input[2].alpha.real[6] => output[2].alpha.real[6]~reg0.DATAIN
input[2].alpha.real[7] => output[2].alpha.real[7]~reg0.DATAIN
input[2].alpha.real[8] => output[2].alpha.real[8]~reg0.DATAIN
input[2].alpha.real[9] => output[2].alpha.real[9]~reg0.DATAIN
clock => output[0].beta.imaginary[0]~reg0.CLK
clock => output[0].beta.imaginary[1]~reg0.CLK
clock => output[0].beta.imaginary[2]~reg0.CLK
clock => output[0].beta.imaginary[3]~reg0.CLK
clock => output[0].beta.imaginary[4]~reg0.CLK
clock => output[0].beta.imaginary[5]~reg0.CLK
clock => output[0].beta.imaginary[6]~reg0.CLK
clock => output[0].beta.imaginary[7]~reg0.CLK
clock => output[0].beta.imaginary[8]~reg0.CLK
clock => output[0].beta.imaginary[9]~reg0.CLK
clock => output[0].beta.real[0]~reg0.CLK
clock => output[0].beta.real[1]~reg0.CLK
clock => output[0].beta.real[2]~reg0.CLK
clock => output[0].beta.real[3]~reg0.CLK
clock => output[0].beta.real[4]~reg0.CLK
clock => output[0].beta.real[5]~reg0.CLK
clock => output[0].beta.real[6]~reg0.CLK
clock => output[0].beta.real[7]~reg0.CLK
clock => output[0].beta.real[8]~reg0.CLK
clock => output[0].beta.real[9]~reg0.CLK
clock => output[0].alpha.imaginary[0]~reg0.CLK
clock => output[0].alpha.imaginary[1]~reg0.CLK
clock => output[0].alpha.imaginary[2]~reg0.CLK
clock => output[0].alpha.imaginary[3]~reg0.CLK
clock => output[0].alpha.imaginary[4]~reg0.CLK
clock => output[0].alpha.imaginary[5]~reg0.CLK
clock => output[0].alpha.imaginary[6]~reg0.CLK
clock => output[0].alpha.imaginary[7]~reg0.CLK
clock => output[0].alpha.imaginary[8]~reg0.CLK
clock => output[0].alpha.imaginary[9]~reg0.CLK
clock => output[0].alpha.real[0]~reg0.CLK
clock => output[0].alpha.real[1]~reg0.CLK
clock => output[0].alpha.real[2]~reg0.CLK
clock => output[0].alpha.real[3]~reg0.CLK
clock => output[0].alpha.real[4]~reg0.CLK
clock => output[0].alpha.real[5]~reg0.CLK
clock => output[0].alpha.real[6]~reg0.CLK
clock => output[0].alpha.real[7]~reg0.CLK
clock => output[0].alpha.real[8]~reg0.CLK
clock => output[0].alpha.real[9]~reg0.CLK
clock => output[1].beta.imaginary[0]~reg0.CLK
clock => output[1].beta.imaginary[1]~reg0.CLK
clock => output[1].beta.imaginary[2]~reg0.CLK
clock => output[1].beta.imaginary[3]~reg0.CLK
clock => output[1].beta.imaginary[4]~reg0.CLK
clock => output[1].beta.imaginary[5]~reg0.CLK
clock => output[1].beta.imaginary[6]~reg0.CLK
clock => output[1].beta.imaginary[7]~reg0.CLK
clock => output[1].beta.imaginary[8]~reg0.CLK
clock => output[1].beta.imaginary[9]~reg0.CLK
clock => output[1].beta.real[0]~reg0.CLK
clock => output[1].beta.real[1]~reg0.CLK
clock => output[1].beta.real[2]~reg0.CLK
clock => output[1].beta.real[3]~reg0.CLK
clock => output[1].beta.real[4]~reg0.CLK
clock => output[1].beta.real[5]~reg0.CLK
clock => output[1].beta.real[6]~reg0.CLK
clock => output[1].beta.real[7]~reg0.CLK
clock => output[1].beta.real[8]~reg0.CLK
clock => output[1].beta.real[9]~reg0.CLK
clock => output[1].alpha.imaginary[0]~reg0.CLK
clock => output[1].alpha.imaginary[1]~reg0.CLK
clock => output[1].alpha.imaginary[2]~reg0.CLK
clock => output[1].alpha.imaginary[3]~reg0.CLK
clock => output[1].alpha.imaginary[4]~reg0.CLK
clock => output[1].alpha.imaginary[5]~reg0.CLK
clock => output[1].alpha.imaginary[6]~reg0.CLK
clock => output[1].alpha.imaginary[7]~reg0.CLK
clock => output[1].alpha.imaginary[8]~reg0.CLK
clock => output[1].alpha.imaginary[9]~reg0.CLK
clock => output[1].alpha.real[0]~reg0.CLK
clock => output[1].alpha.real[1]~reg0.CLK
clock => output[1].alpha.real[2]~reg0.CLK
clock => output[1].alpha.real[3]~reg0.CLK
clock => output[1].alpha.real[4]~reg0.CLK
clock => output[1].alpha.real[5]~reg0.CLK
clock => output[1].alpha.real[6]~reg0.CLK
clock => output[1].alpha.real[7]~reg0.CLK
clock => output[1].alpha.real[8]~reg0.CLK
clock => output[1].alpha.real[9]~reg0.CLK
clock => output[2].beta.imaginary[0]~reg0.CLK
clock => output[2].beta.imaginary[1]~reg0.CLK
clock => output[2].beta.imaginary[2]~reg0.CLK
clock => output[2].beta.imaginary[3]~reg0.CLK
clock => output[2].beta.imaginary[4]~reg0.CLK
clock => output[2].beta.imaginary[5]~reg0.CLK
clock => output[2].beta.imaginary[6]~reg0.CLK
clock => output[2].beta.imaginary[7]~reg0.CLK
clock => output[2].beta.imaginary[8]~reg0.CLK
clock => output[2].beta.imaginary[9]~reg0.CLK
clock => output[2].beta.real[0]~reg0.CLK
clock => output[2].beta.real[1]~reg0.CLK
clock => output[2].beta.real[2]~reg0.CLK
clock => output[2].beta.real[3]~reg0.CLK
clock => output[2].beta.real[4]~reg0.CLK
clock => output[2].beta.real[5]~reg0.CLK
clock => output[2].beta.real[6]~reg0.CLK
clock => output[2].beta.real[7]~reg0.CLK
clock => output[2].beta.real[8]~reg0.CLK
clock => output[2].beta.real[9]~reg0.CLK
clock => output[2].alpha.imaginary[0]~reg0.CLK
clock => output[2].alpha.imaginary[1]~reg0.CLK
clock => output[2].alpha.imaginary[2]~reg0.CLK
clock => output[2].alpha.imaginary[3]~reg0.CLK
clock => output[2].alpha.imaginary[4]~reg0.CLK
clock => output[2].alpha.imaginary[5]~reg0.CLK
clock => output[2].alpha.imaginary[6]~reg0.CLK
clock => output[2].alpha.imaginary[7]~reg0.CLK
clock => output[2].alpha.imaginary[8]~reg0.CLK
clock => output[2].alpha.imaginary[9]~reg0.CLK
clock => output[2].alpha.real[0]~reg0.CLK
clock => output[2].alpha.real[1]~reg0.CLK
clock => output[2].alpha.real[2]~reg0.CLK
clock => output[2].alpha.real[3]~reg0.CLK
clock => output[2].alpha.real[4]~reg0.CLK
clock => output[2].alpha.real[5]~reg0.CLK
clock => output[2].alpha.real[6]~reg0.CLK
clock => output[2].alpha.real[7]~reg0.CLK
clock => output[2].alpha.real[8]~reg0.CLK
clock => output[2].alpha.real[9]~reg0.CLK
output[0].beta.imaginary[0] <= output[0].beta.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[1] <= output[0].beta.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[2] <= output[0].beta.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[3] <= output[0].beta.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[4] <= output[0].beta.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[5] <= output[0].beta.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[6] <= output[0].beta.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[7] <= output[0].beta.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[8] <= output[0].beta.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[9] <= output[0].beta.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[0] <= output[0].beta.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[1] <= output[0].beta.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[2] <= output[0].beta.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[3] <= output[0].beta.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[4] <= output[0].beta.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[5] <= output[0].beta.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[6] <= output[0].beta.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[7] <= output[0].beta.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[8] <= output[0].beta.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[9] <= output[0].beta.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[0] <= output[0].alpha.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[1] <= output[0].alpha.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[2] <= output[0].alpha.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[3] <= output[0].alpha.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[4] <= output[0].alpha.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[5] <= output[0].alpha.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[6] <= output[0].alpha.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[7] <= output[0].alpha.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[8] <= output[0].alpha.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[9] <= output[0].alpha.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[0] <= output[0].alpha.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[1] <= output[0].alpha.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[2] <= output[0].alpha.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[3] <= output[0].alpha.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[4] <= output[0].alpha.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[5] <= output[0].alpha.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[6] <= output[0].alpha.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[7] <= output[0].alpha.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[8] <= output[0].alpha.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[9] <= output[0].alpha.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[0] <= output[1].beta.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[1] <= output[1].beta.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[2] <= output[1].beta.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[3] <= output[1].beta.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[4] <= output[1].beta.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[5] <= output[1].beta.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[6] <= output[1].beta.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[7] <= output[1].beta.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[8] <= output[1].beta.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[9] <= output[1].beta.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[0] <= output[1].beta.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[1] <= output[1].beta.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[2] <= output[1].beta.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[3] <= output[1].beta.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[4] <= output[1].beta.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[5] <= output[1].beta.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[6] <= output[1].beta.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[7] <= output[1].beta.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[8] <= output[1].beta.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[9] <= output[1].beta.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[0] <= output[1].alpha.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[1] <= output[1].alpha.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[2] <= output[1].alpha.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[3] <= output[1].alpha.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[4] <= output[1].alpha.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[5] <= output[1].alpha.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[6] <= output[1].alpha.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[7] <= output[1].alpha.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[8] <= output[1].alpha.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[9] <= output[1].alpha.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[0] <= output[1].alpha.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[1] <= output[1].alpha.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[2] <= output[1].alpha.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[3] <= output[1].alpha.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[4] <= output[1].alpha.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[5] <= output[1].alpha.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[6] <= output[1].alpha.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[7] <= output[1].alpha.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[8] <= output[1].alpha.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[9] <= output[1].alpha.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[0] <= output[2].beta.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[1] <= output[2].beta.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[2] <= output[2].beta.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[3] <= output[2].beta.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[4] <= output[2].beta.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[5] <= output[2].beta.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[6] <= output[2].beta.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[7] <= output[2].beta.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[8] <= output[2].beta.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[9] <= output[2].beta.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[0] <= output[2].beta.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[1] <= output[2].beta.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[2] <= output[2].beta.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[3] <= output[2].beta.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[4] <= output[2].beta.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[5] <= output[2].beta.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[6] <= output[2].beta.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[7] <= output[2].beta.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[8] <= output[2].beta.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[9] <= output[2].beta.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[0] <= output[2].alpha.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[1] <= output[2].alpha.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[2] <= output[2].alpha.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[3] <= output[2].alpha.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[4] <= output[2].alpha.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[5] <= output[2].alpha.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[6] <= output[2].alpha.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[7] <= output[2].alpha.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[8] <= output[2].alpha.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[9] <= output[2].alpha.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[0] <= output[2].alpha.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[1] <= output[2].alpha.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[2] <= output[2].alpha.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[3] <= output[2].alpha.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[4] <= output[2].alpha.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[5] <= output[2].alpha.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[6] <= output[2].alpha.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[7] <= output[2].alpha.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[8] <= output[2].alpha.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[9] <= output[2].alpha.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H3_1
root2[0] => mult:multalphareal.in2[0]
root2[0] => mult:multalphaimag.in2[0]
root2[0] => mult:multbetareal.in2[0]
root2[0] => mult:multbetaimag.in2[0]
root2[1] => mult:multalphareal.in2[1]
root2[1] => mult:multalphaimag.in2[1]
root2[1] => mult:multbetareal.in2[1]
root2[1] => mult:multbetaimag.in2[1]
root2[2] => mult:multalphareal.in2[2]
root2[2] => mult:multalphaimag.in2[2]
root2[2] => mult:multbetareal.in2[2]
root2[2] => mult:multbetaimag.in2[2]
root2[3] => mult:multalphareal.in2[3]
root2[3] => mult:multalphaimag.in2[3]
root2[3] => mult:multbetareal.in2[3]
root2[3] => mult:multbetaimag.in2[3]
root2[4] => mult:multalphareal.in2[4]
root2[4] => mult:multalphaimag.in2[4]
root2[4] => mult:multbetareal.in2[4]
root2[4] => mult:multbetaimag.in2[4]
root2[5] => mult:multalphareal.in2[5]
root2[5] => mult:multalphaimag.in2[5]
root2[5] => mult:multbetareal.in2[5]
root2[5] => mult:multbetaimag.in2[5]
root2[6] => mult:multalphareal.in2[6]
root2[6] => mult:multalphaimag.in2[6]
root2[6] => mult:multbetareal.in2[6]
root2[6] => mult:multbetaimag.in2[6]
root2[7] => mult:multalphareal.in2[7]
root2[7] => mult:multalphaimag.in2[7]
root2[7] => mult:multbetareal.in2[7]
root2[7] => mult:multbetaimag.in2[7]
root2[8] => mult:multalphareal.in2[8]
root2[8] => mult:multalphaimag.in2[8]
root2[8] => mult:multbetareal.in2[8]
root2[8] => mult:multbetaimag.in2[8]
root2[9] => mult:multalphareal.in2[9]
root2[9] => mult:multalphaimag.in2[9]
root2[9] => mult:multbetareal.in2[9]
root2[9] => mult:multbetaimag.in2[9]
inQubit.beta.imaginary[0] => mult:multbetaimag.in1[0]
inQubit.beta.imaginary[1] => mult:multbetaimag.in1[1]
inQubit.beta.imaginary[2] => mult:multbetaimag.in1[2]
inQubit.beta.imaginary[3] => mult:multbetaimag.in1[3]
inQubit.beta.imaginary[4] => mult:multbetaimag.in1[4]
inQubit.beta.imaginary[5] => mult:multbetaimag.in1[5]
inQubit.beta.imaginary[6] => mult:multbetaimag.in1[6]
inQubit.beta.imaginary[7] => mult:multbetaimag.in1[7]
inQubit.beta.imaginary[8] => mult:multbetaimag.in1[8]
inQubit.beta.imaginary[9] => mult:multbetaimag.in1[9]
inQubit.beta.real[0] => mult:multbetareal.in1[0]
inQubit.beta.real[1] => mult:multbetareal.in1[1]
inQubit.beta.real[2] => mult:multbetareal.in1[2]
inQubit.beta.real[3] => mult:multbetareal.in1[3]
inQubit.beta.real[4] => mult:multbetareal.in1[4]
inQubit.beta.real[5] => mult:multbetareal.in1[5]
inQubit.beta.real[6] => mult:multbetareal.in1[6]
inQubit.beta.real[7] => mult:multbetareal.in1[7]
inQubit.beta.real[8] => mult:multbetareal.in1[8]
inQubit.beta.real[9] => mult:multbetareal.in1[9]
inQubit.alpha.imaginary[0] => mult:multalphaimag.in1[0]
inQubit.alpha.imaginary[1] => mult:multalphaimag.in1[1]
inQubit.alpha.imaginary[2] => mult:multalphaimag.in1[2]
inQubit.alpha.imaginary[3] => mult:multalphaimag.in1[3]
inQubit.alpha.imaginary[4] => mult:multalphaimag.in1[4]
inQubit.alpha.imaginary[5] => mult:multalphaimag.in1[5]
inQubit.alpha.imaginary[6] => mult:multalphaimag.in1[6]
inQubit.alpha.imaginary[7] => mult:multalphaimag.in1[7]
inQubit.alpha.imaginary[8] => mult:multalphaimag.in1[8]
inQubit.alpha.imaginary[9] => mult:multalphaimag.in1[9]
inQubit.alpha.real[0] => mult:multalphareal.in1[0]
inQubit.alpha.real[1] => mult:multalphareal.in1[1]
inQubit.alpha.real[2] => mult:multalphareal.in1[2]
inQubit.alpha.real[3] => mult:multalphareal.in1[3]
inQubit.alpha.real[4] => mult:multalphareal.in1[4]
inQubit.alpha.real[5] => mult:multalphareal.in1[5]
inQubit.alpha.real[6] => mult:multalphareal.in1[6]
inQubit.alpha.real[7] => mult:multalphareal.in1[7]
inQubit.alpha.real[8] => mult:multalphareal.in1[8]
inQubit.alpha.real[9] => mult:multalphareal.in1[9]
outQubit.beta.imaginary[0] <= adder:ADDim2.SUM[0]
outQubit.beta.imaginary[1] <= adder:ADDim2.SUM[1]
outQubit.beta.imaginary[2] <= adder:ADDim2.SUM[2]
outQubit.beta.imaginary[3] <= adder:ADDim2.SUM[3]
outQubit.beta.imaginary[4] <= adder:ADDim2.SUM[4]
outQubit.beta.imaginary[5] <= adder:ADDim2.SUM[5]
outQubit.beta.imaginary[6] <= adder:ADDim2.SUM[6]
outQubit.beta.imaginary[7] <= adder:ADDim2.SUM[7]
outQubit.beta.imaginary[8] <= adder:ADDim2.SUM[8]
outQubit.beta.imaginary[9] <= adder:ADDim2.SUM[9]
outQubit.beta.real[0] <= adder:ADDreal2.SUM[0]
outQubit.beta.real[1] <= adder:ADDreal2.SUM[1]
outQubit.beta.real[2] <= adder:ADDreal2.SUM[2]
outQubit.beta.real[3] <= adder:ADDreal2.SUM[3]
outQubit.beta.real[4] <= adder:ADDreal2.SUM[4]
outQubit.beta.real[5] <= adder:ADDreal2.SUM[5]
outQubit.beta.real[6] <= adder:ADDreal2.SUM[6]
outQubit.beta.real[7] <= adder:ADDreal2.SUM[7]
outQubit.beta.real[8] <= adder:ADDreal2.SUM[8]
outQubit.beta.real[9] <= adder:ADDreal2.SUM[9]
outQubit.alpha.imaginary[0] <= adder:ADDim1.SUM[0]
outQubit.alpha.imaginary[1] <= adder:ADDim1.SUM[1]
outQubit.alpha.imaginary[2] <= adder:ADDim1.SUM[2]
outQubit.alpha.imaginary[3] <= adder:ADDim1.SUM[3]
outQubit.alpha.imaginary[4] <= adder:ADDim1.SUM[4]
outQubit.alpha.imaginary[5] <= adder:ADDim1.SUM[5]
outQubit.alpha.imaginary[6] <= adder:ADDim1.SUM[6]
outQubit.alpha.imaginary[7] <= adder:ADDim1.SUM[7]
outQubit.alpha.imaginary[8] <= adder:ADDim1.SUM[8]
outQubit.alpha.imaginary[9] <= adder:ADDim1.SUM[9]
outQubit.alpha.real[0] <= adder:ADDreal1.SUM[0]
outQubit.alpha.real[1] <= adder:ADDreal1.SUM[1]
outQubit.alpha.real[2] <= adder:ADDreal1.SUM[2]
outQubit.alpha.real[3] <= adder:ADDreal1.SUM[3]
outQubit.alpha.real[4] <= adder:ADDreal1.SUM[4]
outQubit.alpha.real[5] <= adder:ADDreal1.SUM[5]
outQubit.alpha.real[6] <= adder:ADDreal1.SUM[6]
outQubit.alpha.real[7] <= adder:ADDreal1.SUM[7]
outQubit.alpha.real[8] <= adder:ADDreal1.SUM[8]
outQubit.alpha.real[9] <= adder:ADDreal1.SUM[9]


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H3_1|mult:multalphareal
in1[0] => Mult0.IN7
in1[1] => Mult0.IN6
in1[2] => Mult0.IN5
in1[3] => Mult0.IN4
in1[4] => Mult0.IN3
in1[5] => Mult0.IN2
in1[6] => Mult0.IN1
in1[7] => Mult0.IN0
in1[8] => process_0.IN0
in1[9] => process_0.IN0
in1[9] => process_0.IN0
in2[0] => Mult0.IN15
in2[0] => outMult.DATAB
in2[1] => Mult0.IN14
in2[1] => outMult.DATAB
in2[2] => Mult0.IN13
in2[2] => outMult.DATAB
in2[3] => Mult0.IN12
in2[3] => outMult.DATAB
in2[4] => Mult0.IN11
in2[4] => outMult.DATAB
in2[5] => Mult0.IN10
in2[5] => outMult.DATAB
in2[6] => Mult0.IN9
in2[6] => outMult.DATAB
in2[7] => Mult0.IN8
in2[7] => outMult.DATAB
in2[8] => process_0.IN1
in2[8] => outMult.DATAB
in2[9] => process_0.IN1
in2[9] => process_0.IN1
outMult[0] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[1] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[2] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[3] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[4] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[5] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[6] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[7] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[8] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[9] <= outMult.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H3_1|mult:multalphaimag
in1[0] => Mult0.IN7
in1[1] => Mult0.IN6
in1[2] => Mult0.IN5
in1[3] => Mult0.IN4
in1[4] => Mult0.IN3
in1[5] => Mult0.IN2
in1[6] => Mult0.IN1
in1[7] => Mult0.IN0
in1[8] => process_0.IN0
in1[9] => process_0.IN0
in1[9] => process_0.IN0
in2[0] => Mult0.IN15
in2[0] => outMult.DATAB
in2[1] => Mult0.IN14
in2[1] => outMult.DATAB
in2[2] => Mult0.IN13
in2[2] => outMult.DATAB
in2[3] => Mult0.IN12
in2[3] => outMult.DATAB
in2[4] => Mult0.IN11
in2[4] => outMult.DATAB
in2[5] => Mult0.IN10
in2[5] => outMult.DATAB
in2[6] => Mult0.IN9
in2[6] => outMult.DATAB
in2[7] => Mult0.IN8
in2[7] => outMult.DATAB
in2[8] => process_0.IN1
in2[8] => outMult.DATAB
in2[9] => process_0.IN1
in2[9] => process_0.IN1
outMult[0] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[1] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[2] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[3] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[4] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[5] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[6] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[7] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[8] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[9] <= outMult.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H3_1|mult:multbetareal
in1[0] => Mult0.IN7
in1[1] => Mult0.IN6
in1[2] => Mult0.IN5
in1[3] => Mult0.IN4
in1[4] => Mult0.IN3
in1[5] => Mult0.IN2
in1[6] => Mult0.IN1
in1[7] => Mult0.IN0
in1[8] => process_0.IN0
in1[9] => process_0.IN0
in1[9] => process_0.IN0
in2[0] => Mult0.IN15
in2[0] => outMult.DATAB
in2[1] => Mult0.IN14
in2[1] => outMult.DATAB
in2[2] => Mult0.IN13
in2[2] => outMult.DATAB
in2[3] => Mult0.IN12
in2[3] => outMult.DATAB
in2[4] => Mult0.IN11
in2[4] => outMult.DATAB
in2[5] => Mult0.IN10
in2[5] => outMult.DATAB
in2[6] => Mult0.IN9
in2[6] => outMult.DATAB
in2[7] => Mult0.IN8
in2[7] => outMult.DATAB
in2[8] => process_0.IN1
in2[8] => outMult.DATAB
in2[9] => process_0.IN1
in2[9] => process_0.IN1
outMult[0] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[1] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[2] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[3] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[4] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[5] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[6] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[7] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[8] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[9] <= outMult.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H3_1|mult:multbetaimag
in1[0] => Mult0.IN7
in1[1] => Mult0.IN6
in1[2] => Mult0.IN5
in1[3] => Mult0.IN4
in1[4] => Mult0.IN3
in1[5] => Mult0.IN2
in1[6] => Mult0.IN1
in1[7] => Mult0.IN0
in1[8] => process_0.IN0
in1[9] => process_0.IN0
in1[9] => process_0.IN0
in2[0] => Mult0.IN15
in2[0] => outMult.DATAB
in2[1] => Mult0.IN14
in2[1] => outMult.DATAB
in2[2] => Mult0.IN13
in2[2] => outMult.DATAB
in2[3] => Mult0.IN12
in2[3] => outMult.DATAB
in2[4] => Mult0.IN11
in2[4] => outMult.DATAB
in2[5] => Mult0.IN10
in2[5] => outMult.DATAB
in2[6] => Mult0.IN9
in2[6] => outMult.DATAB
in2[7] => Mult0.IN8
in2[7] => outMult.DATAB
in2[8] => process_0.IN1
in2[8] => outMult.DATAB
in2[9] => process_0.IN1
in2[9] => process_0.IN1
outMult[0] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[1] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[2] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[3] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[4] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[5] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[6] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[7] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[8] <= outMult.DB_MAX_OUTPUT_PORT_TYPE
outMult[9] <= outMult.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H3_1|adder:ADDreal1
A[0] => Add0.IN18
A[0] => SUM.DATAB
A[0] => Equal0.IN17
A[0] => Equal2.IN15
A[0] => LessThan0.IN8
A[0] => Equal4.IN7
A[0] => Add2.IN16
A[0] => Add4.IN8
A[0] => Add5.IN9
A[0] => SUM.DATAB
A[0] => SUM[0].DATAB
A[0] => Add1.IN9
A[0] => Add3.IN8
A[1] => Add0.IN17
A[1] => SUM.DATAB
A[1] => Equal0.IN16
A[1] => Equal2.IN14
A[1] => LessThan0.IN7
A[1] => Equal4.IN6
A[1] => Add2.IN15
A[1] => Add4.IN7
A[1] => Add5.IN8
A[1] => SUM.DATAB
A[1] => SUM[1].DATAB
A[1] => Add1.IN8
A[1] => Add3.IN7
A[2] => Add0.IN16
A[2] => SUM.DATAB
A[2] => Equal0.IN15
A[2] => Equal2.IN13
A[2] => LessThan0.IN6
A[2] => Equal4.IN5
A[2] => Add2.IN14
A[2] => Add4.IN6
A[2] => Add5.IN7
A[2] => SUM.DATAB
A[2] => SUM[2].DATAB
A[2] => Add1.IN7
A[2] => Add3.IN6
A[3] => Add0.IN15
A[3] => SUM.DATAB
A[3] => Equal0.IN14
A[3] => Equal2.IN12
A[3] => LessThan0.IN5
A[3] => Equal4.IN4
A[3] => Add2.IN13
A[3] => Add4.IN5
A[3] => Add5.IN6
A[3] => SUM.DATAB
A[3] => SUM[3].DATAB
A[3] => Add1.IN6
A[3] => Add3.IN5
A[4] => Add0.IN14
A[4] => SUM.DATAB
A[4] => Equal0.IN13
A[4] => Equal2.IN11
A[4] => LessThan0.IN4
A[4] => Equal4.IN3
A[4] => Add2.IN12
A[4] => Add4.IN4
A[4] => Add5.IN5
A[4] => SUM.DATAB
A[4] => SUM[4].DATAB
A[4] => Add1.IN5
A[4] => Add3.IN4
A[5] => Add0.IN13
A[5] => SUM.DATAB
A[5] => Equal0.IN12
A[5] => Equal2.IN10
A[5] => LessThan0.IN3
A[5] => Equal4.IN2
A[5] => Add2.IN11
A[5] => Add4.IN3
A[5] => Add5.IN4
A[5] => SUM.DATAB
A[5] => SUM[5].DATAB
A[5] => Add1.IN4
A[5] => Add3.IN3
A[6] => Add0.IN12
A[6] => SUM.DATAB
A[6] => Equal0.IN11
A[6] => Equal2.IN9
A[6] => LessThan0.IN2
A[6] => Equal4.IN1
A[6] => Add2.IN10
A[6] => Add4.IN2
A[6] => Add5.IN3
A[6] => SUM.DATAB
A[6] => SUM[6].DATAB
A[6] => Add1.IN3
A[6] => Add3.IN2
A[7] => Add0.IN11
A[7] => SUM.DATAB
A[7] => Equal0.IN10
A[7] => Equal2.IN8
A[7] => LessThan0.IN1
A[7] => Equal4.IN0
A[7] => Add2.IN9
A[7] => Add4.IN1
A[7] => Add5.IN2
A[7] => SUM.DATAB
A[7] => SUM[7].DATAB
A[7] => Add1.IN2
A[7] => Add3.IN1
A[8] => process_0.IN0
A[8] => process_0.IN0
A[8] => Add0.IN10
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => Equal0.IN9
A[8] => Add5.IN1
A[8] => SUM.DATAB
A[8] => Add1.IN1
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAB
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAA
A[9] => SUM.DATAB
B[0] => Add1.IN18
B[0] => SUM.DATAA
B[0] => Equal1.IN17
B[0] => Equal3.IN15
B[0] => LessThan0.IN16
B[0] => Equal4.IN15
B[0] => Add3.IN16
B[0] => Add4.IN16
B[0] => Add5.IN18
B[0] => SUM.DATAB
B[0] => Add0.IN9
B[0] => Add2.IN8
B[1] => Add1.IN17
B[1] => SUM.DATAA
B[1] => Equal1.IN16
B[1] => Equal3.IN14
B[1] => LessThan0.IN15
B[1] => Equal4.IN14
B[1] => Add3.IN15
B[1] => Add4.IN15
B[1] => Add5.IN17
B[1] => SUM.DATAB
B[1] => Add0.IN8
B[1] => Add2.IN7
B[2] => Add1.IN16
B[2] => SUM.DATAA
B[2] => Equal1.IN15
B[2] => Equal3.IN13
B[2] => LessThan0.IN14
B[2] => Equal4.IN13
B[2] => Add3.IN14
B[2] => Add4.IN14
B[2] => Add5.IN16
B[2] => SUM.DATAB
B[2] => Add0.IN7
B[2] => Add2.IN6
B[3] => Add1.IN15
B[3] => SUM.DATAA
B[3] => Equal1.IN14
B[3] => Equal3.IN12
B[3] => LessThan0.IN13
B[3] => Equal4.IN12
B[3] => Add3.IN13
B[3] => Add4.IN13
B[3] => Add5.IN15
B[3] => SUM.DATAB
B[3] => Add0.IN6
B[3] => Add2.IN5
B[4] => Add1.IN14
B[4] => SUM.DATAA
B[4] => Equal1.IN13
B[4] => Equal3.IN11
B[4] => LessThan0.IN12
B[4] => Equal4.IN11
B[4] => Add3.IN12
B[4] => Add4.IN12
B[4] => Add5.IN14
B[4] => SUM.DATAB
B[4] => Add0.IN5
B[4] => Add2.IN4
B[5] => Add1.IN13
B[5] => SUM.DATAA
B[5] => Equal1.IN12
B[5] => Equal3.IN10
B[5] => LessThan0.IN11
B[5] => Equal4.IN10
B[5] => Add3.IN11
B[5] => Add4.IN11
B[5] => Add5.IN13
B[5] => SUM.DATAB
B[5] => Add0.IN4
B[5] => Add2.IN3
B[6] => Add1.IN12
B[6] => SUM.DATAA
B[6] => Equal1.IN11
B[6] => Equal3.IN9
B[6] => LessThan0.IN10
B[6] => Equal4.IN9
B[6] => Add3.IN10
B[6] => Add4.IN10
B[6] => Add5.IN12
B[6] => SUM.DATAB
B[6] => Add0.IN3
B[6] => Add2.IN2
B[7] => Add1.IN11
B[7] => SUM.DATAA
B[7] => Equal1.IN10
B[7] => Equal3.IN8
B[7] => LessThan0.IN9
B[7] => Equal4.IN8
B[7] => Add3.IN9
B[7] => Add4.IN9
B[7] => Add5.IN11
B[7] => SUM.DATAB
B[7] => Add0.IN2
B[7] => Add2.IN1
B[8] => process_0.IN1
B[8] => process_0.IN1
B[8] => Add1.IN10
B[8] => SUM.DATAA
B[8] => Equal1.IN9
B[8] => Add5.IN10
B[8] => SUM.DATAB
B[8] => Add0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAB
SUM[0] <= SUM[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[1] <= SUM[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[2] <= SUM[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[3] <= SUM[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[4] <= SUM[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[5] <= SUM[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[6] <= SUM[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[7] <= SUM[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[8] <= SUM[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[9] <= SUM[9]$latch.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H3_1|adder:ADDim1
A[0] => Add0.IN18
A[0] => SUM.DATAB
A[0] => Equal0.IN17
A[0] => Equal2.IN15
A[0] => LessThan0.IN8
A[0] => Equal4.IN7
A[0] => Add2.IN16
A[0] => Add4.IN8
A[0] => Add5.IN9
A[0] => SUM.DATAB
A[0] => SUM[0].DATAB
A[0] => Add1.IN9
A[0] => Add3.IN8
A[1] => Add0.IN17
A[1] => SUM.DATAB
A[1] => Equal0.IN16
A[1] => Equal2.IN14
A[1] => LessThan0.IN7
A[1] => Equal4.IN6
A[1] => Add2.IN15
A[1] => Add4.IN7
A[1] => Add5.IN8
A[1] => SUM.DATAB
A[1] => SUM[1].DATAB
A[1] => Add1.IN8
A[1] => Add3.IN7
A[2] => Add0.IN16
A[2] => SUM.DATAB
A[2] => Equal0.IN15
A[2] => Equal2.IN13
A[2] => LessThan0.IN6
A[2] => Equal4.IN5
A[2] => Add2.IN14
A[2] => Add4.IN6
A[2] => Add5.IN7
A[2] => SUM.DATAB
A[2] => SUM[2].DATAB
A[2] => Add1.IN7
A[2] => Add3.IN6
A[3] => Add0.IN15
A[3] => SUM.DATAB
A[3] => Equal0.IN14
A[3] => Equal2.IN12
A[3] => LessThan0.IN5
A[3] => Equal4.IN4
A[3] => Add2.IN13
A[3] => Add4.IN5
A[3] => Add5.IN6
A[3] => SUM.DATAB
A[3] => SUM[3].DATAB
A[3] => Add1.IN6
A[3] => Add3.IN5
A[4] => Add0.IN14
A[4] => SUM.DATAB
A[4] => Equal0.IN13
A[4] => Equal2.IN11
A[4] => LessThan0.IN4
A[4] => Equal4.IN3
A[4] => Add2.IN12
A[4] => Add4.IN4
A[4] => Add5.IN5
A[4] => SUM.DATAB
A[4] => SUM[4].DATAB
A[4] => Add1.IN5
A[4] => Add3.IN4
A[5] => Add0.IN13
A[5] => SUM.DATAB
A[5] => Equal0.IN12
A[5] => Equal2.IN10
A[5] => LessThan0.IN3
A[5] => Equal4.IN2
A[5] => Add2.IN11
A[5] => Add4.IN3
A[5] => Add5.IN4
A[5] => SUM.DATAB
A[5] => SUM[5].DATAB
A[5] => Add1.IN4
A[5] => Add3.IN3
A[6] => Add0.IN12
A[6] => SUM.DATAB
A[6] => Equal0.IN11
A[6] => Equal2.IN9
A[6] => LessThan0.IN2
A[6] => Equal4.IN1
A[6] => Add2.IN10
A[6] => Add4.IN2
A[6] => Add5.IN3
A[6] => SUM.DATAB
A[6] => SUM[6].DATAB
A[6] => Add1.IN3
A[6] => Add3.IN2
A[7] => Add0.IN11
A[7] => SUM.DATAB
A[7] => Equal0.IN10
A[7] => Equal2.IN8
A[7] => LessThan0.IN1
A[7] => Equal4.IN0
A[7] => Add2.IN9
A[7] => Add4.IN1
A[7] => Add5.IN2
A[7] => SUM.DATAB
A[7] => SUM[7].DATAB
A[7] => Add1.IN2
A[7] => Add3.IN1
A[8] => process_0.IN0
A[8] => process_0.IN0
A[8] => Add0.IN10
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => Equal0.IN9
A[8] => Add5.IN1
A[8] => SUM.DATAB
A[8] => Add1.IN1
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAB
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAA
A[9] => SUM.DATAB
B[0] => Add1.IN18
B[0] => SUM.DATAA
B[0] => Equal1.IN17
B[0] => Equal3.IN15
B[0] => LessThan0.IN16
B[0] => Equal4.IN15
B[0] => Add3.IN16
B[0] => Add4.IN16
B[0] => Add5.IN18
B[0] => SUM.DATAB
B[0] => Add0.IN9
B[0] => Add2.IN8
B[1] => Add1.IN17
B[1] => SUM.DATAA
B[1] => Equal1.IN16
B[1] => Equal3.IN14
B[1] => LessThan0.IN15
B[1] => Equal4.IN14
B[1] => Add3.IN15
B[1] => Add4.IN15
B[1] => Add5.IN17
B[1] => SUM.DATAB
B[1] => Add0.IN8
B[1] => Add2.IN7
B[2] => Add1.IN16
B[2] => SUM.DATAA
B[2] => Equal1.IN15
B[2] => Equal3.IN13
B[2] => LessThan0.IN14
B[2] => Equal4.IN13
B[2] => Add3.IN14
B[2] => Add4.IN14
B[2] => Add5.IN16
B[2] => SUM.DATAB
B[2] => Add0.IN7
B[2] => Add2.IN6
B[3] => Add1.IN15
B[3] => SUM.DATAA
B[3] => Equal1.IN14
B[3] => Equal3.IN12
B[3] => LessThan0.IN13
B[3] => Equal4.IN12
B[3] => Add3.IN13
B[3] => Add4.IN13
B[3] => Add5.IN15
B[3] => SUM.DATAB
B[3] => Add0.IN6
B[3] => Add2.IN5
B[4] => Add1.IN14
B[4] => SUM.DATAA
B[4] => Equal1.IN13
B[4] => Equal3.IN11
B[4] => LessThan0.IN12
B[4] => Equal4.IN11
B[4] => Add3.IN12
B[4] => Add4.IN12
B[4] => Add5.IN14
B[4] => SUM.DATAB
B[4] => Add0.IN5
B[4] => Add2.IN4
B[5] => Add1.IN13
B[5] => SUM.DATAA
B[5] => Equal1.IN12
B[5] => Equal3.IN10
B[5] => LessThan0.IN11
B[5] => Equal4.IN10
B[5] => Add3.IN11
B[5] => Add4.IN11
B[5] => Add5.IN13
B[5] => SUM.DATAB
B[5] => Add0.IN4
B[5] => Add2.IN3
B[6] => Add1.IN12
B[6] => SUM.DATAA
B[6] => Equal1.IN11
B[6] => Equal3.IN9
B[6] => LessThan0.IN10
B[6] => Equal4.IN9
B[6] => Add3.IN10
B[6] => Add4.IN10
B[6] => Add5.IN12
B[6] => SUM.DATAB
B[6] => Add0.IN3
B[6] => Add2.IN2
B[7] => Add1.IN11
B[7] => SUM.DATAA
B[7] => Equal1.IN10
B[7] => Equal3.IN8
B[7] => LessThan0.IN9
B[7] => Equal4.IN8
B[7] => Add3.IN9
B[7] => Add4.IN9
B[7] => Add5.IN11
B[7] => SUM.DATAB
B[7] => Add0.IN2
B[7] => Add2.IN1
B[8] => process_0.IN1
B[8] => process_0.IN1
B[8] => Add1.IN10
B[8] => SUM.DATAA
B[8] => Equal1.IN9
B[8] => Add5.IN10
B[8] => SUM.DATAB
B[8] => Add0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAB
SUM[0] <= SUM[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[1] <= SUM[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[2] <= SUM[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[3] <= SUM[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[4] <= SUM[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[5] <= SUM[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[6] <= SUM[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[7] <= SUM[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[8] <= SUM[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[9] <= SUM[9]$latch.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H3_1|adder:ADDreal2
A[0] => Add0.IN18
A[0] => SUM.DATAB
A[0] => Equal0.IN17
A[0] => Equal2.IN15
A[0] => LessThan0.IN8
A[0] => Equal4.IN7
A[0] => Add2.IN16
A[0] => Add4.IN8
A[0] => Add5.IN9
A[0] => SUM.DATAB
A[0] => SUM[0].DATAB
A[0] => Add1.IN9
A[0] => Add3.IN8
A[1] => Add0.IN17
A[1] => SUM.DATAB
A[1] => Equal0.IN16
A[1] => Equal2.IN14
A[1] => LessThan0.IN7
A[1] => Equal4.IN6
A[1] => Add2.IN15
A[1] => Add4.IN7
A[1] => Add5.IN8
A[1] => SUM.DATAB
A[1] => SUM[1].DATAB
A[1] => Add1.IN8
A[1] => Add3.IN7
A[2] => Add0.IN16
A[2] => SUM.DATAB
A[2] => Equal0.IN15
A[2] => Equal2.IN13
A[2] => LessThan0.IN6
A[2] => Equal4.IN5
A[2] => Add2.IN14
A[2] => Add4.IN6
A[2] => Add5.IN7
A[2] => SUM.DATAB
A[2] => SUM[2].DATAB
A[2] => Add1.IN7
A[2] => Add3.IN6
A[3] => Add0.IN15
A[3] => SUM.DATAB
A[3] => Equal0.IN14
A[3] => Equal2.IN12
A[3] => LessThan0.IN5
A[3] => Equal4.IN4
A[3] => Add2.IN13
A[3] => Add4.IN5
A[3] => Add5.IN6
A[3] => SUM.DATAB
A[3] => SUM[3].DATAB
A[3] => Add1.IN6
A[3] => Add3.IN5
A[4] => Add0.IN14
A[4] => SUM.DATAB
A[4] => Equal0.IN13
A[4] => Equal2.IN11
A[4] => LessThan0.IN4
A[4] => Equal4.IN3
A[4] => Add2.IN12
A[4] => Add4.IN4
A[4] => Add5.IN5
A[4] => SUM.DATAB
A[4] => SUM[4].DATAB
A[4] => Add1.IN5
A[4] => Add3.IN4
A[5] => Add0.IN13
A[5] => SUM.DATAB
A[5] => Equal0.IN12
A[5] => Equal2.IN10
A[5] => LessThan0.IN3
A[5] => Equal4.IN2
A[5] => Add2.IN11
A[5] => Add4.IN3
A[5] => Add5.IN4
A[5] => SUM.DATAB
A[5] => SUM[5].DATAB
A[5] => Add1.IN4
A[5] => Add3.IN3
A[6] => Add0.IN12
A[6] => SUM.DATAB
A[6] => Equal0.IN11
A[6] => Equal2.IN9
A[6] => LessThan0.IN2
A[6] => Equal4.IN1
A[6] => Add2.IN10
A[6] => Add4.IN2
A[6] => Add5.IN3
A[6] => SUM.DATAB
A[6] => SUM[6].DATAB
A[6] => Add1.IN3
A[6] => Add3.IN2
A[7] => Add0.IN11
A[7] => SUM.DATAB
A[7] => Equal0.IN10
A[7] => Equal2.IN8
A[7] => LessThan0.IN1
A[7] => Equal4.IN0
A[7] => Add2.IN9
A[7] => Add4.IN1
A[7] => Add5.IN2
A[7] => SUM.DATAB
A[7] => SUM[7].DATAB
A[7] => Add1.IN2
A[7] => Add3.IN1
A[8] => process_0.IN0
A[8] => process_0.IN0
A[8] => Add0.IN10
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => Equal0.IN9
A[8] => Add5.IN1
A[8] => SUM.DATAB
A[8] => Add1.IN1
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAB
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAA
A[9] => SUM.DATAB
B[0] => Add1.IN18
B[0] => SUM.DATAA
B[0] => Equal1.IN17
B[0] => Equal3.IN15
B[0] => LessThan0.IN16
B[0] => Equal4.IN15
B[0] => Add3.IN16
B[0] => Add4.IN16
B[0] => Add5.IN18
B[0] => SUM.DATAB
B[0] => Add0.IN9
B[0] => Add2.IN8
B[1] => Add1.IN17
B[1] => SUM.DATAA
B[1] => Equal1.IN16
B[1] => Equal3.IN14
B[1] => LessThan0.IN15
B[1] => Equal4.IN14
B[1] => Add3.IN15
B[1] => Add4.IN15
B[1] => Add5.IN17
B[1] => SUM.DATAB
B[1] => Add0.IN8
B[1] => Add2.IN7
B[2] => Add1.IN16
B[2] => SUM.DATAA
B[2] => Equal1.IN15
B[2] => Equal3.IN13
B[2] => LessThan0.IN14
B[2] => Equal4.IN13
B[2] => Add3.IN14
B[2] => Add4.IN14
B[2] => Add5.IN16
B[2] => SUM.DATAB
B[2] => Add0.IN7
B[2] => Add2.IN6
B[3] => Add1.IN15
B[3] => SUM.DATAA
B[3] => Equal1.IN14
B[3] => Equal3.IN12
B[3] => LessThan0.IN13
B[3] => Equal4.IN12
B[3] => Add3.IN13
B[3] => Add4.IN13
B[3] => Add5.IN15
B[3] => SUM.DATAB
B[3] => Add0.IN6
B[3] => Add2.IN5
B[4] => Add1.IN14
B[4] => SUM.DATAA
B[4] => Equal1.IN13
B[4] => Equal3.IN11
B[4] => LessThan0.IN12
B[4] => Equal4.IN11
B[4] => Add3.IN12
B[4] => Add4.IN12
B[4] => Add5.IN14
B[4] => SUM.DATAB
B[4] => Add0.IN5
B[4] => Add2.IN4
B[5] => Add1.IN13
B[5] => SUM.DATAA
B[5] => Equal1.IN12
B[5] => Equal3.IN10
B[5] => LessThan0.IN11
B[5] => Equal4.IN10
B[5] => Add3.IN11
B[5] => Add4.IN11
B[5] => Add5.IN13
B[5] => SUM.DATAB
B[5] => Add0.IN4
B[5] => Add2.IN3
B[6] => Add1.IN12
B[6] => SUM.DATAA
B[6] => Equal1.IN11
B[6] => Equal3.IN9
B[6] => LessThan0.IN10
B[6] => Equal4.IN9
B[6] => Add3.IN10
B[6] => Add4.IN10
B[6] => Add5.IN12
B[6] => SUM.DATAB
B[6] => Add0.IN3
B[6] => Add2.IN2
B[7] => Add1.IN11
B[7] => SUM.DATAA
B[7] => Equal1.IN10
B[7] => Equal3.IN8
B[7] => LessThan0.IN9
B[7] => Equal4.IN8
B[7] => Add3.IN9
B[7] => Add4.IN9
B[7] => Add5.IN11
B[7] => SUM.DATAB
B[7] => Add0.IN2
B[7] => Add2.IN1
B[8] => process_0.IN1
B[8] => process_0.IN1
B[8] => Add1.IN10
B[8] => SUM.DATAA
B[8] => Equal1.IN9
B[8] => Add5.IN10
B[8] => SUM.DATAB
B[8] => Add0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAB
SUM[0] <= SUM[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[1] <= SUM[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[2] <= SUM[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[3] <= SUM[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[4] <= SUM[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[5] <= SUM[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[6] <= SUM[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[7] <= SUM[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[8] <= SUM[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[9] <= SUM[9]$latch.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|HADAMARDgate:H3_1|adder:ADDim2
A[0] => Add0.IN18
A[0] => SUM.DATAB
A[0] => Equal0.IN17
A[0] => Equal2.IN15
A[0] => LessThan0.IN8
A[0] => Equal4.IN7
A[0] => Add2.IN16
A[0] => Add4.IN8
A[0] => Add5.IN9
A[0] => SUM.DATAB
A[0] => SUM[0].DATAB
A[0] => Add1.IN9
A[0] => Add3.IN8
A[1] => Add0.IN17
A[1] => SUM.DATAB
A[1] => Equal0.IN16
A[1] => Equal2.IN14
A[1] => LessThan0.IN7
A[1] => Equal4.IN6
A[1] => Add2.IN15
A[1] => Add4.IN7
A[1] => Add5.IN8
A[1] => SUM.DATAB
A[1] => SUM[1].DATAB
A[1] => Add1.IN8
A[1] => Add3.IN7
A[2] => Add0.IN16
A[2] => SUM.DATAB
A[2] => Equal0.IN15
A[2] => Equal2.IN13
A[2] => LessThan0.IN6
A[2] => Equal4.IN5
A[2] => Add2.IN14
A[2] => Add4.IN6
A[2] => Add5.IN7
A[2] => SUM.DATAB
A[2] => SUM[2].DATAB
A[2] => Add1.IN7
A[2] => Add3.IN6
A[3] => Add0.IN15
A[3] => SUM.DATAB
A[3] => Equal0.IN14
A[3] => Equal2.IN12
A[3] => LessThan0.IN5
A[3] => Equal4.IN4
A[3] => Add2.IN13
A[3] => Add4.IN5
A[3] => Add5.IN6
A[3] => SUM.DATAB
A[3] => SUM[3].DATAB
A[3] => Add1.IN6
A[3] => Add3.IN5
A[4] => Add0.IN14
A[4] => SUM.DATAB
A[4] => Equal0.IN13
A[4] => Equal2.IN11
A[4] => LessThan0.IN4
A[4] => Equal4.IN3
A[4] => Add2.IN12
A[4] => Add4.IN4
A[4] => Add5.IN5
A[4] => SUM.DATAB
A[4] => SUM[4].DATAB
A[4] => Add1.IN5
A[4] => Add3.IN4
A[5] => Add0.IN13
A[5] => SUM.DATAB
A[5] => Equal0.IN12
A[5] => Equal2.IN10
A[5] => LessThan0.IN3
A[5] => Equal4.IN2
A[5] => Add2.IN11
A[5] => Add4.IN3
A[5] => Add5.IN4
A[5] => SUM.DATAB
A[5] => SUM[5].DATAB
A[5] => Add1.IN4
A[5] => Add3.IN3
A[6] => Add0.IN12
A[6] => SUM.DATAB
A[6] => Equal0.IN11
A[6] => Equal2.IN9
A[6] => LessThan0.IN2
A[6] => Equal4.IN1
A[6] => Add2.IN10
A[6] => Add4.IN2
A[6] => Add5.IN3
A[6] => SUM.DATAB
A[6] => SUM[6].DATAB
A[6] => Add1.IN3
A[6] => Add3.IN2
A[7] => Add0.IN11
A[7] => SUM.DATAB
A[7] => Equal0.IN10
A[7] => Equal2.IN8
A[7] => LessThan0.IN1
A[7] => Equal4.IN0
A[7] => Add2.IN9
A[7] => Add4.IN1
A[7] => Add5.IN2
A[7] => SUM.DATAB
A[7] => SUM[7].DATAB
A[7] => Add1.IN2
A[7] => Add3.IN1
A[8] => process_0.IN0
A[8] => process_0.IN0
A[8] => Add0.IN10
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => SUM.OUTPUTSELECT
A[8] => Equal0.IN9
A[8] => Add5.IN1
A[8] => SUM.DATAB
A[8] => Add1.IN1
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAB
A[9] => SUM.DATAB
A[9] => process_0.IN0
A[9] => SUM.DATAA
A[9] => SUM.DATAB
B[0] => Add1.IN18
B[0] => SUM.DATAA
B[0] => Equal1.IN17
B[0] => Equal3.IN15
B[0] => LessThan0.IN16
B[0] => Equal4.IN15
B[0] => Add3.IN16
B[0] => Add4.IN16
B[0] => Add5.IN18
B[0] => SUM.DATAB
B[0] => Add0.IN9
B[0] => Add2.IN8
B[1] => Add1.IN17
B[1] => SUM.DATAA
B[1] => Equal1.IN16
B[1] => Equal3.IN14
B[1] => LessThan0.IN15
B[1] => Equal4.IN14
B[1] => Add3.IN15
B[1] => Add4.IN15
B[1] => Add5.IN17
B[1] => SUM.DATAB
B[1] => Add0.IN8
B[1] => Add2.IN7
B[2] => Add1.IN16
B[2] => SUM.DATAA
B[2] => Equal1.IN15
B[2] => Equal3.IN13
B[2] => LessThan0.IN14
B[2] => Equal4.IN13
B[2] => Add3.IN14
B[2] => Add4.IN14
B[2] => Add5.IN16
B[2] => SUM.DATAB
B[2] => Add0.IN7
B[2] => Add2.IN6
B[3] => Add1.IN15
B[3] => SUM.DATAA
B[3] => Equal1.IN14
B[3] => Equal3.IN12
B[3] => LessThan0.IN13
B[3] => Equal4.IN12
B[3] => Add3.IN13
B[3] => Add4.IN13
B[3] => Add5.IN15
B[3] => SUM.DATAB
B[3] => Add0.IN6
B[3] => Add2.IN5
B[4] => Add1.IN14
B[4] => SUM.DATAA
B[4] => Equal1.IN13
B[4] => Equal3.IN11
B[4] => LessThan0.IN12
B[4] => Equal4.IN11
B[4] => Add3.IN12
B[4] => Add4.IN12
B[4] => Add5.IN14
B[4] => SUM.DATAB
B[4] => Add0.IN5
B[4] => Add2.IN4
B[5] => Add1.IN13
B[5] => SUM.DATAA
B[5] => Equal1.IN12
B[5] => Equal3.IN10
B[5] => LessThan0.IN11
B[5] => Equal4.IN10
B[5] => Add3.IN11
B[5] => Add4.IN11
B[5] => Add5.IN13
B[5] => SUM.DATAB
B[5] => Add0.IN4
B[5] => Add2.IN3
B[6] => Add1.IN12
B[6] => SUM.DATAA
B[6] => Equal1.IN11
B[6] => Equal3.IN9
B[6] => LessThan0.IN10
B[6] => Equal4.IN9
B[6] => Add3.IN10
B[6] => Add4.IN10
B[6] => Add5.IN12
B[6] => SUM.DATAB
B[6] => Add0.IN3
B[6] => Add2.IN2
B[7] => Add1.IN11
B[7] => SUM.DATAA
B[7] => Equal1.IN10
B[7] => Equal3.IN8
B[7] => LessThan0.IN9
B[7] => Equal4.IN8
B[7] => Add3.IN9
B[7] => Add4.IN9
B[7] => Add5.IN11
B[7] => SUM.DATAB
B[7] => Add0.IN2
B[7] => Add2.IN1
B[8] => process_0.IN1
B[8] => process_0.IN1
B[8] => Add1.IN10
B[8] => SUM.DATAA
B[8] => Equal1.IN9
B[8] => Add5.IN10
B[8] => SUM.DATAB
B[8] => Add0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAA
B[9] => process_0.IN1
B[9] => SUM.DATAB
SUM[0] <= SUM[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[1] <= SUM[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[2] <= SUM[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[3] <= SUM[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[4] <= SUM[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[5] <= SUM[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[6] <= SUM[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[7] <= SUM[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[8] <= SUM[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
SUM[9] <= SUM[9]$latch.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|quantumFFT3:QC|QuantumRegister:REG5
input[0].beta.imaginary[0] => output[0].beta.imaginary[0]~reg0.DATAIN
input[0].beta.imaginary[1] => output[0].beta.imaginary[1]~reg0.DATAIN
input[0].beta.imaginary[2] => output[0].beta.imaginary[2]~reg0.DATAIN
input[0].beta.imaginary[3] => output[0].beta.imaginary[3]~reg0.DATAIN
input[0].beta.imaginary[4] => output[0].beta.imaginary[4]~reg0.DATAIN
input[0].beta.imaginary[5] => output[0].beta.imaginary[5]~reg0.DATAIN
input[0].beta.imaginary[6] => output[0].beta.imaginary[6]~reg0.DATAIN
input[0].beta.imaginary[7] => output[0].beta.imaginary[7]~reg0.DATAIN
input[0].beta.imaginary[8] => output[0].beta.imaginary[8]~reg0.DATAIN
input[0].beta.imaginary[9] => output[0].beta.imaginary[9]~reg0.DATAIN
input[0].beta.real[0] => output[0].beta.real[0]~reg0.DATAIN
input[0].beta.real[1] => output[0].beta.real[1]~reg0.DATAIN
input[0].beta.real[2] => output[0].beta.real[2]~reg0.DATAIN
input[0].beta.real[3] => output[0].beta.real[3]~reg0.DATAIN
input[0].beta.real[4] => output[0].beta.real[4]~reg0.DATAIN
input[0].beta.real[5] => output[0].beta.real[5]~reg0.DATAIN
input[0].beta.real[6] => output[0].beta.real[6]~reg0.DATAIN
input[0].beta.real[7] => output[0].beta.real[7]~reg0.DATAIN
input[0].beta.real[8] => output[0].beta.real[8]~reg0.DATAIN
input[0].beta.real[9] => output[0].beta.real[9]~reg0.DATAIN
input[0].alpha.imaginary[0] => output[0].alpha.imaginary[0]~reg0.DATAIN
input[0].alpha.imaginary[1] => output[0].alpha.imaginary[1]~reg0.DATAIN
input[0].alpha.imaginary[2] => output[0].alpha.imaginary[2]~reg0.DATAIN
input[0].alpha.imaginary[3] => output[0].alpha.imaginary[3]~reg0.DATAIN
input[0].alpha.imaginary[4] => output[0].alpha.imaginary[4]~reg0.DATAIN
input[0].alpha.imaginary[5] => output[0].alpha.imaginary[5]~reg0.DATAIN
input[0].alpha.imaginary[6] => output[0].alpha.imaginary[6]~reg0.DATAIN
input[0].alpha.imaginary[7] => output[0].alpha.imaginary[7]~reg0.DATAIN
input[0].alpha.imaginary[8] => output[0].alpha.imaginary[8]~reg0.DATAIN
input[0].alpha.imaginary[9] => output[0].alpha.imaginary[9]~reg0.DATAIN
input[0].alpha.real[0] => output[0].alpha.real[0]~reg0.DATAIN
input[0].alpha.real[1] => output[0].alpha.real[1]~reg0.DATAIN
input[0].alpha.real[2] => output[0].alpha.real[2]~reg0.DATAIN
input[0].alpha.real[3] => output[0].alpha.real[3]~reg0.DATAIN
input[0].alpha.real[4] => output[0].alpha.real[4]~reg0.DATAIN
input[0].alpha.real[5] => output[0].alpha.real[5]~reg0.DATAIN
input[0].alpha.real[6] => output[0].alpha.real[6]~reg0.DATAIN
input[0].alpha.real[7] => output[0].alpha.real[7]~reg0.DATAIN
input[0].alpha.real[8] => output[0].alpha.real[8]~reg0.DATAIN
input[0].alpha.real[9] => output[0].alpha.real[9]~reg0.DATAIN
input[1].beta.imaginary[0] => output[1].beta.imaginary[0]~reg0.DATAIN
input[1].beta.imaginary[1] => output[1].beta.imaginary[1]~reg0.DATAIN
input[1].beta.imaginary[2] => output[1].beta.imaginary[2]~reg0.DATAIN
input[1].beta.imaginary[3] => output[1].beta.imaginary[3]~reg0.DATAIN
input[1].beta.imaginary[4] => output[1].beta.imaginary[4]~reg0.DATAIN
input[1].beta.imaginary[5] => output[1].beta.imaginary[5]~reg0.DATAIN
input[1].beta.imaginary[6] => output[1].beta.imaginary[6]~reg0.DATAIN
input[1].beta.imaginary[7] => output[1].beta.imaginary[7]~reg0.DATAIN
input[1].beta.imaginary[8] => output[1].beta.imaginary[8]~reg0.DATAIN
input[1].beta.imaginary[9] => output[1].beta.imaginary[9]~reg0.DATAIN
input[1].beta.real[0] => output[1].beta.real[0]~reg0.DATAIN
input[1].beta.real[1] => output[1].beta.real[1]~reg0.DATAIN
input[1].beta.real[2] => output[1].beta.real[2]~reg0.DATAIN
input[1].beta.real[3] => output[1].beta.real[3]~reg0.DATAIN
input[1].beta.real[4] => output[1].beta.real[4]~reg0.DATAIN
input[1].beta.real[5] => output[1].beta.real[5]~reg0.DATAIN
input[1].beta.real[6] => output[1].beta.real[6]~reg0.DATAIN
input[1].beta.real[7] => output[1].beta.real[7]~reg0.DATAIN
input[1].beta.real[8] => output[1].beta.real[8]~reg0.DATAIN
input[1].beta.real[9] => output[1].beta.real[9]~reg0.DATAIN
input[1].alpha.imaginary[0] => output[1].alpha.imaginary[0]~reg0.DATAIN
input[1].alpha.imaginary[1] => output[1].alpha.imaginary[1]~reg0.DATAIN
input[1].alpha.imaginary[2] => output[1].alpha.imaginary[2]~reg0.DATAIN
input[1].alpha.imaginary[3] => output[1].alpha.imaginary[3]~reg0.DATAIN
input[1].alpha.imaginary[4] => output[1].alpha.imaginary[4]~reg0.DATAIN
input[1].alpha.imaginary[5] => output[1].alpha.imaginary[5]~reg0.DATAIN
input[1].alpha.imaginary[6] => output[1].alpha.imaginary[6]~reg0.DATAIN
input[1].alpha.imaginary[7] => output[1].alpha.imaginary[7]~reg0.DATAIN
input[1].alpha.imaginary[8] => output[1].alpha.imaginary[8]~reg0.DATAIN
input[1].alpha.imaginary[9] => output[1].alpha.imaginary[9]~reg0.DATAIN
input[1].alpha.real[0] => output[1].alpha.real[0]~reg0.DATAIN
input[1].alpha.real[1] => output[1].alpha.real[1]~reg0.DATAIN
input[1].alpha.real[2] => output[1].alpha.real[2]~reg0.DATAIN
input[1].alpha.real[3] => output[1].alpha.real[3]~reg0.DATAIN
input[1].alpha.real[4] => output[1].alpha.real[4]~reg0.DATAIN
input[1].alpha.real[5] => output[1].alpha.real[5]~reg0.DATAIN
input[1].alpha.real[6] => output[1].alpha.real[6]~reg0.DATAIN
input[1].alpha.real[7] => output[1].alpha.real[7]~reg0.DATAIN
input[1].alpha.real[8] => output[1].alpha.real[8]~reg0.DATAIN
input[1].alpha.real[9] => output[1].alpha.real[9]~reg0.DATAIN
input[2].beta.imaginary[0] => output[2].beta.imaginary[0]~reg0.DATAIN
input[2].beta.imaginary[1] => output[2].beta.imaginary[1]~reg0.DATAIN
input[2].beta.imaginary[2] => output[2].beta.imaginary[2]~reg0.DATAIN
input[2].beta.imaginary[3] => output[2].beta.imaginary[3]~reg0.DATAIN
input[2].beta.imaginary[4] => output[2].beta.imaginary[4]~reg0.DATAIN
input[2].beta.imaginary[5] => output[2].beta.imaginary[5]~reg0.DATAIN
input[2].beta.imaginary[6] => output[2].beta.imaginary[6]~reg0.DATAIN
input[2].beta.imaginary[7] => output[2].beta.imaginary[7]~reg0.DATAIN
input[2].beta.imaginary[8] => output[2].beta.imaginary[8]~reg0.DATAIN
input[2].beta.imaginary[9] => output[2].beta.imaginary[9]~reg0.DATAIN
input[2].beta.real[0] => output[2].beta.real[0]~reg0.DATAIN
input[2].beta.real[1] => output[2].beta.real[1]~reg0.DATAIN
input[2].beta.real[2] => output[2].beta.real[2]~reg0.DATAIN
input[2].beta.real[3] => output[2].beta.real[3]~reg0.DATAIN
input[2].beta.real[4] => output[2].beta.real[4]~reg0.DATAIN
input[2].beta.real[5] => output[2].beta.real[5]~reg0.DATAIN
input[2].beta.real[6] => output[2].beta.real[6]~reg0.DATAIN
input[2].beta.real[7] => output[2].beta.real[7]~reg0.DATAIN
input[2].beta.real[8] => output[2].beta.real[8]~reg0.DATAIN
input[2].beta.real[9] => output[2].beta.real[9]~reg0.DATAIN
input[2].alpha.imaginary[0] => output[2].alpha.imaginary[0]~reg0.DATAIN
input[2].alpha.imaginary[1] => output[2].alpha.imaginary[1]~reg0.DATAIN
input[2].alpha.imaginary[2] => output[2].alpha.imaginary[2]~reg0.DATAIN
input[2].alpha.imaginary[3] => output[2].alpha.imaginary[3]~reg0.DATAIN
input[2].alpha.imaginary[4] => output[2].alpha.imaginary[4]~reg0.DATAIN
input[2].alpha.imaginary[5] => output[2].alpha.imaginary[5]~reg0.DATAIN
input[2].alpha.imaginary[6] => output[2].alpha.imaginary[6]~reg0.DATAIN
input[2].alpha.imaginary[7] => output[2].alpha.imaginary[7]~reg0.DATAIN
input[2].alpha.imaginary[8] => output[2].alpha.imaginary[8]~reg0.DATAIN
input[2].alpha.imaginary[9] => output[2].alpha.imaginary[9]~reg0.DATAIN
input[2].alpha.real[0] => output[2].alpha.real[0]~reg0.DATAIN
input[2].alpha.real[1] => output[2].alpha.real[1]~reg0.DATAIN
input[2].alpha.real[2] => output[2].alpha.real[2]~reg0.DATAIN
input[2].alpha.real[3] => output[2].alpha.real[3]~reg0.DATAIN
input[2].alpha.real[4] => output[2].alpha.real[4]~reg0.DATAIN
input[2].alpha.real[5] => output[2].alpha.real[5]~reg0.DATAIN
input[2].alpha.real[6] => output[2].alpha.real[6]~reg0.DATAIN
input[2].alpha.real[7] => output[2].alpha.real[7]~reg0.DATAIN
input[2].alpha.real[8] => output[2].alpha.real[8]~reg0.DATAIN
input[2].alpha.real[9] => output[2].alpha.real[9]~reg0.DATAIN
clock => output[0].beta.imaginary[0]~reg0.CLK
clock => output[0].beta.imaginary[1]~reg0.CLK
clock => output[0].beta.imaginary[2]~reg0.CLK
clock => output[0].beta.imaginary[3]~reg0.CLK
clock => output[0].beta.imaginary[4]~reg0.CLK
clock => output[0].beta.imaginary[5]~reg0.CLK
clock => output[0].beta.imaginary[6]~reg0.CLK
clock => output[0].beta.imaginary[7]~reg0.CLK
clock => output[0].beta.imaginary[8]~reg0.CLK
clock => output[0].beta.imaginary[9]~reg0.CLK
clock => output[0].beta.real[0]~reg0.CLK
clock => output[0].beta.real[1]~reg0.CLK
clock => output[0].beta.real[2]~reg0.CLK
clock => output[0].beta.real[3]~reg0.CLK
clock => output[0].beta.real[4]~reg0.CLK
clock => output[0].beta.real[5]~reg0.CLK
clock => output[0].beta.real[6]~reg0.CLK
clock => output[0].beta.real[7]~reg0.CLK
clock => output[0].beta.real[8]~reg0.CLK
clock => output[0].beta.real[9]~reg0.CLK
clock => output[0].alpha.imaginary[0]~reg0.CLK
clock => output[0].alpha.imaginary[1]~reg0.CLK
clock => output[0].alpha.imaginary[2]~reg0.CLK
clock => output[0].alpha.imaginary[3]~reg0.CLK
clock => output[0].alpha.imaginary[4]~reg0.CLK
clock => output[0].alpha.imaginary[5]~reg0.CLK
clock => output[0].alpha.imaginary[6]~reg0.CLK
clock => output[0].alpha.imaginary[7]~reg0.CLK
clock => output[0].alpha.imaginary[8]~reg0.CLK
clock => output[0].alpha.imaginary[9]~reg0.CLK
clock => output[0].alpha.real[0]~reg0.CLK
clock => output[0].alpha.real[1]~reg0.CLK
clock => output[0].alpha.real[2]~reg0.CLK
clock => output[0].alpha.real[3]~reg0.CLK
clock => output[0].alpha.real[4]~reg0.CLK
clock => output[0].alpha.real[5]~reg0.CLK
clock => output[0].alpha.real[6]~reg0.CLK
clock => output[0].alpha.real[7]~reg0.CLK
clock => output[0].alpha.real[8]~reg0.CLK
clock => output[0].alpha.real[9]~reg0.CLK
clock => output[1].beta.imaginary[0]~reg0.CLK
clock => output[1].beta.imaginary[1]~reg0.CLK
clock => output[1].beta.imaginary[2]~reg0.CLK
clock => output[1].beta.imaginary[3]~reg0.CLK
clock => output[1].beta.imaginary[4]~reg0.CLK
clock => output[1].beta.imaginary[5]~reg0.CLK
clock => output[1].beta.imaginary[6]~reg0.CLK
clock => output[1].beta.imaginary[7]~reg0.CLK
clock => output[1].beta.imaginary[8]~reg0.CLK
clock => output[1].beta.imaginary[9]~reg0.CLK
clock => output[1].beta.real[0]~reg0.CLK
clock => output[1].beta.real[1]~reg0.CLK
clock => output[1].beta.real[2]~reg0.CLK
clock => output[1].beta.real[3]~reg0.CLK
clock => output[1].beta.real[4]~reg0.CLK
clock => output[1].beta.real[5]~reg0.CLK
clock => output[1].beta.real[6]~reg0.CLK
clock => output[1].beta.real[7]~reg0.CLK
clock => output[1].beta.real[8]~reg0.CLK
clock => output[1].beta.real[9]~reg0.CLK
clock => output[1].alpha.imaginary[0]~reg0.CLK
clock => output[1].alpha.imaginary[1]~reg0.CLK
clock => output[1].alpha.imaginary[2]~reg0.CLK
clock => output[1].alpha.imaginary[3]~reg0.CLK
clock => output[1].alpha.imaginary[4]~reg0.CLK
clock => output[1].alpha.imaginary[5]~reg0.CLK
clock => output[1].alpha.imaginary[6]~reg0.CLK
clock => output[1].alpha.imaginary[7]~reg0.CLK
clock => output[1].alpha.imaginary[8]~reg0.CLK
clock => output[1].alpha.imaginary[9]~reg0.CLK
clock => output[1].alpha.real[0]~reg0.CLK
clock => output[1].alpha.real[1]~reg0.CLK
clock => output[1].alpha.real[2]~reg0.CLK
clock => output[1].alpha.real[3]~reg0.CLK
clock => output[1].alpha.real[4]~reg0.CLK
clock => output[1].alpha.real[5]~reg0.CLK
clock => output[1].alpha.real[6]~reg0.CLK
clock => output[1].alpha.real[7]~reg0.CLK
clock => output[1].alpha.real[8]~reg0.CLK
clock => output[1].alpha.real[9]~reg0.CLK
clock => output[2].beta.imaginary[0]~reg0.CLK
clock => output[2].beta.imaginary[1]~reg0.CLK
clock => output[2].beta.imaginary[2]~reg0.CLK
clock => output[2].beta.imaginary[3]~reg0.CLK
clock => output[2].beta.imaginary[4]~reg0.CLK
clock => output[2].beta.imaginary[5]~reg0.CLK
clock => output[2].beta.imaginary[6]~reg0.CLK
clock => output[2].beta.imaginary[7]~reg0.CLK
clock => output[2].beta.imaginary[8]~reg0.CLK
clock => output[2].beta.imaginary[9]~reg0.CLK
clock => output[2].beta.real[0]~reg0.CLK
clock => output[2].beta.real[1]~reg0.CLK
clock => output[2].beta.real[2]~reg0.CLK
clock => output[2].beta.real[3]~reg0.CLK
clock => output[2].beta.real[4]~reg0.CLK
clock => output[2].beta.real[5]~reg0.CLK
clock => output[2].beta.real[6]~reg0.CLK
clock => output[2].beta.real[7]~reg0.CLK
clock => output[2].beta.real[8]~reg0.CLK
clock => output[2].beta.real[9]~reg0.CLK
clock => output[2].alpha.imaginary[0]~reg0.CLK
clock => output[2].alpha.imaginary[1]~reg0.CLK
clock => output[2].alpha.imaginary[2]~reg0.CLK
clock => output[2].alpha.imaginary[3]~reg0.CLK
clock => output[2].alpha.imaginary[4]~reg0.CLK
clock => output[2].alpha.imaginary[5]~reg0.CLK
clock => output[2].alpha.imaginary[6]~reg0.CLK
clock => output[2].alpha.imaginary[7]~reg0.CLK
clock => output[2].alpha.imaginary[8]~reg0.CLK
clock => output[2].alpha.imaginary[9]~reg0.CLK
clock => output[2].alpha.real[0]~reg0.CLK
clock => output[2].alpha.real[1]~reg0.CLK
clock => output[2].alpha.real[2]~reg0.CLK
clock => output[2].alpha.real[3]~reg0.CLK
clock => output[2].alpha.real[4]~reg0.CLK
clock => output[2].alpha.real[5]~reg0.CLK
clock => output[2].alpha.real[6]~reg0.CLK
clock => output[2].alpha.real[7]~reg0.CLK
clock => output[2].alpha.real[8]~reg0.CLK
clock => output[2].alpha.real[9]~reg0.CLK
output[0].beta.imaginary[0] <= output[0].beta.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[1] <= output[0].beta.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[2] <= output[0].beta.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[3] <= output[0].beta.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[4] <= output[0].beta.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[5] <= output[0].beta.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[6] <= output[0].beta.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[7] <= output[0].beta.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[8] <= output[0].beta.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.imaginary[9] <= output[0].beta.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[0] <= output[0].beta.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[1] <= output[0].beta.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[2] <= output[0].beta.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[3] <= output[0].beta.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[4] <= output[0].beta.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[5] <= output[0].beta.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[6] <= output[0].beta.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[7] <= output[0].beta.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[8] <= output[0].beta.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].beta.real[9] <= output[0].beta.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[0] <= output[0].alpha.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[1] <= output[0].alpha.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[2] <= output[0].alpha.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[3] <= output[0].alpha.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[4] <= output[0].alpha.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[5] <= output[0].alpha.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[6] <= output[0].alpha.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[7] <= output[0].alpha.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[8] <= output[0].alpha.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.imaginary[9] <= output[0].alpha.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[0] <= output[0].alpha.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[1] <= output[0].alpha.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[2] <= output[0].alpha.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[3] <= output[0].alpha.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[4] <= output[0].alpha.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[5] <= output[0].alpha.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[6] <= output[0].alpha.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[7] <= output[0].alpha.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[8] <= output[0].alpha.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[0].alpha.real[9] <= output[0].alpha.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[0] <= output[1].beta.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[1] <= output[1].beta.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[2] <= output[1].beta.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[3] <= output[1].beta.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[4] <= output[1].beta.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[5] <= output[1].beta.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[6] <= output[1].beta.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[7] <= output[1].beta.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[8] <= output[1].beta.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.imaginary[9] <= output[1].beta.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[0] <= output[1].beta.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[1] <= output[1].beta.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[2] <= output[1].beta.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[3] <= output[1].beta.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[4] <= output[1].beta.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[5] <= output[1].beta.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[6] <= output[1].beta.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[7] <= output[1].beta.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[8] <= output[1].beta.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].beta.real[9] <= output[1].beta.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[0] <= output[1].alpha.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[1] <= output[1].alpha.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[2] <= output[1].alpha.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[3] <= output[1].alpha.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[4] <= output[1].alpha.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[5] <= output[1].alpha.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[6] <= output[1].alpha.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[7] <= output[1].alpha.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[8] <= output[1].alpha.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.imaginary[9] <= output[1].alpha.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[0] <= output[1].alpha.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[1] <= output[1].alpha.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[2] <= output[1].alpha.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[3] <= output[1].alpha.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[4] <= output[1].alpha.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[5] <= output[1].alpha.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[6] <= output[1].alpha.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[7] <= output[1].alpha.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[8] <= output[1].alpha.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1].alpha.real[9] <= output[1].alpha.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[0] <= output[2].beta.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[1] <= output[2].beta.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[2] <= output[2].beta.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[3] <= output[2].beta.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[4] <= output[2].beta.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[5] <= output[2].beta.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[6] <= output[2].beta.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[7] <= output[2].beta.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[8] <= output[2].beta.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.imaginary[9] <= output[2].beta.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[0] <= output[2].beta.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[1] <= output[2].beta.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[2] <= output[2].beta.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[3] <= output[2].beta.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[4] <= output[2].beta.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[5] <= output[2].beta.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[6] <= output[2].beta.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[7] <= output[2].beta.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[8] <= output[2].beta.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].beta.real[9] <= output[2].beta.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[0] <= output[2].alpha.imaginary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[1] <= output[2].alpha.imaginary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[2] <= output[2].alpha.imaginary[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[3] <= output[2].alpha.imaginary[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[4] <= output[2].alpha.imaginary[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[5] <= output[2].alpha.imaginary[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[6] <= output[2].alpha.imaginary[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[7] <= output[2].alpha.imaginary[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[8] <= output[2].alpha.imaginary[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.imaginary[9] <= output[2].alpha.imaginary[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[0] <= output[2].alpha.real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[1] <= output[2].alpha.real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[2] <= output[2].alpha.real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[3] <= output[2].alpha.real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[4] <= output[2].alpha.real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[5] <= output[2].alpha.real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[6] <= output[2].alpha.real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[7] <= output[2].alpha.real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[8] <= output[2].alpha.real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2].alpha.real[9] <= output[2].alpha.real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|clk_div:QC_clkdiv
in_clk => count[0].CLK
in_clk => count[1].CLK
in_clk => out_clk~reg0.CLK
enable => count[0].ENA
enable => out_clk~reg0.ENA
enable => count[1].ENA
reset => count[0].ACLR
reset => count[1].ACLR
reset => out_clk~reg0.ACLR
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|QC_ctrl:qc_control
start => Selector32.IN2
start => state.DATAB
clock => sendresult~reg0.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => state~1.DATAIN
reset => sendresult~reg0.ACLR
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => count[16].ACLR
reset => count[17].ACLR
reset => count[18].ACLR
reset => count[19].ACLR
reset => count[20].ACLR
reset => count[21].ACLR
reset => count[22].ACLR
reset => count[23].ACLR
reset => count[24].ACLR
reset => count[25].ACLR
reset => count[26].ACLR
reset => count[27].ACLR
reset => count[28].ACLR
reset => count[29].ACLR
reset => count[30].ACLR
reset => count[31].ACLR
reset => state~3.DATAIN
sendresult <= sendresult~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|qubit_mux:resultmux
input[0][0] => Mux19.IN7
input[0][1] => Mux18.IN7
input[0][2] => Mux17.IN7
input[0][3] => Mux16.IN7
input[0][4] => Mux15.IN7
input[0][5] => Mux14.IN7
input[0][6] => Mux13.IN7
input[0][7] => Mux12.IN7
input[0][8] => Mux11.IN7
input[0][9] => Mux10.IN7
input[0][10] => Mux9.IN7
input[0][11] => Mux8.IN7
input[0][12] => Mux7.IN7
input[0][13] => Mux6.IN7
input[0][14] => Mux5.IN7
input[0][15] => Mux4.IN7
input[0][16] => Mux3.IN7
input[0][17] => Mux2.IN7
input[0][18] => Mux1.IN7
input[0][19] => Mux0.IN7
input[1][0] => Mux19.IN6
input[1][1] => Mux18.IN6
input[1][2] => Mux17.IN6
input[1][3] => Mux16.IN6
input[1][4] => Mux15.IN6
input[1][5] => Mux14.IN6
input[1][6] => Mux13.IN6
input[1][7] => Mux12.IN6
input[1][8] => Mux11.IN6
input[1][9] => Mux10.IN6
input[1][10] => Mux9.IN6
input[1][11] => Mux8.IN6
input[1][12] => Mux7.IN6
input[1][13] => Mux6.IN6
input[1][14] => Mux5.IN6
input[1][15] => Mux4.IN6
input[1][16] => Mux3.IN6
input[1][17] => Mux2.IN6
input[1][18] => Mux1.IN6
input[1][19] => Mux0.IN6
input[2][0] => Mux19.IN5
input[2][1] => Mux18.IN5
input[2][2] => Mux17.IN5
input[2][3] => Mux16.IN5
input[2][4] => Mux15.IN5
input[2][5] => Mux14.IN5
input[2][6] => Mux13.IN5
input[2][7] => Mux12.IN5
input[2][8] => Mux11.IN5
input[2][9] => Mux10.IN5
input[2][10] => Mux9.IN5
input[2][11] => Mux8.IN5
input[2][12] => Mux7.IN5
input[2][13] => Mux6.IN5
input[2][14] => Mux5.IN5
input[2][15] => Mux4.IN5
input[2][16] => Mux3.IN5
input[2][17] => Mux2.IN5
input[2][18] => Mux1.IN5
input[2][19] => Mux0.IN5
input[3][0] => Mux19.IN4
input[3][1] => Mux18.IN4
input[3][2] => Mux17.IN4
input[3][3] => Mux16.IN4
input[3][4] => Mux15.IN4
input[3][5] => Mux14.IN4
input[3][6] => Mux13.IN4
input[3][7] => Mux12.IN4
input[3][8] => Mux11.IN4
input[3][9] => Mux10.IN4
input[3][10] => Mux9.IN4
input[3][11] => Mux8.IN4
input[3][12] => Mux7.IN4
input[3][13] => Mux6.IN4
input[3][14] => Mux5.IN4
input[3][15] => Mux4.IN4
input[3][16] => Mux3.IN4
input[3][17] => Mux2.IN4
input[3][18] => Mux1.IN4
input[3][19] => Mux0.IN4
input[4][0] => Mux19.IN3
input[4][1] => Mux18.IN3
input[4][2] => Mux17.IN3
input[4][3] => Mux16.IN3
input[4][4] => Mux15.IN3
input[4][5] => Mux14.IN3
input[4][6] => Mux13.IN3
input[4][7] => Mux12.IN3
input[4][8] => Mux11.IN3
input[4][9] => Mux10.IN3
input[4][10] => Mux9.IN3
input[4][11] => Mux8.IN3
input[4][12] => Mux7.IN3
input[4][13] => Mux6.IN3
input[4][14] => Mux5.IN3
input[4][15] => Mux4.IN3
input[4][16] => Mux3.IN3
input[4][17] => Mux2.IN3
input[4][18] => Mux1.IN3
input[4][19] => Mux0.IN3
input[5][0] => Mux19.IN2
input[5][1] => Mux18.IN2
input[5][2] => Mux17.IN2
input[5][3] => Mux16.IN2
input[5][4] => Mux15.IN2
input[5][5] => Mux14.IN2
input[5][6] => Mux13.IN2
input[5][7] => Mux12.IN2
input[5][8] => Mux11.IN2
input[5][9] => Mux10.IN2
input[5][10] => Mux9.IN2
input[5][11] => Mux8.IN2
input[5][12] => Mux7.IN2
input[5][13] => Mux6.IN2
input[5][14] => Mux5.IN2
input[5][15] => Mux4.IN2
input[5][16] => Mux3.IN2
input[5][17] => Mux2.IN2
input[5][18] => Mux1.IN2
input[5][19] => Mux0.IN2
input[6][0] => Mux19.IN1
input[6][1] => Mux18.IN1
input[6][2] => Mux17.IN1
input[6][3] => Mux16.IN1
input[6][4] => Mux15.IN1
input[6][5] => Mux14.IN1
input[6][6] => Mux13.IN1
input[6][7] => Mux12.IN1
input[6][8] => Mux11.IN1
input[6][9] => Mux10.IN1
input[6][10] => Mux9.IN1
input[6][11] => Mux8.IN1
input[6][12] => Mux7.IN1
input[6][13] => Mux6.IN1
input[6][14] => Mux5.IN1
input[6][15] => Mux4.IN1
input[6][16] => Mux3.IN1
input[6][17] => Mux2.IN1
input[6][18] => Mux1.IN1
input[6][19] => Mux0.IN1
address[0] => LessThan0.IN6
address[0] => Mux0.IN10
address[0] => Mux1.IN10
address[0] => Mux2.IN10
address[0] => Mux3.IN10
address[0] => Mux4.IN10
address[0] => Mux5.IN10
address[0] => Mux6.IN10
address[0] => Mux7.IN10
address[0] => Mux8.IN10
address[0] => Mux9.IN10
address[0] => Mux10.IN10
address[0] => Mux11.IN10
address[0] => Mux12.IN10
address[0] => Mux13.IN10
address[0] => Mux14.IN10
address[0] => Mux15.IN10
address[0] => Mux16.IN10
address[0] => Mux17.IN10
address[0] => Mux18.IN10
address[0] => Mux19.IN10
address[1] => LessThan0.IN5
address[1] => Mux0.IN9
address[1] => Mux1.IN9
address[1] => Mux2.IN9
address[1] => Mux3.IN9
address[1] => Mux4.IN9
address[1] => Mux5.IN9
address[1] => Mux6.IN9
address[1] => Mux7.IN9
address[1] => Mux8.IN9
address[1] => Mux9.IN9
address[1] => Mux10.IN9
address[1] => Mux11.IN9
address[1] => Mux12.IN9
address[1] => Mux13.IN9
address[1] => Mux14.IN9
address[1] => Mux15.IN9
address[1] => Mux16.IN9
address[1] => Mux17.IN9
address[1] => Mux18.IN9
address[1] => Mux19.IN9
address[2] => LessThan0.IN4
address[2] => Mux0.IN8
address[2] => Mux1.IN8
address[2] => Mux2.IN8
address[2] => Mux3.IN8
address[2] => Mux4.IN8
address[2] => Mux5.IN8
address[2] => Mux6.IN8
address[2] => Mux7.IN8
address[2] => Mux8.IN8
address[2] => Mux9.IN8
address[2] => Mux10.IN8
address[2] => Mux11.IN8
address[2] => Mux12.IN8
address[2] => Mux13.IN8
address[2] => Mux14.IN8
address[2] => Mux15.IN8
address[2] => Mux16.IN8
address[2] => Mux17.IN8
address[2] => Mux18.IN8
address[2] => Mux19.IN8
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|clk_div:uart_clkdiv
in_clk => count[0].CLK
in_clk => count[1].CLK
in_clk => count[2].CLK
in_clk => count[3].CLK
in_clk => count[4].CLK
in_clk => count[5].CLK
in_clk => count[6].CLK
in_clk => count[7].CLK
in_clk => count[8].CLK
in_clk => out_clk~reg0.CLK
enable => count[0].ENA
enable => out_clk~reg0.ENA
enable => count[8].ENA
enable => count[7].ENA
enable => count[6].ENA
enable => count[5].ENA
enable => count[4].ENA
enable => count[3].ENA
enable => count[2].ENA
enable => count[1].ENA
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => out_clk~reg0.ACLR
out_clk <= out_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|uart_transmitter:uart_transmit
ramentry[0] => Selector19.IN1
ramentry[1] => Selector18.IN1
ramentry[2] => Selector17.IN1
ramentry[3] => Selector16.IN1
ramentry[4] => Selector15.IN1
ramentry[5] => Selector14.IN1
ramentry[6] => Selector13.IN1
ramentry[7] => Selector12.IN1
ramentry[8] => Selector11.IN1
ramentry[9] => Selector10.IN1
ramentry[10] => Selector9.IN1
ramentry[11] => Selector8.IN1
ramentry[12] => Selector7.IN1
ramentry[13] => Selector6.IN1
ramentry[14] => Selector5.IN1
ramentry[15] => Selector4.IN1
ramentry[16] => Selector3.IN1
ramentry[17] => Selector2.IN1
ramentry[18] => Selector1.IN1
ramentry[19] => Selector0.IN1
clock => char[0]~reg0.CLK
clock => char[1]~reg0.CLK
clock => char[2]~reg0.CLK
clock => char[3]~reg0.CLK
clock => char[4]~reg0.CLK
clock => char[5]~reg0.CLK
clock => char[6]~reg0.CLK
clock => char[7]~reg0.CLK
clock => transmit~reg0.CLK
clock => totalbits_sent[0]~reg0.CLK
clock => totalbits_sent[1]~reg0.CLK
clock => totalbits_sent[2]~reg0.CLK
clock => totalbits_sent[3]~reg0.CLK
clock => totalbits_sent[4]~reg0.CLK
clock => character[0].CLK
clock => character[1].CLK
clock => character[2].CLK
clock => character[3].CLK
clock => character[4].CLK
clock => character[5].CLK
clock => character[6].CLK
clock => character[7].CLK
clock => tempdata[0].CLK
clock => tempdata[1].CLK
clock => tempdata[2].CLK
clock => tempdata[3].CLK
clock => data[4].CLK
clock => data[5].CLK
clock => data[6].CLK
clock => data[7].CLK
clock => data[8].CLK
clock => data[9].CLK
clock => data[10].CLK
clock => data[11].CLK
clock => data[12].CLK
clock => data[13].CLK
clock => data[14].CLK
clock => data[15].CLK
clock => data[16].CLK
clock => data[17].CLK
clock => data[18].CLK
clock => data[19].CLK
clock => data[20].CLK
clock => data[21].CLK
clock => data[22].CLK
clock => data[23].CLK
clock => state~1.DATAIN
reset => process_0.IN0
go => data.OUTPUTSELECT
go => data.OUTPUTSELECT
go => data.OUTPUTSELECT
go => data.OUTPUTSELECT
go => data.OUTPUTSELECT
go => data.OUTPUTSELECT
go => data.OUTPUTSELECT
go => data.OUTPUTSELECT
go => data.OUTPUTSELECT
go => data.OUTPUTSELECT
go => data.OUTPUTSELECT
go => data.OUTPUTSELECT
go => data.OUTPUTSELECT
go => data.OUTPUTSELECT
go => data.OUTPUTSELECT
go => data.OUTPUTSELECT
go => data.OUTPUTSELECT
go => data.OUTPUTSELECT
go => data.OUTPUTSELECT
go => data.OUTPUTSELECT
go => tempdata.OUTPUTSELECT
go => tempdata.OUTPUTSELECT
go => tempdata.OUTPUTSELECT
go => tempdata.OUTPUTSELECT
go => state.OUTPUTSELECT
go => state.OUTPUTSELECT
go => state.OUTPUTSELECT
go => state.OUTPUTSELECT
go => state.OUTPUTSELECT
go => state.OUTPUTSELECT
go => state.OUTPUTSELECT
go => state.OUTPUTSELECT
go => state.OUTPUTSELECT
go => state.OUTPUTSELECT
go => state.OUTPUTSELECT
go => state.OUTPUTSELECT
go => character.OUTPUTSELECT
go => character.OUTPUTSELECT
go => character.OUTPUTSELECT
go => character.OUTPUTSELECT
go => character.OUTPUTSELECT
go => character.OUTPUTSELECT
go => character.OUTPUTSELECT
go => character.OUTPUTSELECT
go => process_0.IN1
go => char[0]~reg0.ENA
go => totalbits_sent[4]~reg0.ENA
go => totalbits_sent[3]~reg0.ENA
go => totalbits_sent[2]~reg0.ENA
go => totalbits_sent[1]~reg0.ENA
go => totalbits_sent[0]~reg0.ENA
go => transmit~reg0.ENA
go => char[7]~reg0.ENA
go => char[6]~reg0.ENA
go => char[5]~reg0.ENA
go => char[4]~reg0.ENA
go => char[3]~reg0.ENA
go => char[2]~reg0.ENA
go => char[1]~reg0.ENA
transmit <= transmit~reg0.DB_MAX_OUTPUT_PORT_TYPE
char[0] <= char[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char[1] <= char[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char[2] <= char[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char[3] <= char[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char[4] <= char[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char[5] <= char[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char[6] <= char[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char[7] <= char[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
totalbits_sent[0] <= totalbits_sent[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
totalbits_sent[1] <= totalbits_sent[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
totalbits_sent[2] <= totalbits_sent[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
totalbits_sent[3] <= totalbits_sent[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
totalbits_sent[4] <= totalbits_sent[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|testQCoutput_final|uart_ctrl:uart_control
ramcounter[0] <= ramcounter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramcounter[1] <= ramcounter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramcounter[2] <= ramcounter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bitcounter[0] => LessThan0.IN10
bitcounter[1] => LessThan0.IN9
bitcounter[2] => LessThan0.IN8
bitcounter[3] => LessThan0.IN7
bitcounter[4] => LessThan0.IN6
go => ramcounter.OUTPUTSELECT
go => ramcounter.OUTPUTSELECT
go => ramcounter.OUTPUTSELECT
go => Selector1.IN2
go => Selector0.IN1
clock => done~reg0.CLK
clock => toUART[0]~reg0.CLK
clock => toUART[1]~reg0.CLK
clock => toUART[2]~reg0.CLK
clock => toUART[3]~reg0.CLK
clock => toUART[4]~reg0.CLK
clock => toUART[5]~reg0.CLK
clock => toUART[6]~reg0.CLK
clock => toUART[7]~reg0.CLK
clock => toUART[8]~reg0.CLK
clock => toUART[9]~reg0.CLK
clock => toUART[10]~reg0.CLK
clock => toUART[11]~reg0.CLK
clock => toUART[12]~reg0.CLK
clock => toUART[13]~reg0.CLK
clock => toUART[14]~reg0.CLK
clock => toUART[15]~reg0.CLK
clock => toUART[16]~reg0.CLK
clock => toUART[17]~reg0.CLK
clock => toUART[18]~reg0.CLK
clock => toUART[19]~reg0.CLK
clock => ramcounter[0]~reg0.CLK
clock => ramcounter[1]~reg0.CLK
clock => ramcounter[2]~reg0.CLK
clock => uart_start~reg0.CLK
clock => state~1.DATAIN
reset => done~reg0.ACLR
reset => toUART[0]~reg0.ALOAD
reset => toUART[1]~reg0.ALOAD
reset => toUART[2]~reg0.ALOAD
reset => toUART[3]~reg0.ALOAD
reset => toUART[4]~reg0.ALOAD
reset => toUART[5]~reg0.ALOAD
reset => toUART[6]~reg0.ALOAD
reset => toUART[7]~reg0.ALOAD
reset => toUART[8]~reg0.ALOAD
reset => toUART[9]~reg0.ALOAD
reset => toUART[10]~reg0.ALOAD
reset => toUART[11]~reg0.ALOAD
reset => toUART[12]~reg0.ALOAD
reset => toUART[13]~reg0.ALOAD
reset => toUART[14]~reg0.ALOAD
reset => toUART[15]~reg0.ALOAD
reset => toUART[16]~reg0.ALOAD
reset => toUART[17]~reg0.ALOAD
reset => toUART[18]~reg0.ALOAD
reset => toUART[19]~reg0.ALOAD
reset => ramcounter[0]~reg0.ACLR
reset => ramcounter[1]~reg0.ACLR
reset => ramcounter[2]~reg0.ACLR
reset => uart_start~reg0.ACLR
reset => state~3.DATAIN
ramentry[0] => toUART[0]~reg0.ADATA
ramentry[0] => toUART[0]~reg0.DATAIN
ramentry[1] => toUART[1]~reg0.ADATA
ramentry[1] => toUART[1]~reg0.DATAIN
ramentry[2] => toUART[2]~reg0.ADATA
ramentry[2] => toUART[2]~reg0.DATAIN
ramentry[3] => toUART[3]~reg0.ADATA
ramentry[3] => toUART[3]~reg0.DATAIN
ramentry[4] => toUART[4]~reg0.ADATA
ramentry[4] => toUART[4]~reg0.DATAIN
ramentry[5] => toUART[5]~reg0.ADATA
ramentry[5] => toUART[5]~reg0.DATAIN
ramentry[6] => toUART[6]~reg0.ADATA
ramentry[6] => toUART[6]~reg0.DATAIN
ramentry[7] => toUART[7]~reg0.ADATA
ramentry[7] => toUART[7]~reg0.DATAIN
ramentry[8] => toUART[8]~reg0.ADATA
ramentry[8] => toUART[8]~reg0.DATAIN
ramentry[9] => toUART[9]~reg0.ADATA
ramentry[9] => toUART[9]~reg0.DATAIN
ramentry[10] => toUART[10]~reg0.ADATA
ramentry[10] => toUART[10]~reg0.DATAIN
ramentry[11] => toUART[11]~reg0.ADATA
ramentry[11] => toUART[11]~reg0.DATAIN
ramentry[12] => toUART[12]~reg0.ADATA
ramentry[12] => toUART[12]~reg0.DATAIN
ramentry[13] => toUART[13]~reg0.ADATA
ramentry[13] => toUART[13]~reg0.DATAIN
ramentry[14] => toUART[14]~reg0.ADATA
ramentry[14] => toUART[14]~reg0.DATAIN
ramentry[15] => toUART[15]~reg0.ADATA
ramentry[15] => toUART[15]~reg0.DATAIN
ramentry[16] => toUART[16]~reg0.ADATA
ramentry[16] => toUART[16]~reg0.DATAIN
ramentry[17] => toUART[17]~reg0.ADATA
ramentry[17] => toUART[17]~reg0.DATAIN
ramentry[18] => toUART[18]~reg0.ADATA
ramentry[18] => toUART[18]~reg0.DATAIN
ramentry[19] => toUART[19]~reg0.ADATA
ramentry[19] => toUART[19]~reg0.DATAIN
toUART[0] <= toUART[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toUART[1] <= toUART[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toUART[2] <= toUART[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toUART[3] <= toUART[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toUART[4] <= toUART[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toUART[5] <= toUART[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toUART[6] <= toUART[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toUART[7] <= toUART[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toUART[8] <= toUART[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toUART[9] <= toUART[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toUART[10] <= toUART[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toUART[11] <= toUART[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toUART[12] <= toUART[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toUART[13] <= toUART[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toUART[14] <= toUART[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toUART[15] <= toUART[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toUART[16] <= toUART[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toUART[17] <= toUART[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toUART[18] <= toUART[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
toUART[19] <= toUART[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_start <= uart_start~reg0.DB_MAX_OUTPUT_PORT_TYPE


