# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab_color_converter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:58 on Dec 10,2023
# vlog -reportprogress 300 ../color_converter.sv 
# -- Compiling module color_converter
# -- Compiling module color_converter_tb
# 
# Top level modules:
# 	color_converter_tb
# End time: 19:20:59 on Dec 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work color_converter_tb 
# Start time: 19:20:59 on Dec 10,2023
# Loading sv_std.std
# Loading work.color_converter_tb
# Loading work.color_converter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../color_converter.sv(62)
#    Time: 650 ps  Iteration: 1  Instance: /color_converter_tb
# Break in Module color_converter_tb at ../color_converter.sv line 62
do runlab_player_location.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:58 on Dec 10,2023
# vlog -reportprogress 300 ../player_location.sv 
# -- Compiling module player_location
# -- Compiling module player_location_tb
# 
# Top level modules:
# 	player_location_tb
# End time: 19:26:58 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:26:59 on Dec 10,2023, Elapsed time: 0:06:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work player_location_tb 
# Start time: 19:26:59 on Dec 10,2023
# Loading sv_std.std
# Loading work.player_location_tb
# Loading work.player_location
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../player_location.sv(66)
#    Time: 2050 ps  Iteration: 1  Instance: /player_location_tb
# Break in Module player_location_tb at ../player_location.sv line 66
do runlab_player_location.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:12 on Dec 10,2023
# vlog -reportprogress 300 ../player_location.sv 
# -- Compiling module player_location
# -- Compiling module player_location_tb
# 
# Top level modules:
# 	player_location_tb
# End time: 19:28:12 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:28:20 on Dec 10,2023, Elapsed time: 0:01:21
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work player_location_tb 
# Start time: 19:28:20 on Dec 10,2023
# Loading sv_std.std
# Loading work.player_location_tb
# Loading work.player_location
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../player_location.sv(76)
#    Time: 4350 ps  Iteration: 1  Instance: /player_location_tb
# Break in Module player_location_tb at ../player_location.sv line 76
do runlab_player_location.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:49 on Dec 10,2023
# vlog -reportprogress 300 ../player_location.sv 
# -- Compiling module player_location
# -- Compiling module player_location_tb
# 
# Top level modules:
# 	player_location_tb
# End time: 19:29:49 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:29:58 on Dec 10,2023, Elapsed time: 0:01:38
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work player_location_tb 
# Start time: 19:29:58 on Dec 10,2023
# Loading sv_std.std
# Loading work.player_location_tb
# Loading work.player_location
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../player_location.sv(76)
#    Time: 2750 ps  Iteration: 1  Instance: /player_location_tb
# Break in Module player_location_tb at ../player_location.sv line 76
do runlab_player_location.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:50 on Dec 10,2023
# vlog -reportprogress 300 ../player_location.sv 
# -- Compiling module player_location
# -- Compiling module player_location_tb
# 
# Top level modules:
# 	player_location_tb
# End time: 19:31:50 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:31:55 on Dec 10,2023, Elapsed time: 0:01:57
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work player_location_tb 
# Start time: 19:31:55 on Dec 10,2023
# Loading sv_std.std
# Loading work.player_location_tb
# Loading work.player_location
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../player_location.sv(76)
#    Time: 2750 ps  Iteration: 1  Instance: /player_location_tb
# Break in Module player_location_tb at ../player_location.sv line 76
do runlab_alien_group_location.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:33 on Dec 10,2023
# vlog -reportprogress 300 ../alien_group_location.sv 
# -- Compiling module alien_group_location
# -- Compiling module alien_group_location_tb
# 
# Top level modules:
# 	alien_group_location_tb
# End time: 19:34:34 on Dec 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:34:36 on Dec 10,2023, Elapsed time: 0:02:41
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alien_group_location_tb -Lf altera_mf_ver 
# Start time: 19:34:36 on Dec 10,2023
# Loading sv_std.std
# Loading work.alien_group_location_tb
# Loading work.alien_group_location
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../alien_group_location.sv(110)
#    Time: 1079950 ps  Iteration: 1  Instance: /alien_group_location_tb
# Break in Module alien_group_location_tb at ../alien_group_location.sv line 110
do runlab_drawing_state_machine2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:39 on Dec 10,2023
# vlog -reportprogress 300 ../drawing_state_machine2.sv 
# -- Compiling module drawing_state_machine2
# ** Error (suppressible): ../drawing_state_machine2.sv(13): (vlog-13169) Packed dimension must specify a range.
# ** Error: (vlog-13069) ../drawing_state_machine2.sv(14): near "output": syntax error, unexpected output, expecting IDENTIFIER or '.'.
# End time: 19:43:39 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_drawing_state_machine2.do line 18
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "../drawing_state_machine2.sv""
do runlab_drawing_state_machine.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:47 on Dec 10,2023
# vlog -reportprogress 300 ../alien_group_location.sv 
# -- Compiling module alien_group_location
# -- Compiling module alien_group_location_tb
# 
# Top level modules:
# 	alien_group_location_tb
# End time: 19:43:47 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:47 on Dec 10,2023
# vlog -reportprogress 300 ../player_location.sv 
# -- Compiling module player_location
# -- Compiling module player_location_tb
# 
# Top level modules:
# 	player_location_tb
# End time: 19:43:47 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:47 on Dec 10,2023
# vlog -reportprogress 300 ../player_drawer.sv 
# -- Compiling module player_drawer
# -- Compiling module player_drawer_tb
# 
# Top level modules:
# 	player_drawer_tb
# End time: 19:43:48 on Dec 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:48 on Dec 10,2023
# vlog -reportprogress 300 ../alien_group_drawer_organizer.sv 
# -- Compiling module alien_group_drawer_organizer
# -- Compiling module alien_group_drawer_organizer_tb
# 
# Top level modules:
# 	alien_group_drawer_organizer_tb
# End time: 19:43:48 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:48 on Dec 10,2023
# vlog -reportprogress 300 ../alien_group_drawer.sv 
# -- Compiling module alien_group_drawer
# -- Compiling module alien_group_drawer_tb
# 
# Top level modules:
# 	alien_group_drawer_tb
# End time: 19:43:48 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:48 on Dec 10,2023
# vlog -reportprogress 300 ../alien_drawer.sv 
# -- Compiling module alien_drawer
# -- Compiling module alien_drawer_tb
# 
# Top level modules:
# 	alien_drawer_tb
# End time: 19:43:48 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:48 on Dec 10,2023
# vlog -reportprogress 300 ../drawing_state_machine.sv 
# -- Compiling module drawing_state_machine
# -- Compiling module drawing_state_machine_tb
# 
# Top level modules:
# 	drawing_state_machine_tb
# End time: 19:43:48 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:43:51 on Dec 10,2023, Elapsed time: 0:09:15
# Errors: 4, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work drawing_state_machine_tb 
# Start time: 19:43:51 on Dec 10,2023
# Loading sv_std.std
# Loading work.drawing_state_machine_tb
# Loading work.drawing_state_machine
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../drawing_state_machine.sv(220)
#    Time: 2450 ps  Iteration: 1  Instance: /drawing_state_machine_tb
# Break in Module drawing_state_machine_tb at ../drawing_state_machine.sv line 220
do runlab_drawing_state_machine2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:15 on Dec 10,2023
# vlog -reportprogress 300 ../drawing_state_machine2.sv 
# -- Compiling module drawing_state_machine2
# ** Error (suppressible): ../drawing_state_machine2.sv(13): (vlog-13169) Packed dimension must specify a range.
# ** Error: (vlog-13069) ../drawing_state_machine2.sv(14): near "output": syntax error, unexpected output, expecting IDENTIFIER or '.'.
# End time: 19:44:15 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_drawing_state_machine2.do line 18
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "../drawing_state_machine2.sv""
do runlab_drawing_state_machine2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:44:33 on Dec 10,2023
# vlog -reportprogress 300 ../drawing_state_machine2.sv 
# -- Compiling module drawing_state_machine2
# ** Error: (vlog-13069) ../drawing_state_machine2.sv(64): near "endcase": syntax error, unexpected endcase, expecting ';'.
# ** Error: (vlog-13069) ../drawing_state_machine2.sv(77): near "=": syntax error, unexpected '='.
# ** Error: ../drawing_state_machine2.sv(77): (vlog-13205) Syntax error found in the scope following 'player_global_reset'. Is there a missing '::'?
# End time: 19:44:33 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_drawing_state_machine2.do line 18
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "../drawing_state_machine2.sv""
do runlab_drawing_state_machine.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:05 on Dec 10,2023
# vlog -reportprogress 300 ../alien_group_location.sv 
# -- Compiling module alien_group_location
# -- Compiling module alien_group_location_tb
# 
# Top level modules:
# 	alien_group_location_tb
# End time: 19:45:05 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:05 on Dec 10,2023
# vlog -reportprogress 300 ../player_location.sv 
# -- Compiling module player_location
# -- Compiling module player_location_tb
# 
# Top level modules:
# 	player_location_tb
# End time: 19:45:05 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:05 on Dec 10,2023
# vlog -reportprogress 300 ../player_drawer.sv 
# -- Compiling module player_drawer
# -- Compiling module player_drawer_tb
# 
# Top level modules:
# 	player_drawer_tb
# End time: 19:45:05 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:05 on Dec 10,2023
# vlog -reportprogress 300 ../alien_group_drawer_organizer.sv 
# -- Compiling module alien_group_drawer_organizer
# -- Compiling module alien_group_drawer_organizer_tb
# 
# Top level modules:
# 	alien_group_drawer_organizer_tb
# End time: 19:45:06 on Dec 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:06 on Dec 10,2023
# vlog -reportprogress 300 ../alien_group_drawer.sv 
# -- Compiling module alien_group_drawer
# -- Compiling module alien_group_drawer_tb
# 
# Top level modules:
# 	alien_group_drawer_tb
# End time: 19:45:06 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:06 on Dec 10,2023
# vlog -reportprogress 300 ../alien_drawer.sv 
# -- Compiling module alien_drawer
# -- Compiling module alien_drawer_tb
# 
# Top level modules:
# 	alien_drawer_tb
# End time: 19:45:06 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:06 on Dec 10,2023
# vlog -reportprogress 300 ../drawing_state_machine.sv 
# -- Compiling module drawing_state_machine
# -- Compiling module drawing_state_machine_tb
# 
# Top level modules:
# 	drawing_state_machine_tb
# End time: 19:45:06 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:45:13 on Dec 10,2023, Elapsed time: 0:01:22
# Errors: 10, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work drawing_state_machine_tb 
# Start time: 19:45:13 on Dec 10,2023
# Loading sv_std.std
# Loading work.drawing_state_machine_tb
# Loading work.drawing_state_machine
# ** Error: (vish-4014) No objects found matching '/drawing_state_machine_tb/dut/finished_one_frame'.
# Executing ONERROR command at macro ./wave_drawing_state_machine line 8
# ** Error: (vish-4014) No objects found matching '/drawing_state_machine_tb/dut/laser_enable'.
# Executing ONERROR command at macro ./wave_drawing_state_machine line 26
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../drawing_state_machine.sv(206)
#    Time: 2050 ps  Iteration: 1  Instance: /drawing_state_machine_tb
# Break in Module drawing_state_machine_tb at ../drawing_state_machine.sv line 206
do runlab_alien_group_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:46 on Dec 10,2023
# vlog -reportprogress 300 ../alien_group_drawer.sv 
# -- Compiling module alien_group_drawer
# -- Compiling module alien_group_drawer_tb
# 
# Top level modules:
# 	alien_group_drawer_tb
# End time: 21:13:46 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:13:51 on Dec 10,2023, Elapsed time: 1:28:38
# Errors: 6, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alien_group_drawer_tb 
# Start time: 21:13:52 on Dec 10,2023
# Loading sv_std.std
# Loading work.alien_group_drawer_tb
# Loading work.alien_group_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../alien_group_drawer.sv(301)
#    Time: 74750 ps  Iteration: 1  Instance: /alien_group_drawer_tb
# Break in Module alien_group_drawer_tb at ../alien_group_drawer.sv line 301
do runlab_alien_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:46 on Dec 10,2023
# vlog -reportprogress 300 ../alien_drawer.sv 
# -- Compiling module alien_drawer
# -- Compiling module alien_drawer_tb
# 
# Top level modules:
# 	alien_drawer_tb
# End time: 21:24:46 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:24:52 on Dec 10,2023, Elapsed time: 0:11:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alien_drawer_tb 
# Start time: 21:24:52 on Dec 10,2023
# Loading sv_std.std
# Loading work.alien_drawer_tb
# Loading work.alien_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../alien_drawer.sv(116)
#    Time: 554250 ps  Iteration: 1  Instance: /alien_drawer_tb
# Break in Module alien_drawer_tb at ../alien_drawer.sv line 116
do runlab_player_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:15 on Dec 10,2023
# vlog -reportprogress 300 ../player_drawer.sv 
# -- Compiling module player_drawer
# -- Compiling module player_drawer_tb
# 
# Top level modules:
# 	player_drawer_tb
# End time: 21:31:15 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:31:21 on Dec 10,2023, Elapsed time: 0:06:29
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work player_drawer_tb 
# Start time: 21:31:23 on Dec 10,2023
# Loading sv_std.std
# Loading work.player_drawer_tb
# Loading work.player_drawer
# ** Error: (vish-4014) No objects found matching '/player_drawer_tb/dut/case_t'.
# Executing ONERROR command at macro ./wave_player_drawer line 22
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../player_drawer.sv(161)
#    Time: 554250 ps  Iteration: 1  Instance: /player_drawer_tb
# Break in Module player_drawer_tb at ../player_drawer.sv line 161
