Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date             : Mon Mar 21 01:20:05 2022
| Host             : JuanKaHp running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
| Design           : TOP
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.003        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.903        |
| Device Static (W)        | 0.100        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 80.4         |
| Junction Temperature (C) | 29.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.083 |        3 |       --- |             --- |
| Slice Logic             |     0.271 |    88577 |       --- |             --- |
|   LUT as Logic          |     0.223 |    37634 |     63400 |           59.36 |
|   CARRY4                |     0.040 |     8817 |     15850 |           55.63 |
|   Register              |     0.008 |    27156 |    126800 |           21.42 |
|   LUT as Shift Register |    <0.001 |       32 |     19000 |            0.17 |
|   Others                |     0.000 |     1872 |       --- |             --- |
| Signals                 |     0.283 |    83356 |       --- |             --- |
| DSPs                    |     0.248 |      240 |       240 |          100.00 |
| I/O                     |     0.018 |       19 |       210 |            9.05 |
| Static Power            |     0.100 |          |           |                 |
| Total                   |     1.003 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.903 |       0.885 |      0.018 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.009 |       0.005 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-----------+-----------------+
| Clock       | Domain    | Constraint (ns) |
+-------------+-----------+-----------------+
| sys_clk_pin | CLK100MHZ |            10.0 |
+-------------+-----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------+-----------+
| Name                                   | Power (W) |
+----------------------------------------+-----------+
| TOP                                    |     0.903 |
|   BRAMA                                |     0.034 |
|   BRAMB                                |     0.031 |
|   DISPLAY                              |     0.002 |
|     SEGM                               |     0.001 |
|   PROCC                                |     0.815 |
|     inst                               |     0.815 |
|       grp_sqrt_fixed_32_32_s_fu_2143   |     0.012 |
|       mac_muladd_9s_9s_18s_18_4_1_U258 |     0.003 |
|       mac_muladd_9s_9s_18s_18_4_1_U259 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U260 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U261 |     0.003 |
|       mac_muladd_9s_9s_18s_18_4_1_U262 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U263 |     0.003 |
|       mac_muladd_9s_9s_18s_18_4_1_U264 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U265 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U266 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U267 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U268 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U269 |     0.003 |
|       mac_muladd_9s_9s_18s_18_4_1_U270 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U271 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U272 |     0.003 |
|       mac_muladd_9s_9s_18s_18_4_1_U273 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U274 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U275 |     0.003 |
|       mac_muladd_9s_9s_18s_18_4_1_U276 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U277 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U278 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U279 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U280 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U281 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U282 |     0.003 |
|       mac_muladd_9s_9s_18s_18_4_1_U283 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U284 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U285 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U286 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U287 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U288 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U289 |     0.003 |
|       mac_muladd_9s_9s_18s_18_4_1_U290 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U291 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U292 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U293 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U294 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U295 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U296 |     0.003 |
|       mac_muladd_9s_9s_18s_18_4_1_U297 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U298 |     0.003 |
|       mac_muladd_9s_9s_18s_18_4_1_U299 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U300 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U301 |     0.003 |
|       mac_muladd_9s_9s_18s_18_4_1_U302 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U303 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U304 |     0.003 |
|       mac_muladd_9s_9s_18s_18_4_1_U305 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U306 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U307 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U308 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U309 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U310 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U311 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U312 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U313 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U314 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U315 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U316 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U317 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U318 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U319 |     0.003 |
|       mac_muladd_9s_9s_18s_18_4_1_U320 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U321 |     0.003 |
|       mac_muladd_9s_9s_18s_18_4_1_U322 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U323 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U324 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U325 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U326 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U327 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U328 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U329 |     0.003 |
|       mac_muladd_9s_9s_18s_18_4_1_U330 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U331 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U332 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U333 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U334 |     0.003 |
|       mac_muladd_9s_9s_18s_18_4_1_U335 |     0.003 |
|       mac_muladd_9s_9s_18s_18_4_1_U336 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U337 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U338 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U339 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U340 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U341 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U342 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U343 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U344 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U345 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U346 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U347 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U348 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U349 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U350 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U351 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U352 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U353 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U354 |     0.003 |
|       mac_muladd_9s_9s_18s_18_4_1_U355 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U356 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U357 |     0.003 |
|       mac_muladd_9s_9s_18s_18_4_1_U358 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U359 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U360 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U361 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U362 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U363 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U364 |     0.003 |
|       mac_muladd_9s_9s_18s_18_4_1_U365 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U366 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U367 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U368 |     0.003 |
|       mac_muladd_9s_9s_18s_18_4_1_U369 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U370 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U371 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U372 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U373 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U374 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U375 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U376 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U377 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U378 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U379 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U380 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U381 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U382 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U383 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U384 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U385 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U386 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U387 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U388 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U389 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U390 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U391 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U392 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U393 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U394 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U395 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U396 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U397 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U398 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U399 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U400 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U401 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U402 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U403 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U404 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U405 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U406 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U407 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U408 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U409 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U410 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U411 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U412 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U413 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U414 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U415 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U416 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U417 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U418 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U419 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U420 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U421 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U422 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U423 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U424 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U425 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U426 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U427 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U428 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U429 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U430 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U431 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U432 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U433 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U434 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U435 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U436 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U437 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U438 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U439 |     0.003 |
|       mac_muladd_9s_9s_18s_18_4_1_U440 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U441 |     0.003 |
|       mac_muladd_9s_9s_18s_18_4_1_U442 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U443 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U444 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U445 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U446 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U447 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U448 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U449 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U450 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U451 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U452 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U453 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U454 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U455 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U456 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U457 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U458 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U459 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U460 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U461 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U462 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U463 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U464 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U465 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U466 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U467 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U468 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U469 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U470 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U471 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U472 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U473 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U474 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U475 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U476 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U477 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U478 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U479 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U480 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U481 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U482 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U483 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U484 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U485 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U486 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U487 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U488 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U489 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U490 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U491 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U492 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U493 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U494 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U495 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U496 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U497 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U498 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U499 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U500 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U501 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U502 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U503 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U504 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U505 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U506 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U507 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U508 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U509 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U510 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U511 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U512 |     0.002 |
|       mac_muladd_9s_9s_18s_18_4_1_U513 |     0.003 |
|   UARTRXLOGIC                          |     0.002 |
|     FSMRX                              |     0.002 |
+----------------------------------------+-----------+


