

================================================================
== Vitis HLS Report for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_221_2'
================================================================
* Date:           Thu Jan 26 10:27:39 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cl_2f
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_221_2  |        ?|        ?|        12|          3|          3|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    297|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    141|    -|
|Register         |        -|    -|     208|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     208|    438|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Len_3_fu_196_p2            |         +|   0|  0|  32|          32|           3|
    |add_ln223_fu_260_p2        |         +|   0|  0|  32|          32|          32|
    |add_ln224_fu_190_p2        |         +|   0|  0|  32|          32|          32|
    |add_ln225_fu_326_p2        |         +|   0|  0|   7|           7|           4|
    |add_ln226_fu_337_p2        |         +|   0|  0|   7|           7|           4|
    |add_ln227_fu_359_p2        |         +|   0|  0|   7|           7|           4|
    |add_ln228_fu_369_p2        |         +|   0|  0|   7|           7|           4|
    |add_ln229_fu_348_p2        |         +|   0|  0|  64|          64|           3|
    |sub_ln224_1_fu_229_p2      |         -|   0|  0|  30|           1|          30|
    |sub_ln224_fu_214_p2        |         -|   0|  0|  32|           1|          32|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage2_11001  |       and|   0|  0|   1|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|   1|           1|           1|
    |icmp_ln221_fu_184_p2       |      icmp|   0|  0|  12|          32|          32|
    |select_ln224_fu_244_p3     |    select|   0|  0|  30|           1|          30|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 297|         227|         215|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Len_fu_84                |   9|          2|   32|         64|
    |ap_NS_fsm                |  17|          4|    1|          4|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_Len_2   |   9|          2|   32|         64|
    |canIndex_fu_88           |   9|          2|   64|        128|
    |can_addr_blk_n_AR        |   9|          2|    1|          2|
    |can_addr_blk_n_R         |   9|          2|    1|          2|
    |can_frame_address0       |  13|          3|    7|         21|
    |can_frame_address1       |  13|          3|    7|         21|
    |can_frame_d0             |  13|          3|    8|         24|
    |can_frame_d1             |  13|          3|    8|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 141|         32|  164|        360|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |Len_fu_84                         |  32|   0|   32|          0|
    |add_ln224_reg_402                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |canIndex_fu_88                    |  64|   0|   64|          0|
    |icmp_ln221_reg_398                |   1|   0|    1|          0|
    |trunc_ln225_reg_440               |   7|   0|    7|          0|
    |trunc_ln228_reg_435               |   8|   0|    8|          0|
    |trunc_ln2_reg_420                 |   8|   0|    8|          0|
    |trunc_ln3_reg_425                 |   8|   0|    8|          0|
    |trunc_ln4_reg_430                 |   8|   0|    8|          0|
    |trunc_ln_reg_409                  |  30|   0|   30|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 208|   0|  208|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_221_2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_221_2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_221_2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_221_2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_221_2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_221_2|  return value|
|m_axi_can_addr_AWVALID   |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWREADY   |   in|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWADDR    |  out|   32|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWID      |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWLEN     |  out|   32|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWSIZE    |  out|    3|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWBURST   |  out|    2|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWLOCK    |  out|    2|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWCACHE   |  out|    4|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWPROT    |  out|    3|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWQOS     |  out|    4|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWREGION  |  out|    4|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_AWUSER    |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_WVALID    |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_WREADY    |   in|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_WDATA     |  out|   32|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_WSTRB     |  out|    4|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_WLAST     |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_WID       |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_WUSER     |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARVALID   |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARREADY   |   in|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARADDR    |  out|   32|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARID      |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARLEN     |  out|   32|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARSIZE    |  out|    3|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARBURST   |  out|    2|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARLOCK    |  out|    2|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARCACHE   |  out|    4|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARPROT    |  out|    3|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARQOS     |  out|    4|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARREGION  |  out|    4|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_ARUSER    |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_RVALID    |   in|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_RREADY    |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_RDATA     |   in|   32|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_RLAST     |   in|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_RID       |   in|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_RFIFONUM  |   in|    9|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_RUSER     |   in|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_RRESP     |   in|    2|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_BVALID    |   in|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_BREADY    |  out|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_BRESP     |   in|    2|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_BID       |   in|    1|       m_axi|                                     can_addr|       pointer|
|m_axi_can_addr_BUSER     |   in|    1|       m_axi|                                     can_addr|       pointer|
|zext_ln26                |   in|    7|     ap_none|                                    zext_ln26|        scalar|
|zext_ln206               |   in|   15|     ap_none|                                   zext_ln206|        scalar|
|canbase                  |   in|   32|     ap_none|                                      canbase|        scalar|
|can_frame_address0       |  out|    7|   ap_memory|                                    can_frame|         array|
|can_frame_ce0            |  out|    1|   ap_memory|                                    can_frame|         array|
|can_frame_we0            |  out|    1|   ap_memory|                                    can_frame|         array|
|can_frame_d0             |  out|    8|   ap_memory|                                    can_frame|         array|
|can_frame_address1       |  out|    7|   ap_memory|                                    can_frame|         array|
|can_frame_ce1            |  out|    1|   ap_memory|                                    can_frame|         array|
|can_frame_we1            |  out|    1|   ap_memory|                                    can_frame|         array|
|can_frame_d1             |  out|    8|   ap_memory|                                    can_frame|         array|
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%Len = alloca i32 1"   --->   Operation 15 'alloca' 'Len' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%canIndex = alloca i32 1"   --->   Operation 16 'alloca' 'canIndex' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%canbase_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %canbase"   --->   Operation 17 'read' 'canbase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln206_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln206"   --->   Operation 18 'read' 'zext_ln206_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln26_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln26"   --->   Operation 19 'read' 'zext_ln26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln206_cast = zext i15 %zext_ln206_read"   --->   Operation 20 'zext' 'zext_ln206_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln26_cast = zext i7 %zext_ln26_read"   --->   Operation 21 'zext' 'zext_ln26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_addr, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 1, void @empty_26, void @empty, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 8, i64 %canIndex"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 24 [1/1] (1.29ns)   --->   "%store_ln0 = store i32 0, i32 %Len"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc189"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%Len_2 = load i32 %Len" [clu/can.c:224]   --->   Operation 26 'load' 'Len_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.96ns)   --->   "%icmp_ln221 = icmp_ult  i32 %Len_2, i32 %zext_ln26_cast" [clu/can.c:221]   --->   Operation 27 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %icmp_ln221, void %if.end192.loopexit.exitStub, void %for.inc189.split" [clu/can.c:221]   --->   Operation 28 'br' 'br_ln221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.89ns)   --->   "%add_ln224 = add i32 %Len_2, i32 %zext_ln206_cast" [clu/can.c:224]   --->   Operation 29 'add' 'add_ln224' <Predicate = (icmp_ln221)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.89ns)   --->   "%Len_3 = add i32 %Len_2, i32 4" [clu/can.c:221]   --->   Operation 30 'add' 'Len_3' <Predicate = (icmp_ln221)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.29ns)   --->   "%store_ln221 = store i32 %Len_3, i32 %Len" [clu/can.c:221]   --->   Operation 31 'store' 'store_ln221' <Predicate = (icmp_ln221)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 5.63>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln223)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln224, i32 31" [clu/can.c:224]   --->   Operation 32 'bitselect' 'tmp' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.89ns)   --->   "%sub_ln224 = sub i32 0, i32 %add_ln224" [clu/can.c:224]   --->   Operation 33 'sub' 'sub_ln224' <Predicate = (icmp_ln221)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln224_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln224, i32 2, i32 31" [clu/can.c:224]   --->   Operation 34 'partselect' 'trunc_ln224_1' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.84ns)   --->   "%sub_ln224_1 = sub i30 0, i30 %trunc_ln224_1" [clu/can.c:224]   --->   Operation 35 'sub' 'sub_ln224_1' <Predicate = (icmp_ln221)> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln223)   --->   "%tmp_6 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln224, i32 2, i32 31" [clu/can.c:223]   --->   Operation 36 'partselect' 'tmp_6' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln223)   --->   "%select_ln224 = select i1 %tmp, i30 %sub_ln224_1, i30 %tmp_6" [clu/can.c:224]   --->   Operation 37 'select' 'select_ln224' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln223)   --->   "%shl_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %select_ln224, i2 0" [clu/can.c:223]   --->   Operation 38 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln223 = add i32 %shl_ln2, i32 %canbase_read" [clu/can.c:223]   --->   Operation 39 'add' 'add_ln223' <Predicate = (icmp_ln221)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln223, i32 2, i32 31" [clu/can.c:223]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = (icmp_ln221)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln223 = sext i30 %trunc_ln" [clu/can.c:223]   --->   Operation 41 'sext' 'sext_ln223' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%can_addr_addr = getelementptr i32 %can_addr, i32 %sext_ln223" [clu/can.c:223]   --->   Operation 42 'getelementptr' 'can_addr_addr' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 43 [7/7] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [clu/can.c:223]   --->   Operation 43 'readreq' 'data_req' <Predicate = (icmp_ln221)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 44 [6/7] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [clu/can.c:223]   --->   Operation 44 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 45 [5/7] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [clu/can.c:223]   --->   Operation 45 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 46 [4/7] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [clu/can.c:223]   --->   Operation 46 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 47 [3/7] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [clu/can.c:223]   --->   Operation 47 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 48 [2/7] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [clu/can.c:223]   --->   Operation 48 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 49 [1/7] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [clu/can.c:223]   --->   Operation 49 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (!icmp_ln221)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 50 [1/1] (7.30ns)   --->   "%data = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %can_addr_addr" [clu/can.c:223]   --->   Operation 50 'read' 'data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 24, i32 31" [clu/can.c:225]   --->   Operation 51 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 16, i32 23" [clu/can.c:226]   --->   Operation 52 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 8, i32 15" [clu/can.c:227]   --->   Operation 53 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln228 = trunc i32 %data" [clu/can.c:228]   --->   Operation 54 'trunc' 'trunc_ln228' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.98>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%canIndex_load = load i64 %canIndex" [clu/can.c:225]   --->   Operation 55 'load' 'canIndex_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i64 %canIndex_load" [clu/can.c:225]   --->   Operation 56 'trunc' 'trunc_ln225' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (1.31ns)   --->   "%add_ln225 = add i7 %trunc_ln225, i7 12" [clu/can.c:225]   --->   Operation 57 'add' 'add_ln225' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i7 %add_ln225" [clu/can.c:225]   --->   Operation 58 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%can_frame_addr = getelementptr i8 %can_frame, i32 0, i32 %zext_ln225" [clu/can.c:225]   --->   Operation 59 'getelementptr' 'can_frame_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (1.75ns)   --->   "%store_ln225 = store i8 %trunc_ln2, i7 %can_frame_addr" [clu/can.c:225]   --->   Operation 60 'store' 'store_ln225' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_11 : Operation 61 [1/1] (1.31ns)   --->   "%add_ln226 = add i7 %trunc_ln225, i7 13" [clu/can.c:226]   --->   Operation 61 'add' 'add_ln226' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i7 %add_ln226" [clu/can.c:226]   --->   Operation 62 'zext' 'zext_ln226' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%can_frame_addr_1 = getelementptr i8 %can_frame, i32 0, i32 %zext_ln226" [clu/can.c:226]   --->   Operation 63 'getelementptr' 'can_frame_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (1.75ns)   --->   "%store_ln226 = store i8 %trunc_ln3, i7 %can_frame_addr_1" [clu/can.c:226]   --->   Operation 64 'store' 'store_ln226' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_11 : Operation 65 [1/1] (2.69ns)   --->   "%add_ln229 = add i64 %canIndex_load, i64 4" [clu/can.c:229]   --->   Operation 65 'add' 'add_ln229' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [1/1] (1.29ns)   --->   "%store_ln221 = store i64 %add_ln229, i64 %canIndex" [clu/can.c:221]   --->   Operation 66 'store' 'store_ln221' <Predicate = true> <Delay = 1.29>

State 12 <SV = 11> <Delay = 3.07>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln222 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_25" [clu/can.c:222]   --->   Operation 67 'specpipeline' 'specpipeline_ln222' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [clu/can.c:146]   --->   Operation 68 'specloopname' 'specloopname_ln146' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (1.31ns)   --->   "%add_ln227 = add i7 %trunc_ln225, i7 14" [clu/can.c:227]   --->   Operation 69 'add' 'add_ln227' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i7 %add_ln227" [clu/can.c:227]   --->   Operation 70 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%can_frame_addr_2 = getelementptr i8 %can_frame, i32 0, i32 %zext_ln227" [clu/can.c:227]   --->   Operation 71 'getelementptr' 'can_frame_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (1.75ns)   --->   "%store_ln227 = store i8 %trunc_ln4, i7 %can_frame_addr_2" [clu/can.c:227]   --->   Operation 72 'store' 'store_ln227' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_12 : Operation 73 [1/1] (1.31ns)   --->   "%add_ln228 = add i7 %trunc_ln225, i7 15" [clu/can.c:228]   --->   Operation 73 'add' 'add_ln228' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i7 %add_ln228" [clu/can.c:228]   --->   Operation 74 'zext' 'zext_ln228' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%can_frame_addr_3 = getelementptr i8 %can_frame, i32 0, i32 %zext_ln228" [clu/can.c:228]   --->   Operation 75 'getelementptr' 'can_frame_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (1.75ns)   --->   "%store_ln228 = store i8 %trunc_ln228, i7 %can_frame_addr_3" [clu/can.c:228]   --->   Operation 76 'store' 'store_ln228' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln221 = br void %for.inc189" [clu/can.c:221]   --->   Operation 77 'br' 'br_ln221' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln206]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ canbase]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ can_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ can_frame]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Len                (alloca        ) [ 0100000000000]
canIndex           (alloca        ) [ 0111111111110]
canbase_read       (read          ) [ 0010000000000]
zext_ln206_read    (read          ) [ 0000000000000]
zext_ln26_read     (read          ) [ 0000000000000]
zext_ln206_cast    (zext          ) [ 0000000000000]
zext_ln26_cast     (zext          ) [ 0000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000]
store_ln0          (store         ) [ 0000000000000]
store_ln0          (store         ) [ 0000000000000]
br_ln0             (br            ) [ 0000000000000]
Len_2              (load          ) [ 0000000000000]
icmp_ln221         (icmp          ) [ 0111111111000]
br_ln221           (br            ) [ 0000000000000]
add_ln224          (add           ) [ 0010000000000]
Len_3              (add           ) [ 0000000000000]
store_ln221        (store         ) [ 0000000000000]
tmp                (bitselect     ) [ 0000000000000]
sub_ln224          (sub           ) [ 0000000000000]
trunc_ln224_1      (partselect    ) [ 0000000000000]
sub_ln224_1        (sub           ) [ 0000000000000]
tmp_6              (partselect    ) [ 0000000000000]
select_ln224       (select        ) [ 0000000000000]
shl_ln2            (bitconcatenate) [ 0000000000000]
add_ln223          (add           ) [ 0000000000000]
trunc_ln           (partselect    ) [ 0001000000000]
sext_ln223         (sext          ) [ 0000000000000]
can_addr_addr      (getelementptr ) [ 0111111111100]
data_req           (readreq       ) [ 0000000000000]
data               (read          ) [ 0000000000000]
trunc_ln2          (partselect    ) [ 0010000000010]
trunc_ln3          (partselect    ) [ 0010000000010]
trunc_ln4          (partselect    ) [ 0011000000011]
trunc_ln228        (trunc         ) [ 0011000000011]
canIndex_load      (load          ) [ 0000000000000]
trunc_ln225        (trunc         ) [ 0001000000001]
add_ln225          (add           ) [ 0000000000000]
zext_ln225         (zext          ) [ 0000000000000]
can_frame_addr     (getelementptr ) [ 0000000000000]
store_ln225        (store         ) [ 0000000000000]
add_ln226          (add           ) [ 0000000000000]
zext_ln226         (zext          ) [ 0000000000000]
can_frame_addr_1   (getelementptr ) [ 0000000000000]
store_ln226        (store         ) [ 0000000000000]
add_ln229          (add           ) [ 0000000000000]
store_ln221        (store         ) [ 0000000000000]
specpipeline_ln222 (specpipeline  ) [ 0000000000000]
specloopname_ln146 (specloopname  ) [ 0000000000000]
add_ln227          (add           ) [ 0000000000000]
zext_ln227         (zext          ) [ 0000000000000]
can_frame_addr_2   (getelementptr ) [ 0000000000000]
store_ln227        (store         ) [ 0000000000000]
add_ln228          (add           ) [ 0000000000000]
zext_ln228         (zext          ) [ 0000000000000]
can_frame_addr_3   (getelementptr ) [ 0000000000000]
store_ln228        (store         ) [ 0000000000000]
br_ln221           (br            ) [ 0000000000000]
ret_ln0            (ret           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln26">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln206">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln206"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="canbase">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="canbase"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="can_addr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_addr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="can_frame">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_frame"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="Len_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Len/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="canIndex_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="canIndex/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="canbase_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="canbase_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln206_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="15" slack="0"/>
<pin id="100" dir="0" index="1" bw="15" slack="0"/>
<pin id="101" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln206_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln26_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="0"/>
<pin id="106" dir="0" index="1" bw="7" slack="0"/>
<pin id="107" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln26_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_readreq_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data_req/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="data_read_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="7"/>
<pin id="120" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data/10 "/>
</bind>
</comp>

<comp id="122" class="1004" name="can_frame_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="7" slack="0"/>
<pin id="126" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr/11 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="1"/>
<pin id="132" dir="0" index="2" bw="0" slack="0"/>
<pin id="134" dir="0" index="4" bw="7" slack="1"/>
<pin id="135" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="136" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="137" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln225/11 store_ln226/11 store_ln227/12 store_ln228/12 "/>
</bind>
</comp>

<comp id="139" class="1004" name="can_frame_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="7" slack="0"/>
<pin id="143" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_1/11 "/>
</bind>
</comp>

<comp id="147" class="1004" name="can_frame_addr_2_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="7" slack="0"/>
<pin id="151" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_2/12 "/>
</bind>
</comp>

<comp id="155" class="1004" name="can_frame_addr_3_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="7" slack="0"/>
<pin id="159" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_3/12 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln206_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="15" slack="0"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln206_cast/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln26_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_cast/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln0_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln0_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="Len_2_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Len_2/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln221_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln221/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln224_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="15" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln224/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="Len_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Len_3/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln221_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln221/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="1"/>
<pin id="210" dir="0" index="2" bw="6" slack="0"/>
<pin id="211" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sub_ln224_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln224/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="trunc_ln224_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="30" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="3" slack="0"/>
<pin id="223" dir="0" index="3" bw="6" slack="0"/>
<pin id="224" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln224_1/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sub_ln224_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="30" slack="0"/>
<pin id="232" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln224_1/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_6_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="30" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="1"/>
<pin id="238" dir="0" index="2" bw="3" slack="0"/>
<pin id="239" dir="0" index="3" bw="6" slack="0"/>
<pin id="240" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="select_ln224_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="30" slack="0"/>
<pin id="247" dir="0" index="2" bw="30" slack="0"/>
<pin id="248" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln224/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="shl_ln2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="30" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln223_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="1"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="30" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="0" index="2" bw="3" slack="0"/>
<pin id="269" dir="0" index="3" bw="6" slack="0"/>
<pin id="270" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sext_ln223_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="30" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln223/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="can_addr_addr_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_addr_addr/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="6" slack="0"/>
<pin id="289" dir="0" index="3" bw="6" slack="0"/>
<pin id="290" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/10 "/>
</bind>
</comp>

<comp id="295" class="1004" name="trunc_ln3_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="6" slack="0"/>
<pin id="299" dir="0" index="3" bw="6" slack="0"/>
<pin id="300" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/10 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln4_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="0" index="3" bw="5" slack="0"/>
<pin id="310" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/10 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln228_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln228/10 "/>
</bind>
</comp>

<comp id="319" class="1004" name="canIndex_load_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="10"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="canIndex_load/11 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln225_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln225/11 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln225_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="0" index="1" bw="5" slack="0"/>
<pin id="329" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln225/11 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln225_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225/11 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln226_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="0" index="1" bw="5" slack="0"/>
<pin id="340" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln226/11 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln226_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln226/11 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln229_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="0"/>
<pin id="350" dir="0" index="1" bw="4" slack="0"/>
<pin id="351" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln229/11 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln221_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="0"/>
<pin id="356" dir="0" index="1" bw="64" slack="10"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln221/11 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln227_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="1"/>
<pin id="361" dir="0" index="1" bw="5" slack="0"/>
<pin id="362" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln227/12 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln227_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln227/12 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln228_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="7" slack="1"/>
<pin id="371" dir="0" index="1" bw="5" slack="0"/>
<pin id="372" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln228/12 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln228_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln228/12 "/>
</bind>
</comp>

<comp id="379" class="1005" name="Len_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="Len "/>
</bind>
</comp>

<comp id="386" class="1005" name="canIndex_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="canIndex "/>
</bind>
</comp>

<comp id="393" class="1005" name="canbase_read_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="canbase_read "/>
</bind>
</comp>

<comp id="398" class="1005" name="icmp_ln221_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln221 "/>
</bind>
</comp>

<comp id="402" class="1005" name="add_ln224_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln224 "/>
</bind>
</comp>

<comp id="409" class="1005" name="trunc_ln_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="30" slack="1"/>
<pin id="411" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="414" class="1005" name="can_addr_addr_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="can_addr_addr "/>
</bind>
</comp>

<comp id="420" class="1005" name="trunc_ln2_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="1"/>
<pin id="422" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="425" class="1005" name="trunc_ln3_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="1"/>
<pin id="427" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="430" class="1005" name="trunc_ln4_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="2"/>
<pin id="432" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="435" class="1005" name="trunc_ln228_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="2"/>
<pin id="437" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln228 "/>
</bind>
</comp>

<comp id="440" class="1005" name="trunc_ln225_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="7" slack="1"/>
<pin id="442" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln225 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="52" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="121"><net_src comp="54" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="138"><net_src comp="122" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="155" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="166"><net_src comp="98" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="104" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="167" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="181" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="163" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="181" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="42" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="214" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="40" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="233"><net_src comp="46" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="219" pin="4"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="42" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="249"><net_src comp="207" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="229" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="235" pin="4"/><net_sink comp="244" pin=2"/></net>

<net id="257"><net_src comp="48" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="244" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="50" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="264"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="260" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="44" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="282"><net_src comp="6" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="284"><net_src comp="278" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="291"><net_src comp="56" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="117" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="58" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="301"><net_src comp="56" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="117" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="30" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="60" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="311"><net_src comp="56" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="117" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="62" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="64" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="318"><net_src comp="117" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="66" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="341"><net_src comp="322" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="68" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="352"><net_src comp="319" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="70" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="80" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="359" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="373"><net_src comp="82" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="377"><net_src comp="369" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="382"><net_src comp="84" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="385"><net_src comp="379" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="389"><net_src comp="88" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="392"><net_src comp="386" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="396"><net_src comp="92" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="401"><net_src comp="184" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="190" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="412"><net_src comp="265" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="417"><net_src comp="278" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="423"><net_src comp="285" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="129" pin=4"/></net>

<net id="428"><net_src comp="295" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="433"><net_src comp="305" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="129" pin=4"/></net>

<net id="438"><net_src comp="315" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="443"><net_src comp="322" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="369" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: can_addr | {}
	Port: can_frame | {11 12 }
 - Input state : 
	Port: recvFrame_logic.1_Pipeline_VITIS_LOOP_221_2 : zext_ln26 | {1 }
	Port: recvFrame_logic.1_Pipeline_VITIS_LOOP_221_2 : zext_ln206 | {1 }
	Port: recvFrame_logic.1_Pipeline_VITIS_LOOP_221_2 : canbase | {1 }
	Port: recvFrame_logic.1_Pipeline_VITIS_LOOP_221_2 : can_addr | {3 4 5 6 7 8 9 10 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		Len_2 : 1
		icmp_ln221 : 1
		br_ln221 : 2
		add_ln224 : 1
		Len_3 : 2
		store_ln221 : 3
	State 2
		trunc_ln224_1 : 1
		sub_ln224_1 : 2
		select_ln224 : 3
		shl_ln2 : 4
		add_ln223 : 5
		trunc_ln : 6
	State 3
		can_addr_addr : 1
		data_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		trunc_ln225 : 1
		add_ln225 : 2
		zext_ln225 : 3
		can_frame_addr : 4
		store_ln225 : 5
		add_ln226 : 2
		zext_ln226 : 3
		can_frame_addr_1 : 4
		store_ln226 : 5
		add_ln229 : 1
		store_ln221 : 2
	State 12
		zext_ln227 : 1
		can_frame_addr_2 : 2
		store_ln227 : 3
		zext_ln228 : 1
		can_frame_addr_3 : 2
		store_ln228 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln224_fu_190      |    0    |    32   |
|          |        Len_3_fu_196        |    0    |    32   |
|          |      add_ln223_fu_260      |    0    |    32   |
|    add   |      add_ln225_fu_326      |    0    |    7    |
|          |      add_ln226_fu_337      |    0    |    7    |
|          |      add_ln229_fu_348      |    0    |    64   |
|          |      add_ln227_fu_359      |    0    |    7    |
|          |      add_ln228_fu_369      |    0    |    7    |
|----------|----------------------------|---------|---------|
|    sub   |      sub_ln224_fu_214      |    0    |    32   |
|          |     sub_ln224_1_fu_229     |    0    |    30   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln224_fu_244    |    0    |    30   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln221_fu_184     |    0    |    12   |
|----------|----------------------------|---------|---------|
|          |   canbase_read_read_fu_92  |    0    |    0    |
|   read   | zext_ln206_read_read_fu_98 |    0    |    0    |
|          | zext_ln26_read_read_fu_104 |    0    |    0    |
|          |      data_read_fu_117      |    0    |    0    |
|----------|----------------------------|---------|---------|
|  readreq |     grp_readreq_fu_110     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   zext_ln206_cast_fu_163   |    0    |    0    |
|          |    zext_ln26_cast_fu_167   |    0    |    0    |
|   zext   |      zext_ln225_fu_332     |    0    |    0    |
|          |      zext_ln226_fu_343     |    0    |    0    |
|          |      zext_ln227_fu_364     |    0    |    0    |
|          |      zext_ln228_fu_374     |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_207         |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    trunc_ln224_1_fu_219    |    0    |    0    |
|          |        tmp_6_fu_235        |    0    |    0    |
|partselect|       trunc_ln_fu_265      |    0    |    0    |
|          |      trunc_ln2_fu_285      |    0    |    0    |
|          |      trunc_ln3_fu_295      |    0    |    0    |
|          |      trunc_ln4_fu_305      |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|       shl_ln2_fu_252       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |      sext_ln223_fu_275     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln228_fu_315     |    0    |    0    |
|          |     trunc_ln225_fu_322     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   292   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     Len_reg_379     |   32   |
|  add_ln224_reg_402  |   32   |
|   canIndex_reg_386  |   64   |
|can_addr_addr_reg_414|   32   |
| canbase_read_reg_393|   32   |
|  icmp_ln221_reg_398 |    1   |
| trunc_ln225_reg_440 |    7   |
| trunc_ln228_reg_435 |    8   |
|  trunc_ln2_reg_420  |    8   |
|  trunc_ln3_reg_425  |    8   |
|  trunc_ln4_reg_430  |    8   |
|   trunc_ln_reg_409  |   30   |
+---------------------+--------+
|        Total        |   262  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_110 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_129 |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_129 |  p1  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_129 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_129 |  p4  |   2  |   7  |   14   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   108  ||   6.49  ||    45   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   292  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   45   |
|  Register |    -   |   262  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   262  |   337  |
+-----------+--------+--------+--------+
