// Seed: 3899342846
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7 = id_1;
endmodule
module module_1 (
    output tri  id_0,
    input  tri  id_1,
    input  tri0 id_2,
    input  tri1 id_3
);
  genvar id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5
  );
  assign id_0 = 1;
  tri0 id_6 = 1;
  tri0 id_7 = id_5;
  assign id_6 = id_5;
endmodule
