[{"name":"高得畬","email":"kao_deyu@yahoo.com","latestUpdate":"2008-03-17 08:55:36","objective":"1.積體電路的分類，2.積體電路晶片設計的流程，3.CMOS元件的基本結構與佈局，4.CMOS元件的設計規範技術，5.CMOS元件組成各種數位電路，6.以高階方法探討積體電路之設計，7.系統分割，8.設計問題之探討，9.IC的構造， 10.設計方法，11.時序問題之探討，12.鐘脈問題之探討，13.VLSI之測試，14.有助於設計與測試的結構化技巧探討，15.專題製作。","schedule":"01. 02/21/08 Chapter 1 Introduction (Moore’s rule)\n02. 02/28/08 Vocation (228 紀念日)\n03. 03/06/08 Introduction (Cost)\n04. 03/13/08 Chapter 2 (Mask, Processing, ……)\n05. 03/20/08 Chapter 2 (Wafer processing &amp; Cross-section)\n06. 03/27/08 Quiz 1, Chapter 2 (Transistors &amp; Layout)\n07. 04/03/08 Chapter 2 (RC Extraction)\n08. 04/10/08 Midterm Examination\n09. 04/17/08 Exam review and\nChapter 2 (Design Rules)\n10. 04/24/08 Chapter 3 (Logic Gates)\n11. 05/01/08 Chapter 3 (Noise Margin)\n12. 05/08/08 Chapter 3 (Timing)\n13. 05/15/08 Chapter 4 (Combination Logic Networks)\n14. 05/22/08 Quiz 2, Chapter 4 (Cross Talk, Power)\n15. 05/29/08 Chapter 4 (Testing)\n16. 06/05/08 Chapter 5 (Sequential Machines)\n17. 06/12/08 Final Examination\n18. 06/19/08 Exam review and extra material\n","scorePolicy":"Two quizzes 30% (15% for each)\nMidterm 35%\nFinal 35%\n","materials":"Textbook:\nModern VLSI Design\nSystem-on-Chip Design,\nThird edition, Prentice Hall,\nby: Wayne Wolf\nReferences\nULSI 製程技術 (新文京開發出版)\nby: 劉博文\nDigital Integrated Circuits\nA Design Perspective\nBy: Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolić\n","foreignLanguageTextbooks":false}]
