===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 42.6883 seconds

  ----Wall Time----  ----Name----
    5.0711 ( 11.9%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    4.2115 (  9.9%)    Parse modules
    0.8281 (  1.9%)    Verify circuit
   22.1819 ( 52.0%)  'firrtl.circuit' Pipeline
    1.7878 (  4.2%)    'firrtl.module' Pipeline
    1.6651 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1227 (  0.3%)      LowerCHIRRTLPass
    0.1284 (  0.3%)    InferWidths
    1.0002 (  2.3%)    InferResets
    0.0583 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0991 (  0.2%)    WireDFT
    0.1073 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.8980 (  2.1%)    LowerFIRRTLTypes
    9.2084 ( 21.6%)    'firrtl.module' Pipeline
    1.0258 (  2.4%)      ExpandWhens
    0.0263 (  0.1%)      RemoveInvalid
    7.6374 ( 17.9%)      Canonicalizer
    0.5188 (  1.2%)      InferReadWrite
    0.6750 (  1.6%)    Inliner
    1.3531 (  3.2%)    IMConstProp
    0.0716 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0719 (  0.2%)    BlackBoxReader
    0.0718 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.6656 ( 13.3%)    'firrtl.module' Pipeline
    5.6656 ( 13.3%)      Canonicalizer
    0.5281 (  1.2%)    RemoveUnusedPorts
    0.0738 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4950 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.6050 ( 10.8%)  LowerFIRRTLToHW
    0.0729 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    5.0842 ( 11.9%)  'hw.module' Pipeline
    1.1205 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    3.1838 (  7.5%)    Canonicalizer
    0.7799 (  1.8%)    HWCleanup
    0.9551 (  2.2%)  'hw.module' Pipeline
    0.0873 (  0.2%)    HWLegalizeModules
    0.8678 (  2.0%)    PrettifyVerilog
    4.5485 ( 10.7%)  ExportVerilog
    0.0025 (  0.0%)  Rest
   42.6883 (100.0%)  Total

{
  totalTime: 42.716,
  maxMemory: 740749312
}
