<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Sep 10 11:04:32 2019" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynquplus" BOARD="xilinx.com:zcu102:part0:3.1" DEVICE="xczu9eg" NAME="zcu102_base_trd" PACKAGE="ffvb1156" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="hdmi_rx_det_in" SIGIS="undef" SIGNAME="External_Ports_hdmi_rx_det_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="cable_detect"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hdmi_rx_hb_led" SIGIS="undef" SIGNAME="hdmi_input_hdmi_hb_rx_hdmi_hb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_input_hdmi_hb_rx" PORT="hdmi_hb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="hdmi_rx_hpd_out" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_hpd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="hpd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="hdmi_tx_en_out" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_output_vcc_const_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_output_vcc_const" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hdmi_tx_hb_led" SIGIS="undef" SIGNAME="hdmi_output_hdmi_hb_tx_hdmi_hb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_output_hdmi_hb_tx" PORT="hdmi_hb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hdmi_tx_locked_led" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_locked">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="locked"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="hdmi_tx_hpd_in" SIGIS="undef" SIGNAME="External_Ports_hdmi_tx_hpd_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="hpd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="si5324_clk_n_in" SIGIS="undef" SIGNAME="External_Ports_si5324_clk_n_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vid_phy_controller_0" PORT="mgtrefclk0_pad_n_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="si5324_clk_p_in" SIGIS="undef" SIGNAME="External_Ports_si5324_clk_p_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vid_phy_controller_0" PORT="mgtrefclk0_pad_p_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="hdmi_rx_clk_n_in" SIGIS="undef" SIGNAME="External_Ports_hdmi_rx_clk_n_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vid_phy_controller_0" PORT="mgtrefclk1_pad_n_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="hdmi_rx_clk_p_in" SIGIS="undef" SIGNAME="External_Ports_hdmi_rx_clk_p_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vid_phy_controller_0" PORT="mgtrefclk1_pad_p_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="sensor_gpio_rst" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_sensor_rst_gpio_Dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_csi2_rx_sensor_rst_gpio" PORT="Dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="hdmi_rx_dat_n_in" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_hdmi_rx_dat_n_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vid_phy_controller_0" PORT="phy_rxn_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="hdmi_rx_dat_p_in" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_hdmi_rx_dat_p_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vid_phy_controller_0" PORT="phy_rxp_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="si5324_rst_out" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="si5324_lol_in" SIGIS="undef" SIGNAME="External_Ports_si5324_lol_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vid_phy_controller_0" PORT="tx_refclk_rdy"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="sensor_gpio_spi_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_vcc_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_csi2_rx_vcc" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="sensor_gpio_flash" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_vcc_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_csi2_rx_vcc" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="hdmi_tx_dat_n_out" RIGHT="0" SIGIS="undef" SIGNAME="vid_phy_controller_0_phy_txn_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vid_phy_controller_0" PORT="phy_txn_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="hdmi_tx_dat_p_out" RIGHT="0" SIGIS="undef" SIGNAME="vid_phy_controller_0_phy_txp_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vid_phy_controller_0" PORT="phy_txp_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hdmi_tx_clk_n_out" SIGIS="undef" SIGNAME="vid_phy_controller_0_tx_tmds_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vid_phy_controller_0" PORT="tx_tmds_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hdmi_tx_clk_p_out" SIGIS="undef" SIGNAME="vid_phy_controller_0_tx_tmds_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vid_phy_controller_0" PORT="tx_tmds_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="hdmi_rx_ddc_out_scl_i" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_DDC_OUT_scl_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="DDC_OUT_scl_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hdmi_rx_ddc_out_scl_o" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_DDC_OUT_scl_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="DDC_OUT_scl_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hdmi_rx_ddc_out_scl_t" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_DDC_OUT_scl_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="DDC_OUT_scl_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="hdmi_rx_ddc_out_sda_i" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_DDC_OUT_sda_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="DDC_OUT_sda_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hdmi_rx_ddc_out_sda_o" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_DDC_OUT_sda_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="DDC_OUT_sda_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hdmi_rx_ddc_out_sda_t" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_DDC_OUT_sda_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="DDC_OUT_sda_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="hdmi_tx_ddc_out_scl_i" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_DDC_OUT_scl_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="DDC_OUT_scl_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hdmi_tx_ddc_out_scl_o" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_DDC_OUT_scl_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="DDC_OUT_scl_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hdmi_tx_ddc_out_scl_t" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_DDC_OUT_scl_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="DDC_OUT_scl_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="hdmi_tx_ddc_out_sda_i" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_DDC_OUT_sda_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="DDC_OUT_sda_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hdmi_tx_ddc_out_sda_o" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_DDC_OUT_sda_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="DDC_OUT_sda_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hdmi_tx_ddc_out_sda_t" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_DDC_OUT_sda_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="DDC_OUT_sda_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="csi_mipi_phy_if_clk_n" SIGIS="undef" SIGNAME="mipi_csi2_rx_mipi_csi2_rx_subsystem_0_mipi_phy_if_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="mipi_phy_if_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="csi_mipi_phy_if_clk_p" SIGIS="undef" SIGNAME="mipi_csi2_rx_mipi_csi2_rx_subsystem_0_mipi_phy_if_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="mipi_phy_if_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="csi_mipi_phy_if_data_n" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_mipi_csi2_rx_subsystem_0_mipi_phy_if_data_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="mipi_phy_if_data_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="csi_mipi_phy_if_data_p" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_mipi_csi2_rx_subsystem_0_mipi_phy_if_data_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="mipi_phy_if_data_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="dru_clk_in_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="dru_clk_dru_ibufds_gt_IBUF_DS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dru_clk_dru_ibufds_gt" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="dru_clk_in_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="dru_clk_dru_ibufds_gt_IBUF_DS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dru_clk_dru_ibufds_gt" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sensor_iic_scl_i" SIGIS="undef" SIGNAME="sensor_iic_scl_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sensor_iic" PORT="scl_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sensor_iic_scl_o" SIGIS="undef" SIGNAME="sensor_iic_scl_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sensor_iic" PORT="scl_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sensor_iic_scl_t" SIGIS="undef" SIGNAME="sensor_iic_scl_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sensor_iic" PORT="scl_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sensor_iic_sda_i" SIGIS="undef" SIGNAME="sensor_iic_sda_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sensor_iic" PORT="sda_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sensor_iic_sda_o" SIGIS="undef" SIGNAME="sensor_iic_sda_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sensor_iic" PORT="sda_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sensor_iic_sda_t" SIGIS="undef" SIGNAME="sensor_iic_sda_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sensor_iic" PORT="sda_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="hdmi_ctl_iic_scl_i" SIGIS="undef" SIGNAME="hdmi_ctl_iic_scl_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="scl_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hdmi_ctl_iic_scl_o" SIGIS="undef" SIGNAME="hdmi_ctl_iic_scl_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="scl_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hdmi_ctl_iic_scl_t" SIGIS="undef" SIGNAME="hdmi_ctl_iic_scl_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="scl_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="hdmi_ctl_iic_sda_i" SIGIS="undef" SIGNAME="hdmi_ctl_iic_sda_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="sda_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hdmi_ctl_iic_sda_o" SIGIS="undef" SIGNAME="hdmi_ctl_iic_sda_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="sda_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hdmi_ctl_iic_sda_t" SIGIS="undef" SIGNAME="hdmi_ctl_iic_sda_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="sda_t"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_csi_mipi_phy_if" NAME="csi_mipi_phy_if" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="csi_mipi_phy_if_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="csi_mipi_phy_if_clk_p"/>
        <PORTMAP LOGICAL="DATA_N" PHYSICAL="csi_mipi_phy_if_data_n"/>
        <PORTMAP LOGICAL="DATA_P" PHYSICAL="csi_mipi_phy_if_data_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_dru_clk_in" NAME="dru_clk_in" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="dru_clk_in_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="dru_clk_in_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hdmi_ctl_iic_IIC" NAME="hdmi_ctl_iic" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="SCL_I" PHYSICAL="hdmi_ctl_iic_scl_i"/>
        <PORTMAP LOGICAL="SCL_O" PHYSICAL="hdmi_ctl_iic_scl_o"/>
        <PORTMAP LOGICAL="SCL_T" PHYSICAL="hdmi_ctl_iic_scl_t"/>
        <PORTMAP LOGICAL="SDA_I" PHYSICAL="hdmi_ctl_iic_sda_i"/>
        <PORTMAP LOGICAL="SDA_O" PHYSICAL="hdmi_ctl_iic_sda_o"/>
        <PORTMAP LOGICAL="SDA_T" PHYSICAL="hdmi_ctl_iic_sda_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hdmi_input_v_hdmi_rx_ss_0_DDC_OUT" NAME="hdmi_rx_ddc_out" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="SCL_I" PHYSICAL="hdmi_rx_ddc_out_scl_i"/>
        <PORTMAP LOGICAL="SCL_O" PHYSICAL="hdmi_rx_ddc_out_scl_o"/>
        <PORTMAP LOGICAL="SCL_T" PHYSICAL="hdmi_rx_ddc_out_scl_t"/>
        <PORTMAP LOGICAL="SDA_I" PHYSICAL="hdmi_rx_ddc_out_sda_i"/>
        <PORTMAP LOGICAL="SDA_O" PHYSICAL="hdmi_rx_ddc_out_sda_o"/>
        <PORTMAP LOGICAL="SDA_T" PHYSICAL="hdmi_rx_ddc_out_sda_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hdmi_output_v_hdmi_tx_ss_0_DDC_OUT" NAME="hdmi_tx_ddc_out" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="SCL_I" PHYSICAL="hdmi_tx_ddc_out_scl_i"/>
        <PORTMAP LOGICAL="SCL_O" PHYSICAL="hdmi_tx_ddc_out_scl_o"/>
        <PORTMAP LOGICAL="SCL_T" PHYSICAL="hdmi_tx_ddc_out_scl_t"/>
        <PORTMAP LOGICAL="SDA_I" PHYSICAL="hdmi_tx_ddc_out_sda_i"/>
        <PORTMAP LOGICAL="SDA_O" PHYSICAL="hdmi_tx_ddc_out_sda_o"/>
        <PORTMAP LOGICAL="SDA_T" PHYSICAL="hdmi_tx_ddc_out_sda_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="sensor_iic_IIC" NAME="sensor_iic" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="SCL_I" PHYSICAL="sensor_iic_scl_i"/>
        <PORTMAP LOGICAL="SCL_O" PHYSICAL="sensor_iic_scl_o"/>
        <PORTMAP LOGICAL="SCL_T" PHYSICAL="sensor_iic_scl_t"/>
        <PORTMAP LOGICAL="SDA_I" PHYSICAL="sensor_iic_sda_i"/>
        <PORTMAP LOGICAL="SDA_O" PHYSICAL="sensor_iic_sda_o"/>
        <PORTMAP LOGICAL="SDA_T" PHYSICAL="sensor_iic_sda_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="14" FULLNAME="/axi_apb_bridge_0" HWVERSION="3.0" INSTANCE="axi_apb_bridge_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_apb_bridge" VLNV="xilinx.com:ip:axi_apb_bridge:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_apb_bridge;v=v3_0;d=pg073-axi-apb-bridge.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="axi_apb_bridge_inst"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="40"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_APB_ADDR_WIDTH" VALUE="40"/>
        <PARAMETER NAME="C_M_APB_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_APB_NUM_SLAVES" VALUE="1"/>
        <PARAMETER NAME="C_M_APB_PROTOCOL" VALUE="apb3"/>
        <PARAMETER NAME="C_S_AXI_RNG2_BASEADDR" VALUE="0x0000000010000000"/>
        <PARAMETER NAME="C_S_AXI_RNG2_HIGHADDR" VALUE="0x000000001FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG3_BASEADDR" VALUE="0x0000000020000000"/>
        <PARAMETER NAME="C_S_AXI_RNG3_HIGHADDR" VALUE="0x000000002FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG4_BASEADDR" VALUE="0x0000000030000000"/>
        <PARAMETER NAME="C_S_AXI_RNG4_HIGHADDR" VALUE="0x000000003FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG5_BASEADDR" VALUE="0x0000000040000000"/>
        <PARAMETER NAME="C_S_AXI_RNG5_HIGHADDR" VALUE="0x000000004FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG6_BASEADDR" VALUE="0x0000000050000000"/>
        <PARAMETER NAME="C_S_AXI_RNG6_HIGHADDR" VALUE="0x000000005FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG7_BASEADDR" VALUE="0x0000000060000000"/>
        <PARAMETER NAME="C_S_AXI_RNG7_HIGHADDR" VALUE="0x000000006FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG8_BASEADDR" VALUE="0x0000000070000000"/>
        <PARAMETER NAME="C_S_AXI_RNG8_HIGHADDR" VALUE="0x000000007FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG9_BASEADDR" VALUE="0x0000000080000000"/>
        <PARAMETER NAME="C_S_AXI_RNG9_HIGHADDR" VALUE="0x000000008FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG10_BASEADDR" VALUE="0x0000000090000000"/>
        <PARAMETER NAME="C_S_AXI_RNG10_HIGHADDR" VALUE="0x000000009FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG11_BASEADDR" VALUE="0x00000000A0000000"/>
        <PARAMETER NAME="C_S_AXI_RNG11_HIGHADDR" VALUE="0x00000000AFFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG12_BASEADDR" VALUE="0x00000000B0000000"/>
        <PARAMETER NAME="C_S_AXI_RNG12_HIGHADDR" VALUE="0x00000000BFFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG13_BASEADDR" VALUE="0x00000000C0000000"/>
        <PARAMETER NAME="C_S_AXI_RNG13_HIGHADDR" VALUE="0x00000000CFFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG14_BASEADDR" VALUE="0x00000000D0000000"/>
        <PARAMETER NAME="C_S_AXI_RNG14_HIGHADDR" VALUE="0x00000000DFFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG15_BASEADDR" VALUE="0x00000000E0000000"/>
        <PARAMETER NAME="C_S_AXI_RNG15_HIGHADDR" VALUE="0x00000000EFFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG16_BASEADDR" VALUE="0x00000000F0000000"/>
        <PARAMETER NAME="C_S_AXI_RNG16_HIGHADDR" VALUE="0x00000000FFFFFFFF"/>
        <PARAMETER NAME="C_DPHASE_TIMEOUT" VALUE="0"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="40"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_axi_apb_bridge_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="149985000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M08_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M08_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M08_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M08_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M08_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M08_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M08_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="m_apb_paddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_paddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="paddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_apb_psel" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_psel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="psel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_apb_penable" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_penable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="penable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_apb_pwrite" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="pwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_apb_pwdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pwdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="pwdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_apb_pready" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="pready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_apb_prdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_prdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="prdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_apb_pslverr" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pslverr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="pslverr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm0_M08_AXI" DATAWIDTH="32" NAME="AXI4_LITE" TYPE="TARGET" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="149985000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_apb_bridge_0_APB_M" NAME="APB_M" TYPE="INITIATOR" VLNV="xilinx.com:interface:apb:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PADDR" PHYSICAL="m_apb_paddr"/>
            <PORTMAP LOGICAL="PENABLE" PHYSICAL="m_apb_penable"/>
            <PORTMAP LOGICAL="PRDATA" PHYSICAL="m_apb_prdata"/>
            <PORTMAP LOGICAL="PREADY" PHYSICAL="m_apb_pready"/>
            <PORTMAP LOGICAL="PSEL" PHYSICAL="m_apb_psel"/>
            <PORTMAP LOGICAL="PSLVERR" PHYSICAL="m_apb_pslverr"/>
            <PORTMAP LOGICAL="PWDATA" PHYSICAL="m_apb_pwdata"/>
            <PORTMAP LOGICAL="PWRITE" PHYSICAL="m_apb_pwrite"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/axi_intc_0" HWVERSION="4.1" INSTANCE="axi_intc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="INTERRUPT_CNTLR" MODTYPE="axi_intc" VLNV="xilinx.com:ip:axi_intc:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v4_1;d=pg099-axi-intc.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="11"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register.&#xA;For each bit up to number of periperhal interrupts:&#xA;  R - Reads active interrupt signal.&#xA;  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.&#xA;For remaining bits defined by number of software interrupts:&#xA;  R - Reads software interrupt value.&#xA;  W - Writes software interrupt value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="11"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IPR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Pending Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="11"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Pending Register.&#xA;For each bit:&#xA;  R - Reads logical AND of bits in ISR and IER.&#xA;  W - No effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="11"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="11"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register.&#xA;For each bit:&#xA;  R - Reads interrupt enable value.&#xA;  W - Writes interrupt enable value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="11"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IAR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Acknowledge Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="11"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Acknowledge Register.&#xA;For each bit:&#xA;  W - Acknowledge interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="11"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Set Interrupt Enables"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10"/>
              <PROPERTY NAME="SIZE" VALUE="11"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Set Interrupt Enables&#xA;For each bit:&#xA;  R - Reads active interrupt.&#xA;  W - Writing 1 enables the interrupt, writing 0 has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToSet"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="11"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Clear Interrupt Enables"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14"/>
              <PROPERTY NAME="SIZE" VALUE="11"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clear Interrupt Enables&#xA;For each bit:&#xA;  R - Reads active interrupt.&#xA;  W - Writing 1 disables the interrupt, writing 0 has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="11"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x18"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="IVN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Number.&#xA;  R - Reads ordinal of highest priority, enabled, active interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Master Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ME">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master IRQ Enable.&#xA;  0 - All interrupts disabled.&#xA;  1 - All interrupts can be enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="HIE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Hardware Interrupt Enable.&#xA;  0 - HW interrupts disabled.&#xA;  1 - HW interrupts enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IMR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Mode Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x20"/>
              <PROPERTY NAME="SIZE" VALUE="11"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Mode Register.&#xA;For each bit:&#xA;  R - Reads interrupt mode.&#xA;  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="11"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ILR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Level Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x24"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ILN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Level Number.&#xA;  R - Reads ordinal of highest priority interrupt not allowed to generate IRQ.&#xA;  W - Writes ordinal of highest priority interrupt not allowed to generate IRQ.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[0]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 0"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 0 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[1]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 1 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[2]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 2 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[3]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 3"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 3 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[4]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 4"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x110"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 4 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[5]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 5"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x114"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 5 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[6]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 6"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x118"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 6 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[7]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 7"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 7 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[8]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 8"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 8 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[9]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 9"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x124"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 9 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[10]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 10"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 10 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[11]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 11"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x12C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 11 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[12]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 12"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x130"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 12 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[13]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 13"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x134"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 13 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[14]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 14"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x138"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 14 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[15]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 15"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x13C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 15 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[16]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 16"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x140"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 16 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[17]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 17"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x144"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 17 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[18]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 18"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x148"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 18 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[19]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 19"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 19 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[20]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 20"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x150"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 20 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[21]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 21"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x154"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 21 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[22]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 22"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x158"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 22 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[23]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 23"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x15C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 23 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[24]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 24"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x160"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 24 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[25]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 25"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x164"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 25 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[26]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 26"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x168"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 26 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[27]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 27"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x16C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 27 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[28]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 28"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x170"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 28 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[29]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 29"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x174"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 29 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[30]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 30"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x178"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 30 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[31]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 31"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x17C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 31 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[0]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 0"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x200"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 0 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[1]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x208"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 1 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[2]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x210"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 2 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[3]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 3"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x218"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 3 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[4]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 4"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x220"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 4 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[5]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 5"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x228"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 5 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[6]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 6"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x230"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 6 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[7]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 7"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x238"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 7 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[8]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 8"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x240"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 8 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[9]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 9"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x248"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 9 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[10]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 10"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x250"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 10 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[11]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 11"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x258"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 11 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[12]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 12"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x260"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 12 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[13]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 13"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x268"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 13 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[14]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 14"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x270"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 14 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[15]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 15"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x278"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 15 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[16]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 16"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x280"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 16 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[17]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 17"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x288"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 17 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[18]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 18"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x290"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 18 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[19]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 19"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x298"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 19 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[20]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 20"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2A0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 20 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[21]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 21"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2A8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 21 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[22]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 22"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2B0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 22 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[23]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 23"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2B8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 23 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[24]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 24"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2C0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 24 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[25]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 25"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2C8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 25 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[26]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 26"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2D0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 26 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[27]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 27"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2D8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 27 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[28]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 28"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2E0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 28 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[29]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 29"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2E8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 29 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[30]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 30"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2F0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 30 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[31]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 31"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2F8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 31 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="zcu102_base_trd_axi_intc_0_0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_NUM_INTR_INPUTS" VALUE="11"/>
        <PARAMETER NAME="C_NUM_SW_INTR" VALUE="0"/>
        <PARAMETER NAME="C_KIND_OF_INTR" VALUE="0xfffff800"/>
        <PARAMETER NAME="C_KIND_OF_EDGE" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_KIND_OF_LVL" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_ASYNC_INTR" VALUE="0xFFFFF85C"/>
        <PARAMETER NAME="C_NUM_SYNC_FF" VALUE="2"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_IVAR_RESET_VALUE" VALUE="0x0000000000000010"/>
        <PARAMETER NAME="C_ENABLE_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_IPR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_IVR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ILR" VALUE="0"/>
        <PARAMETER NAME="C_IRQ_IS_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_IRQ_ACTIVE" VALUE="0x1"/>
        <PARAMETER NAME="C_DISABLE_SYNCHRONIZERS" VALUE="0"/>
        <PARAMETER NAME="C_MB_CLK_NOT_CONNECTED" VALUE="1"/>
        <PARAMETER NAME="C_HAS_FAST" VALUE="0"/>
        <PARAMETER NAME="C_EN_CASCADE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CASCADE_MASTER" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_axi_intc_0_0"/>
        <PARAMETER NAME="Sense_of_IRQ_Level_Type" VALUE="Active_High"/>
        <PARAMETER NAME="Sense_of_IRQ_Edge_Type" VALUE="Rising"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_MHZ" VALUE="49.995"/>
        <PARAMETER NAME="C_PROCESSOR_CLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="C_IRQ_CONNECTION" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="INTR_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA0010000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA001FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="49995000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="intr" RIGHT="0" SENSITIVITY="LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="platform_interrupts_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="platform_interrupts" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_intc_0_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupts0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm0_M07_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="49995000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/axi_interconnect_hp0" HWVERSION="2.1" INSTANCE="axi_interconnect_hp0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="4"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="2"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_axi_interconnect_hp0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video1_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video2_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video3_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_WUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_BUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_RUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axi_mm_video4_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="48" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awuser" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wuser" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_buser" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="48" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_aruser" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_ruser" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp2_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="hdmi_output_v_mix_0_m_axi_mm_video1" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S00_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_output_v_mix_0_m_axi_mm_video2" DATAWIDTH="128" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S01_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S01_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S01_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S01_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S01_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_output_v_mix_0_m_axi_mm_video3" DATAWIDTH="128" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S02_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S02_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S02_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S02_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S02_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S02_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S02_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S02_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S02_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_output_v_mix_0_m_axi_mm_video4" DATAWIDTH="128" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S03_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S03_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S03_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S03_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S03_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S03_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S03_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S03_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S03_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hp0_M00_AXI" DATAWIDTH="128" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="M00_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/axi_interconnect_hp1" HWVERSION="2.1" INSTANCE="axi_interconnect_hp1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="3"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="2"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_axi_interconnect_hp1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="48" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="48" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp3_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="hdmi_input_axi_data_fifo_0_M_AXI" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="tpg_input_axi_data_fifo_0_M_AXI" DATAWIDTH="128" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mipi_csi2_rx_axi_data_fifo_0_M_AXI" DATAWIDTH="128" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hp1_M00_AXI" DATAWIDTH="128" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/axi_interconnect_hpm0" HWVERSION="2.1" INSTANCE="axi_interconnect_hpm0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="9"/>
        <PARAMETER NAME="STRATEGY" VALUE="1"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_axi_interconnect_hpm0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="csirxss_s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="csirxss_s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="csirxss_s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="csirxss_s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="csirxss_s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="csirxss_s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="csirxss_s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="csirxss_s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="csirxss_s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="csirxss_s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="csirxss_s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="csirxss_s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="csirxss_s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="csirxss_s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="csirxss_s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="csirxss_s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="csirxss_s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="S_AXI_CPU_IN_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="S_AXI_CPU_IN_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="S_AXI_CPU_IN_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="S_AXI_CPU_IN_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="S_AXI_CPU_IN_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="S_AXI_CPU_IN_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="S_AXI_CPU_IN_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="S_AXI_CPU_IN_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="S_AXI_CPU_IN_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="S_AXI_CPU_IN_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="S_AXI_CPU_IN_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="S_AXI_CPU_IN_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="S_AXI_CPU_IN_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="S_AXI_CPU_IN_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="S_AXI_CPU_IN_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="S_AXI_CPU_IN_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="S_AXI_CPU_IN_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="S_AXI_CPU_IN_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="S_AXI_CPU_IN_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sensor_iic" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sensor_iic" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sensor_iic" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sensor_iic" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sensor_iic" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sensor_iic" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sensor_iic" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sensor_iic" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sensor_iic" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sensor_iic" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sensor_iic" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sensor_iic" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sensor_iic" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sensor_iic" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sensor_iic" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sensor_iic" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sensor_iic" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="S_AXI_CPU_IN_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="S_AXI_CPU_IN_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="S_AXI_CPU_IN_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="S_AXI_CPU_IN_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="S_AXI_CPU_IN_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="S_AXI_CPU_IN_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="S_AXI_CPU_IN_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="S_AXI_CPU_IN_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="S_AXI_CPU_IN_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="S_AXI_CPU_IN_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="S_AXI_CPU_IN_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="S_AXI_CPU_IN_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="S_AXI_CPU_IN_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="S_AXI_CPU_IN_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="S_AXI_CPU_IN_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="S_AXI_CPU_IN_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="S_AXI_CPU_IN_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="S_AXI_CPU_IN_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="S_AXI_CPU_IN_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_axi4lite_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_axi4lite_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_axi4lite_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_axi4lite_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_axi4lite_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_axi4lite_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_axi4lite_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_axi4lite_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_axi4lite_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_axi4lite_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_axi4lite_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_axi4lite_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_axi4lite_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_axi4lite_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_axi4lite_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_axi4lite_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_axi4lite_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_axi4lite_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_axi4lite_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M07_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M07_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M07_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M07_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M07_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_awready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_wvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_wready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_bvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_bready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M08_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_arready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M08_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_rvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_rready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_M_AXI_HPM0_FPD" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm0_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm0_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm0_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm0_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm0_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm0_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm0_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm0_M08_AXI" DATAWIDTH="32" NAME="M08_AXI" TYPE="INITIATOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M08_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M08_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M08_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M08_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M08_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M08_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M08_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M08_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M08_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M08_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M08_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M08_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M08_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M08_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M08_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M08_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M08_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M08_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M08_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/axi_interconnect_hpm1" HWVERSION="2.1" INSTANCE="axi_interconnect_hpm1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="10"/>
        <PARAMETER NAME="STRATEGY" VALUE="1"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_axi_interconnect_hpm1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axi_ctrl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axi_ctrl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axi_ctrl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axi_ctrl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axi_ctrl_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axi_ctrl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axi_ctrl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axi_ctrl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axi_ctrl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axi_ctrl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axi_ctrl_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axi_ctrl_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axi_ctrl_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axi_ctrl_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axi_ctrl_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axi_ctrl_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axi_ctrl_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="s_axi_CTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="s_axi_CTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="s_axi_CTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="s_axi_CTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="s_axi_CTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="s_axi_CTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="s_axi_CTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="s_axi_CTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="s_axi_CTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="s_axi_CTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="s_axi_CTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="s_axi_CTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="s_axi_CTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="s_axi_CTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="s_axi_CTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="s_axi_CTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="s_axi_CTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axi_CTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axi_CTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axi_CTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axi_CTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axi_CTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axi_CTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axi_CTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axi_CTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axi_CTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axi_CTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axi_CTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axi_CTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axi_CTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axi_CTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axi_CTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axi_CTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axi_CTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="s_axi_CTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="s_axi_CTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="s_axi_CTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="s_axi_CTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="s_axi_CTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="s_axi_CTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="s_axi_CTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="s_axi_CTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="s_axi_CTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="s_axi_CTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M08_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="s_axi_CTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="s_axi_CTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="s_axi_CTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M08_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="s_axi_CTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="s_axi_CTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="s_axi_CTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="s_axi_CTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axi_ctrl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axi_ctrl_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axi_ctrl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axi_ctrl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axi_ctrl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axi_ctrl_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axi_ctrl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axi_ctrl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axi_ctrl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axi_ctrl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axi_ctrl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axi_ctrl_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axi_ctrl_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axi_ctrl_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axi_ctrl_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axi_ctrl_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axi_ctrl_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axi_ctrl_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axi_ctrl_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axi_ctrl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axi_ctrl_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axi_ctrl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axi_ctrl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axi_ctrl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axi_ctrl_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axi_ctrl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axi_ctrl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axi_ctrl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axi_ctrl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axi_ctrl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axi_ctrl_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axi_ctrl_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axi_ctrl_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axi_ctrl_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axi_ctrl_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axi_ctrl_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axi_ctrl_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axi_ctrl_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M09_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M09_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M09_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M09_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axi_CTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="s_axi_CTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="s_axi_CTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="s_axi_CTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="s_axi_CTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="s_axi_CTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="s_axi_CTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="s_axi_CTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="s_axi_CTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="s_axi_CTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="s_axi_CTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="s_axi_CTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="s_axi_CTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="s_axi_CTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="s_axi_CTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="s_axi_CTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="s_axi_CTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="s_axi_CTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axi_CTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axi_CTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axi_CTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axi_CTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axi_CTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axi_CTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axi_CTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axi_CTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axi_CTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axi_CTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axi_CTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axi_CTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axi_CTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axi_CTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axi_CTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axi_CTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axi_CTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_M_AXI_HPM1_FPD" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm1_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm1_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm1_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm1_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm1_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm1_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm1_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm1_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm1_M08_AXI" DATAWIDTH="32" NAME="M08_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M08_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M08_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M08_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M08_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M08_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M08_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M08_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M08_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M08_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M08_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M08_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M08_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M08_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M08_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M08_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M08_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M08_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M08_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M08_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm1_M09_AXI" DATAWIDTH="32" NAME="M09_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M09_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M09_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M09_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M09_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M09_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M09_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M09_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M09_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M09_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M09_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M09_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M09_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M09_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M09_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M09_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M09_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M09_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M09_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M09_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/clk_wiz_1" HWVERSION="6.0" INSTANCE="clk_wiz_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v6_0;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="1"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="zcu102_base_trd_clk_wiz_1_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="49.995"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="0"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="6"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary__________49.995____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1____49.995______0.000______50.0______163.726____154.695"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="clk_out2____74.992______0.000______50.0______148.390____154.695"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="clk_out3___149.985______0.000______50.0______129.940____154.695"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="clk_out4___299.970______0.000______50.0______116.512____154.695"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="clk_out5___199.980______0.000______50.0______124.151____154.695"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="clk_out6___149.985______0.000______50.0______129.940____154.695"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="75.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="150.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="300.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="150.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="49.995"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="74.992"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="149.985"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="299.970"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="199.980"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="149.985"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="24.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="20.002"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="24.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="16"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="8"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="4"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="6"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="8"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="200.02"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="0.6666666666666666"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="0.3333333333333333"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="0.16666666666666666"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="0.25"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="0.3333333333333333"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="0.5"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="49.995"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="74.992"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="149.985"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="299.970"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="199.980"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="149.985"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_clk_wiz_1_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="49.995"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="200.02"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="6"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="75.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="150.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="300.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="150.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="false"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="24.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="20.002"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="24.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="16"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="8"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="4"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="6"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="8"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="163.726"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="154.695"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="148.390"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="154.695"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="129.940"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="154.695"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="116.512"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="154.695"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="124.151"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="154.695"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="129.940"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="154.695"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="49995003" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="49995000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_hdmi_hb_rx" PORT="status_sb_aclk"/>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="s_axi_cpu_aclk"/>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="s_axis_audio_aclk"/>
            <CONNECTION INSTANCE="hdmi_output_hdmi_hb_tx" PORT="status_sb_aclk"/>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="s_axi_cpu_aclk"/>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="s_axis_audio_aclk"/>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="lite_aclk"/>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_intc_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M06_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M07_ACLK"/>
            <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="sensor_iic" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_sb_aclk"/>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_axi4lite_aclk"/>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="drpclk"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxihpm0_fpd_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="74992500" DIR="O" NAME="clk_out2" SIGIS="clk"/>
        <PORT CLKFREQUENCY="149985000" DIR="O" NAME="clk_out3" SIGIS="clk"/>
        <PORT CLKFREQUENCY="299970000" DIR="O" NAME="clk_out4" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="aclk"/>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="ap_clk"/>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="s_axis_video_aclk"/>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="aclk_axis"/>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="aclk_ctrl"/>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="s_axis_video_aclk"/>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="ap_clk"/>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="aclk"/>
            <CONNECTION INSTANCE="mipi_csi2_rx_axis_subset_converter_0" PORT="aclk"/>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="video_aclk"/>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="ap_clk"/>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="ap_clk"/>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="ap_clk"/>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="aclk"/>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="aclk_axis"/>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="aclk_ctrl"/>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="aclk"/>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="ap_clk"/>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="ap_clk"/>
            <CONNECTION INSTANCE="tpg_input_v_vid_in_axi4s_0" PORT="aclk"/>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M06_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M07_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M08_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M09_ACLK"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxihpm1_fpd_aclk"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxihp0_fpd_aclk"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxihp1_fpd_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="199980000" DIR="O" NAME="clk_out5" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="dphy_clk_200M"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="149985000" DIR="O" NAME="clk_out6" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M08_ACLK"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxihpc0_fpd_aclk"/>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="dla_core_clk"/>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="dla_csb_clk"/>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="pclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="clk_wiz_1_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="dcm_locked"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/dru_clk/const_vcc" HWVERSION="1.1" INSTANCE="dru_clk_const_vcc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_const_vcc_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="dru_clk_const_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dru_clk_dru_ibufds_gt_odiv2" PORT="BUFG_GT_CE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/dru_clk/dru_ibufds_gt" HWVERSION="2.1" INSTANCE="dru_clk_dru_ibufds_gt" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="ibufdsgte4"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_dru_ibufds_gt_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="clk" SIGNAME="dru_clk_dru_ibufds_gt_IBUF_DS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="dru_clk_in_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="clk" SIGNAME="dru_clk_dru_ibufds_gt_IBUF_DS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="dru_clk_in_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="clk" SIGNAME="dru_clk_dru_ibufds_gt_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="gtsouthrefclk0_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="IBUF_DS_ODIV2" RIGHT="0" SIGIS="clk" SIGNAME="dru_clk_dru_ibufds_gt_IBUF_DS_ODIV2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dru_clk_dru_ibufds_gt_odiv2" PORT="BUFG_GT_I"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_dru_clk_in" NAME="CLK_IN_D" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="IBUF_DS_P"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="IBUF_DS_N"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/dru_clk/dru_ibufds_gt_odiv2" HWVERSION="2.1" INSTANCE="dru_clk_dru_ibufds_gt_odiv2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="BUFG_GT"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_dru_ibufds_gt_odiv2_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="BUFG_GT_I" RIGHT="0" SIGIS="clk" SIGNAME="dru_clk_dru_ibufds_gt_IBUF_DS_ODIV2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dru_clk_dru_ibufds_gt" PORT="IBUF_DS_ODIV2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BUFG_GT_CE" RIGHT="0" SIGIS="undef" SIGNAME="dru_clk_const_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dru_clk_const_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BUFG_GT_CEMASK" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="BUFG_GT_CLR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="BUFG_GT_CLRMASK" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="BUFG_GT_DIV" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="BUFG_GT_O" RIGHT="0" SIGIS="clk" SIGNAME="dru_clk_dru_ibufds_gt_odiv2_BUFG_GT_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="gtsouthrefclk0_odiv2_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/hdmi_ctl_iic" HWVERSION="2.0" INSTANCE="hdmi_ctl_iic" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_iic" VLNV="xilinx.com:ip:axi_iic:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v2_0;d=pg090-axi-iic.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1c"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="GIE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable&#xA;0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core&#xA;1 - Unmasked AXI IIC core interrupts are passed to processor&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x020"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0xd0"/>
              <FIELDS>
                <FIELD NAME="int0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt0 - Arbitration Lost&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt1 - Transmit Error/Slave Transmit Complete&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt2 - Transmit FIFO Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt3 - Recieve FIFO FULL&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int4">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt4 - IIC Bus is Not Busy&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int5">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt5 - Addressed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int6">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt6 - Not Addessed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int7">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt7 - Transmit FIFO Half Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x028"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="int0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt0 - Arbitration Lost&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt1 - Transmit Error/Slave Transmit Complete&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt2 - Transmit FIFO Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt3 - Recieve FIFO FULL&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int4">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt4 - IIC Bus is Not Busy&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int5">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt5 - Addressed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int6">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt6 - Not Addessed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int7">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt7 - Transmit FIFO Half Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SOFTR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Soft Reset Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x040"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RKEY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset Key - Firmware must write a value of 0xA to this field to&#xA;            cause a soft reset of the Interrupt registers of AXI IIC controller.&#xA;            Writing any other value results in an AXI transaction&#xA;            acknowledgement with SLVERR and no reset occurs.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit must be set before any other CR bits have any effect&#xA;0 - resets and disables the AXI IIC controller but not the registers or FIFOs&#xA;1 - enables the AXI IIC controller&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs&#xA;0 - transmit FIFO normal operation&#xA;1 - resets the transmit FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSMS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When this bit is changed from 0 to 1, the&#xA;AXI IIC bus interface generates a START condition in master mode. When&#xA;this bit is cleared, a STOP condition is generated and the AXI IIC bus&#xA;interface switches to slave mode. When this bit is cleared by the&#xA;hardware, because arbitration for the bus has been lost, a STOP&#xA;condition is not generated&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit selects the direction of master/slave transfers.&#xA;0 - selects an AXI IIC receive&#xA;1 - selects an AXI IIC transmit&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TXAK">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit specifies the value driven onto&#xA;the sda line during acknowledge cycles for both master and slave recievers.&#xA;0 - acknowledge&#xA;1 - not-acknowledge&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RSTA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Writing a 1 to this bit generates a repeated START &#xA;condition on the bus if the AXI IIC bus interface is the current bus&#xA;master. Attempting a repeated START at the wrong time, if the bus is&#xA;owned by another master, results in a loss of arbitration. This bit is reset&#xA;when the repeated start occurs. This bit must be set prior to writing the&#xA;new address to the TX_FIFO or DTR&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GC_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Setting this bit High allows the AXI IIC to respond to a general call address.&#xA;0 - General Call Disabled&#xA;1 - General Call Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ABGC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit is set to 1 when another master has issued a general call and&#xA;the general call enable bit is set to 1, CR(6) = 1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AAS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface&#xA;is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit&#xA;address or general call if enabled. This bit is cleared when a stop&#xA;condition is detected or a repeated start occurs.&#xA;0 - indicates not being addressed as a slave&#xA;1 - indicates being addressed as a slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="BB">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit indicates the status of the IIC bus. This bit is set&#xA;when a START condition is detected and cleared when a STOP&#xA;condition is detected.&#xA;0 - indicates the bus is idle&#xA;1 - indicates the bus is busy&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ARW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When the IIC bus interface has been addressed as a slave (AAS is set), &#xA;this bit indicates the value of the read/write bit sent by the master.&#xA;This bit is only valid when a complete transfer has occurred and&#xA;no other transfers have been initiated.&#xA;0 - indicates master writing to slave&#xA;1 - indicates master reading from slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit is set High when the transmit FIFO is full.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit is set High when the receive FIFO is full.&#xA;This bit is set only when all 16 locations in the FIFO are full,&#xA;regardless of the compare value field of the RX_FIFO_PIRQ register.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This is set High when the receive FIFO is empty.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This is set High when the transmit FIFO is empty.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="D7_D0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If the dynamic stop bit is used and the AXI IIC is a master receiver,&#xA;the value is the number of bytes to receive.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="Start">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The dynamic start bit can be used to send a start or repeated start sequence on the&#xA;IIC bus. A start sequence is generated if the MSMS = 0, a&#xA;repeated start sequence is generated if the MSMS = 1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Stop">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The dynamic stop bit can be used to send an IIC stop&#xA;sequence on the IIC bus after the last byte has been transmitted or received.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="RX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Recieve FIFO Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="D7_D0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="IIC Receive Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ADR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Slave Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x110"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Slave_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Address used by the IIC bus interface when in slave mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="7"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TX_FIFO_OCY">
              <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO Occupency Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x114"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit[3] is the MSB. A binary value of 1001 indicates that&#xA;10 locations are full in the FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="RX_FIFO_OCY">
              <PROPERTY NAME="DESCRIPTION" VALUE="Recieve FIFO Occupency Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x118"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit[3] is the MSB. A binary value of 1001 indicates that&#xA;10 locations are full in the FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TEN_ADR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Slave Ten Bit Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MSB of Slave Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="RX_FIFO_PIRQ">
              <PROPERTY NAME="DESCRIPTION" VALUE="Recieve FIFO Programmable Depth Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Compare Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit[3] is the MSB. A binary value of 1001 implies that when&#xA;10 locations in the receive FIFO are filled, the receive FIFO&#xA;interrupt is set.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPO">
              <PROPERTY NAME="DESCRIPTION" VALUE="General Purpose Output Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x124"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="General Purpose Outputs">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The LSB (Bit[0]) is the first bit populated&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TSUSTA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TSUSTA Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TSUSTA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Setup time for a repeated START condition.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TSUSTO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TSUSTO Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x12C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TSUSTO">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Setup time for a repeated STOP condition.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="THDSTA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter THDSTA Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x130"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="THDSTA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Hold time for a repeated START condition.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TSUDAT">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TSUDAT Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x134"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TSUDAT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data Setup time&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TBUF">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TBUF Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x138"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TBUF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bus free time between a STOP and START condition&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="THIGH">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter THIGH Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x13C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="THIGH">
                  <PROPERTY NAME="DESCRIPTION" VALUE="High Period of the scl clock.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TLOW">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TLOW Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x140"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TLOW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Low Period of scl clock.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="THDDAT">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter THDDAT Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x144"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="THDDAT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data Hold time&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_IIC_FREQ" VALUE="100000"/>
        <PARAMETER NAME="C_TEN_BIT_ADR" VALUE="0"/>
        <PARAMETER NAME="C_GPO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="49995000"/>
        <PARAMETER NAME="C_SCL_INERTIAL_DELAY" VALUE="0"/>
        <PARAMETER NAME="C_SDA_INERTIAL_DELAY" VALUE="0"/>
        <PARAMETER NAME="C_SDA_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_SMBUS_PMBUS_HOST" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="0x00"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_hdmi_ctl_iic_0"/>
        <PARAMETER NAME="TEN_BIT_ADR" VALUE="7_bit"/>
        <PARAMETER NAME="AXI_ACLK_FREQ_MHZ" VALUE="49.995"/>
        <PARAMETER NAME="IIC_FREQ_KHZ" VALUE="100"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="IIC_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA0020000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA002FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="49995000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="iic2intc_irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hdmi_ctl_iic_iic2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="platform_interrupts" PORT="In5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sda_i" SIGIS="undef" SIGNAME="hdmi_ctl_iic_sda_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="hdmi_ctl_iic_sda_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sda_o" SIGIS="undef" SIGNAME="hdmi_ctl_iic_sda_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="hdmi_ctl_iic_sda_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sda_t" SIGIS="undef" SIGNAME="hdmi_ctl_iic_sda_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="hdmi_ctl_iic_sda_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="scl_i" SIGIS="undef" SIGNAME="hdmi_ctl_iic_scl_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="hdmi_ctl_iic_scl_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="scl_o" SIGIS="undef" SIGNAME="hdmi_ctl_iic_scl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="hdmi_ctl_iic_scl_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="scl_t" SIGIS="undef" SIGNAME="hdmi_ctl_iic_scl_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="hdmi_ctl_iic_scl_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="gpo" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm0_M03_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="49995000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_ctl_iic_IIC" NAME="IIC" TYPE="INITIATOR" VLNV="xilinx.com:interface:iic:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCL_I" PHYSICAL="scl_i"/>
            <PORTMAP LOGICAL="SCL_O" PHYSICAL="scl_o"/>
            <PORTMAP LOGICAL="SCL_T" PHYSICAL="scl_t"/>
            <PORTMAP LOGICAL="SDA_I" PHYSICAL="sda_i"/>
            <PORTMAP LOGICAL="SDA_O" PHYSICAL="sda_o"/>
            <PORTMAP LOGICAL="SDA_T" PHYSICAL="sda_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="17" FULLNAME="/hdmi_input/axi_data_fifo_0" HWVERSION="2.1" INSTANCE="hdmi_input_axi_data_fifo_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_data_fifo" VLNV="xilinx.com:ip:axi_data_fifo:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WRITE_FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WRITE_FIFO_TYPE" VALUE="bram"/>
        <PARAMETER NAME="C_AXI_WRITE_FIFO_DELAY" VALUE="1"/>
        <PARAMETER NAME="C_AXI_READ_FIFO_DEPTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_READ_FIFO_TYPE" VALUE="lut"/>
        <PARAMETER NAME="C_AXI_READ_FIFO_DELAY" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WRITE_FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="READ_FIFO_DEPTH" VALUE="0"/>
        <PARAMETER NAME="WRITE_FIFO_DELAY" VALUE="1"/>
        <PARAMETER NAME="READ_FIFO_DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_axi_data_fifo_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="hdmi_input_frmbuf_wr_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_frmbuf_wr_rst_gpio" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="hdmi_input_v_frmbuf_wr_0_m_axi_mm_video" DATAWIDTH="128" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="4"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_input_axi_data_fifo_0_M_AXI" DATAWIDTH="128" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="4"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/hdmi_input/frmbuf_wr_rst_gpio" HWVERSION="1.0" INSTANCE="hdmi_input_frmbuf_wr_rst_gpio" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="95"/>
        <PARAMETER NAME="DIN_FROM" VALUE="10"/>
        <PARAMETER NAME="DIN_TO" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_frmbuf_wr_rst_gpio_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="94" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_emio_gpio_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="emio_gpio_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_frmbuf_wr_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/hdmi_input/hdmi_hb_rx" HWVERSION="1.0" INSTANCE="hdmi_input_hdmi_hb_rx" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="hdmi_hb" VLNV="xilinx.com:user:hdmi_hb:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_hdmi_hb_rx_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="49995000" DIR="I" NAME="status_sb_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="status_sb_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="status_sb_tvalid" SIGIS="undef"/>
        <PORT CLKFREQUENCY="148500000" DIR="I" NAME="link_clk" SIGIS="clk" SIGNAME="vid_phy_controller_0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="rxoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hdmi_hb" SIGIS="undef" SIGNAME="hdmi_input_hdmi_hb_rx_hdmi_hb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmi_rx_hb_led"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="vid_phy_controller_0_vid_phy_status_sb_rx" NAME="status_sb" TYPE="MONITOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="0"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="49995000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="status_sb_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="status_sb_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/hdmi_input/v_frmbuf_wr_0" HWVERSION="2.1" INSTANCE="hdmi_input_v_frmbuf_wr_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_frmbuf_wr" VLNV="xilinx.com:ip:v_frmbuf_wr:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_frmbuf_wr;v=v2_1;d=pg278-v-frmbuf.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_CTRL" NAME="Reg" RANGE="65536" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_PROT_VALUE" VALUE="0x0"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_CACHE_VALUE" VALUE="0x3"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_v_frmbuf_wr_0_0"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="NUM_VIDEO_COMPONENTS" VALUE="3"/>
        <PARAMETER NAME="SAMPLES_PER_CLOCK" VALUE="2"/>
        <PARAMETER NAME="MAX_COLS" VALUE="3840"/>
        <PARAMETER NAME="MAX_ROWS" VALUE="2160"/>
        <PARAMETER NAME="MAX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="AXIMM_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="AXIMM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="AXIMM_NUM_OUTSTANDING" VALUE="4"/>
        <PARAMETER NAME="AXIMM_BURST_LENGTH" VALUE="16"/>
        <PARAMETER NAME="HAS_RGBX8" VALUE="0"/>
        <PARAMETER NAME="HAS_YUVX8" VALUE="0"/>
        <PARAMETER NAME="HAS_YUYV8" VALUE="1"/>
        <PARAMETER NAME="HAS_RGBX10" VALUE="0"/>
        <PARAMETER NAME="HAS_YUVX10" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV8" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV8_420" VALUE="0"/>
        <PARAMETER NAME="HAS_RGB8" VALUE="0"/>
        <PARAMETER NAME="HAS_YUV8" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV10" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV10_420" VALUE="0"/>
        <PARAMETER NAME="HAS_Y8" VALUE="1"/>
        <PARAMETER NAME="HAS_Y10" VALUE="0"/>
        <PARAMETER NAME="HAS_BGRX8" VALUE="0"/>
        <PARAMETER NAME="HAS_UYVY8" VALUE="1"/>
        <PARAMETER NAME="HAS_INTERLACED" VALUE="0"/>
        <PARAMETER NAME="HAS_BGR8" VALUE="0"/>
        <PARAMETER NAME="MAX_NR_PLANES" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CTRL_BASEADDR" VALUE="0xB0070000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_HIGHADDR" VALUE="0xB007FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="6" NAME="s_axi_CTRL_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M09_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_AWVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M09_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_AWREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M09_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CTRL_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M09_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CTRL_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M09_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_WVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M09_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_WREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M09_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M09_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_BVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M09_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_BREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M09_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_CTRL_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M09_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_ARVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M09_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_ARREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M09_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CTRL_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M09_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M09_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_RVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M09_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_RREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M09_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M09_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="hdmi_input_frmbuf_wr_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_frmbuf_wr_rst_gpio" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hdmi_input_v_frmbuf_wr_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="platform_interrupts" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm_video_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm_video_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_AWVALID" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_AWREADY" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axi_mm_video_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_mm_video_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_WLAST" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_WVALID" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_WREADY" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm_video_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_BVALID" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_BREADY" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm_video_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm_video_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_ARVALID" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_ARREADY" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="m_axi_mm_video_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm_video_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_RLAST" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_RVALID" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_RREADY" SIGIS="undef" SIGNAME="hdmi_input_axi_data_fifo_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_axi_data_fifo_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_TVALID" SIGIS="undef" SIGNAME="hdmi_input_v_frmbuf_wr_0_s_axis_video_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_video_TREADY" SIGIS="undef" SIGNAME="hdmi_input_v_frmbuf_wr_0_s_axis_video_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="s_axis_video_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_frmbuf_wr_0_s_axis_video_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axis_video_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_frmbuf_wr_0_s_axis_video_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axis_video_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_frmbuf_wr_0_s_axis_video_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="m_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_TUSER" SIGIS="undef" SIGNAME="hdmi_input_v_frmbuf_wr_0_s_axis_video_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_TLAST" SIGIS="undef" SIGNAME="hdmi_input_v_frmbuf_wr_0_s_axis_video_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_TID" SIGIS="undef" SIGNAME="hdmi_input_v_frmbuf_wr_0_s_axis_video_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="m_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_TDEST" SIGIS="undef" SIGNAME="hdmi_input_v_frmbuf_wr_0_s_axis_video_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="m_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm1_M09_AXI" DATAWIDTH="32" NAME="s_axi_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CTRL_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CTRL_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CTRL_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CTRL_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CTRL_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CTRL_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CTRL_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CTRL_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CTRL_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CTRL_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CTRL_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CTRL_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CTRL_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CTRL_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CTRL_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CTRL_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CTRL_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_input_v_frmbuf_wr_0_m_axi_mm_video" DATAWIDTH="128" NAME="m_axi_mm_video" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="4"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_mm_video_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_mm_video_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_mm_video_ARCACHE"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_mm_video_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_mm_video_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_mm_video_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_mm_video_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_mm_video_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_mm_video_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_mm_video_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_mm_video_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_mm_video_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_mm_video_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_mm_video_AWCACHE"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_mm_video_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_mm_video_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_mm_video_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_mm_video_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_mm_video_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_mm_video_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_mm_video_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_mm_video_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_mm_video_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_mm_video_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_mm_video_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_mm_video_RDATA"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_mm_video_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_mm_video_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_mm_video_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_mm_video_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_mm_video_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_mm_video_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_mm_video_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_mm_video_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_mm_video_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_input_v_proc_ss_scaler_m_axis" NAME="s_axis_video" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_video_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_video_TDEST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_video_TID"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_video_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_video_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_video_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_video_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_video_TUSER"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_video_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP1_DDR_LOW" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mm_video" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP1_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HP1_QSPI" BASENAME="C_BASEADDR" BASEVALUE="0xC0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xDFFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mm_video" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP1_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HP1_LPS_OCM" BASENAME="C_BASEADDR" BASEVALUE="0xFFFC0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mm_video" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_HP1_FPD"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="zynq_ultra_ps_e_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE BD="zcu102_base_trd_v_hdmi_rx_ss_0_0" BDTYPE="SBD" COREREVISION="1" DRIVERMODE="MIXED" FULLNAME="/hdmi_input/v_hdmi_rx_ss_0" HWVERSION="3.1" INSTANCE="hdmi_input_v_hdmi_rx_ss_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_hdmi_rx_ss" SIM_BD="zcu102_base_trd_v_hdmi_rx_ss_0_0" VLNV="xilinx.com:ip:v_hdmi_rx_ss:3.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_hdmi_rx_ss;v=v3_1;d=pg236-v-hdmi-rx-ss.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_CPU_IN" NAME="Reg" RANGE="0x00010000" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_v_hdmi_rx_ss_0_0"/>
        <PARAMETER NAME="C_INCLUDE_HDCP_1_4" VALUE="false"/>
        <PARAMETER NAME="C_INCLUDE_HDCP_2_2" VALUE="false"/>
        <PARAMETER NAME="C_MAX_BITS_PER_COMPONENT" VALUE="8"/>
        <PARAMETER NAME="C_INPUT_PIXELS_PER_CLOCK" VALUE="2"/>
        <PARAMETER NAME="C_EDID_RAM_SIZE" VALUE="256"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_INCLUDE_LOW_RESO_VID" VALUE="false"/>
        <PARAMETER NAME="C_VID_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_YUV420_SUP" VALUE="true"/>
        <PARAMETER NAME="C_VALIDATION_ENABLE" VALUE="false"/>
        <PARAMETER NAME="C_HDMI_FAST_SWITCH" VALUE="false"/>
        <PARAMETER NAME="C_HPD_INVERT" VALUE="false"/>
        <PARAMETER NAME="C_CD_INVERT" VALUE="true"/>
        <PARAMETER NAME="C_EXDES_TOPOLOGY" VALUE="0"/>
        <PARAMETER NAME="C_EXDES_TX_PLL_SELECTION" VALUE="6"/>
        <PARAMETER NAME="C_EXDES_RX_PLL_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_EXDES_NIDRU" VALUE="true"/>
        <PARAMETER NAME="C_HDMI_VERSION" VALUE="3"/>
        <PARAMETER NAME="C_ADD_MARK_DBG" VALUE="false"/>
        <PARAMETER NAME="C_EXDES_AXILITE_FREQ" VALUE="100"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA1000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA100FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="49995000" DIR="I" NAME="s_axi_cpu_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_cpu_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cable_detect" SIGIS="undef" SIGNAME="External_Ports_hdmi_rx_det_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmi_rx_det_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="148500000" DIR="I" NAME="link_clk" SIGIS="clk" SIGNAME="vid_phy_controller_0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="rxoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="49995000" DIR="I" NAME="s_axis_audio_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_audio_aresetn" SIGIS="rst"/>
        <PORT DIR="O" LEFT="19" NAME="acr_cts" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="19" NAME="acr_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="acr_valid" SIGIS="undef"/>
        <PORT DIR="O" NAME="hpd" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_hpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmi_rx_hpd_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="platform_interrupts" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="297000000" DIR="I" NAME="video_clk" SIGIS="clk" SIGNAME="vid_phy_controller_0_rx_video_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="rx_video_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fid" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_video_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="s_axis_video_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="19" NAME="LINK_DATA1_IN_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_LINK_DATA1_IN_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_rx_axi4s_ch1_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LINK_DATA1_IN_tvalid" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_LINK_DATA1_IN_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_rx_axi4s_ch1_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="19" NAME="LINK_DATA0_IN_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_LINK_DATA0_IN_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_rx_axi4s_ch0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LINK_DATA0_IN_tvalid" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_LINK_DATA0_IN_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_rx_axi4s_ch0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="SB_STATUS_IN_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_SB_STATUS_IN_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_status_sb_rx_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SB_STATUS_IN_tvalid" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_SB_STATUS_IN_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_status_sb_rx_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="19" NAME="LINK_DATA2_IN_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_LINK_DATA2_IN_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_rx_axi4s_ch2_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LINK_DATA2_IN_tvalid" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_LINK_DATA2_IN_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_rx_axi4s_ch2_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="S_AXI_CPU_IN_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_CPU_IN_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_CPU_IN_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_CPU_IN_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="S_AXI_CPU_IN_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_CPU_IN_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_CPU_IN_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_CPU_IN_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_CPU_IN_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_CPU_IN_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_CPU_IN_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_CPU_IN_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_CPU_IN_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_CPU_IN_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_CPU_IN_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_CPU_IN_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_CPU_IN_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_CPU_IN_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_CPU_IN_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="AUDIO_OUT_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="AUDIO_OUT_tid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="AUDIO_OUT_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="AUDIO_OUT_tvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="DDC_OUT_scl_i" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_DDC_OUT_scl_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="hdmi_rx_ddc_out_scl_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDC_OUT_scl_o" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_DDC_OUT_scl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="hdmi_rx_ddc_out_scl_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDC_OUT_scl_t" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_DDC_OUT_scl_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="hdmi_rx_ddc_out_scl_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DDC_OUT_sda_i" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_DDC_OUT_sda_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="hdmi_rx_ddc_out_sda_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDC_OUT_sda_o" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_DDC_OUT_sda_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="hdmi_rx_ddc_out_sda_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDC_OUT_sda_t" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_DDC_OUT_sda_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="hdmi_rx_ddc_out_sda_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="VIDEO_OUT_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_VIDEO_OUT_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VIDEO_OUT_tlast" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_VIDEO_OUT_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="VIDEO_OUT_tready" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_VIDEO_OUT_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VIDEO_OUT_tuser" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_VIDEO_OUT_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VIDEO_OUT_tvalid" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_VIDEO_OUT_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="vid_phy_controller_0_vid_phy_rx_axi4s_ch0" NAME="LINK_DATA0_IN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="148500000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_vid_phy_controller_0_0_rxoutclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="LINK_DATA0_IN_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="LINK_DATA0_IN_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="vid_phy_controller_0_vid_phy_rx_axi4s_ch1" NAME="LINK_DATA1_IN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="148500000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_vid_phy_controller_0_0_rxoutclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="LINK_DATA1_IN_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="LINK_DATA1_IN_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="vid_phy_controller_0_vid_phy_rx_axi4s_ch2" NAME="LINK_DATA2_IN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="148500000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_vid_phy_controller_0_0_rxoutclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="LINK_DATA2_IN_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="LINK_DATA2_IN_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm0_M05_AXI" DATAWIDTH="32" NAME="S_AXI_CPU_IN" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="49995000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_CPU_IN_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_CPU_IN_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_CPU_IN_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_CPU_IN_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_CPU_IN_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_CPU_IN_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_CPU_IN_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_CPU_IN_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_CPU_IN_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_CPU_IN_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_CPU_IN_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_CPU_IN_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_CPU_IN_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_CPU_IN_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_CPU_IN_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_CPU_IN_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_CPU_IN_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_CPU_IN_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_CPU_IN_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="AUDIO_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="49995000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="AUDIO_OUT_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="AUDIO_OUT_tid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="AUDIO_OUT_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="AUDIO_OUT_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_input_v_hdmi_rx_ss_0_DDC_OUT" NAME="DDC_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:iic:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCL_I" PHYSICAL="DDC_OUT_scl_i"/>
            <PORTMAP LOGICAL="SCL_O" PHYSICAL="DDC_OUT_scl_o"/>
            <PORTMAP LOGICAL="SCL_T" PHYSICAL="DDC_OUT_scl_t"/>
            <PORTMAP LOGICAL="SDA_I" PHYSICAL="DDC_OUT_sda_i"/>
            <PORTMAP LOGICAL="SDA_O" PHYSICAL="DDC_OUT_sda_o"/>
            <PORTMAP LOGICAL="SDA_T" PHYSICAL="DDC_OUT_sda_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_input_v_hdmi_rx_ss_0_VIDEO_OUT" NAME="VIDEO_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:G_B_R_444:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_G {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value G} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_B {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value B} enabled {attribs {resolve_type generated dependency video_comp1_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp1_offset format long minimum {} maximum {}} value 8} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_R {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value R} enabled {attribs {resolve_type generated dependency video_comp2_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp2_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 24}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="VIDEO_OUT_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="VIDEO_OUT_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="VIDEO_OUT_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="VIDEO_OUT_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="VIDEO_OUT_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="vid_phy_controller_0_vid_phy_status_sb_rx" NAME="SB_STATUS_IN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="0"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="49995000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="SB_STATUS_IN_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="SB_STATUS_IN_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="zcu102_base_trd_v_proc_ss_scaler_0" BDTYPE="SBD" COREREVISION="10" DRIVERMODE="MIXED" FULLNAME="/hdmi_input/v_proc_ss_scaler" HWVERSION="2.0" INSTANCE="hdmi_input_v_proc_ss_scaler" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_proc_ss" SIM_BD="zcu102_base_trd_v_proc_ss_scaler_0" VLNV="xilinx.com:ip:v_proc_ss:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_proc_ss;v=v2_0;d=pg231-v-proc-ss.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi_ctrl" NAME="Reg" RANGE="0x00040000" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_v_proc_ss_scaler_0"/>
        <PARAMETER NAME="C_SCALER_ALGORITHM" VALUE="2"/>
        <PARAMETER NAME="C_TOPOLOGY" VALUE="0"/>
        <PARAMETER NAME="C_SAMPLES_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C_MAX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_NUM_VIDEO_COMPONENTS" VALUE="3"/>
        <PARAMETER NAME="C_MAX_COLS" VALUE="3840"/>
        <PARAMETER NAME="C_MAX_ROWS" VALUE="2160"/>
        <PARAMETER NAME="C_H_SCALER_TAPS" VALUE="8"/>
        <PARAMETER NAME="C_V_SCALER_TAPS" VALUE="8"/>
        <PARAMETER NAME="C_H_SCALER_PHASES" VALUE="64"/>
        <PARAMETER NAME="C_V_SCALER_PHASES" VALUE="64"/>
        <PARAMETER NAME="C_CHROMA_ALGORITHM" VALUE="2"/>
        <PARAMETER NAME="C_H_CHROMA_ALGORITHM" VALUE="2"/>
        <PARAMETER NAME="C_V_CHROMA_ALGORITHM" VALUE="2"/>
        <PARAMETER NAME="C_H_CHROMA_TAPS" VALUE="4"/>
        <PARAMETER NAME="C_V_CHROMA_TAPS" VALUE="4"/>
        <PARAMETER NAME="C_ENABLE_INTERLACED" VALUE="true"/>
        <PARAMETER NAME="C_ENABLE_DMA" VALUE="true"/>
        <PARAMETER NAME="C_SCALER_ENABLE_422" VALUE="true"/>
        <PARAMETER NAME="C_ENABLE_CSC" VALUE="true"/>
        <PARAMETER NAME="C_CSC_ENABLE_422" VALUE="true"/>
        <PARAMETER NAME="C_CSC_ENABLE_WINDOW" VALUE="true"/>
        <PARAMETER NAME="C_DEINT_MOTION_ADAPTIVE" VALUE="true"/>
        <PARAMETER NAME="C_COLORSPACE_SUPPORT" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_AXIMM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIMM_NUM_OUTSTANDING" VALUE="16"/>
        <PARAMETER NAME="C_AXIMM_BURST_LENGTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xB0100000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xB013FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="aclk_axis" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="aclk_ctrl" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn_ctrl" SIGIS="rst" SIGNAME="hdmi_input_vpss_scaler_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_vpss_scaler_rst_gpio" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="aresetn_io_axis" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" LEFT="17" NAME="s_axi_ctrl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_ctrl_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_ctrl_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="s_axi_ctrl_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_ctrl_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_ctrl_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_VIDEO_OUT_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="VIDEO_OUT_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_VIDEO_OUT_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="VIDEO_OUT_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_VIDEO_OUT_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="VIDEO_OUT_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axis_tstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_VIDEO_OUT_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="VIDEO_OUT_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_VIDEO_OUT_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="VIDEO_OUT_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_frmbuf_wr_0_s_axis_video_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axis_video_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_frmbuf_wr_0_s_axis_video_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axis_video_TDEST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_frmbuf_wr_0_s_axis_video_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axis_video_TID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_frmbuf_wr_0_s_axis_video_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axis_video_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tlast" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_frmbuf_wr_0_s_axis_video_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axis_video_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="hdmi_input_v_frmbuf_wr_0_s_axis_video_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axis_video_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_frmbuf_wr_0_s_axis_video_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axis_video_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_frmbuf_wr_0_s_axis_video_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axis_video_TUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="hdmi_input_v_frmbuf_wr_0_s_axis_video_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="s_axis_video_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm1_M03_AXI" DATAWIDTH="32" NAME="s_axi_ctrl" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_ctrl_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_ctrl_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_ctrl_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_ctrl_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_ctrl_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_ctrl_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_ctrl_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_ctrl_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_ctrl_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_ctrl_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_ctrl_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_ctrl_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_ctrl_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_ctrl_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_ctrl_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_ctrl_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_ctrl_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_ctrl_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_ctrl_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_input_v_hdmi_rx_ss_0_VIDEO_OUT" NAME="s_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:G_B_R_444:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_G {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value G} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_B {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value B} enabled {attribs {resolve_type generated dependency video_comp1_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp1_offset format long minimum {} maximum {}} value 8} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_R {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value R} enabled {attribs {resolve_type generated dependency video_comp2_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp2_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 24}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_tid"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_tstrb"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_input_v_proc_ss_scaler_m_axis" NAME="m_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_tid"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_tstrb"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/hdmi_input/vpss_scaler_rst_gpio" HWVERSION="1.0" INSTANCE="hdmi_input_vpss_scaler_rst_gpio" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="95"/>
        <PARAMETER NAME="DIN_FROM" VALUE="9"/>
        <PARAMETER NAME="DIN_TO" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_vpss_scaler_rst_gpio_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="94" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_emio_gpio_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="emio_gpio_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_vpss_scaler_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_proc_ss_scaler" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/hdmi_output/hdmi_hb_tx" HWVERSION="1.0" INSTANCE="hdmi_output_hdmi_hb_tx" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="hdmi_hb" VLNV="xilinx.com:user:hdmi_hb:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_hdmi_hb_tx_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="49995000" DIR="I" NAME="status_sb_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="status_sb_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="status_sb_tvalid" SIGIS="undef"/>
        <PORT CLKFREQUENCY="148500000" DIR="I" NAME="link_clk" SIGIS="clk" SIGNAME="vid_phy_controller_0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="txoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hdmi_hb" SIGIS="undef" SIGNAME="hdmi_output_hdmi_hb_tx_hdmi_hb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmi_tx_hb_led"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="vid_phy_controller_0_vid_phy_status_sb_tx" NAME="status_sb" TYPE="MONITOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="0"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="49995000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="status_sb_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="status_sb_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="zcu102_base_trd_v_hdmi_tx_ss_0_0" BDTYPE="SBD" COREREVISION="1" DRIVERMODE="MIXED" FULLNAME="/hdmi_output/v_hdmi_tx_ss_0" HWVERSION="3.1" INSTANCE="hdmi_output_v_hdmi_tx_ss_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_hdmi_tx_ss" SIM_BD="zcu102_base_trd_v_hdmi_tx_ss_0_0" VLNV="xilinx.com:ip:v_hdmi_tx_ss:3.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_hdmi_tx_ss;v=v3_1;d=pg235-v-hdmi-tx-ss.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_CPU_IN" NAME="Reg" RANGE="0x00020000" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_v_hdmi_tx_ss_0_0"/>
        <PARAMETER NAME="C_INCLUDE_HDCP_1_4" VALUE="false"/>
        <PARAMETER NAME="C_INCLUDE_HDCP_2_2" VALUE="false"/>
        <PARAMETER NAME="C_MAX_BITS_PER_COMPONENT" VALUE="8"/>
        <PARAMETER NAME="C_INPUT_PIXELS_PER_CLOCK" VALUE="2"/>
        <PARAMETER NAME="C_HYSTERESIS_LEVEL" VALUE="12"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_INCLUDE_LOW_RESO_VID" VALUE="false"/>
        <PARAMETER NAME="C_VID_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_YUV420_SUP" VALUE="false"/>
        <PARAMETER NAME="C_VALIDATION_ENABLE" VALUE="false"/>
        <PARAMETER NAME="C_HDMI_FAST_SWITCH" VALUE="false"/>
        <PARAMETER NAME="C_HPD_INVERT" VALUE="false"/>
        <PARAMETER NAME="C_EXDES_TOPOLOGY" VALUE="0"/>
        <PARAMETER NAME="C_EXDES_TX_PLL_SELECTION" VALUE="6"/>
        <PARAMETER NAME="C_EXDES_RX_PLL_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_EXDES_NIDRU" VALUE="true"/>
        <PARAMETER NAME="C_HDMI_VERSION" VALUE="3"/>
        <PARAMETER NAME="C_VIDEO_MASK_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_ADD_MARK_DBG" VALUE="false"/>
        <PARAMETER NAME="C_EXDES_AXILITE_FREQ" VALUE="100"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA0080000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA009FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="49995000" DIR="I" NAME="s_axi_cpu_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_cpu_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="148500000" DIR="I" NAME="link_clk" SIGIS="clk" SIGNAME="vid_phy_controller_0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="txoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="49995000" DIR="I" NAME="s_axis_audio_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_audio_aresetn" SIGIS="rst"/>
        <PORT CLKFREQUENCY="297000000" DIR="I" NAME="video_clk" SIGIS="clk" SIGNAME="vid_phy_controller_0_tx_video_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="tx_video_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="19" NAME="acr_cts" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="19" NAME="acr_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="acr_valid" SIGIS="undef"/>
        <PORT DIR="I" NAME="hpd" SIGIS="undef" SIGNAME="External_Ports_hdmi_tx_hpd_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmi_tx_hpd_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="platform_interrupts" PORT="In4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fid" SIGIS="undef"/>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmi_tx_locked_led"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="s_axis_video_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="VIDEO_IN_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_VIDEO_IN_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axis_video_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="VIDEO_IN_tlast" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_VIDEO_IN_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axis_video_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VIDEO_IN_tready" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_VIDEO_IN_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axis_video_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="VIDEO_IN_tuser" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_VIDEO_IN_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axis_video_TUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="VIDEO_IN_tvalid" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_VIDEO_IN_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="m_axis_video_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="SB_STATUS_IN_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_SB_STATUS_IN_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_status_sb_tx_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SB_STATUS_IN_tvalid" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_SB_STATUS_IN_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_status_sb_tx_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="AUDIO_IN_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="AUDIO_IN_tid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="AUDIO_IN_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="AUDIO_IN_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="16" NAME="S_AXI_CPU_IN_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_CPU_IN_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CPU_IN_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CPU_IN_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_CPU_IN_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_CPU_IN_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CPU_IN_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CPU_IN_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_CPU_IN_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CPU_IN_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CPU_IN_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S_AXI_CPU_IN_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_CPU_IN_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CPU_IN_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CPU_IN_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_CPU_IN_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_CPU_IN_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CPU_IN_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CPU_IN_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DDC_OUT_scl_i" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_DDC_OUT_scl_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="hdmi_tx_ddc_out_scl_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDC_OUT_scl_o" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_DDC_OUT_scl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="hdmi_tx_ddc_out_scl_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDC_OUT_scl_t" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_DDC_OUT_scl_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="hdmi_tx_ddc_out_scl_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DDC_OUT_sda_i" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_DDC_OUT_sda_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="hdmi_tx_ddc_out_sda_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDC_OUT_sda_o" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_DDC_OUT_sda_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="hdmi_tx_ddc_out_sda_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDC_OUT_sda_t" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_DDC_OUT_sda_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="hdmi_tx_ddc_out_sda_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="19" NAME="LINK_DATA0_OUT_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_LINK_DATA0_OUT_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_tx_axi4s_ch0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LINK_DATA0_OUT_tvalid" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_LINK_DATA0_OUT_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_tx_axi4s_ch0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="19" NAME="LINK_DATA1_OUT_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_LINK_DATA1_OUT_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_tx_axi4s_ch1_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LINK_DATA1_OUT_tvalid" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_LINK_DATA1_OUT_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_tx_axi4s_ch1_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="19" NAME="LINK_DATA2_OUT_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_LINK_DATA2_OUT_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_tx_axi4s_ch2_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LINK_DATA2_OUT_tvalid" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_LINK_DATA2_OUT_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_tx_axi4s_ch2_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="hdmi_output_v_hdmi_tx_ss_0_LINK_DATA0_OUT" NAME="LINK_DATA0_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="148500000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_vid_phy_controller_0_0_txoutclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="LINK_DATA0_OUT_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="LINK_DATA0_OUT_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_output_v_hdmi_tx_ss_0_LINK_DATA1_OUT" NAME="LINK_DATA1_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="148500000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_vid_phy_controller_0_0_txoutclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="LINK_DATA1_OUT_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="LINK_DATA1_OUT_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_output_v_hdmi_tx_ss_0_LINK_DATA2_OUT" NAME="LINK_DATA2_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="148500000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_vid_phy_controller_0_0_txoutclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="LINK_DATA2_OUT_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="LINK_DATA2_OUT_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_output_v_hdmi_tx_ss_0_DDC_OUT" NAME="DDC_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:iic:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCL_I" PHYSICAL="DDC_OUT_scl_i"/>
            <PORTMAP LOGICAL="SCL_O" PHYSICAL="DDC_OUT_scl_o"/>
            <PORTMAP LOGICAL="SCL_T" PHYSICAL="DDC_OUT_scl_t"/>
            <PORTMAP LOGICAL="SDA_I" PHYSICAL="DDC_OUT_sda_i"/>
            <PORTMAP LOGICAL="SDA_O" PHYSICAL="DDC_OUT_sda_o"/>
            <PORTMAP LOGICAL="SDA_T" PHYSICAL="DDC_OUT_sda_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm0_M02_AXI" DATAWIDTH="32" NAME="S_AXI_CPU_IN" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="49995000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="17"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_CPU_IN_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_CPU_IN_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_CPU_IN_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_CPU_IN_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_CPU_IN_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_CPU_IN_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_CPU_IN_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_CPU_IN_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_CPU_IN_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_CPU_IN_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_CPU_IN_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_CPU_IN_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_CPU_IN_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_CPU_IN_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_CPU_IN_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_CPU_IN_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_CPU_IN_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_CPU_IN_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_CPU_IN_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="AUDIO_IN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="49995000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="AUDIO_IN_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="AUDIO_IN_tid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="AUDIO_IN_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="AUDIO_IN_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_output_v_mix_0_m_axis_video" NAME="VIDEO_IN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="VIDEO_IN_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="VIDEO_IN_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="VIDEO_IN_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="VIDEO_IN_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="VIDEO_IN_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="vid_phy_controller_0_vid_phy_status_sb_tx" NAME="SB_STATUS_IN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="0"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="49995000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="SB_STATUS_IN_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="SB_STATUS_IN_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/hdmi_output/v_mix_0" HWVERSION="3.0" INSTANCE="hdmi_output_v_mix_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_mix" VLNV="xilinx.com:ip:v_mix:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_mix;v=v3_0;d=pg243-v-mix.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_CTRL" NAME="Reg" RANGE="65536" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO1_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO1_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO1_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO1_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO1_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO1_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO1_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO1_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO1_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO1_PROT_VALUE" VALUE="0x0"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO1_CACHE_VALUE" VALUE="0x3"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO2_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO2_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO2_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO2_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO2_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO2_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO2_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO2_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO2_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO2_PROT_VALUE" VALUE="0x0"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO2_CACHE_VALUE" VALUE="0x3"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO3_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO3_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO3_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO3_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO3_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO3_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO3_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO3_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO3_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO3_PROT_VALUE" VALUE="0x0"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO3_CACHE_VALUE" VALUE="0x3"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO4_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO4_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO4_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO4_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO4_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO4_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO4_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO4_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO4_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO4_PROT_VALUE" VALUE="0x0"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO4_CACHE_VALUE" VALUE="0x3"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO5_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO5_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO5_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO5_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO5_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO5_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO5_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO5_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO5_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO5_PROT_VALUE" VALUE="0x0"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO5_CACHE_VALUE" VALUE="0x3"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO6_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO6_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO6_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO6_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO6_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO6_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO6_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO6_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO6_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO6_PROT_VALUE" VALUE="0x0"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO6_CACHE_VALUE" VALUE="0x3"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO7_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO7_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO7_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO7_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO7_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO7_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO7_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO7_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO7_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO7_PROT_VALUE" VALUE="0x0"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO7_CACHE_VALUE" VALUE="0x3"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO8_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO8_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO8_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO8_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO8_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO8_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO8_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO8_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO8_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO8_PROT_VALUE" VALUE="0x0"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO8_CACHE_VALUE" VALUE="0x3"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_v_mix_0_0"/>
        <PARAMETER NAME="NUM_VIDEO_COMPONENTS" VALUE="3"/>
        <PARAMETER NAME="SAMPLES_PER_CLOCK" VALUE="2"/>
        <PARAMETER NAME="MAX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MAX_COLS" VALUE="3840"/>
        <PARAMETER NAME="MAX_ROWS" VALUE="2160"/>
        <PARAMETER NAME="VIDEO_FORMAT" VALUE="0"/>
        <PARAMETER NAME="NR_LAYERS" VALUE="5"/>
        <PARAMETER NAME="LAYER1_VIDEO_FORMAT" VALUE="12"/>
        <PARAMETER NAME="LAYER2_VIDEO_FORMAT" VALUE="12"/>
        <PARAMETER NAME="LAYER3_VIDEO_FORMAT" VALUE="28"/>
        <PARAMETER NAME="LAYER4_VIDEO_FORMAT" VALUE="26"/>
        <PARAMETER NAME="LAYER5_VIDEO_FORMAT" VALUE="10"/>
        <PARAMETER NAME="LAYER6_VIDEO_FORMAT" VALUE="10"/>
        <PARAMETER NAME="LAYER7_VIDEO_FORMAT" VALUE="10"/>
        <PARAMETER NAME="LAYER8_VIDEO_FORMAT" VALUE="10"/>
        <PARAMETER NAME="LAYER1_ALPHA" VALUE="true"/>
        <PARAMETER NAME="LAYER2_ALPHA" VALUE="true"/>
        <PARAMETER NAME="LAYER3_ALPHA" VALUE="true"/>
        <PARAMETER NAME="LAYER4_ALPHA" VALUE="true"/>
        <PARAMETER NAME="LAYER5_ALPHA" VALUE="false"/>
        <PARAMETER NAME="LAYER6_ALPHA" VALUE="false"/>
        <PARAMETER NAME="LAYER7_ALPHA" VALUE="false"/>
        <PARAMETER NAME="LAYER8_ALPHA" VALUE="false"/>
        <PARAMETER NAME="LAYER1_UPSAMPLE" VALUE="false"/>
        <PARAMETER NAME="LAYER2_UPSAMPLE" VALUE="false"/>
        <PARAMETER NAME="LAYER3_UPSAMPLE" VALUE="false"/>
        <PARAMETER NAME="LAYER4_UPSAMPLE" VALUE="false"/>
        <PARAMETER NAME="LAYER5_UPSAMPLE" VALUE="false"/>
        <PARAMETER NAME="LAYER6_UPSAMPLE" VALUE="false"/>
        <PARAMETER NAME="LAYER7_UPSAMPLE" VALUE="false"/>
        <PARAMETER NAME="LAYER8_UPSAMPLE" VALUE="false"/>
        <PARAMETER NAME="LAYER1_MAX_WIDTH" VALUE="1920"/>
        <PARAMETER NAME="LAYER2_MAX_WIDTH" VALUE="1920"/>
        <PARAMETER NAME="LAYER3_MAX_WIDTH" VALUE="1920"/>
        <PARAMETER NAME="LAYER4_MAX_WIDTH" VALUE="1920"/>
        <PARAMETER NAME="LAYER5_MAX_WIDTH" VALUE="1920"/>
        <PARAMETER NAME="LAYER6_MAX_WIDTH" VALUE="1920"/>
        <PARAMETER NAME="LAYER7_MAX_WIDTH" VALUE="1920"/>
        <PARAMETER NAME="LAYER8_MAX_WIDTH" VALUE="1920"/>
        <PARAMETER NAME="LAYER1_INTF_TYPE" VALUE="0"/>
        <PARAMETER NAME="LAYER2_INTF_TYPE" VALUE="0"/>
        <PARAMETER NAME="LAYER3_INTF_TYPE" VALUE="0"/>
        <PARAMETER NAME="LAYER4_INTF_TYPE" VALUE="0"/>
        <PARAMETER NAME="LAYER5_INTF_TYPE" VALUE="0"/>
        <PARAMETER NAME="LAYER6_INTF_TYPE" VALUE="0"/>
        <PARAMETER NAME="LAYER7_INTF_TYPE" VALUE="0"/>
        <PARAMETER NAME="LAYER8_INTF_TYPE" VALUE="0"/>
        <PARAMETER NAME="LOGO_LAYER" VALUE="false"/>
        <PARAMETER NAME="MAX_LOGO_COLS" VALUE="64"/>
        <PARAMETER NAME="MAX_LOGO_ROWS" VALUE="64"/>
        <PARAMETER NAME="LOGO_TRANSPARENCY_COLOR" VALUE="false"/>
        <PARAMETER NAME="LOGO_PIXEL_ALPHA" VALUE="false"/>
        <PARAMETER NAME="AXIMM_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="AXIMM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="AXIMM_NUM_OUTSTANDING" VALUE="16"/>
        <PARAMETER NAME="AXIMM_BURST_LENGTH" VALUE="16"/>
        <PARAMETER NAME="USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ENABLE_USER_PORTS" VALUE="true"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CTRL_BASEADDR" VALUE="0xB00C0000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_HIGHADDR" VALUE="0xB00FFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="11" NAME="s_axi_CTRL_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_AWVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_AWREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CTRL_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CTRL_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_WVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_WREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_BVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_BREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_CTRL_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M08_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_ARVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M08_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_ARREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M08_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CTRL_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M08_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M08_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_RVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M08_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_RREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M08_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M08_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="hdmi_output_v_mix_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_rst_gpio" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hdmi_output_v_mix_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="platform_interrupts" PORT="In9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video1_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm_video1_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm_video1_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video1_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video1_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video1_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video1_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video1_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video1_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video1_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video1_AWUSER" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video1_AWVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video1_AWREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video1_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="m_axi_mm_video1_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_mm_video1_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video1_WLAST" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video1_WUSER" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video1_WVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video1_WREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_mm_video1_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm_video1_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_mm_video1_BUSER" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video1_BVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video1_BREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video1_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm_video1_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm_video1_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video1_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video1_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video1_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video1_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video1_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video1_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video1_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video1_ARUSER" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video1_ARVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video1_ARREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_mm_video1_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="m_axi_mm_video1_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm_video1_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video1_RLAST" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_mm_video1_RUSER" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video1_RVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video1_RREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video2_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm_video2_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm_video2_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video2_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video2_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video2_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video2_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video2_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video2_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video2_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video2_AWUSER" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video2_AWVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video2_AWREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video2_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="m_axi_mm_video2_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_mm_video2_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video2_WLAST" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video2_WUSER" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video2_WVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video2_WREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_mm_video2_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm_video2_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_mm_video2_BUSER" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video2_BVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video2_BREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video2_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm_video2_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm_video2_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video2_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video2_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video2_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video2_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video2_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video2_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video2_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video2_ARUSER" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video2_ARVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video2_ARREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_mm_video2_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="m_axi_mm_video2_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm_video2_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video2_RLAST" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_mm_video2_RUSER" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video2_RVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video2_RREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video3_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm_video3_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm_video3_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video3_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video3_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video3_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video3_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video3_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video3_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video3_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video3_AWUSER" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video3_AWVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video3_AWREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video3_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="m_axi_mm_video3_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_mm_video3_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video3_WLAST" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video3_WUSER" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video3_WVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video3_WREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_mm_video3_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm_video3_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_mm_video3_BUSER" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video3_BVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video3_BREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video3_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm_video3_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm_video3_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video3_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video3_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video3_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video3_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video3_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video3_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video3_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video3_ARUSER" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video3_ARVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video3_ARREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_mm_video3_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="m_axi_mm_video3_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm_video3_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video3_RLAST" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_mm_video3_RUSER" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video3_RVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video3_RREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video4_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm_video4_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm_video4_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video4_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video4_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video4_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video4_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video4_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video4_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video4_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video4_AWUSER" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video4_AWVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video4_AWREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video4_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="m_axi_mm_video4_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_mm_video4_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video4_WLAST" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video4_WUSER" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video4_WVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video4_WREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_mm_video4_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm_video4_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_mm_video4_BUSER" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video4_BVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video4_BREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video4_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm_video4_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm_video4_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video4_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video4_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video4_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video4_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video4_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video4_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video4_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_mm_video4_ARUSER" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video4_ARVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video4_ARREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_mm_video4_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="m_axi_mm_video4_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm_video4_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video4_RLAST" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_mm_video4_RUSER" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video4_RVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video4_RREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_TVALID" SIGIS="undef" SIGNAME="hdmi_output_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_video_TREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="47" NAME="s_axis_video_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_output_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axis_video_TKEEP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="s_axis_video_TSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TUSER" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TLAST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TDEST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_video_TVALID" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_VIDEO_IN_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="VIDEO_IN_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_video_TREADY" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_VIDEO_IN_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="VIDEO_IN_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="m_axis_video_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_VIDEO_IN_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="VIDEO_IN_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axis_video_TKEEP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="m_axis_video_TSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_VIDEO_IN_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="VIDEO_IN_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_VIDEO_IN_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="VIDEO_IN_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TDEST" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm1_M08_AXI" DATAWIDTH="32" NAME="s_axi_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CTRL_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CTRL_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CTRL_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CTRL_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CTRL_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CTRL_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CTRL_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CTRL_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CTRL_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CTRL_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CTRL_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CTRL_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CTRL_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CTRL_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CTRL_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CTRL_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CTRL_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_output_v_mix_0_m_axi_mm_video1" DATAWIDTH="128" NAME="m_axi_mm_video1" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_mm_video1_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_mm_video1_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_mm_video1_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_mm_video1_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_mm_video1_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_mm_video1_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_mm_video1_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_mm_video1_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_mm_video1_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_mm_video1_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_mm_video1_ARSIZE"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="m_axi_mm_video1_ARUSER"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_mm_video1_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_mm_video1_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_mm_video1_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_mm_video1_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_mm_video1_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_mm_video1_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_mm_video1_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_mm_video1_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_mm_video1_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_mm_video1_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_mm_video1_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_mm_video1_AWSIZE"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="m_axi_mm_video1_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_mm_video1_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_mm_video1_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_mm_video1_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_mm_video1_BRESP"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="m_axi_mm_video1_BUSER"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_mm_video1_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_mm_video1_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_mm_video1_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_mm_video1_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_mm_video1_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_mm_video1_RRESP"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="m_axi_mm_video1_RUSER"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_mm_video1_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_mm_video1_WDATA"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_mm_video1_WID"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_mm_video1_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_mm_video1_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_mm_video1_WSTRB"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="m_axi_mm_video1_WUSER"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_mm_video1_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_output_v_mix_0_m_axi_mm_video2" DATAWIDTH="128" NAME="m_axi_mm_video2" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_mm_video2_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_mm_video2_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_mm_video2_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_mm_video2_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_mm_video2_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_mm_video2_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_mm_video2_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_mm_video2_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_mm_video2_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_mm_video2_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_mm_video2_ARSIZE"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="m_axi_mm_video2_ARUSER"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_mm_video2_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_mm_video2_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_mm_video2_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_mm_video2_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_mm_video2_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_mm_video2_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_mm_video2_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_mm_video2_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_mm_video2_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_mm_video2_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_mm_video2_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_mm_video2_AWSIZE"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="m_axi_mm_video2_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_mm_video2_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_mm_video2_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_mm_video2_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_mm_video2_BRESP"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="m_axi_mm_video2_BUSER"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_mm_video2_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_mm_video2_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_mm_video2_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_mm_video2_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_mm_video2_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_mm_video2_RRESP"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="m_axi_mm_video2_RUSER"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_mm_video2_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_mm_video2_WDATA"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_mm_video2_WID"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_mm_video2_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_mm_video2_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_mm_video2_WSTRB"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="m_axi_mm_video2_WUSER"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_mm_video2_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_output_v_mix_0_m_axi_mm_video3" DATAWIDTH="128" NAME="m_axi_mm_video3" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_mm_video3_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_mm_video3_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_mm_video3_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_mm_video3_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_mm_video3_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_mm_video3_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_mm_video3_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_mm_video3_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_mm_video3_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_mm_video3_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_mm_video3_ARSIZE"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="m_axi_mm_video3_ARUSER"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_mm_video3_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_mm_video3_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_mm_video3_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_mm_video3_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_mm_video3_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_mm_video3_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_mm_video3_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_mm_video3_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_mm_video3_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_mm_video3_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_mm_video3_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_mm_video3_AWSIZE"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="m_axi_mm_video3_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_mm_video3_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_mm_video3_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_mm_video3_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_mm_video3_BRESP"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="m_axi_mm_video3_BUSER"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_mm_video3_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_mm_video3_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_mm_video3_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_mm_video3_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_mm_video3_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_mm_video3_RRESP"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="m_axi_mm_video3_RUSER"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_mm_video3_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_mm_video3_WDATA"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_mm_video3_WID"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_mm_video3_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_mm_video3_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_mm_video3_WSTRB"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="m_axi_mm_video3_WUSER"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_mm_video3_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_output_v_mix_0_m_axi_mm_video4" DATAWIDTH="128" NAME="m_axi_mm_video4" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_mm_video4_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_mm_video4_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_mm_video4_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_mm_video4_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_mm_video4_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_mm_video4_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_mm_video4_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_mm_video4_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_mm_video4_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_mm_video4_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_mm_video4_ARSIZE"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="m_axi_mm_video4_ARUSER"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_mm_video4_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_mm_video4_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_mm_video4_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_mm_video4_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_mm_video4_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_mm_video4_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_mm_video4_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_mm_video4_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_mm_video4_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_mm_video4_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_mm_video4_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_mm_video4_AWSIZE"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="m_axi_mm_video4_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_mm_video4_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_mm_video4_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_mm_video4_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_mm_video4_BRESP"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="m_axi_mm_video4_BUSER"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_mm_video4_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_mm_video4_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_mm_video4_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_mm_video4_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_mm_video4_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_mm_video4_RRESP"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="m_axi_mm_video4_RUSER"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_mm_video4_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_mm_video4_WDATA"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m_axi_mm_video4_WID"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_mm_video4_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_mm_video4_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_mm_video4_WSTRB"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="m_axi_mm_video4_WUSER"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_mm_video4_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="s_axis_video" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_video_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_video_TDEST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_video_TID"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_video_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_video_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_video_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_video_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_video_TUSER"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_video_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_output_v_mix_0_m_axis_video" NAME="m_axis_video" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_video_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_video_TDEST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_video_TID"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_video_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_video_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_video_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_video_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_video_TUSER"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_video_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOW" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mm_video1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOW" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mm_video2" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOW" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mm_video3" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOW" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mm_video4" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HP0_QSPI" BASENAME="C_BASEADDR" BASEVALUE="0xC0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xDFFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mm_video1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HP0_QSPI" BASENAME="C_BASEADDR" BASEVALUE="0xC0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xDFFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mm_video2" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HP0_QSPI" BASENAME="C_BASEADDR" BASEVALUE="0xC0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xDFFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mm_video3" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HP0_QSPI" BASENAME="C_BASEADDR" BASEVALUE="0xC0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xDFFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mm_video4" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HP0_LPS_OCM" BASENAME="C_BASEADDR" BASEVALUE="0xFFFC0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mm_video1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_HP0_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HP0_LPS_OCM" BASENAME="C_BASEADDR" BASEVALUE="0xFFFC0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mm_video2" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_HP0_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HP0_LPS_OCM" BASENAME="C_BASEADDR" BASEVALUE="0xFFFC0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mm_video3" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_HP0_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HP0_LPS_OCM" BASENAME="C_BASEADDR" BASEVALUE="0xFFFC0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mm_video4" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_HP0_FPD"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="zynq_ultra_ps_e_0"/>
        <PERIPHERAL INSTANCE="hdmi_output_v_hdmi_tx_ss_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/hdmi_output/v_mix_rst_gpio" HWVERSION="1.0" INSTANCE="hdmi_output_v_mix_rst_gpio" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="95"/>
        <PARAMETER NAME="DIN_FROM" VALUE="5"/>
        <PARAMETER NAME="DIN_TO" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_v_mix_rst_gpio_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="94" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_emio_gpio_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="emio_gpio_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_output_v_mix_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/hdmi_output/vcc_const" HWVERSION="1.1" INSTANCE="hdmi_output_vcc_const" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_vcc_const_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_output_vcc_const_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmi_tx_en_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/hdmi_output/xlconstant_0" HWVERSION="1.1" INSTANCE="hdmi_output_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="48"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x000000000000"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="47" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_output_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="s_axis_video_TVALID"/>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="s_axis_video_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/interrupts0" HWVERSION="2.1" INSTANCE="interrupts0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="1"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_interrupts0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_0_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupts0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_ps_irq0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/interrupts1" HWVERSION="2.1" INSTANCE="interrupts1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="1"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_interrupts1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupts1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_ps_irq1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="17" FULLNAME="/mipi_csi2_rx/axi_data_fifo_0" HWVERSION="2.1" INSTANCE="mipi_csi2_rx_axi_data_fifo_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_data_fifo" VLNV="xilinx.com:ip:axi_data_fifo:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WRITE_FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WRITE_FIFO_TYPE" VALUE="bram"/>
        <PARAMETER NAME="C_AXI_WRITE_FIFO_DELAY" VALUE="1"/>
        <PARAMETER NAME="C_AXI_READ_FIFO_DEPTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_READ_FIFO_TYPE" VALUE="lut"/>
        <PARAMETER NAME="C_AXI_READ_FIFO_DELAY" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WRITE_FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="READ_FIFO_DEPTH" VALUE="0"/>
        <PARAMETER NAME="WRITE_FIFO_DELAY" VALUE="1"/>
        <PARAMETER NAME="READ_FIFO_DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_axi_data_fifo_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="mipi_csi2_rx_frmbuf_wr_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_frmbuf_wr_rst_gpio" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="m_axi_mm_video_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mipi_csi2_rx_v_frmbuf_wr_0_m_axi_mm_video" DATAWIDTH="128" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="4"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mipi_csi2_rx_axi_data_fifo_0_M_AXI" DATAWIDTH="128" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="4"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/mipi_csi2_rx/axis_subset_converter_0" HWVERSION="1.1" INSTANCE="mipi_csi2_rx_axis_subset_converter_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_subset_converter;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000011010011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000011010011"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="3"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="2"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="10"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="10"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[19:12],tdata[9:2]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="tuser[0:0]"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="tdest[9:0]"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="tlast[0]"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_axis_subset_converter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="video_out_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="video_out_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="video_out_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="video_out_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_s_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="video_out_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_s_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="video_out_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="s_axis_video_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="s_axis_video_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="s_axis_video_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="s_axis_video_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_m_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="s_axis_video_TDEST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="s_axis_video_TUSER"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mipi_csi2_rx_mipi_csi2_rx_subsystem_0_video_out" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="10"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mipi_csi2_rx_axis_subset_converter_0_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="10"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mipi_csi2_rx/demosaic_rst_gpio" HWVERSION="1.0" INSTANCE="mipi_csi2_rx_demosaic_rst_gpio" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="95"/>
        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
        <PARAMETER NAME="DIN_TO" VALUE="7"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_demosaic_rst_gpio_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="94" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_emio_gpio_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="emio_gpio_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_demosaic_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mipi_csi2_rx/frmbuf_wr_rst_gpio" HWVERSION="1.0" INSTANCE="mipi_csi2_rx_frmbuf_wr_rst_gpio" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="95"/>
        <PARAMETER NAME="DIN_FROM" VALUE="2"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_frmbuf_wr_rst_gpio_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="94" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_emio_gpio_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="emio_gpio_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_frmbuf_wr_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mipi_csi2_rx/gamma_rst_gpio" HWVERSION="1.0" INSTANCE="mipi_csi2_rx_gamma_rst_gpio" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="95"/>
        <PARAMETER NAME="DIN_FROM" VALUE="8"/>
        <PARAMETER NAME="DIN_TO" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_gamma_rst_gpio_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="94" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_emio_gpio_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="emio_gpio_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_gamma_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE BD="zcu102_base_trd_mipi_csi2_rx_subsystem_0_0" BDTYPE="SBD" COREREVISION="0" DRIVERMODE="MIXED" FULLNAME="/mipi_csi2_rx/mipi_csi2_rx_subsystem_0" HWVERSION="4.0" INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mipi_csi2_rx_subsystem" SIM_BD="zcu102_base_trd_mipi_csi2_rx_subsystem_0_0" VLNV="xilinx.com:ip:mipi_csi2_rx_subsystem:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mipi_csi2_rx_subsystem;v=v4_0;d=pg232-mipi-csi2-rx.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="csirxss_s_axi" NAME="Reg" RANGE="0x00010000" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLK_IO_SWAP" VALUE="false"/>
        <PARAMETER NAME="C_DL0_IO_SWAP" VALUE="false"/>
        <PARAMETER NAME="C_DL1_IO_SWAP" VALUE="false"/>
        <PARAMETER NAME="C_DL2_IO_SWAP" VALUE="false"/>
        <PARAMETER NAME="C_DL3_IO_SWAP" VALUE="false"/>
        <PARAMETER NAME="C_CLK_LP_IO_SWAP" VALUE="false"/>
        <PARAMETER NAME="C_DL0_LP_IO_SWAP" VALUE="false"/>
        <PARAMETER NAME="C_DL1_LP_IO_SWAP" VALUE="false"/>
        <PARAMETER NAME="C_DL2_LP_IO_SWAP" VALUE="false"/>
        <PARAMETER NAME="C_DL3_LP_IO_SWAP" VALUE="false"/>
        <PARAMETER NAME="VFB_TU_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_IDLY_GROUP_NAME" VALUE="mipi_csi2rx_idly_group"/>
        <PARAMETER NAME="C_EN_EXDESIGNS" VALUE="false"/>
        <PARAMETER NAME="C_EXDES_BOARD" VALUE="ZCU102"/>
        <PARAMETER NAME="C_EXDES_FMC" VALUE="LI-IMX274MIPI-FMC V1.0 Single Sensor"/>
        <PARAMETER NAME="C_EXDES_CONFIG" VALUE="MIPI_Video_Pipe_Camera_to_Display"/>
        <PARAMETER NAME="C_CSI2RX_DBG" VALUE="0"/>
        <PARAMETER NAME="C_MIPI_SLV_INT" VALUE="0"/>
        <PARAMETER NAME="C_CSI_OPT1_REGS" VALUE="false"/>
        <PARAMETER NAME="C_CSI_EN_CRC" VALUE="true"/>
        <PARAMETER NAME="C_CSI_EN_ACTIVELANES" VALUE="true"/>
        <PARAMETER NAME="DPHY_PRESET" VALUE="CSI2RX_XLNX"/>
        <PARAMETER NAME="C_DPHY_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="C_EN_BG0_PIN0" VALUE="false"/>
        <PARAMETER NAME="C_EN_BG0_PIN6" VALUE="false"/>
        <PARAMETER NAME="C_EN_BG1_PIN0" VALUE="false"/>
        <PARAMETER NAME="C_EN_BG1_PIN6" VALUE="false"/>
        <PARAMETER NAME="C_EN_BG2_PIN0" VALUE="false"/>
        <PARAMETER NAME="C_EN_BG2_PIN6" VALUE="false"/>
        <PARAMETER NAME="C_EN_BG3_PIN0" VALUE="false"/>
        <PARAMETER NAME="C_EN_BG3_PIN6" VALUE="false"/>
        <PARAMETER NAME="CMN_PXL_FORMAT" VALUE="RAW10"/>
        <PARAMETER NAME="CMN_NUM_LANES" VALUE="4"/>
        <PARAMETER NAME="C_DPHY_LANES" VALUE="4"/>
        <PARAMETER NAME="C_EN_CSI_V2_0" VALUE="false"/>
        <PARAMETER NAME="C_EN_VCX" VALUE="false"/>
        <PARAMETER NAME="CMN_VC" VALUE="All"/>
        <PARAMETER NAME="CMN_NUM_PIXELS" VALUE="2"/>
        <PARAMETER NAME="CMN_INC_IIC" VALUE="false"/>
        <PARAMETER NAME="CMN_INC_VFB" VALUE="true"/>
        <PARAMETER NAME="CMN_PROJ_FAMILY" VALUE="1"/>
        <PARAMETER NAME="CMN_FIFO_RD_EN_CNTRL" VALUE="true"/>
        <PARAMETER NAME="C_HS_LINE_RATE" VALUE="1440"/>
        <PARAMETER NAME="DPY_LINE_RATE" VALUE="1440"/>
        <PARAMETER NAME="DPY_EN_REG_IF" VALUE="false"/>
        <PARAMETER NAME="CSI_EMB_NON_IMG" VALUE="false"/>
        <PARAMETER NAME="CSI_BUF_DEPTH" VALUE="4096"/>
        <PARAMETER NAME="AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="AXIS_TUSER_WIDTH" VALUE="96"/>
        <PARAMETER NAME="AXIS_TDEST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="HP_IO_BANK_SELECTION" VALUE="66"/>
        <PARAMETER NAME="CLK_LANE_IO_LOC" VALUE="Y4"/>
        <PARAMETER NAME="DATA_LANE0_IO_LOC" VALUE="W5"/>
        <PARAMETER NAME="DATA_LANE1_IO_LOC" VALUE="AB4"/>
        <PARAMETER NAME="DATA_LANE2_IO_LOC" VALUE="V4"/>
        <PARAMETER NAME="DATA_LANE3_IO_LOC" VALUE="U5"/>
        <PARAMETER NAME="DATA_LANE0_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="DATA_LANE1_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="DATA_LANE2_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="DATA_LANE3_BYTE" VALUE="All_Byte"/>
        <PARAMETER NAME="CLK_LANE_IO_LOC_NAME" VALUE="IO_L13P_T2L_N0_GC_QBC_66"/>
        <PARAMETER NAME="DATA_LANE0_IO_LOC_NAME" VALUE="IO_L15P_T2L_N4_AD11P_66"/>
        <PARAMETER NAME="DATA_LANE1_IO_LOC_NAME" VALUE="IO_L16P_T2U_N6_QBC_AD3P_66"/>
        <PARAMETER NAME="DATA_LANE2_IO_LOC_NAME" VALUE="IO_L17P_T2U_N8_AD10P_66"/>
        <PARAMETER NAME="DATA_LANE3_IO_LOC_NAME" VALUE="IO_L18P_T2U_N10_AD2P_66"/>
        <PARAMETER NAME="SupportLevel" VALUE="1"/>
        <PARAMETER NAME="C_CLK_LANE_IO_POSITION" VALUE="26"/>
        <PARAMETER NAME="C_DATA_LANE0_IO_POSITION" VALUE="30"/>
        <PARAMETER NAME="C_DATA_LANE1_IO_POSITION" VALUE="32"/>
        <PARAMETER NAME="C_DATA_LANE2_IO_POSITION" VALUE="34"/>
        <PARAMETER NAME="C_DATA_LANE3_IO_POSITION" VALUE="36"/>
        <PARAMETER NAME="C_IS_7SERIES" VALUE="false"/>
        <PARAMETER NAME="C_CAL_MODE" VALUE="NONE"/>
        <PARAMETER NAME="C_IDLY_TAP" VALUE="1"/>
        <PARAMETER NAME="C_EN_CLK300M" VALUE="false"/>
        <PARAMETER NAME="C_SHARE_IDLYCTRL" VALUE="false"/>
        <PARAMETER NAME="C_FIFO_RD_EN_CONTROL" VALUE="true"/>
        <PARAMETER NAME="C_HS_SETTLE_NS" VALUE="141"/>
        <PARAMETER NAME="C_EN_TIMEOUT_REGS" VALUE="false"/>
        <PARAMETER NAME="C_HS_TIMEOUT" VALUE="65541"/>
        <PARAMETER NAME="C_ESC_TIMEOUT" VALUE="25600"/>
        <PARAMETER NAME="C_INIT" VALUE="100000"/>
        <PARAMETER NAME="C_CSI_FILTER_USERDATATYPE" VALUE="true"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="DPHYRX_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_mipi_csi2_rx_subsystem_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA0060000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA006FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="49995000" DIR="I" NAME="lite_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="lite_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="199980000" DIR="I" NAME="dphy_clk_200M" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out5"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="180000000.0" DIR="O" NAME="rxbyteclkhs" SIGIS="clk"/>
        <PORT CLKFREQUENCY="1500000000" DIR="O" NAME="clkoutphy_out" SIGIS="clk"/>
        <PORT DIR="O" NAME="system_rst_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="pll_lock_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="csirxss_csi_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="mipi_csi2_rx_mipi_csi2_rx_subsystem_0_csirxss_csi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="platform_interrupts" PORT="In6"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="video_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="video_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="csirxss_s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="csirxss_s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="csirxss_s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="csirxss_s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="csirxss_s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="csirxss_s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="csirxss_s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="csirxss_s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="csirxss_s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="csirxss_s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="csirxss_s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="csirxss_s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="csirxss_s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="csirxss_s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="csirxss_s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="csirxss_s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="csirxss_s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="video_out_tdata" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axis_subset_converter_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="video_out_tdest" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_s_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axis_subset_converter_0" PORT="s_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="video_out_tlast" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axis_subset_converter_0" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="video_out_tready" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axis_subset_converter_0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="video_out_tuser" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_s_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axis_subset_converter_0" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="video_out_tvalid" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axis_subset_converter_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mipi_phy_if_clk_n" SIGIS="undef" SIGNAME="mipi_csi2_rx_mipi_csi2_rx_subsystem_0_mipi_phy_if_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="csi_mipi_phy_if_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mipi_phy_if_clk_p" SIGIS="undef" SIGNAME="mipi_csi2_rx_mipi_csi2_rx_subsystem_0_mipi_phy_if_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="csi_mipi_phy_if_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="mipi_phy_if_data_n" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_mipi_csi2_rx_subsystem_0_mipi_phy_if_data_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="csi_mipi_phy_if_data_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="mipi_phy_if_data_p" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_mipi_csi2_rx_subsystem_0_mipi_phy_if_data_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="csi_mipi_phy_if_data_p"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_csi_mipi_phy_if" NAME="mipi_phy_if" TYPE="TARGET" VLNV="xilinx.com:interface:mipi_phy:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="mipi_phy_if_clk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="mipi_phy_if_clk_p"/>
            <PORTMAP LOGICAL="DATA_N" PHYSICAL="mipi_phy_if_data_n"/>
            <PORTMAP LOGICAL="DATA_P" PHYSICAL="mipi_phy_if_data_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm0_M01_AXI" DATAWIDTH="32" NAME="csirxss_s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="49995000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="csirxss_s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="csirxss_s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="csirxss_s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="csirxss_s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="csirxss_s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="csirxss_s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="csirxss_s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="csirxss_s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="csirxss_s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="csirxss_s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="csirxss_s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="csirxss_s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="csirxss_s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="csirxss_s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="csirxss_s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="csirxss_s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="csirxss_s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mipi_csi2_rx_mipi_csi2_rx_subsystem_0_video_out" NAME="video_out" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="10"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="video_out_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="video_out_tdest"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="video_out_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="video_out_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="video_out_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="video_out_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mipi_csi2_rx/sensor_rst_gpio" HWVERSION="1.0" INSTANCE="mipi_csi2_rx_sensor_rst_gpio" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="95"/>
        <PARAMETER NAME="DIN_FROM" VALUE="12"/>
        <PARAMETER NAME="DIN_TO" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_sensor_rst_gpio_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="94" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_emio_gpio_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="emio_gpio_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_sensor_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sensor_gpio_rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/mipi_csi2_rx/v_demosaic_0" HWVERSION="1.0" INSTANCE="mipi_csi2_rx_v_demosaic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_demosaic" VLNV="xilinx.com:ip:v_demosaic:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_demosaic;v=v1_0;d=pg286-v-demosaic.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_CTRL" NAME="Reg" RANGE="65536" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_v_demosaic_0_0"/>
        <PARAMETER NAME="SAMPLES_PER_CLOCK" VALUE="2"/>
        <PARAMETER NAME="MAX_COLS" VALUE="3840"/>
        <PARAMETER NAME="MAX_ROWS" VALUE="2160"/>
        <PARAMETER NAME="MAX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="ALGORITHM" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ZIPPER_REMOVAL" VALUE="false"/>
        <PARAMETER NAME="USE_URAM" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CTRL_BASEADDR" VALUE="0xB0040000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_HIGHADDR" VALUE="0xB004FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="s_axi_CTRL_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_AWVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_AWREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CTRL_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CTRL_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_WVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_WREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_BVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_BREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_CTRL_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_ARVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_ARREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CTRL_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_RVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_RREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="mipi_csi2_rx_demosaic_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_demosaic_rst_gpio" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="s_axis_video_TVALID" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axis_subset_converter_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_video_TREADY" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axis_subset_converter_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_video_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axis_subset_converter_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axis_video_TKEEP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axis_video_TSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axis_subset_converter_0" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axis_subset_converter_0" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axis_subset_converter_0_m_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axis_subset_converter_0" PORT="m_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_TVALID" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_demosaic_0_m_axis_video_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axis_video_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_video_TREADY" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_demosaic_0_m_axis_video_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axis_video_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="m_axis_video_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_demosaic_0_m_axis_video_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axis_video_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axis_video_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_demosaic_0_m_axis_video_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axis_video_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axis_video_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_demosaic_0_m_axis_video_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axis_video_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_demosaic_0_m_axis_video_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axis_video_TUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_demosaic_0_m_axis_video_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axis_video_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TID" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_demosaic_0_m_axis_video_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axis_video_TID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_demosaic_0_m_axis_video_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="s_axis_video_TDEST"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm1_M01_AXI" DATAWIDTH="32" NAME="s_axi_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CTRL_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CTRL_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CTRL_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CTRL_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CTRL_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CTRL_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CTRL_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CTRL_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CTRL_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CTRL_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CTRL_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CTRL_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CTRL_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CTRL_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CTRL_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CTRL_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CTRL_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mipi_csi2_rx_axis_subset_converter_0_M_AXIS" NAME="s_axis_video" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_video_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_video_TDEST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_video_TID"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_video_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_video_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_video_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_video_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_video_TUSER"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_video_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mipi_csi2_rx_v_demosaic_0_m_axis_video" NAME="m_axis_video" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_video_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_video_TDEST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_video_TID"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_video_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_video_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_video_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_video_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_video_TUSER"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_video_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mipi_csi2_rx/v_frmbuf_wr_0" HWVERSION="2.1" INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_frmbuf_wr" VLNV="xilinx.com:ip:v_frmbuf_wr:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_frmbuf_wr;v=v2_1;d=pg278-v-frmbuf.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_CTRL" NAME="Reg" RANGE="65536" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_PROT_VALUE" VALUE="0x0"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_CACHE_VALUE" VALUE="0x3"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_v_frmbuf_wr_0_1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="NUM_VIDEO_COMPONENTS" VALUE="3"/>
        <PARAMETER NAME="SAMPLES_PER_CLOCK" VALUE="2"/>
        <PARAMETER NAME="MAX_COLS" VALUE="3840"/>
        <PARAMETER NAME="MAX_ROWS" VALUE="2160"/>
        <PARAMETER NAME="MAX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="AXIMM_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="AXIMM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="AXIMM_NUM_OUTSTANDING" VALUE="4"/>
        <PARAMETER NAME="AXIMM_BURST_LENGTH" VALUE="16"/>
        <PARAMETER NAME="HAS_RGBX8" VALUE="0"/>
        <PARAMETER NAME="HAS_YUVX8" VALUE="0"/>
        <PARAMETER NAME="HAS_YUYV8" VALUE="1"/>
        <PARAMETER NAME="HAS_RGBX10" VALUE="0"/>
        <PARAMETER NAME="HAS_YUVX10" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV8" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV8_420" VALUE="0"/>
        <PARAMETER NAME="HAS_RGB8" VALUE="0"/>
        <PARAMETER NAME="HAS_YUV8" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV10" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV10_420" VALUE="0"/>
        <PARAMETER NAME="HAS_Y8" VALUE="1"/>
        <PARAMETER NAME="HAS_Y10" VALUE="0"/>
        <PARAMETER NAME="HAS_BGRX8" VALUE="0"/>
        <PARAMETER NAME="HAS_UYVY8" VALUE="1"/>
        <PARAMETER NAME="HAS_INTERLACED" VALUE="0"/>
        <PARAMETER NAME="HAS_BGR8" VALUE="0"/>
        <PARAMETER NAME="MAX_NR_PLANES" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CTRL_BASEADDR" VALUE="0xB0020000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_HIGHADDR" VALUE="0xB002FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="6" NAME="s_axi_CTRL_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_AWVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_AWREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CTRL_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CTRL_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_WVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_WREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_BVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_BREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_CTRL_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_ARVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_ARREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CTRL_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_RVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_RREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="mipi_csi2_rx_frmbuf_wr_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_frmbuf_wr_rst_gpio" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="mipi_csi2_rx_v_frmbuf_wr_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="platform_interrupts" PORT="In7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm_video_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm_video_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_AWVALID" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_AWREADY" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axi_mm_video_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_mm_video_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_WLAST" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_WVALID" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_WREADY" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm_video_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_BVALID" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_BREADY" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm_video_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm_video_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_ARVALID" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_ARREADY" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="m_axi_mm_video_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm_video_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_RLAST" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_RVALID" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_RREADY" SIGIS="undef" SIGNAME="mipi_csi2_rx_axi_data_fifo_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_axi_data_fifo_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_TVALID" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_frmbuf_wr_0_s_axis_video_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_video_TREADY" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_frmbuf_wr_0_s_axis_video_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="s_axis_video_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_frmbuf_wr_0_s_axis_video_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axis_video_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_frmbuf_wr_0_s_axis_video_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axis_video_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_frmbuf_wr_0_s_axis_video_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="m_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_TUSER" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_frmbuf_wr_0_s_axis_video_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_TLAST" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_frmbuf_wr_0_s_axis_video_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_TID" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_frmbuf_wr_0_s_axis_video_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="m_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_TDEST" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_frmbuf_wr_0_s_axis_video_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="m_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm1_M05_AXI" DATAWIDTH="32" NAME="s_axi_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CTRL_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CTRL_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CTRL_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CTRL_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CTRL_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CTRL_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CTRL_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CTRL_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CTRL_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CTRL_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CTRL_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CTRL_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CTRL_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CTRL_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CTRL_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CTRL_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CTRL_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mipi_csi2_rx_v_frmbuf_wr_0_m_axi_mm_video" DATAWIDTH="128" NAME="m_axi_mm_video" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="4"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_mm_video_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_mm_video_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_mm_video_ARCACHE"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_mm_video_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_mm_video_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_mm_video_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_mm_video_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_mm_video_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_mm_video_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_mm_video_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_mm_video_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_mm_video_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_mm_video_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_mm_video_AWCACHE"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_mm_video_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_mm_video_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_mm_video_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_mm_video_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_mm_video_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_mm_video_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_mm_video_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_mm_video_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_mm_video_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_mm_video_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_mm_video_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_mm_video_RDATA"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_mm_video_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_mm_video_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_mm_video_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_mm_video_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_mm_video_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_mm_video_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_mm_video_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_mm_video_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_mm_video_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mipi_csi2_rx_v_proc_ss_scaler_m_axis" NAME="s_axis_video" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_video_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_video_TDEST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_video_TID"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_video_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_video_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_video_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_video_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_video_TUSER"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_video_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP1_DDR_LOW" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mm_video" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP1_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HP1_QSPI" BASENAME="C_BASEADDR" BASEVALUE="0xC0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xDFFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mm_video" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP1_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HP1_LPS_OCM" BASENAME="C_BASEADDR" BASEVALUE="0xFFFC0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mm_video" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_HP1_FPD"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="zynq_ultra_ps_e_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/mipi_csi2_rx/v_gamma_lut_0" HWVERSION="1.0" INSTANCE="mipi_csi2_rx_v_gamma_lut_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_gamma_lut" VLNV="xilinx.com:ip:v_gamma_lut:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_gamma_lut;v=v1_0;d=pg285-v-gamma-lut.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_CTRL" NAME="Reg" RANGE="65536" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_v_gamma_lut_0_0"/>
        <PARAMETER NAME="SAMPLES_PER_CLOCK" VALUE="2"/>
        <PARAMETER NAME="MAX_COLS" VALUE="3840"/>
        <PARAMETER NAME="MAX_ROWS" VALUE="2160"/>
        <PARAMETER NAME="MAX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CTRL_BASEADDR" VALUE="0xB0010000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_HIGHADDR" VALUE="0xB001FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="12" NAME="s_axi_CTRL_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_AWVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_AWREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CTRL_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CTRL_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_WVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_WREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_BVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_BREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_CTRL_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_ARVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_ARREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CTRL_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_RVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_RREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="mipi_csi2_rx_gamma_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_gamma_rst_gpio" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="s_axis_video_TVALID" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_demosaic_0_m_axis_video_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="m_axis_video_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_video_TREADY" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_demosaic_0_m_axis_video_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="m_axis_video_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="s_axis_video_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_demosaic_0_m_axis_video_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="m_axis_video_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axis_video_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_demosaic_0_m_axis_video_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="m_axis_video_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axis_video_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_demosaic_0_m_axis_video_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="m_axis_video_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_demosaic_0_m_axis_video_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="m_axis_video_TUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_demosaic_0_m_axis_video_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="m_axis_video_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TID" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_demosaic_0_m_axis_video_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="m_axis_video_TID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_demosaic_0_m_axis_video_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_demosaic_0" PORT="m_axis_video_TDEST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_TVALID" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_gamma_lut_0_m_axis_video_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_video_TREADY" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_gamma_lut_0_m_axis_video_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="m_axis_video_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_gamma_lut_0_m_axis_video_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axis_video_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_gamma_lut_0_m_axis_video_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axis_video_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_gamma_lut_0_m_axis_video_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_gamma_lut_0_m_axis_video_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_gamma_lut_0_m_axis_video_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TID" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_gamma_lut_0_m_axis_video_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_gamma_lut_0_m_axis_video_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="s_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm1_M04_AXI" DATAWIDTH="32" NAME="s_axi_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CTRL_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CTRL_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CTRL_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CTRL_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CTRL_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CTRL_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CTRL_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CTRL_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CTRL_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CTRL_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CTRL_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CTRL_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CTRL_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CTRL_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CTRL_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CTRL_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CTRL_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mipi_csi2_rx_v_demosaic_0_m_axis_video" NAME="s_axis_video" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_video_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_video_TDEST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_video_TID"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_video_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_video_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_video_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_video_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_video_TUSER"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_video_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mipi_csi2_rx_v_gamma_lut_0_m_axis_video" NAME="m_axis_video" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_video_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_video_TDEST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_video_TID"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_video_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_video_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_video_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_video_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_video_TUSER"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_video_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="zcu102_base_trd_v_proc_ss_csc_0" BDTYPE="SBD" COREREVISION="10" DRIVERMODE="MIXED" FULLNAME="/mipi_csi2_rx/v_proc_ss_csc" HWVERSION="2.0" INSTANCE="mipi_csi2_rx_v_proc_ss_csc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_proc_ss" SIM_BD="zcu102_base_trd_v_proc_ss_csc_0" VLNV="xilinx.com:ip:v_proc_ss:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_proc_ss;v=v2_0;d=pg231-v-proc-ss.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi_ctrl" NAME="Reg" RANGE="0x00010000" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_v_proc_ss_csc_0"/>
        <PARAMETER NAME="C_SCALER_ALGORITHM" VALUE="2"/>
        <PARAMETER NAME="C_TOPOLOGY" VALUE="3"/>
        <PARAMETER NAME="C_SAMPLES_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C_MAX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_NUM_VIDEO_COMPONENTS" VALUE="3"/>
        <PARAMETER NAME="C_MAX_COLS" VALUE="3840"/>
        <PARAMETER NAME="C_MAX_ROWS" VALUE="2160"/>
        <PARAMETER NAME="C_H_SCALER_TAPS" VALUE="6"/>
        <PARAMETER NAME="C_V_SCALER_TAPS" VALUE="6"/>
        <PARAMETER NAME="C_H_SCALER_PHASES" VALUE="64"/>
        <PARAMETER NAME="C_V_SCALER_PHASES" VALUE="64"/>
        <PARAMETER NAME="C_CHROMA_ALGORITHM" VALUE="2"/>
        <PARAMETER NAME="C_H_CHROMA_ALGORITHM" VALUE="2"/>
        <PARAMETER NAME="C_V_CHROMA_ALGORITHM" VALUE="2"/>
        <PARAMETER NAME="C_H_CHROMA_TAPS" VALUE="4"/>
        <PARAMETER NAME="C_V_CHROMA_TAPS" VALUE="4"/>
        <PARAMETER NAME="C_ENABLE_INTERLACED" VALUE="true"/>
        <PARAMETER NAME="C_ENABLE_DMA" VALUE="true"/>
        <PARAMETER NAME="C_SCALER_ENABLE_422" VALUE="true"/>
        <PARAMETER NAME="C_ENABLE_CSC" VALUE="false"/>
        <PARAMETER NAME="C_CSC_ENABLE_422" VALUE="true"/>
        <PARAMETER NAME="C_CSC_ENABLE_WINDOW" VALUE="false"/>
        <PARAMETER NAME="C_DEINT_MOTION_ADAPTIVE" VALUE="true"/>
        <PARAMETER NAME="C_COLORSPACE_SUPPORT" VALUE="2"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_AXIMM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIMM_NUM_OUTSTANDING" VALUE="16"/>
        <PARAMETER NAME="C_AXIMM_BURST_LENGTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xB0060000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xB006FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="mipi_csi2_rx_vpss_csc_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_vpss_csc_rst_gpio" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_gamma_lut_0_m_axis_video_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="m_axis_video_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_gamma_lut_0_m_axis_video_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="m_axis_video_TDEST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_gamma_lut_0_m_axis_video_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="m_axis_video_TID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_gamma_lut_0_m_axis_video_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="m_axis_video_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tlast" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_gamma_lut_0_m_axis_video_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="m_axis_video_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_gamma_lut_0_m_axis_video_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="m_axis_video_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_gamma_lut_0_m_axis_video_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="m_axis_video_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_gamma_lut_0_m_axis_video_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="m_axis_video_TUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_gamma_lut_0_m_axis_video_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_gamma_lut_0" PORT="m_axis_video_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_ctrl_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_ctrl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_ctrl_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_ctrl_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_proc_ss_csc_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_proc_ss_csc_m_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_proc_ss_csc_m_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_proc_ss_csc_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tlast" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_proc_ss_csc_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_proc_ss_csc_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_proc_ss_csc_m_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_proc_ss_csc_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_proc_ss_csc_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm1_M07_AXI" DATAWIDTH="32" NAME="s_axi_ctrl" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_ctrl_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_ctrl_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_ctrl_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_ctrl_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_ctrl_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_ctrl_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_ctrl_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_ctrl_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_ctrl_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_ctrl_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_ctrl_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_ctrl_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_ctrl_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_ctrl_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_ctrl_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_ctrl_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_ctrl_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mipi_csi2_rx_v_gamma_lut_0_m_axis_video" NAME="s_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_tid"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_tstrb"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mipi_csi2_rx_v_proc_ss_csc_m_axis" NAME="m_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_tid"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_tstrb"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="zcu102_base_trd_v_proc_ss_scaler_1" BDTYPE="SBD" COREREVISION="10" DRIVERMODE="MIXED" FULLNAME="/mipi_csi2_rx/v_proc_ss_scaler" HWVERSION="2.0" INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_proc_ss" SIM_BD="zcu102_base_trd_v_proc_ss_scaler_1" VLNV="xilinx.com:ip:v_proc_ss:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_proc_ss;v=v2_0;d=pg231-v-proc-ss.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi_ctrl" NAME="Reg" RANGE="0x00040000" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_v_proc_ss_scaler_1"/>
        <PARAMETER NAME="C_SCALER_ALGORITHM" VALUE="2"/>
        <PARAMETER NAME="C_TOPOLOGY" VALUE="0"/>
        <PARAMETER NAME="C_SAMPLES_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C_MAX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_NUM_VIDEO_COMPONENTS" VALUE="3"/>
        <PARAMETER NAME="C_MAX_COLS" VALUE="3840"/>
        <PARAMETER NAME="C_MAX_ROWS" VALUE="2160"/>
        <PARAMETER NAME="C_H_SCALER_TAPS" VALUE="8"/>
        <PARAMETER NAME="C_V_SCALER_TAPS" VALUE="8"/>
        <PARAMETER NAME="C_H_SCALER_PHASES" VALUE="64"/>
        <PARAMETER NAME="C_V_SCALER_PHASES" VALUE="64"/>
        <PARAMETER NAME="C_CHROMA_ALGORITHM" VALUE="2"/>
        <PARAMETER NAME="C_H_CHROMA_ALGORITHM" VALUE="2"/>
        <PARAMETER NAME="C_V_CHROMA_ALGORITHM" VALUE="2"/>
        <PARAMETER NAME="C_H_CHROMA_TAPS" VALUE="4"/>
        <PARAMETER NAME="C_V_CHROMA_TAPS" VALUE="4"/>
        <PARAMETER NAME="C_ENABLE_INTERLACED" VALUE="true"/>
        <PARAMETER NAME="C_ENABLE_DMA" VALUE="true"/>
        <PARAMETER NAME="C_SCALER_ENABLE_422" VALUE="true"/>
        <PARAMETER NAME="C_ENABLE_CSC" VALUE="true"/>
        <PARAMETER NAME="C_CSC_ENABLE_422" VALUE="true"/>
        <PARAMETER NAME="C_CSC_ENABLE_WINDOW" VALUE="true"/>
        <PARAMETER NAME="C_DEINT_MOTION_ADAPTIVE" VALUE="true"/>
        <PARAMETER NAME="C_COLORSPACE_SUPPORT" VALUE="1"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_AXIMM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIMM_NUM_OUTSTANDING" VALUE="16"/>
        <PARAMETER NAME="C_AXIMM_BURST_LENGTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xB0080000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xB00BFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="aclk_axis" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="aclk_ctrl" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn_ctrl" SIGIS="rst" SIGNAME="mipi_csi2_rx_vpss_scaler_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_vpss_scaler_rst_gpio" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="aresetn_io_axis" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" LEFT="17" NAME="s_axi_ctrl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_ctrl_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_ctrl_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="s_axi_ctrl_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_ctrl_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_ctrl_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_proc_ss_csc_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_proc_ss_csc_m_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="m_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_proc_ss_csc_m_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="m_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_proc_ss_csc_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_proc_ss_csc_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_proc_ss_csc_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_proc_ss_csc_m_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="m_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_proc_ss_csc_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_proc_ss_csc_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_frmbuf_wr_0_s_axis_video_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axis_video_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_frmbuf_wr_0_s_axis_video_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axis_video_TDEST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_frmbuf_wr_0_s_axis_video_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axis_video_TID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_frmbuf_wr_0_s_axis_video_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axis_video_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tlast" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_frmbuf_wr_0_s_axis_video_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axis_video_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_frmbuf_wr_0_s_axis_video_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axis_video_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_frmbuf_wr_0_s_axis_video_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axis_video_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_frmbuf_wr_0_s_axis_video_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axis_video_TUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_frmbuf_wr_0_s_axis_video_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="s_axis_video_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm1_M02_AXI" DATAWIDTH="32" NAME="s_axi_ctrl" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_ctrl_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_ctrl_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_ctrl_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_ctrl_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_ctrl_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_ctrl_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_ctrl_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_ctrl_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_ctrl_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_ctrl_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_ctrl_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_ctrl_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_ctrl_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_ctrl_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_ctrl_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_ctrl_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_ctrl_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_ctrl_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_ctrl_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mipi_csi2_rx_v_proc_ss_csc_m_axis" NAME="s_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_tid"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_tstrb"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mipi_csi2_rx_v_proc_ss_scaler_m_axis" NAME="m_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_tid"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_tstrb"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/mipi_csi2_rx/vcc" HWVERSION="1.1" INSTANCE="mipi_csi2_rx_vcc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_vcc_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sensor_gpio_flash"/>
            <CONNECTION INSTANCE="External_Ports" PORT="sensor_gpio_spi_cs_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mipi_csi2_rx/vpss_csc_rst_gpio" HWVERSION="1.0" INSTANCE="mipi_csi2_rx_vpss_csc_rst_gpio" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="95"/>
        <PARAMETER NAME="DIN_FROM" VALUE="6"/>
        <PARAMETER NAME="DIN_TO" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_vpss_csc_rst_gpio_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="94" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_emio_gpio_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="emio_gpio_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_vpss_csc_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_csc" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mipi_csi2_rx/vpss_scaler_rst_gpio" HWVERSION="1.0" INSTANCE="mipi_csi2_rx_vpss_scaler_rst_gpio" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="95"/>
        <PARAMETER NAME="DIN_FROM" VALUE="4"/>
        <PARAMETER NAME="DIN_TO" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_vpss_scaler_rst_gpio_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="94" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_emio_gpio_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="emio_gpio_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_vpss_scaler_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/nv_small_64_v07_0" HWVERSION="7.0" INSTANCE="nv_small_64_v07_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="nv_small_64_v07" VLNV="xilinx.com:user:nv_small_64_v07:7.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_apb" NAME="reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_nv_small_64_v07_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA0030000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA003FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="149985000" DIR="I" NAME="dla_core_clk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out6"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="149985000" DIR="I" NAME="dla_csb_clk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="global_clk_ovr_on" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tmc2slcg_disable_clock_gating" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dla_reset_rstn" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="direct_reset_" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="test_mode" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pclk" SIGIS="undef" SIGNAME="clk_wiz_1_clk_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="prstn" SIGIS="undef" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="psel" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_psel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_psel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="penable" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_penable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_penable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pwrite" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_pwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="paddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_paddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_paddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pwdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pwdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_pwdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="prdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_prdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_prdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_pready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pslverr" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pslverr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_pslverr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="nvdla_core2dbb_aw_awvalid" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="nvdla_core2dbb_aw_awready" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="nvdla_core2dbb_aw_awid" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="nvdla_core2dbb_aw_awlen" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="nvdla_core2dbb_aw_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="nvdla_core2dbb_w_wvalid" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_w_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="nvdla_core2dbb_w_wready" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_w_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="nvdla_core2dbb_w_wdata" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_w_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="nvdla_core2dbb_w_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_w_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="nvdla_core2dbb_w_wlast" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_w_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="nvdla_core2dbb_b_bvalid" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_b_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="nvdla_core2dbb_b_bready" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_b_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="nvdla_core2dbb_b_bid" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_b_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="nvdla_core2dbb_ar_arvalid" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="nvdla_core2dbb_ar_arready" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="nvdla_core2dbb_ar_arid" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="nvdla_core2dbb_ar_arlen" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="nvdla_core2dbb_ar_araddr" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="nvdla_core2dbb_r_rvalid" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_r_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="nvdla_core2dbb_r_rready" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_r_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="nvdla_core2dbb_r_rid" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_r_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="nvdla_core2dbb_r_rlast" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_r_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="nvdla_core2dbb_r_rdata" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_r_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="nvdla_core2dbb_aw_awsize" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="nvdla_core2dbb_ar_arsize" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="nvdla_core2dbb_aw_awburst" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="nvdla_core2dbb_ar_arburst" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="nvdla_core2dbb_aw_awlock" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="nvdla_core2dbb_ar_arlock" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="nvdla_core2dbb_aw_awcache" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="nvdla_core2dbb_ar_arcache" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="nvdla_core2dbb_aw_awprot" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="nvdla_core2dbb_ar_arprot" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="nvdla_core2dbb_aw_awqos" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="nvdla_core2dbb_ar_arqos" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="nvdla_core2dbb_aw_awuser" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="nvdla_core2dbb_ar_aruser" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="saxigp0_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dla_intr" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="nv_small_64_v07_0_dla_intr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="platform_interrupts" PORT="In10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="nvdla_pwrbus_ram_c_pd" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="nvdla_pwrbus_ram_ma_pd" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="nvdla_pwrbus_ram_mb_pd" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="nvdla_pwrbus_ram_p_pd" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="nvdla_pwrbus_ram_o_pd" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="nvdla_pwrbus_ram_a_pd" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_apb_bridge_0_APB_M" NAME="s_apb" TYPE="TARGET" VLNV="xilinx.com:interface:apb:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PSLVERR" PHYSICAL="pslverr"/>
            <PORTMAP LOGICAL="PADDR" PHYSICAL="paddr"/>
            <PORTMAP LOGICAL="PREADY" PHYSICAL="pready"/>
            <PORTMAP LOGICAL="PENABLE" PHYSICAL="penable"/>
            <PORTMAP LOGICAL="PWRITE" PHYSICAL="pwrite"/>
            <PORTMAP LOGICAL="PRDATA" PHYSICAL="prdata"/>
            <PORTMAP LOGICAL="PWDATA" PHYSICAL="pwdata"/>
            <PORTMAP LOGICAL="PSEL" PHYSICAL="psel"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="nv_small_64_v07_0_m_dbb" DATAWIDTH="64" NAME="m_dbb" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="149985000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="49"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="nvdla_core2dbb_w_wlast"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="nvdla_core2dbb_b_bready"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="nvdla_core2dbb_aw_awlen"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="nvdla_core2dbb_aw_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="nvdla_core2dbb_aw_awready"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="nvdla_core2dbb_ar_arburst"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="nvdla_core2dbb_aw_awprot"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="nvdla_core2dbb_ar_arprot"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="nvdla_core2dbb_r_rvalid"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="nvdla_core2dbb_ar_arlock"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="nvdla_core2dbb_aw_awid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="nvdla_core2dbb_r_rlast"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="nvdla_core2dbb_ar_arid"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="nvdla_core2dbb_aw_awcache"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="nvdla_core2dbb_w_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="nvdla_core2dbb_w_wstrb"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="nvdla_core2dbb_b_bid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="nvdla_core2dbb_aw_awuser"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="nvdla_core2dbb_ar_arlen"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="nvdla_core2dbb_ar_arqos"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="nvdla_core2dbb_r_rdata"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="nvdla_core2dbb_b_bvalid"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="nvdla_core2dbb_ar_arcache"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="nvdla_core2dbb_r_rready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="nvdla_core2dbb_aw_awvalid"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="nvdla_core2dbb_ar_arsize"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="nvdla_core2dbb_w_wdata"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="nvdla_core2dbb_ar_aruser"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="nvdla_core2dbb_aw_awsize"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="nvdla_core2dbb_r_rid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="nvdla_core2dbb_ar_araddr"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="nvdla_core2dbb_aw_awaddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="nvdla_core2dbb_ar_arready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="nvdla_core2dbb_w_wvalid"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="nvdla_core2dbb_ar_arvalid"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="nvdla_core2dbb_aw_awlock"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="nvdla_core2dbb_aw_awburst"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HPC0_DDR_LOW" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_dbb" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HPC0_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HPC0_QSPI" BASENAME="C_BASEADDR" BASEVALUE="0xC0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xDFFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_dbb" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HPC0_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HPC0_LPS_OCM" BASENAME="C_BASEADDR" BASEVALUE="0xFF000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_dbb" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_HPC0_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HPC0_DDR_HIGH" BASENAME="C_BASEADDR" BASEVALUE="0x000800000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x000FFFFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_dbb" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HPC0_FPD"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="zynq_ultra_ps_e_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/platform_interrupts" HWVERSION="2.1" INSTANCE="platform_interrupts" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="11"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="11"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_platform_interrupts_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_v_frmbuf_wr_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_frmbuf_wr_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_frmbuf_wr_0" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="vid_phy_controller_0_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_ctl_iic_iic2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="iic2intc_irpt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_mipi_csi2_rx_subsystem_0_csirxss_csi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="csirxss_csi_irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="mipi_csi2_rx_v_frmbuf_wr_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="sensor_iic_iic2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sensor_iic" PORT="iic2intc_irpt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_output_v_mix_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_mix_0" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_dla_intr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="dla_intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="platform_interrupts_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_0" PORT="intr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/proc_sys_reset_1" HWVERSION="5.0" INSTANCE="proc_sys_reset_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_proc_sys_reset_1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="49995000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="zynq_ultra_ps_e_0_pl_resetn0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_resetn0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="clk_wiz_1_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="si5324_rst_out"/>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="s_axi_cpu_aresetn"/>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="s_axis_video_aresetn"/>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="s_axi_cpu_aresetn"/>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="s_axis_video_aresetn"/>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="lite_aresetn"/>
            <CONNECTION INSTANCE="mipi_csi2_rx_axis_subset_converter_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" PORT="video_aresetn"/>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_intc_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S02_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S03_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S02_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M06_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M07_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M08_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M06_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M07_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M08_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M09_ARESETN"/>
            <CONNECTION INSTANCE="hdmi_ctl_iic" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="sensor_iic" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_sb_aresetn"/>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_axi4lite_aresetn"/>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="dla_reset_rstn"/>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="prstn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/sensor_iic" HWVERSION="2.0" INSTANCE="sensor_iic" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_iic" VLNV="xilinx.com:ip:axi_iic:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v2_0;d=pg090-axi-iic.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1c"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="GIE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable&#xA;0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core&#xA;1 - Unmasked AXI IIC core interrupts are passed to processor&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x020"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0xd0"/>
              <FIELDS>
                <FIELD NAME="int0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt0 - Arbitration Lost&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt1 - Transmit Error/Slave Transmit Complete&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt2 - Transmit FIFO Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt3 - Recieve FIFO FULL&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int4">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt4 - IIC Bus is Not Busy&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int5">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt5 - Addressed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int6">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt6 - Not Addessed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int7">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt7 - Transmit FIFO Half Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x028"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="int0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt0 - Arbitration Lost&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt1 - Transmit Error/Slave Transmit Complete&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt2 - Transmit FIFO Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt3 - Recieve FIFO FULL&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int4">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt4 - IIC Bus is Not Busy&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int5">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt5 - Addressed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int6">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt6 - Not Addessed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int7">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt7 - Transmit FIFO Half Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SOFTR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Soft Reset Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x040"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RKEY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset Key - Firmware must write a value of 0xA to this field to&#xA;            cause a soft reset of the Interrupt registers of AXI IIC controller.&#xA;            Writing any other value results in an AXI transaction&#xA;            acknowledgement with SLVERR and no reset occurs.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit must be set before any other CR bits have any effect&#xA;0 - resets and disables the AXI IIC controller but not the registers or FIFOs&#xA;1 - enables the AXI IIC controller&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs&#xA;0 - transmit FIFO normal operation&#xA;1 - resets the transmit FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSMS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When this bit is changed from 0 to 1, the&#xA;AXI IIC bus interface generates a START condition in master mode. When&#xA;this bit is cleared, a STOP condition is generated and the AXI IIC bus&#xA;interface switches to slave mode. When this bit is cleared by the&#xA;hardware, because arbitration for the bus has been lost, a STOP&#xA;condition is not generated&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit selects the direction of master/slave transfers.&#xA;0 - selects an AXI IIC receive&#xA;1 - selects an AXI IIC transmit&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TXAK">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit specifies the value driven onto&#xA;the sda line during acknowledge cycles for both master and slave recievers.&#xA;0 - acknowledge&#xA;1 - not-acknowledge&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RSTA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Writing a 1 to this bit generates a repeated START &#xA;condition on the bus if the AXI IIC bus interface is the current bus&#xA;master. Attempting a repeated START at the wrong time, if the bus is&#xA;owned by another master, results in a loss of arbitration. This bit is reset&#xA;when the repeated start occurs. This bit must be set prior to writing the&#xA;new address to the TX_FIFO or DTR&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GC_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Setting this bit High allows the AXI IIC to respond to a general call address.&#xA;0 - General Call Disabled&#xA;1 - General Call Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ABGC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit is set to 1 when another master has issued a general call and&#xA;the general call enable bit is set to 1, CR(6) = 1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AAS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface&#xA;is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit&#xA;address or general call if enabled. This bit is cleared when a stop&#xA;condition is detected or a repeated start occurs.&#xA;0 - indicates not being addressed as a slave&#xA;1 - indicates being addressed as a slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="BB">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit indicates the status of the IIC bus. This bit is set&#xA;when a START condition is detected and cleared when a STOP&#xA;condition is detected.&#xA;0 - indicates the bus is idle&#xA;1 - indicates the bus is busy&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ARW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When the IIC bus interface has been addressed as a slave (AAS is set), &#xA;this bit indicates the value of the read/write bit sent by the master.&#xA;This bit is only valid when a complete transfer has occurred and&#xA;no other transfers have been initiated.&#xA;0 - indicates master writing to slave&#xA;1 - indicates master reading from slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit is set High when the transmit FIFO is full.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit is set High when the receive FIFO is full.&#xA;This bit is set only when all 16 locations in the FIFO are full,&#xA;regardless of the compare value field of the RX_FIFO_PIRQ register.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This is set High when the receive FIFO is empty.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This is set High when the transmit FIFO is empty.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="D7_D0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If the dynamic stop bit is used and the AXI IIC is a master receiver,&#xA;the value is the number of bytes to receive.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="Start">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The dynamic start bit can be used to send a start or repeated start sequence on the&#xA;IIC bus. A start sequence is generated if the MSMS = 0, a&#xA;repeated start sequence is generated if the MSMS = 1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Stop">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The dynamic stop bit can be used to send an IIC stop&#xA;sequence on the IIC bus after the last byte has been transmitted or received.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="RX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Recieve FIFO Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="D7_D0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="IIC Receive Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ADR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Slave Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x110"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Slave_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Address used by the IIC bus interface when in slave mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="7"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TX_FIFO_OCY">
              <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO Occupency Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x114"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit[3] is the MSB. A binary value of 1001 indicates that&#xA;10 locations are full in the FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="RX_FIFO_OCY">
              <PROPERTY NAME="DESCRIPTION" VALUE="Recieve FIFO Occupency Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x118"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit[3] is the MSB. A binary value of 1001 indicates that&#xA;10 locations are full in the FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TEN_ADR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Slave Ten Bit Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MSB of Slave Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="RX_FIFO_PIRQ">
              <PROPERTY NAME="DESCRIPTION" VALUE="Recieve FIFO Programmable Depth Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Compare Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit[3] is the MSB. A binary value of 1001 implies that when&#xA;10 locations in the receive FIFO are filled, the receive FIFO&#xA;interrupt is set.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPO">
              <PROPERTY NAME="DESCRIPTION" VALUE="General Purpose Output Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x124"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="General Purpose Outputs">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The LSB (Bit[0]) is the first bit populated&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TSUSTA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TSUSTA Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TSUSTA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Setup time for a repeated START condition.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TSUSTO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TSUSTO Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x12C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TSUSTO">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Setup time for a repeated STOP condition.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="THDSTA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter THDSTA Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x130"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="THDSTA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Hold time for a repeated START condition.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TSUDAT">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TSUDAT Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x134"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TSUDAT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data Setup time&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TBUF">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TBUF Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x138"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TBUF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bus free time between a STOP and START condition&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="THIGH">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter THIGH Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x13C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="THIGH">
                  <PROPERTY NAME="DESCRIPTION" VALUE="High Period of the scl clock.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TLOW">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TLOW Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x140"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TLOW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Low Period of scl clock.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="THDDAT">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter THDDAT Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x144"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="THDDAT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data Hold time&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_IIC_FREQ" VALUE="400000"/>
        <PARAMETER NAME="C_TEN_BIT_ADR" VALUE="0"/>
        <PARAMETER NAME="C_GPO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="49995000"/>
        <PARAMETER NAME="C_SCL_INERTIAL_DELAY" VALUE="0"/>
        <PARAMETER NAME="C_SDA_INERTIAL_DELAY" VALUE="0"/>
        <PARAMETER NAME="C_SDA_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_SMBUS_PMBUS_HOST" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="0x00"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_sensor_iic_0"/>
        <PARAMETER NAME="TEN_BIT_ADR" VALUE="7_bit"/>
        <PARAMETER NAME="AXI_ACLK_FREQ_MHZ" VALUE="49.995"/>
        <PARAMETER NAME="IIC_FREQ_KHZ" VALUE="400"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="IIC_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA00A0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA00AFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="49995000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="iic2intc_irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="sensor_iic_iic2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="platform_interrupts" PORT="In8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sda_i" SIGIS="undef" SIGNAME="sensor_iic_sda_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="sensor_iic_sda_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sda_o" SIGIS="undef" SIGNAME="sensor_iic_sda_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="sensor_iic_sda_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sda_t" SIGIS="undef" SIGNAME="sensor_iic_sda_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="sensor_iic_sda_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="scl_i" SIGIS="undef" SIGNAME="sensor_iic_scl_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="sensor_iic_scl_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="scl_o" SIGIS="undef" SIGNAME="sensor_iic_scl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="sensor_iic_scl_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="scl_t" SIGIS="undef" SIGNAME="sensor_iic_scl_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zcu102_base_trd_imp" PORT="sensor_iic_scl_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="gpo" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm0_M04_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="49995000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sensor_iic_IIC" NAME="IIC" TYPE="INITIATOR" VLNV="xilinx.com:interface:iic:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCL_I" PHYSICAL="scl_i"/>
            <PORTMAP LOGICAL="SCL_O" PHYSICAL="scl_o"/>
            <PORTMAP LOGICAL="SCL_T" PHYSICAL="scl_t"/>
            <PORTMAP LOGICAL="SDA_I" PHYSICAL="sda_i"/>
            <PORTMAP LOGICAL="SDA_O" PHYSICAL="sda_o"/>
            <PORTMAP LOGICAL="SDA_T" PHYSICAL="sda_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="17" FULLNAME="/tpg_input/axi_data_fifo_0" HWVERSION="2.1" INSTANCE="tpg_input_axi_data_fifo_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_data_fifo" VLNV="xilinx.com:ip:axi_data_fifo:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WRITE_FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WRITE_FIFO_TYPE" VALUE="bram"/>
        <PARAMETER NAME="C_AXI_WRITE_FIFO_DELAY" VALUE="1"/>
        <PARAMETER NAME="C_AXI_READ_FIFO_DEPTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_READ_FIFO_TYPE" VALUE="lut"/>
        <PARAMETER NAME="C_AXI_READ_FIFO_DELAY" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WRITE_FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="READ_FIFO_DEPTH" VALUE="0"/>
        <PARAMETER NAME="WRITE_FIFO_DELAY" VALUE="1"/>
        <PARAMETER NAME="READ_FIFO_DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_axi_data_fifo_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="tpg_input_frmbuf_wr_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_frmbuf_wr_rst_gpio" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="m_axi_mm_video_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="tpg_input_v_frmbuf_wr_0_m_axi_mm_video" DATAWIDTH="128" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="4"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="tpg_input_axi_data_fifo_0_M_AXI" DATAWIDTH="128" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="4"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tpg_input/clk_mux_gpio" HWVERSION="1.0" INSTANCE="tpg_input_clk_mux_gpio" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="95"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_clk_mux_gpio_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="94" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_emio_gpio_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="emio_gpio_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_clk_mux_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_clock_mux_0" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/tpg_input/clock_mux_0" HWVERSION="2.0" INSTANCE="tpg_input_clock_mux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clock_mux" VLNV="xilinx.com:user:clock_mux:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_clock_mux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_in_1" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_dp_video_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="dp_video_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_in_2" SIGIS="undef" SIGNAME="vid_phy_controller_0_tx_video_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="tx_video_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk_out" SIGIS="clk" SIGNAME="tpg_input_clock_mux_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="clk"/>
            <CONNECTION INSTANCE="tpg_input_v_vid_in_axi4s_0" PORT="vid_io_in_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="tpg_input_clk_mux_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_clk_mux_gpio" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tpg_input/frmbuf_wr_rst_gpio" HWVERSION="1.0" INSTANCE="tpg_input_frmbuf_wr_rst_gpio" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="95"/>
        <PARAMETER NAME="DIN_FROM" VALUE="3"/>
        <PARAMETER NAME="DIN_TO" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_frmbuf_wr_rst_gpio_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="94" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_emio_gpio_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="emio_gpio_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_frmbuf_wr_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tpg_input/tpg_rst_gpio" HWVERSION="1.0" INSTANCE="tpg_input_tpg_rst_gpio" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="95"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_tpg_rst_gpio_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="94" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_emio_gpio_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="emio_gpio_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_tpg_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tpg_input/v_frmbuf_wr_0" HWVERSION="2.1" INSTANCE="tpg_input_v_frmbuf_wr_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_frmbuf_wr" VLNV="xilinx.com:ip:v_frmbuf_wr:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_frmbuf_wr;v=v2_1;d=pg278-v-frmbuf.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_CTRL" NAME="Reg" RANGE="65536" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_PROT_VALUE" VALUE="0x0"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_CACHE_VALUE" VALUE="0x3"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_v_frmbuf_wr_0_2"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="NUM_VIDEO_COMPONENTS" VALUE="3"/>
        <PARAMETER NAME="SAMPLES_PER_CLOCK" VALUE="2"/>
        <PARAMETER NAME="MAX_COLS" VALUE="3840"/>
        <PARAMETER NAME="MAX_ROWS" VALUE="2160"/>
        <PARAMETER NAME="MAX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="AXIMM_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="AXIMM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="AXIMM_NUM_OUTSTANDING" VALUE="4"/>
        <PARAMETER NAME="AXIMM_BURST_LENGTH" VALUE="16"/>
        <PARAMETER NAME="HAS_RGBX8" VALUE="0"/>
        <PARAMETER NAME="HAS_YUVX8" VALUE="0"/>
        <PARAMETER NAME="HAS_YUYV8" VALUE="1"/>
        <PARAMETER NAME="HAS_RGBX10" VALUE="0"/>
        <PARAMETER NAME="HAS_YUVX10" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV8" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV8_420" VALUE="0"/>
        <PARAMETER NAME="HAS_RGB8" VALUE="0"/>
        <PARAMETER NAME="HAS_YUV8" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV10" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV10_420" VALUE="0"/>
        <PARAMETER NAME="HAS_Y8" VALUE="1"/>
        <PARAMETER NAME="HAS_Y10" VALUE="0"/>
        <PARAMETER NAME="HAS_BGRX8" VALUE="0"/>
        <PARAMETER NAME="HAS_UYVY8" VALUE="1"/>
        <PARAMETER NAME="HAS_INTERLACED" VALUE="0"/>
        <PARAMETER NAME="HAS_BGR8" VALUE="0"/>
        <PARAMETER NAME="MAX_NR_PLANES" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CTRL_BASEADDR" VALUE="0xB0050000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_HIGHADDR" VALUE="0xB005FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="6" NAME="s_axi_CTRL_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_AWVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_AWREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CTRL_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CTRL_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_WVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_WREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_BVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_BREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_CTRL_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_ARVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_ARREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CTRL_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_RVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_RREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="tpg_input_frmbuf_wr_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_frmbuf_wr_rst_gpio" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="tpg_input_v_frmbuf_wr_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="platform_interrupts" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm_video_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm_video_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_AWVALID" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_AWREADY" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axi_mm_video_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_mm_video_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_WLAST" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_WVALID" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_WREADY" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm_video_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_BVALID" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_BREADY" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm_video_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm_video_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_ARVALID" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_ARREADY" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="m_axi_mm_video_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm_video_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_RLAST" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_RVALID" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_RREADY" SIGIS="undef" SIGNAME="tpg_input_axi_data_fifo_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_axi_data_fifo_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_TVALID" SIGIS="undef" SIGNAME="tpg_input_v_frmbuf_wr_0_s_axis_video_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="m_axis_video_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_video_TREADY" SIGIS="undef" SIGNAME="tpg_input_v_frmbuf_wr_0_s_axis_video_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="m_axis_video_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="s_axis_video_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_v_frmbuf_wr_0_s_axis_video_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="m_axis_video_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axis_video_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_v_frmbuf_wr_0_s_axis_video_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="m_axis_video_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axis_video_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_v_frmbuf_wr_0_s_axis_video_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="m_axis_video_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_TUSER" SIGIS="undef" SIGNAME="tpg_input_v_frmbuf_wr_0_s_axis_video_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="m_axis_video_TUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_TLAST" SIGIS="undef" SIGNAME="tpg_input_v_frmbuf_wr_0_s_axis_video_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="m_axis_video_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_TID" SIGIS="undef" SIGNAME="tpg_input_v_frmbuf_wr_0_s_axis_video_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="m_axis_video_TID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_TDEST" SIGIS="undef" SIGNAME="tpg_input_v_frmbuf_wr_0_s_axis_video_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="m_axis_video_TDEST"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm1_M06_AXI" DATAWIDTH="32" NAME="s_axi_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CTRL_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CTRL_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CTRL_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CTRL_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CTRL_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CTRL_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CTRL_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CTRL_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CTRL_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CTRL_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CTRL_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CTRL_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CTRL_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CTRL_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CTRL_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CTRL_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CTRL_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="tpg_input_v_frmbuf_wr_0_m_axi_mm_video" DATAWIDTH="128" NAME="m_axi_mm_video" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="4"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_mm_video_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_mm_video_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_mm_video_ARCACHE"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_mm_video_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_mm_video_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_mm_video_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_mm_video_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_mm_video_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_mm_video_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_mm_video_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_mm_video_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_mm_video_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_mm_video_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_mm_video_AWCACHE"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_mm_video_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_mm_video_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_mm_video_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_mm_video_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_mm_video_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_mm_video_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_mm_video_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_mm_video_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_mm_video_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_mm_video_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_mm_video_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_mm_video_RDATA"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_mm_video_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_mm_video_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_mm_video_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_mm_video_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_mm_video_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_mm_video_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_mm_video_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_mm_video_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_mm_video_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="tpg_input_v_tpg_1_m_axis_video" NAME="s_axis_video" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_video_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_video_TDEST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_video_TID"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_video_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_video_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_video_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_video_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_video_TUSER"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_video_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP1_DDR_LOW" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mm_video" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP1_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HP1_QSPI" BASENAME="C_BASEADDR" BASEVALUE="0xC0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xDFFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mm_video" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP1_FPD"/>
        <MEMRANGE ADDRESSBLOCK="HP1_LPS_OCM" BASENAME="C_BASEADDR" BASEVALUE="0xFFFC0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="zynq_ultra_ps_e_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mm_video" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_HP1_FPD"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="zynq_ultra_ps_e_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/tpg_input/v_tc_1" HWVERSION="6.1" INSTANCE="tpg_input_v_tc_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_tc" VLNV="xilinx.com:ip:v_tc:6.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v6_1;d=pg016_v_tc.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_AXI4_LITE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INTC_IF" VALUE="0"/>
        <PARAMETER NAME="C_GEN_INTERLACED" VALUE="0"/>
        <PARAMETER NAME="C_GEN_HACTIVE_SIZE" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_VACTIVE_SIZE" VALUE="1080"/>
        <PARAMETER NAME="C_GEN_CPARITY" VALUE="0"/>
        <PARAMETER NAME="C_GEN_FIELDID_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VBLANK_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HBLANK_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VSYNC_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HSYNC_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_AVIDEO_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_ACHROMA_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VIDEO_FORMAT" VALUE="2"/>
        <PARAMETER NAME="C_GEN_HFRAME_SIZE" VALUE="2200"/>
        <PARAMETER NAME="C_GEN_F0_VFRAME_SIZE" VALUE="1125"/>
        <PARAMETER NAME="C_GEN_F1_VFRAME_SIZE" VALUE="1125"/>
        <PARAMETER NAME="C_GEN_HSYNC_START" VALUE="2008"/>
        <PARAMETER NAME="C_GEN_HSYNC_END" VALUE="2052"/>
        <PARAMETER NAME="C_GEN_F0_VBLANK_HSTART" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F0_VBLANK_HEND" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_VSTART" VALUE="1083"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_VEND" VALUE="1088"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_HSTART" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_HEND" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F1_VBLANK_HSTART" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F1_VBLANK_HEND" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_VSTART" VALUE="1083"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_VEND" VALUE="1088"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_HSTART" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_HEND" VALUE="1920"/>
        <PARAMETER NAME="C_FSYNC_HSTART0" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART0" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART1" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART1" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART2" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART2" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART3" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART3" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART4" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART4" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART5" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART5" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART6" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART6" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART7" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART7" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART8" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART8" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART9" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART9" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART10" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART10" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART11" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART11" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART12" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART12" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART13" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART13" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART14" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART14" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART15" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART15" VALUE="0"/>
        <PARAMETER NAME="C_MAX_PIXELS" VALUE="8192"/>
        <PARAMETER NAME="C_MAX_LINES" VALUE="8192"/>
        <PARAMETER NAME="C_NUM_FSYNCS" VALUE="1"/>
        <PARAMETER NAME="C_INTERLACE_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_AUTO_SWITCH" VALUE="0"/>
        <PARAMETER NAME="C_DETECT_EN" VALUE="0"/>
        <PARAMETER NAME="C_SYNC_EN" VALUE="0"/>
        <PARAMETER NAME="C_GENERATE_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_HSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_VSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_HBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_VBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_AVIDEO_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_ACHROMA_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_HSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_AVIDEO_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_ACHROMA_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_FIELDID_EN" VALUE="0"/>
        <PARAMETER NAME="C_DET_FIELDID_EN" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_v_tc_1_0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="HAS_AXI4_LITE" VALUE="true"/>
        <PARAMETER NAME="HAS_INTC_IF" VALUE="false"/>
        <PARAMETER NAME="INTERLACE_EN" VALUE="false"/>
        <PARAMETER NAME="SYNC_EN" VALUE="false"/>
        <PARAMETER NAME="max_clocks_per_line" VALUE="8192"/>
        <PARAMETER NAME="max_lines_per_frame" VALUE="8192"/>
        <PARAMETER NAME="VIDEO_MODE" VALUE="1080p"/>
        <PARAMETER NAME="FSYNC_HSTART0" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART0" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART1" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART1" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART2" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART2" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART3" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART3" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART4" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART4" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART5" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART5" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART6" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART6" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART7" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART7" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART8" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART8" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART9" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART9" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART10" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART10" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART11" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART11" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART12" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART12" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART13" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART13" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART14" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART14" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART15" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART15" VALUE="0"/>
        <PARAMETER NAME="GEN_F0_VSYNC_VSTART" VALUE="1083"/>
        <PARAMETER NAME="GEN_F1_VSYNC_VSTART" VALUE="1083"/>
        <PARAMETER NAME="GEN_HACTIVE_SIZE" VALUE="1920"/>
        <PARAMETER NAME="GEN_HSYNC_END" VALUE="2052"/>
        <PARAMETER NAME="GEN_HFRAME_SIZE" VALUE="2200"/>
        <PARAMETER NAME="GEN_F0_VSYNC_HSTART" VALUE="1920"/>
        <PARAMETER NAME="GEN_F1_VSYNC_HSTART" VALUE="1920"/>
        <PARAMETER NAME="GEN_F0_VSYNC_HEND" VALUE="1920"/>
        <PARAMETER NAME="GEN_F1_VSYNC_HEND" VALUE="1920"/>
        <PARAMETER NAME="GEN_F0_VFRAME_SIZE" VALUE="1125"/>
        <PARAMETER NAME="GEN_F1_VFRAME_SIZE" VALUE="1125"/>
        <PARAMETER NAME="GEN_F0_VSYNC_VEND" VALUE="1088"/>
        <PARAMETER NAME="GEN_F1_VSYNC_VEND" VALUE="1088"/>
        <PARAMETER NAME="GEN_F0_VBLANK_HEND" VALUE="1920"/>
        <PARAMETER NAME="GEN_F1_VBLANK_HEND" VALUE="1920"/>
        <PARAMETER NAME="GEN_HSYNC_START" VALUE="2008"/>
        <PARAMETER NAME="GEN_VACTIVE_SIZE" VALUE="1080"/>
        <PARAMETER NAME="GEN_F0_VBLANK_HSTART" VALUE="1920"/>
        <PARAMETER NAME="GEN_F1_VBLANK_HSTART" VALUE="1920"/>
        <PARAMETER NAME="GEN_ACHROMA_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_HSYNC_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_VSYNC_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_HBLANK_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_AVIDEO_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_VBLANK_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_FIELDID_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_INTERLACED" VALUE="false"/>
        <PARAMETER NAME="GEN_CPARITY" VALUE="0"/>
        <PARAMETER NAME="GEN_VIDEO_FORMAT" VALUE="RGB"/>
        <PARAMETER NAME="horizontal_sync_generation" VALUE="true"/>
        <PARAMETER NAME="enable_detection" VALUE="false"/>
        <PARAMETER NAME="vertical_blank_generation" VALUE="true"/>
        <PARAMETER NAME="GEN_FIELDID_EN" VALUE="false"/>
        <PARAMETER NAME="horizontal_blank_detection" VALUE="true"/>
        <PARAMETER NAME="active_chroma_detection" VALUE="false"/>
        <PARAMETER NAME="horizontal_sync_detection" VALUE="true"/>
        <PARAMETER NAME="enable_generation" VALUE="true"/>
        <PARAMETER NAME="auto_generation_mode" VALUE="false"/>
        <PARAMETER NAME="vertical_sync_generation" VALUE="true"/>
        <PARAMETER NAME="active_chroma_generation" VALUE="false"/>
        <PARAMETER NAME="DET_FIELDID_EN" VALUE="false"/>
        <PARAMETER NAME="vertical_blank_detection" VALUE="true"/>
        <PARAMETER NAME="active_video_generation" VALUE="true"/>
        <PARAMETER NAME="vertical_sync_detection" VALUE="true"/>
        <PARAMETER NAME="horizontal_blank_generation" VALUE="true"/>
        <PARAMETER NAME="active_video_detection" VALUE="true"/>
        <PARAMETER NAME="frame_syncs" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA3C20000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA3C2FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="tpg_input_clock_mux_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_clock_mux_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clken" SIGIS="ce"/>
        <PORT CLKFREQUENCY="49995000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aclken" SIGIS="ce"/>
        <PORT DIR="I" NAME="gen_clken" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsync_out" SIGIS="undef" SIGNAME="tpg_input_v_tc_1_hsync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_vid_in_axi4s_0" PORT="vid_hsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hblank_out" SIGIS="undef" SIGNAME="tpg_input_v_tc_1_hblank_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_vid_in_axi4s_0" PORT="vid_hblank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vsync_out" SIGIS="undef" SIGNAME="tpg_input_v_tc_1_vsync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_vid_in_axi4s_0" PORT="vid_vsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vblank_out" SIGIS="undef" SIGNAME="tpg_input_v_tc_1_vblank_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_vid_in_axi4s_0" PORT="vid_vblank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="active_video_out" SIGIS="undef" SIGNAME="tpg_input_v_tc_1_active_video_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_vid_in_axi4s_0" PORT="vid_active_video"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" SIGIS="rst"/>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst"/>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="fsync_in" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="fsync_out" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm0_M00_AXI" DATAWIDTH="32" NAME="ctrl" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="49995000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="vtiming_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:video_timing:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="active_video_out"/>
            <PORTMAP LOGICAL="HBLANK" PHYSICAL="hblank_out"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="hsync_out"/>
            <PORTMAP LOGICAL="VBLANK" PHYSICAL="vblank_out"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vsync_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/tpg_input/v_tpg_1" HWVERSION="8.0" INSTANCE="tpg_input_v_tpg_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_tpg" VLNV="xilinx.com:ip:v_tpg:8.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tpg;v=v8_0;d=pg103-v-tpg.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_CTRL" NAME="Reg" RANGE="65536" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_v_tpg_1_0"/>
        <PARAMETER NAME="SAMPLES_PER_CLOCK" VALUE="2"/>
        <PARAMETER NAME="MAX_COLS" VALUE="3840"/>
        <PARAMETER NAME="MAX_ROWS" VALUE="2160"/>
        <PARAMETER NAME="MAX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="NUM_VIDEO_COMPONENTS" VALUE="3"/>
        <PARAMETER NAME="HAS_AXI4S_SLAVE" VALUE="1"/>
        <PARAMETER NAME="SOLID_COLOR" VALUE="1"/>
        <PARAMETER NAME="RAMP" VALUE="1"/>
        <PARAMETER NAME="COLOR_BAR" VALUE="1"/>
        <PARAMETER NAME="DISPLAY_PORT" VALUE="1"/>
        <PARAMETER NAME="COLOR_SWEEP" VALUE="1"/>
        <PARAMETER NAME="ZONE_PLATE" VALUE="1"/>
        <PARAMETER NAME="FOREGROUND" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CTRL_BASEADDR" VALUE="0xB0030000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_HIGHADDR" VALUE="0xB003FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="s_axi_CTRL_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_AWVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_AWREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CTRL_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CTRL_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_WVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_WREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_BVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_BREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_CTRL_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_ARVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_ARREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CTRL_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_RVALID" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_RREADY" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="tpg_input_tpg_rst_gpio_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_tpg_rst_gpio" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="fid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="fid_in" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="m_axis_video_TVALID" SIGIS="undef" SIGNAME="tpg_input_v_frmbuf_wr_0_s_axis_video_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axis_video_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_video_TREADY" SIGIS="undef" SIGNAME="tpg_input_v_frmbuf_wr_0_s_axis_video_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axis_video_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="m_axis_video_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_v_frmbuf_wr_0_s_axis_video_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axis_video_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axis_video_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_v_frmbuf_wr_0_s_axis_video_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axis_video_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axis_video_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_v_frmbuf_wr_0_s_axis_video_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axis_video_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_v_frmbuf_wr_0_s_axis_video_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axis_video_TUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_v_frmbuf_wr_0_s_axis_video_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axis_video_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TID" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_v_frmbuf_wr_0_s_axis_video_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axis_video_TID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_v_frmbuf_wr_0_s_axis_video_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_frmbuf_wr_0" PORT="s_axis_video_TDEST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_TVALID" SIGIS="undef" SIGNAME="tpg_input_v_tpg_1_s_axis_video_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_vid_in_axi4s_0" PORT="m_axis_video_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_video_TREADY" SIGIS="undef" SIGNAME="tpg_input_v_tpg_1_s_axis_video_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_vid_in_axi4s_0" PORT="m_axis_video_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="s_axis_video_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_v_tpg_1_s_axis_video_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_vid_in_axi4s_0" PORT="m_axis_video_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axis_video_TKEEP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="s_axis_video_TSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_v_tpg_1_s_axis_video_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_vid_in_axi4s_0" PORT="m_axis_video_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_v_tpg_1_s_axis_video_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_vid_in_axi4s_0" PORT="m_axis_video_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_video_TDEST" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm1_M00_AXI" DATAWIDTH="32" NAME="s_axi_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CTRL_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CTRL_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CTRL_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CTRL_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CTRL_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CTRL_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CTRL_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CTRL_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CTRL_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CTRL_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CTRL_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CTRL_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CTRL_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CTRL_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CTRL_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CTRL_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CTRL_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="tpg_input_v_tpg_1_m_axis_video" NAME="m_axis_video" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_video_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_video_TDEST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_video_TID"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_video_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_video_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_video_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_video_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_video_TUSER"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_video_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="tpg_input_v_vid_in_axi4s_0_video_out" NAME="s_axis_video" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:G_B_R_444:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_G {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value G} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_B {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value B} enabled {attribs {resolve_type generated dependency video_comp1_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp1_offset format long minimum {} maximum {}} value 8} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_R {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value R} enabled {attribs {resolve_type generated dependency video_comp2_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp2_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 24}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_video_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_video_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_video_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_video_TKEEP"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_video_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_video_TUSER"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_video_TLAST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_video_TID"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_video_TDEST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/tpg_input/v_vid_in_axi4s_0" HWVERSION="4.0" INSTANCE="tpg_input_v_vid_in_axi4s_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_vid_in_axi4s" VLNV="xilinx.com:ip:v_vid_in_axi4s:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_vid_in_axi4s;v=v4_0;d=pg043_v_vid_in_axi4s.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_PIXELS_PER_CLOCK" VALUE="2"/>
        <PARAMETER NAME="C_COMPONENTS_PER_PIXEL" VALUE="3"/>
        <PARAMETER NAME="C_M_AXIS_COMPONENT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_NATIVE_COMPONENT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_NATIVE_DATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_HAS_ASYNC_CLK" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_INCLUDE_PIXEL_DROP" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_PIXEL_REMAP_420" VALUE="0"/>
        <PARAMETER NAME="C_ADDR_WIDTH_PIXEL_REMAP_420" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_v_vid_in_axi4s_0_0"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_FORMAT" VALUE="2"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="vid_io_in_clk" SIGIS="clk" SIGNAME="tpg_input_clock_mux_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_clock_mux_0" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_io_in_ce" SIGIS="ce"/>
        <PORT DIR="I" NAME="vid_io_in_reset" SIGIS="rst"/>
        <PORT DIR="I" NAME="vid_active_video" SIGIS="undef" SIGNAME="tpg_input_v_tc_1_active_video_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="active_video_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_vblank" SIGIS="undef" SIGNAME="tpg_input_v_tc_1_vblank_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="vblank_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_hblank" SIGIS="undef" SIGNAME="tpg_input_v_tc_1_hblank_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="hblank_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_vsync" SIGIS="undef" SIGNAME="tpg_input_v_tc_1_vsync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="vsync_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_hsync" SIGIS="undef" SIGNAME="tpg_input_v_tc_1_hsync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tc_1" PORT="hsync_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_field_id" SIGIS="undef"/>
        <PORT DIR="I" LEFT="47" NAME="vid_data" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_zero_48bit_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_zero_48bit" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aclken" SIGIS="ce"/>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst"/>
        <PORT DIR="O" LEFT="47" NAME="m_axis_video_tdata" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_v_tpg_1_s_axis_video_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="s_axis_video_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tvalid" SIGIS="undef" SIGNAME="tpg_input_v_tpg_1_s_axis_video_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="s_axis_video_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_video_tready" SIGIS="undef" SIGNAME="tpg_input_v_tpg_1_s_axis_video_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="s_axis_video_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tuser" SIGIS="undef" SIGNAME="tpg_input_v_tpg_1_s_axis_video_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="s_axis_video_TUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tlast" SIGIS="undef" SIGNAME="tpg_input_v_tpg_1_s_axis_video_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_tpg_1" PORT="s_axis_video_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fid" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_active_video" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_vblank" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_hblank" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_vsync" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_hsync" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_field_id" SIGIS="undef"/>
        <PORT DIR="O" NAME="overflow" SIGIS="undef"/>
        <PORT DIR="O" NAME="underflow" SIGIS="undef"/>
        <PORT DIR="I" NAME="axis_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="tpg_input_v_vid_in_axi4s_0_video_out" NAME="video_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:G_B_R_444:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_G {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value G} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_B {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value B} enabled {attribs {resolve_type generated dependency video_comp1_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp1_offset format long minimum {} maximum {}} value 8} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_R {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value R} enabled {attribs {resolve_type generated dependency video_comp2_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp2_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 24}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_video_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_video_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_video_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_video_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_video_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="vtiming_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:video_timing:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vtd_active_video"/>
            <PORTMAP LOGICAL="FIELD" PHYSICAL="vtd_field_id"/>
            <PORTMAP LOGICAL="HBLANK" PHYSICAL="vtd_hblank"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="vtd_hsync"/>
            <PORTMAP LOGICAL="VBLANK" PHYSICAL="vtd_vblank"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vtd_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="vid_io_in" TYPE="TARGET" VLNV="xilinx.com:interface:vid_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vid_active_video"/>
            <PORTMAP LOGICAL="DATA" PHYSICAL="vid_data"/>
            <PORTMAP LOGICAL="FIELD" PHYSICAL="vid_field_id"/>
            <PORTMAP LOGICAL="HBLANK" PHYSICAL="vid_hblank"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="vid_hsync"/>
            <PORTMAP LOGICAL="VBLANK" PHYSICAL="vid_vblank"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vid_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/tpg_input/zero_48bit" HWVERSION="1.1" INSTANCE="tpg_input_zero_48bit" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="48"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x000000000000"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_zero_48bit_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="47" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="tpg_input_zero_48bit_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_v_vid_in_axi4s_0" PORT="vid_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/vid_phy_controller_0" HWVERSION="2.2" INSTANCE="vid_phy_controller_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="vid_phy_controller" VLNV="xilinx.com:ip:vid_phy_controller:2.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=vid_phy_controller;v=v2_2;d=pg230-vid-phy-controller.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="zcu102_base_trd_vid_phy_controller_0_0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_DEVICE" VALUE="xczu9eg"/>
        <PARAMETER NAME="C_SILICON_REVISION" VALUE="0"/>
        <PARAMETER NAME="C_SPEEDGRADE" VALUE="-2"/>
        <PARAMETER NAME="C_SupportLevel" VALUE="1"/>
        <PARAMETER NAME="C_TransceiverControl" VALUE="false"/>
        <PARAMETER NAME="c_sub_core_name" VALUE="zcu102_base_trd_vid_phy_controller_0_0_gtwrapper"/>
        <PARAMETER NAME="C_Tx_Protocol" VALUE="1"/>
        <PARAMETER NAME="C_Rx_Protocol" VALUE="1"/>
        <PARAMETER NAME="C_Tx_No_Of_Channels" VALUE="3"/>
        <PARAMETER NAME="C_Rx_No_Of_Channels" VALUE="3"/>
        <PARAMETER NAME="C_TX_PLL_SELECTION" VALUE="6"/>
        <PARAMETER NAME="C_TX_REFCLK_SEL" VALUE="0"/>
        <PARAMETER NAME="C_RX_PLL_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_RX_REFCLK_SEL" VALUE="1"/>
        <PARAMETER NAME="C_NIDRU_REFCLK_SEL" VALUE="4"/>
        <PARAMETER NAME="C_vid_phy_tx_axi4s_ch_TDATA_WIDTH" VALUE="20"/>
        <PARAMETER NAME="C_vid_phy_tx_axi4s_ch_INT_TDATA_WIDTH" VALUE="20"/>
        <PARAMETER NAME="C_vid_phy_tx_axi4s_ch_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_vid_phy_rx_axi4s_ch_TDATA_WIDTH" VALUE="20"/>
        <PARAMETER NAME="C_vid_phy_rx_axi4s_ch_INT_TDATA_WIDTH" VALUE="20"/>
        <PARAMETER NAME="C_vid_phy_rx_axi4s_ch_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_vid_phy_control_sb_tx_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_vid_phy_status_sb_tx_TDATA_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_vid_phy_control_sb_rx_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_vid_phy_status_sb_rx_TDATA_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_vid_phy_axi4lite_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_vid_phy_axi4lite_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_NIDRU" VALUE="1"/>
        <PARAMETER NAME="Tx_Buffer_Bypass" VALUE="1"/>
        <PARAMETER NAME="C_Txrefclk_Rdy_Invert" VALUE="1"/>
        <PARAMETER NAME="C_INPUT_PIXELS_PER_CLOCK" VALUE="2"/>
        <PARAMETER NAME="C_Hdmi_Fast_Switch" VALUE="1"/>
        <PARAMETER NAME="C_Err_Irq_En" VALUE="0"/>
        <PARAMETER NAME="C_Use_GT_CH4_HDMI" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_vid_phy_controller_0_0"/>
        <PARAMETER NAME="CHANNEL_ENABLE" VALUE="X0Y4 X0Y5 X0Y6"/>
        <PARAMETER NAME="DRPCLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="Transceiver" VALUE="GTHE4"/>
        <PARAMETER NAME="Transceiver_Width" VALUE="2"/>
        <PARAMETER NAME="CHANNEL_SITE" VALUE="X0Y4"/>
        <PARAMETER NAME="Tx_GT_Line_Rate" VALUE="5.94"/>
        <PARAMETER NAME="Tx_Max_GT_Line_Rate" VALUE="5.94"/>
        <PARAMETER NAME="Tx_GT_Ref_Clock_Freq" VALUE="297"/>
        <PARAMETER NAME="Rx_GT_Line_Rate" VALUE="5.94"/>
        <PARAMETER NAME="Rx_Max_GT_Line_Rate" VALUE="5.94"/>
        <PARAMETER NAME="Rx_GT_Ref_Clock_Freq" VALUE="297"/>
        <PARAMETER NAME="C_Tx_GT_Debug_Ports" VALUE="false"/>
        <PARAMETER NAME="C_Rx_GT_Debug_Ports" VALUE="false"/>
        <PARAMETER NAME="C_Tx_SB_Ports" VALUE="true"/>
        <PARAMETER NAME="C_Rx_SB_Ports" VALUE="true"/>
        <PARAMETER NAME="Adv_Clk_Mode" VALUE="false"/>
        <PARAMETER NAME="C_AXI4Lite_Enable" VALUE="true"/>
        <PARAMETER NAME="check_valid_protocol" VALUE="0"/>
        <PARAMETER NAME="check_pll_selection" VALUE="0"/>
        <PARAMETER NAME="C_Tx_Outclk_Buffer" VALUE="none"/>
        <PARAMETER NAME="C_Tx_Tmds_Clk_Buffer" VALUE="bufg"/>
        <PARAMETER NAME="C_Tx_Video_Clk_Buffer" VALUE="bufg"/>
        <PARAMETER NAME="C_Tx_Refclk_Fabric_Buffer" VALUE="none"/>
        <PARAMETER NAME="C_Rx_Outclk_Buffer" VALUE="none"/>
        <PARAMETER NAME="C_Rx_Tmds_Clk_Buffer" VALUE="bufg"/>
        <PARAMETER NAME="C_Rx_Video_Clk_Buffer" VALUE="bufg"/>
        <PARAMETER NAME="C_Dru_Refclk_Fabric_Buffer" VALUE="none"/>
        <PARAMETER NAME="C_Use_Oddr_for_Tmds_Clkout" VALUE="true"/>
        <PARAMETER NAME="C_TXPI_Port_EN" VALUE="false"/>
        <PARAMETER NAME="C_VIPER_REG" VALUE="false"/>
        <PARAMETER NAME="C_INT_HDMI_VER_CMPTBLE" VALUE="3"/>
        <PARAMETER NAME="C_Tx_Raw_Mode_EN" VALUE="false"/>
        <PARAMETER NAME="C_Rx_Raw_Mode_EN" VALUE="false"/>
        <PARAMETER NAME="C_DRU_Gain_G1" VALUE="9"/>
        <PARAMETER NAME="C_DRU_Gain_G1_P" VALUE="16"/>
        <PARAMETER NAME="C_DRU_Gain_G2" VALUE="4"/>
        <PARAMETER NAME="C_FOR_UPGRADE_ARCHITECTURE" VALUE="placeholder"/>
        <PARAMETER NAME="C_FOR_UPGRADE_DEVICE" VALUE="placeholder"/>
        <PARAMETER NAME="C_FOR_UPGRADE_PART" VALUE="placeholder"/>
        <PARAMETER NAME="C_FOR_UPGRADE_PACKAGE" VALUE="placeholder"/>
        <PARAMETER NAME="C_FOR_UPGRADE_SPEEDGRADE" VALUE="0"/>
        <PARAMETER NAME="C_FOR_UPGRADE_MAXOPTVOL" VALUE="0.00"/>
        <PARAMETER NAME="C_FOR_UPGRADE_REFVOL" VALUE="0.00"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA0000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="tx_refclk_rdy" SIGIS="undef" SIGNAME="External_Ports_si5324_lol_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="si5324_lol_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="297000000" DIR="O" NAME="tx_tmds_clk" SIGIS="clk"/>
        <PORT CLKFREQUENCY="297000000" DIR="O" NAME="tx_video_clk" SIGIS="clk" SIGNAME="vid_phy_controller_0_tx_video_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="video_clk"/>
            <CONNECTION INSTANCE="tpg_input_clock_mux_0" PORT="clk_in_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="tx_tmds_clk_p" SIGIS="clk" SIGNAME="vid_phy_controller_0_tx_tmds_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmi_tx_clk_p_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="tx_tmds_clk_n" SIGIS="clk" SIGNAME="vid_phy_controller_0_tx_tmds_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmi_tx_clk_n_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="297000000" DIR="O" NAME="rx_tmds_clk" SIGIS="clk"/>
        <PORT CLKFREQUENCY="297000000" DIR="O" NAME="rx_video_clk" SIGIS="clk" SIGNAME="vid_phy_controller_0_rx_video_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="video_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="rx_tmds_clk_p" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="rx_tmds_clk_n" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="mgtrefclk0_pad_p_in" SIGIS="clk" SIGNAME="External_Ports_si5324_clk_p_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="si5324_clk_p_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="mgtrefclk0_pad_n_in" SIGIS="clk" SIGNAME="External_Ports_si5324_clk_n_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="si5324_clk_n_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="mgtrefclk1_pad_p_in" SIGIS="clk" SIGNAME="External_Ports_hdmi_rx_clk_p_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmi_rx_clk_p_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="mgtrefclk1_pad_n_in" SIGIS="clk" SIGNAME="External_Ports_hdmi_rx_clk_n_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmi_rx_clk_n_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="gtsouthrefclk0_in" SIGIS="clk" SIGNAME="dru_clk_dru_ibufds_gt_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dru_clk_dru_ibufds_gt" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="gtsouthrefclk0_odiv2_in" SIGIS="clk" SIGNAME="dru_clk_dru_ibufds_gt_odiv2_BUFG_GT_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dru_clk_dru_ibufds_gt_odiv2" PORT="BUFG_GT_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="phy_rxn_in" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_hdmi_rx_dat_n_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmi_rx_dat_n_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="phy_rxp_in" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_hdmi_rx_dat_p_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmi_rx_dat_p_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="phy_txn_out" RIGHT="0" SIGIS="undef" SIGNAME="vid_phy_controller_0_phy_txn_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmi_tx_dat_n_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="phy_txp_out" RIGHT="0" SIGIS="undef" SIGNAME="vid_phy_controller_0_phy_txp_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmi_tx_dat_p_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="148500000" DIR="O" NAME="rxoutclk" SIGIS="clk" SIGNAME="vid_phy_controller_0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_hdmi_hb_rx" PORT="link_clk"/>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="link_clk"/>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_rx_axi4s_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="148500000" DIR="O" NAME="txoutclk" SIGIS="clk" SIGNAME="vid_phy_controller_0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_hdmi_hb_tx" PORT="link_clk"/>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="link_clk"/>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="vid_phy_tx_axi4s_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="148500000" DIR="I" NAME="vid_phy_tx_axi4s_aclk" SIGIS="clk" SIGNAME="vid_phy_controller_0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="txoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_phy_tx_axi4s_aresetn" SIGIS="rst"/>
        <PORT DIR="I" LEFT="19" NAME="vid_phy_tx_axi4s_ch0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_LINK_DATA0_OUT_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="LINK_DATA0_OUT_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="vid_phy_tx_axi4s_ch0_tuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_phy_tx_axi4s_ch0_tvalid" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_LINK_DATA0_OUT_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="LINK_DATA0_OUT_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_phy_tx_axi4s_ch0_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="19" NAME="vid_phy_tx_axi4s_ch1_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_LINK_DATA1_OUT_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="LINK_DATA1_OUT_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="vid_phy_tx_axi4s_ch1_tuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_phy_tx_axi4s_ch1_tvalid" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_LINK_DATA1_OUT_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="LINK_DATA1_OUT_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_phy_tx_axi4s_ch1_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="19" NAME="vid_phy_tx_axi4s_ch2_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_LINK_DATA2_OUT_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="LINK_DATA2_OUT_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="vid_phy_tx_axi4s_ch2_tuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_phy_tx_axi4s_ch2_tvalid" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_LINK_DATA2_OUT_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="LINK_DATA2_OUT_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_phy_tx_axi4s_ch2_tready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="19" NAME="vid_phy_rx_axi4s_ch0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_LINK_DATA0_IN_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="LINK_DATA0_IN_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="vid_phy_rx_axi4s_ch0_tuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="vid_phy_rx_axi4s_ch0_tvalid" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_LINK_DATA0_IN_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="LINK_DATA0_IN_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_phy_rx_axi4s_ch0_tready" SIGIS="undef"/>
        <PORT CLKFREQUENCY="148500000" DIR="I" NAME="vid_phy_rx_axi4s_aclk" SIGIS="clk" SIGNAME="vid_phy_controller_0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vid_phy_controller_0" PORT="rxoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_phy_rx_axi4s_aresetn" SIGIS="rst"/>
        <PORT DIR="O" LEFT="19" NAME="vid_phy_rx_axi4s_ch1_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_LINK_DATA1_IN_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="LINK_DATA1_IN_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="vid_phy_rx_axi4s_ch1_tuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="vid_phy_rx_axi4s_ch1_tvalid" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_LINK_DATA1_IN_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="LINK_DATA1_IN_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_phy_rx_axi4s_ch1_tready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="19" NAME="vid_phy_rx_axi4s_ch2_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_LINK_DATA2_IN_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="LINK_DATA2_IN_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="vid_phy_rx_axi4s_ch2_tuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="vid_phy_rx_axi4s_ch2_tvalid" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_LINK_DATA2_IN_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="LINK_DATA2_IN_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_phy_rx_axi4s_ch2_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="vid_phy_controller_0_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="platform_interrupts" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="49995000" DIR="I" NAME="vid_phy_sb_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_phy_sb_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="vid_phy_status_sb_tx_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_SB_STATUS_IN_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="SB_STATUS_IN_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_phy_status_sb_tx_tvalid" SIGIS="undef" SIGNAME="hdmi_output_v_hdmi_tx_ss_0_SB_STATUS_IN_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_v_hdmi_tx_ss_0" PORT="SB_STATUS_IN_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_phy_status_sb_tx_tready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="vid_phy_status_sb_rx_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_SB_STATUS_IN_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="SB_STATUS_IN_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_phy_status_sb_rx_tvalid" SIGIS="undef" SIGNAME="hdmi_input_v_hdmi_rx_ss_0_SB_STATUS_IN_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_v_hdmi_rx_ss_0" PORT="SB_STATUS_IN_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_phy_status_sb_rx_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="9" NAME="vid_phy_axi4lite_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="vid_phy_axi4lite_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_phy_axi4lite_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_phy_axi4lite_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="vid_phy_axi4lite_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="vid_phy_axi4lite_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_phy_axi4lite_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_phy_axi4lite_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="vid_phy_axi4lite_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_phy_axi4lite_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_phy_axi4lite_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="vid_phy_axi4lite_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="vid_phy_axi4lite_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M06_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_phy_axi4lite_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_phy_axi4lite_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="vid_phy_axi4lite_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="vid_phy_axi4lite_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_phy_axi4lite_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_phy_axi4lite_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="49995000" DIR="I" NAME="vid_phy_axi4lite_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_phy_axi4lite_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="49995000" DIR="I" NAME="drpclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_hpm0_M06_AXI" DATAWIDTH="32" NAME="vid_phy_axi4lite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="49995000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="10"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="vid_phy_axi4lite_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="vid_phy_axi4lite_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="vid_phy_axi4lite_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="vid_phy_axi4lite_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="vid_phy_axi4lite_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="vid_phy_axi4lite_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="vid_phy_axi4lite_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="vid_phy_axi4lite_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="vid_phy_axi4lite_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="vid_phy_axi4lite_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="vid_phy_axi4lite_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="vid_phy_axi4lite_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="vid_phy_axi4lite_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="vid_phy_axi4lite_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="vid_phy_axi4lite_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="vid_phy_axi4lite_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="vid_phy_axi4lite_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="vid_phy_axi4lite_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="vid_phy_axi4lite_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_output_v_hdmi_tx_ss_0_LINK_DATA0_OUT" NAME="vid_phy_tx_axi4s_ch0" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="148500000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_vid_phy_controller_0_0_txoutclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="vid_phy_tx_axi4s_ch0_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="vid_phy_tx_axi4s_ch0_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="vid_phy_tx_axi4s_ch0_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="vid_phy_tx_axi4s_ch0_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_output_v_hdmi_tx_ss_0_LINK_DATA1_OUT" NAME="vid_phy_tx_axi4s_ch1" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="148500000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_vid_phy_controller_0_0_txoutclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="vid_phy_tx_axi4s_ch1_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="vid_phy_tx_axi4s_ch1_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="vid_phy_tx_axi4s_ch1_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="vid_phy_tx_axi4s_ch1_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_output_v_hdmi_tx_ss_0_LINK_DATA2_OUT" NAME="vid_phy_tx_axi4s_ch2" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="148500000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_vid_phy_controller_0_0_txoutclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="vid_phy_tx_axi4s_ch2_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="vid_phy_tx_axi4s_ch2_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="vid_phy_tx_axi4s_ch2_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="vid_phy_tx_axi4s_ch2_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="vid_phy_controller_0_vid_phy_rx_axi4s_ch0" NAME="vid_phy_rx_axi4s_ch0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="148500000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_vid_phy_controller_0_0_rxoutclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="vid_phy_rx_axi4s_ch0_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="vid_phy_rx_axi4s_ch0_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="vid_phy_rx_axi4s_ch0_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="vid_phy_rx_axi4s_ch0_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="vid_phy_controller_0_vid_phy_rx_axi4s_ch1" NAME="vid_phy_rx_axi4s_ch1" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="148500000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_vid_phy_controller_0_0_rxoutclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="vid_phy_rx_axi4s_ch1_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="vid_phy_rx_axi4s_ch1_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="vid_phy_rx_axi4s_ch1_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="vid_phy_rx_axi4s_ch1_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="vid_phy_controller_0_vid_phy_rx_axi4s_ch2" NAME="vid_phy_rx_axi4s_ch2" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="148500000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_vid_phy_controller_0_0_rxoutclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="vid_phy_rx_axi4s_ch2_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="vid_phy_rx_axi4s_ch2_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="vid_phy_rx_axi4s_ch2_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="vid_phy_rx_axi4s_ch2_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="vid_phy_controller_0_vid_phy_status_sb_tx" NAME="vid_phy_status_sb_tx" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="0"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="49995000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="vid_phy_status_sb_tx_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="vid_phy_status_sb_tx_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="vid_phy_status_sb_tx_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="vid_phy_controller_0_vid_phy_status_sb_rx" NAME="vid_phy_status_sb_rx" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="0"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="49995000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="vid_phy_status_sb_rx_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="vid_phy_status_sb_rx_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="vid_phy_status_sb_rx_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_xlconstant_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="global_clk_ovr_on"/>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="test_mode"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlconstant_1" HWVERSION="1.1" INSTANCE="xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_xlconstant_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="tmc2slcg_disable_clock_gating"/>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="direct_reset_"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlconstant_2" HWVERSION="1.1" INSTANCE="xlconstant_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x00000000"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_xlconstant_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_pwrbus_ram_c_pd"/>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_pwrbus_ram_ma_pd"/>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_pwrbus_ram_mb_pd"/>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_pwrbus_ram_p_pd"/>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_pwrbus_ram_o_pd"/>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_pwrbus_ram_a_pd"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE CONFIGURABLE="TRUE" COREREVISION="2" FULLNAME="/zynq_ultra_ps_e_0" HWVERSION="3.2" INSTANCE="zynq_ultra_ps_e_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODTYPE="zynq_ultra_ps_e" VLNV="xilinx.com:ip:zynq_ultra_ps_e:3.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=zynq_ultra_ps_e;v=v3_2;d=pg201-zynq-ultrascale-plus-processing-system.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP3" NAME="HP1_DDR_LOW" RANGE="0x80000000" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP3" NAME="HP1_LPS_OCM" RANGE="0x1000000" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP3" NAME="HP1_QSPI" RANGE="0x20000000" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP2" NAME="HP0_DDR_LOW" RANGE="0x80000000" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP2" NAME="HP0_LPS_OCM" RANGE="0x1000000" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP2" NAME="HP0_QSPI" RANGE="0x20000000" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP3" NAME="HP1_DDR_LOW" RANGE="0x80000000" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP3" NAME="HP1_LPS_OCM" RANGE="0x1000000" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP3" NAME="HP1_QSPI" RANGE="0x20000000" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP0" NAME="HPC0_DDR_HIGH" RANGE="0x800000000" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP0" NAME="HPC0_DDR_LOW" RANGE="0x80000000" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP0" NAME="HPC0_LPS_OCM" RANGE="0x1000000" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP0" NAME="HPC0_QSPI" RANGE="0x20000000" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP3" NAME="HP1_DDR_LOW" RANGE="0x80000000" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP3" NAME="HP1_LPS_OCM" RANGE="0x1000000" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="SAXIGP3" NAME="HP1_QSPI" RANGE="0x20000000" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_DP_USE_AUDIO" VALUE="0"/>
        <PARAMETER NAME="C_DP_USE_VIDEO" VALUE="1"/>
        <PARAMETER NAME="C_MAXIGP0_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_MAXIGP1_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_MAXIGP2_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SAXIGP0_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_SAXIGP1_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_SAXIGP2_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_SAXIGP3_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_SAXIGP4_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_SAXIGP5_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_SAXIGP6_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP0" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP2" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP3" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP4" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP5" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP6" VALUE="0"/>
        <PARAMETER NAME="C_EN_FIFO_ENET0" VALUE="0"/>
        <PARAMETER NAME="C_EN_FIFO_ENET1" VALUE="0"/>
        <PARAMETER NAME="C_EN_FIFO_ENET2" VALUE="0"/>
        <PARAMETER NAME="C_EN_FIFO_ENET3" VALUE="0"/>
        <PARAMETER NAME="C_PL_CLK0_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="C_PL_CLK1_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_PL_CLK2_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_PL_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_USE_DEBUG_TEST" VALUE="0"/>
        <PARAMETER NAME="C_SD0_INTERNAL_BUS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_SD1_INTERNAL_BUS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_NUM_F2P_0_INTR_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_F2P_1_INTR_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_EMIO_GPIO_WIDTH" VALUE="95"/>
        <PARAMETER NAME="C_NUM_FABRIC_RESETS" VALUE="1"/>
        <PARAMETER NAME="PSU_VALUE_SILVERSION" VALUE="3"/>
        <PARAMETER NAME="PSU__USE__DDR_INTF_REQUESTED" VALUE="0"/>
        <PARAMETER NAME="PSU__EN_AXI_STATUS_PORTS" VALUE="0"/>
        <PARAMETER NAME="PSU__PSS_REF_CLK__FREQMHZ" VALUE="33.330"/>
        <PARAMETER NAME="PSU__PSS_ALT_REF_CLK__FREQMHZ" VALUE="33.333"/>
        <PARAMETER NAME="PSU__VIDEO_REF_CLK__FREQMHZ" VALUE="33.333"/>
        <PARAMETER NAME="PSU__AUX_REF_CLK__FREQMHZ" VALUE="33.333"/>
        <PARAMETER NAME="PSU__GT_REF_CLK__FREQMHZ" VALUE="33.333"/>
        <PARAMETER NAME="PSU__VIDEO_REF_CLK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__VIDEO_REF_CLK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PSS_ALT_REF_CLK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PSS_ALT_REF_CLK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CAN0__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CAN0__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CAN0__GRP_CLK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CAN0__GRP_CLK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CAN1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__CAN1__PERIPHERAL__IO" VALUE="MIO 24 .. 25"/>
        <PARAMETER NAME="PSU__CAN1__GRP_CLK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CAN1__GRP_CLK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CAN0_LOOP_CAN1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__DPAUX__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__DPAUX__PERIPHERAL__IO" VALUE="MIO 27 .. 30"/>
        <PARAMETER NAME="PSU__ENET0__GRP_MDIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ACT_DDR_FREQ_MHZ" VALUE="1066.560059"/>
        <PARAMETER NAME="PSU__ENET0__GRP_MDIO__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM__TSU__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM__TSU__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__ENET0__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET0__FIFO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET0__PTP__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET0__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__ENET1__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET1__FIFO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET1__PTP__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET1__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__ENET1__GRP_MDIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__FPGA_PL0_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__FPGA_PL1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__FPGA_PL2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__FPGA_PL3_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET1__GRP_MDIO__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__ENET2__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET2__FIFO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET2__PTP__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET2__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__ENET2__GRP_MDIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET2__GRP_MDIO__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__ENET3__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__ENET3__FIFO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET3__PTP__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET3__PERIPHERAL__IO" VALUE="MIO 64 .. 75"/>
        <PARAMETER NAME="PSU__ENET3__GRP_MDIO__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__ENET3__GRP_MDIO__IO" VALUE="MIO 76 .. 77"/>
        <PARAMETER NAME="PSU__GPIO_EMIO__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__GPIO_EMIO__PERIPHERAL__IO" VALUE="95"/>
        <PARAMETER NAME="PSU__GPIO0_MIO__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__GPIO0_MIO__IO" VALUE="MIO 0 .. 25"/>
        <PARAMETER NAME="PSU__GPIO1_MIO__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__GPIO1_MIO__IO" VALUE="MIO 26 .. 51"/>
        <PARAMETER NAME="PSU__GPIO2_MIO__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__GPIO2_MIO__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__I2C0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__I2C0__PERIPHERAL__IO" VALUE="MIO 14 .. 15"/>
        <PARAMETER NAME="PSU__I2C0__GRP_INT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__I2C0__GRP_INT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__I2C1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__I2C1__PERIPHERAL__IO" VALUE="MIO 16 .. 17"/>
        <PARAMETER NAME="PSU__I2C1__GRP_INT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__I2C1__GRP_INT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__I2C0_LOOP_I2C1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TESTSCAN__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__PERIPHERAL__ENDPOINT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__PERIPHERAL__ROOTPORT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__LANE0__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__LANE0__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__LANE1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__LANE1__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__LANE2__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__LANE2__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__LANE3__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__LANE3__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__RESET__POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PSU__GT__LINK_SPEED" VALUE="HBR"/>
        <PARAMETER NAME="PSU__GT__VLT_SWNG_LVL_4" VALUE="0"/>
        <PARAMETER NAME="PSU__GT__PRE_EMPH_LVL_4" VALUE="0"/>
        <PARAMETER NAME="PSU__USB0__REF_CLK_SEL" VALUE="Ref Clk2"/>
        <PARAMETER NAME="PSU__USB0__REF_CLK_FREQ" VALUE="26"/>
        <PARAMETER NAME="PSU__USB1__REF_CLK_SEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__USB1__REF_CLK_FREQ" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM0__REF_CLK_SEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM0__REF_CLK_FREQ" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM1__REF_CLK_SEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM1__REF_CLK_FREQ" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM2__REF_CLK_SEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM2__REF_CLK_FREQ" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM3__REF_CLK_SEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM3__REF_CLK_FREQ" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DP__REF_CLK_SEL" VALUE="Ref Clk3"/>
        <PARAMETER NAME="PSU__DP__REF_CLK_FREQ" VALUE="27"/>
        <PARAMETER NAME="PSU__SATA__REF_CLK_SEL" VALUE="Ref Clk1"/>
        <PARAMETER NAME="PSU__SATA__REF_CLK_FREQ" VALUE="125"/>
        <PARAMETER NAME="PSU__PCIE__REF_CLK_SEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__REF_CLK_FREQ" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DP__LANE_SEL" VALUE="Dual Lower"/>
        <PARAMETER NAME="PSU__PCIE__DEVICE_PORT_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__MAXIMUM_LINK_WIDTH" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__LINK_SPEED" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__INTERFACE_WIDTH" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_VAL"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_VAL"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_VAL"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_VAL"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_VAL"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_VAL"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__EROM_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__EROM_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__EROM_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__EROM_VAL"/>
        <PARAMETER NAME="PSU__PCIE__CAP_SLOT_IMPLEMENTED" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__MAX_PAYLOAD_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__LEGACY_INTERRUPT" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__VENDOR_ID"/>
        <PARAMETER NAME="PSU__PCIE__DEVICE_ID" VALUE="0xD021"/>
        <PARAMETER NAME="PSU__PCIE__REVISION_ID"/>
        <PARAMETER NAME="PSU__PCIE__SUBSYSTEM_VENDOR_ID"/>
        <PARAMETER NAME="PSU__PCIE__SUBSYSTEM_ID"/>
        <PARAMETER NAME="PSU__PCIE__BASE_CLASS_MENU" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__USE_CLASS_CODE_LOOKUP_ASSISTANT" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__SUB_CLASS_INTERFACE_MENU" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__CLASS_CODE_BASE" VALUE="0x06"/>
        <PARAMETER NAME="PSU__PCIE__CLASS_CODE_SUB" VALUE="0x4"/>
        <PARAMETER NAME="PSU__PCIE__CLASS_CODE_INTERFACE"/>
        <PARAMETER NAME="PSU__PCIE__CLASS_CODE_VALUE"/>
        <PARAMETER NAME="PSU__PCIE__AER_CAPABILITY" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__CORRECTABLE_INT_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__HEADER_LOG_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__RECEIVER_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__SURPRISE_DOWN" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__FLOW_CONTROL_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__COMPLTION_TIMEOUT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__COMPLETER_ABORT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__RECEIVER_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ECRC_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ACS_VIOLAION" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__UNCORRECTABL_INT_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MC_BLOCKED_TLP" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ATOMICOP_EGRESS_BLOCKED" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__TLP_PREFIX_BLOCKED" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__FLOW_CONTROL_PROTOCOL_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ACS_VIOLATION" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MULTIHEADER" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ECRC_CHECK" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ECRC_GEN" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__PERM_ROOT_ERR_UPDATE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__CRS_SW_VISIBILITY" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__INTX_GENERATION" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__INTX_PIN" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__MSI_CAPABILITY" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSI_64BIT_ADDR_CAPABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSI_MULTIPLE_MSG_CAPABLE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_CAPABILITY" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_TABLE_SIZE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_TABLE_OFFSET" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_BAR_INDICATOR"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_PBA_OFFSET" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_PBA_BAR_INDICATOR"/>
        <PARAMETER NAME="PSU__PCIE__BRIDGE_BAR_INDICATOR" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU_IMPORT_BOARD_PRESET"/>
        <PARAMETER NAME="PSU__PROTECTION__SUBSYSTEMS" VALUE="PMU Firmware:PMU"/>
        <PARAMETER NAME="PSU__PROTECTION__MASTERS_TZ" VALUE="GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure"/>
        <PARAMETER NAME="PSU__PROTECTION__MASTERS" VALUE="USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;1|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;1|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"/>
        <PARAMETER NAME="PSU__PROTECTION__DDR_SEGMENTS" VALUE="NONE"/>
        <PARAMETER NAME="PSU__PROTECTION__OCM_SEGMENTS" VALUE="NONE"/>
        <PARAMETER NAME="PSU__PROTECTION__LPD_SEGMENTS" VALUE="SA:0xFF980000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF5E0000 ;SIZE:2560;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFCC0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF180000 ;SIZE:768;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF410000 ;SIZE:640;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFA70000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF9A0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware"/>
        <PARAMETER NAME="PSU__PROTECTION__FPD_SEGMENTS" VALUE="SA:0xFD1A0000 ;SIZE:1280;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD000000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD010000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD020000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD030000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD040000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD050000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD610000 ;SIZE:512;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD5D0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware"/>
        <PARAMETER NAME="PSU__PROTECTION__DEBUG" VALUE="0"/>
        <PARAMETER NAME="PSU__PROTECTION__SLAVES" VALUE="LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|FPD;RCPU_GIC;F9000000;F900FFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;1|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"/>
        <PARAMETER NAME="PSU__PROTECTION__PRESUBSYSTEMS" VALUE="NONE"/>
        <PARAMETER NAME="PSU__PROTECTION__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDR_SW_REFRESH_ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__PROTECTION__LOCK_UNUSED_SEGMENTS" VALUE="0"/>
        <PARAMETER NAME="PSU__EP__IP" VALUE="0"/>
        <PARAMETER NAME="PSU__ACTUAL__IP" VALUE="1"/>
        <PARAMETER NAME="SUBPRESET1" VALUE="Custom"/>
        <PARAMETER NAME="SUBPRESET2" VALUE="Custom"/>
        <PARAMETER NAME="PSU_UIPARAM_GENERATE_SUMMARY" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU_MIO_TREE_PERIPHERALS" VALUE="Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#UART 1#UART 1#GPIO0 MIO#GPIO0 MIO#CAN 1#CAN 1#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"/>
        <PARAMETER NAME="PSU_MIO_TREE_SIGNALS" VALUE="sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#txd#rxd#gpio0[22]#gpio0[23]#phy_tx#phy_rx#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#sdio1_wp#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"/>
        <PARAMETER NAME="PSU_PERIPHERAL_BOARD_PRESET"/>
        <PARAMETER NAME="PSU__NAND__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__NAND__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__READY_BUSY__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__READY0_BUSY__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__READY1_BUSY__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__READY_BUSY__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__NAND__READY0_BUSY__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__NAND__READY1_BUSY__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__NAND__CHIP_ENABLE__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__CHIP_ENABLE__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__NAND__DATA_STROBE__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__DATA_STROBE__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PJTAG__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PJTAG__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__AIBACK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__PLERROR__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PMU__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__EMIO_GPI__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__EMIO_GPO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI0__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI2__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI3__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI4__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI5__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPO0__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PMU__GPO1__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PMU__GPO2__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PMU__GPO3__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PMU__GPO4__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PMU__GPO5__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PMU__GPI0__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPI1__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPI2__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPI3__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPI4__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPI5__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPO0__IO" VALUE="MIO 32"/>
        <PARAMETER NAME="PSU__PMU__GPO1__IO" VALUE="MIO 33"/>
        <PARAMETER NAME="PSU__PMU__GPO2__IO" VALUE="MIO 34"/>
        <PARAMETER NAME="PSU__PMU__GPO3__IO" VALUE="MIO 35"/>
        <PARAMETER NAME="PSU__PMU__GPO4__IO" VALUE="MIO 36"/>
        <PARAMETER NAME="PSU__PMU__GPO5__IO" VALUE="MIO 37"/>
        <PARAMETER NAME="PSU__PMU__GPO2__POLARITY" VALUE="low"/>
        <PARAMETER NAME="PSU__PMU__GPO3__POLARITY" VALUE="low"/>
        <PARAMETER NAME="PSU__PMU__GPO4__POLARITY" VALUE="low"/>
        <PARAMETER NAME="PSU__PMU__GPO5__POLARITY" VALUE="low"/>
        <PARAMETER NAME="PSU__CSU__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__QSPI__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__QSPI__PERIPHERAL__IO" VALUE="MIO 0 .. 12"/>
        <PARAMETER NAME="PSU__QSPI__PERIPHERAL__MODE" VALUE="Dual Parallel"/>
        <PARAMETER NAME="PSU__QSPI__PERIPHERAL__DATA_MODE" VALUE="x4"/>
        <PARAMETER NAME="PSU__QSPI__GRP_FBCLK__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__QSPI__GRP_FBCLK__IO" VALUE="MIO 6"/>
        <PARAMETER NAME="PSU__SD0__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD0__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD0__GRP_CD__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD0__GRP_CD__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD0__GRP_POW__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD0__GRP_POW__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD0__GRP_WP__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD0__GRP_WP__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD0__SLOT_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD0__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD0__DATA_TRANSFER_MODE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SD1__PERIPHERAL__IO" VALUE="MIO 39 .. 51"/>
        <PARAMETER NAME="PSU__SD1__GRP_CD__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SD1__GRP_CD__IO" VALUE="MIO 45"/>
        <PARAMETER NAME="PSU__SD1__GRP_POW__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD1__GRP_POW__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD1__GRP_WP__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SD1__GRP_WP__IO" VALUE="MIO 44"/>
        <PARAMETER NAME="PSU__SD1__SLOT_TYPE" VALUE="SD 3.0"/>
        <PARAMETER NAME="PSU__SD1__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD1__DATA_TRANSFER_MODE" VALUE="8Bit"/>
        <PARAMETER NAME="PSU__DEVICE_TYPE" VALUE="EG"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T0" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T1" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T2" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T3" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T4" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T5" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T6" VALUE="NA"/>
        <PARAMETER NAME="PSU__SPI0__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SPI0__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS0__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS0__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS1__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS2__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS2__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SPI1__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SPI1__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS0__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS0__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS1__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS2__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS2__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SPI0_LOOP_SPI1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT" VALUE="APB"/>
        <PARAMETER NAME="PSU__SWDT0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SWDT0__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SWDT0__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SWDT0__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__SWDT0__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SWDT0__RESET__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SWDT1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SWDT1__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SWDT1__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SWDT1__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__SWDT1__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SWDT1__RESET__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__UART0__BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PSU__TRACE__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TRACE__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TRACE__WIDTH" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TRACE__INTERNAL_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PSU_SD0_INTERNAL_BUS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="PSU__TTC0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__TTC0__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC0__WAVEOUT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC0__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC0__WAVEOUT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC0__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__TTC1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__TTC1__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__UART1__BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PSU__TTC1__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC1__WAVEOUT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC1__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC1__WAVEOUT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC2__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__TTC2__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__TTC2__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC2__WAVEOUT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC2__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC2__WAVEOUT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC3__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__TTC3__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__TTC3__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC3__WAVEOUT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC3__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC3__WAVEOUT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSUPMU__PERIPHERAL__VALID" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__AL" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__BANK_ADDR_COUNT" VALUE="2"/>
        <PARAMETER NAME="PSU__DDRC__BUS_WIDTH" VALUE="64 Bit"/>
        <PARAMETER NAME="PSU__DDRC__CL" VALUE="15"/>
        <PARAMETER NAME="PSU__DDRC__CLOCK_STOP_EN" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__COL_ADDR_COUNT" VALUE="10"/>
        <PARAMETER NAME="PSU__DDRC__RANK_ADDR_COUNT" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__CWL" VALUE="14"/>
        <PARAMETER NAME="PSU__DDRC__BG_ADDR_COUNT" VALUE="2"/>
        <PARAMETER NAME="PSU__DDRC__DEVICE_CAPACITY" VALUE="4096 MBits"/>
        <PARAMETER NAME="PSU__DDRC__DRAM_WIDTH" VALUE="8 Bits"/>
        <PARAMETER NAME="PSU__DDRC__ECC" VALUE="Disabled"/>
        <PARAMETER NAME="PSU__DDRC__ECC_SCRUB" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__FREQ_MHZ" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__HIGH_TEMP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDRC__MEMORY_TYPE" VALUE="DDR 4"/>
        <PARAMETER NAME="PSU__DDRC__PARTNO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDRC__ROW_ADDR_COUNT" VALUE="15"/>
        <PARAMETER NAME="PSU__DDRC__SPEED_BIN" VALUE="DDR4_2133P"/>
        <PARAMETER NAME="PSU__DDRC__T_FAW" VALUE="30.0"/>
        <PARAMETER NAME="PSU__DDRC__T_RAS_MIN" VALUE="33"/>
        <PARAMETER NAME="PSU__DDRC__T_RC" VALUE="47.06"/>
        <PARAMETER NAME="PSU__DDRC__T_RCD" VALUE="15"/>
        <PARAMETER NAME="PSU__DDRC__T_RP" VALUE="15"/>
        <PARAMETER NAME="PSU__DDRC__TRAIN_DATA_EYE" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__TRAIN_READ_GATE" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__TRAIN_WRITE_LEVEL" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__VREF" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__VIDEO_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__BRC_MAPPING" VALUE="ROW_BANK_COL"/>
        <PARAMETER NAME="PSU__DDRC__DIMM_ADDR_MIRROR" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__STATIC_RD_MODE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_MAXPWR_SAVING_EN" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__PWR_DOWN_EN" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DEEP_PWR_DOWN_EN" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__PLL_BYPASS" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_T_REF_MODE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_T_REF_RANGE" VALUE="Normal (0-85)"/>
        <PARAMETER NAME="PSU__DDRC__DDR3_T_REF_RANGE" VALUE="NA"/>
        <PARAMETER NAME="PSU__DDRC__DDR3L_T_REF_RANGE" VALUE="NA"/>
        <PARAMETER NAME="PSU__DDRC__LPDDR3_T_REF_RANGE" VALUE="NA"/>
        <PARAMETER NAME="PSU__DDRC__LPDDR4_T_REF_RANGE" VALUE="NA"/>
        <PARAMETER NAME="PSU__DDRC__PHY_DBI_MODE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DM_DBI" VALUE="DM_NO_DBI"/>
        <PARAMETER NAME="PSU__DDRC__COMPONENTS" VALUE="UDIMM"/>
        <PARAMETER NAME="PSU__DDRC__PARITY_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_CAL_MODE_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_CRC_CONTROL" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__FGRM" VALUE="1X"/>
        <PARAMETER NAME="PSU__DDRC__VENDOR_PART" VALUE="OTHERS"/>
        <PARAMETER NAME="PSU__DDRC__SB_TARGET" VALUE="15-15-15"/>
        <PARAMETER NAME="PSU__DDRC__LP_ASR" VALUE="manual normal"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_ADDR_MAPPING" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__SELF_REF_ABORT" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DERATE_INT_D" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDRC__ADDR_MIRROR" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__EN_2ND_CLK" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__LPDDR3_DUALRANK_SDP" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__PER_BANK_REFRESH" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__ENABLE_DP_SWITCH" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__ENABLE_LP4_SLOWBOOT" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__ENABLE_2T_TIMING" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__RD_DQS_CENTER" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_0_3" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_4_7" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_8_11" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_12_15" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_16_19" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_20_23" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_24_27" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_28_31" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_32_35" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_36_39" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_40_43" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_44_47" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_48_51" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_52_55" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_56_59" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_60_63" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_64_67" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_68_71" VALUE="0"/>
        <PARAMETER NAME="PSU_DDR_RAM_HIGHADDR" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="PSU_DDR_RAM_HIGHADDR_OFFSET" VALUE="0x800000000"/>
        <PARAMETER NAME="PSU_DDR_RAM_LOWADDR_OFFSET" VALUE="0x80000000"/>
        <PARAMETER NAME="PSU__DDR_QOS_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT0_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT1_VN1_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT1_VN2_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT2_VN1_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT2_VN2_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT3_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT4_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT5_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_RD_LPR_THRSHLD"/>
        <PARAMETER NAME="PSU__DDR_QOS_RD_HPR_THRSHLD"/>
        <PARAMETER NAME="PSU__DDR_QOS_WR_THRSHLD"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP0_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP0_WRQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP1_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP1_WRQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP2_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP2_WRQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP3_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP3_WRQOS"/>
        <PARAMETER NAME="PSU__FP__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__PL__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__OCM_BANK0__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__OCM_BANK1__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__OCM_BANK2__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__OCM_BANK3__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__TCM0A__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__TCM0B__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__TCM1A__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__TCM1B__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__RPU__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__L2_BANK0__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__GPU_PP0__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__GPU_PP1__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__ACPU0__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__ACPU1__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__ACPU2__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__ACPU3__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__UART0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__UART0__PERIPHERAL__IO" VALUE="MIO 18 .. 19"/>
        <PARAMETER NAME="PSU__UART0__MODEM__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__UART1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__UART1__PERIPHERAL__IO" VALUE="MIO 20 .. 21"/>
        <PARAMETER NAME="PSU__UART1__MODEM__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__UART0_LOOP_UART1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__USB0__PERIPHERAL__IO" VALUE="MIO 52 .. 63"/>
        <PARAMETER NAME="PSU__USB0__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB0__RESET__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__USB__RESET__MODE" VALUE="Boot Pin"/>
        <PARAMETER NAME="PSU__USB__RESET__POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PSU__USB1__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB1__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__USB1__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB1__RESET__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__USB3_0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__USB3_0__PERIPHERAL__IO" VALUE="GT Lane2"/>
        <PARAMETER NAME="PSU__USB3_1__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB3_1__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__USB3_0__EMIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB2_0__EMIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB3_1__EMIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB2_1__EMIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__USB3_0_HUB" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__USB3_1_HUB" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__ADMA" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__M_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="PSU__MAXIGP0__DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PSU__USE__M_AXI_GP1" VALUE="1"/>
        <PARAMETER NAME="PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="PSU__MAXIGP1__DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PSU__USE__M_AXI_GP2" VALUE="0"/>
        <PARAMETER NAME="PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="PSU__MAXIGP2__DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PSU__USE__S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP0" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP0__DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP1" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP1__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP2" VALUE="1"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP2" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP2__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP3" VALUE="1"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP3" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP3__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP4" VALUE="0"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP4" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP4__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP5" VALUE="0"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP5" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP5__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP6" VALUE="0"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP6" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP6__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_ACE" VALUE="0"/>
        <PARAMETER NAME="PSU__TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="PSU__EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__AUDIO" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__VIDEO" VALUE="1"/>
        <PARAMETER NAME="PSU__USE__PROC_EVENT_BUS" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__FTM" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__CROSS_TRIGGER" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_IN_0" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_IN_1" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_IN_2" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_IN_3" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_OUT_0" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_OUT_1" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_OUT_2" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_OUT_3" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__GPO" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__GPI" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__GDMA" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__IRQ" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__IRQ0" VALUE="1"/>
        <PARAMETER NAME="PSU__USE__IRQ1" VALUE="1"/>
        <PARAMETER NAME="PSU__USE__CLK0" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__CLK1" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__CLK2" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__CLK3" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__RST0" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__RST1" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__RST2" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__RST3" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__FABRIC__RST" VALUE="1"/>
        <PARAMETER NAME="PSU__USE__RTC" VALUE="0"/>
        <PARAMETER NAME="PSU__PRESET_APPLIED" VALUE="1"/>
        <PARAMETER NAME="PSU__USE__EVENT_RPU" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__APU_LEGACY_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__RPU_LEGACY_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__STM" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__DEBUG__TEST" VALUE="0"/>
        <PARAMETER NAME="PSU__HIGH_ADDRESS__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__DDR_HIGH_ADDRESS_GUI_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__EXPAND__LOWER_LPS_SLAVES" VALUE="0"/>
        <PARAMETER NAME="PSU__EXPAND__CORESIGHT" VALUE="0"/>
        <PARAMETER NAME="PSU__EXPAND__GIC" VALUE="0"/>
        <PARAMETER NAME="PSU__EXPAND__FPD_SLAVES" VALUE="0"/>
        <PARAMETER NAME="PSU__EXPAND__UPPER_LPS_SLAVES" VALUE="0"/>
        <PARAMETER NAME="PSU_MIO_0_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_0_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_0_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_0_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_0_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_1_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_1_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_1_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_1_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_1_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_2_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_2_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_2_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_2_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_2_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_3_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_3_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_3_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_3_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_3_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_4_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_4_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_4_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_4_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_4_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_5_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_5_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_5_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_5_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_5_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_6_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_6_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_6_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_6_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_6_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_7_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_7_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_7_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_7_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_7_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_8_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_8_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_8_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_8_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_8_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_9_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_9_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_9_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_9_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_9_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_10_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_10_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_10_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_10_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_10_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_11_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_11_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_11_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_11_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_11_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_12_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_12_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_12_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_12_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_12_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_13_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_13_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_13_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_13_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_13_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_14_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_14_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_14_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_14_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_14_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_15_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_15_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_15_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_15_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_15_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_16_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_16_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_16_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_16_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_16_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_17_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_17_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_17_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_17_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_17_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_18_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_18_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_18_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_18_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_18_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_19_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_19_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_19_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_19_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_19_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_20_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_20_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_20_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_20_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_20_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_21_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_21_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_21_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_21_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_21_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_22_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_22_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_22_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_22_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_22_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_23_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_23_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_23_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_23_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_23_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_24_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_24_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_24_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_24_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_24_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_25_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_25_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_25_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_25_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_25_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_26_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_26_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_26_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_26_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_26_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_27_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_27_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_27_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_27_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_27_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_28_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_28_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_28_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_28_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_28_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_29_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_29_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_29_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_29_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_29_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_30_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_30_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_30_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_30_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_30_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_31_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_31_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_31_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_31_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_31_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_32_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_32_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_32_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_32_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_32_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_33_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_33_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_33_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_33_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_33_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_34_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_34_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_34_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_34_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_34_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_35_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_35_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_35_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_35_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_35_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_36_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_36_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_36_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_36_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_36_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_37_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_37_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_37_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_37_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_37_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_38_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_38_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_38_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_38_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_38_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_39_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_39_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_39_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_39_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_39_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_40_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_40_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_40_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_40_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_40_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_41_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_41_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_41_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_41_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_41_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_42_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_42_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_42_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_42_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_42_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_43_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_43_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_43_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_43_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_43_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_44_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_44_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_44_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_44_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_44_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_45_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_45_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_45_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_45_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_45_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_46_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_46_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_46_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_46_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_46_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_47_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_47_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_47_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_47_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_47_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_48_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_48_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_48_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_48_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_48_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_49_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_49_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_49_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_49_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_49_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_50_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_50_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_50_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_50_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_50_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_51_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_51_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_51_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_51_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_51_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_52_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_52_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_52_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_52_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_52_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_53_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_53_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_53_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_53_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_53_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_54_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_54_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_54_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_54_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_54_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_55_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_55_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_55_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_55_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_55_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_56_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_56_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_56_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_56_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_56_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_57_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_57_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_57_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_57_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_57_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_58_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_58_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_58_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_58_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_58_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_59_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_59_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_59_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_59_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_59_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_60_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_60_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_60_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_60_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_60_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_61_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_61_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_61_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_61_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_61_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_62_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_62_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_62_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_62_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_62_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_63_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_63_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_63_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_63_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_63_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_64_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_64_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_64_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_64_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_64_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_65_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_65_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_65_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_65_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_65_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_66_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_66_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_66_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_66_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_66_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_67_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_67_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_67_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_67_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_67_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_68_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_68_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_68_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_68_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_68_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_69_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_69_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_69_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_69_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_69_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_70_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_70_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_70_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_70_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_70_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_71_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_71_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_71_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_71_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_71_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_72_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_72_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_72_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_72_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_72_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_73_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_73_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_73_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_73_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_73_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_74_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_74_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_74_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_74_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_74_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_75_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_75_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_75_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_75_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_75_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_76_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_76_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_76_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_76_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_76_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_77_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_77_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_77_INPUT_TYPE" VALUE="schmitt"/>
        <PARAMETER NAME="PSU_MIO_77_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PSU_MIO_77_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_BANK_0_IO_STANDARD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="PSU_BANK_1_IO_STANDARD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="PSU_BANK_2_IO_STANDARD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="PSU_BANK_3_IO_STANDARD" VALUE="LVCMOS33"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_CTRL__FRACDATA" VALUE="0.000000"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_CTRL__FRACDATA" VALUE="0.000000"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_CTRL__FRACDATA" VALUE="0.000000"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_CTRL__FRACDATA" VALUE="0.000000"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_CTRL__FRACDATA" VALUE="0.000000"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_CTRL__DIV2" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_CTRL__DIV2" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_CTRL__DIV2" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_CTRL__DIV2" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_CTRL__DIV2" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_CTRL__FBDIV" VALUE="72"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_CTRL__FBDIV" VALUE="64"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_CTRL__FBDIV" VALUE="90"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRF_APB__ACPU_CTRL__DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PSU__DISPLAYPORT__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__DISPLAYPORT__LANE0__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__DISPLAYPORT__LANE0__IO" VALUE="GT Lane1"/>
        <PARAMETER NAME="PSU__DISPLAYPORT__LANE1__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__DISPLAYPORT__LANE1__IO" VALUE="GT Lane0"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__APM_CTRL__DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0" VALUE="14"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DDR_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI0_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI1_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI2_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI3_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI4_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI5_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__SATA__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SATA__LANE0__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SATA__LANE0__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SATA__LANE1__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SATA__LANE1__IO" VALUE="GT Lane3"/>
        <PARAMETER NAME="PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0" VALUE="30"/>
        <PARAMETER NAME="PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0" VALUE="4"/>
        <PARAMETER NAME="PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0" VALUE="4"/>
        <PARAMETER NAME="PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0" VALUE="4"/>
        <PARAMETER NAME="PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0" VALUE="30"/>
        <PARAMETER NAME="PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__AFI6__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0" VALUE="25"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__USE__CLK" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0" VALUE="-1"/>
        <PARAMETER NAME="PSU__CRF_APB__GTGREF0__ENABLE" VALUE="NA"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_CTRL__FBDIV" VALUE="90"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_CTRL__FBDIV" VALUE="45"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0" VALUE="12"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0" VALUE="12"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0" VALUE="12"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0" VALUE="12"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0" VALUE="12"/>
        <PARAMETER NAME="PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0" VALUE="7"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0" VALUE="8"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0" VALUE="7"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0" VALUE="7"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__PCAP_CTRL__DIVISOR0" VALUE="8"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_CTRL__SRCSEL" VALUE="PSS_REF_CLK"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_CTRL__SRCSEL" VALUE="PSS_REF_CLK"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_CTRL__SRCSEL" VALUE="PSS_REF_CLK"/>
        <PARAMETER NAME="PSU__CRF_APB__ACPU_CTRL__SRCSEL" VALUE="APLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__APM_CTRL__SRCSEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL" VALUE="VPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DDR_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__GPU_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__SATA_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__PL0_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__PL1_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__PL2_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__PL3_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL" VALUE="APLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL" VALUE="APLL"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL" VALUE="NA"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_CTRL__SRCSEL" VALUE="PSS_REF_CLK"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_CTRL__SRCSEL" VALUE="PSS_REF_CLK"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__UART0_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__UART1_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__CPU_R5_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL" VALUE="SysOsc"/>
        <PARAMETER NAME="PSU__CRL_APB__PCAP_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__NAND_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__DLL_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__AMS_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__IOU_SLCR__WDT_CLK_SEL__SELECT" VALUE="APB"/>
        <PARAMETER NAME="PSU__FPD_SLCR__WDT_CLK_SEL__SELECT" VALUE="APB"/>
        <PARAMETER NAME="PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL" VALUE="APB"/>
        <PARAMETER NAME="PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL" VALUE="APB"/>
        <PARAMETER NAME="PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL" VALUE="APB"/>
        <PARAMETER NAME="PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL" VALUE="APB"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_FRAC_CFG__ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__ACPU__FRAC_ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__OVERRIDE__BASIC_CLOCK" VALUE="0"/>
        <PARAMETER NAME="PSU__DLL__ISUSED" VALUE="1"/>
        <PARAMETER NAME="PSU__PL_CLK0_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="PSU__PL_CLK1_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PSU__PL_CLK2_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PSU__PL_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_CTRL__FRACFREQ" VALUE="27.138"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_CTRL__FRACFREQ" VALUE="27.138"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_CTRL__FRACFREQ" VALUE="27.138"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_CTRL__FRACFREQ" VALUE="27.138"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_CTRL__FRACFREQ" VALUE="27.138"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC0__ACT_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC1__ACT_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC2__ACT_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC3__ACT_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__WDT0__ACT_FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__FPD_SLCR__WDT1__ACT_FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ" VALUE="1199.880127"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ" VALUE="249.975021"/>
        <PARAMETER NAME="PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ" VALUE="299.970032"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ" VALUE="24.997501"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ" VALUE="26.783037"/>
        <PARAMETER NAME="PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ" VALUE="533.280029"/>
        <PARAMETER NAME="PSU__DDR__INTERFACE__FREQMHZ" VALUE="533.500"/>
        <PARAMETER NAME="PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ" VALUE="499.950043"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ" VALUE="249.975021"/>
        <PARAMETER NAME="PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ" VALUE="249.975"/>
        <PARAMETER NAME="PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ" VALUE="49.995003"/>
        <PARAMETER NAME="PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ" VALUE="599.940063"/>
        <PARAMETER NAME="PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ" VALUE="599.940063"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ" VALUE="533.280029"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ" VALUE="249.975021"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ" VALUE="124.987511"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ" VALUE="249.975021"/>
        <PARAMETER NAME="PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ" VALUE="249.975021"/>
        <PARAMETER NAME="PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ" VALUE="124.987511"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ" VALUE="187.481262"/>
        <PARAMETER NAME="PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ" VALUE="214"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ" VALUE="214"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ" VALUE="1000"/>
        <PARAMETER NAME="PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ" VALUE="499.950043"/>
        <PARAMETER NAME="PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ" VALUE="249.975021"/>
        <PARAMETER NAME="PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ" VALUE="180"/>
        <PARAMETER NAME="PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ" VALUE="187.481262"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ" VALUE="499.950043"/>
        <PARAMETER NAME="PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ" VALUE="249.975021"/>
        <PARAMETER NAME="PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ" VALUE="499.950043"/>
        <PARAMETER NAME="PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ" VALUE="1499.850098"/>
        <PARAMETER NAME="PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ" VALUE="49.995003"/>
        <PARAMETER NAME="PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ" VALUE="19.998001"/>
        <PARAMETER NAME="PSU__CRF_APB__ACPU_CTRL__FREQMHZ" VALUE="1200"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRF_APB__APM_CTRL__FREQMHZ" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ" VALUE="300"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ" VALUE="25"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ" VALUE="27"/>
        <PARAMETER NAME="PSU__CRF_APB__DDR_CTRL__FREQMHZ" VALUE="1067"/>
        <PARAMETER NAME="PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ" VALUE="600"/>
        <PARAMETER NAME="PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ" VALUE="600"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ" VALUE="533.33"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ" VALUE="1000"/>
        <PARAMETER NAME="PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ" VALUE="180"/>
        <PARAMETER NAME="PSU__CRL_APB__PCAP_CTRL__FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ" VALUE="1500"/>
        <PARAMETER NAME="PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ" VALUE="20"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC0__FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC1__FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC2__FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC3__FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__WDT0__FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__FPD_SLCR__WDT1__FREQMHZ" VALUE="99.990005"/>
        <PARAMETER NAME="PSU__LPD_SLCR__CSUPMU__FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_0__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_2__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_3__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_4__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_5__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_6__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_7__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_8__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_9__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_10__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_11__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_12__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_0__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_1__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_2__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_3__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_4__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_5__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_6__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_7__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_8__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_9__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_10__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_11__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_12__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_0__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_1__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_2__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_3__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_4__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_5__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_6__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_7__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_8__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_9__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_10__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_11__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_12__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEN_IPI_0__MASTER" VALUE="APU"/>
        <PARAMETER NAME="PSU__GEN_IPI_1__MASTER" VALUE="RPU0"/>
        <PARAMETER NAME="PSU__GEN_IPI_2__MASTER" VALUE="RPU1"/>
        <PARAMETER NAME="PSU__GEN_IPI_3__MASTER" VALUE="PMU"/>
        <PARAMETER NAME="PSU__GEN_IPI_4__MASTER" VALUE="PMU"/>
        <PARAMETER NAME="PSU__GEN_IPI_5__MASTER" VALUE="PMU"/>
        <PARAMETER NAME="PSU__GEN_IPI_6__MASTER" VALUE="PMU"/>
        <PARAMETER NAME="PSU__GEN_IPI_7__MASTER" VALUE="NONE"/>
        <PARAMETER NAME="PSU__GEN_IPI_8__MASTER" VALUE="NONE"/>
        <PARAMETER NAME="PSU__GEN_IPI_9__MASTER" VALUE="NONE"/>
        <PARAMETER NAME="PSU__GEN_IPI_10__MASTER" VALUE="NONE"/>
        <PARAMETER NAME="PSU__GEN_IPI__TRUSTZONE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__IRQ_P2F_RPU_PERMON__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_OCM_ERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_LPD_APB__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_NAND__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_QSPI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_GPIO__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_I2C0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_I2C1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SPI0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SPI1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_UART0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_UART1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CAN0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CAN1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_LPD_APM__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_RTC_ALARM__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_RTC_SECONDS__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CLKMON__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_PL_IPI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_RPU_IPI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_IPI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC0__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC0__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC0__INT2" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC1__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC1__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC1__INT2" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC2__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC2__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC2__INT2" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC3__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC3__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC3__INT2" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SDIO0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SDIO1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SDIO0_WAKE__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SDIO1_WAKE__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_LP_WDT__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CSUPMU_WDT__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ATB_LPD__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_AIB_AXI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_AMS__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT0_WAKEUP__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT1_WAKEUP__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT2__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT2_WAKEUP__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT3__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT3_WAKEUP__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_USB3_ENDPOINT__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_USB3_OTG__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_USB3_ENDPOINT__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_USB3_OTG__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ADMA_CHAN__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CSU__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CSU_DMA__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_EFUSE__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_XMPU_LPD__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_DDR_SS__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_FP_WDT__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_PCIE_MSI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_PCIE_LEGACY__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_PCIE_DMA__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_PCIE_MSC__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_DPORT__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_FPD_APB__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_FPD_ATB_ERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_DPDMA__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APM_FPD__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_GDMA_CHAN__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_GPU__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SATA__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_XMPU_FPD__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_CPUMNT__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_CTI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_PMU__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_COMM__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_L2ERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_EXTERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_REGS__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F__INTF_PPD_CCI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F__INTF_FPD_SMMU__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__NUM_F2P0__INTR__INPUTS" VALUE="1"/>
        <PARAMETER NAME="PSU__NUM_F2P1__INTR__INPUTS" VALUE="1"/>
        <PARAMETER NAME="PSU__NUM_FABRIC_RESETS" VALUE="1"/>
        <PARAMETER NAME="PSU__GPIO_EMIO_WIDTH" VALUE="95"/>
        <PARAMETER NAME="PSU__HPM0_FPD__NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__HPM0_FPD__NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__HPM1_FPD__NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__HPM1_FPD__NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__HPM0_LPD__NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__HPM0_LPD__NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__TRISTATE__INVERTED" VALUE="1"/>
        <PARAMETER NAME="PSU__GPIO_EMIO__WIDTH" VALUE="[94:0]"/>
        <PARAMETER NAME="PSU__REPORT__DBGLOG" VALUE="0"/>
        <PARAMETER NAME="IIC0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="IIC1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="QSPI_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="NAND_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SD0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SD1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="CAN0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="CAN1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="PJTAG_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="PMU_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="CSU_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SPI0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SPI1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="UART0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="UART1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SWDT0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SWDT1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="TRACE_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="TTC0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="TTC1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="TTC2_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="TTC3_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="GEM0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="GEM1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="GEM2_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="GEM3_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="USB0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="USB1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="PCIE_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="DP_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SATA_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="preset" VALUE="None"/>
        <PARAMETER NAME="PSU__RPU_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__USB0_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__USB1_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA0_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA1_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA2_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA3_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA4_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA5_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA6_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA7_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__SD0_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__SD1_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__QSPI_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET0__TSU__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET1__TSU__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET2__TSU__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET3__TSU__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TSU__BUFG_PORT_PAIR" VALUE="0"/>
        <PARAMETER NAME="PSU__TSU__BUFG_PORT_LOOPBACK" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM0_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM1_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM2_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM3_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__AFI0_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__AFI1_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__FPDMASTERS_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__ENABLE__DDR__REFRESH__SIGNALS" VALUE="0"/>
        <PARAMETER NAME="PSU__M_AXI_GP0__FREQMHZ" VALUE="49.995"/>
        <PARAMETER NAME="PSU__M_AXI_GP1__FREQMHZ" VALUE="299.97"/>
        <PARAMETER NAME="PSU__M_AXI_GP2__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU__S_AXI_GP0__FREQMHZ" VALUE="149.985"/>
        <PARAMETER NAME="PSU__S_AXI_GP1__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU__S_AXI_GP2__FREQMHZ" VALUE="299.97"/>
        <PARAMETER NAME="PSU__S_AXI_GP3__FREQMHZ" VALUE="299.97"/>
        <PARAMETER NAME="PSU__S_AXI_GP4__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU__S_AXI_GP5__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU__S_AXI_GP6__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU_SD1_INTERNAL_BUS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xFFFC0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xFFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="49995000" DIR="I" NAME="maxihpm0_fpd_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp0_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="maxigp0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="maxigp0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp0_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="maxigp0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_awlock" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp0_awuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="maxigp0_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="maxigp0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp0_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="maxigp0_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="maxigp0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp0_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp0_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="maxigp0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="maxigp0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp0_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="maxigp0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_arlock" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp0_aruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="maxigp0_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="maxigp0_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="maxigp0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="maxigp0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp0_rlast" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp0_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="maxihpm1_fpd_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp1_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="maxigp1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="maxigp1_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp1_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="maxigp1_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_awlock" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp1_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp1_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp1_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp1_awready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="maxigp1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp1_wready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="maxigp1_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="maxigp1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp1_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_bready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp1_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="maxigp1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="maxigp1_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp1_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="maxigp1_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_arlock" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp1_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp1_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp1_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp1_arready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="maxigp1_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="maxigp1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="maxigp1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp1_rlast" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp1_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_rready" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp1_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp1_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hpm1_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hpm1" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="149985000" DIR="I" NAME="saxihpc0_fpd_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp0_aruser" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_ar_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp0_awuser" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_aw_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="saxigp0_awid" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_aw_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="48" NAME="saxigp0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_aw_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="saxigp0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_aw_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="saxigp0_awsize" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_aw_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="saxigp0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_aw_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp0_awlock" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_aw_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="saxigp0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_aw_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="saxigp0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_aw_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp0_awvalid" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_aw_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp0_awready" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_aw_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="saxigp0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_w_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_w_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="saxigp0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_w_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_w_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp0_wlast" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_w_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_w_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp0_wvalid" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_w_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_w_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp0_wready" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_w_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_w_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="saxigp0_bid" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_b_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_b_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="saxigp0_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="saxigp0_bvalid" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_b_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_b_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp0_bready" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_b_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_b_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="saxigp0_arid" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_ar_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="48" NAME="saxigp0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_ar_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="saxigp0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_ar_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="saxigp0_arsize" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_ar_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="saxigp0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_ar_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp0_arlock" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_ar_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="saxigp0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_ar_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="saxigp0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_ar_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp0_arvalid" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_ar_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp0_arready" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_ar_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="saxigp0_rid" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_r_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_r_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="saxigp0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_r_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_r_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="saxigp0_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="saxigp0_rlast" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_r_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_r_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp0_rvalid" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_r_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_r_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp0_rready" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_r_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_r_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="saxigp0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_aw_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_aw_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="saxigp0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="nv_small_64_v07_0_nvdla_core2dbb_ar_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nv_small_64_v07_0" PORT="nvdla_core2dbb_ar_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="saxihp0_fpd_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp2_aruser" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp2_awuser" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="saxigp2_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="48" NAME="saxigp2_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="saxigp2_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="saxigp2_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="saxigp2_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp2_awlock" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="saxigp2_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="saxigp2_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp2_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp2_awready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="saxigp2_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="saxigp2_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp2_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp2_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp2_wready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="saxigp2_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="saxigp2_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp2_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp2_bready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="saxigp2_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="48" NAME="saxigp2_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="saxigp2_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="saxigp2_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="saxigp2_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp2_arlock" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="saxigp2_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="saxigp2_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp2_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp2_arready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="saxigp2_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="saxigp2_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="saxigp2_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp2_rlast" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp2_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp2_rready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="saxigp2_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="saxigp2_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299970000" DIR="I" NAME="saxihp1_fpd_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp3_aruser" SIGIS="undef"/>
        <PORT DIR="I" NAME="saxigp3_awuser" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="saxigp3_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="48" NAME="saxigp3_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="saxigp3_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="saxigp3_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="saxigp3_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp3_awlock" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="saxigp3_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="saxigp3_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp3_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp3_awready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="saxigp3_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="saxigp3_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp3_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp3_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp3_wready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="saxigp3_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="saxigp3_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp3_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp3_bready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="saxigp3_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="48" NAME="saxigp3_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="saxigp3_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="saxigp3_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="saxigp3_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp3_arlock" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="saxigp3_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="saxigp3_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp3_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp3_arready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="saxigp3_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="saxigp3_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="saxigp3_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp3_rlast" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="saxigp3_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="saxigp3_rready" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="saxigp3_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="saxigp3_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp1_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp1" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="94" NAME="emio_gpio_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="94" NAME="emio_gpio_o" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_emio_gpio_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_input_frmbuf_wr_rst_gpio" PORT="Din"/>
            <CONNECTION INSTANCE="hdmi_input_vpss_scaler_rst_gpio" PORT="Din"/>
            <CONNECTION INSTANCE="hdmi_output_v_mix_rst_gpio" PORT="Din"/>
            <CONNECTION INSTANCE="mipi_csi2_rx_demosaic_rst_gpio" PORT="Din"/>
            <CONNECTION INSTANCE="mipi_csi2_rx_frmbuf_wr_rst_gpio" PORT="Din"/>
            <CONNECTION INSTANCE="mipi_csi2_rx_gamma_rst_gpio" PORT="Din"/>
            <CONNECTION INSTANCE="mipi_csi2_rx_sensor_rst_gpio" PORT="Din"/>
            <CONNECTION INSTANCE="mipi_csi2_rx_vpss_csc_rst_gpio" PORT="Din"/>
            <CONNECTION INSTANCE="mipi_csi2_rx_vpss_scaler_rst_gpio" PORT="Din"/>
            <CONNECTION INSTANCE="tpg_input_clk_mux_gpio" PORT="Din"/>
            <CONNECTION INSTANCE="tpg_input_frmbuf_wr_rst_gpio" PORT="Din"/>
            <CONNECTION INSTANCE="tpg_input_tpg_rst_gpio" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="94" NAME="emio_gpio_t" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="dp_video_ref_clk" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_dp_video_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tpg_input_clock_mux_0" PORT="clk_in_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dp_live_video_in_vsync" SIGIS="undef"/>
        <PORT DIR="I" NAME="dp_live_video_in_hsync" SIGIS="undef"/>
        <PORT DIR="I" NAME="dp_live_video_in_de" SIGIS="undef"/>
        <PORT DIR="I" LEFT="35" NAME="dp_live_video_in_pixel1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="dp_video_in_clk" SIGIS="undef"/>
        <PORT DIR="O" NAME="dp_video_out_hsync" SIGIS="undef"/>
        <PORT DIR="O" NAME="dp_video_out_vsync" SIGIS="undef"/>
        <PORT DIR="O" LEFT="35" NAME="dp_video_out_pixel1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="dp_live_gfx_alpha_in" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="35" NAME="dp_live_gfx_pixel1_in" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="dp_external_custom_event1" SIGIS="undef"/>
        <PORT DIR="I" NAME="dp_external_custom_event2" SIGIS="undef"/>
        <PORT DIR="I" NAME="dp_external_vsync_event" SIGIS="undef"/>
        <PORT DIR="O" NAME="dp_live_video_de_out" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="pl_ps_irq0" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="interrupts0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupts0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="pl_ps_irq1" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="interrupts1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupts1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pl_resetn0" SIGIS="rst" SIGNAME="zynq_ultra_ps_e_0_pl_resetn0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="49995003" DIR="O" NAME="pl_clk0" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_M_AXI_HPM0_FPD" DATAWIDTH="32" NAME="M_AXI_HPM0_FPD" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="49995000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="maxigp0_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="maxigp0_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="maxigp0_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="maxigp0_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="maxigp0_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="maxigp0_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="maxigp0_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="maxigp0_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="maxigp0_awvalid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="maxigp0_awuser"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="maxigp0_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="maxigp0_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="maxigp0_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="maxigp0_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="maxigp0_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="maxigp0_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="maxigp0_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="maxigp0_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="maxigp0_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="maxigp0_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="maxigp0_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="maxigp0_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="maxigp0_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="maxigp0_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="maxigp0_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="maxigp0_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="maxigp0_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="maxigp0_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="maxigp0_arvalid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="maxigp0_aruser"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="maxigp0_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="maxigp0_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="maxigp0_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="maxigp0_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="maxigp0_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="maxigp0_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="maxigp0_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="maxigp0_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="maxigp0_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_M_AXI_HPM1_FPD" DATAWIDTH="32" NAME="M_AXI_HPM1_FPD" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="maxigp1_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="maxigp1_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="maxigp1_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="maxigp1_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="maxigp1_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="maxigp1_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="maxigp1_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="maxigp1_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="maxigp1_awvalid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="maxigp1_awuser"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="maxigp1_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="maxigp1_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="maxigp1_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="maxigp1_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="maxigp1_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="maxigp1_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="maxigp1_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="maxigp1_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="maxigp1_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="maxigp1_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="maxigp1_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="maxigp1_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="maxigp1_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="maxigp1_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="maxigp1_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="maxigp1_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="maxigp1_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="maxigp1_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="maxigp1_arvalid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="maxigp1_aruser"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="maxigp1_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="maxigp1_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="maxigp1_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="maxigp1_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="maxigp1_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="maxigp1_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="maxigp1_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="maxigp1_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="maxigp1_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="nv_small_64_v07_0_m_dbb" DATAWIDTH="64" NAME="S_AXI_HPC0_FPD" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="149985000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="49"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="saxigp0_aruser"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="saxigp0_awuser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="saxigp0_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="saxigp0_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="saxigp0_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="saxigp0_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="saxigp0_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="saxigp0_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="saxigp0_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="saxigp0_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="saxigp0_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="saxigp0_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="saxigp0_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="saxigp0_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="saxigp0_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="saxigp0_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="saxigp0_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="saxigp0_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="saxigp0_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="saxigp0_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="saxigp0_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="saxigp0_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="saxigp0_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="saxigp0_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="saxigp0_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="saxigp0_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="saxigp0_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="saxigp0_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="saxigp0_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="saxigp0_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="saxigp0_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="saxigp0_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="saxigp0_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="saxigp0_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="saxigp0_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="saxigp0_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="saxigp0_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="saxigp0_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="saxigp0_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hp0_M00_AXI" DATAWIDTH="128" NAME="S_AXI_HP0_FPD" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="49"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="saxigp2_aruser"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="saxigp2_awuser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="saxigp2_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="saxigp2_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="saxigp2_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="saxigp2_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="saxigp2_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="saxigp2_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="saxigp2_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="saxigp2_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="saxigp2_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="saxigp2_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="saxigp2_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="saxigp2_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="saxigp2_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="saxigp2_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="saxigp2_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="saxigp2_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="saxigp2_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="saxigp2_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="saxigp2_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="saxigp2_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="saxigp2_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="saxigp2_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="saxigp2_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="saxigp2_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="saxigp2_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="saxigp2_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="saxigp2_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="saxigp2_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="saxigp2_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="saxigp2_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="saxigp2_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="saxigp2_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="saxigp2_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="saxigp2_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="saxigp2_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="saxigp2_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="saxigp2_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hp1_M00_AXI" DATAWIDTH="128" NAME="S_AXI_HP1_FPD" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299970000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="49"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="zcu102_base_trd_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="saxigp3_aruser"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="saxigp3_awuser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="saxigp3_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="saxigp3_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="saxigp3_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="saxigp3_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="saxigp3_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="saxigp3_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="saxigp3_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="saxigp3_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="saxigp3_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="saxigp3_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="saxigp3_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="saxigp3_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="saxigp3_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="saxigp3_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="saxigp3_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="saxigp3_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="saxigp3_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="saxigp3_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="saxigp3_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="saxigp3_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="saxigp3_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="saxigp3_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="saxigp3_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="saxigp3_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="saxigp3_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="saxigp3_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="saxigp3_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="saxigp3_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="saxigp3_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="saxigp3_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="saxigp3_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="saxigp3_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="saxigp3_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="saxigp3_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="saxigp3_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="saxigp3_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="saxigp3_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="emio_gpio_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="emio_gpio_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="emio_gpio_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA000FFFF" INSTANCE="vid_phy_controller_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="vid_phy_axi4lite"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA0010000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA001FFFF" INSTANCE="axi_intc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA0020000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA002FFFF" INSTANCE="hdmi_ctl_iic" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg" BASENAME="C_BASEADDR" BASEVALUE="0xA0030000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA003FFFF" INSTANCE="nv_small_64_v07_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_apb"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA0060000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA006FFFF" INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="csirxss_s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA0080000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA009FFFF" INSTANCE="hdmi_output_v_hdmi_tx_ss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_CPU_IN"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA00A0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA00AFFFF" INSTANCE="sensor_iic" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA1000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA100FFFF" INSTANCE="hdmi_input_v_hdmi_rx_ss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_CPU_IN"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA3C20000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA3C2FFFF" INSTANCE="tpg_input_v_tc_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="ctrl"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0xB0010000" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0xB001FFFF" INSTANCE="mipi_csi2_rx_v_gamma_lut_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0xB0020000" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0xB002FFFF" INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0xB0030000" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0xB003FFFF" INSTANCE="tpg_input_v_tpg_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0xB0040000" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0xB004FFFF" INSTANCE="mipi_csi2_rx_v_demosaic_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0xB0050000" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0xB005FFFF" INSTANCE="tpg_input_v_frmbuf_wr_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xB0060000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xB006FFFF" INSTANCE="mipi_csi2_rx_v_proc_ss_csc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_ctrl"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0xB0070000" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0xB007FFFF" INSTANCE="hdmi_input_v_frmbuf_wr_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xB0080000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xB00BFFFF" INSTANCE="mipi_csi2_rx_v_proc_ss_scaler" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_ctrl"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0xB00C0000" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0xB00FFFFF" INSTANCE="hdmi_output_v_mix_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xB0100000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xB013FFFF" INSTANCE="hdmi_input_v_proc_ss_scaler" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_ctrl"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="vid_phy_controller_0"/>
        <PERIPHERAL INSTANCE="axi_intc_0"/>
        <PERIPHERAL INSTANCE="hdmi_ctl_iic"/>
        <PERIPHERAL INSTANCE="nv_small_64_v07_0"/>
        <PERIPHERAL INSTANCE="mipi_csi2_rx_mipi_csi2_rx_subsystem_0"/>
        <PERIPHERAL INSTANCE="hdmi_output_v_hdmi_tx_ss_0"/>
        <PERIPHERAL INSTANCE="sensor_iic"/>
        <PERIPHERAL INSTANCE="hdmi_input_v_hdmi_rx_ss_0"/>
        <PERIPHERAL INSTANCE="tpg_input_v_tc_1"/>
        <PERIPHERAL INSTANCE="mipi_csi2_rx_v_gamma_lut_0"/>
        <PERIPHERAL INSTANCE="mipi_csi2_rx_v_frmbuf_wr_0"/>
        <PERIPHERAL INSTANCE="tpg_input_v_tpg_1"/>
        <PERIPHERAL INSTANCE="mipi_csi2_rx_v_demosaic_0"/>
        <PERIPHERAL INSTANCE="tpg_input_v_frmbuf_wr_0"/>
        <PERIPHERAL INSTANCE="mipi_csi2_rx_v_proc_ss_csc"/>
        <PERIPHERAL INSTANCE="hdmi_input_v_frmbuf_wr_0"/>
        <PERIPHERAL INSTANCE="mipi_csi2_rx_v_proc_ss_scaler"/>
        <PERIPHERAL INSTANCE="hdmi_output_v_mix_0"/>
        <PERIPHERAL INSTANCE="hdmi_input_v_proc_ss_scaler"/>
      </PERIPHERALS>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
