-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    in_elem_0_0_0_0_0_val : IN STD_LOGIC_VECTOR (5 downto 0);
    in_elem_0_1_0_0_0_val : IN STD_LOGIC_VECTOR (5 downto 0);
    layer5_out_din : OUT STD_LOGIC_VECTOR (75 downto 0);
    layer5_out_full_n : IN STD_LOGIC;
    layer5_out_write : OUT STD_LOGIC;
    layer5_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
    layer5_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
    layer5_out_blk_n : OUT STD_LOGIC );
end;


architecture behav of myproject_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (16 downto 0) := "00000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (16 downto 0) := "00000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (16 downto 0) := "00000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (16 downto 0) := "00001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (16 downto 0) := "00010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (16 downto 0) := "00100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (16 downto 0) := "01000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_210 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_208 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_211 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_209 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_220 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_218 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_221 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_219 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_230 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_228 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_231 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_229 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_212 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_213 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_222 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_223 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_232 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_233 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_214 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_215 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_224 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_225 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_234 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_235 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_216 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_217 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_226 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_227 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal sX_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sY_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal icmp_ln284_reg_611 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln284_4_reg_658 : STD_LOGIC_VECTOR (0 downto 0);
    signal sX_4_load_reg_606 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op81_write_state18 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter1_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal icmp_ln284_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln284_12_fu_446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln284_12_reg_616 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal add_ln303_fu_452_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln303_reg_621 : STD_LOGIC_VECTOR (31 downto 0);
    signal sY_4_load_reg_627 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal icmp_ln284_10_fu_466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln284_10_reg_633 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln284_11_fu_482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln284_11_reg_638 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln303_fu_488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln303_reg_643 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln318_fu_500_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln318_reg_647 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln307_fu_505_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln307_reg_652 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln284_4_fu_515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal icmp_ln307_fu_542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln307_reg_662 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln313_fu_547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln313_reg_666 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln313_fu_564_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln313_reg_671 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal res_out_reg_676 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal res_out_1_reg_681 : STD_LOGIC_VECTOR (18 downto 0);
    signal res_out_2_reg_686 : STD_LOGIC_VECTOR (18 downto 0);
    signal res_out_3_reg_691 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_ap_start : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_ap_done : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_ap_idle : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_ap_ready : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_ap_ce : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_210_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_210_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_208 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_208_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_211_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_211_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_209 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_209_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_220_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_220_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_218 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_218_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_221_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_221_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_219 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_219_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_230_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_230_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_228 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_228_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_231_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_231_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_229 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_229_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_212_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_212_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_213_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_213_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_222_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_222_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_223_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_223_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_232_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_232_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_233_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_233_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_214_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_214_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_215_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_215_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_224_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_224_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_225_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_225_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_234_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_234_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_235_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_235_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_216_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_216_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_217_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_217_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_226_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_226_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_227_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_227_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246_o_ap_vld : STD_LOGIC;
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247_o_ap_vld : STD_LOGIC;
    signal ap_block_state18_pp0_stage0_iter1_ignore_call3_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp21 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp30 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp21_grp0 : BOOLEAN;
    signal grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_fu_318_ap_return_0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_fu_318_ap_return_1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_fu_318_ap_return_2 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_fu_318_ap_return_3 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_fu_318_ap_ce : STD_LOGIC;
    signal ap_predicate_op44_call_state3 : BOOLEAN;
    signal ap_predicate_op53_call_state4 : BOOLEAN;
    signal ap_predicate_op57_call_state5 : BOOLEAN;
    signal ap_predicate_op61_call_state6 : BOOLEAN;
    signal ap_predicate_op65_call_state7 : BOOLEAN;
    signal ap_predicate_op66_call_state8 : BOOLEAN;
    signal ap_predicate_op67_call_state9 : BOOLEAN;
    signal ap_predicate_op68_call_state10 : BOOLEAN;
    signal ap_predicate_op70_call_state12 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp44 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_ignoreCallOp53 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_ignoreCallOp57 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage5_11001_ignoreCallOp61 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage6_11001_ignoreCallOp65 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage7_11001_ignoreCallOp66 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage8_11001_ignoreCallOp67 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage9_11001_ignoreCallOp68 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage10_11001_ignoreCallOp69 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage11_11001_ignoreCallOp70 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage12_11001_ignoreCallOp71 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage13_11001_ignoreCallOp72 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_pp0_stage14_11001_ignoreCallOp73 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_pp0_stage15_11001_ignoreCallOp74 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_pp0_stage16_11001_ignoreCallOp75 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_storemerge_reg_183 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp21_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_ignoreCallOp30 : BOOLEAN;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_pp0_stage2_ignoreCallOp44 : BOOLEAN;
    signal ap_block_pp0_stage3_ignoreCallOp53 : BOOLEAN;
    signal ap_block_pp0_stage4_ignoreCallOp57 : BOOLEAN;
    signal ap_block_pp0_stage5_ignoreCallOp61 : BOOLEAN;
    signal ap_block_pp0_stage6_ignoreCallOp65 : BOOLEAN;
    signal ap_block_pp0_stage8_ignoreCallOp67 : BOOLEAN;
    signal ap_block_pp0_stage9_ignoreCallOp68 : BOOLEAN;
    signal ap_block_pp0_stage7_ignoreCallOp66 : BOOLEAN;
    signal ap_block_pp0_stage11_ignoreCallOp70 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal tmp_451_fu_436_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_450_fu_472_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal select_ln318_fu_493_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal and_ln284_fu_511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal select_ln313_fu_557_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_1058 : BOOLEAN;
    signal ap_condition_827 : BOOLEAN;
    signal ap_condition_1066 : BOOLEAN;
    signal ap_condition_1070 : BOOLEAN;
    signal ap_condition_1064 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        in_elem_0_0_0_0_0_val : IN STD_LOGIC_VECTOR (5 downto 0);
        in_elem_0_1_0_0_0_val : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47_i : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47_o_ap_vld : OUT STD_LOGIC;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49 : OUT STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49_ap_vld : OUT STD_LOGIC;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_i : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_o_ap_vld : OUT STD_LOGIC;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48 : OUT STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_210_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_210_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_210_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_208 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_208_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_211_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_211_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_211_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_209 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_209_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_220_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_220_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_220_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_218 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_218_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_221_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_221_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_221_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_219 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_219_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_230_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_230_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_230_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_228 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_228_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_231_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_231_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_231_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_229 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_229_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239_ap_vld : OUT STD_LOGIC;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_i : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_o_ap_vld : OUT STD_LOGIC;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_i : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_212_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_212_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_212_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_213_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_213_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_213_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_222_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_222_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_222_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_223_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_223_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_223_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_232_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_232_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_232_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_233_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_233_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_233_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243_o_ap_vld : OUT STD_LOGIC;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_i : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_o_ap_vld : OUT STD_LOGIC;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_i : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_214_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_214_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_214_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_215_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_215_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_215_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_224_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_224_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_224_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_225_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_225_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_225_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_234_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_234_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_234_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_235_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_235_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_235_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245_o_ap_vld : OUT STD_LOGIC;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_i : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_o_ap_vld : OUT STD_LOGIC;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_i : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_216_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_216_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_216_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_217_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_217_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_217_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_226_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_226_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_226_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_227_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_227_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_227_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246_o_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247_i : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247_o_ap_vld : OUT STD_LOGIC );
    end component;


    component myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49 : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48 : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47 : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46 : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45 : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44 : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43 : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42 : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41 : IN STD_LOGIC_VECTOR (5 downto 0);
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_208 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_209 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_210 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_211 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_212 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_213 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_214 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_215 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_216 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_217 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_218 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_219 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_220 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_221 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_222 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_223 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_224 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_225 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_226 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_227 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_228 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_229 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_230 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_231 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_232 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_233 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_234 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_235 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247 : IN STD_LOGIC_VECTOR (5 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (18 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (18 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (18 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194 : component myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_ap_start,
        ap_done => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_ap_done,
        ap_idle => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_ap_idle,
        ap_ready => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_ap_ready,
        ap_ce => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_ap_ce,
        in_elem_0_0_0_0_0_val => in_elem_0_0_0_0_0_val,
        in_elem_0_1_0_0_0_val => in_elem_0_1_0_0_0_val,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47_i => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47_o,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47_o_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49 => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_i => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_o,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_o_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48 => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_210_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_210,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_210_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_210_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_210_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_210_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_208 => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_208,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_208_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_208_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_211_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_211,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_211_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_211_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_211_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_211_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_209 => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_209,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_209_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_209_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_220_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_220,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_220_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_220_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_220_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_220_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_218 => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_218,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_218_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_218_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_221_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_221,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_221_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_221_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_221_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_221_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_219 => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_219,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_219_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_219_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_230_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_230,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_230_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_230_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_230_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_230_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_228 => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_228,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_228_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_228_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_231_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_231,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_231_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_231_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_231_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_231_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_229 => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_229,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_229_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_229_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238 => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239 => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_i => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_o,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_o_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_i => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_o,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_212_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_212,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_212_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_212_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_212_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_212_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_213_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_213,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_213_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_213_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_213_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_213_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_222_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_222,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_222_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_222_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_222_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_222_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_223_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_223,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_223_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_223_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_223_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_223_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_232_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_232,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_232_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_232_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_232_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_232_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_233_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_233,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_233_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_233_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_233_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_233_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243_o_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_i => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_o,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_o_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_i => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_o,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_214_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_214,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_214_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_214_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_214_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_214_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_215_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_215,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_215_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_215_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_215_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_215_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_224_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_224,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_224_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_224_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_224_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_224_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_225_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_225,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_225_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_225_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_225_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_225_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_234_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_234,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_234_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_234_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_234_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_234_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_235_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_235,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_235_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_235_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_235_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_235_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245_o_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_i => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_o,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_o_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_i => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_o,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_216_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_216,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_216_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_216_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_216_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_216_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_217_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_217,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_217_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_217_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_217_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_217_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_226_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_226,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_226_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_226_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_226_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_226_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_227_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_227,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_227_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_227_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_227_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_227_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246_o_ap_vld,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247_i => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247_o => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247_o,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247_o_ap_vld => grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247_o_ap_vld);

    grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_fu_318 : component myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40 => void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_208 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_208,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_209 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_209,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_210 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_210,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_211 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_211,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_212 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_212,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_213 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_213,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_214 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_214,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_215 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_215,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_216 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_216,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_217 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_217,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_218 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_218,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_219 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_219,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_220 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_220,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_221 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_221,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_222 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_222,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_223 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_223,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_224 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_224,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_225 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_225,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_226 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_226,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_227 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_227,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_228 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_228,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_229 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_229,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_230 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_230,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_231 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_231,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_232 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_232,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_233 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_233,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_234 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_234,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_235 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_235,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247 => p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247,
        ap_return_0 => grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_fu_318_ap_return_0,
        ap_return_1 => grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_fu_318_ap_return_1,
        ap_return_2 => grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_fu_318_ap_return_2,
        ap_return_3 => grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_fu_318_ap_return_3,
        ap_ce => grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_fu_318_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage16_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_storemerge_reg_183_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1058)) then
                if ((icmp_ln307_reg_662 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_storemerge_reg_183 <= ap_const_lv32_0;
                elsif ((icmp_ln307_reg_662 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_storemerge_reg_183 <= add_ln313_reg_671;
                end if;
            end if; 
        end if;
    end process;

    pX_4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_827)) then
                if ((icmp_ln303_reg_643 = ap_const_lv1_1)) then 
                    pX_4 <= ap_const_lv32_0;
                elsif ((icmp_ln303_reg_643 = ap_const_lv1_0)) then 
                    pX_4 <= add_ln303_reg_621;
                end if;
            end if; 
        end if;
    end process;

    pY_4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1064)) then
                if ((ap_const_boolean_1 = ap_condition_1070)) then 
                    pY_4 <= add_ln307_reg_652;
                elsif ((ap_const_boolean_1 = ap_condition_1066)) then 
                    pY_4 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    sX_4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_827)) then
                if ((icmp_ln303_reg_643 = ap_const_lv1_1)) then 
                    sX_4 <= ap_const_lv32_0;
                elsif ((icmp_ln303_reg_643 = ap_const_lv1_0)) then 
                    sX_4 <= add_ln318_reg_647;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln303_reg_621 <= add_ln303_fu_452_p2;
                icmp_ln284_12_reg_616 <= icmp_ln284_12_fu_446_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                add_ln307_reg_652 <= add_ln307_fu_505_p2;
                add_ln318_reg_647 <= add_ln318_fu_500_p2;
                icmp_ln284_10_reg_633 <= icmp_ln284_10_fu_466_p2;
                icmp_ln284_11_reg_638 <= icmp_ln284_11_fu_482_p2;
                icmp_ln303_reg_643 <= icmp_ln303_fu_488_p2;
                sY_4_load_reg_627 <= sY_4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                add_ln313_reg_671 <= add_ln313_fu_564_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                and_ln284_4_reg_658 <= and_ln284_4_fu_515_p2;
                icmp_ln307_reg_662 <= icmp_ln307_fu_542_p2;
                icmp_ln313_reg_666 <= icmp_ln313_fu_547_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln284_reg_611 <= icmp_ln284_fu_426_p2;
                sX_4_load_reg_606 <= sX_4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_208_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_208 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_208;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_209_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_209 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_209;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_210_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_210 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_210_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_211_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_211 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_211_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_212_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_212 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_212_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_213_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_213 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_213_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_214_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_214 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_214_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_215_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_215 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_215_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_216_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_216 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_216_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_217_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_217 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_217_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_218_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_218 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_218;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_219_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_219 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_219;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_220_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_220 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_220_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_221_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_221 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_221_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_222_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_222 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_222_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_223_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_223 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_223_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_224_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_224 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_224_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_225_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_225 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_225_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_226_o_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_226 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_226_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_227_o_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_227 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_227_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_228_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_228 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_228;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_229_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_229 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_229;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_230_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_230 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_230_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_231_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_231 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_231_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_232_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_232 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_232_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_233_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_233 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_233_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_234_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_234 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_234_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_235_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_235 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_235_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236_o_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237_o_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246_o_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247_o_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then
                res_out_1_reg_681 <= grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_fu_318_ap_return_1;
                res_out_2_reg_686 <= grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_fu_318_ap_return_2;
                res_out_3_reg_691 <= grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_fu_318_ap_return_3;
                res_out_reg_676 <= grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_fu_318_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_ce) and (icmp_ln303_reg_643 = ap_const_lv1_1))) then
                sY_4 <= ap_phi_reg_pp0_iter0_storemerge_reg_183;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49 <= grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage16_subdone, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_idle_pp0_1to1 = ap_const_logic_1) and (ap_start = ap_const_logic_0))) and (ap_reset_idle_pp0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln303_fu_452_p2 <= std_logic_vector(unsigned(pX_4) + unsigned(ap_const_lv32_1));
    add_ln307_fu_505_p2 <= std_logic_vector(unsigned(pY_4) + unsigned(ap_const_lv32_1));
    add_ln313_fu_564_p2 <= std_logic_vector(unsigned(sY_4_load_reg_627) + unsigned(select_ln313_fu_557_p3));
    add_ln318_fu_500_p2 <= std_logic_vector(unsigned(sX_4_load_reg_606) + unsigned(select_ln318_fu_493_p3));
    and_ln284_4_fu_515_p2 <= (icmp_ln284_10_reg_633 and and_ln284_fu_511_p2);
    and_ln284_fu_511_p2 <= (icmp_ln284_12_reg_616 and icmp_ln284_11_reg_638);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state18_pp0_stage0_iter1_grp1)
    begin
                ap_block_pp0_stage0_01001_grp1 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_pp0_stage0_iter1_grp1));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state18_pp0_stage0_iter1_grp1)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_pp0_stage0_iter1_grp1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp21_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state18_pp0_stage0_iter1_ignore_call3_grp1)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp21 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_pp0_stage0_iter1_ignore_call3_grp1));
    end process;

        ap_block_pp0_stage0_11001_ignoreCallOp21_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp21_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_ce, ap_block_state18_pp0_stage0_iter1_grp1)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_pp0_stage0_iter1_grp1)));
    end process;


    ap_block_pp0_stage0_subdone_grp0_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage0_subdone_grp0 <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001_ignoreCallOp69 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage10_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage11_11001_ignoreCallOp70 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_ignoreCallOp70 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage11_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage12_11001_ignoreCallOp71 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage12_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage13_11001_ignoreCallOp72 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage13_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage14_11001_ignoreCallOp73 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage14_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage15_11001_ignoreCallOp74 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage15_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_11001_ignoreCallOp75 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage16_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage16_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001_ignoreCallOp30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_ignoreCallOp30 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage1_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001_ignoreCallOp44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_ignoreCallOp44 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage2_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001_ignoreCallOp53 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_ignoreCallOp53 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage3_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001_ignoreCallOp57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_ignoreCallOp57 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage4_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001_ignoreCallOp61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_ignoreCallOp61 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage5_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage6_11001_ignoreCallOp65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_ignoreCallOp65 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage6_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage7_11001_ignoreCallOp66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_ignoreCallOp66 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage7_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage8_11001_ignoreCallOp67 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_ignoreCallOp67 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage8_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage9_11001_ignoreCallOp68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_ignoreCallOp68 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage9_subdone <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_block_state18_pp0_stage0_iter1_grp1_assign_proc : process(layer5_out_full_n, ap_predicate_op81_write_state18)
    begin
                ap_block_state18_pp0_stage0_iter1_grp1 <= ((layer5_out_full_n = ap_const_logic_0) and (ap_predicate_op81_write_state18 = ap_const_boolean_1));
    end process;


    ap_block_state18_pp0_stage0_iter1_ignore_call3_grp1_assign_proc : process(layer5_out_full_n, ap_predicate_op81_write_state18)
    begin
                ap_block_state18_pp0_stage0_iter1_ignore_call3_grp1 <= ((layer5_out_full_n = ap_const_logic_0) and (ap_predicate_op81_write_state18 = ap_const_boolean_1));
    end process;


    ap_condition_1058_assign_proc : process(ap_ce, ap_enable_reg_pp0_iter0_reg, icmp_ln303_reg_643, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
                ap_condition_1058 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce) and (icmp_ln303_reg_643 = ap_const_lv1_1));
    end process;


    ap_condition_1064_assign_proc : process(ap_ce, ap_enable_reg_pp0_iter0_reg, icmp_ln303_reg_643)
    begin
                ap_condition_1064 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln303_reg_643 = ap_const_lv1_1));
    end process;


    ap_condition_1066_assign_proc : process(icmp_ln307_reg_662, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
                ap_condition_1066 <= ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln307_reg_662 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_1070_assign_proc : process(icmp_ln307_reg_662, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_1070 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln307_reg_662 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_827_assign_proc : process(ap_ce, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_827 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op44_call_state3_assign_proc : process(icmp_ln284_reg_611, and_ln284_4_fu_515_p2)
    begin
                ap_predicate_op44_call_state3 <= ((ap_const_lv1_1 = and_ln284_4_fu_515_p2) and (icmp_ln284_reg_611 = ap_const_lv1_1));
    end process;


    ap_predicate_op53_call_state4_assign_proc : process(icmp_ln284_reg_611, and_ln284_4_reg_658)
    begin
                ap_predicate_op53_call_state4 <= ((ap_const_lv1_1 = and_ln284_4_reg_658) and (icmp_ln284_reg_611 = ap_const_lv1_1));
    end process;


    ap_predicate_op57_call_state5_assign_proc : process(icmp_ln284_reg_611, and_ln284_4_reg_658)
    begin
                ap_predicate_op57_call_state5 <= ((ap_const_lv1_1 = and_ln284_4_reg_658) and (icmp_ln284_reg_611 = ap_const_lv1_1));
    end process;


    ap_predicate_op61_call_state6_assign_proc : process(icmp_ln284_reg_611, and_ln284_4_reg_658)
    begin
                ap_predicate_op61_call_state6 <= ((ap_const_lv1_1 = and_ln284_4_reg_658) and (icmp_ln284_reg_611 = ap_const_lv1_1));
    end process;


    ap_predicate_op65_call_state7_assign_proc : process(icmp_ln284_reg_611, and_ln284_4_reg_658)
    begin
                ap_predicate_op65_call_state7 <= ((ap_const_lv1_1 = and_ln284_4_reg_658) and (icmp_ln284_reg_611 = ap_const_lv1_1));
    end process;


    ap_predicate_op66_call_state8_assign_proc : process(icmp_ln284_reg_611, and_ln284_4_reg_658)
    begin
                ap_predicate_op66_call_state8 <= ((ap_const_lv1_1 = and_ln284_4_reg_658) and (icmp_ln284_reg_611 = ap_const_lv1_1));
    end process;


    ap_predicate_op67_call_state9_assign_proc : process(icmp_ln284_reg_611, and_ln284_4_reg_658)
    begin
                ap_predicate_op67_call_state9 <= ((ap_const_lv1_1 = and_ln284_4_reg_658) and (icmp_ln284_reg_611 = ap_const_lv1_1));
    end process;


    ap_predicate_op68_call_state10_assign_proc : process(icmp_ln284_reg_611, and_ln284_4_reg_658)
    begin
                ap_predicate_op68_call_state10 <= ((ap_const_lv1_1 = and_ln284_4_reg_658) and (icmp_ln284_reg_611 = ap_const_lv1_1));
    end process;


    ap_predicate_op70_call_state12_assign_proc : process(icmp_ln284_reg_611, and_ln284_4_reg_658)
    begin
                ap_predicate_op70_call_state12 <= ((ap_const_lv1_1 = and_ln284_4_reg_658) and (icmp_ln284_reg_611 = ap_const_lv1_1));
    end process;


    ap_predicate_op81_write_state18_assign_proc : process(icmp_ln284_reg_611, and_ln284_4_reg_658)
    begin
                ap_predicate_op81_write_state18 <= ((ap_const_lv1_1 = and_ln284_4_reg_658) and (icmp_ln284_reg_611 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage16_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_idle_pp0_0to0 = ap_const_logic_1) and (ap_start = ap_const_logic_0))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_fu_318_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage16, ap_ce, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage2_11001_ignoreCallOp44, ap_block_pp0_stage3_11001_ignoreCallOp53, ap_block_pp0_stage4_11001_ignoreCallOp57, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage5_11001_ignoreCallOp61, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage6_11001_ignoreCallOp65, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage7_11001_ignoreCallOp66, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage8_11001_ignoreCallOp67, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage9_11001_ignoreCallOp68, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage10_11001_ignoreCallOp69, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage11_11001_ignoreCallOp70, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage12_11001_ignoreCallOp71, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage13_11001_ignoreCallOp72, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage14_11001_ignoreCallOp73, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage15_11001_ignoreCallOp74, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage16_11001_ignoreCallOp75)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_boolean_0 = ap_block_pp0_stage16_11001_ignoreCallOp75) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001_ignoreCallOp74) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001_ignoreCallOp73) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001_ignoreCallOp72) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001_ignoreCallOp71) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001_ignoreCallOp70) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001_ignoreCallOp69) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001_ignoreCallOp68) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001_ignoreCallOp67) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001_ignoreCallOp66) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001_ignoreCallOp65) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001_ignoreCallOp61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001_ignoreCallOp57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001_ignoreCallOp53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp44) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))))) then 
            grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_fu_318_ap_ce <= ap_const_logic_1;
        else 
            grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_fu_318_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001_ignoreCallOp30, ap_block_pp0_stage0_11001_ignoreCallOp21_grp0)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp30) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp21_grp0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))))) then 
            grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_ap_ce <= ap_const_logic_1;
        else 
            grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_grp0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_ap_start <= ap_const_logic_1;
        else 
            grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln284_10_fu_466_p2 <= "1" when (sY_4 = ap_const_lv32_4) else "0";
    icmp_ln284_11_fu_482_p2 <= "1" when (signed(tmp_450_fu_472_p4) > signed(ap_const_lv30_0)) else "0";
    icmp_ln284_12_fu_446_p2 <= "1" when (signed(tmp_451_fu_436_p4) > signed(ap_const_lv30_0)) else "0";
    icmp_ln284_fu_426_p2 <= "1" when (sX_4 = ap_const_lv32_4) else "0";
    icmp_ln303_fu_488_p2 <= "1" when (add_ln303_reg_621 = ap_const_lv32_1E) else "0";
    icmp_ln307_fu_542_p2 <= "1" when (add_ln307_reg_652 = ap_const_lv32_1E) else "0";
    icmp_ln313_fu_547_p2 <= "1" when (sY_4_load_reg_627 = ap_const_lv32_4) else "0";

    layer5_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, layer5_out_full_n, ap_block_pp0_stage0_grp1, icmp_ln284_reg_611, and_ln284_4_reg_658)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln284_4_reg_658) and (icmp_ln284_reg_611 = ap_const_lv1_1))) then 
            layer5_out_blk_n <= layer5_out_full_n;
        else 
            layer5_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer5_out_din <= (((res_out_3_reg_691 & res_out_2_reg_686) & res_out_1_reg_681) & res_out_reg_676);

    layer5_out_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_ce, ap_predicate_op81_write_state18, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op81_write_state18 = ap_const_boolean_1))) then 
            layer5_out_write <= ap_const_logic_1;
        else 
            layer5_out_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln313_fu_557_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln313_reg_666(0) = '1') else 
        ap_const_lv32_1;
    select_ln318_fu_493_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln284_reg_611(0) = '1') else 
        ap_const_lv32_1;
    tmp_450_fu_472_p4 <= pY_4(31 downto 2);
    tmp_451_fu_436_p4 <= pX_4(31 downto 2);
end behav;
