Analysis & Synthesis report for VitaPolyOne
Sat May 23 13:24:28 2015
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat May 23 13:24:28 2015         ;
; Quartus II 32-bit Version          ; 11.1 Build 173 11/01/2011 SJ Full Version ;
; Revision Name                      ; VitaPolyOne                               ;
; Top-level Entity Name              ; VitaPolyOne                               ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; N/A until Partition Merge                 ;
;     Total combinational functions  ; N/A until Partition Merge                 ;
;     Dedicated logic registers      ; N/A until Partition Merge                 ;
; Total registers                    ; N/A until Partition Merge                 ;
; Total pins                         ; N/A until Partition Merge                 ;
; Total virtual pins                 ; N/A until Partition Merge                 ;
; Total memory bits                  ; N/A until Partition Merge                 ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                 ;
; Total PLLs                         ; N/A until Partition Merge                 ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                                      ; VitaPolyOne        ; VitaPolyOne        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 173 11/01/2011 SJ Full Version
    Info: Processing started: Sat May 23 13:24:27 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VitaPolyOne -c VitaPolyOne
Warning (125092): Tcl Script File snare.qip not found
    Info (125063): set_global_assignment -name QIP_FILE snare.qip
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10229): Verilog HDL Expression warning at voice.v(84): truncated literal to match 11 bits
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/voice.v
    Info (12023): Found entity 1: voice
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/vca_pwm8dac1.v
    Info (12023): Found entity 1: vca_pwm8dac1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/svca.v
    Info (12023): Found entity 1: svca
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/dds.v
    Info (12023): Found entity 1: dds
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/rndx.v
    Info (12023): Found entity 1: rndx
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/powerup_reset.v
    Info (12023): Found entity 1: powerup_reset
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/opencores/uart/uart_rx.v
    Info (12023): Found entity 1: uart_rx
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/opencores/uart/baud_gen.v
    Info (12023): Found entity 1: baud_gen
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/vca8.v
    Info (12023): Found entity 1: vca8
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/udsdac1.v
    Info (12023): Found entity 1: udsdac1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/sin.v
    Info (12023): Found entity 1: sin
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/rnd8dac1.v
    Info (12023): Found entity 1: rnd8dac1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/rnd8.v
    Info (12023): Found entity 1: rnd8
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/rnd1.v
    Info (12023): Found entity 1: rnd1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/reg32.v
    Info (12023): Found entity 1: reg32
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/reg14w.v
    Info (12023): Found entity 1: reg14w
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/reg14.v
    Info (12023): Found entity 1: reg14
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/reg7.v
    Info (12023): Found entity 1: reg7
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/reg1.v
    Info (12023): Found entity 1: reg1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/reg_rs.v
    Info (12023): Found entity 1: reg_rs
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/pwm8dac1.v
    Info (12023): Found entity 1: pwm8dac1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/note2dds_3st_gen.v
    Info (12023): Found entity 1: note2dds_3st_gen
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/note2dds_2st_gen.v
    Info (12023): Found entity 1: note2dds_2st_gen
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/note2dds_1st_gen.v
    Info (12023): Found entity 1: note2dds_1st_gen
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/note2dds.v
    Info (12023): Found entity 1: note2dds
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/note_pitch2dds_2st_gen.v
    Info (12023): Found entity 1: note_pitch2dds_2st_gen
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/note_pitch2dds_1st_gen.v
    Info (12023): Found entity 1: note_pitch2dds_1st_gen
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/note_pitch2dds.v
    Info (12023): Found entity 1: note_pitch2dds
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/mov.v
    Info (12023): Found entity 1: mov
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/midi_in.v
    Info (12023): Found entity 1: midi_in
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/lin2exp_t.v
    Info (12023): Found entity 1: lin2exp_t
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/lin2exp.v
    Info (12023): Found entity 1: lin2exp
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/frq1divmod1.v
    Info (12023): Found entity 1: frq1divmod1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/fpga4fun_ds8dac1.v
    Info (12023): Found entity 1: fpga4fun_ds8dac1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/ds8dac1.v
    Info (12023): Found entity 1: ds8dac1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/dds32.v
    Info (12023): Found entity 1: dds32
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/adsr32.v
    Info (12023): Found entity 1: adsr32
Info (12021): Found 1 design units, including 1 entities, in source file nco.v
    Info (12023): Found entity 1: nco
Info (12021): Found 1 design units, including 1 entities, in source file vitapolyone.v
    Info (12023): Found entity 1: VitaPolyOne
Info (12021): Found 1 design units, including 1 entities, in source file snar.v
    Info (12023): Found entity 1: snar
Info (12021): Found 1 design units, including 1 entities, in source file bass.v
    Info (12023): Found entity 1: bass
Info (12021): Found 1 design units, including 1 entities, in source file ohat.v
    Info (12023): Found entity 1: ohat
Info (12021): Found 1 design units, including 1 entities, in source file sine.v
    Info (12023): Found entity 1: sine
Info (12021): Found 1 design units, including 1 entities, in source file supersaw.v
    Info (12023): Found entity 1: supersaw
Info (12021): Found 1 design units, including 1 entities, in source file detune_rom.v
    Info (12023): Found entity 1: detune_rom
Warning (10236): Verilog HDL Implicit Net warning at voice.v(103): created implicit net for "rnd_ph_shift8"
Error (10137): Verilog HDL Procedural Assignment error at midi_in.v(40): object "chan" on left-hand side of assignment must have a variable data type File: D:/FPGA_Projects/fpga-synth(git)/modules/midi_in.v Line: 40
Error (10137): Verilog HDL Procedural Assignment error at midi_in.v(41): object "note" on left-hand side of assignment must have a variable data type File: D:/FPGA_Projects/fpga-synth(git)/modules/midi_in.v Line: 41
Error (10137): Verilog HDL Procedural Assignment error at midi_in.v(42): object "velocity" on left-hand side of assignment must have a variable data type File: D:/FPGA_Projects/fpga-synth(git)/modules/midi_in.v Line: 42
Error (10137): Verilog HDL Procedural Assignment error at midi_in.v(43): object "lsb" on left-hand side of assignment must have a variable data type File: D:/FPGA_Projects/fpga-synth(git)/modules/midi_in.v Line: 43
Error (10137): Verilog HDL Procedural Assignment error at midi_in.v(44): object "msb" on left-hand side of assignment must have a variable data type File: D:/FPGA_Projects/fpga-synth(git)/modules/midi_in.v Line: 44
Error (10137): Verilog HDL Procedural Assignment error at midi_in.v(45): object "ch_message" on left-hand side of assignment must have a variable data type File: D:/FPGA_Projects/fpga-synth(git)/modules/midi_in.v Line: 45
Error (10137): Verilog HDL Procedural Assignment error at midi_in.v(78): object "chan" on left-hand side of assignment must have a variable data type File: D:/FPGA_Projects/fpga-synth(git)/modules/midi_in.v Line: 78
Error (10137): Verilog HDL Procedural Assignment error at midi_in.v(79): object "note" on left-hand side of assignment must have a variable data type File: D:/FPGA_Projects/fpga-synth(git)/modules/midi_in.v Line: 79
Error (10137): Verilog HDL Procedural Assignment error at midi_in.v(80): object "velocity" on left-hand side of assignment must have a variable data type File: D:/FPGA_Projects/fpga-synth(git)/modules/midi_in.v Line: 80
Error (10137): Verilog HDL Procedural Assignment error at midi_in.v(81): object "lsb" on left-hand side of assignment must have a variable data type File: D:/FPGA_Projects/fpga-synth(git)/modules/midi_in.v Line: 81
Error (10137): Verilog HDL Procedural Assignment error at midi_in.v(82): object "msb" on left-hand side of assignment must have a variable data type File: D:/FPGA_Projects/fpga-synth(git)/modules/midi_in.v Line: 82
Error (10137): Verilog HDL Procedural Assignment error at midi_in.v(83): object "ch_message" on left-hand side of assignment must have a variable data type File: D:/FPGA_Projects/fpga-synth(git)/modules/midi_in.v Line: 83
Error (10137): Verilog HDL Procedural Assignment error at midi_in.v(106): object "chan" on left-hand side of assignment must have a variable data type File: D:/FPGA_Projects/fpga-synth(git)/modules/midi_in.v Line: 106
Error (10137): Verilog HDL Procedural Assignment error at midi_in.v(109): object "ch_message" on left-hand side of assignment must have a variable data type File: D:/FPGA_Projects/fpga-synth(git)/modules/midi_in.v Line: 109
Error (10137): Verilog HDL Procedural Assignment error at midi_in.v(111): object "note" on left-hand side of assignment must have a variable data type File: D:/FPGA_Projects/fpga-synth(git)/modules/midi_in.v Line: 111
Error (10137): Verilog HDL Procedural Assignment error at midi_in.v(113): object "velocity" on left-hand side of assignment must have a variable data type File: D:/FPGA_Projects/fpga-synth(git)/modules/midi_in.v Line: 113
Error (10137): Verilog HDL Procedural Assignment error at midi_in.v(115): object "ch_message" on left-hand side of assignment must have a variable data type File: D:/FPGA_Projects/fpga-synth(git)/modules/midi_in.v Line: 115
Error (10137): Verilog HDL Procedural Assignment error at midi_in.v(116): object "lsb" on left-hand side of assignment must have a variable data type File: D:/FPGA_Projects/fpga-synth(git)/modules/midi_in.v Line: 116
Error (10137): Verilog HDL Procedural Assignment error at midi_in.v(117): object "msb" on left-hand side of assignment must have a variable data type File: D:/FPGA_Projects/fpga-synth(git)/modules/midi_in.v Line: 117
Info (144001): Generated suppressed messages file D:/FPGA_Projects/fpga-synth(git)/examples/VitaPolyOne/VitaPolyOne.map.smsg
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 19 errors, 3 warnings
    Error: Peak virtual memory: 287 megabytes
    Error: Processing ended: Sat May 23 13:24:28 2015
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/FPGA_Projects/fpga-synth(git)/examples/VitaPolyOne/VitaPolyOne.map.smsg.


