

================================================================
== Vitis HLS Report for 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_198_3'
================================================================
* Date:           Mon Dec  5 17:43:05 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ecc_decoder_src
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.407 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      128|      128|  2.560 us|  2.560 us|  128|  128|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_198_3  |      126|      126|         2|          1|          1|   126|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     279|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|     173|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     173|     342|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |count_2_fu_125_p2        |         +|   0|  0|  39|          32|           1|
    |i_4_fu_139_p2            |         +|   0|  0|  14|           7|           1|
    |flag_2_fu_167_p2         |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln198_fu_107_p2     |      icmp|   0|  0|  10|           7|           2|
    |best_branch_2_fu_195_p3  |    select|   0|  0|  32|           1|          32|
    |best_branch_3_fu_173_p3  |    select|   0|  0|  32|           1|          32|
    |best_metric_2_fu_202_p3  |    select|   0|  0|  32|           1|          32|
    |best_metric_3_fu_180_p3  |    select|   0|  0|  32|           1|          32|
    |count_1_fu_131_p3        |    select|   0|  0|  32|           1|          32|
    |flag_1_fu_188_p3         |    select|   0|  0|   2|           1|           1|
    |temp_1_fu_209_p3         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 279|          86|         231|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |best_branch_fu_50        |   9|          2|   32|         64|
    |best_metric_1_fu_46      |   9|          2|   32|         64|
    |count_1_1_fu_54          |   9|          2|   32|         64|
    |i_2_fu_38                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  106|        212|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |best_branch_fu_50        |  32|   0|   32|          0|
    |best_metric_1_fu_46      |  32|   0|   32|          0|
    |count_1_1_fu_54          |  32|   0|   32|          0|
    |count_load_reg_284       |  32|   0|   32|          0|
    |empty_24_reg_289         |   1|   0|    1|          0|
    |flag_fu_34               |   1|   0|    1|          0|
    |i_2_fu_38                |   7|   0|    7|          0|
    |temp_fu_42               |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 173|   0|  173|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_198_3|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_198_3|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_198_3|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_198_3|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_198_3|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_198_3|  return value|
|best_metric                   |   in|   32|     ap_none|                                                  best_metric|        scalar|
|temp_trellis_metric_address0  |  out|    6|   ap_memory|                                          temp_trellis_metric|         array|
|temp_trellis_metric_ce0       |  out|    1|   ap_memory|                                          temp_trellis_metric|         array|
|temp_trellis_metric_q0        |   in|   32|   ap_memory|                                          temp_trellis_metric|         array|
|best_branch_out               |  out|   32|      ap_vld|                                              best_branch_out|       pointer|
|best_branch_out_ap_vld        |  out|    1|      ap_vld|                                              best_branch_out|       pointer|
+------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

