#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18cff20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18e7120 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x18ddd40 .functor NOT 1, L_0x1916110, C4<0>, C4<0>, C4<0>;
L_0x1915ea0 .functor XOR 1, L_0x1915d40, L_0x1915e00, C4<0>, C4<0>;
L_0x1916000 .functor XOR 1, L_0x1915ea0, L_0x1915f60, C4<0>, C4<0>;
v0x19139a0_0 .net *"_ivl_10", 0 0, L_0x1915f60;  1 drivers
v0x1913aa0_0 .net *"_ivl_12", 0 0, L_0x1916000;  1 drivers
v0x1913b80_0 .net *"_ivl_2", 0 0, L_0x1915ca0;  1 drivers
v0x1913c40_0 .net *"_ivl_4", 0 0, L_0x1915d40;  1 drivers
v0x1913d20_0 .net *"_ivl_6", 0 0, L_0x1915e00;  1 drivers
v0x1913e50_0 .net *"_ivl_8", 0 0, L_0x1915ea0;  1 drivers
v0x1913f30_0 .net "a", 0 0, v0x1912400_0;  1 drivers
v0x1913fd0_0 .net "b", 0 0, v0x19124a0_0;  1 drivers
v0x1914070_0 .net "c", 0 0, v0x1912540_0;  1 drivers
v0x19141a0_0 .var "clk", 0 0;
v0x1914240_0 .net "d", 0 0, v0x19126b0_0;  1 drivers
v0x19142e0_0 .net "out_dut", 0 0, L_0x1915b40;  1 drivers
v0x1914380_0 .net "out_ref", 0 0, L_0x1915350;  1 drivers
v0x1914420_0 .var/2u "stats1", 159 0;
v0x19144c0_0 .var/2u "strobe", 0 0;
v0x1914560_0 .net "tb_match", 0 0, L_0x1916110;  1 drivers
v0x1914620_0 .net "tb_mismatch", 0 0, L_0x18ddd40;  1 drivers
v0x19147f0_0 .net "wavedrom_enable", 0 0, v0x19127a0_0;  1 drivers
v0x1914890_0 .net "wavedrom_title", 511 0, v0x1912840_0;  1 drivers
L_0x1915ca0 .concat [ 1 0 0 0], L_0x1915350;
L_0x1915d40 .concat [ 1 0 0 0], L_0x1915350;
L_0x1915e00 .concat [ 1 0 0 0], L_0x1915b40;
L_0x1915f60 .concat [ 1 0 0 0], L_0x1915350;
L_0x1916110 .cmp/eeq 1, L_0x1915ca0, L_0x1916000;
S_0x18e72b0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x18e7120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x18e7bc0 .functor NOT 1, v0x1912540_0, C4<0>, C4<0>, C4<0>;
L_0x18de600 .functor NOT 1, v0x19124a0_0, C4<0>, C4<0>, C4<0>;
L_0x1914aa0 .functor AND 1, L_0x18e7bc0, L_0x18de600, C4<1>, C4<1>;
L_0x1914b40 .functor NOT 1, v0x19126b0_0, C4<0>, C4<0>, C4<0>;
L_0x1914c70 .functor NOT 1, v0x1912400_0, C4<0>, C4<0>, C4<0>;
L_0x1914d70 .functor AND 1, L_0x1914b40, L_0x1914c70, C4<1>, C4<1>;
L_0x1914e50 .functor OR 1, L_0x1914aa0, L_0x1914d70, C4<0>, C4<0>;
L_0x1914f10 .functor AND 1, v0x1912400_0, v0x1912540_0, C4<1>, C4<1>;
L_0x1914fd0 .functor AND 1, L_0x1914f10, v0x19126b0_0, C4<1>, C4<1>;
L_0x1915090 .functor OR 1, L_0x1914e50, L_0x1914fd0, C4<0>, C4<0>;
L_0x1915200 .functor AND 1, v0x19124a0_0, v0x1912540_0, C4<1>, C4<1>;
L_0x1915270 .functor AND 1, L_0x1915200, v0x19126b0_0, C4<1>, C4<1>;
L_0x1915350 .functor OR 1, L_0x1915090, L_0x1915270, C4<0>, C4<0>;
v0x18ddfb0_0 .net *"_ivl_0", 0 0, L_0x18e7bc0;  1 drivers
v0x18de050_0 .net *"_ivl_10", 0 0, L_0x1914d70;  1 drivers
v0x1910bf0_0 .net *"_ivl_12", 0 0, L_0x1914e50;  1 drivers
v0x1910cb0_0 .net *"_ivl_14", 0 0, L_0x1914f10;  1 drivers
v0x1910d90_0 .net *"_ivl_16", 0 0, L_0x1914fd0;  1 drivers
v0x1910ec0_0 .net *"_ivl_18", 0 0, L_0x1915090;  1 drivers
v0x1910fa0_0 .net *"_ivl_2", 0 0, L_0x18de600;  1 drivers
v0x1911080_0 .net *"_ivl_20", 0 0, L_0x1915200;  1 drivers
v0x1911160_0 .net *"_ivl_22", 0 0, L_0x1915270;  1 drivers
v0x1911240_0 .net *"_ivl_4", 0 0, L_0x1914aa0;  1 drivers
v0x1911320_0 .net *"_ivl_6", 0 0, L_0x1914b40;  1 drivers
v0x1911400_0 .net *"_ivl_8", 0 0, L_0x1914c70;  1 drivers
v0x19114e0_0 .net "a", 0 0, v0x1912400_0;  alias, 1 drivers
v0x19115a0_0 .net "b", 0 0, v0x19124a0_0;  alias, 1 drivers
v0x1911660_0 .net "c", 0 0, v0x1912540_0;  alias, 1 drivers
v0x1911720_0 .net "d", 0 0, v0x19126b0_0;  alias, 1 drivers
v0x19117e0_0 .net "out", 0 0, L_0x1915350;  alias, 1 drivers
S_0x1911940 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x18e7120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1912400_0 .var "a", 0 0;
v0x19124a0_0 .var "b", 0 0;
v0x1912540_0 .var "c", 0 0;
v0x1912610_0 .net "clk", 0 0, v0x19141a0_0;  1 drivers
v0x19126b0_0 .var "d", 0 0;
v0x19127a0_0 .var "wavedrom_enable", 0 0;
v0x1912840_0 .var "wavedrom_title", 511 0;
S_0x1911be0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1911940;
 .timescale -12 -12;
v0x1911e40_0 .var/2s "count", 31 0;
E_0x18e2000/0 .event negedge, v0x1912610_0;
E_0x18e2000/1 .event posedge, v0x1912610_0;
E_0x18e2000 .event/or E_0x18e2000/0, E_0x18e2000/1;
E_0x18e2250 .event negedge, v0x1912610_0;
E_0x18cc9f0 .event posedge, v0x1912610_0;
S_0x1911f40 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1911940;
 .timescale -12 -12;
v0x1912140_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1912220 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1911940;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x19129a0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x18e7120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x19154b0 .functor OR 1, v0x1912400_0, v0x19124a0_0, C4<0>, C4<0>;
L_0x1915520 .functor AND 1, v0x1912540_0, v0x19126b0_0, C4<1>, C4<1>;
L_0x19155b0 .functor NOT 1, L_0x1915520, C4<0>, C4<0>, C4<0>;
L_0x1915670 .functor NOT 1, v0x19126b0_0, C4<0>, C4<0>, C4<0>;
L_0x1915820 .functor OR 1, v0x19124a0_0, L_0x1915670, C4<0>, C4<0>;
L_0x19158e0 .functor AND 1, L_0x19154b0, L_0x19155b0, C4<1>, C4<1>;
L_0x1915a30 .functor AND 1, L_0x19158e0, L_0x1915820, C4<1>, C4<1>;
L_0x1915b40 .functor NOT 1, L_0x1915a30, C4<0>, C4<0>, C4<0>;
v0x1912c90_0 .net *"_ivl_10", 0 0, L_0x19158e0;  1 drivers
v0x1912d70_0 .net *"_ivl_12", 0 0, L_0x1915a30;  1 drivers
v0x1912e50_0 .net *"_ivl_2", 0 0, L_0x1915520;  1 drivers
v0x1912f40_0 .net *"_ivl_6", 0 0, L_0x1915670;  1 drivers
v0x1913020_0 .net "a", 0 0, v0x1912400_0;  alias, 1 drivers
v0x1913160_0 .net "b", 0 0, v0x19124a0_0;  alias, 1 drivers
v0x1913250_0 .net "c", 0 0, v0x1912540_0;  alias, 1 drivers
v0x1913340_0 .net "d", 0 0, v0x19126b0_0;  alias, 1 drivers
v0x1913430_0 .net "out", 0 0, L_0x1915b40;  alias, 1 drivers
v0x19134f0_0 .net "w1", 0 0, L_0x19154b0;  1 drivers
v0x19135b0_0 .net "w2", 0 0, L_0x19155b0;  1 drivers
v0x1913670_0 .net "w3", 0 0, L_0x1915820;  1 drivers
S_0x19137d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x18e7120;
 .timescale -12 -12;
E_0x18e1da0 .event anyedge, v0x19144c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19144c0_0;
    %nor/r;
    %assign/vec4 v0x19144c0_0, 0;
    %wait E_0x18e1da0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1911940;
T_3 ;
    %fork t_1, S_0x1911be0;
    %jmp t_0;
    .scope S_0x1911be0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1911e40_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19126b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19124a0_0, 0;
    %assign/vec4 v0x1912400_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18cc9f0;
    %load/vec4 v0x1911e40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1911e40_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x19126b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19124a0_0, 0;
    %assign/vec4 v0x1912400_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x18e2250;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1912220;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18e2000;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1912400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19124a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912540_0, 0;
    %assign/vec4 v0x19126b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1911940;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x18e7120;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19141a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19144c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x18e7120;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x19141a0_0;
    %inv;
    %store/vec4 v0x19141a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x18e7120;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1912610_0, v0x1914620_0, v0x1913f30_0, v0x1913fd0_0, v0x1914070_0, v0x1914240_0, v0x1914380_0, v0x19142e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x18e7120;
T_7 ;
    %load/vec4 v0x1914420_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1914420_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1914420_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1914420_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1914420_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1914420_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1914420_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x18e7120;
T_8 ;
    %wait E_0x18e2000;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1914420_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1914420_0, 4, 32;
    %load/vec4 v0x1914560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1914420_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1914420_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1914420_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1914420_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1914380_0;
    %load/vec4 v0x1914380_0;
    %load/vec4 v0x19142e0_0;
    %xor;
    %load/vec4 v0x1914380_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1914420_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1914420_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1914420_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1914420_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/kmap2/iter2/response4/top_module.sv";
