
*** Running vivado
    with args -log design_1_video_cam_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_video_cam_0_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_video_cam_0_1.tcl -notrace
Command: synth_design -top design_1_video_cam_0_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4396 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 377.609 ; gain = 83.523
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_video_cam_0_1' [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/synth/design_1_video_cam_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'video_cam' [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ipshared/2717/new/video_cam.v:45]
INFO: [Synth 8-638] synthesizing module 'debounce_0' [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/debounce_0/synth/debounce_0.v:56]
INFO: [Synth 8-638] synthesizing module 'debounce' [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/debounce_0/debounce.v:23]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/debounce_0/debounce.v:23]
INFO: [Synth 8-256] done synthesizing module 'debounce_0' (2#1) [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/debounce_0/synth/debounce_0.v:56]
INFO: [Synth 8-638] synthesizing module 'ov7670_capture_0' [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/ov7670_capture_0/synth/ov7670_capture_0.v:56]
INFO: [Synth 8-638] synthesizing module 'ov7670_capture' [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/ov7670_capture_0/ov7670_capture.v:23]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/ov7670_capture_0/ov7670_capture.v:49]
INFO: [Synth 8-256] done synthesizing module 'ov7670_capture' (3#1) [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/ov7670_capture_0/ov7670_capture.v:23]
INFO: [Synth 8-256] done synthesizing module 'ov7670_capture_0' (4#1) [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/ov7670_capture_0/synth/ov7670_capture_0.v:56]
INFO: [Synth 8-638] synthesizing module 'I2C_AV_Config_0' [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/I2C_AV_Config_0/synth/I2C_AV_Config_0.v:56]
INFO: [Synth 8-638] synthesizing module 'I2C_AV_Config' [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/I2C_AV_Config_0/I2C_AV_Config.v:16]
	Parameter LUT_SIZE bound to: 193 - type: integer 
	Parameter CLK_Freq bound to: 25000000 - type: integer 
	Parameter I2C_Freq bound to: 10000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/I2C_AV_Config_0/I2C_AV_Config.v:103]
INFO: [Synth 8-638] synthesizing module 'I2C_OV7670_RGB444_Config' [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/I2C_AV_Config_0/I2C_OV7670_RGB444_Config.v:17]
	Parameter Read_DATA bound to: 0 - type: integer 
	Parameter SET_OV7670 bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'I2C_OV7670_RGB444_Config' (5#1) [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/I2C_AV_Config_0/I2C_OV7670_RGB444_Config.v:17]
INFO: [Synth 8-638] synthesizing module 'I2C_Controller' [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/I2C_AV_Config_0/I2C_Controller.v:16]
INFO: [Synth 8-256] done synthesizing module 'I2C_Controller' (6#1) [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/I2C_AV_Config_0/I2C_Controller.v:16]
INFO: [Synth 8-256] done synthesizing module 'I2C_AV_Config' (7#1) [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/I2C_AV_Config_0/I2C_AV_Config.v:16]
INFO: [Synth 8-256] done synthesizing module 'I2C_AV_Config_0' (8#1) [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/I2C_AV_Config_0/synth/I2C_AV_Config_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'video_cam' (9#1) [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ipshared/2717/new/video_cam.v:45]
INFO: [Synth 8-256] done synthesizing module 'design_1_video_cam_0_1' (10#1) [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/synth/design_1_video_cam_0_1.v:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 417.688 ; gain = 123.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 417.688 ; gain = 123.602
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/chenyueq/ece532_project/ece532_project.runs/design_1_video_cam_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/chenyueq/ece532_project/ece532_project.runs/design_1_video_cam_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 722.133 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 722.133 ; gain = 428.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 722.133 ; gain = 428.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/IIC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/btn_debounce. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/capture. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 722.133 ; gain = 428.047
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "o" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element c_reg was removed.  [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/debounce_0/debounce.v:33]
WARNING: [Synth 8-6014] Unused sequential element address_next_reg was removed.  [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/ov7670_capture_0/ov7670_capture.v:47]
WARNING: [Synth 8-6014] Unused sequential element SD_COUNTER_reg was removed.  [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/I2C_AV_Config_0/I2C_Controller.v:43]
WARNING: [Synth 8-6014] Unused sequential element LUT_INDEX_reg was removed.  [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/I2C_AV_Config_0/I2C_AV_Config.v:93]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 722.133 ; gain = 428.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	  62 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  59 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	  41 Input      1 Bit        Muxes := 5     
	  60 Input      1 Bit        Muxes := 7     
	  59 Input      1 Bit        Muxes := 1     
	  42 Input      1 Bit        Muxes := 4     
	  19 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ov7670_capture 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module I2C_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	  62 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  59 Input      5 Bit        Muxes := 1     
	  41 Input      1 Bit        Muxes := 5     
	  60 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 30    
	  59 Input      1 Bit        Muxes := 1     
	  42 Input      1 Bit        Muxes := 4     
	  19 Input      1 Bit        Muxes := 1     
Module I2C_AV_Config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst/o" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inst/c_reg was removed.  [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/debounce_0/debounce.v:33]
WARNING: [Synth 8-6014] Unused sequential element inst/address_next_reg was removed.  [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/ov7670_capture_0/ov7670_capture.v:47]
WARNING: [Synth 8-6014] Unused sequential element inst/u_I2C_Controller/SD_COUNTER_reg was removed.  [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/I2C_AV_Config_0/I2C_Controller.v:43]
WARNING: [Synth 8-6014] Unused sequential element inst/LUT_INDEX_reg was removed.  [c:/Users/chenyueq/ece532_project/ece532_project.srcs/sources_1/bd/design_1/ip/design_1_video_cam_0_1/ip/I2C_AV_Config_0/I2C_AV_Config.v:93]
INFO: [Synth 8-3917] design design_1_video_cam_0_1 has port pwdn driven by constant 0
INFO: [Synth 8-3917] design design_1_video_cam_0_1 has port reset driven by constant 1
INFO: [Synth 8-3917] design design_1_video_cam_0_1 has port wea driven by constant 1
INFO: [Synth 8-3886] merging instance 'inst/IIC/inst/mI2C_CLK_DIV_reg[14]' (FDC) to 'inst/IIC/inst/mI2C_CLK_DIV_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/IIC/inst/mI2C_CLK_DIV_reg[11]' (FDC) to 'inst/IIC/inst/mI2C_CLK_DIV_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/IIC/inst/mI2C_CLK_DIV_reg[12]' (FDC) to 'inst/IIC/inst/mI2C_CLK_DIV_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/IIC/inst/mI2C_CLK_DIV_reg[13]' (FDC) to 'inst/IIC/inst/mI2C_CLK_DIV_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/IIC /\inst/mI2C_CLK_DIV_reg[15] )
INFO: [Synth 8-3332] Sequential element (inst/mI2C_CLK_DIV_reg[15]) is unused and will be removed from module I2C_AV_Config_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 722.133 ; gain = 428.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+------------------------------------------+---------------+----------------+
|Module Name              | RTL Object                               | Depth x Width | Implemented As | 
+-------------------------+------------------------------------------+---------------+----------------+
|I2C_OV7670_RGB444_Config | LUT_DATA                                 | 256x16        | LUT            | 
|I2C_Controller           | I2C_BIT                                  | 64x1          | LUT            | 
|I2C_AV_Config_0          | inst/u_I2C_Controller/I2C_BIT            | 64x1          | LUT            | 
|I2C_AV_Config_0          | inst/u_I2C_OV7725_RGB444_Config/LUT_DATA | 256x16        | LUT            | 
+-------------------------+------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 722.133 ; gain = 428.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 722.133 ; gain = 428.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 722.133 ; gain = 428.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_0' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 722.133 ; gain = 428.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 722.133 ; gain = 428.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 722.133 ; gain = 428.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 722.133 ; gain = 428.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 722.133 ; gain = 428.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 722.133 ; gain = 428.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    11|
|2     |LUT1   |    46|
|3     |LUT2   |    20|
|4     |LUT3   |    20|
|5     |LUT4   |    12|
|6     |LUT5   |    26|
|7     |LUT6   |   142|
|8     |MUXF7  |    27|
|9     |MUXF8  |    12|
|10    |FDCE   |    50|
|11    |FDPE   |     8|
|12    |FDRE   |    94|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------+------+
|      |Instance                           |Module                   |Cells |
+------+-----------------------------------+-------------------------+------+
|1     |top                                |                         |   468|
|2     |  inst                             |video_cam                |   468|
|3     |    btn_debounce                   |debounce_0               |    61|
|4     |      inst                         |debounce                 |    61|
|5     |    capture                        |ov7670_capture_0         |   100|
|6     |      inst                         |ov7670_capture           |   100|
|7     |    IIC                            |I2C_AV_Config_0          |   306|
|8     |      inst                         |I2C_AV_Config            |   306|
|9     |        u_I2C_Controller           |I2C_Controller           |   136|
|10    |        u_I2C_OV7725_RGB444_Config |I2C_OV7670_RGB444_Config |   101|
+------+-----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 722.133 ; gain = 428.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 722.133 ; gain = 123.602
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 722.133 ; gain = 428.047
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

42 Infos, 9 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 722.133 ; gain = 429.668
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenyueq/ece532_project/ece532_project.runs/design_1_video_cam_0_1_synth_1/design_1_video_cam_0_1.dcp' has been generated.
