from whit carson.u.washington.edu john whitmor subject re minim boolean circuit articl apr ringer.cs.utsa.edu djimenez ringer.cs.utsa.edu daniel jimenez write suppos we have boolean function which minim sum product deriv from k map someth like f b c d bc'd acd abc ab'c book logic design i have consult all seem impli where analysi end factor out term function we can get fewer gate f b c d bc'd cd bc b'c which yield gate ye minim gate import part becaus time consider ttl gate ha basic structur invert invers sum product just exactli on gate delai reason find minim sum product match hardwar optim posit gate gate solut us ha two gate delai there' anoth gate delai second term so second solut while simpler logic symbol can expect someth less than optim real world ecl similar ttl can support gate minimum delai unlik ttl you get both true invers output free when us ecl pal basic larg programm invert gate your choic intern connect between variou section perhap some latch so minimum sum product also wai shoehorn logic design few pal it' compar easi design minim logic gate some softwar packag claim allow you do so take just about ani mess gate nodelist xxx seri logic ic produc descript logic cell arrai do same job xilinx' xact softwar doe treat each logic block macro expand all out simplifi john whitmor 