// Seed: 2335900002
module module_0 #(
    parameter id_1 = 32'd1
) (
    _id_1,
    id_2,
    id_3
);
  input logic [7:0] id_3;
  output wor id_2;
  input wire _id_1;
  assign id_2 = id_3 ? id_1 == -1 : 1 ? id_1 : id_3 == -1;
  wor [-1 : id_1] id_4;
  assign id_4 = id_3;
  assign id_4 = -1'b0 & module_0[-1];
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd80
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input logic [7:0] id_1;
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_1
  );
  assign modCall_1.id_4 = 0;
  wire id_7 = id_6;
  wire id_8;
  defparam id_6.id_6 = 1'b0;
endmodule
