$date
	Fri Sep 26 10:08:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_and1 $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module a1 $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 1 ! z $end
$var reg 1 $ a $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1#
#30
0#
1"
#60
1!
1$
1#
