Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'JC2_N' is not connected on this instance [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv:48]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.parallel_DAC(FIFO_DEPTH=16,START...
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.fixed_point_linear_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.parallel_DAC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot parallel_DAC_tb_behav
