# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 217 \
    name p_ZL8weights1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_0 \
    op interface \
    ports { p_ZL8weights1_0_address0 { O 6 vector } p_ZL8weights1_0_ce0 { O 1 bit } p_ZL8weights1_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 218 \
    name p_ZL8weights1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_1 \
    op interface \
    ports { p_ZL8weights1_1_address0 { O 6 vector } p_ZL8weights1_1_ce0 { O 1 bit } p_ZL8weights1_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 219 \
    name p_ZL8weights1_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_2 \
    op interface \
    ports { p_ZL8weights1_2_address0 { O 6 vector } p_ZL8weights1_2_ce0 { O 1 bit } p_ZL8weights1_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 220 \
    name p_ZL8weights1_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_3 \
    op interface \
    ports { p_ZL8weights1_3_address0 { O 6 vector } p_ZL8weights1_3_ce0 { O 1 bit } p_ZL8weights1_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 221 \
    name p_ZL8weights1_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_4 \
    op interface \
    ports { p_ZL8weights1_4_address0 { O 6 vector } p_ZL8weights1_4_ce0 { O 1 bit } p_ZL8weights1_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 222 \
    name p_ZL8weights1_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_5 \
    op interface \
    ports { p_ZL8weights1_5_address0 { O 6 vector } p_ZL8weights1_5_ce0 { O 1 bit } p_ZL8weights1_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 223 \
    name p_ZL8weights1_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_6 \
    op interface \
    ports { p_ZL8weights1_6_address0 { O 6 vector } p_ZL8weights1_6_ce0 { O 1 bit } p_ZL8weights1_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 224 \
    name p_ZL8weights1_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_7 \
    op interface \
    ports { p_ZL8weights1_7_address0 { O 6 vector } p_ZL8weights1_7_ce0 { O 1 bit } p_ZL8weights1_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 225 \
    name p_ZL8weights1_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_8 \
    op interface \
    ports { p_ZL8weights1_8_address0 { O 6 vector } p_ZL8weights1_8_ce0 { O 1 bit } p_ZL8weights1_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 226 \
    name p_ZL8weights1_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_9 \
    op interface \
    ports { p_ZL8weights1_9_address0 { O 6 vector } p_ZL8weights1_9_ce0 { O 1 bit } p_ZL8weights1_9_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 227 \
    name p_ZL8weights1_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_10 \
    op interface \
    ports { p_ZL8weights1_10_address0 { O 6 vector } p_ZL8weights1_10_ce0 { O 1 bit } p_ZL8weights1_10_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 228 \
    name p_ZL8weights1_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_11 \
    op interface \
    ports { p_ZL8weights1_11_address0 { O 6 vector } p_ZL8weights1_11_ce0 { O 1 bit } p_ZL8weights1_11_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 229 \
    name p_ZL8weights1_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_12 \
    op interface \
    ports { p_ZL8weights1_12_address0 { O 6 vector } p_ZL8weights1_12_ce0 { O 1 bit } p_ZL8weights1_12_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 230 \
    name p_ZL8weights1_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_13 \
    op interface \
    ports { p_ZL8weights1_13_address0 { O 6 vector } p_ZL8weights1_13_ce0 { O 1 bit } p_ZL8weights1_13_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 231 \
    name p_ZL8weights1_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_14 \
    op interface \
    ports { p_ZL8weights1_14_address0 { O 6 vector } p_ZL8weights1_14_ce0 { O 1 bit } p_ZL8weights1_14_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 232 \
    name p_ZL8weights1_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_15 \
    op interface \
    ports { p_ZL8weights1_15_address0 { O 6 vector } p_ZL8weights1_15_ce0 { O 1 bit } p_ZL8weights1_15_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 233 \
    name p_ZL8weights1_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_16 \
    op interface \
    ports { p_ZL8weights1_16_address0 { O 6 vector } p_ZL8weights1_16_ce0 { O 1 bit } p_ZL8weights1_16_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 234 \
    name p_ZL8weights1_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_17 \
    op interface \
    ports { p_ZL8weights1_17_address0 { O 6 vector } p_ZL8weights1_17_ce0 { O 1 bit } p_ZL8weights1_17_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 235 \
    name p_ZL8weights1_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_18 \
    op interface \
    ports { p_ZL8weights1_18_address0 { O 6 vector } p_ZL8weights1_18_ce0 { O 1 bit } p_ZL8weights1_18_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 236 \
    name p_ZL8weights1_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_19 \
    op interface \
    ports { p_ZL8weights1_19_address0 { O 6 vector } p_ZL8weights1_19_ce0 { O 1 bit } p_ZL8weights1_19_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 237 \
    name p_ZL8weights1_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_20 \
    op interface \
    ports { p_ZL8weights1_20_address0 { O 6 vector } p_ZL8weights1_20_ce0 { O 1 bit } p_ZL8weights1_20_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 238 \
    name p_ZL8weights1_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_21 \
    op interface \
    ports { p_ZL8weights1_21_address0 { O 6 vector } p_ZL8weights1_21_ce0 { O 1 bit } p_ZL8weights1_21_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 239 \
    name p_ZL8weights1_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_22 \
    op interface \
    ports { p_ZL8weights1_22_address0 { O 6 vector } p_ZL8weights1_22_ce0 { O 1 bit } p_ZL8weights1_22_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 240 \
    name p_ZL8weights1_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_23 \
    op interface \
    ports { p_ZL8weights1_23_address0 { O 6 vector } p_ZL8weights1_23_ce0 { O 1 bit } p_ZL8weights1_23_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 241 \
    name p_ZL8weights1_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_24 \
    op interface \
    ports { p_ZL8weights1_24_address0 { O 6 vector } p_ZL8weights1_24_ce0 { O 1 bit } p_ZL8weights1_24_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 242 \
    name p_ZL8weights1_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_25 \
    op interface \
    ports { p_ZL8weights1_25_address0 { O 6 vector } p_ZL8weights1_25_ce0 { O 1 bit } p_ZL8weights1_25_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 243 \
    name p_ZL8weights1_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_26 \
    op interface \
    ports { p_ZL8weights1_26_address0 { O 6 vector } p_ZL8weights1_26_ce0 { O 1 bit } p_ZL8weights1_26_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 244 \
    name p_ZL8weights1_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_27 \
    op interface \
    ports { p_ZL8weights1_27_address0 { O 6 vector } p_ZL8weights1_27_ce0 { O 1 bit } p_ZL8weights1_27_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 245 \
    name p_ZL8weights1_28 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_28 \
    op interface \
    ports { p_ZL8weights1_28_address0 { O 6 vector } p_ZL8weights1_28_ce0 { O 1 bit } p_ZL8weights1_28_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 246 \
    name p_ZL8weights1_29 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_29 \
    op interface \
    ports { p_ZL8weights1_29_address0 { O 6 vector } p_ZL8weights1_29_ce0 { O 1 bit } p_ZL8weights1_29_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 247 \
    name p_ZL8weights1_30 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_30 \
    op interface \
    ports { p_ZL8weights1_30_address0 { O 6 vector } p_ZL8weights1_30_ce0 { O 1 bit } p_ZL8weights1_30_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 248 \
    name p_ZL8weights1_31 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights1_31 \
    op interface \
    ports { p_ZL8weights1_31_address0 { O 6 vector } p_ZL8weights1_31_ce0 { O 1 bit } p_ZL8weights1_31_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights1_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 249 \
    name p_ZL8threshs1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_0 \
    op interface \
    ports { p_ZL8threshs1_0_address0 { O 1 vector } p_ZL8threshs1_0_ce0 { O 1 bit } p_ZL8threshs1_0_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 250 \
    name p_ZL8threshs1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_1 \
    op interface \
    ports { p_ZL8threshs1_1_address0 { O 1 vector } p_ZL8threshs1_1_ce0 { O 1 bit } p_ZL8threshs1_1_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 251 \
    name p_ZL8threshs1_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_2 \
    op interface \
    ports { p_ZL8threshs1_2_address0 { O 1 vector } p_ZL8threshs1_2_ce0 { O 1 bit } p_ZL8threshs1_2_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 252 \
    name p_ZL8threshs1_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_3 \
    op interface \
    ports { p_ZL8threshs1_3_address0 { O 1 vector } p_ZL8threshs1_3_ce0 { O 1 bit } p_ZL8threshs1_3_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 253 \
    name p_ZL8threshs1_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_4 \
    op interface \
    ports { p_ZL8threshs1_4_address0 { O 1 vector } p_ZL8threshs1_4_ce0 { O 1 bit } p_ZL8threshs1_4_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 254 \
    name p_ZL8threshs1_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_5 \
    op interface \
    ports { p_ZL8threshs1_5_address0 { O 1 vector } p_ZL8threshs1_5_ce0 { O 1 bit } p_ZL8threshs1_5_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 255 \
    name p_ZL8threshs1_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_6 \
    op interface \
    ports { p_ZL8threshs1_6_address0 { O 1 vector } p_ZL8threshs1_6_ce0 { O 1 bit } p_ZL8threshs1_6_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 256 \
    name p_ZL8threshs1_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_7 \
    op interface \
    ports { p_ZL8threshs1_7_address0 { O 1 vector } p_ZL8threshs1_7_ce0 { O 1 bit } p_ZL8threshs1_7_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 257 \
    name p_ZL8threshs1_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_8 \
    op interface \
    ports { p_ZL8threshs1_8_address0 { O 1 vector } p_ZL8threshs1_8_ce0 { O 1 bit } p_ZL8threshs1_8_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 258 \
    name p_ZL8threshs1_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_9 \
    op interface \
    ports { p_ZL8threshs1_9_address0 { O 1 vector } p_ZL8threshs1_9_ce0 { O 1 bit } p_ZL8threshs1_9_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 259 \
    name p_ZL8threshs1_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_10 \
    op interface \
    ports { p_ZL8threshs1_10_address0 { O 1 vector } p_ZL8threshs1_10_ce0 { O 1 bit } p_ZL8threshs1_10_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 260 \
    name p_ZL8threshs1_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_11 \
    op interface \
    ports { p_ZL8threshs1_11_address0 { O 1 vector } p_ZL8threshs1_11_ce0 { O 1 bit } p_ZL8threshs1_11_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 261 \
    name p_ZL8threshs1_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_12 \
    op interface \
    ports { p_ZL8threshs1_12_address0 { O 1 vector } p_ZL8threshs1_12_ce0 { O 1 bit } p_ZL8threshs1_12_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 262 \
    name p_ZL8threshs1_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_13 \
    op interface \
    ports { p_ZL8threshs1_13_address0 { O 1 vector } p_ZL8threshs1_13_ce0 { O 1 bit } p_ZL8threshs1_13_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 263 \
    name p_ZL8threshs1_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_14 \
    op interface \
    ports { p_ZL8threshs1_14_address0 { O 1 vector } p_ZL8threshs1_14_ce0 { O 1 bit } p_ZL8threshs1_14_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 264 \
    name p_ZL8threshs1_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_15 \
    op interface \
    ports { p_ZL8threshs1_15_address0 { O 1 vector } p_ZL8threshs1_15_ce0 { O 1 bit } p_ZL8threshs1_15_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 265 \
    name p_ZL8threshs1_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_16 \
    op interface \
    ports { p_ZL8threshs1_16_address0 { O 1 vector } p_ZL8threshs1_16_ce0 { O 1 bit } p_ZL8threshs1_16_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 266 \
    name p_ZL8threshs1_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_17 \
    op interface \
    ports { p_ZL8threshs1_17_address0 { O 1 vector } p_ZL8threshs1_17_ce0 { O 1 bit } p_ZL8threshs1_17_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 267 \
    name p_ZL8threshs1_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_18 \
    op interface \
    ports { p_ZL8threshs1_18_address0 { O 1 vector } p_ZL8threshs1_18_ce0 { O 1 bit } p_ZL8threshs1_18_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 268 \
    name p_ZL8threshs1_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_19 \
    op interface \
    ports { p_ZL8threshs1_19_address0 { O 1 vector } p_ZL8threshs1_19_ce0 { O 1 bit } p_ZL8threshs1_19_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 269 \
    name p_ZL8threshs1_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_20 \
    op interface \
    ports { p_ZL8threshs1_20_address0 { O 1 vector } p_ZL8threshs1_20_ce0 { O 1 bit } p_ZL8threshs1_20_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 270 \
    name p_ZL8threshs1_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_21 \
    op interface \
    ports { p_ZL8threshs1_21_address0 { O 1 vector } p_ZL8threshs1_21_ce0 { O 1 bit } p_ZL8threshs1_21_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 271 \
    name p_ZL8threshs1_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_22 \
    op interface \
    ports { p_ZL8threshs1_22_address0 { O 1 vector } p_ZL8threshs1_22_ce0 { O 1 bit } p_ZL8threshs1_22_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 272 \
    name p_ZL8threshs1_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_23 \
    op interface \
    ports { p_ZL8threshs1_23_address0 { O 1 vector } p_ZL8threshs1_23_ce0 { O 1 bit } p_ZL8threshs1_23_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 273 \
    name p_ZL8threshs1_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_24 \
    op interface \
    ports { p_ZL8threshs1_24_address0 { O 1 vector } p_ZL8threshs1_24_ce0 { O 1 bit } p_ZL8threshs1_24_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 274 \
    name p_ZL8threshs1_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_25 \
    op interface \
    ports { p_ZL8threshs1_25_address0 { O 1 vector } p_ZL8threshs1_25_ce0 { O 1 bit } p_ZL8threshs1_25_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 275 \
    name p_ZL8threshs1_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_26 \
    op interface \
    ports { p_ZL8threshs1_26_address0 { O 1 vector } p_ZL8threshs1_26_ce0 { O 1 bit } p_ZL8threshs1_26_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 276 \
    name p_ZL8threshs1_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_27 \
    op interface \
    ports { p_ZL8threshs1_27_address0 { O 1 vector } p_ZL8threshs1_27_ce0 { O 1 bit } p_ZL8threshs1_27_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 277 \
    name p_ZL8threshs1_28 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_28 \
    op interface \
    ports { p_ZL8threshs1_28_address0 { O 1 vector } p_ZL8threshs1_28_ce0 { O 1 bit } p_ZL8threshs1_28_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 278 \
    name p_ZL8threshs1_29 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_29 \
    op interface \
    ports { p_ZL8threshs1_29_address0 { O 1 vector } p_ZL8threshs1_29_ce0 { O 1 bit } p_ZL8threshs1_29_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 279 \
    name p_ZL8threshs1_30 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_30 \
    op interface \
    ports { p_ZL8threshs1_30_address0 { O 1 vector } p_ZL8threshs1_30_ce0 { O 1 bit } p_ZL8threshs1_30_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 280 \
    name p_ZL8threshs1_31 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs1_31 \
    op interface \
    ports { p_ZL8threshs1_31_address0 { O 1 vector } p_ZL8threshs1_31_ce0 { O 1 bit } p_ZL8threshs1_31_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs1_31'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 214 \
    name convInp_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_convInp_4 \
    op interface \
    ports { convInp_4_dout { I 32 vector } convInp_4_num_data_valid { I 3 vector } convInp_4_fifo_cap { I 3 vector } convInp_4_empty_n { I 1 bit } convInp_4_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 215 \
    name mvOut_m_buffer_9 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mvOut_m_buffer_9 \
    op interface \
    ports { mvOut_m_buffer_9_din { O 32 vector } mvOut_m_buffer_9_num_data_valid { I 3 vector } mvOut_m_buffer_9_fifo_cap { I 3 vector } mvOut_m_buffer_9_full_n { I 1 bit } mvOut_m_buffer_9_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 216 \
    name p_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read \
    op interface \
    ports { p_read { I 30 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


