// Seed: 3718378146
module module_0 ();
endmodule
module module_1;
  tri id_1 = -1;
  wire [1 : 1] id_2;
  module_0 modCall_1 ();
endmodule
module module_0 #(
    parameter id_1 = 32'd40
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire _id_1;
  assign id_3#(
      .id_5(1),
      .id_3(-1)
  ) = id_7;
  assign id_7 = module_2;
  module_0 modCall_1 ();
  real [1 : id_1] id_8;
  ;
endmodule
