("or:/\tor project extracted" (("open" (nil hierarchy "/{project or extracted }:a"))) (((-5.758 -5.434) (11.5 4.984)) "a" "Layout" 3))("or:/\tor project layout" (("open" (nil hierarchy "/{project or layout }:a"))) (((-6.562 -4.21) (7.933 3.733)) "a" "Layout" 1))("and:/\tand project extracted" (("open" (nil hierarchy "/{project and extracted }:a"))) (((-5.806 -9.649) (20.422 6.185)) "a" "Layout" 5))("and:/\tand project layout" (("open" (nil hierarchy "/{project and layout }:a"))) (((-7.562 -7.68) (10.402 3.164)) "a" "Layout" 3))("and:/\tand project layout_pinless" (("open" (nil hierarchy "/{project and layout_pinless }:a"))) (((-3.147 -5.531) (10.706 2.831)) "a" "Layout" 1))("cmos_inv:/\tcmos_inv project schematic" (("open" (nil hierarchy "/{project cmos_inv schematic }:r"))) (((-2.1125 -1.9) (1.875 1.0875)) "r" "Schematics XL" 20))("cmos_inv:/\tcmos_inv project extracted" (("open" (nil hierarchy "/{project cmos_inv extracted }:a"))) (((-6.918 -6.223) (8.308 4.949)) "a" "VLS-GXL" 23))("cmos_inv:/\tcmos_inv project layout_pinless" (("open" (nil hierarchy "/{project cmos_inv layout_pinless }:a"))) (((-4.196 -3.382) (1.048 0.466)) "a" "VLS-GXL" 18))("cmos_inv:/\tcmos_inv project layout" (("open" (nil hierarchy "/{project cmos_inv layout }:a"))) (((-6.981 -2.264) (-0.161 2.74)) "a" "VLS-GXL" 19))("4bit_or:/\t4bit_or project extracted" (("open" (nil hierarchy "/{project 4bit_or extracted }:a"))) (((-5.128 -20.151) (50.228 13.267)) "a" "Layout" 3))