include_manifests = [ "versal/dmvs/dmv59/veam.manifest", "versal/dmvs/drcs/drc_2024_2.manifest" ];
BelToAtom_cfg = "versal/data/arch_cfg/BelToAtom.v61.cfg";
SecondaryPinPlacement_xml = "versal/data/place/SecondaryPinPlacement.v59.xml";
SecondaryPlacement_xml = "versal/data/place/SecondaryPlacement.v2.xml";
WireIntents_csv = "versal/data/arch_misc/WireIntents.v81.csv";
arch_veamMap = "versal/data/prog/versal.v66.veamMap";
coupledAttributes_cfg = "versal/data/arch_cfg/coupledAttributes.v31.cfg";
graphics_cfg = "versal/data/graphics/versal_graphics.v2.cfg";
isogroups_cfg = "versal/data/prog/isogroups.v24.cfg";
npiPrecfgSeq_cfg = "versal/data/prog/npiPrecfgSeq.v1.cfg";
npiShutdownSeq_cfg = "versal/data/prog/npiShutdownSeq.v19.cfg";
npiStartupSeq_cfg = "versal/data/prog/npiStartupSeq.v15.cfg";
routethrus_cfg = "versal/data/arch_cfg/routethrus.v58.cfg";
wireCodeMasterList_csv = "versal/data/arch_misc/wireCodeMasterList.v17.csv";
io_pddb_cfg = "versal/data/prog/io_pddb.v11.cfg";
BelGrid_cfg = "versal/data/arch_cfg/BelGrid.v7.cfg";
ClockPlacerRules_xml = "versal/data/place/ClockPlacerRules.v38.xml";
ConfigModes_xml = "versal/data/arch_misc/ConfigModes.v1.xml";
ConnectivityGraph_cfg = "versal/data/place/ConnectivityGraph.v1.cfg";
Features_HDOracle_DRCUnisims_cfg = "versal/data/arch_cfg/Features/HDOracle_DRCUnisims.v2.cfg";
Features_HDOracle_IOGroupingInfo_cfg = "versal/data/arch_cfg/Features/HDOracle_IOGroupingInfo.v1.cfg";
Features_HDOracle_Pblock_cfg = "versal/data/arch_cfg/Features/Pblock/HDOracle_Pblock.v5.cfg";
Features_HDOracle_cfg = "versal/data/arch_cfg/Features/HDOracle.v5.cfg";
Groups_HDOGBelTypeGroups_auto_cfg = "versal/data/arch_cfg/Groups/HDOGBelTypeGroups_auto.v1.cfg";
Groups_HDOGSiteTypeGroups_cfg = "versal/data/arch_cfg/Groups/HDOGSiteTypeGroups.v3.cfg";
Groups_HDOGTileTypeGroups_cfg = "versal/data/arch_cfg/Groups/HDOGTileTypeGroups.v29.cfg";
Groups_HDOGTileWireGroups_cfg = "versal/data/arch_cfg/Groups/HDOGTileWireGroups.v1.cfg";
IOStandards_xml = "versal/data/arch_misc/IOStandards.v21.xml";
PinFunctions_xml = "versal/data/arch_misc/PinFunctions.v13.xml";
PinPlan_cfg = "versal/data/arch_cfg/PinPlan.v2.cfg";
RPMGrid_cfg = "versal/data/arch_cfg/RPMGrid.v1.cfg";
SSIT_tandemPROM_pdiSpec_cfg = "versal/data/prog/pdiSpec/SSIT_tandemPROM_pdiSpec.v1.cfg";
SSIT_flat_pdiSpec_cfg = "versal/data/prog/pdiSpec/SSIT_flat_pdiSpec.v3.cfg";
SSIT_partialReConfig_pdiSpec_cfg = "versal/data/prog/pdiSpec/SSIT_partialReConfig_pdiSpec.v1.cfg";
SSIT_tandemStage1_pdiSpec_cfg = "versal/data/prog/pdiSpec/SSIT_tandemStage1_pdiSpec.v1.cfg";
SSIT_tandemStage2_pdiSpec_cfg = "versal/data/prog/pdiSpec/SSIT_tandemStage2_pdiSpec.v1.cfg";
arch_bfd = "versal/data/prog/versal.v82.bfd";
bsoptions_cfg = "versal/data/prog/bsoptions.v8.cfg";
device_idcode_cfg = "versal/data/prog/device_idcode.v14.cfg";
flat_pdiSpec_cfg = "versal/data/prog/pdiSpec/flat_pdiSpec.v2.cfg";
mendRoutedSite_cfg = "versal/data/arch_cfg/mendRoutedSite.v1.cfg";
optionalInversion_cfg = "versal/data/arch_cfg/optionalInversion.v17.cfg";
partialReConfig_pdiSpec_cfg = "versal/data/prog/pdiSpec/partialReConfig_pdiSpec.v3.cfg";
pdiPartitionIdTable_cfg = "versal/data/prog/pdiSpec/pdiPartitionIdTable.v2.cfg";
pinSwap_cfg = "versal/data/arch_cfg/pinSwap.v8.cfg";
prePlacement_cfg = "versal/data/arch_cfg/prePlacement.v18.cfg";
readback_pdiSpec_cfg = "versal/data/prog/pdiSpec/readback_pdiSpec.v3.cfg";
shapes_cfg = "versal/data/arch_cfg/shapes.v14.cfg";
sim_version_cfg = "versal/data/arch_cfg/sim_version.v28.cfg";
siteFinalizers_cfg = "versal/data/arch_cfg/siteFinalizers.v11.cfg";
subsysImageIdTable_cfg = "versal/data/prog/pdiSpec/subsysImageIdTable.v1.cfg";
tandemPROM_pdiSpec_cfg = "versal/data/prog/pdiSpec/tandemPROM_pdiSpec.v2.cfg";
tandemStage1_pdiSpec_cfg = "versal/data/prog/pdiSpec/tandemStage1_pdiSpec.v2.cfg";
tandemStage2_pdiSpec_cfg = "versal/data/prog/pdiSpec/tandemStage2_pdiSpec.v2.cfg";
vccgnds_cfg = "versal/data/arch_cfg/vccgnds.v1.cfg";
writeDB_cfg = "versal/data/arch_cfg/writeDB.v3.cfg";
sitemap_testonly_xml = "versal/data/arch_misc/sitemap.testonly.v80.xml";
Sitemap2_xml = "versal/data/arch_misc/Sitemap2.v103.xml";
SiteBundles_cfg = "versal/data/arch_cfg/SiteBundles.v27.cfg";
veam_atoms_cfg = "versal/data/arch_cfg/veam_atoms.v35.cfg";
xng : 
{
  arch_xng = "versal/data/xng/versal.v64.xng";
  sites : 
  {
    AIE4_SHIM_CNTRL = "versal/data/xng/sites/AIE4_SHIM_CNTRL.v1.xng";
    AIE4_NOC = "versal/data/xng/sites/AIE4_NOC.v1.xng";
    AIE4_TILECTRL = "versal/data/xng/sites/AIE4_TILECTRL.v1.xng";
    AIE4_SHIMSWITCH = "versal/data/xng/sites/AIE4_SHIMSWITCH.v1.xng";
    AIE4_SHIMTRACE = "versal/data/xng/sites/AIE4_SHIMTRACE.v1.xng";
    AIE4_PL = "versal/data/xng/sites/AIE4_PL.v1.xng";
    AIE4_NMU_ARBIT = "versal/data/xng/sites/AIE4_NMU_ARBIT.v1.xng";
    AIE4_MEM_ARRAYSWITCH = "versal/data/xng/sites/AIE4_MEM_ARRAYSWITCH.v1.xng";
    AIE4_MEM_MEMGRP = "versal/data/xng/sites/AIE4_MEM_MEMGRP.v1.xng";
    AIE4_ARRAYSWITCH = "versal/data/xng/sites/AIE4_ARRAYSWITCH.v1.xng";
    AIE4_CORE = "versal/data/xng/sites/AIE4_CORE.v1.xng";
    AIE4_MEMGRP = "versal/data/xng/sites/AIE4_MEMGRP.v1.xng";
  };
  tiles : 
  {
    NULL = "versal/data/xng/tiles/NULL.v1.xng";
    AIE4_INTF_A_CORE = "versal/data/xng/tiles/AIE4_INTF_A_CORE.v1.xng";
    AIE4_INTF_C_CORE = "versal/data/xng/tiles/AIE4_INTF_C_CORE.v1.xng";
    AIE4_MEM_TILE = "versal/data/xng/tiles/AIE4_MEM_TILE.v1.xng";
    AIE4_TILE = "versal/data/xng/tiles/AIE4_TILE.v1.xng";
  };
  bels : 
  {
    AIE4_AIE4_SHIM_CNTRL = "versal/data/xng/bels/AIE4_AIE4_SHIM_CNTRL.v1.xng";
    AIE4_NOC_M_AXI = "versal/data/xng/bels/AIE4_NOC_M_AXI.v1.xng";
    AIE4_NOC_S_AXI = "versal/data/xng/bels/AIE4_NOC_S_AXI.v1.xng";
    AIE4_AIE4_SHIMLOCKS = "versal/data/xng/bels/AIE4_AIE4_SHIMLOCKS.v1.xng";
    AIE4_AIE4_MUXDEMUX = "versal/data/xng/bels/AIE4_AIE4_MUXDEMUX.v1.xng";
    AIE4_AIE4_TILECTRL = "versal/data/xng/bels/AIE4_AIE4_TILECTRL.v1.xng";
    AIE4_AIE4_SHIMSWITCH = "versal/data/xng/bels/AIE4_AIE4_SHIMSWITCH.v1.xng";
    AIE4_AIE4_SHIMTRACE = "versal/data/xng/bels/AIE4_AIE4_SHIMTRACE.v1.xng";
    AIE4_PL_M_AXIS = "versal/data/xng/bels/AIE4_PL_M_AXIS.v1.xng";
    AIE4_PL_M_EVENTS = "versal/data/xng/bels/AIE4_PL_M_EVENTS.v1.xng";
    AIE4_PL_S_AXIS = "versal/data/xng/bels/AIE4_PL_S_AXIS.v1.xng";
    AIE4_PL_S_EVENTS = "versal/data/xng/bels/AIE4_PL_S_EVENTS.v1.xng";
    AIE4_AIE4_NMU_ARBIT = "versal/data/xng/bels/AIE4_AIE4_NMU_ARBIT.v1.xng";
    AIE4_AIE4_MEM_ARRAYSWITCH = "versal/data/xng/bels/AIE4_AIE4_MEM_ARRAYSWITCH.v1.xng";
    AIE4_AIE4_MEM_BANK = "versal/data/xng/bels/AIE4_AIE4_MEM_BANK.v1.xng";
    AIE4_AIE4_MEM_DMA = "versal/data/xng/bels/AIE4_AIE4_MEM_DMA.v1.xng";
    AIE4_AIE4_MEM_LOCKS = "versal/data/xng/bels/AIE4_AIE4_MEM_LOCKS.v1.xng";
    AIE4_AIE4_MEM_MEMTRACE = "versal/data/xng/bels/AIE4_AIE4_MEM_MEMTRACE.v1.xng";
    AIE4_AIE4_ARRAYSWITCH = "versal/data/xng/bels/AIE4_AIE4_ARRAYSWITCH.v1.xng";
    AIE4_AIE4_CORE = "versal/data/xng/bels/AIE4_AIE4_CORE.v1.xng";
    AIE4_AIE4_CORETRACE = "versal/data/xng/bels/AIE4_AIE4_CORETRACE.v1.xng";
    AIE4_AIE4_BANK = "versal/data/xng/bels/AIE4_AIE4_BANK.v1.xng";
    AIE4_AIE4_DMA = "versal/data/xng/bels/AIE4_AIE4_DMA.v1.xng";
    AIE4_AIE4_LOCKS = "versal/data/xng/bels/AIE4_AIE4_LOCKS.v1.xng";
    HARD0 = "versal/data/xng/bels/HARD0.v1.xng";
    HARD1 = "versal/data/xng/bels/HARD1.v1.xng";
  };
};
