{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593006906781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593006906792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 24 10:55:06 2020 " "Processing started: Wed Jun 24 10:55:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593006906792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593006906792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exp8 -c Exp8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exp8 -c Exp8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593006906792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1593006907370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1593006907370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/poli/labdig/exp8/fsmexp8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/poli/labdig/exp8/fsmexp8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSMexp8-FSMexp8 " "Found design unit 1: FSMexp8-FSMexp8" {  } { { "../Exp8/FSMexp8.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp8/FSMexp8.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593006918229 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSMexp8 " "Found entity 1: FSMexp8" {  } { { "../Exp8/FSMexp8.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp8/FSMexp8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593006918229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593006918229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/poli/labdig/exp7t/fliflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/poli/labdig/exp7t/fliflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fliflop-fliflop " "Found design unit 1: fliflop-fliflop" {  } { { "../Exp7t/fliflop.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp7t/fliflop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593006918232 ""} { "Info" "ISGN_ENTITY_NAME" "1 fliflop " "Found entity 1: fliflop" {  } { { "../Exp7t/fliflop.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp7t/fliflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593006918232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593006918232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/poli/labdig/exp7t/circuitotemporizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/poli/labdig/exp7t/circuitotemporizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoTemporizador-CircuitoTemporizador " "Found design unit 1: CircuitoTemporizador-CircuitoTemporizador" {  } { { "../Exp7t/CircuitoTemporizador.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp7t/CircuitoTemporizador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593006918235 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoTemporizador " "Found entity 1: CircuitoTemporizador" {  } { { "../Exp7t/CircuitoTemporizador.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp7t/CircuitoTemporizador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593006918235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593006918235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exp8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Exp8-Exp8 " "Found design unit 1: Exp8-Exp8" {  } { { "Exp8.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp8Ccompleto/Exp8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593006918238 ""} { "Info" "ISGN_ENTITY_NAME" "1 Exp8 " "Found entity 1: Exp8" {  } { { "Exp8.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp8Ccompleto/Exp8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593006918238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593006918238 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Exp8 " "Elaborating entity \"Exp8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1593006918278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitoTemporizador CircuitoTemporizador:CT " "Elaborating entity \"CircuitoTemporizador\" for hierarchy \"CircuitoTemporizador:CT\"" {  } { { "Exp8.vhd" "CT" { Text "D:/GitHub/Poli/Labdig/Exp8Ccompleto/Exp8.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593006918280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fliflop CircuitoTemporizador:CT\|fliflop:\\conter:0:INITC:Ci " "Elaborating entity \"fliflop\" for hierarchy \"CircuitoTemporizador:CT\|fliflop:\\conter:0:INITC:Ci\"" {  } { { "../Exp7t/CircuitoTemporizador.vhd" "\\conter:0:INITC:Ci" { Text "D:/GitHub/Poli/Labdig/Exp7t/CircuitoTemporizador.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593006918292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMexp8 FSMexp8:FSM " "Elaborating entity \"FSMexp8\" for hierarchy \"FSMexp8:FSM\"" {  } { { "Exp8.vhd" "FSM" { Text "D:/GitHub/Poli/Labdig/Exp8Ccompleto/Exp8.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593006918296 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CircuitoTemporizador:CT\|cout~0 " "Found clock multiplexer CircuitoTemporizador:CT\|cout~0" {  } { { "../Exp7t/CircuitoTemporizador.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp7t/CircuitoTemporizador.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1593006918592 "|Exp8|CircuitoTemporizador:CT|cout~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CircuitoTemporizador:CT\|cout~1 " "Found clock multiplexer CircuitoTemporizador:CT\|cout~1" {  } { { "../Exp7t/CircuitoTemporizador.vhd" "" { Text "D:/GitHub/Poli/Labdig/Exp7t/CircuitoTemporizador.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1593006918592 "|Exp8|CircuitoTemporizador:CT|cout~1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1593006918592 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1593006918870 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1593006919169 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593006919169 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1593006919207 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1593006919207 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1593006919207 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1593006919207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593006919219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 24 10:55:19 2020 " "Processing ended: Wed Jun 24 10:55:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593006919219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593006919219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593006919219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1593006919219 ""}
