--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/vinayak/Desktop/CS220/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml finite.twx finite.ncd -o
finite.twr finite.pcf -ucf finite.ucf

Design file:              finite.ncd
Physical constraint file: finite.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1964 paths analyzed, 130 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.733ns.
--------------------------------------------------------------------------------

Paths for end point counter_24 (SLICE_X53Y68.SR), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.729ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.018 - 0.022)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_0 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y56.XQ      Tcko                  0.591   counter<0>
                                                       counter_0
    SLICE_X55Y66.G3      net (fanout=2)        1.750   counter<0>
    SLICE_X55Y66.COUT    Topcyg                1.001   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_lut<7>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X54Y53.F1      net (fanout=7)        1.920   counter_cmp_eq0000
    SLICE_X54Y53.X       Tilo                  0.759   counter_or0000
                                                       counter_or0000
    SLICE_X53Y68.SR      net (fanout=16)       1.798   counter_or0000
    SLICE_X53Y68.CLK     Tsrck                 0.910   counter<24>
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      8.729ns (3.261ns logic, 5.468ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_12 (FF)
  Destination:          counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.645ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_12 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y62.XQ      Tcko                  0.591   counter<12>
                                                       counter_12
    SLICE_X55Y63.G2      net (fanout=2)        1.312   counter<12>
    SLICE_X55Y63.COUT    Topcyg                1.001   counter_cmp_eq0000_wg_cy<1>
                                                       counter_cmp_eq0000_wg_lut<1>
                                                       counter_cmp_eq0000_wg_cy<1>
    SLICE_X55Y64.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<1>
    SLICE_X55Y64.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_cy<2>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X55Y65.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X55Y65.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X55Y66.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X55Y66.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X54Y53.F1      net (fanout=7)        1.920   counter_cmp_eq0000
    SLICE_X54Y53.X       Tilo                  0.759   counter_or0000
                                                       counter_or0000
    SLICE_X53Y68.SR      net (fanout=16)       1.798   counter_or0000
    SLICE_X53Y68.CLK     Tsrck                 0.910   counter<24>
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      8.645ns (3.615ns logic, 5.030ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_5 (FF)
  Destination:          counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.478ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_5 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y58.YQ      Tcko                  0.587   counter<4>
                                                       counter_5
    SLICE_X55Y64.F1      net (fanout=2)        1.106   counter<5>
    SLICE_X55Y64.COUT    Topcyf                1.162   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_lut<2>
                                                       counter_cmp_eq0000_wg_cy<2>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X55Y65.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X55Y65.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X55Y66.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X55Y66.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X54Y53.F1      net (fanout=7)        1.920   counter_cmp_eq0000
    SLICE_X54Y53.X       Tilo                  0.759   counter_or0000
                                                       counter_or0000
    SLICE_X53Y68.SR      net (fanout=16)       1.798   counter_or0000
    SLICE_X53Y68.CLK     Tsrck                 0.910   counter<24>
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      8.478ns (3.654ns logic, 4.824ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point counter_25 (SLICE_X53Y68.SR), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.729ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.018 - 0.022)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_0 to counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y56.XQ      Tcko                  0.591   counter<0>
                                                       counter_0
    SLICE_X55Y66.G3      net (fanout=2)        1.750   counter<0>
    SLICE_X55Y66.COUT    Topcyg                1.001   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_lut<7>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X54Y53.F1      net (fanout=7)        1.920   counter_cmp_eq0000
    SLICE_X54Y53.X       Tilo                  0.759   counter_or0000
                                                       counter_or0000
    SLICE_X53Y68.SR      net (fanout=16)       1.798   counter_or0000
    SLICE_X53Y68.CLK     Tsrck                 0.910   counter<24>
                                                       counter_25
    -------------------------------------------------  ---------------------------
    Total                                      8.729ns (3.261ns logic, 5.468ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_12 (FF)
  Destination:          counter_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.645ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_12 to counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y62.XQ      Tcko                  0.591   counter<12>
                                                       counter_12
    SLICE_X55Y63.G2      net (fanout=2)        1.312   counter<12>
    SLICE_X55Y63.COUT    Topcyg                1.001   counter_cmp_eq0000_wg_cy<1>
                                                       counter_cmp_eq0000_wg_lut<1>
                                                       counter_cmp_eq0000_wg_cy<1>
    SLICE_X55Y64.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<1>
    SLICE_X55Y64.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_cy<2>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X55Y65.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X55Y65.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X55Y66.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X55Y66.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X54Y53.F1      net (fanout=7)        1.920   counter_cmp_eq0000
    SLICE_X54Y53.X       Tilo                  0.759   counter_or0000
                                                       counter_or0000
    SLICE_X53Y68.SR      net (fanout=16)       1.798   counter_or0000
    SLICE_X53Y68.CLK     Tsrck                 0.910   counter<24>
                                                       counter_25
    -------------------------------------------------  ---------------------------
    Total                                      8.645ns (3.615ns logic, 5.030ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_5 (FF)
  Destination:          counter_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.478ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_5 to counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y58.YQ      Tcko                  0.587   counter<4>
                                                       counter_5
    SLICE_X55Y64.F1      net (fanout=2)        1.106   counter<5>
    SLICE_X55Y64.COUT    Topcyf                1.162   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_lut<2>
                                                       counter_cmp_eq0000_wg_cy<2>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X55Y65.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X55Y65.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X55Y66.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X55Y66.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X54Y53.F1      net (fanout=7)        1.920   counter_cmp_eq0000
    SLICE_X54Y53.X       Tilo                  0.759   counter_or0000
                                                       counter_or0000
    SLICE_X53Y68.SR      net (fanout=16)       1.798   counter_or0000
    SLICE_X53Y68.CLK     Tsrck                 0.910   counter<24>
                                                       counter_25
    -------------------------------------------------  ---------------------------
    Total                                      8.478ns (3.654ns logic, 4.824ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point counter_26 (SLICE_X53Y69.SR), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.729ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.018 - 0.022)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_0 to counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y56.XQ      Tcko                  0.591   counter<0>
                                                       counter_0
    SLICE_X55Y66.G3      net (fanout=2)        1.750   counter<0>
    SLICE_X55Y66.COUT    Topcyg                1.001   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_lut<7>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X54Y53.F1      net (fanout=7)        1.920   counter_cmp_eq0000
    SLICE_X54Y53.X       Tilo                  0.759   counter_or0000
                                                       counter_or0000
    SLICE_X53Y69.SR      net (fanout=16)       1.798   counter_or0000
    SLICE_X53Y69.CLK     Tsrck                 0.910   counter<26>
                                                       counter_26
    -------------------------------------------------  ---------------------------
    Total                                      8.729ns (3.261ns logic, 5.468ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_12 (FF)
  Destination:          counter_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.645ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_12 to counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y62.XQ      Tcko                  0.591   counter<12>
                                                       counter_12
    SLICE_X55Y63.G2      net (fanout=2)        1.312   counter<12>
    SLICE_X55Y63.COUT    Topcyg                1.001   counter_cmp_eq0000_wg_cy<1>
                                                       counter_cmp_eq0000_wg_lut<1>
                                                       counter_cmp_eq0000_wg_cy<1>
    SLICE_X55Y64.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<1>
    SLICE_X55Y64.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_cy<2>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X55Y65.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X55Y65.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X55Y66.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X55Y66.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X54Y53.F1      net (fanout=7)        1.920   counter_cmp_eq0000
    SLICE_X54Y53.X       Tilo                  0.759   counter_or0000
                                                       counter_or0000
    SLICE_X53Y69.SR      net (fanout=16)       1.798   counter_or0000
    SLICE_X53Y69.CLK     Tsrck                 0.910   counter<26>
                                                       counter_26
    -------------------------------------------------  ---------------------------
    Total                                      8.645ns (3.615ns logic, 5.030ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_5 (FF)
  Destination:          counter_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.478ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_5 to counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y58.YQ      Tcko                  0.587   counter<4>
                                                       counter_5
    SLICE_X55Y64.F1      net (fanout=2)        1.106   counter<5>
    SLICE_X55Y64.COUT    Topcyf                1.162   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_lut<2>
                                                       counter_cmp_eq0000_wg_cy<2>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X55Y65.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X55Y65.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X55Y66.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X55Y66.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X54Y53.F1      net (fanout=7)        1.920   counter_cmp_eq0000
    SLICE_X54Y53.X       Tilo                  0.759   counter_or0000
                                                       counter_or0000
    SLICE_X53Y69.SR      net (fanout=16)       1.798   counter_or0000
    SLICE_X53Y69.CLK     Tsrck                 0.910   counter<26>
                                                       counter_26
    -------------------------------------------------  ---------------------------
    Total                                      8.478ns (3.654ns logic, 4.824ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point initial_state_1 (SLICE_X55Y53.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               initial_state_0 (FF)
  Destination:          initial_state_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.380ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.013 - 0.011)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: initial_state_0 to initial_state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y54.XQ      Tcko                  0.473   initial_state<0>
                                                       initial_state_0
    SLICE_X55Y53.F3      net (fanout=6)        0.391   initial_state<0>
    SLICE_X55Y53.CLK     Tckf        (-Th)    -0.516   initial_state<1>
                                                       initial_state_mux0000<1>63
                                                       initial_state_1
    -------------------------------------------------  ---------------------------
    Total                                      1.380ns (0.989ns logic, 0.391ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------

Paths for end point initial_state_3 (SLICE_X53Y50.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               initial_state_1 (FF)
  Destination:          initial_state_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.489ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.029 - 0.033)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: initial_state_1 to initial_state_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y53.XQ      Tcko                  0.473   initial_state<1>
                                                       initial_state_1
    SLICE_X53Y50.G4      net (fanout=9)        0.500   initial_state<1>
    SLICE_X53Y50.CLK     Tckg        (-Th)    -0.516   initial_state<3>
                                                       initial_state_mux0000<3>1
                                                       initial_state_3
    -------------------------------------------------  ---------------------------
    Total                                      1.489ns (0.989ns logic, 0.500ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point initial_state_0 (SLICE_X55Y54.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               initial_state_0 (FF)
  Destination:          initial_state_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.556ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: initial_state_0 to initial_state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y54.XQ      Tcko                  0.473   initial_state<0>
                                                       initial_state_0
    SLICE_X55Y54.F1      net (fanout=6)        0.567   initial_state<0>
    SLICE_X55Y54.CLK     Tckf        (-Th)    -0.516   initial_state<0>
                                                       initial_state_mux0000<0>91
                                                       initial_state_0
    -------------------------------------------------  ---------------------------
    Total                                      1.556ns (0.989ns logic, 0.567ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: initial_state<2>/CLK
  Logical resource: initial_state_2/CK
  Location pin: SLICE_X54Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: initial_state<2>/CLK
  Logical resource: initial_state_2/CK
  Location pin: SLICE_X54Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: initial_state<2>/CLK
  Logical resource: initial_state_2/CK
  Location pin: SLICE_X54Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.733|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1964 paths, 0 nets, and 202 connections

Design statistics:
   Minimum period:   8.733ns{1}   (Maximum frequency: 114.508MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 12 18:44:49 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 355 MB



