{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664262019106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664262019111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 15:00:18 2022 " "Processing started: Tue Sep 27 15:00:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664262019111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1664262019111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Giraffe_ADC -c Giraffe_ADC " "Command: quartus_sta Giraffe_ADC -c Giraffe_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1664262019111 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1664262019240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1664262019559 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664262019607 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664262019607 ""}
{ "Info" "ISTA_SDC_FOUND" "Giraffe_ADC.out.sdc " "Reading SDC File: 'Giraffe_ADC.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1664262019986 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) clk_50M (Rise) setup and hold " "From clk_50M (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664262019996 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664262019996 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664262019996 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk_50M (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664262019996 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664262019996 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1664262019996 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1664262019997 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1664262020007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.489 " "Worst-case setup slack is 6.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.489               0.000 clk_50M  " "    6.489               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.238               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.238               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664262020030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk_50M  " "    0.402               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.403               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664262020036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.487 " "Worst-case recovery slack is 11.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.487               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.487               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.787               0.000 clk_50M  " "   14.787               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664262020042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.516 " "Worst-case removal slack is 3.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.516               0.000 clk_50M  " "    3.516               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.641               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.641               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664262020046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.629 " "Worst-case minimum pulse width slack is 9.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.629               0.000 clk_50M  " "    9.629               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.711               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49999.711               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664262020050 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1664262020121 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1664262020140 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1664262020370 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) clk_50M (Rise) setup and hold " "From clk_50M (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664262020412 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664262020412 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664262020412 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk_50M (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664262020412 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664262020412 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1664262020412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.586 " "Worst-case setup slack is 7.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.586               0.000 clk_50M  " "    7.586               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.306               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.306               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664262020426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clk_50M  " "    0.354               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.354               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664262020435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.367 " "Worst-case recovery slack is 12.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.367               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.367               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.254               0.000 clk_50M  " "   15.254               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664262020440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.313 " "Worst-case removal slack is 3.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.313               0.000 clk_50M  " "    3.313               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.061               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.061               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664262020449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.647 " "Worst-case minimum pulse width slack is 9.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.647               0.000 clk_50M  " "    9.647               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.710               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49999.710               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664262020460 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1664262020539 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) clk_50M (Rise) setup and hold " "From clk_50M (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664262020606 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664262020606 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664262020606 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk_50M (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664262020606 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1664262020606 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1664262020606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.556 " "Worst-case setup slack is 11.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.556               0.000 clk_50M  " "   11.556               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.538               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.538               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664262020614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk_50M  " "    0.181               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.182               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664262020622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.161 " "Worst-case recovery slack is 14.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.161               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.161               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.971               0.000 clk_50M  " "   15.971               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664262020629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.676 " "Worst-case removal slack is 2.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.676               0.000 clk_50M  " "    2.676               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.390               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.390               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664262020635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.373 " "Worst-case minimum pulse width slack is 9.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.373               0.000 clk_50M  " "    9.373               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.781               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49999.781               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664262020640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664262020640 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1664262021051 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1664262021052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 18 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4942 " "Peak virtual memory: 4942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664262021136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 27 15:00:21 2022 " "Processing ended: Tue Sep 27 15:00:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664262021136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664262021136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664262021136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1664262021136 ""}
