$date
	Tue Mar 18 20:44:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Bit_tb $end
$scope module g $end
$var wire 1 ! clk $end
$var wire 1 " data $end
$var wire 1 # load $end
$var wire 1 $ out $end
$var wire 1 % in $end
$scope module d0 $end
$var wire 1 ! clk $end
$var wire 1 % data $end
$var reg 1 $ q $end
$upscope $end
$scope module m0 $end
$var wire 1 $ a $end
$var wire 1 " b $end
$var wire 1 # sel $end
$var wire 1 % out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
x$
1#
0"
0!
$end
#1
0$
1!
#2
1%
0!
1"
#3
1$
1!
#4
0%
0!
0"
#5
0$
1!
#6
0!
0#
#7
1!
#8
1%
0!
1"
1#
#9
1$
1!
#10
0!
0"
0#
#11
1!
#12
0!
