digraph "CFG for 'simple_round_ceiling' function" {
	label="CFG for 'simple_round_ceiling' function";

	Node0xca2980 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%1:\l  %2 = alloca x86_fp80, align 16\l  %3 = alloca i64, align 8\l  store x86_fp80 %0, x86_fp80* %2, align 16, !tbaa !878\l  call void @llvm.dbg.declare(metadata x86_fp80* %2, metadata !876, metadata\l... !DIExpression()), !dbg !882\l  %4 = bitcast i64* %3 to i8*, !dbg !883\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %4) #23, !dbg !883\l  call void @llvm.dbg.declare(metadata i64* %3, metadata !877, metadata\l... !DIExpression()), !dbg !884\l  %5 = load x86_fp80, x86_fp80* %2, align 16, !dbg !885, !tbaa !878\l  %6 = fptosi x86_fp80 %5 to i64, !dbg !885\l  store i64 %6, i64* %3, align 8, !dbg !884, !tbaa !886\l  %7 = load i64, i64* %3, align 8, !dbg !888, !tbaa !886\l  %8 = sitofp i64 %7 to x86_fp80, !dbg !888\l  %9 = load x86_fp80, x86_fp80* %2, align 16, !dbg !890, !tbaa !878\l  %10 = fcmp olt x86_fp80 %8, %9, !dbg !891\l  br i1 %10, label %11, label %14, !dbg !892\l|{<s0>T|<s1>F}}"];
	Node0xca2980:s0 -> Node0xca29d0;
	Node0xca2980:s1 -> Node0xca2a20;
	Node0xca29d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%11:\l11:                                               \l  %12 = load i64, i64* %3, align 8, !dbg !893, !tbaa !886\l  %13 = add nsw i64 %12, 1, !dbg !893\l  store i64 %13, i64* %3, align 8, !dbg !893, !tbaa !886\l  br label %14, !dbg !894\l}"];
	Node0xca29d0 -> Node0xca2a20;
	Node0xca2a20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%14:\l14:                                               \l  %15 = load i64, i64* %3, align 8, !dbg !895, !tbaa !886\l  %16 = bitcast i64* %3 to i8*, !dbg !896\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %16) #23, !dbg !896\l  ret i64 %15, !dbg !897\l}"];
}
