
ADL400.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b914  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000870  0800b9d8  0800b9d8  0001b9d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c248  0800c248  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c248  0800c248  0001c248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c250  0800c250  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c250  0800c250  0001c250  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c254  0800c254  0001c254  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800c258  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000364  200001d4  0800c42c  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000538  0800c42c  00020538  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000dee7  00000000  00000000  0002023f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000023e2  00000000  00000000  0002e126  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bf0  00000000  00000000  00030508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000093a  00000000  00000000  000310f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015a86  00000000  00000000  00031a32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000116de  00000000  00000000  000474b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000803d2  00000000  00000000  00058b96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003f78  00000000  00000000  000d8f68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000dcee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d4 	.word	0x200001d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800b9bc 	.word	0x0800b9bc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001d8 	.word	0x200001d8
 8000104:	0800b9bc 	.word	0x0800b9bc

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 f8b3 	bl	80015a8 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f803 	bl	8001458 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f8a5 	bl	80015a8 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f89b 	bl	80015a8 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f82b 	bl	80014dc <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f821 	bl	80014dc <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	; (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	; (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			; (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f8a4 	bl	8000624 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			; (mov r8, r8)

080004e8 <__aeabi_lmul>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	46ce      	mov	lr, r9
 80004ec:	4699      	mov	r9, r3
 80004ee:	0c03      	lsrs	r3, r0, #16
 80004f0:	469c      	mov	ip, r3
 80004f2:	0413      	lsls	r3, r2, #16
 80004f4:	4647      	mov	r7, r8
 80004f6:	0c1b      	lsrs	r3, r3, #16
 80004f8:	001d      	movs	r5, r3
 80004fa:	000e      	movs	r6, r1
 80004fc:	4661      	mov	r1, ip
 80004fe:	0404      	lsls	r4, r0, #16
 8000500:	0c24      	lsrs	r4, r4, #16
 8000502:	b580      	push	{r7, lr}
 8000504:	0007      	movs	r7, r0
 8000506:	0c10      	lsrs	r0, r2, #16
 8000508:	434b      	muls	r3, r1
 800050a:	4365      	muls	r5, r4
 800050c:	4341      	muls	r1, r0
 800050e:	4360      	muls	r0, r4
 8000510:	0c2c      	lsrs	r4, r5, #16
 8000512:	18c0      	adds	r0, r0, r3
 8000514:	1820      	adds	r0, r4, r0
 8000516:	468c      	mov	ip, r1
 8000518:	4283      	cmp	r3, r0
 800051a:	d903      	bls.n	8000524 <__aeabi_lmul+0x3c>
 800051c:	2380      	movs	r3, #128	; 0x80
 800051e:	025b      	lsls	r3, r3, #9
 8000520:	4698      	mov	r8, r3
 8000522:	44c4      	add	ip, r8
 8000524:	4649      	mov	r1, r9
 8000526:	4379      	muls	r1, r7
 8000528:	4356      	muls	r6, r2
 800052a:	0c03      	lsrs	r3, r0, #16
 800052c:	042d      	lsls	r5, r5, #16
 800052e:	0c2d      	lsrs	r5, r5, #16
 8000530:	1989      	adds	r1, r1, r6
 8000532:	4463      	add	r3, ip
 8000534:	0400      	lsls	r0, r0, #16
 8000536:	1940      	adds	r0, r0, r5
 8000538:	18c9      	adds	r1, r1, r3
 800053a:	bcc0      	pop	{r6, r7}
 800053c:	46b9      	mov	r9, r7
 800053e:	46b0      	mov	r8, r6
 8000540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000542:	46c0      	nop			; (mov r8, r8)

08000544 <__aeabi_d2uiz>:
 8000544:	b570      	push	{r4, r5, r6, lr}
 8000546:	2200      	movs	r2, #0
 8000548:	4b0c      	ldr	r3, [pc, #48]	; (800057c <__aeabi_d2uiz+0x38>)
 800054a:	0004      	movs	r4, r0
 800054c:	000d      	movs	r5, r1
 800054e:	f7ff ffa1 	bl	8000494 <__aeabi_dcmpge>
 8000552:	2800      	cmp	r0, #0
 8000554:	d104      	bne.n	8000560 <__aeabi_d2uiz+0x1c>
 8000556:	0020      	movs	r0, r4
 8000558:	0029      	movs	r1, r5
 800055a:	f001 feeb 	bl	8002334 <__aeabi_d2iz>
 800055e:	bd70      	pop	{r4, r5, r6, pc}
 8000560:	4b06      	ldr	r3, [pc, #24]	; (800057c <__aeabi_d2uiz+0x38>)
 8000562:	2200      	movs	r2, #0
 8000564:	0020      	movs	r0, r4
 8000566:	0029      	movs	r1, r5
 8000568:	f001 fb44 	bl	8001bf4 <__aeabi_dsub>
 800056c:	f001 fee2 	bl	8002334 <__aeabi_d2iz>
 8000570:	2380      	movs	r3, #128	; 0x80
 8000572:	061b      	lsls	r3, r3, #24
 8000574:	469c      	mov	ip, r3
 8000576:	4460      	add	r0, ip
 8000578:	e7f1      	b.n	800055e <__aeabi_d2uiz+0x1a>
 800057a:	46c0      	nop			; (mov r8, r8)
 800057c:	41e00000 	.word	0x41e00000

08000580 <__aeabi_d2lz>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	0005      	movs	r5, r0
 8000584:	000c      	movs	r4, r1
 8000586:	2200      	movs	r2, #0
 8000588:	2300      	movs	r3, #0
 800058a:	0028      	movs	r0, r5
 800058c:	0021      	movs	r1, r4
 800058e:	f7ff ff63 	bl	8000458 <__aeabi_dcmplt>
 8000592:	2800      	cmp	r0, #0
 8000594:	d108      	bne.n	80005a8 <__aeabi_d2lz+0x28>
 8000596:	0028      	movs	r0, r5
 8000598:	0021      	movs	r1, r4
 800059a:	f000 f80f 	bl	80005bc <__aeabi_d2ulz>
 800059e:	0002      	movs	r2, r0
 80005a0:	000b      	movs	r3, r1
 80005a2:	0010      	movs	r0, r2
 80005a4:	0019      	movs	r1, r3
 80005a6:	bd70      	pop	{r4, r5, r6, pc}
 80005a8:	2380      	movs	r3, #128	; 0x80
 80005aa:	061b      	lsls	r3, r3, #24
 80005ac:	18e1      	adds	r1, r4, r3
 80005ae:	0028      	movs	r0, r5
 80005b0:	f000 f804 	bl	80005bc <__aeabi_d2ulz>
 80005b4:	2300      	movs	r3, #0
 80005b6:	4242      	negs	r2, r0
 80005b8:	418b      	sbcs	r3, r1
 80005ba:	e7f2      	b.n	80005a2 <__aeabi_d2lz+0x22>

080005bc <__aeabi_d2ulz>:
 80005bc:	b570      	push	{r4, r5, r6, lr}
 80005be:	2200      	movs	r2, #0
 80005c0:	4b0b      	ldr	r3, [pc, #44]	; (80005f0 <__aeabi_d2ulz+0x34>)
 80005c2:	000d      	movs	r5, r1
 80005c4:	0004      	movs	r4, r0
 80005c6:	f001 f853 	bl	8001670 <__aeabi_dmul>
 80005ca:	f7ff ffbb 	bl	8000544 <__aeabi_d2uiz>
 80005ce:	0006      	movs	r6, r0
 80005d0:	f001 ff16 	bl	8002400 <__aeabi_ui2d>
 80005d4:	2200      	movs	r2, #0
 80005d6:	4b07      	ldr	r3, [pc, #28]	; (80005f4 <__aeabi_d2ulz+0x38>)
 80005d8:	f001 f84a 	bl	8001670 <__aeabi_dmul>
 80005dc:	0002      	movs	r2, r0
 80005de:	000b      	movs	r3, r1
 80005e0:	0020      	movs	r0, r4
 80005e2:	0029      	movs	r1, r5
 80005e4:	f001 fb06 	bl	8001bf4 <__aeabi_dsub>
 80005e8:	f7ff ffac 	bl	8000544 <__aeabi_d2uiz>
 80005ec:	0031      	movs	r1, r6
 80005ee:	bd70      	pop	{r4, r5, r6, pc}
 80005f0:	3df00000 	.word	0x3df00000
 80005f4:	41f00000 	.word	0x41f00000

080005f8 <__aeabi_l2d>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	0006      	movs	r6, r0
 80005fc:	0008      	movs	r0, r1
 80005fe:	f001 fecf 	bl	80023a0 <__aeabi_i2d>
 8000602:	2200      	movs	r2, #0
 8000604:	4b06      	ldr	r3, [pc, #24]	; (8000620 <__aeabi_l2d+0x28>)
 8000606:	f001 f833 	bl	8001670 <__aeabi_dmul>
 800060a:	000d      	movs	r5, r1
 800060c:	0004      	movs	r4, r0
 800060e:	0030      	movs	r0, r6
 8000610:	f001 fef6 	bl	8002400 <__aeabi_ui2d>
 8000614:	002b      	movs	r3, r5
 8000616:	0022      	movs	r2, r4
 8000618:	f000 f8d0 	bl	80007bc <__aeabi_dadd>
 800061c:	bd70      	pop	{r4, r5, r6, pc}
 800061e:	46c0      	nop			; (mov r8, r8)
 8000620:	41f00000 	.word	0x41f00000

08000624 <__udivmoddi4>:
 8000624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000626:	4657      	mov	r7, sl
 8000628:	464e      	mov	r6, r9
 800062a:	4645      	mov	r5, r8
 800062c:	46de      	mov	lr, fp
 800062e:	b5e0      	push	{r5, r6, r7, lr}
 8000630:	0004      	movs	r4, r0
 8000632:	000d      	movs	r5, r1
 8000634:	4692      	mov	sl, r2
 8000636:	4699      	mov	r9, r3
 8000638:	b083      	sub	sp, #12
 800063a:	428b      	cmp	r3, r1
 800063c:	d830      	bhi.n	80006a0 <__udivmoddi4+0x7c>
 800063e:	d02d      	beq.n	800069c <__udivmoddi4+0x78>
 8000640:	4649      	mov	r1, r9
 8000642:	4650      	mov	r0, sl
 8000644:	f001 ffee 	bl	8002624 <__clzdi2>
 8000648:	0029      	movs	r1, r5
 800064a:	0006      	movs	r6, r0
 800064c:	0020      	movs	r0, r4
 800064e:	f001 ffe9 	bl	8002624 <__clzdi2>
 8000652:	1a33      	subs	r3, r6, r0
 8000654:	4698      	mov	r8, r3
 8000656:	3b20      	subs	r3, #32
 8000658:	d434      	bmi.n	80006c4 <__udivmoddi4+0xa0>
 800065a:	469b      	mov	fp, r3
 800065c:	4653      	mov	r3, sl
 800065e:	465a      	mov	r2, fp
 8000660:	4093      	lsls	r3, r2
 8000662:	4642      	mov	r2, r8
 8000664:	001f      	movs	r7, r3
 8000666:	4653      	mov	r3, sl
 8000668:	4093      	lsls	r3, r2
 800066a:	001e      	movs	r6, r3
 800066c:	42af      	cmp	r7, r5
 800066e:	d83b      	bhi.n	80006e8 <__udivmoddi4+0xc4>
 8000670:	42af      	cmp	r7, r5
 8000672:	d100      	bne.n	8000676 <__udivmoddi4+0x52>
 8000674:	e079      	b.n	800076a <__udivmoddi4+0x146>
 8000676:	465b      	mov	r3, fp
 8000678:	1ba4      	subs	r4, r4, r6
 800067a:	41bd      	sbcs	r5, r7
 800067c:	2b00      	cmp	r3, #0
 800067e:	da00      	bge.n	8000682 <__udivmoddi4+0x5e>
 8000680:	e076      	b.n	8000770 <__udivmoddi4+0x14c>
 8000682:	2200      	movs	r2, #0
 8000684:	2300      	movs	r3, #0
 8000686:	9200      	str	r2, [sp, #0]
 8000688:	9301      	str	r3, [sp, #4]
 800068a:	2301      	movs	r3, #1
 800068c:	465a      	mov	r2, fp
 800068e:	4093      	lsls	r3, r2
 8000690:	9301      	str	r3, [sp, #4]
 8000692:	2301      	movs	r3, #1
 8000694:	4642      	mov	r2, r8
 8000696:	4093      	lsls	r3, r2
 8000698:	9300      	str	r3, [sp, #0]
 800069a:	e029      	b.n	80006f0 <__udivmoddi4+0xcc>
 800069c:	4282      	cmp	r2, r0
 800069e:	d9cf      	bls.n	8000640 <__udivmoddi4+0x1c>
 80006a0:	2200      	movs	r2, #0
 80006a2:	2300      	movs	r3, #0
 80006a4:	9200      	str	r2, [sp, #0]
 80006a6:	9301      	str	r3, [sp, #4]
 80006a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <__udivmoddi4+0x8e>
 80006ae:	601c      	str	r4, [r3, #0]
 80006b0:	605d      	str	r5, [r3, #4]
 80006b2:	9800      	ldr	r0, [sp, #0]
 80006b4:	9901      	ldr	r1, [sp, #4]
 80006b6:	b003      	add	sp, #12
 80006b8:	bcf0      	pop	{r4, r5, r6, r7}
 80006ba:	46bb      	mov	fp, r7
 80006bc:	46b2      	mov	sl, r6
 80006be:	46a9      	mov	r9, r5
 80006c0:	46a0      	mov	r8, r4
 80006c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006c4:	4642      	mov	r2, r8
 80006c6:	469b      	mov	fp, r3
 80006c8:	2320      	movs	r3, #32
 80006ca:	1a9b      	subs	r3, r3, r2
 80006cc:	4652      	mov	r2, sl
 80006ce:	40da      	lsrs	r2, r3
 80006d0:	4641      	mov	r1, r8
 80006d2:	0013      	movs	r3, r2
 80006d4:	464a      	mov	r2, r9
 80006d6:	408a      	lsls	r2, r1
 80006d8:	0017      	movs	r7, r2
 80006da:	4642      	mov	r2, r8
 80006dc:	431f      	orrs	r7, r3
 80006de:	4653      	mov	r3, sl
 80006e0:	4093      	lsls	r3, r2
 80006e2:	001e      	movs	r6, r3
 80006e4:	42af      	cmp	r7, r5
 80006e6:	d9c3      	bls.n	8000670 <__udivmoddi4+0x4c>
 80006e8:	2200      	movs	r2, #0
 80006ea:	2300      	movs	r3, #0
 80006ec:	9200      	str	r2, [sp, #0]
 80006ee:	9301      	str	r3, [sp, #4]
 80006f0:	4643      	mov	r3, r8
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d0d8      	beq.n	80006a8 <__udivmoddi4+0x84>
 80006f6:	07fb      	lsls	r3, r7, #31
 80006f8:	0872      	lsrs	r2, r6, #1
 80006fa:	431a      	orrs	r2, r3
 80006fc:	4646      	mov	r6, r8
 80006fe:	087b      	lsrs	r3, r7, #1
 8000700:	e00e      	b.n	8000720 <__udivmoddi4+0xfc>
 8000702:	42ab      	cmp	r3, r5
 8000704:	d101      	bne.n	800070a <__udivmoddi4+0xe6>
 8000706:	42a2      	cmp	r2, r4
 8000708:	d80c      	bhi.n	8000724 <__udivmoddi4+0x100>
 800070a:	1aa4      	subs	r4, r4, r2
 800070c:	419d      	sbcs	r5, r3
 800070e:	2001      	movs	r0, #1
 8000710:	1924      	adds	r4, r4, r4
 8000712:	416d      	adcs	r5, r5
 8000714:	2100      	movs	r1, #0
 8000716:	3e01      	subs	r6, #1
 8000718:	1824      	adds	r4, r4, r0
 800071a:	414d      	adcs	r5, r1
 800071c:	2e00      	cmp	r6, #0
 800071e:	d006      	beq.n	800072e <__udivmoddi4+0x10a>
 8000720:	42ab      	cmp	r3, r5
 8000722:	d9ee      	bls.n	8000702 <__udivmoddi4+0xde>
 8000724:	3e01      	subs	r6, #1
 8000726:	1924      	adds	r4, r4, r4
 8000728:	416d      	adcs	r5, r5
 800072a:	2e00      	cmp	r6, #0
 800072c:	d1f8      	bne.n	8000720 <__udivmoddi4+0xfc>
 800072e:	9800      	ldr	r0, [sp, #0]
 8000730:	9901      	ldr	r1, [sp, #4]
 8000732:	465b      	mov	r3, fp
 8000734:	1900      	adds	r0, r0, r4
 8000736:	4169      	adcs	r1, r5
 8000738:	2b00      	cmp	r3, #0
 800073a:	db24      	blt.n	8000786 <__udivmoddi4+0x162>
 800073c:	002b      	movs	r3, r5
 800073e:	465a      	mov	r2, fp
 8000740:	4644      	mov	r4, r8
 8000742:	40d3      	lsrs	r3, r2
 8000744:	002a      	movs	r2, r5
 8000746:	40e2      	lsrs	r2, r4
 8000748:	001c      	movs	r4, r3
 800074a:	465b      	mov	r3, fp
 800074c:	0015      	movs	r5, r2
 800074e:	2b00      	cmp	r3, #0
 8000750:	db2a      	blt.n	80007a8 <__udivmoddi4+0x184>
 8000752:	0026      	movs	r6, r4
 8000754:	409e      	lsls	r6, r3
 8000756:	0033      	movs	r3, r6
 8000758:	0026      	movs	r6, r4
 800075a:	4647      	mov	r7, r8
 800075c:	40be      	lsls	r6, r7
 800075e:	0032      	movs	r2, r6
 8000760:	1a80      	subs	r0, r0, r2
 8000762:	4199      	sbcs	r1, r3
 8000764:	9000      	str	r0, [sp, #0]
 8000766:	9101      	str	r1, [sp, #4]
 8000768:	e79e      	b.n	80006a8 <__udivmoddi4+0x84>
 800076a:	42a3      	cmp	r3, r4
 800076c:	d8bc      	bhi.n	80006e8 <__udivmoddi4+0xc4>
 800076e:	e782      	b.n	8000676 <__udivmoddi4+0x52>
 8000770:	4642      	mov	r2, r8
 8000772:	2320      	movs	r3, #32
 8000774:	2100      	movs	r1, #0
 8000776:	1a9b      	subs	r3, r3, r2
 8000778:	2200      	movs	r2, #0
 800077a:	9100      	str	r1, [sp, #0]
 800077c:	9201      	str	r2, [sp, #4]
 800077e:	2201      	movs	r2, #1
 8000780:	40da      	lsrs	r2, r3
 8000782:	9201      	str	r2, [sp, #4]
 8000784:	e785      	b.n	8000692 <__udivmoddi4+0x6e>
 8000786:	4642      	mov	r2, r8
 8000788:	2320      	movs	r3, #32
 800078a:	1a9b      	subs	r3, r3, r2
 800078c:	002a      	movs	r2, r5
 800078e:	4646      	mov	r6, r8
 8000790:	409a      	lsls	r2, r3
 8000792:	0023      	movs	r3, r4
 8000794:	40f3      	lsrs	r3, r6
 8000796:	4644      	mov	r4, r8
 8000798:	4313      	orrs	r3, r2
 800079a:	002a      	movs	r2, r5
 800079c:	40e2      	lsrs	r2, r4
 800079e:	001c      	movs	r4, r3
 80007a0:	465b      	mov	r3, fp
 80007a2:	0015      	movs	r5, r2
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	dad4      	bge.n	8000752 <__udivmoddi4+0x12e>
 80007a8:	4642      	mov	r2, r8
 80007aa:	002f      	movs	r7, r5
 80007ac:	2320      	movs	r3, #32
 80007ae:	0026      	movs	r6, r4
 80007b0:	4097      	lsls	r7, r2
 80007b2:	1a9b      	subs	r3, r3, r2
 80007b4:	40de      	lsrs	r6, r3
 80007b6:	003b      	movs	r3, r7
 80007b8:	4333      	orrs	r3, r6
 80007ba:	e7cd      	b.n	8000758 <__udivmoddi4+0x134>

080007bc <__aeabi_dadd>:
 80007bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007be:	464f      	mov	r7, r9
 80007c0:	4646      	mov	r6, r8
 80007c2:	46d6      	mov	lr, sl
 80007c4:	0004      	movs	r4, r0
 80007c6:	b5c0      	push	{r6, r7, lr}
 80007c8:	001f      	movs	r7, r3
 80007ca:	030b      	lsls	r3, r1, #12
 80007cc:	0010      	movs	r0, r2
 80007ce:	004e      	lsls	r6, r1, #1
 80007d0:	0a5b      	lsrs	r3, r3, #9
 80007d2:	0fcd      	lsrs	r5, r1, #31
 80007d4:	0f61      	lsrs	r1, r4, #29
 80007d6:	007a      	lsls	r2, r7, #1
 80007d8:	4319      	orrs	r1, r3
 80007da:	00e3      	lsls	r3, r4, #3
 80007dc:	033c      	lsls	r4, r7, #12
 80007de:	0fff      	lsrs	r7, r7, #31
 80007e0:	46bc      	mov	ip, r7
 80007e2:	0a64      	lsrs	r4, r4, #9
 80007e4:	0f47      	lsrs	r7, r0, #29
 80007e6:	4327      	orrs	r7, r4
 80007e8:	0d76      	lsrs	r6, r6, #21
 80007ea:	0d52      	lsrs	r2, r2, #21
 80007ec:	00c0      	lsls	r0, r0, #3
 80007ee:	46b9      	mov	r9, r7
 80007f0:	4680      	mov	r8, r0
 80007f2:	1ab7      	subs	r7, r6, r2
 80007f4:	4565      	cmp	r5, ip
 80007f6:	d100      	bne.n	80007fa <__aeabi_dadd+0x3e>
 80007f8:	e09b      	b.n	8000932 <__aeabi_dadd+0x176>
 80007fa:	2f00      	cmp	r7, #0
 80007fc:	dc00      	bgt.n	8000800 <__aeabi_dadd+0x44>
 80007fe:	e084      	b.n	800090a <__aeabi_dadd+0x14e>
 8000800:	2a00      	cmp	r2, #0
 8000802:	d100      	bne.n	8000806 <__aeabi_dadd+0x4a>
 8000804:	e0be      	b.n	8000984 <__aeabi_dadd+0x1c8>
 8000806:	4ac8      	ldr	r2, [pc, #800]	; (8000b28 <__aeabi_dadd+0x36c>)
 8000808:	4296      	cmp	r6, r2
 800080a:	d100      	bne.n	800080e <__aeabi_dadd+0x52>
 800080c:	e124      	b.n	8000a58 <__aeabi_dadd+0x29c>
 800080e:	2280      	movs	r2, #128	; 0x80
 8000810:	464c      	mov	r4, r9
 8000812:	0412      	lsls	r2, r2, #16
 8000814:	4314      	orrs	r4, r2
 8000816:	46a1      	mov	r9, r4
 8000818:	2f38      	cmp	r7, #56	; 0x38
 800081a:	dd00      	ble.n	800081e <__aeabi_dadd+0x62>
 800081c:	e167      	b.n	8000aee <__aeabi_dadd+0x332>
 800081e:	2f1f      	cmp	r7, #31
 8000820:	dd00      	ble.n	8000824 <__aeabi_dadd+0x68>
 8000822:	e1d6      	b.n	8000bd2 <__aeabi_dadd+0x416>
 8000824:	2220      	movs	r2, #32
 8000826:	464c      	mov	r4, r9
 8000828:	1bd2      	subs	r2, r2, r7
 800082a:	4094      	lsls	r4, r2
 800082c:	46a2      	mov	sl, r4
 800082e:	4644      	mov	r4, r8
 8000830:	40fc      	lsrs	r4, r7
 8000832:	0020      	movs	r0, r4
 8000834:	4654      	mov	r4, sl
 8000836:	4304      	orrs	r4, r0
 8000838:	4640      	mov	r0, r8
 800083a:	4090      	lsls	r0, r2
 800083c:	1e42      	subs	r2, r0, #1
 800083e:	4190      	sbcs	r0, r2
 8000840:	464a      	mov	r2, r9
 8000842:	40fa      	lsrs	r2, r7
 8000844:	4304      	orrs	r4, r0
 8000846:	1a89      	subs	r1, r1, r2
 8000848:	1b1c      	subs	r4, r3, r4
 800084a:	42a3      	cmp	r3, r4
 800084c:	4192      	sbcs	r2, r2
 800084e:	4252      	negs	r2, r2
 8000850:	1a8b      	subs	r3, r1, r2
 8000852:	469a      	mov	sl, r3
 8000854:	4653      	mov	r3, sl
 8000856:	021b      	lsls	r3, r3, #8
 8000858:	d400      	bmi.n	800085c <__aeabi_dadd+0xa0>
 800085a:	e0d4      	b.n	8000a06 <__aeabi_dadd+0x24a>
 800085c:	4653      	mov	r3, sl
 800085e:	025a      	lsls	r2, r3, #9
 8000860:	0a53      	lsrs	r3, r2, #9
 8000862:	469a      	mov	sl, r3
 8000864:	4653      	mov	r3, sl
 8000866:	2b00      	cmp	r3, #0
 8000868:	d100      	bne.n	800086c <__aeabi_dadd+0xb0>
 800086a:	e104      	b.n	8000a76 <__aeabi_dadd+0x2ba>
 800086c:	4650      	mov	r0, sl
 800086e:	f001 febb 	bl	80025e8 <__clzsi2>
 8000872:	0003      	movs	r3, r0
 8000874:	3b08      	subs	r3, #8
 8000876:	2220      	movs	r2, #32
 8000878:	0020      	movs	r0, r4
 800087a:	1ad2      	subs	r2, r2, r3
 800087c:	4651      	mov	r1, sl
 800087e:	40d0      	lsrs	r0, r2
 8000880:	4099      	lsls	r1, r3
 8000882:	0002      	movs	r2, r0
 8000884:	409c      	lsls	r4, r3
 8000886:	430a      	orrs	r2, r1
 8000888:	42b3      	cmp	r3, r6
 800088a:	da00      	bge.n	800088e <__aeabi_dadd+0xd2>
 800088c:	e102      	b.n	8000a94 <__aeabi_dadd+0x2d8>
 800088e:	1b9b      	subs	r3, r3, r6
 8000890:	1c59      	adds	r1, r3, #1
 8000892:	291f      	cmp	r1, #31
 8000894:	dd00      	ble.n	8000898 <__aeabi_dadd+0xdc>
 8000896:	e0a7      	b.n	80009e8 <__aeabi_dadd+0x22c>
 8000898:	2320      	movs	r3, #32
 800089a:	0010      	movs	r0, r2
 800089c:	0026      	movs	r6, r4
 800089e:	1a5b      	subs	r3, r3, r1
 80008a0:	409c      	lsls	r4, r3
 80008a2:	4098      	lsls	r0, r3
 80008a4:	40ce      	lsrs	r6, r1
 80008a6:	40ca      	lsrs	r2, r1
 80008a8:	1e63      	subs	r3, r4, #1
 80008aa:	419c      	sbcs	r4, r3
 80008ac:	4330      	orrs	r0, r6
 80008ae:	4692      	mov	sl, r2
 80008b0:	2600      	movs	r6, #0
 80008b2:	4304      	orrs	r4, r0
 80008b4:	0763      	lsls	r3, r4, #29
 80008b6:	d009      	beq.n	80008cc <__aeabi_dadd+0x110>
 80008b8:	230f      	movs	r3, #15
 80008ba:	4023      	ands	r3, r4
 80008bc:	2b04      	cmp	r3, #4
 80008be:	d005      	beq.n	80008cc <__aeabi_dadd+0x110>
 80008c0:	1d23      	adds	r3, r4, #4
 80008c2:	42a3      	cmp	r3, r4
 80008c4:	41a4      	sbcs	r4, r4
 80008c6:	4264      	negs	r4, r4
 80008c8:	44a2      	add	sl, r4
 80008ca:	001c      	movs	r4, r3
 80008cc:	4653      	mov	r3, sl
 80008ce:	021b      	lsls	r3, r3, #8
 80008d0:	d400      	bmi.n	80008d4 <__aeabi_dadd+0x118>
 80008d2:	e09b      	b.n	8000a0c <__aeabi_dadd+0x250>
 80008d4:	4b94      	ldr	r3, [pc, #592]	; (8000b28 <__aeabi_dadd+0x36c>)
 80008d6:	3601      	adds	r6, #1
 80008d8:	429e      	cmp	r6, r3
 80008da:	d100      	bne.n	80008de <__aeabi_dadd+0x122>
 80008dc:	e0b8      	b.n	8000a50 <__aeabi_dadd+0x294>
 80008de:	4653      	mov	r3, sl
 80008e0:	4992      	ldr	r1, [pc, #584]	; (8000b2c <__aeabi_dadd+0x370>)
 80008e2:	08e4      	lsrs	r4, r4, #3
 80008e4:	400b      	ands	r3, r1
 80008e6:	0019      	movs	r1, r3
 80008e8:	075b      	lsls	r3, r3, #29
 80008ea:	4323      	orrs	r3, r4
 80008ec:	0572      	lsls	r2, r6, #21
 80008ee:	024c      	lsls	r4, r1, #9
 80008f0:	0b24      	lsrs	r4, r4, #12
 80008f2:	0d52      	lsrs	r2, r2, #21
 80008f4:	0512      	lsls	r2, r2, #20
 80008f6:	07ed      	lsls	r5, r5, #31
 80008f8:	4322      	orrs	r2, r4
 80008fa:	432a      	orrs	r2, r5
 80008fc:	0018      	movs	r0, r3
 80008fe:	0011      	movs	r1, r2
 8000900:	bce0      	pop	{r5, r6, r7}
 8000902:	46ba      	mov	sl, r7
 8000904:	46b1      	mov	r9, r6
 8000906:	46a8      	mov	r8, r5
 8000908:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800090a:	2f00      	cmp	r7, #0
 800090c:	d048      	beq.n	80009a0 <__aeabi_dadd+0x1e4>
 800090e:	1b97      	subs	r7, r2, r6
 8000910:	2e00      	cmp	r6, #0
 8000912:	d000      	beq.n	8000916 <__aeabi_dadd+0x15a>
 8000914:	e10e      	b.n	8000b34 <__aeabi_dadd+0x378>
 8000916:	000c      	movs	r4, r1
 8000918:	431c      	orrs	r4, r3
 800091a:	d100      	bne.n	800091e <__aeabi_dadd+0x162>
 800091c:	e1b7      	b.n	8000c8e <__aeabi_dadd+0x4d2>
 800091e:	1e7c      	subs	r4, r7, #1
 8000920:	2f01      	cmp	r7, #1
 8000922:	d100      	bne.n	8000926 <__aeabi_dadd+0x16a>
 8000924:	e226      	b.n	8000d74 <__aeabi_dadd+0x5b8>
 8000926:	4d80      	ldr	r5, [pc, #512]	; (8000b28 <__aeabi_dadd+0x36c>)
 8000928:	42af      	cmp	r7, r5
 800092a:	d100      	bne.n	800092e <__aeabi_dadd+0x172>
 800092c:	e1d5      	b.n	8000cda <__aeabi_dadd+0x51e>
 800092e:	0027      	movs	r7, r4
 8000930:	e107      	b.n	8000b42 <__aeabi_dadd+0x386>
 8000932:	2f00      	cmp	r7, #0
 8000934:	dc00      	bgt.n	8000938 <__aeabi_dadd+0x17c>
 8000936:	e0b2      	b.n	8000a9e <__aeabi_dadd+0x2e2>
 8000938:	2a00      	cmp	r2, #0
 800093a:	d047      	beq.n	80009cc <__aeabi_dadd+0x210>
 800093c:	4a7a      	ldr	r2, [pc, #488]	; (8000b28 <__aeabi_dadd+0x36c>)
 800093e:	4296      	cmp	r6, r2
 8000940:	d100      	bne.n	8000944 <__aeabi_dadd+0x188>
 8000942:	e089      	b.n	8000a58 <__aeabi_dadd+0x29c>
 8000944:	2280      	movs	r2, #128	; 0x80
 8000946:	464c      	mov	r4, r9
 8000948:	0412      	lsls	r2, r2, #16
 800094a:	4314      	orrs	r4, r2
 800094c:	46a1      	mov	r9, r4
 800094e:	2f38      	cmp	r7, #56	; 0x38
 8000950:	dc6b      	bgt.n	8000a2a <__aeabi_dadd+0x26e>
 8000952:	2f1f      	cmp	r7, #31
 8000954:	dc00      	bgt.n	8000958 <__aeabi_dadd+0x19c>
 8000956:	e16e      	b.n	8000c36 <__aeabi_dadd+0x47a>
 8000958:	003a      	movs	r2, r7
 800095a:	4648      	mov	r0, r9
 800095c:	3a20      	subs	r2, #32
 800095e:	40d0      	lsrs	r0, r2
 8000960:	4684      	mov	ip, r0
 8000962:	2f20      	cmp	r7, #32
 8000964:	d007      	beq.n	8000976 <__aeabi_dadd+0x1ba>
 8000966:	2240      	movs	r2, #64	; 0x40
 8000968:	4648      	mov	r0, r9
 800096a:	1bd2      	subs	r2, r2, r7
 800096c:	4090      	lsls	r0, r2
 800096e:	0002      	movs	r2, r0
 8000970:	4640      	mov	r0, r8
 8000972:	4310      	orrs	r0, r2
 8000974:	4680      	mov	r8, r0
 8000976:	4640      	mov	r0, r8
 8000978:	1e42      	subs	r2, r0, #1
 800097a:	4190      	sbcs	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	0004      	movs	r4, r0
 8000980:	4314      	orrs	r4, r2
 8000982:	e057      	b.n	8000a34 <__aeabi_dadd+0x278>
 8000984:	464a      	mov	r2, r9
 8000986:	4302      	orrs	r2, r0
 8000988:	d100      	bne.n	800098c <__aeabi_dadd+0x1d0>
 800098a:	e103      	b.n	8000b94 <__aeabi_dadd+0x3d8>
 800098c:	1e7a      	subs	r2, r7, #1
 800098e:	2f01      	cmp	r7, #1
 8000990:	d100      	bne.n	8000994 <__aeabi_dadd+0x1d8>
 8000992:	e193      	b.n	8000cbc <__aeabi_dadd+0x500>
 8000994:	4c64      	ldr	r4, [pc, #400]	; (8000b28 <__aeabi_dadd+0x36c>)
 8000996:	42a7      	cmp	r7, r4
 8000998:	d100      	bne.n	800099c <__aeabi_dadd+0x1e0>
 800099a:	e18a      	b.n	8000cb2 <__aeabi_dadd+0x4f6>
 800099c:	0017      	movs	r7, r2
 800099e:	e73b      	b.n	8000818 <__aeabi_dadd+0x5c>
 80009a0:	4c63      	ldr	r4, [pc, #396]	; (8000b30 <__aeabi_dadd+0x374>)
 80009a2:	1c72      	adds	r2, r6, #1
 80009a4:	4222      	tst	r2, r4
 80009a6:	d000      	beq.n	80009aa <__aeabi_dadd+0x1ee>
 80009a8:	e0e0      	b.n	8000b6c <__aeabi_dadd+0x3b0>
 80009aa:	000a      	movs	r2, r1
 80009ac:	431a      	orrs	r2, r3
 80009ae:	2e00      	cmp	r6, #0
 80009b0:	d000      	beq.n	80009b4 <__aeabi_dadd+0x1f8>
 80009b2:	e174      	b.n	8000c9e <__aeabi_dadd+0x4e2>
 80009b4:	2a00      	cmp	r2, #0
 80009b6:	d100      	bne.n	80009ba <__aeabi_dadd+0x1fe>
 80009b8:	e1d0      	b.n	8000d5c <__aeabi_dadd+0x5a0>
 80009ba:	464a      	mov	r2, r9
 80009bc:	4302      	orrs	r2, r0
 80009be:	d000      	beq.n	80009c2 <__aeabi_dadd+0x206>
 80009c0:	e1e3      	b.n	8000d8a <__aeabi_dadd+0x5ce>
 80009c2:	074a      	lsls	r2, r1, #29
 80009c4:	08db      	lsrs	r3, r3, #3
 80009c6:	4313      	orrs	r3, r2
 80009c8:	08c9      	lsrs	r1, r1, #3
 80009ca:	e029      	b.n	8000a20 <__aeabi_dadd+0x264>
 80009cc:	464a      	mov	r2, r9
 80009ce:	4302      	orrs	r2, r0
 80009d0:	d100      	bne.n	80009d4 <__aeabi_dadd+0x218>
 80009d2:	e17d      	b.n	8000cd0 <__aeabi_dadd+0x514>
 80009d4:	1e7a      	subs	r2, r7, #1
 80009d6:	2f01      	cmp	r7, #1
 80009d8:	d100      	bne.n	80009dc <__aeabi_dadd+0x220>
 80009da:	e0e0      	b.n	8000b9e <__aeabi_dadd+0x3e2>
 80009dc:	4c52      	ldr	r4, [pc, #328]	; (8000b28 <__aeabi_dadd+0x36c>)
 80009de:	42a7      	cmp	r7, r4
 80009e0:	d100      	bne.n	80009e4 <__aeabi_dadd+0x228>
 80009e2:	e166      	b.n	8000cb2 <__aeabi_dadd+0x4f6>
 80009e4:	0017      	movs	r7, r2
 80009e6:	e7b2      	b.n	800094e <__aeabi_dadd+0x192>
 80009e8:	0010      	movs	r0, r2
 80009ea:	3b1f      	subs	r3, #31
 80009ec:	40d8      	lsrs	r0, r3
 80009ee:	2920      	cmp	r1, #32
 80009f0:	d003      	beq.n	80009fa <__aeabi_dadd+0x23e>
 80009f2:	2340      	movs	r3, #64	; 0x40
 80009f4:	1a5b      	subs	r3, r3, r1
 80009f6:	409a      	lsls	r2, r3
 80009f8:	4314      	orrs	r4, r2
 80009fa:	1e63      	subs	r3, r4, #1
 80009fc:	419c      	sbcs	r4, r3
 80009fe:	2300      	movs	r3, #0
 8000a00:	2600      	movs	r6, #0
 8000a02:	469a      	mov	sl, r3
 8000a04:	4304      	orrs	r4, r0
 8000a06:	0763      	lsls	r3, r4, #29
 8000a08:	d000      	beq.n	8000a0c <__aeabi_dadd+0x250>
 8000a0a:	e755      	b.n	80008b8 <__aeabi_dadd+0xfc>
 8000a0c:	4652      	mov	r2, sl
 8000a0e:	08e3      	lsrs	r3, r4, #3
 8000a10:	0752      	lsls	r2, r2, #29
 8000a12:	4313      	orrs	r3, r2
 8000a14:	4652      	mov	r2, sl
 8000a16:	0037      	movs	r7, r6
 8000a18:	08d1      	lsrs	r1, r2, #3
 8000a1a:	4a43      	ldr	r2, [pc, #268]	; (8000b28 <__aeabi_dadd+0x36c>)
 8000a1c:	4297      	cmp	r7, r2
 8000a1e:	d01f      	beq.n	8000a60 <__aeabi_dadd+0x2a4>
 8000a20:	0309      	lsls	r1, r1, #12
 8000a22:	057a      	lsls	r2, r7, #21
 8000a24:	0b0c      	lsrs	r4, r1, #12
 8000a26:	0d52      	lsrs	r2, r2, #21
 8000a28:	e764      	b.n	80008f4 <__aeabi_dadd+0x138>
 8000a2a:	4642      	mov	r2, r8
 8000a2c:	464c      	mov	r4, r9
 8000a2e:	4314      	orrs	r4, r2
 8000a30:	1e62      	subs	r2, r4, #1
 8000a32:	4194      	sbcs	r4, r2
 8000a34:	18e4      	adds	r4, r4, r3
 8000a36:	429c      	cmp	r4, r3
 8000a38:	4192      	sbcs	r2, r2
 8000a3a:	4252      	negs	r2, r2
 8000a3c:	4692      	mov	sl, r2
 8000a3e:	448a      	add	sl, r1
 8000a40:	4653      	mov	r3, sl
 8000a42:	021b      	lsls	r3, r3, #8
 8000a44:	d5df      	bpl.n	8000a06 <__aeabi_dadd+0x24a>
 8000a46:	4b38      	ldr	r3, [pc, #224]	; (8000b28 <__aeabi_dadd+0x36c>)
 8000a48:	3601      	adds	r6, #1
 8000a4a:	429e      	cmp	r6, r3
 8000a4c:	d000      	beq.n	8000a50 <__aeabi_dadd+0x294>
 8000a4e:	e0b3      	b.n	8000bb8 <__aeabi_dadd+0x3fc>
 8000a50:	0032      	movs	r2, r6
 8000a52:	2400      	movs	r4, #0
 8000a54:	2300      	movs	r3, #0
 8000a56:	e74d      	b.n	80008f4 <__aeabi_dadd+0x138>
 8000a58:	074a      	lsls	r2, r1, #29
 8000a5a:	08db      	lsrs	r3, r3, #3
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	08c9      	lsrs	r1, r1, #3
 8000a60:	001a      	movs	r2, r3
 8000a62:	430a      	orrs	r2, r1
 8000a64:	d100      	bne.n	8000a68 <__aeabi_dadd+0x2ac>
 8000a66:	e200      	b.n	8000e6a <__aeabi_dadd+0x6ae>
 8000a68:	2480      	movs	r4, #128	; 0x80
 8000a6a:	0324      	lsls	r4, r4, #12
 8000a6c:	430c      	orrs	r4, r1
 8000a6e:	0324      	lsls	r4, r4, #12
 8000a70:	4a2d      	ldr	r2, [pc, #180]	; (8000b28 <__aeabi_dadd+0x36c>)
 8000a72:	0b24      	lsrs	r4, r4, #12
 8000a74:	e73e      	b.n	80008f4 <__aeabi_dadd+0x138>
 8000a76:	0020      	movs	r0, r4
 8000a78:	f001 fdb6 	bl	80025e8 <__clzsi2>
 8000a7c:	0003      	movs	r3, r0
 8000a7e:	3318      	adds	r3, #24
 8000a80:	2b1f      	cmp	r3, #31
 8000a82:	dc00      	bgt.n	8000a86 <__aeabi_dadd+0x2ca>
 8000a84:	e6f7      	b.n	8000876 <__aeabi_dadd+0xba>
 8000a86:	0022      	movs	r2, r4
 8000a88:	3808      	subs	r0, #8
 8000a8a:	4082      	lsls	r2, r0
 8000a8c:	2400      	movs	r4, #0
 8000a8e:	42b3      	cmp	r3, r6
 8000a90:	db00      	blt.n	8000a94 <__aeabi_dadd+0x2d8>
 8000a92:	e6fc      	b.n	800088e <__aeabi_dadd+0xd2>
 8000a94:	1af6      	subs	r6, r6, r3
 8000a96:	4b25      	ldr	r3, [pc, #148]	; (8000b2c <__aeabi_dadd+0x370>)
 8000a98:	401a      	ands	r2, r3
 8000a9a:	4692      	mov	sl, r2
 8000a9c:	e70a      	b.n	80008b4 <__aeabi_dadd+0xf8>
 8000a9e:	2f00      	cmp	r7, #0
 8000aa0:	d02b      	beq.n	8000afa <__aeabi_dadd+0x33e>
 8000aa2:	1b97      	subs	r7, r2, r6
 8000aa4:	2e00      	cmp	r6, #0
 8000aa6:	d100      	bne.n	8000aaa <__aeabi_dadd+0x2ee>
 8000aa8:	e0b8      	b.n	8000c1c <__aeabi_dadd+0x460>
 8000aaa:	4c1f      	ldr	r4, [pc, #124]	; (8000b28 <__aeabi_dadd+0x36c>)
 8000aac:	42a2      	cmp	r2, r4
 8000aae:	d100      	bne.n	8000ab2 <__aeabi_dadd+0x2f6>
 8000ab0:	e11c      	b.n	8000cec <__aeabi_dadd+0x530>
 8000ab2:	2480      	movs	r4, #128	; 0x80
 8000ab4:	0424      	lsls	r4, r4, #16
 8000ab6:	4321      	orrs	r1, r4
 8000ab8:	2f38      	cmp	r7, #56	; 0x38
 8000aba:	dd00      	ble.n	8000abe <__aeabi_dadd+0x302>
 8000abc:	e11e      	b.n	8000cfc <__aeabi_dadd+0x540>
 8000abe:	2f1f      	cmp	r7, #31
 8000ac0:	dd00      	ble.n	8000ac4 <__aeabi_dadd+0x308>
 8000ac2:	e19e      	b.n	8000e02 <__aeabi_dadd+0x646>
 8000ac4:	2620      	movs	r6, #32
 8000ac6:	000c      	movs	r4, r1
 8000ac8:	1bf6      	subs	r6, r6, r7
 8000aca:	0018      	movs	r0, r3
 8000acc:	40b3      	lsls	r3, r6
 8000ace:	40b4      	lsls	r4, r6
 8000ad0:	40f8      	lsrs	r0, r7
 8000ad2:	1e5e      	subs	r6, r3, #1
 8000ad4:	41b3      	sbcs	r3, r6
 8000ad6:	40f9      	lsrs	r1, r7
 8000ad8:	4304      	orrs	r4, r0
 8000ada:	431c      	orrs	r4, r3
 8000adc:	4489      	add	r9, r1
 8000ade:	4444      	add	r4, r8
 8000ae0:	4544      	cmp	r4, r8
 8000ae2:	419b      	sbcs	r3, r3
 8000ae4:	425b      	negs	r3, r3
 8000ae6:	444b      	add	r3, r9
 8000ae8:	469a      	mov	sl, r3
 8000aea:	0016      	movs	r6, r2
 8000aec:	e7a8      	b.n	8000a40 <__aeabi_dadd+0x284>
 8000aee:	4642      	mov	r2, r8
 8000af0:	464c      	mov	r4, r9
 8000af2:	4314      	orrs	r4, r2
 8000af4:	1e62      	subs	r2, r4, #1
 8000af6:	4194      	sbcs	r4, r2
 8000af8:	e6a6      	b.n	8000848 <__aeabi_dadd+0x8c>
 8000afa:	4c0d      	ldr	r4, [pc, #52]	; (8000b30 <__aeabi_dadd+0x374>)
 8000afc:	1c72      	adds	r2, r6, #1
 8000afe:	4222      	tst	r2, r4
 8000b00:	d000      	beq.n	8000b04 <__aeabi_dadd+0x348>
 8000b02:	e0a8      	b.n	8000c56 <__aeabi_dadd+0x49a>
 8000b04:	000a      	movs	r2, r1
 8000b06:	431a      	orrs	r2, r3
 8000b08:	2e00      	cmp	r6, #0
 8000b0a:	d000      	beq.n	8000b0e <__aeabi_dadd+0x352>
 8000b0c:	e10a      	b.n	8000d24 <__aeabi_dadd+0x568>
 8000b0e:	2a00      	cmp	r2, #0
 8000b10:	d100      	bne.n	8000b14 <__aeabi_dadd+0x358>
 8000b12:	e15e      	b.n	8000dd2 <__aeabi_dadd+0x616>
 8000b14:	464a      	mov	r2, r9
 8000b16:	4302      	orrs	r2, r0
 8000b18:	d000      	beq.n	8000b1c <__aeabi_dadd+0x360>
 8000b1a:	e161      	b.n	8000de0 <__aeabi_dadd+0x624>
 8000b1c:	074a      	lsls	r2, r1, #29
 8000b1e:	08db      	lsrs	r3, r3, #3
 8000b20:	4313      	orrs	r3, r2
 8000b22:	08c9      	lsrs	r1, r1, #3
 8000b24:	e77c      	b.n	8000a20 <__aeabi_dadd+0x264>
 8000b26:	46c0      	nop			; (mov r8, r8)
 8000b28:	000007ff 	.word	0x000007ff
 8000b2c:	ff7fffff 	.word	0xff7fffff
 8000b30:	000007fe 	.word	0x000007fe
 8000b34:	4ccf      	ldr	r4, [pc, #828]	; (8000e74 <__aeabi_dadd+0x6b8>)
 8000b36:	42a2      	cmp	r2, r4
 8000b38:	d100      	bne.n	8000b3c <__aeabi_dadd+0x380>
 8000b3a:	e0ce      	b.n	8000cda <__aeabi_dadd+0x51e>
 8000b3c:	2480      	movs	r4, #128	; 0x80
 8000b3e:	0424      	lsls	r4, r4, #16
 8000b40:	4321      	orrs	r1, r4
 8000b42:	2f38      	cmp	r7, #56	; 0x38
 8000b44:	dc5b      	bgt.n	8000bfe <__aeabi_dadd+0x442>
 8000b46:	2f1f      	cmp	r7, #31
 8000b48:	dd00      	ble.n	8000b4c <__aeabi_dadd+0x390>
 8000b4a:	e0dc      	b.n	8000d06 <__aeabi_dadd+0x54a>
 8000b4c:	2520      	movs	r5, #32
 8000b4e:	000c      	movs	r4, r1
 8000b50:	1bed      	subs	r5, r5, r7
 8000b52:	001e      	movs	r6, r3
 8000b54:	40ab      	lsls	r3, r5
 8000b56:	40ac      	lsls	r4, r5
 8000b58:	40fe      	lsrs	r6, r7
 8000b5a:	1e5d      	subs	r5, r3, #1
 8000b5c:	41ab      	sbcs	r3, r5
 8000b5e:	4334      	orrs	r4, r6
 8000b60:	40f9      	lsrs	r1, r7
 8000b62:	431c      	orrs	r4, r3
 8000b64:	464b      	mov	r3, r9
 8000b66:	1a5b      	subs	r3, r3, r1
 8000b68:	4699      	mov	r9, r3
 8000b6a:	e04c      	b.n	8000c06 <__aeabi_dadd+0x44a>
 8000b6c:	464a      	mov	r2, r9
 8000b6e:	1a1c      	subs	r4, r3, r0
 8000b70:	1a88      	subs	r0, r1, r2
 8000b72:	42a3      	cmp	r3, r4
 8000b74:	4192      	sbcs	r2, r2
 8000b76:	4252      	negs	r2, r2
 8000b78:	4692      	mov	sl, r2
 8000b7a:	0002      	movs	r2, r0
 8000b7c:	4650      	mov	r0, sl
 8000b7e:	1a12      	subs	r2, r2, r0
 8000b80:	4692      	mov	sl, r2
 8000b82:	0212      	lsls	r2, r2, #8
 8000b84:	d478      	bmi.n	8000c78 <__aeabi_dadd+0x4bc>
 8000b86:	4653      	mov	r3, sl
 8000b88:	4323      	orrs	r3, r4
 8000b8a:	d000      	beq.n	8000b8e <__aeabi_dadd+0x3d2>
 8000b8c:	e66a      	b.n	8000864 <__aeabi_dadd+0xa8>
 8000b8e:	2100      	movs	r1, #0
 8000b90:	2500      	movs	r5, #0
 8000b92:	e745      	b.n	8000a20 <__aeabi_dadd+0x264>
 8000b94:	074a      	lsls	r2, r1, #29
 8000b96:	08db      	lsrs	r3, r3, #3
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	08c9      	lsrs	r1, r1, #3
 8000b9c:	e73d      	b.n	8000a1a <__aeabi_dadd+0x25e>
 8000b9e:	181c      	adds	r4, r3, r0
 8000ba0:	429c      	cmp	r4, r3
 8000ba2:	419b      	sbcs	r3, r3
 8000ba4:	4449      	add	r1, r9
 8000ba6:	468a      	mov	sl, r1
 8000ba8:	425b      	negs	r3, r3
 8000baa:	449a      	add	sl, r3
 8000bac:	4653      	mov	r3, sl
 8000bae:	2601      	movs	r6, #1
 8000bb0:	021b      	lsls	r3, r3, #8
 8000bb2:	d400      	bmi.n	8000bb6 <__aeabi_dadd+0x3fa>
 8000bb4:	e727      	b.n	8000a06 <__aeabi_dadd+0x24a>
 8000bb6:	2602      	movs	r6, #2
 8000bb8:	4652      	mov	r2, sl
 8000bba:	4baf      	ldr	r3, [pc, #700]	; (8000e78 <__aeabi_dadd+0x6bc>)
 8000bbc:	2101      	movs	r1, #1
 8000bbe:	401a      	ands	r2, r3
 8000bc0:	0013      	movs	r3, r2
 8000bc2:	4021      	ands	r1, r4
 8000bc4:	0862      	lsrs	r2, r4, #1
 8000bc6:	430a      	orrs	r2, r1
 8000bc8:	07dc      	lsls	r4, r3, #31
 8000bca:	085b      	lsrs	r3, r3, #1
 8000bcc:	469a      	mov	sl, r3
 8000bce:	4314      	orrs	r4, r2
 8000bd0:	e670      	b.n	80008b4 <__aeabi_dadd+0xf8>
 8000bd2:	003a      	movs	r2, r7
 8000bd4:	464c      	mov	r4, r9
 8000bd6:	3a20      	subs	r2, #32
 8000bd8:	40d4      	lsrs	r4, r2
 8000bda:	46a4      	mov	ip, r4
 8000bdc:	2f20      	cmp	r7, #32
 8000bde:	d007      	beq.n	8000bf0 <__aeabi_dadd+0x434>
 8000be0:	2240      	movs	r2, #64	; 0x40
 8000be2:	4648      	mov	r0, r9
 8000be4:	1bd2      	subs	r2, r2, r7
 8000be6:	4090      	lsls	r0, r2
 8000be8:	0002      	movs	r2, r0
 8000bea:	4640      	mov	r0, r8
 8000bec:	4310      	orrs	r0, r2
 8000bee:	4680      	mov	r8, r0
 8000bf0:	4640      	mov	r0, r8
 8000bf2:	1e42      	subs	r2, r0, #1
 8000bf4:	4190      	sbcs	r0, r2
 8000bf6:	4662      	mov	r2, ip
 8000bf8:	0004      	movs	r4, r0
 8000bfa:	4314      	orrs	r4, r2
 8000bfc:	e624      	b.n	8000848 <__aeabi_dadd+0x8c>
 8000bfe:	4319      	orrs	r1, r3
 8000c00:	000c      	movs	r4, r1
 8000c02:	1e63      	subs	r3, r4, #1
 8000c04:	419c      	sbcs	r4, r3
 8000c06:	4643      	mov	r3, r8
 8000c08:	1b1c      	subs	r4, r3, r4
 8000c0a:	45a0      	cmp	r8, r4
 8000c0c:	419b      	sbcs	r3, r3
 8000c0e:	4649      	mov	r1, r9
 8000c10:	425b      	negs	r3, r3
 8000c12:	1acb      	subs	r3, r1, r3
 8000c14:	469a      	mov	sl, r3
 8000c16:	4665      	mov	r5, ip
 8000c18:	0016      	movs	r6, r2
 8000c1a:	e61b      	b.n	8000854 <__aeabi_dadd+0x98>
 8000c1c:	000c      	movs	r4, r1
 8000c1e:	431c      	orrs	r4, r3
 8000c20:	d100      	bne.n	8000c24 <__aeabi_dadd+0x468>
 8000c22:	e0c7      	b.n	8000db4 <__aeabi_dadd+0x5f8>
 8000c24:	1e7c      	subs	r4, r7, #1
 8000c26:	2f01      	cmp	r7, #1
 8000c28:	d100      	bne.n	8000c2c <__aeabi_dadd+0x470>
 8000c2a:	e0f9      	b.n	8000e20 <__aeabi_dadd+0x664>
 8000c2c:	4e91      	ldr	r6, [pc, #580]	; (8000e74 <__aeabi_dadd+0x6b8>)
 8000c2e:	42b7      	cmp	r7, r6
 8000c30:	d05c      	beq.n	8000cec <__aeabi_dadd+0x530>
 8000c32:	0027      	movs	r7, r4
 8000c34:	e740      	b.n	8000ab8 <__aeabi_dadd+0x2fc>
 8000c36:	2220      	movs	r2, #32
 8000c38:	464c      	mov	r4, r9
 8000c3a:	4640      	mov	r0, r8
 8000c3c:	1bd2      	subs	r2, r2, r7
 8000c3e:	4094      	lsls	r4, r2
 8000c40:	40f8      	lsrs	r0, r7
 8000c42:	4304      	orrs	r4, r0
 8000c44:	4640      	mov	r0, r8
 8000c46:	4090      	lsls	r0, r2
 8000c48:	1e42      	subs	r2, r0, #1
 8000c4a:	4190      	sbcs	r0, r2
 8000c4c:	464a      	mov	r2, r9
 8000c4e:	40fa      	lsrs	r2, r7
 8000c50:	4304      	orrs	r4, r0
 8000c52:	1889      	adds	r1, r1, r2
 8000c54:	e6ee      	b.n	8000a34 <__aeabi_dadd+0x278>
 8000c56:	4c87      	ldr	r4, [pc, #540]	; (8000e74 <__aeabi_dadd+0x6b8>)
 8000c58:	42a2      	cmp	r2, r4
 8000c5a:	d100      	bne.n	8000c5e <__aeabi_dadd+0x4a2>
 8000c5c:	e6f9      	b.n	8000a52 <__aeabi_dadd+0x296>
 8000c5e:	1818      	adds	r0, r3, r0
 8000c60:	4298      	cmp	r0, r3
 8000c62:	419b      	sbcs	r3, r3
 8000c64:	4449      	add	r1, r9
 8000c66:	425b      	negs	r3, r3
 8000c68:	18cb      	adds	r3, r1, r3
 8000c6a:	07dc      	lsls	r4, r3, #31
 8000c6c:	0840      	lsrs	r0, r0, #1
 8000c6e:	085b      	lsrs	r3, r3, #1
 8000c70:	469a      	mov	sl, r3
 8000c72:	0016      	movs	r6, r2
 8000c74:	4304      	orrs	r4, r0
 8000c76:	e6c6      	b.n	8000a06 <__aeabi_dadd+0x24a>
 8000c78:	4642      	mov	r2, r8
 8000c7a:	1ad4      	subs	r4, r2, r3
 8000c7c:	45a0      	cmp	r8, r4
 8000c7e:	4180      	sbcs	r0, r0
 8000c80:	464b      	mov	r3, r9
 8000c82:	4240      	negs	r0, r0
 8000c84:	1a59      	subs	r1, r3, r1
 8000c86:	1a0b      	subs	r3, r1, r0
 8000c88:	469a      	mov	sl, r3
 8000c8a:	4665      	mov	r5, ip
 8000c8c:	e5ea      	b.n	8000864 <__aeabi_dadd+0xa8>
 8000c8e:	464b      	mov	r3, r9
 8000c90:	464a      	mov	r2, r9
 8000c92:	08c0      	lsrs	r0, r0, #3
 8000c94:	075b      	lsls	r3, r3, #29
 8000c96:	4665      	mov	r5, ip
 8000c98:	4303      	orrs	r3, r0
 8000c9a:	08d1      	lsrs	r1, r2, #3
 8000c9c:	e6bd      	b.n	8000a1a <__aeabi_dadd+0x25e>
 8000c9e:	2a00      	cmp	r2, #0
 8000ca0:	d000      	beq.n	8000ca4 <__aeabi_dadd+0x4e8>
 8000ca2:	e08e      	b.n	8000dc2 <__aeabi_dadd+0x606>
 8000ca4:	464b      	mov	r3, r9
 8000ca6:	4303      	orrs	r3, r0
 8000ca8:	d117      	bne.n	8000cda <__aeabi_dadd+0x51e>
 8000caa:	2180      	movs	r1, #128	; 0x80
 8000cac:	2500      	movs	r5, #0
 8000cae:	0309      	lsls	r1, r1, #12
 8000cb0:	e6da      	b.n	8000a68 <__aeabi_dadd+0x2ac>
 8000cb2:	074a      	lsls	r2, r1, #29
 8000cb4:	08db      	lsrs	r3, r3, #3
 8000cb6:	4313      	orrs	r3, r2
 8000cb8:	08c9      	lsrs	r1, r1, #3
 8000cba:	e6d1      	b.n	8000a60 <__aeabi_dadd+0x2a4>
 8000cbc:	1a1c      	subs	r4, r3, r0
 8000cbe:	464a      	mov	r2, r9
 8000cc0:	42a3      	cmp	r3, r4
 8000cc2:	419b      	sbcs	r3, r3
 8000cc4:	1a89      	subs	r1, r1, r2
 8000cc6:	425b      	negs	r3, r3
 8000cc8:	1acb      	subs	r3, r1, r3
 8000cca:	469a      	mov	sl, r3
 8000ccc:	2601      	movs	r6, #1
 8000cce:	e5c1      	b.n	8000854 <__aeabi_dadd+0x98>
 8000cd0:	074a      	lsls	r2, r1, #29
 8000cd2:	08db      	lsrs	r3, r3, #3
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	08c9      	lsrs	r1, r1, #3
 8000cd8:	e69f      	b.n	8000a1a <__aeabi_dadd+0x25e>
 8000cda:	4643      	mov	r3, r8
 8000cdc:	08d8      	lsrs	r0, r3, #3
 8000cde:	464b      	mov	r3, r9
 8000ce0:	464a      	mov	r2, r9
 8000ce2:	075b      	lsls	r3, r3, #29
 8000ce4:	4665      	mov	r5, ip
 8000ce6:	4303      	orrs	r3, r0
 8000ce8:	08d1      	lsrs	r1, r2, #3
 8000cea:	e6b9      	b.n	8000a60 <__aeabi_dadd+0x2a4>
 8000cec:	4643      	mov	r3, r8
 8000cee:	08d8      	lsrs	r0, r3, #3
 8000cf0:	464b      	mov	r3, r9
 8000cf2:	464a      	mov	r2, r9
 8000cf4:	075b      	lsls	r3, r3, #29
 8000cf6:	4303      	orrs	r3, r0
 8000cf8:	08d1      	lsrs	r1, r2, #3
 8000cfa:	e6b1      	b.n	8000a60 <__aeabi_dadd+0x2a4>
 8000cfc:	4319      	orrs	r1, r3
 8000cfe:	000c      	movs	r4, r1
 8000d00:	1e63      	subs	r3, r4, #1
 8000d02:	419c      	sbcs	r4, r3
 8000d04:	e6eb      	b.n	8000ade <__aeabi_dadd+0x322>
 8000d06:	003c      	movs	r4, r7
 8000d08:	000d      	movs	r5, r1
 8000d0a:	3c20      	subs	r4, #32
 8000d0c:	40e5      	lsrs	r5, r4
 8000d0e:	2f20      	cmp	r7, #32
 8000d10:	d003      	beq.n	8000d1a <__aeabi_dadd+0x55e>
 8000d12:	2440      	movs	r4, #64	; 0x40
 8000d14:	1be4      	subs	r4, r4, r7
 8000d16:	40a1      	lsls	r1, r4
 8000d18:	430b      	orrs	r3, r1
 8000d1a:	001c      	movs	r4, r3
 8000d1c:	1e63      	subs	r3, r4, #1
 8000d1e:	419c      	sbcs	r4, r3
 8000d20:	432c      	orrs	r4, r5
 8000d22:	e770      	b.n	8000c06 <__aeabi_dadd+0x44a>
 8000d24:	2a00      	cmp	r2, #0
 8000d26:	d0e1      	beq.n	8000cec <__aeabi_dadd+0x530>
 8000d28:	464a      	mov	r2, r9
 8000d2a:	4302      	orrs	r2, r0
 8000d2c:	d0c1      	beq.n	8000cb2 <__aeabi_dadd+0x4f6>
 8000d2e:	074a      	lsls	r2, r1, #29
 8000d30:	08db      	lsrs	r3, r3, #3
 8000d32:	4313      	orrs	r3, r2
 8000d34:	2280      	movs	r2, #128	; 0x80
 8000d36:	08c9      	lsrs	r1, r1, #3
 8000d38:	0312      	lsls	r2, r2, #12
 8000d3a:	4211      	tst	r1, r2
 8000d3c:	d008      	beq.n	8000d50 <__aeabi_dadd+0x594>
 8000d3e:	4648      	mov	r0, r9
 8000d40:	08c4      	lsrs	r4, r0, #3
 8000d42:	4214      	tst	r4, r2
 8000d44:	d104      	bne.n	8000d50 <__aeabi_dadd+0x594>
 8000d46:	4643      	mov	r3, r8
 8000d48:	0021      	movs	r1, r4
 8000d4a:	08db      	lsrs	r3, r3, #3
 8000d4c:	0742      	lsls	r2, r0, #29
 8000d4e:	4313      	orrs	r3, r2
 8000d50:	0f5a      	lsrs	r2, r3, #29
 8000d52:	00db      	lsls	r3, r3, #3
 8000d54:	0752      	lsls	r2, r2, #29
 8000d56:	08db      	lsrs	r3, r3, #3
 8000d58:	4313      	orrs	r3, r2
 8000d5a:	e681      	b.n	8000a60 <__aeabi_dadd+0x2a4>
 8000d5c:	464b      	mov	r3, r9
 8000d5e:	4303      	orrs	r3, r0
 8000d60:	d100      	bne.n	8000d64 <__aeabi_dadd+0x5a8>
 8000d62:	e714      	b.n	8000b8e <__aeabi_dadd+0x3d2>
 8000d64:	464b      	mov	r3, r9
 8000d66:	464a      	mov	r2, r9
 8000d68:	08c0      	lsrs	r0, r0, #3
 8000d6a:	075b      	lsls	r3, r3, #29
 8000d6c:	4665      	mov	r5, ip
 8000d6e:	4303      	orrs	r3, r0
 8000d70:	08d1      	lsrs	r1, r2, #3
 8000d72:	e655      	b.n	8000a20 <__aeabi_dadd+0x264>
 8000d74:	1ac4      	subs	r4, r0, r3
 8000d76:	45a0      	cmp	r8, r4
 8000d78:	4180      	sbcs	r0, r0
 8000d7a:	464b      	mov	r3, r9
 8000d7c:	4240      	negs	r0, r0
 8000d7e:	1a59      	subs	r1, r3, r1
 8000d80:	1a0b      	subs	r3, r1, r0
 8000d82:	469a      	mov	sl, r3
 8000d84:	4665      	mov	r5, ip
 8000d86:	2601      	movs	r6, #1
 8000d88:	e564      	b.n	8000854 <__aeabi_dadd+0x98>
 8000d8a:	1a1c      	subs	r4, r3, r0
 8000d8c:	464a      	mov	r2, r9
 8000d8e:	42a3      	cmp	r3, r4
 8000d90:	4180      	sbcs	r0, r0
 8000d92:	1a8a      	subs	r2, r1, r2
 8000d94:	4240      	negs	r0, r0
 8000d96:	1a12      	subs	r2, r2, r0
 8000d98:	4692      	mov	sl, r2
 8000d9a:	0212      	lsls	r2, r2, #8
 8000d9c:	d549      	bpl.n	8000e32 <__aeabi_dadd+0x676>
 8000d9e:	4642      	mov	r2, r8
 8000da0:	1ad4      	subs	r4, r2, r3
 8000da2:	45a0      	cmp	r8, r4
 8000da4:	4180      	sbcs	r0, r0
 8000da6:	464b      	mov	r3, r9
 8000da8:	4240      	negs	r0, r0
 8000daa:	1a59      	subs	r1, r3, r1
 8000dac:	1a0b      	subs	r3, r1, r0
 8000dae:	469a      	mov	sl, r3
 8000db0:	4665      	mov	r5, ip
 8000db2:	e57f      	b.n	80008b4 <__aeabi_dadd+0xf8>
 8000db4:	464b      	mov	r3, r9
 8000db6:	464a      	mov	r2, r9
 8000db8:	08c0      	lsrs	r0, r0, #3
 8000dba:	075b      	lsls	r3, r3, #29
 8000dbc:	4303      	orrs	r3, r0
 8000dbe:	08d1      	lsrs	r1, r2, #3
 8000dc0:	e62b      	b.n	8000a1a <__aeabi_dadd+0x25e>
 8000dc2:	464a      	mov	r2, r9
 8000dc4:	08db      	lsrs	r3, r3, #3
 8000dc6:	4302      	orrs	r2, r0
 8000dc8:	d138      	bne.n	8000e3c <__aeabi_dadd+0x680>
 8000dca:	074a      	lsls	r2, r1, #29
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	08c9      	lsrs	r1, r1, #3
 8000dd0:	e646      	b.n	8000a60 <__aeabi_dadd+0x2a4>
 8000dd2:	464b      	mov	r3, r9
 8000dd4:	464a      	mov	r2, r9
 8000dd6:	08c0      	lsrs	r0, r0, #3
 8000dd8:	075b      	lsls	r3, r3, #29
 8000dda:	4303      	orrs	r3, r0
 8000ddc:	08d1      	lsrs	r1, r2, #3
 8000dde:	e61f      	b.n	8000a20 <__aeabi_dadd+0x264>
 8000de0:	181c      	adds	r4, r3, r0
 8000de2:	429c      	cmp	r4, r3
 8000de4:	419b      	sbcs	r3, r3
 8000de6:	4449      	add	r1, r9
 8000de8:	468a      	mov	sl, r1
 8000dea:	425b      	negs	r3, r3
 8000dec:	449a      	add	sl, r3
 8000dee:	4653      	mov	r3, sl
 8000df0:	021b      	lsls	r3, r3, #8
 8000df2:	d400      	bmi.n	8000df6 <__aeabi_dadd+0x63a>
 8000df4:	e607      	b.n	8000a06 <__aeabi_dadd+0x24a>
 8000df6:	4652      	mov	r2, sl
 8000df8:	4b1f      	ldr	r3, [pc, #124]	; (8000e78 <__aeabi_dadd+0x6bc>)
 8000dfa:	2601      	movs	r6, #1
 8000dfc:	401a      	ands	r2, r3
 8000dfe:	4692      	mov	sl, r2
 8000e00:	e601      	b.n	8000a06 <__aeabi_dadd+0x24a>
 8000e02:	003c      	movs	r4, r7
 8000e04:	000e      	movs	r6, r1
 8000e06:	3c20      	subs	r4, #32
 8000e08:	40e6      	lsrs	r6, r4
 8000e0a:	2f20      	cmp	r7, #32
 8000e0c:	d003      	beq.n	8000e16 <__aeabi_dadd+0x65a>
 8000e0e:	2440      	movs	r4, #64	; 0x40
 8000e10:	1be4      	subs	r4, r4, r7
 8000e12:	40a1      	lsls	r1, r4
 8000e14:	430b      	orrs	r3, r1
 8000e16:	001c      	movs	r4, r3
 8000e18:	1e63      	subs	r3, r4, #1
 8000e1a:	419c      	sbcs	r4, r3
 8000e1c:	4334      	orrs	r4, r6
 8000e1e:	e65e      	b.n	8000ade <__aeabi_dadd+0x322>
 8000e20:	4443      	add	r3, r8
 8000e22:	4283      	cmp	r3, r0
 8000e24:	4180      	sbcs	r0, r0
 8000e26:	4449      	add	r1, r9
 8000e28:	468a      	mov	sl, r1
 8000e2a:	4240      	negs	r0, r0
 8000e2c:	001c      	movs	r4, r3
 8000e2e:	4482      	add	sl, r0
 8000e30:	e6bc      	b.n	8000bac <__aeabi_dadd+0x3f0>
 8000e32:	4653      	mov	r3, sl
 8000e34:	4323      	orrs	r3, r4
 8000e36:	d100      	bne.n	8000e3a <__aeabi_dadd+0x67e>
 8000e38:	e6a9      	b.n	8000b8e <__aeabi_dadd+0x3d2>
 8000e3a:	e5e4      	b.n	8000a06 <__aeabi_dadd+0x24a>
 8000e3c:	074a      	lsls	r2, r1, #29
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	2280      	movs	r2, #128	; 0x80
 8000e42:	08c9      	lsrs	r1, r1, #3
 8000e44:	0312      	lsls	r2, r2, #12
 8000e46:	4211      	tst	r1, r2
 8000e48:	d009      	beq.n	8000e5e <__aeabi_dadd+0x6a2>
 8000e4a:	4648      	mov	r0, r9
 8000e4c:	08c4      	lsrs	r4, r0, #3
 8000e4e:	4214      	tst	r4, r2
 8000e50:	d105      	bne.n	8000e5e <__aeabi_dadd+0x6a2>
 8000e52:	4643      	mov	r3, r8
 8000e54:	4665      	mov	r5, ip
 8000e56:	0021      	movs	r1, r4
 8000e58:	08db      	lsrs	r3, r3, #3
 8000e5a:	0742      	lsls	r2, r0, #29
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	0f5a      	lsrs	r2, r3, #29
 8000e60:	00db      	lsls	r3, r3, #3
 8000e62:	08db      	lsrs	r3, r3, #3
 8000e64:	0752      	lsls	r2, r2, #29
 8000e66:	4313      	orrs	r3, r2
 8000e68:	e5fa      	b.n	8000a60 <__aeabi_dadd+0x2a4>
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	4a01      	ldr	r2, [pc, #4]	; (8000e74 <__aeabi_dadd+0x6b8>)
 8000e6e:	001c      	movs	r4, r3
 8000e70:	e540      	b.n	80008f4 <__aeabi_dadd+0x138>
 8000e72:	46c0      	nop			; (mov r8, r8)
 8000e74:	000007ff 	.word	0x000007ff
 8000e78:	ff7fffff 	.word	0xff7fffff

08000e7c <__aeabi_ddiv>:
 8000e7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e7e:	4657      	mov	r7, sl
 8000e80:	464e      	mov	r6, r9
 8000e82:	4645      	mov	r5, r8
 8000e84:	46de      	mov	lr, fp
 8000e86:	b5e0      	push	{r5, r6, r7, lr}
 8000e88:	030c      	lsls	r4, r1, #12
 8000e8a:	001f      	movs	r7, r3
 8000e8c:	004b      	lsls	r3, r1, #1
 8000e8e:	4681      	mov	r9, r0
 8000e90:	4692      	mov	sl, r2
 8000e92:	0005      	movs	r5, r0
 8000e94:	b085      	sub	sp, #20
 8000e96:	0b24      	lsrs	r4, r4, #12
 8000e98:	0d5b      	lsrs	r3, r3, #21
 8000e9a:	0fce      	lsrs	r6, r1, #31
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d100      	bne.n	8000ea2 <__aeabi_ddiv+0x26>
 8000ea0:	e152      	b.n	8001148 <__aeabi_ddiv+0x2cc>
 8000ea2:	4ad2      	ldr	r2, [pc, #840]	; (80011ec <__aeabi_ddiv+0x370>)
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d100      	bne.n	8000eaa <__aeabi_ddiv+0x2e>
 8000ea8:	e16e      	b.n	8001188 <__aeabi_ddiv+0x30c>
 8000eaa:	0f42      	lsrs	r2, r0, #29
 8000eac:	00e4      	lsls	r4, r4, #3
 8000eae:	4314      	orrs	r4, r2
 8000eb0:	2280      	movs	r2, #128	; 0x80
 8000eb2:	0412      	lsls	r2, r2, #16
 8000eb4:	4322      	orrs	r2, r4
 8000eb6:	4690      	mov	r8, r2
 8000eb8:	4acd      	ldr	r2, [pc, #820]	; (80011f0 <__aeabi_ddiv+0x374>)
 8000eba:	00c5      	lsls	r5, r0, #3
 8000ebc:	4693      	mov	fp, r2
 8000ebe:	449b      	add	fp, r3
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	4699      	mov	r9, r3
 8000ec4:	9300      	str	r3, [sp, #0]
 8000ec6:	033c      	lsls	r4, r7, #12
 8000ec8:	007b      	lsls	r3, r7, #1
 8000eca:	4650      	mov	r0, sl
 8000ecc:	0b24      	lsrs	r4, r4, #12
 8000ece:	0d5b      	lsrs	r3, r3, #21
 8000ed0:	0fff      	lsrs	r7, r7, #31
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d100      	bne.n	8000ed8 <__aeabi_ddiv+0x5c>
 8000ed6:	e11a      	b.n	800110e <__aeabi_ddiv+0x292>
 8000ed8:	4ac4      	ldr	r2, [pc, #784]	; (80011ec <__aeabi_ddiv+0x370>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d100      	bne.n	8000ee0 <__aeabi_ddiv+0x64>
 8000ede:	e15e      	b.n	800119e <__aeabi_ddiv+0x322>
 8000ee0:	0f42      	lsrs	r2, r0, #29
 8000ee2:	00e4      	lsls	r4, r4, #3
 8000ee4:	4322      	orrs	r2, r4
 8000ee6:	2480      	movs	r4, #128	; 0x80
 8000ee8:	0424      	lsls	r4, r4, #16
 8000eea:	4314      	orrs	r4, r2
 8000eec:	4ac0      	ldr	r2, [pc, #768]	; (80011f0 <__aeabi_ddiv+0x374>)
 8000eee:	00c1      	lsls	r1, r0, #3
 8000ef0:	4694      	mov	ip, r2
 8000ef2:	465a      	mov	r2, fp
 8000ef4:	4463      	add	r3, ip
 8000ef6:	1ad3      	subs	r3, r2, r3
 8000ef8:	469b      	mov	fp, r3
 8000efa:	2000      	movs	r0, #0
 8000efc:	0033      	movs	r3, r6
 8000efe:	407b      	eors	r3, r7
 8000f00:	469a      	mov	sl, r3
 8000f02:	464b      	mov	r3, r9
 8000f04:	2b0f      	cmp	r3, #15
 8000f06:	d827      	bhi.n	8000f58 <__aeabi_ddiv+0xdc>
 8000f08:	4aba      	ldr	r2, [pc, #744]	; (80011f4 <__aeabi_ddiv+0x378>)
 8000f0a:	009b      	lsls	r3, r3, #2
 8000f0c:	58d3      	ldr	r3, [r2, r3]
 8000f0e:	469f      	mov	pc, r3
 8000f10:	46b2      	mov	sl, r6
 8000f12:	9b00      	ldr	r3, [sp, #0]
 8000f14:	2b02      	cmp	r3, #2
 8000f16:	d016      	beq.n	8000f46 <__aeabi_ddiv+0xca>
 8000f18:	2b03      	cmp	r3, #3
 8000f1a:	d100      	bne.n	8000f1e <__aeabi_ddiv+0xa2>
 8000f1c:	e287      	b.n	800142e <__aeabi_ddiv+0x5b2>
 8000f1e:	2b01      	cmp	r3, #1
 8000f20:	d000      	beq.n	8000f24 <__aeabi_ddiv+0xa8>
 8000f22:	e0d5      	b.n	80010d0 <__aeabi_ddiv+0x254>
 8000f24:	2300      	movs	r3, #0
 8000f26:	2200      	movs	r2, #0
 8000f28:	2500      	movs	r5, #0
 8000f2a:	051b      	lsls	r3, r3, #20
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	4652      	mov	r2, sl
 8000f30:	07d2      	lsls	r2, r2, #31
 8000f32:	4313      	orrs	r3, r2
 8000f34:	0028      	movs	r0, r5
 8000f36:	0019      	movs	r1, r3
 8000f38:	b005      	add	sp, #20
 8000f3a:	bcf0      	pop	{r4, r5, r6, r7}
 8000f3c:	46bb      	mov	fp, r7
 8000f3e:	46b2      	mov	sl, r6
 8000f40:	46a9      	mov	r9, r5
 8000f42:	46a0      	mov	r8, r4
 8000f44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f46:	2200      	movs	r2, #0
 8000f48:	2500      	movs	r5, #0
 8000f4a:	4ba8      	ldr	r3, [pc, #672]	; (80011ec <__aeabi_ddiv+0x370>)
 8000f4c:	e7ed      	b.n	8000f2a <__aeabi_ddiv+0xae>
 8000f4e:	46ba      	mov	sl, r7
 8000f50:	46a0      	mov	r8, r4
 8000f52:	000d      	movs	r5, r1
 8000f54:	9000      	str	r0, [sp, #0]
 8000f56:	e7dc      	b.n	8000f12 <__aeabi_ddiv+0x96>
 8000f58:	4544      	cmp	r4, r8
 8000f5a:	d200      	bcs.n	8000f5e <__aeabi_ddiv+0xe2>
 8000f5c:	e1c4      	b.n	80012e8 <__aeabi_ddiv+0x46c>
 8000f5e:	d100      	bne.n	8000f62 <__aeabi_ddiv+0xe6>
 8000f60:	e1bf      	b.n	80012e2 <__aeabi_ddiv+0x466>
 8000f62:	2301      	movs	r3, #1
 8000f64:	425b      	negs	r3, r3
 8000f66:	469c      	mov	ip, r3
 8000f68:	002e      	movs	r6, r5
 8000f6a:	4640      	mov	r0, r8
 8000f6c:	2500      	movs	r5, #0
 8000f6e:	44e3      	add	fp, ip
 8000f70:	0223      	lsls	r3, r4, #8
 8000f72:	0e0c      	lsrs	r4, r1, #24
 8000f74:	431c      	orrs	r4, r3
 8000f76:	0c1b      	lsrs	r3, r3, #16
 8000f78:	4699      	mov	r9, r3
 8000f7a:	0423      	lsls	r3, r4, #16
 8000f7c:	020a      	lsls	r2, r1, #8
 8000f7e:	0c1f      	lsrs	r7, r3, #16
 8000f80:	4649      	mov	r1, r9
 8000f82:	9200      	str	r2, [sp, #0]
 8000f84:	9701      	str	r7, [sp, #4]
 8000f86:	f7ff f961 	bl	800024c <__aeabi_uidivmod>
 8000f8a:	0002      	movs	r2, r0
 8000f8c:	437a      	muls	r2, r7
 8000f8e:	040b      	lsls	r3, r1, #16
 8000f90:	0c31      	lsrs	r1, r6, #16
 8000f92:	4680      	mov	r8, r0
 8000f94:	4319      	orrs	r1, r3
 8000f96:	428a      	cmp	r2, r1
 8000f98:	d907      	bls.n	8000faa <__aeabi_ddiv+0x12e>
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	425b      	negs	r3, r3
 8000f9e:	469c      	mov	ip, r3
 8000fa0:	1909      	adds	r1, r1, r4
 8000fa2:	44e0      	add	r8, ip
 8000fa4:	428c      	cmp	r4, r1
 8000fa6:	d800      	bhi.n	8000faa <__aeabi_ddiv+0x12e>
 8000fa8:	e201      	b.n	80013ae <__aeabi_ddiv+0x532>
 8000faa:	1a88      	subs	r0, r1, r2
 8000fac:	4649      	mov	r1, r9
 8000fae:	f7ff f94d 	bl	800024c <__aeabi_uidivmod>
 8000fb2:	9a01      	ldr	r2, [sp, #4]
 8000fb4:	0436      	lsls	r6, r6, #16
 8000fb6:	4342      	muls	r2, r0
 8000fb8:	0409      	lsls	r1, r1, #16
 8000fba:	0c36      	lsrs	r6, r6, #16
 8000fbc:	0003      	movs	r3, r0
 8000fbe:	430e      	orrs	r6, r1
 8000fc0:	42b2      	cmp	r2, r6
 8000fc2:	d904      	bls.n	8000fce <__aeabi_ddiv+0x152>
 8000fc4:	1936      	adds	r6, r6, r4
 8000fc6:	3b01      	subs	r3, #1
 8000fc8:	42b4      	cmp	r4, r6
 8000fca:	d800      	bhi.n	8000fce <__aeabi_ddiv+0x152>
 8000fcc:	e1e9      	b.n	80013a2 <__aeabi_ddiv+0x526>
 8000fce:	1ab0      	subs	r0, r6, r2
 8000fd0:	4642      	mov	r2, r8
 8000fd2:	9e00      	ldr	r6, [sp, #0]
 8000fd4:	0412      	lsls	r2, r2, #16
 8000fd6:	431a      	orrs	r2, r3
 8000fd8:	0c33      	lsrs	r3, r6, #16
 8000fda:	001f      	movs	r7, r3
 8000fdc:	0c11      	lsrs	r1, r2, #16
 8000fde:	4690      	mov	r8, r2
 8000fe0:	9302      	str	r3, [sp, #8]
 8000fe2:	0413      	lsls	r3, r2, #16
 8000fe4:	0432      	lsls	r2, r6, #16
 8000fe6:	0c16      	lsrs	r6, r2, #16
 8000fe8:	0032      	movs	r2, r6
 8000fea:	0c1b      	lsrs	r3, r3, #16
 8000fec:	435a      	muls	r2, r3
 8000fee:	9603      	str	r6, [sp, #12]
 8000ff0:	437b      	muls	r3, r7
 8000ff2:	434e      	muls	r6, r1
 8000ff4:	4379      	muls	r1, r7
 8000ff6:	0c17      	lsrs	r7, r2, #16
 8000ff8:	46bc      	mov	ip, r7
 8000ffa:	199b      	adds	r3, r3, r6
 8000ffc:	4463      	add	r3, ip
 8000ffe:	429e      	cmp	r6, r3
 8001000:	d903      	bls.n	800100a <__aeabi_ddiv+0x18e>
 8001002:	2680      	movs	r6, #128	; 0x80
 8001004:	0276      	lsls	r6, r6, #9
 8001006:	46b4      	mov	ip, r6
 8001008:	4461      	add	r1, ip
 800100a:	0c1e      	lsrs	r6, r3, #16
 800100c:	1871      	adds	r1, r6, r1
 800100e:	0416      	lsls	r6, r2, #16
 8001010:	041b      	lsls	r3, r3, #16
 8001012:	0c36      	lsrs	r6, r6, #16
 8001014:	199e      	adds	r6, r3, r6
 8001016:	4288      	cmp	r0, r1
 8001018:	d302      	bcc.n	8001020 <__aeabi_ddiv+0x1a4>
 800101a:	d112      	bne.n	8001042 <__aeabi_ddiv+0x1c6>
 800101c:	42b5      	cmp	r5, r6
 800101e:	d210      	bcs.n	8001042 <__aeabi_ddiv+0x1c6>
 8001020:	4643      	mov	r3, r8
 8001022:	1e5a      	subs	r2, r3, #1
 8001024:	9b00      	ldr	r3, [sp, #0]
 8001026:	469c      	mov	ip, r3
 8001028:	4465      	add	r5, ip
 800102a:	001f      	movs	r7, r3
 800102c:	429d      	cmp	r5, r3
 800102e:	419b      	sbcs	r3, r3
 8001030:	425b      	negs	r3, r3
 8001032:	191b      	adds	r3, r3, r4
 8001034:	18c0      	adds	r0, r0, r3
 8001036:	4284      	cmp	r4, r0
 8001038:	d200      	bcs.n	800103c <__aeabi_ddiv+0x1c0>
 800103a:	e19e      	b.n	800137a <__aeabi_ddiv+0x4fe>
 800103c:	d100      	bne.n	8001040 <__aeabi_ddiv+0x1c4>
 800103e:	e199      	b.n	8001374 <__aeabi_ddiv+0x4f8>
 8001040:	4690      	mov	r8, r2
 8001042:	1bae      	subs	r6, r5, r6
 8001044:	42b5      	cmp	r5, r6
 8001046:	41ad      	sbcs	r5, r5
 8001048:	1a40      	subs	r0, r0, r1
 800104a:	426d      	negs	r5, r5
 800104c:	1b40      	subs	r0, r0, r5
 800104e:	4284      	cmp	r4, r0
 8001050:	d100      	bne.n	8001054 <__aeabi_ddiv+0x1d8>
 8001052:	e1d2      	b.n	80013fa <__aeabi_ddiv+0x57e>
 8001054:	4649      	mov	r1, r9
 8001056:	f7ff f8f9 	bl	800024c <__aeabi_uidivmod>
 800105a:	9a01      	ldr	r2, [sp, #4]
 800105c:	040b      	lsls	r3, r1, #16
 800105e:	4342      	muls	r2, r0
 8001060:	0c31      	lsrs	r1, r6, #16
 8001062:	0005      	movs	r5, r0
 8001064:	4319      	orrs	r1, r3
 8001066:	428a      	cmp	r2, r1
 8001068:	d900      	bls.n	800106c <__aeabi_ddiv+0x1f0>
 800106a:	e16c      	b.n	8001346 <__aeabi_ddiv+0x4ca>
 800106c:	1a88      	subs	r0, r1, r2
 800106e:	4649      	mov	r1, r9
 8001070:	f7ff f8ec 	bl	800024c <__aeabi_uidivmod>
 8001074:	9a01      	ldr	r2, [sp, #4]
 8001076:	0436      	lsls	r6, r6, #16
 8001078:	4342      	muls	r2, r0
 800107a:	0409      	lsls	r1, r1, #16
 800107c:	0c36      	lsrs	r6, r6, #16
 800107e:	0003      	movs	r3, r0
 8001080:	430e      	orrs	r6, r1
 8001082:	42b2      	cmp	r2, r6
 8001084:	d900      	bls.n	8001088 <__aeabi_ddiv+0x20c>
 8001086:	e153      	b.n	8001330 <__aeabi_ddiv+0x4b4>
 8001088:	9803      	ldr	r0, [sp, #12]
 800108a:	1ab6      	subs	r6, r6, r2
 800108c:	0002      	movs	r2, r0
 800108e:	042d      	lsls	r5, r5, #16
 8001090:	431d      	orrs	r5, r3
 8001092:	9f02      	ldr	r7, [sp, #8]
 8001094:	042b      	lsls	r3, r5, #16
 8001096:	0c1b      	lsrs	r3, r3, #16
 8001098:	435a      	muls	r2, r3
 800109a:	437b      	muls	r3, r7
 800109c:	469c      	mov	ip, r3
 800109e:	0c29      	lsrs	r1, r5, #16
 80010a0:	4348      	muls	r0, r1
 80010a2:	0c13      	lsrs	r3, r2, #16
 80010a4:	4484      	add	ip, r0
 80010a6:	4463      	add	r3, ip
 80010a8:	4379      	muls	r1, r7
 80010aa:	4298      	cmp	r0, r3
 80010ac:	d903      	bls.n	80010b6 <__aeabi_ddiv+0x23a>
 80010ae:	2080      	movs	r0, #128	; 0x80
 80010b0:	0240      	lsls	r0, r0, #9
 80010b2:	4684      	mov	ip, r0
 80010b4:	4461      	add	r1, ip
 80010b6:	0c18      	lsrs	r0, r3, #16
 80010b8:	0412      	lsls	r2, r2, #16
 80010ba:	041b      	lsls	r3, r3, #16
 80010bc:	0c12      	lsrs	r2, r2, #16
 80010be:	1840      	adds	r0, r0, r1
 80010c0:	189b      	adds	r3, r3, r2
 80010c2:	4286      	cmp	r6, r0
 80010c4:	d200      	bcs.n	80010c8 <__aeabi_ddiv+0x24c>
 80010c6:	e100      	b.n	80012ca <__aeabi_ddiv+0x44e>
 80010c8:	d100      	bne.n	80010cc <__aeabi_ddiv+0x250>
 80010ca:	e0fb      	b.n	80012c4 <__aeabi_ddiv+0x448>
 80010cc:	2301      	movs	r3, #1
 80010ce:	431d      	orrs	r5, r3
 80010d0:	4b49      	ldr	r3, [pc, #292]	; (80011f8 <__aeabi_ddiv+0x37c>)
 80010d2:	445b      	add	r3, fp
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	dc00      	bgt.n	80010da <__aeabi_ddiv+0x25e>
 80010d8:	e0aa      	b.n	8001230 <__aeabi_ddiv+0x3b4>
 80010da:	076a      	lsls	r2, r5, #29
 80010dc:	d000      	beq.n	80010e0 <__aeabi_ddiv+0x264>
 80010de:	e13d      	b.n	800135c <__aeabi_ddiv+0x4e0>
 80010e0:	08e9      	lsrs	r1, r5, #3
 80010e2:	4642      	mov	r2, r8
 80010e4:	01d2      	lsls	r2, r2, #7
 80010e6:	d506      	bpl.n	80010f6 <__aeabi_ddiv+0x27a>
 80010e8:	4642      	mov	r2, r8
 80010ea:	4b44      	ldr	r3, [pc, #272]	; (80011fc <__aeabi_ddiv+0x380>)
 80010ec:	401a      	ands	r2, r3
 80010ee:	2380      	movs	r3, #128	; 0x80
 80010f0:	4690      	mov	r8, r2
 80010f2:	00db      	lsls	r3, r3, #3
 80010f4:	445b      	add	r3, fp
 80010f6:	4a42      	ldr	r2, [pc, #264]	; (8001200 <__aeabi_ddiv+0x384>)
 80010f8:	4293      	cmp	r3, r2
 80010fa:	dd00      	ble.n	80010fe <__aeabi_ddiv+0x282>
 80010fc:	e723      	b.n	8000f46 <__aeabi_ddiv+0xca>
 80010fe:	4642      	mov	r2, r8
 8001100:	055b      	lsls	r3, r3, #21
 8001102:	0755      	lsls	r5, r2, #29
 8001104:	0252      	lsls	r2, r2, #9
 8001106:	430d      	orrs	r5, r1
 8001108:	0b12      	lsrs	r2, r2, #12
 800110a:	0d5b      	lsrs	r3, r3, #21
 800110c:	e70d      	b.n	8000f2a <__aeabi_ddiv+0xae>
 800110e:	4651      	mov	r1, sl
 8001110:	4321      	orrs	r1, r4
 8001112:	d100      	bne.n	8001116 <__aeabi_ddiv+0x29a>
 8001114:	e07c      	b.n	8001210 <__aeabi_ddiv+0x394>
 8001116:	2c00      	cmp	r4, #0
 8001118:	d100      	bne.n	800111c <__aeabi_ddiv+0x2a0>
 800111a:	e0fb      	b.n	8001314 <__aeabi_ddiv+0x498>
 800111c:	0020      	movs	r0, r4
 800111e:	f001 fa63 	bl	80025e8 <__clzsi2>
 8001122:	0002      	movs	r2, r0
 8001124:	3a0b      	subs	r2, #11
 8001126:	231d      	movs	r3, #29
 8001128:	1a9b      	subs	r3, r3, r2
 800112a:	4652      	mov	r2, sl
 800112c:	0001      	movs	r1, r0
 800112e:	40da      	lsrs	r2, r3
 8001130:	4653      	mov	r3, sl
 8001132:	3908      	subs	r1, #8
 8001134:	408b      	lsls	r3, r1
 8001136:	408c      	lsls	r4, r1
 8001138:	0019      	movs	r1, r3
 800113a:	4314      	orrs	r4, r2
 800113c:	4b31      	ldr	r3, [pc, #196]	; (8001204 <__aeabi_ddiv+0x388>)
 800113e:	4458      	add	r0, fp
 8001140:	469b      	mov	fp, r3
 8001142:	4483      	add	fp, r0
 8001144:	2000      	movs	r0, #0
 8001146:	e6d9      	b.n	8000efc <__aeabi_ddiv+0x80>
 8001148:	0003      	movs	r3, r0
 800114a:	4323      	orrs	r3, r4
 800114c:	4698      	mov	r8, r3
 800114e:	d044      	beq.n	80011da <__aeabi_ddiv+0x35e>
 8001150:	2c00      	cmp	r4, #0
 8001152:	d100      	bne.n	8001156 <__aeabi_ddiv+0x2da>
 8001154:	e0cf      	b.n	80012f6 <__aeabi_ddiv+0x47a>
 8001156:	0020      	movs	r0, r4
 8001158:	f001 fa46 	bl	80025e8 <__clzsi2>
 800115c:	0001      	movs	r1, r0
 800115e:	0002      	movs	r2, r0
 8001160:	390b      	subs	r1, #11
 8001162:	231d      	movs	r3, #29
 8001164:	1a5b      	subs	r3, r3, r1
 8001166:	4649      	mov	r1, r9
 8001168:	0010      	movs	r0, r2
 800116a:	40d9      	lsrs	r1, r3
 800116c:	3808      	subs	r0, #8
 800116e:	4084      	lsls	r4, r0
 8001170:	000b      	movs	r3, r1
 8001172:	464d      	mov	r5, r9
 8001174:	4323      	orrs	r3, r4
 8001176:	4698      	mov	r8, r3
 8001178:	4085      	lsls	r5, r0
 800117a:	4b23      	ldr	r3, [pc, #140]	; (8001208 <__aeabi_ddiv+0x38c>)
 800117c:	1a9b      	subs	r3, r3, r2
 800117e:	469b      	mov	fp, r3
 8001180:	2300      	movs	r3, #0
 8001182:	4699      	mov	r9, r3
 8001184:	9300      	str	r3, [sp, #0]
 8001186:	e69e      	b.n	8000ec6 <__aeabi_ddiv+0x4a>
 8001188:	0002      	movs	r2, r0
 800118a:	4322      	orrs	r2, r4
 800118c:	4690      	mov	r8, r2
 800118e:	d11d      	bne.n	80011cc <__aeabi_ddiv+0x350>
 8001190:	2208      	movs	r2, #8
 8001192:	469b      	mov	fp, r3
 8001194:	2302      	movs	r3, #2
 8001196:	2500      	movs	r5, #0
 8001198:	4691      	mov	r9, r2
 800119a:	9300      	str	r3, [sp, #0]
 800119c:	e693      	b.n	8000ec6 <__aeabi_ddiv+0x4a>
 800119e:	4651      	mov	r1, sl
 80011a0:	4321      	orrs	r1, r4
 80011a2:	d109      	bne.n	80011b8 <__aeabi_ddiv+0x33c>
 80011a4:	2302      	movs	r3, #2
 80011a6:	464a      	mov	r2, r9
 80011a8:	431a      	orrs	r2, r3
 80011aa:	4b18      	ldr	r3, [pc, #96]	; (800120c <__aeabi_ddiv+0x390>)
 80011ac:	4691      	mov	r9, r2
 80011ae:	469c      	mov	ip, r3
 80011b0:	2400      	movs	r4, #0
 80011b2:	2002      	movs	r0, #2
 80011b4:	44e3      	add	fp, ip
 80011b6:	e6a1      	b.n	8000efc <__aeabi_ddiv+0x80>
 80011b8:	2303      	movs	r3, #3
 80011ba:	464a      	mov	r2, r9
 80011bc:	431a      	orrs	r2, r3
 80011be:	4b13      	ldr	r3, [pc, #76]	; (800120c <__aeabi_ddiv+0x390>)
 80011c0:	4691      	mov	r9, r2
 80011c2:	469c      	mov	ip, r3
 80011c4:	4651      	mov	r1, sl
 80011c6:	2003      	movs	r0, #3
 80011c8:	44e3      	add	fp, ip
 80011ca:	e697      	b.n	8000efc <__aeabi_ddiv+0x80>
 80011cc:	220c      	movs	r2, #12
 80011ce:	469b      	mov	fp, r3
 80011d0:	2303      	movs	r3, #3
 80011d2:	46a0      	mov	r8, r4
 80011d4:	4691      	mov	r9, r2
 80011d6:	9300      	str	r3, [sp, #0]
 80011d8:	e675      	b.n	8000ec6 <__aeabi_ddiv+0x4a>
 80011da:	2304      	movs	r3, #4
 80011dc:	4699      	mov	r9, r3
 80011de:	2300      	movs	r3, #0
 80011e0:	469b      	mov	fp, r3
 80011e2:	3301      	adds	r3, #1
 80011e4:	2500      	movs	r5, #0
 80011e6:	9300      	str	r3, [sp, #0]
 80011e8:	e66d      	b.n	8000ec6 <__aeabi_ddiv+0x4a>
 80011ea:	46c0      	nop			; (mov r8, r8)
 80011ec:	000007ff 	.word	0x000007ff
 80011f0:	fffffc01 	.word	0xfffffc01
 80011f4:	0800bb74 	.word	0x0800bb74
 80011f8:	000003ff 	.word	0x000003ff
 80011fc:	feffffff 	.word	0xfeffffff
 8001200:	000007fe 	.word	0x000007fe
 8001204:	000003f3 	.word	0x000003f3
 8001208:	fffffc0d 	.word	0xfffffc0d
 800120c:	fffff801 	.word	0xfffff801
 8001210:	464a      	mov	r2, r9
 8001212:	2301      	movs	r3, #1
 8001214:	431a      	orrs	r2, r3
 8001216:	4691      	mov	r9, r2
 8001218:	2400      	movs	r4, #0
 800121a:	2001      	movs	r0, #1
 800121c:	e66e      	b.n	8000efc <__aeabi_ddiv+0x80>
 800121e:	2300      	movs	r3, #0
 8001220:	2280      	movs	r2, #128	; 0x80
 8001222:	469a      	mov	sl, r3
 8001224:	2500      	movs	r5, #0
 8001226:	4b88      	ldr	r3, [pc, #544]	; (8001448 <__aeabi_ddiv+0x5cc>)
 8001228:	0312      	lsls	r2, r2, #12
 800122a:	e67e      	b.n	8000f2a <__aeabi_ddiv+0xae>
 800122c:	2501      	movs	r5, #1
 800122e:	426d      	negs	r5, r5
 8001230:	2201      	movs	r2, #1
 8001232:	1ad2      	subs	r2, r2, r3
 8001234:	2a38      	cmp	r2, #56	; 0x38
 8001236:	dd00      	ble.n	800123a <__aeabi_ddiv+0x3be>
 8001238:	e674      	b.n	8000f24 <__aeabi_ddiv+0xa8>
 800123a:	2a1f      	cmp	r2, #31
 800123c:	dc00      	bgt.n	8001240 <__aeabi_ddiv+0x3c4>
 800123e:	e0bd      	b.n	80013bc <__aeabi_ddiv+0x540>
 8001240:	211f      	movs	r1, #31
 8001242:	4249      	negs	r1, r1
 8001244:	1acb      	subs	r3, r1, r3
 8001246:	4641      	mov	r1, r8
 8001248:	40d9      	lsrs	r1, r3
 800124a:	000b      	movs	r3, r1
 800124c:	2a20      	cmp	r2, #32
 800124e:	d004      	beq.n	800125a <__aeabi_ddiv+0x3de>
 8001250:	4641      	mov	r1, r8
 8001252:	4a7e      	ldr	r2, [pc, #504]	; (800144c <__aeabi_ddiv+0x5d0>)
 8001254:	445a      	add	r2, fp
 8001256:	4091      	lsls	r1, r2
 8001258:	430d      	orrs	r5, r1
 800125a:	0029      	movs	r1, r5
 800125c:	1e4a      	subs	r2, r1, #1
 800125e:	4191      	sbcs	r1, r2
 8001260:	4319      	orrs	r1, r3
 8001262:	2307      	movs	r3, #7
 8001264:	001d      	movs	r5, r3
 8001266:	2200      	movs	r2, #0
 8001268:	400d      	ands	r5, r1
 800126a:	420b      	tst	r3, r1
 800126c:	d100      	bne.n	8001270 <__aeabi_ddiv+0x3f4>
 800126e:	e0d0      	b.n	8001412 <__aeabi_ddiv+0x596>
 8001270:	220f      	movs	r2, #15
 8001272:	2300      	movs	r3, #0
 8001274:	400a      	ands	r2, r1
 8001276:	2a04      	cmp	r2, #4
 8001278:	d100      	bne.n	800127c <__aeabi_ddiv+0x400>
 800127a:	e0c7      	b.n	800140c <__aeabi_ddiv+0x590>
 800127c:	1d0a      	adds	r2, r1, #4
 800127e:	428a      	cmp	r2, r1
 8001280:	4189      	sbcs	r1, r1
 8001282:	4249      	negs	r1, r1
 8001284:	185b      	adds	r3, r3, r1
 8001286:	0011      	movs	r1, r2
 8001288:	021a      	lsls	r2, r3, #8
 800128a:	d400      	bmi.n	800128e <__aeabi_ddiv+0x412>
 800128c:	e0be      	b.n	800140c <__aeabi_ddiv+0x590>
 800128e:	2301      	movs	r3, #1
 8001290:	2200      	movs	r2, #0
 8001292:	2500      	movs	r5, #0
 8001294:	e649      	b.n	8000f2a <__aeabi_ddiv+0xae>
 8001296:	2280      	movs	r2, #128	; 0x80
 8001298:	4643      	mov	r3, r8
 800129a:	0312      	lsls	r2, r2, #12
 800129c:	4213      	tst	r3, r2
 800129e:	d008      	beq.n	80012b2 <__aeabi_ddiv+0x436>
 80012a0:	4214      	tst	r4, r2
 80012a2:	d106      	bne.n	80012b2 <__aeabi_ddiv+0x436>
 80012a4:	4322      	orrs	r2, r4
 80012a6:	0312      	lsls	r2, r2, #12
 80012a8:	46ba      	mov	sl, r7
 80012aa:	000d      	movs	r5, r1
 80012ac:	4b66      	ldr	r3, [pc, #408]	; (8001448 <__aeabi_ddiv+0x5cc>)
 80012ae:	0b12      	lsrs	r2, r2, #12
 80012b0:	e63b      	b.n	8000f2a <__aeabi_ddiv+0xae>
 80012b2:	2280      	movs	r2, #128	; 0x80
 80012b4:	4643      	mov	r3, r8
 80012b6:	0312      	lsls	r2, r2, #12
 80012b8:	431a      	orrs	r2, r3
 80012ba:	0312      	lsls	r2, r2, #12
 80012bc:	46b2      	mov	sl, r6
 80012be:	4b62      	ldr	r3, [pc, #392]	; (8001448 <__aeabi_ddiv+0x5cc>)
 80012c0:	0b12      	lsrs	r2, r2, #12
 80012c2:	e632      	b.n	8000f2a <__aeabi_ddiv+0xae>
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d100      	bne.n	80012ca <__aeabi_ddiv+0x44e>
 80012c8:	e702      	b.n	80010d0 <__aeabi_ddiv+0x254>
 80012ca:	19a6      	adds	r6, r4, r6
 80012cc:	1e6a      	subs	r2, r5, #1
 80012ce:	42a6      	cmp	r6, r4
 80012d0:	d200      	bcs.n	80012d4 <__aeabi_ddiv+0x458>
 80012d2:	e089      	b.n	80013e8 <__aeabi_ddiv+0x56c>
 80012d4:	4286      	cmp	r6, r0
 80012d6:	d200      	bcs.n	80012da <__aeabi_ddiv+0x45e>
 80012d8:	e09f      	b.n	800141a <__aeabi_ddiv+0x59e>
 80012da:	d100      	bne.n	80012de <__aeabi_ddiv+0x462>
 80012dc:	e0af      	b.n	800143e <__aeabi_ddiv+0x5c2>
 80012de:	0015      	movs	r5, r2
 80012e0:	e6f4      	b.n	80010cc <__aeabi_ddiv+0x250>
 80012e2:	42a9      	cmp	r1, r5
 80012e4:	d900      	bls.n	80012e8 <__aeabi_ddiv+0x46c>
 80012e6:	e63c      	b.n	8000f62 <__aeabi_ddiv+0xe6>
 80012e8:	4643      	mov	r3, r8
 80012ea:	07de      	lsls	r6, r3, #31
 80012ec:	0858      	lsrs	r0, r3, #1
 80012ee:	086b      	lsrs	r3, r5, #1
 80012f0:	431e      	orrs	r6, r3
 80012f2:	07ed      	lsls	r5, r5, #31
 80012f4:	e63c      	b.n	8000f70 <__aeabi_ddiv+0xf4>
 80012f6:	f001 f977 	bl	80025e8 <__clzsi2>
 80012fa:	0001      	movs	r1, r0
 80012fc:	0002      	movs	r2, r0
 80012fe:	3115      	adds	r1, #21
 8001300:	3220      	adds	r2, #32
 8001302:	291c      	cmp	r1, #28
 8001304:	dc00      	bgt.n	8001308 <__aeabi_ddiv+0x48c>
 8001306:	e72c      	b.n	8001162 <__aeabi_ddiv+0x2e6>
 8001308:	464b      	mov	r3, r9
 800130a:	3808      	subs	r0, #8
 800130c:	4083      	lsls	r3, r0
 800130e:	2500      	movs	r5, #0
 8001310:	4698      	mov	r8, r3
 8001312:	e732      	b.n	800117a <__aeabi_ddiv+0x2fe>
 8001314:	f001 f968 	bl	80025e8 <__clzsi2>
 8001318:	0003      	movs	r3, r0
 800131a:	001a      	movs	r2, r3
 800131c:	3215      	adds	r2, #21
 800131e:	3020      	adds	r0, #32
 8001320:	2a1c      	cmp	r2, #28
 8001322:	dc00      	bgt.n	8001326 <__aeabi_ddiv+0x4aa>
 8001324:	e6ff      	b.n	8001126 <__aeabi_ddiv+0x2aa>
 8001326:	4654      	mov	r4, sl
 8001328:	3b08      	subs	r3, #8
 800132a:	2100      	movs	r1, #0
 800132c:	409c      	lsls	r4, r3
 800132e:	e705      	b.n	800113c <__aeabi_ddiv+0x2c0>
 8001330:	1936      	adds	r6, r6, r4
 8001332:	3b01      	subs	r3, #1
 8001334:	42b4      	cmp	r4, r6
 8001336:	d900      	bls.n	800133a <__aeabi_ddiv+0x4be>
 8001338:	e6a6      	b.n	8001088 <__aeabi_ddiv+0x20c>
 800133a:	42b2      	cmp	r2, r6
 800133c:	d800      	bhi.n	8001340 <__aeabi_ddiv+0x4c4>
 800133e:	e6a3      	b.n	8001088 <__aeabi_ddiv+0x20c>
 8001340:	1e83      	subs	r3, r0, #2
 8001342:	1936      	adds	r6, r6, r4
 8001344:	e6a0      	b.n	8001088 <__aeabi_ddiv+0x20c>
 8001346:	1909      	adds	r1, r1, r4
 8001348:	3d01      	subs	r5, #1
 800134a:	428c      	cmp	r4, r1
 800134c:	d900      	bls.n	8001350 <__aeabi_ddiv+0x4d4>
 800134e:	e68d      	b.n	800106c <__aeabi_ddiv+0x1f0>
 8001350:	428a      	cmp	r2, r1
 8001352:	d800      	bhi.n	8001356 <__aeabi_ddiv+0x4da>
 8001354:	e68a      	b.n	800106c <__aeabi_ddiv+0x1f0>
 8001356:	1e85      	subs	r5, r0, #2
 8001358:	1909      	adds	r1, r1, r4
 800135a:	e687      	b.n	800106c <__aeabi_ddiv+0x1f0>
 800135c:	220f      	movs	r2, #15
 800135e:	402a      	ands	r2, r5
 8001360:	2a04      	cmp	r2, #4
 8001362:	d100      	bne.n	8001366 <__aeabi_ddiv+0x4ea>
 8001364:	e6bc      	b.n	80010e0 <__aeabi_ddiv+0x264>
 8001366:	1d29      	adds	r1, r5, #4
 8001368:	42a9      	cmp	r1, r5
 800136a:	41ad      	sbcs	r5, r5
 800136c:	426d      	negs	r5, r5
 800136e:	08c9      	lsrs	r1, r1, #3
 8001370:	44a8      	add	r8, r5
 8001372:	e6b6      	b.n	80010e2 <__aeabi_ddiv+0x266>
 8001374:	42af      	cmp	r7, r5
 8001376:	d900      	bls.n	800137a <__aeabi_ddiv+0x4fe>
 8001378:	e662      	b.n	8001040 <__aeabi_ddiv+0x1c4>
 800137a:	4281      	cmp	r1, r0
 800137c:	d804      	bhi.n	8001388 <__aeabi_ddiv+0x50c>
 800137e:	d000      	beq.n	8001382 <__aeabi_ddiv+0x506>
 8001380:	e65e      	b.n	8001040 <__aeabi_ddiv+0x1c4>
 8001382:	42ae      	cmp	r6, r5
 8001384:	d800      	bhi.n	8001388 <__aeabi_ddiv+0x50c>
 8001386:	e65b      	b.n	8001040 <__aeabi_ddiv+0x1c4>
 8001388:	2302      	movs	r3, #2
 800138a:	425b      	negs	r3, r3
 800138c:	469c      	mov	ip, r3
 800138e:	9b00      	ldr	r3, [sp, #0]
 8001390:	44e0      	add	r8, ip
 8001392:	469c      	mov	ip, r3
 8001394:	4465      	add	r5, ip
 8001396:	429d      	cmp	r5, r3
 8001398:	419b      	sbcs	r3, r3
 800139a:	425b      	negs	r3, r3
 800139c:	191b      	adds	r3, r3, r4
 800139e:	18c0      	adds	r0, r0, r3
 80013a0:	e64f      	b.n	8001042 <__aeabi_ddiv+0x1c6>
 80013a2:	42b2      	cmp	r2, r6
 80013a4:	d800      	bhi.n	80013a8 <__aeabi_ddiv+0x52c>
 80013a6:	e612      	b.n	8000fce <__aeabi_ddiv+0x152>
 80013a8:	1e83      	subs	r3, r0, #2
 80013aa:	1936      	adds	r6, r6, r4
 80013ac:	e60f      	b.n	8000fce <__aeabi_ddiv+0x152>
 80013ae:	428a      	cmp	r2, r1
 80013b0:	d800      	bhi.n	80013b4 <__aeabi_ddiv+0x538>
 80013b2:	e5fa      	b.n	8000faa <__aeabi_ddiv+0x12e>
 80013b4:	1e83      	subs	r3, r0, #2
 80013b6:	4698      	mov	r8, r3
 80013b8:	1909      	adds	r1, r1, r4
 80013ba:	e5f6      	b.n	8000faa <__aeabi_ddiv+0x12e>
 80013bc:	4b24      	ldr	r3, [pc, #144]	; (8001450 <__aeabi_ddiv+0x5d4>)
 80013be:	0028      	movs	r0, r5
 80013c0:	445b      	add	r3, fp
 80013c2:	4641      	mov	r1, r8
 80013c4:	409d      	lsls	r5, r3
 80013c6:	4099      	lsls	r1, r3
 80013c8:	40d0      	lsrs	r0, r2
 80013ca:	1e6b      	subs	r3, r5, #1
 80013cc:	419d      	sbcs	r5, r3
 80013ce:	4643      	mov	r3, r8
 80013d0:	4301      	orrs	r1, r0
 80013d2:	4329      	orrs	r1, r5
 80013d4:	40d3      	lsrs	r3, r2
 80013d6:	074a      	lsls	r2, r1, #29
 80013d8:	d100      	bne.n	80013dc <__aeabi_ddiv+0x560>
 80013da:	e755      	b.n	8001288 <__aeabi_ddiv+0x40c>
 80013dc:	220f      	movs	r2, #15
 80013de:	400a      	ands	r2, r1
 80013e0:	2a04      	cmp	r2, #4
 80013e2:	d000      	beq.n	80013e6 <__aeabi_ddiv+0x56a>
 80013e4:	e74a      	b.n	800127c <__aeabi_ddiv+0x400>
 80013e6:	e74f      	b.n	8001288 <__aeabi_ddiv+0x40c>
 80013e8:	0015      	movs	r5, r2
 80013ea:	4286      	cmp	r6, r0
 80013ec:	d000      	beq.n	80013f0 <__aeabi_ddiv+0x574>
 80013ee:	e66d      	b.n	80010cc <__aeabi_ddiv+0x250>
 80013f0:	9a00      	ldr	r2, [sp, #0]
 80013f2:	429a      	cmp	r2, r3
 80013f4:	d000      	beq.n	80013f8 <__aeabi_ddiv+0x57c>
 80013f6:	e669      	b.n	80010cc <__aeabi_ddiv+0x250>
 80013f8:	e66a      	b.n	80010d0 <__aeabi_ddiv+0x254>
 80013fa:	4b16      	ldr	r3, [pc, #88]	; (8001454 <__aeabi_ddiv+0x5d8>)
 80013fc:	445b      	add	r3, fp
 80013fe:	2b00      	cmp	r3, #0
 8001400:	dc00      	bgt.n	8001404 <__aeabi_ddiv+0x588>
 8001402:	e713      	b.n	800122c <__aeabi_ddiv+0x3b0>
 8001404:	2501      	movs	r5, #1
 8001406:	2100      	movs	r1, #0
 8001408:	44a8      	add	r8, r5
 800140a:	e66a      	b.n	80010e2 <__aeabi_ddiv+0x266>
 800140c:	075d      	lsls	r5, r3, #29
 800140e:	025b      	lsls	r3, r3, #9
 8001410:	0b1a      	lsrs	r2, r3, #12
 8001412:	08c9      	lsrs	r1, r1, #3
 8001414:	2300      	movs	r3, #0
 8001416:	430d      	orrs	r5, r1
 8001418:	e587      	b.n	8000f2a <__aeabi_ddiv+0xae>
 800141a:	9900      	ldr	r1, [sp, #0]
 800141c:	3d02      	subs	r5, #2
 800141e:	004a      	lsls	r2, r1, #1
 8001420:	428a      	cmp	r2, r1
 8001422:	41bf      	sbcs	r7, r7
 8001424:	427f      	negs	r7, r7
 8001426:	193f      	adds	r7, r7, r4
 8001428:	19f6      	adds	r6, r6, r7
 800142a:	9200      	str	r2, [sp, #0]
 800142c:	e7dd      	b.n	80013ea <__aeabi_ddiv+0x56e>
 800142e:	2280      	movs	r2, #128	; 0x80
 8001430:	4643      	mov	r3, r8
 8001432:	0312      	lsls	r2, r2, #12
 8001434:	431a      	orrs	r2, r3
 8001436:	0312      	lsls	r2, r2, #12
 8001438:	4b03      	ldr	r3, [pc, #12]	; (8001448 <__aeabi_ddiv+0x5cc>)
 800143a:	0b12      	lsrs	r2, r2, #12
 800143c:	e575      	b.n	8000f2a <__aeabi_ddiv+0xae>
 800143e:	9900      	ldr	r1, [sp, #0]
 8001440:	4299      	cmp	r1, r3
 8001442:	d3ea      	bcc.n	800141a <__aeabi_ddiv+0x59e>
 8001444:	0015      	movs	r5, r2
 8001446:	e7d3      	b.n	80013f0 <__aeabi_ddiv+0x574>
 8001448:	000007ff 	.word	0x000007ff
 800144c:	0000043e 	.word	0x0000043e
 8001450:	0000041e 	.word	0x0000041e
 8001454:	000003ff 	.word	0x000003ff

08001458 <__eqdf2>:
 8001458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800145a:	464e      	mov	r6, r9
 800145c:	4645      	mov	r5, r8
 800145e:	46de      	mov	lr, fp
 8001460:	4657      	mov	r7, sl
 8001462:	4690      	mov	r8, r2
 8001464:	b5e0      	push	{r5, r6, r7, lr}
 8001466:	0017      	movs	r7, r2
 8001468:	031a      	lsls	r2, r3, #12
 800146a:	0b12      	lsrs	r2, r2, #12
 800146c:	0005      	movs	r5, r0
 800146e:	4684      	mov	ip, r0
 8001470:	4819      	ldr	r0, [pc, #100]	; (80014d8 <__eqdf2+0x80>)
 8001472:	030e      	lsls	r6, r1, #12
 8001474:	004c      	lsls	r4, r1, #1
 8001476:	4691      	mov	r9, r2
 8001478:	005a      	lsls	r2, r3, #1
 800147a:	0fdb      	lsrs	r3, r3, #31
 800147c:	469b      	mov	fp, r3
 800147e:	0b36      	lsrs	r6, r6, #12
 8001480:	0d64      	lsrs	r4, r4, #21
 8001482:	0fc9      	lsrs	r1, r1, #31
 8001484:	0d52      	lsrs	r2, r2, #21
 8001486:	4284      	cmp	r4, r0
 8001488:	d019      	beq.n	80014be <__eqdf2+0x66>
 800148a:	4282      	cmp	r2, r0
 800148c:	d010      	beq.n	80014b0 <__eqdf2+0x58>
 800148e:	2001      	movs	r0, #1
 8001490:	4294      	cmp	r4, r2
 8001492:	d10e      	bne.n	80014b2 <__eqdf2+0x5a>
 8001494:	454e      	cmp	r6, r9
 8001496:	d10c      	bne.n	80014b2 <__eqdf2+0x5a>
 8001498:	2001      	movs	r0, #1
 800149a:	45c4      	cmp	ip, r8
 800149c:	d109      	bne.n	80014b2 <__eqdf2+0x5a>
 800149e:	4559      	cmp	r1, fp
 80014a0:	d017      	beq.n	80014d2 <__eqdf2+0x7a>
 80014a2:	2c00      	cmp	r4, #0
 80014a4:	d105      	bne.n	80014b2 <__eqdf2+0x5a>
 80014a6:	0030      	movs	r0, r6
 80014a8:	4328      	orrs	r0, r5
 80014aa:	1e43      	subs	r3, r0, #1
 80014ac:	4198      	sbcs	r0, r3
 80014ae:	e000      	b.n	80014b2 <__eqdf2+0x5a>
 80014b0:	2001      	movs	r0, #1
 80014b2:	bcf0      	pop	{r4, r5, r6, r7}
 80014b4:	46bb      	mov	fp, r7
 80014b6:	46b2      	mov	sl, r6
 80014b8:	46a9      	mov	r9, r5
 80014ba:	46a0      	mov	r8, r4
 80014bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014be:	0033      	movs	r3, r6
 80014c0:	2001      	movs	r0, #1
 80014c2:	432b      	orrs	r3, r5
 80014c4:	d1f5      	bne.n	80014b2 <__eqdf2+0x5a>
 80014c6:	42a2      	cmp	r2, r4
 80014c8:	d1f3      	bne.n	80014b2 <__eqdf2+0x5a>
 80014ca:	464b      	mov	r3, r9
 80014cc:	433b      	orrs	r3, r7
 80014ce:	d1f0      	bne.n	80014b2 <__eqdf2+0x5a>
 80014d0:	e7e2      	b.n	8001498 <__eqdf2+0x40>
 80014d2:	2000      	movs	r0, #0
 80014d4:	e7ed      	b.n	80014b2 <__eqdf2+0x5a>
 80014d6:	46c0      	nop			; (mov r8, r8)
 80014d8:	000007ff 	.word	0x000007ff

080014dc <__gedf2>:
 80014dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014de:	4647      	mov	r7, r8
 80014e0:	46ce      	mov	lr, r9
 80014e2:	0004      	movs	r4, r0
 80014e4:	0018      	movs	r0, r3
 80014e6:	0016      	movs	r6, r2
 80014e8:	031b      	lsls	r3, r3, #12
 80014ea:	0b1b      	lsrs	r3, r3, #12
 80014ec:	4d2d      	ldr	r5, [pc, #180]	; (80015a4 <__gedf2+0xc8>)
 80014ee:	004a      	lsls	r2, r1, #1
 80014f0:	4699      	mov	r9, r3
 80014f2:	b580      	push	{r7, lr}
 80014f4:	0043      	lsls	r3, r0, #1
 80014f6:	030f      	lsls	r7, r1, #12
 80014f8:	46a4      	mov	ip, r4
 80014fa:	46b0      	mov	r8, r6
 80014fc:	0b3f      	lsrs	r7, r7, #12
 80014fe:	0d52      	lsrs	r2, r2, #21
 8001500:	0fc9      	lsrs	r1, r1, #31
 8001502:	0d5b      	lsrs	r3, r3, #21
 8001504:	0fc0      	lsrs	r0, r0, #31
 8001506:	42aa      	cmp	r2, r5
 8001508:	d021      	beq.n	800154e <__gedf2+0x72>
 800150a:	42ab      	cmp	r3, r5
 800150c:	d013      	beq.n	8001536 <__gedf2+0x5a>
 800150e:	2a00      	cmp	r2, #0
 8001510:	d122      	bne.n	8001558 <__gedf2+0x7c>
 8001512:	433c      	orrs	r4, r7
 8001514:	2b00      	cmp	r3, #0
 8001516:	d102      	bne.n	800151e <__gedf2+0x42>
 8001518:	464d      	mov	r5, r9
 800151a:	432e      	orrs	r6, r5
 800151c:	d022      	beq.n	8001564 <__gedf2+0x88>
 800151e:	2c00      	cmp	r4, #0
 8001520:	d010      	beq.n	8001544 <__gedf2+0x68>
 8001522:	4281      	cmp	r1, r0
 8001524:	d022      	beq.n	800156c <__gedf2+0x90>
 8001526:	2002      	movs	r0, #2
 8001528:	3901      	subs	r1, #1
 800152a:	4008      	ands	r0, r1
 800152c:	3801      	subs	r0, #1
 800152e:	bcc0      	pop	{r6, r7}
 8001530:	46b9      	mov	r9, r7
 8001532:	46b0      	mov	r8, r6
 8001534:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001536:	464d      	mov	r5, r9
 8001538:	432e      	orrs	r6, r5
 800153a:	d129      	bne.n	8001590 <__gedf2+0xb4>
 800153c:	2a00      	cmp	r2, #0
 800153e:	d1f0      	bne.n	8001522 <__gedf2+0x46>
 8001540:	433c      	orrs	r4, r7
 8001542:	d1ee      	bne.n	8001522 <__gedf2+0x46>
 8001544:	2800      	cmp	r0, #0
 8001546:	d1f2      	bne.n	800152e <__gedf2+0x52>
 8001548:	2001      	movs	r0, #1
 800154a:	4240      	negs	r0, r0
 800154c:	e7ef      	b.n	800152e <__gedf2+0x52>
 800154e:	003d      	movs	r5, r7
 8001550:	4325      	orrs	r5, r4
 8001552:	d11d      	bne.n	8001590 <__gedf2+0xb4>
 8001554:	4293      	cmp	r3, r2
 8001556:	d0ee      	beq.n	8001536 <__gedf2+0x5a>
 8001558:	2b00      	cmp	r3, #0
 800155a:	d1e2      	bne.n	8001522 <__gedf2+0x46>
 800155c:	464c      	mov	r4, r9
 800155e:	4326      	orrs	r6, r4
 8001560:	d1df      	bne.n	8001522 <__gedf2+0x46>
 8001562:	e7e0      	b.n	8001526 <__gedf2+0x4a>
 8001564:	2000      	movs	r0, #0
 8001566:	2c00      	cmp	r4, #0
 8001568:	d0e1      	beq.n	800152e <__gedf2+0x52>
 800156a:	e7dc      	b.n	8001526 <__gedf2+0x4a>
 800156c:	429a      	cmp	r2, r3
 800156e:	dc0a      	bgt.n	8001586 <__gedf2+0xaa>
 8001570:	dbe8      	blt.n	8001544 <__gedf2+0x68>
 8001572:	454f      	cmp	r7, r9
 8001574:	d8d7      	bhi.n	8001526 <__gedf2+0x4a>
 8001576:	d00e      	beq.n	8001596 <__gedf2+0xba>
 8001578:	2000      	movs	r0, #0
 800157a:	454f      	cmp	r7, r9
 800157c:	d2d7      	bcs.n	800152e <__gedf2+0x52>
 800157e:	2900      	cmp	r1, #0
 8001580:	d0e2      	beq.n	8001548 <__gedf2+0x6c>
 8001582:	0008      	movs	r0, r1
 8001584:	e7d3      	b.n	800152e <__gedf2+0x52>
 8001586:	4243      	negs	r3, r0
 8001588:	4158      	adcs	r0, r3
 800158a:	0040      	lsls	r0, r0, #1
 800158c:	3801      	subs	r0, #1
 800158e:	e7ce      	b.n	800152e <__gedf2+0x52>
 8001590:	2002      	movs	r0, #2
 8001592:	4240      	negs	r0, r0
 8001594:	e7cb      	b.n	800152e <__gedf2+0x52>
 8001596:	45c4      	cmp	ip, r8
 8001598:	d8c5      	bhi.n	8001526 <__gedf2+0x4a>
 800159a:	2000      	movs	r0, #0
 800159c:	45c4      	cmp	ip, r8
 800159e:	d2c6      	bcs.n	800152e <__gedf2+0x52>
 80015a0:	e7ed      	b.n	800157e <__gedf2+0xa2>
 80015a2:	46c0      	nop			; (mov r8, r8)
 80015a4:	000007ff 	.word	0x000007ff

080015a8 <__ledf2>:
 80015a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015aa:	4647      	mov	r7, r8
 80015ac:	46ce      	mov	lr, r9
 80015ae:	0004      	movs	r4, r0
 80015b0:	0018      	movs	r0, r3
 80015b2:	0016      	movs	r6, r2
 80015b4:	031b      	lsls	r3, r3, #12
 80015b6:	0b1b      	lsrs	r3, r3, #12
 80015b8:	4d2c      	ldr	r5, [pc, #176]	; (800166c <__ledf2+0xc4>)
 80015ba:	004a      	lsls	r2, r1, #1
 80015bc:	4699      	mov	r9, r3
 80015be:	b580      	push	{r7, lr}
 80015c0:	0043      	lsls	r3, r0, #1
 80015c2:	030f      	lsls	r7, r1, #12
 80015c4:	46a4      	mov	ip, r4
 80015c6:	46b0      	mov	r8, r6
 80015c8:	0b3f      	lsrs	r7, r7, #12
 80015ca:	0d52      	lsrs	r2, r2, #21
 80015cc:	0fc9      	lsrs	r1, r1, #31
 80015ce:	0d5b      	lsrs	r3, r3, #21
 80015d0:	0fc0      	lsrs	r0, r0, #31
 80015d2:	42aa      	cmp	r2, r5
 80015d4:	d00d      	beq.n	80015f2 <__ledf2+0x4a>
 80015d6:	42ab      	cmp	r3, r5
 80015d8:	d010      	beq.n	80015fc <__ledf2+0x54>
 80015da:	2a00      	cmp	r2, #0
 80015dc:	d127      	bne.n	800162e <__ledf2+0x86>
 80015de:	433c      	orrs	r4, r7
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d111      	bne.n	8001608 <__ledf2+0x60>
 80015e4:	464d      	mov	r5, r9
 80015e6:	432e      	orrs	r6, r5
 80015e8:	d10e      	bne.n	8001608 <__ledf2+0x60>
 80015ea:	2000      	movs	r0, #0
 80015ec:	2c00      	cmp	r4, #0
 80015ee:	d015      	beq.n	800161c <__ledf2+0x74>
 80015f0:	e00e      	b.n	8001610 <__ledf2+0x68>
 80015f2:	003d      	movs	r5, r7
 80015f4:	4325      	orrs	r5, r4
 80015f6:	d110      	bne.n	800161a <__ledf2+0x72>
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d118      	bne.n	800162e <__ledf2+0x86>
 80015fc:	464d      	mov	r5, r9
 80015fe:	432e      	orrs	r6, r5
 8001600:	d10b      	bne.n	800161a <__ledf2+0x72>
 8001602:	2a00      	cmp	r2, #0
 8001604:	d102      	bne.n	800160c <__ledf2+0x64>
 8001606:	433c      	orrs	r4, r7
 8001608:	2c00      	cmp	r4, #0
 800160a:	d00b      	beq.n	8001624 <__ledf2+0x7c>
 800160c:	4281      	cmp	r1, r0
 800160e:	d014      	beq.n	800163a <__ledf2+0x92>
 8001610:	2002      	movs	r0, #2
 8001612:	3901      	subs	r1, #1
 8001614:	4008      	ands	r0, r1
 8001616:	3801      	subs	r0, #1
 8001618:	e000      	b.n	800161c <__ledf2+0x74>
 800161a:	2002      	movs	r0, #2
 800161c:	bcc0      	pop	{r6, r7}
 800161e:	46b9      	mov	r9, r7
 8001620:	46b0      	mov	r8, r6
 8001622:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001624:	2800      	cmp	r0, #0
 8001626:	d1f9      	bne.n	800161c <__ledf2+0x74>
 8001628:	2001      	movs	r0, #1
 800162a:	4240      	negs	r0, r0
 800162c:	e7f6      	b.n	800161c <__ledf2+0x74>
 800162e:	2b00      	cmp	r3, #0
 8001630:	d1ec      	bne.n	800160c <__ledf2+0x64>
 8001632:	464c      	mov	r4, r9
 8001634:	4326      	orrs	r6, r4
 8001636:	d1e9      	bne.n	800160c <__ledf2+0x64>
 8001638:	e7ea      	b.n	8001610 <__ledf2+0x68>
 800163a:	429a      	cmp	r2, r3
 800163c:	dd04      	ble.n	8001648 <__ledf2+0xa0>
 800163e:	4243      	negs	r3, r0
 8001640:	4158      	adcs	r0, r3
 8001642:	0040      	lsls	r0, r0, #1
 8001644:	3801      	subs	r0, #1
 8001646:	e7e9      	b.n	800161c <__ledf2+0x74>
 8001648:	429a      	cmp	r2, r3
 800164a:	dbeb      	blt.n	8001624 <__ledf2+0x7c>
 800164c:	454f      	cmp	r7, r9
 800164e:	d8df      	bhi.n	8001610 <__ledf2+0x68>
 8001650:	d006      	beq.n	8001660 <__ledf2+0xb8>
 8001652:	2000      	movs	r0, #0
 8001654:	454f      	cmp	r7, r9
 8001656:	d2e1      	bcs.n	800161c <__ledf2+0x74>
 8001658:	2900      	cmp	r1, #0
 800165a:	d0e5      	beq.n	8001628 <__ledf2+0x80>
 800165c:	0008      	movs	r0, r1
 800165e:	e7dd      	b.n	800161c <__ledf2+0x74>
 8001660:	45c4      	cmp	ip, r8
 8001662:	d8d5      	bhi.n	8001610 <__ledf2+0x68>
 8001664:	2000      	movs	r0, #0
 8001666:	45c4      	cmp	ip, r8
 8001668:	d2d8      	bcs.n	800161c <__ledf2+0x74>
 800166a:	e7f5      	b.n	8001658 <__ledf2+0xb0>
 800166c:	000007ff 	.word	0x000007ff

08001670 <__aeabi_dmul>:
 8001670:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001672:	4645      	mov	r5, r8
 8001674:	46de      	mov	lr, fp
 8001676:	4657      	mov	r7, sl
 8001678:	464e      	mov	r6, r9
 800167a:	b5e0      	push	{r5, r6, r7, lr}
 800167c:	001f      	movs	r7, r3
 800167e:	030b      	lsls	r3, r1, #12
 8001680:	0b1b      	lsrs	r3, r3, #12
 8001682:	469b      	mov	fp, r3
 8001684:	004d      	lsls	r5, r1, #1
 8001686:	0fcb      	lsrs	r3, r1, #31
 8001688:	0004      	movs	r4, r0
 800168a:	4691      	mov	r9, r2
 800168c:	4698      	mov	r8, r3
 800168e:	b087      	sub	sp, #28
 8001690:	0d6d      	lsrs	r5, r5, #21
 8001692:	d100      	bne.n	8001696 <__aeabi_dmul+0x26>
 8001694:	e1cd      	b.n	8001a32 <__aeabi_dmul+0x3c2>
 8001696:	4bce      	ldr	r3, [pc, #824]	; (80019d0 <__aeabi_dmul+0x360>)
 8001698:	429d      	cmp	r5, r3
 800169a:	d100      	bne.n	800169e <__aeabi_dmul+0x2e>
 800169c:	e1e9      	b.n	8001a72 <__aeabi_dmul+0x402>
 800169e:	465a      	mov	r2, fp
 80016a0:	0f43      	lsrs	r3, r0, #29
 80016a2:	00d2      	lsls	r2, r2, #3
 80016a4:	4313      	orrs	r3, r2
 80016a6:	2280      	movs	r2, #128	; 0x80
 80016a8:	0412      	lsls	r2, r2, #16
 80016aa:	431a      	orrs	r2, r3
 80016ac:	00c3      	lsls	r3, r0, #3
 80016ae:	469a      	mov	sl, r3
 80016b0:	4bc8      	ldr	r3, [pc, #800]	; (80019d4 <__aeabi_dmul+0x364>)
 80016b2:	4693      	mov	fp, r2
 80016b4:	469c      	mov	ip, r3
 80016b6:	2300      	movs	r3, #0
 80016b8:	2600      	movs	r6, #0
 80016ba:	4465      	add	r5, ip
 80016bc:	9300      	str	r3, [sp, #0]
 80016be:	033c      	lsls	r4, r7, #12
 80016c0:	007b      	lsls	r3, r7, #1
 80016c2:	4648      	mov	r0, r9
 80016c4:	0b24      	lsrs	r4, r4, #12
 80016c6:	0d5b      	lsrs	r3, r3, #21
 80016c8:	0fff      	lsrs	r7, r7, #31
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d100      	bne.n	80016d0 <__aeabi_dmul+0x60>
 80016ce:	e189      	b.n	80019e4 <__aeabi_dmul+0x374>
 80016d0:	4abf      	ldr	r2, [pc, #764]	; (80019d0 <__aeabi_dmul+0x360>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d019      	beq.n	800170a <__aeabi_dmul+0x9a>
 80016d6:	0f42      	lsrs	r2, r0, #29
 80016d8:	00e4      	lsls	r4, r4, #3
 80016da:	4322      	orrs	r2, r4
 80016dc:	2480      	movs	r4, #128	; 0x80
 80016de:	0424      	lsls	r4, r4, #16
 80016e0:	4314      	orrs	r4, r2
 80016e2:	4abc      	ldr	r2, [pc, #752]	; (80019d4 <__aeabi_dmul+0x364>)
 80016e4:	2100      	movs	r1, #0
 80016e6:	4694      	mov	ip, r2
 80016e8:	4642      	mov	r2, r8
 80016ea:	4463      	add	r3, ip
 80016ec:	195b      	adds	r3, r3, r5
 80016ee:	9301      	str	r3, [sp, #4]
 80016f0:	9b01      	ldr	r3, [sp, #4]
 80016f2:	407a      	eors	r2, r7
 80016f4:	3301      	adds	r3, #1
 80016f6:	00c0      	lsls	r0, r0, #3
 80016f8:	b2d2      	uxtb	r2, r2
 80016fa:	9302      	str	r3, [sp, #8]
 80016fc:	2e0a      	cmp	r6, #10
 80016fe:	dd1c      	ble.n	800173a <__aeabi_dmul+0xca>
 8001700:	003a      	movs	r2, r7
 8001702:	2e0b      	cmp	r6, #11
 8001704:	d05e      	beq.n	80017c4 <__aeabi_dmul+0x154>
 8001706:	4647      	mov	r7, r8
 8001708:	e056      	b.n	80017b8 <__aeabi_dmul+0x148>
 800170a:	4649      	mov	r1, r9
 800170c:	4bb0      	ldr	r3, [pc, #704]	; (80019d0 <__aeabi_dmul+0x360>)
 800170e:	4321      	orrs	r1, r4
 8001710:	18eb      	adds	r3, r5, r3
 8001712:	9301      	str	r3, [sp, #4]
 8001714:	2900      	cmp	r1, #0
 8001716:	d12a      	bne.n	800176e <__aeabi_dmul+0xfe>
 8001718:	2080      	movs	r0, #128	; 0x80
 800171a:	2202      	movs	r2, #2
 800171c:	0100      	lsls	r0, r0, #4
 800171e:	002b      	movs	r3, r5
 8001720:	4684      	mov	ip, r0
 8001722:	4316      	orrs	r6, r2
 8001724:	4642      	mov	r2, r8
 8001726:	4463      	add	r3, ip
 8001728:	407a      	eors	r2, r7
 800172a:	b2d2      	uxtb	r2, r2
 800172c:	9302      	str	r3, [sp, #8]
 800172e:	2e0a      	cmp	r6, #10
 8001730:	dd00      	ble.n	8001734 <__aeabi_dmul+0xc4>
 8001732:	e231      	b.n	8001b98 <__aeabi_dmul+0x528>
 8001734:	2000      	movs	r0, #0
 8001736:	2400      	movs	r4, #0
 8001738:	2102      	movs	r1, #2
 800173a:	2e02      	cmp	r6, #2
 800173c:	dc26      	bgt.n	800178c <__aeabi_dmul+0x11c>
 800173e:	3e01      	subs	r6, #1
 8001740:	2e01      	cmp	r6, #1
 8001742:	d852      	bhi.n	80017ea <__aeabi_dmul+0x17a>
 8001744:	2902      	cmp	r1, #2
 8001746:	d04c      	beq.n	80017e2 <__aeabi_dmul+0x172>
 8001748:	2901      	cmp	r1, #1
 800174a:	d000      	beq.n	800174e <__aeabi_dmul+0xde>
 800174c:	e118      	b.n	8001980 <__aeabi_dmul+0x310>
 800174e:	2300      	movs	r3, #0
 8001750:	2400      	movs	r4, #0
 8001752:	2500      	movs	r5, #0
 8001754:	051b      	lsls	r3, r3, #20
 8001756:	4323      	orrs	r3, r4
 8001758:	07d2      	lsls	r2, r2, #31
 800175a:	4313      	orrs	r3, r2
 800175c:	0028      	movs	r0, r5
 800175e:	0019      	movs	r1, r3
 8001760:	b007      	add	sp, #28
 8001762:	bcf0      	pop	{r4, r5, r6, r7}
 8001764:	46bb      	mov	fp, r7
 8001766:	46b2      	mov	sl, r6
 8001768:	46a9      	mov	r9, r5
 800176a:	46a0      	mov	r8, r4
 800176c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800176e:	2180      	movs	r1, #128	; 0x80
 8001770:	2203      	movs	r2, #3
 8001772:	0109      	lsls	r1, r1, #4
 8001774:	002b      	movs	r3, r5
 8001776:	468c      	mov	ip, r1
 8001778:	4316      	orrs	r6, r2
 800177a:	4642      	mov	r2, r8
 800177c:	4463      	add	r3, ip
 800177e:	407a      	eors	r2, r7
 8001780:	b2d2      	uxtb	r2, r2
 8001782:	9302      	str	r3, [sp, #8]
 8001784:	2e0a      	cmp	r6, #10
 8001786:	dd00      	ble.n	800178a <__aeabi_dmul+0x11a>
 8001788:	e228      	b.n	8001bdc <__aeabi_dmul+0x56c>
 800178a:	2103      	movs	r1, #3
 800178c:	2501      	movs	r5, #1
 800178e:	40b5      	lsls	r5, r6
 8001790:	46ac      	mov	ip, r5
 8001792:	26a6      	movs	r6, #166	; 0xa6
 8001794:	4663      	mov	r3, ip
 8001796:	00f6      	lsls	r6, r6, #3
 8001798:	4035      	ands	r5, r6
 800179a:	4233      	tst	r3, r6
 800179c:	d10b      	bne.n	80017b6 <__aeabi_dmul+0x146>
 800179e:	2690      	movs	r6, #144	; 0x90
 80017a0:	00b6      	lsls	r6, r6, #2
 80017a2:	4233      	tst	r3, r6
 80017a4:	d118      	bne.n	80017d8 <__aeabi_dmul+0x168>
 80017a6:	3eb9      	subs	r6, #185	; 0xb9
 80017a8:	3eff      	subs	r6, #255	; 0xff
 80017aa:	421e      	tst	r6, r3
 80017ac:	d01d      	beq.n	80017ea <__aeabi_dmul+0x17a>
 80017ae:	46a3      	mov	fp, r4
 80017b0:	4682      	mov	sl, r0
 80017b2:	9100      	str	r1, [sp, #0]
 80017b4:	e000      	b.n	80017b8 <__aeabi_dmul+0x148>
 80017b6:	0017      	movs	r7, r2
 80017b8:	9900      	ldr	r1, [sp, #0]
 80017ba:	003a      	movs	r2, r7
 80017bc:	2902      	cmp	r1, #2
 80017be:	d010      	beq.n	80017e2 <__aeabi_dmul+0x172>
 80017c0:	465c      	mov	r4, fp
 80017c2:	4650      	mov	r0, sl
 80017c4:	2903      	cmp	r1, #3
 80017c6:	d1bf      	bne.n	8001748 <__aeabi_dmul+0xd8>
 80017c8:	2380      	movs	r3, #128	; 0x80
 80017ca:	031b      	lsls	r3, r3, #12
 80017cc:	431c      	orrs	r4, r3
 80017ce:	0324      	lsls	r4, r4, #12
 80017d0:	0005      	movs	r5, r0
 80017d2:	4b7f      	ldr	r3, [pc, #508]	; (80019d0 <__aeabi_dmul+0x360>)
 80017d4:	0b24      	lsrs	r4, r4, #12
 80017d6:	e7bd      	b.n	8001754 <__aeabi_dmul+0xe4>
 80017d8:	2480      	movs	r4, #128	; 0x80
 80017da:	2200      	movs	r2, #0
 80017dc:	4b7c      	ldr	r3, [pc, #496]	; (80019d0 <__aeabi_dmul+0x360>)
 80017de:	0324      	lsls	r4, r4, #12
 80017e0:	e7b8      	b.n	8001754 <__aeabi_dmul+0xe4>
 80017e2:	2400      	movs	r4, #0
 80017e4:	2500      	movs	r5, #0
 80017e6:	4b7a      	ldr	r3, [pc, #488]	; (80019d0 <__aeabi_dmul+0x360>)
 80017e8:	e7b4      	b.n	8001754 <__aeabi_dmul+0xe4>
 80017ea:	4653      	mov	r3, sl
 80017ec:	041e      	lsls	r6, r3, #16
 80017ee:	0c36      	lsrs	r6, r6, #16
 80017f0:	0c1f      	lsrs	r7, r3, #16
 80017f2:	0033      	movs	r3, r6
 80017f4:	0c01      	lsrs	r1, r0, #16
 80017f6:	0400      	lsls	r0, r0, #16
 80017f8:	0c00      	lsrs	r0, r0, #16
 80017fa:	4343      	muls	r3, r0
 80017fc:	4698      	mov	r8, r3
 80017fe:	0003      	movs	r3, r0
 8001800:	437b      	muls	r3, r7
 8001802:	4699      	mov	r9, r3
 8001804:	0033      	movs	r3, r6
 8001806:	434b      	muls	r3, r1
 8001808:	469c      	mov	ip, r3
 800180a:	4643      	mov	r3, r8
 800180c:	000d      	movs	r5, r1
 800180e:	0c1b      	lsrs	r3, r3, #16
 8001810:	469a      	mov	sl, r3
 8001812:	437d      	muls	r5, r7
 8001814:	44cc      	add	ip, r9
 8001816:	44d4      	add	ip, sl
 8001818:	9500      	str	r5, [sp, #0]
 800181a:	45e1      	cmp	r9, ip
 800181c:	d904      	bls.n	8001828 <__aeabi_dmul+0x1b8>
 800181e:	2380      	movs	r3, #128	; 0x80
 8001820:	025b      	lsls	r3, r3, #9
 8001822:	4699      	mov	r9, r3
 8001824:	444d      	add	r5, r9
 8001826:	9500      	str	r5, [sp, #0]
 8001828:	4663      	mov	r3, ip
 800182a:	0c1b      	lsrs	r3, r3, #16
 800182c:	001d      	movs	r5, r3
 800182e:	4663      	mov	r3, ip
 8001830:	041b      	lsls	r3, r3, #16
 8001832:	469c      	mov	ip, r3
 8001834:	4643      	mov	r3, r8
 8001836:	041b      	lsls	r3, r3, #16
 8001838:	0c1b      	lsrs	r3, r3, #16
 800183a:	4698      	mov	r8, r3
 800183c:	4663      	mov	r3, ip
 800183e:	4443      	add	r3, r8
 8001840:	9303      	str	r3, [sp, #12]
 8001842:	0c23      	lsrs	r3, r4, #16
 8001844:	4698      	mov	r8, r3
 8001846:	0033      	movs	r3, r6
 8001848:	0424      	lsls	r4, r4, #16
 800184a:	0c24      	lsrs	r4, r4, #16
 800184c:	4363      	muls	r3, r4
 800184e:	469c      	mov	ip, r3
 8001850:	0023      	movs	r3, r4
 8001852:	437b      	muls	r3, r7
 8001854:	4699      	mov	r9, r3
 8001856:	4643      	mov	r3, r8
 8001858:	435e      	muls	r6, r3
 800185a:	435f      	muls	r7, r3
 800185c:	444e      	add	r6, r9
 800185e:	4663      	mov	r3, ip
 8001860:	46b2      	mov	sl, r6
 8001862:	0c1e      	lsrs	r6, r3, #16
 8001864:	4456      	add	r6, sl
 8001866:	45b1      	cmp	r9, r6
 8001868:	d903      	bls.n	8001872 <__aeabi_dmul+0x202>
 800186a:	2380      	movs	r3, #128	; 0x80
 800186c:	025b      	lsls	r3, r3, #9
 800186e:	4699      	mov	r9, r3
 8001870:	444f      	add	r7, r9
 8001872:	0c33      	lsrs	r3, r6, #16
 8001874:	4699      	mov	r9, r3
 8001876:	003b      	movs	r3, r7
 8001878:	444b      	add	r3, r9
 800187a:	9305      	str	r3, [sp, #20]
 800187c:	4663      	mov	r3, ip
 800187e:	46ac      	mov	ip, r5
 8001880:	041f      	lsls	r7, r3, #16
 8001882:	0c3f      	lsrs	r7, r7, #16
 8001884:	0436      	lsls	r6, r6, #16
 8001886:	19f6      	adds	r6, r6, r7
 8001888:	44b4      	add	ip, r6
 800188a:	4663      	mov	r3, ip
 800188c:	9304      	str	r3, [sp, #16]
 800188e:	465b      	mov	r3, fp
 8001890:	0c1b      	lsrs	r3, r3, #16
 8001892:	469c      	mov	ip, r3
 8001894:	465b      	mov	r3, fp
 8001896:	041f      	lsls	r7, r3, #16
 8001898:	0c3f      	lsrs	r7, r7, #16
 800189a:	003b      	movs	r3, r7
 800189c:	4343      	muls	r3, r0
 800189e:	4699      	mov	r9, r3
 80018a0:	4663      	mov	r3, ip
 80018a2:	4343      	muls	r3, r0
 80018a4:	469a      	mov	sl, r3
 80018a6:	464b      	mov	r3, r9
 80018a8:	4660      	mov	r0, ip
 80018aa:	0c1b      	lsrs	r3, r3, #16
 80018ac:	469b      	mov	fp, r3
 80018ae:	4348      	muls	r0, r1
 80018b0:	4379      	muls	r1, r7
 80018b2:	4451      	add	r1, sl
 80018b4:	4459      	add	r1, fp
 80018b6:	458a      	cmp	sl, r1
 80018b8:	d903      	bls.n	80018c2 <__aeabi_dmul+0x252>
 80018ba:	2380      	movs	r3, #128	; 0x80
 80018bc:	025b      	lsls	r3, r3, #9
 80018be:	469a      	mov	sl, r3
 80018c0:	4450      	add	r0, sl
 80018c2:	0c0b      	lsrs	r3, r1, #16
 80018c4:	469a      	mov	sl, r3
 80018c6:	464b      	mov	r3, r9
 80018c8:	041b      	lsls	r3, r3, #16
 80018ca:	0c1b      	lsrs	r3, r3, #16
 80018cc:	4699      	mov	r9, r3
 80018ce:	003b      	movs	r3, r7
 80018d0:	4363      	muls	r3, r4
 80018d2:	0409      	lsls	r1, r1, #16
 80018d4:	4645      	mov	r5, r8
 80018d6:	4449      	add	r1, r9
 80018d8:	4699      	mov	r9, r3
 80018da:	4663      	mov	r3, ip
 80018dc:	435c      	muls	r4, r3
 80018de:	436b      	muls	r3, r5
 80018e0:	469c      	mov	ip, r3
 80018e2:	464b      	mov	r3, r9
 80018e4:	0c1b      	lsrs	r3, r3, #16
 80018e6:	4698      	mov	r8, r3
 80018e8:	436f      	muls	r7, r5
 80018ea:	193f      	adds	r7, r7, r4
 80018ec:	4447      	add	r7, r8
 80018ee:	4450      	add	r0, sl
 80018f0:	42bc      	cmp	r4, r7
 80018f2:	d903      	bls.n	80018fc <__aeabi_dmul+0x28c>
 80018f4:	2380      	movs	r3, #128	; 0x80
 80018f6:	025b      	lsls	r3, r3, #9
 80018f8:	4698      	mov	r8, r3
 80018fa:	44c4      	add	ip, r8
 80018fc:	9b04      	ldr	r3, [sp, #16]
 80018fe:	9d00      	ldr	r5, [sp, #0]
 8001900:	4698      	mov	r8, r3
 8001902:	4445      	add	r5, r8
 8001904:	42b5      	cmp	r5, r6
 8001906:	41b6      	sbcs	r6, r6
 8001908:	4273      	negs	r3, r6
 800190a:	4698      	mov	r8, r3
 800190c:	464b      	mov	r3, r9
 800190e:	041e      	lsls	r6, r3, #16
 8001910:	9b05      	ldr	r3, [sp, #20]
 8001912:	043c      	lsls	r4, r7, #16
 8001914:	4699      	mov	r9, r3
 8001916:	0c36      	lsrs	r6, r6, #16
 8001918:	19a4      	adds	r4, r4, r6
 800191a:	444c      	add	r4, r9
 800191c:	46a1      	mov	r9, r4
 800191e:	4683      	mov	fp, r0
 8001920:	186e      	adds	r6, r5, r1
 8001922:	44c1      	add	r9, r8
 8001924:	428e      	cmp	r6, r1
 8001926:	4189      	sbcs	r1, r1
 8001928:	44cb      	add	fp, r9
 800192a:	465d      	mov	r5, fp
 800192c:	4249      	negs	r1, r1
 800192e:	186d      	adds	r5, r5, r1
 8001930:	429c      	cmp	r4, r3
 8001932:	41a4      	sbcs	r4, r4
 8001934:	45c1      	cmp	r9, r8
 8001936:	419b      	sbcs	r3, r3
 8001938:	4583      	cmp	fp, r0
 800193a:	4180      	sbcs	r0, r0
 800193c:	428d      	cmp	r5, r1
 800193e:	4189      	sbcs	r1, r1
 8001940:	425b      	negs	r3, r3
 8001942:	4264      	negs	r4, r4
 8001944:	431c      	orrs	r4, r3
 8001946:	4240      	negs	r0, r0
 8001948:	9b03      	ldr	r3, [sp, #12]
 800194a:	4249      	negs	r1, r1
 800194c:	4301      	orrs	r1, r0
 800194e:	0270      	lsls	r0, r6, #9
 8001950:	0c3f      	lsrs	r7, r7, #16
 8001952:	4318      	orrs	r0, r3
 8001954:	19e4      	adds	r4, r4, r7
 8001956:	1e47      	subs	r7, r0, #1
 8001958:	41b8      	sbcs	r0, r7
 800195a:	1864      	adds	r4, r4, r1
 800195c:	4464      	add	r4, ip
 800195e:	0df6      	lsrs	r6, r6, #23
 8001960:	0261      	lsls	r1, r4, #9
 8001962:	4330      	orrs	r0, r6
 8001964:	0dec      	lsrs	r4, r5, #23
 8001966:	026e      	lsls	r6, r5, #9
 8001968:	430c      	orrs	r4, r1
 800196a:	4330      	orrs	r0, r6
 800196c:	01c9      	lsls	r1, r1, #7
 800196e:	d400      	bmi.n	8001972 <__aeabi_dmul+0x302>
 8001970:	e0f1      	b.n	8001b56 <__aeabi_dmul+0x4e6>
 8001972:	2101      	movs	r1, #1
 8001974:	0843      	lsrs	r3, r0, #1
 8001976:	4001      	ands	r1, r0
 8001978:	430b      	orrs	r3, r1
 800197a:	07e0      	lsls	r0, r4, #31
 800197c:	4318      	orrs	r0, r3
 800197e:	0864      	lsrs	r4, r4, #1
 8001980:	4915      	ldr	r1, [pc, #84]	; (80019d8 <__aeabi_dmul+0x368>)
 8001982:	9b02      	ldr	r3, [sp, #8]
 8001984:	468c      	mov	ip, r1
 8001986:	4463      	add	r3, ip
 8001988:	2b00      	cmp	r3, #0
 800198a:	dc00      	bgt.n	800198e <__aeabi_dmul+0x31e>
 800198c:	e097      	b.n	8001abe <__aeabi_dmul+0x44e>
 800198e:	0741      	lsls	r1, r0, #29
 8001990:	d009      	beq.n	80019a6 <__aeabi_dmul+0x336>
 8001992:	210f      	movs	r1, #15
 8001994:	4001      	ands	r1, r0
 8001996:	2904      	cmp	r1, #4
 8001998:	d005      	beq.n	80019a6 <__aeabi_dmul+0x336>
 800199a:	1d01      	adds	r1, r0, #4
 800199c:	4281      	cmp	r1, r0
 800199e:	4180      	sbcs	r0, r0
 80019a0:	4240      	negs	r0, r0
 80019a2:	1824      	adds	r4, r4, r0
 80019a4:	0008      	movs	r0, r1
 80019a6:	01e1      	lsls	r1, r4, #7
 80019a8:	d506      	bpl.n	80019b8 <__aeabi_dmul+0x348>
 80019aa:	2180      	movs	r1, #128	; 0x80
 80019ac:	00c9      	lsls	r1, r1, #3
 80019ae:	468c      	mov	ip, r1
 80019b0:	4b0a      	ldr	r3, [pc, #40]	; (80019dc <__aeabi_dmul+0x36c>)
 80019b2:	401c      	ands	r4, r3
 80019b4:	9b02      	ldr	r3, [sp, #8]
 80019b6:	4463      	add	r3, ip
 80019b8:	4909      	ldr	r1, [pc, #36]	; (80019e0 <__aeabi_dmul+0x370>)
 80019ba:	428b      	cmp	r3, r1
 80019bc:	dd00      	ble.n	80019c0 <__aeabi_dmul+0x350>
 80019be:	e710      	b.n	80017e2 <__aeabi_dmul+0x172>
 80019c0:	0761      	lsls	r1, r4, #29
 80019c2:	08c5      	lsrs	r5, r0, #3
 80019c4:	0264      	lsls	r4, r4, #9
 80019c6:	055b      	lsls	r3, r3, #21
 80019c8:	430d      	orrs	r5, r1
 80019ca:	0b24      	lsrs	r4, r4, #12
 80019cc:	0d5b      	lsrs	r3, r3, #21
 80019ce:	e6c1      	b.n	8001754 <__aeabi_dmul+0xe4>
 80019d0:	000007ff 	.word	0x000007ff
 80019d4:	fffffc01 	.word	0xfffffc01
 80019d8:	000003ff 	.word	0x000003ff
 80019dc:	feffffff 	.word	0xfeffffff
 80019e0:	000007fe 	.word	0x000007fe
 80019e4:	464b      	mov	r3, r9
 80019e6:	4323      	orrs	r3, r4
 80019e8:	d059      	beq.n	8001a9e <__aeabi_dmul+0x42e>
 80019ea:	2c00      	cmp	r4, #0
 80019ec:	d100      	bne.n	80019f0 <__aeabi_dmul+0x380>
 80019ee:	e0a3      	b.n	8001b38 <__aeabi_dmul+0x4c8>
 80019f0:	0020      	movs	r0, r4
 80019f2:	f000 fdf9 	bl	80025e8 <__clzsi2>
 80019f6:	0001      	movs	r1, r0
 80019f8:	0003      	movs	r3, r0
 80019fa:	390b      	subs	r1, #11
 80019fc:	221d      	movs	r2, #29
 80019fe:	1a52      	subs	r2, r2, r1
 8001a00:	4649      	mov	r1, r9
 8001a02:	0018      	movs	r0, r3
 8001a04:	40d1      	lsrs	r1, r2
 8001a06:	464a      	mov	r2, r9
 8001a08:	3808      	subs	r0, #8
 8001a0a:	4082      	lsls	r2, r0
 8001a0c:	4084      	lsls	r4, r0
 8001a0e:	0010      	movs	r0, r2
 8001a10:	430c      	orrs	r4, r1
 8001a12:	4a74      	ldr	r2, [pc, #464]	; (8001be4 <__aeabi_dmul+0x574>)
 8001a14:	1aeb      	subs	r3, r5, r3
 8001a16:	4694      	mov	ip, r2
 8001a18:	4642      	mov	r2, r8
 8001a1a:	4463      	add	r3, ip
 8001a1c:	9301      	str	r3, [sp, #4]
 8001a1e:	9b01      	ldr	r3, [sp, #4]
 8001a20:	407a      	eors	r2, r7
 8001a22:	3301      	adds	r3, #1
 8001a24:	2100      	movs	r1, #0
 8001a26:	b2d2      	uxtb	r2, r2
 8001a28:	9302      	str	r3, [sp, #8]
 8001a2a:	2e0a      	cmp	r6, #10
 8001a2c:	dd00      	ble.n	8001a30 <__aeabi_dmul+0x3c0>
 8001a2e:	e667      	b.n	8001700 <__aeabi_dmul+0x90>
 8001a30:	e683      	b.n	800173a <__aeabi_dmul+0xca>
 8001a32:	465b      	mov	r3, fp
 8001a34:	4303      	orrs	r3, r0
 8001a36:	469a      	mov	sl, r3
 8001a38:	d02a      	beq.n	8001a90 <__aeabi_dmul+0x420>
 8001a3a:	465b      	mov	r3, fp
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d06d      	beq.n	8001b1c <__aeabi_dmul+0x4ac>
 8001a40:	4658      	mov	r0, fp
 8001a42:	f000 fdd1 	bl	80025e8 <__clzsi2>
 8001a46:	0001      	movs	r1, r0
 8001a48:	0003      	movs	r3, r0
 8001a4a:	390b      	subs	r1, #11
 8001a4c:	221d      	movs	r2, #29
 8001a4e:	1a52      	subs	r2, r2, r1
 8001a50:	0021      	movs	r1, r4
 8001a52:	0018      	movs	r0, r3
 8001a54:	465d      	mov	r5, fp
 8001a56:	40d1      	lsrs	r1, r2
 8001a58:	3808      	subs	r0, #8
 8001a5a:	4085      	lsls	r5, r0
 8001a5c:	000a      	movs	r2, r1
 8001a5e:	4084      	lsls	r4, r0
 8001a60:	432a      	orrs	r2, r5
 8001a62:	4693      	mov	fp, r2
 8001a64:	46a2      	mov	sl, r4
 8001a66:	4d5f      	ldr	r5, [pc, #380]	; (8001be4 <__aeabi_dmul+0x574>)
 8001a68:	2600      	movs	r6, #0
 8001a6a:	1aed      	subs	r5, r5, r3
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	9300      	str	r3, [sp, #0]
 8001a70:	e625      	b.n	80016be <__aeabi_dmul+0x4e>
 8001a72:	465b      	mov	r3, fp
 8001a74:	4303      	orrs	r3, r0
 8001a76:	469a      	mov	sl, r3
 8001a78:	d105      	bne.n	8001a86 <__aeabi_dmul+0x416>
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	469b      	mov	fp, r3
 8001a7e:	3302      	adds	r3, #2
 8001a80:	2608      	movs	r6, #8
 8001a82:	9300      	str	r3, [sp, #0]
 8001a84:	e61b      	b.n	80016be <__aeabi_dmul+0x4e>
 8001a86:	2303      	movs	r3, #3
 8001a88:	4682      	mov	sl, r0
 8001a8a:	260c      	movs	r6, #12
 8001a8c:	9300      	str	r3, [sp, #0]
 8001a8e:	e616      	b.n	80016be <__aeabi_dmul+0x4e>
 8001a90:	2300      	movs	r3, #0
 8001a92:	469b      	mov	fp, r3
 8001a94:	3301      	adds	r3, #1
 8001a96:	2604      	movs	r6, #4
 8001a98:	2500      	movs	r5, #0
 8001a9a:	9300      	str	r3, [sp, #0]
 8001a9c:	e60f      	b.n	80016be <__aeabi_dmul+0x4e>
 8001a9e:	4642      	mov	r2, r8
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	9501      	str	r5, [sp, #4]
 8001aa4:	431e      	orrs	r6, r3
 8001aa6:	9b01      	ldr	r3, [sp, #4]
 8001aa8:	407a      	eors	r2, r7
 8001aaa:	3301      	adds	r3, #1
 8001aac:	2400      	movs	r4, #0
 8001aae:	2000      	movs	r0, #0
 8001ab0:	2101      	movs	r1, #1
 8001ab2:	b2d2      	uxtb	r2, r2
 8001ab4:	9302      	str	r3, [sp, #8]
 8001ab6:	2e0a      	cmp	r6, #10
 8001ab8:	dd00      	ble.n	8001abc <__aeabi_dmul+0x44c>
 8001aba:	e621      	b.n	8001700 <__aeabi_dmul+0x90>
 8001abc:	e63d      	b.n	800173a <__aeabi_dmul+0xca>
 8001abe:	2101      	movs	r1, #1
 8001ac0:	1ac9      	subs	r1, r1, r3
 8001ac2:	2938      	cmp	r1, #56	; 0x38
 8001ac4:	dd00      	ble.n	8001ac8 <__aeabi_dmul+0x458>
 8001ac6:	e642      	b.n	800174e <__aeabi_dmul+0xde>
 8001ac8:	291f      	cmp	r1, #31
 8001aca:	dd47      	ble.n	8001b5c <__aeabi_dmul+0x4ec>
 8001acc:	261f      	movs	r6, #31
 8001ace:	0025      	movs	r5, r4
 8001ad0:	4276      	negs	r6, r6
 8001ad2:	1af3      	subs	r3, r6, r3
 8001ad4:	40dd      	lsrs	r5, r3
 8001ad6:	002b      	movs	r3, r5
 8001ad8:	2920      	cmp	r1, #32
 8001ada:	d005      	beq.n	8001ae8 <__aeabi_dmul+0x478>
 8001adc:	4942      	ldr	r1, [pc, #264]	; (8001be8 <__aeabi_dmul+0x578>)
 8001ade:	9d02      	ldr	r5, [sp, #8]
 8001ae0:	468c      	mov	ip, r1
 8001ae2:	4465      	add	r5, ip
 8001ae4:	40ac      	lsls	r4, r5
 8001ae6:	4320      	orrs	r0, r4
 8001ae8:	1e41      	subs	r1, r0, #1
 8001aea:	4188      	sbcs	r0, r1
 8001aec:	4318      	orrs	r0, r3
 8001aee:	2307      	movs	r3, #7
 8001af0:	001d      	movs	r5, r3
 8001af2:	2400      	movs	r4, #0
 8001af4:	4005      	ands	r5, r0
 8001af6:	4203      	tst	r3, r0
 8001af8:	d04a      	beq.n	8001b90 <__aeabi_dmul+0x520>
 8001afa:	230f      	movs	r3, #15
 8001afc:	2400      	movs	r4, #0
 8001afe:	4003      	ands	r3, r0
 8001b00:	2b04      	cmp	r3, #4
 8001b02:	d042      	beq.n	8001b8a <__aeabi_dmul+0x51a>
 8001b04:	1d03      	adds	r3, r0, #4
 8001b06:	4283      	cmp	r3, r0
 8001b08:	4180      	sbcs	r0, r0
 8001b0a:	4240      	negs	r0, r0
 8001b0c:	1824      	adds	r4, r4, r0
 8001b0e:	0018      	movs	r0, r3
 8001b10:	0223      	lsls	r3, r4, #8
 8001b12:	d53a      	bpl.n	8001b8a <__aeabi_dmul+0x51a>
 8001b14:	2301      	movs	r3, #1
 8001b16:	2400      	movs	r4, #0
 8001b18:	2500      	movs	r5, #0
 8001b1a:	e61b      	b.n	8001754 <__aeabi_dmul+0xe4>
 8001b1c:	f000 fd64 	bl	80025e8 <__clzsi2>
 8001b20:	0001      	movs	r1, r0
 8001b22:	0003      	movs	r3, r0
 8001b24:	3115      	adds	r1, #21
 8001b26:	3320      	adds	r3, #32
 8001b28:	291c      	cmp	r1, #28
 8001b2a:	dd8f      	ble.n	8001a4c <__aeabi_dmul+0x3dc>
 8001b2c:	3808      	subs	r0, #8
 8001b2e:	2200      	movs	r2, #0
 8001b30:	4084      	lsls	r4, r0
 8001b32:	4692      	mov	sl, r2
 8001b34:	46a3      	mov	fp, r4
 8001b36:	e796      	b.n	8001a66 <__aeabi_dmul+0x3f6>
 8001b38:	f000 fd56 	bl	80025e8 <__clzsi2>
 8001b3c:	0001      	movs	r1, r0
 8001b3e:	0003      	movs	r3, r0
 8001b40:	3115      	adds	r1, #21
 8001b42:	3320      	adds	r3, #32
 8001b44:	291c      	cmp	r1, #28
 8001b46:	dc00      	bgt.n	8001b4a <__aeabi_dmul+0x4da>
 8001b48:	e758      	b.n	80019fc <__aeabi_dmul+0x38c>
 8001b4a:	0002      	movs	r2, r0
 8001b4c:	464c      	mov	r4, r9
 8001b4e:	3a08      	subs	r2, #8
 8001b50:	2000      	movs	r0, #0
 8001b52:	4094      	lsls	r4, r2
 8001b54:	e75d      	b.n	8001a12 <__aeabi_dmul+0x3a2>
 8001b56:	9b01      	ldr	r3, [sp, #4]
 8001b58:	9302      	str	r3, [sp, #8]
 8001b5a:	e711      	b.n	8001980 <__aeabi_dmul+0x310>
 8001b5c:	4b23      	ldr	r3, [pc, #140]	; (8001bec <__aeabi_dmul+0x57c>)
 8001b5e:	0026      	movs	r6, r4
 8001b60:	469c      	mov	ip, r3
 8001b62:	0003      	movs	r3, r0
 8001b64:	9d02      	ldr	r5, [sp, #8]
 8001b66:	40cb      	lsrs	r3, r1
 8001b68:	4465      	add	r5, ip
 8001b6a:	40ae      	lsls	r6, r5
 8001b6c:	431e      	orrs	r6, r3
 8001b6e:	0003      	movs	r3, r0
 8001b70:	40ab      	lsls	r3, r5
 8001b72:	1e58      	subs	r0, r3, #1
 8001b74:	4183      	sbcs	r3, r0
 8001b76:	0030      	movs	r0, r6
 8001b78:	4318      	orrs	r0, r3
 8001b7a:	40cc      	lsrs	r4, r1
 8001b7c:	0743      	lsls	r3, r0, #29
 8001b7e:	d0c7      	beq.n	8001b10 <__aeabi_dmul+0x4a0>
 8001b80:	230f      	movs	r3, #15
 8001b82:	4003      	ands	r3, r0
 8001b84:	2b04      	cmp	r3, #4
 8001b86:	d1bd      	bne.n	8001b04 <__aeabi_dmul+0x494>
 8001b88:	e7c2      	b.n	8001b10 <__aeabi_dmul+0x4a0>
 8001b8a:	0765      	lsls	r5, r4, #29
 8001b8c:	0264      	lsls	r4, r4, #9
 8001b8e:	0b24      	lsrs	r4, r4, #12
 8001b90:	08c0      	lsrs	r0, r0, #3
 8001b92:	2300      	movs	r3, #0
 8001b94:	4305      	orrs	r5, r0
 8001b96:	e5dd      	b.n	8001754 <__aeabi_dmul+0xe4>
 8001b98:	2500      	movs	r5, #0
 8001b9a:	2302      	movs	r3, #2
 8001b9c:	2e0f      	cmp	r6, #15
 8001b9e:	d10c      	bne.n	8001bba <__aeabi_dmul+0x54a>
 8001ba0:	2480      	movs	r4, #128	; 0x80
 8001ba2:	465b      	mov	r3, fp
 8001ba4:	0324      	lsls	r4, r4, #12
 8001ba6:	4223      	tst	r3, r4
 8001ba8:	d00e      	beq.n	8001bc8 <__aeabi_dmul+0x558>
 8001baa:	4221      	tst	r1, r4
 8001bac:	d10c      	bne.n	8001bc8 <__aeabi_dmul+0x558>
 8001bae:	430c      	orrs	r4, r1
 8001bb0:	0324      	lsls	r4, r4, #12
 8001bb2:	003a      	movs	r2, r7
 8001bb4:	4b0e      	ldr	r3, [pc, #56]	; (8001bf0 <__aeabi_dmul+0x580>)
 8001bb6:	0b24      	lsrs	r4, r4, #12
 8001bb8:	e5cc      	b.n	8001754 <__aeabi_dmul+0xe4>
 8001bba:	2e0b      	cmp	r6, #11
 8001bbc:	d000      	beq.n	8001bc0 <__aeabi_dmul+0x550>
 8001bbe:	e5a2      	b.n	8001706 <__aeabi_dmul+0x96>
 8001bc0:	468b      	mov	fp, r1
 8001bc2:	46aa      	mov	sl, r5
 8001bc4:	9300      	str	r3, [sp, #0]
 8001bc6:	e5f7      	b.n	80017b8 <__aeabi_dmul+0x148>
 8001bc8:	2480      	movs	r4, #128	; 0x80
 8001bca:	465b      	mov	r3, fp
 8001bcc:	0324      	lsls	r4, r4, #12
 8001bce:	431c      	orrs	r4, r3
 8001bd0:	0324      	lsls	r4, r4, #12
 8001bd2:	4642      	mov	r2, r8
 8001bd4:	4655      	mov	r5, sl
 8001bd6:	4b06      	ldr	r3, [pc, #24]	; (8001bf0 <__aeabi_dmul+0x580>)
 8001bd8:	0b24      	lsrs	r4, r4, #12
 8001bda:	e5bb      	b.n	8001754 <__aeabi_dmul+0xe4>
 8001bdc:	464d      	mov	r5, r9
 8001bde:	0021      	movs	r1, r4
 8001be0:	2303      	movs	r3, #3
 8001be2:	e7db      	b.n	8001b9c <__aeabi_dmul+0x52c>
 8001be4:	fffffc0d 	.word	0xfffffc0d
 8001be8:	0000043e 	.word	0x0000043e
 8001bec:	0000041e 	.word	0x0000041e
 8001bf0:	000007ff 	.word	0x000007ff

08001bf4 <__aeabi_dsub>:
 8001bf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bf6:	4657      	mov	r7, sl
 8001bf8:	464e      	mov	r6, r9
 8001bfa:	4645      	mov	r5, r8
 8001bfc:	46de      	mov	lr, fp
 8001bfe:	b5e0      	push	{r5, r6, r7, lr}
 8001c00:	000d      	movs	r5, r1
 8001c02:	0004      	movs	r4, r0
 8001c04:	0019      	movs	r1, r3
 8001c06:	0010      	movs	r0, r2
 8001c08:	032b      	lsls	r3, r5, #12
 8001c0a:	0a5b      	lsrs	r3, r3, #9
 8001c0c:	0f62      	lsrs	r2, r4, #29
 8001c0e:	431a      	orrs	r2, r3
 8001c10:	00e3      	lsls	r3, r4, #3
 8001c12:	030c      	lsls	r4, r1, #12
 8001c14:	0a64      	lsrs	r4, r4, #9
 8001c16:	0f47      	lsrs	r7, r0, #29
 8001c18:	4327      	orrs	r7, r4
 8001c1a:	4cd0      	ldr	r4, [pc, #832]	; (8001f5c <__aeabi_dsub+0x368>)
 8001c1c:	006e      	lsls	r6, r5, #1
 8001c1e:	4691      	mov	r9, r2
 8001c20:	b083      	sub	sp, #12
 8001c22:	004a      	lsls	r2, r1, #1
 8001c24:	00c0      	lsls	r0, r0, #3
 8001c26:	4698      	mov	r8, r3
 8001c28:	46a2      	mov	sl, r4
 8001c2a:	0d76      	lsrs	r6, r6, #21
 8001c2c:	0fed      	lsrs	r5, r5, #31
 8001c2e:	0d52      	lsrs	r2, r2, #21
 8001c30:	0fc9      	lsrs	r1, r1, #31
 8001c32:	9001      	str	r0, [sp, #4]
 8001c34:	42a2      	cmp	r2, r4
 8001c36:	d100      	bne.n	8001c3a <__aeabi_dsub+0x46>
 8001c38:	e0b9      	b.n	8001dae <__aeabi_dsub+0x1ba>
 8001c3a:	2401      	movs	r4, #1
 8001c3c:	4061      	eors	r1, r4
 8001c3e:	468b      	mov	fp, r1
 8001c40:	428d      	cmp	r5, r1
 8001c42:	d100      	bne.n	8001c46 <__aeabi_dsub+0x52>
 8001c44:	e08d      	b.n	8001d62 <__aeabi_dsub+0x16e>
 8001c46:	1ab4      	subs	r4, r6, r2
 8001c48:	46a4      	mov	ip, r4
 8001c4a:	2c00      	cmp	r4, #0
 8001c4c:	dc00      	bgt.n	8001c50 <__aeabi_dsub+0x5c>
 8001c4e:	e0b7      	b.n	8001dc0 <__aeabi_dsub+0x1cc>
 8001c50:	2a00      	cmp	r2, #0
 8001c52:	d100      	bne.n	8001c56 <__aeabi_dsub+0x62>
 8001c54:	e0cb      	b.n	8001dee <__aeabi_dsub+0x1fa>
 8001c56:	4ac1      	ldr	r2, [pc, #772]	; (8001f5c <__aeabi_dsub+0x368>)
 8001c58:	4296      	cmp	r6, r2
 8001c5a:	d100      	bne.n	8001c5e <__aeabi_dsub+0x6a>
 8001c5c:	e186      	b.n	8001f6c <__aeabi_dsub+0x378>
 8001c5e:	2280      	movs	r2, #128	; 0x80
 8001c60:	0412      	lsls	r2, r2, #16
 8001c62:	4317      	orrs	r7, r2
 8001c64:	4662      	mov	r2, ip
 8001c66:	2a38      	cmp	r2, #56	; 0x38
 8001c68:	dd00      	ble.n	8001c6c <__aeabi_dsub+0x78>
 8001c6a:	e1a4      	b.n	8001fb6 <__aeabi_dsub+0x3c2>
 8001c6c:	2a1f      	cmp	r2, #31
 8001c6e:	dd00      	ble.n	8001c72 <__aeabi_dsub+0x7e>
 8001c70:	e21d      	b.n	80020ae <__aeabi_dsub+0x4ba>
 8001c72:	4661      	mov	r1, ip
 8001c74:	2220      	movs	r2, #32
 8001c76:	003c      	movs	r4, r7
 8001c78:	1a52      	subs	r2, r2, r1
 8001c7a:	0001      	movs	r1, r0
 8001c7c:	4090      	lsls	r0, r2
 8001c7e:	4094      	lsls	r4, r2
 8001c80:	1e42      	subs	r2, r0, #1
 8001c82:	4190      	sbcs	r0, r2
 8001c84:	4662      	mov	r2, ip
 8001c86:	46a0      	mov	r8, r4
 8001c88:	4664      	mov	r4, ip
 8001c8a:	40d7      	lsrs	r7, r2
 8001c8c:	464a      	mov	r2, r9
 8001c8e:	40e1      	lsrs	r1, r4
 8001c90:	4644      	mov	r4, r8
 8001c92:	1bd2      	subs	r2, r2, r7
 8001c94:	4691      	mov	r9, r2
 8001c96:	430c      	orrs	r4, r1
 8001c98:	4304      	orrs	r4, r0
 8001c9a:	1b1c      	subs	r4, r3, r4
 8001c9c:	42a3      	cmp	r3, r4
 8001c9e:	4192      	sbcs	r2, r2
 8001ca0:	464b      	mov	r3, r9
 8001ca2:	4252      	negs	r2, r2
 8001ca4:	1a9b      	subs	r3, r3, r2
 8001ca6:	469a      	mov	sl, r3
 8001ca8:	4653      	mov	r3, sl
 8001caa:	021b      	lsls	r3, r3, #8
 8001cac:	d400      	bmi.n	8001cb0 <__aeabi_dsub+0xbc>
 8001cae:	e12b      	b.n	8001f08 <__aeabi_dsub+0x314>
 8001cb0:	4653      	mov	r3, sl
 8001cb2:	025a      	lsls	r2, r3, #9
 8001cb4:	0a53      	lsrs	r3, r2, #9
 8001cb6:	469a      	mov	sl, r3
 8001cb8:	4653      	mov	r3, sl
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d100      	bne.n	8001cc0 <__aeabi_dsub+0xcc>
 8001cbe:	e166      	b.n	8001f8e <__aeabi_dsub+0x39a>
 8001cc0:	4650      	mov	r0, sl
 8001cc2:	f000 fc91 	bl	80025e8 <__clzsi2>
 8001cc6:	0003      	movs	r3, r0
 8001cc8:	3b08      	subs	r3, #8
 8001cca:	2220      	movs	r2, #32
 8001ccc:	0020      	movs	r0, r4
 8001cce:	1ad2      	subs	r2, r2, r3
 8001cd0:	4651      	mov	r1, sl
 8001cd2:	40d0      	lsrs	r0, r2
 8001cd4:	4099      	lsls	r1, r3
 8001cd6:	0002      	movs	r2, r0
 8001cd8:	409c      	lsls	r4, r3
 8001cda:	430a      	orrs	r2, r1
 8001cdc:	429e      	cmp	r6, r3
 8001cde:	dd00      	ble.n	8001ce2 <__aeabi_dsub+0xee>
 8001ce0:	e164      	b.n	8001fac <__aeabi_dsub+0x3b8>
 8001ce2:	1b9b      	subs	r3, r3, r6
 8001ce4:	1c59      	adds	r1, r3, #1
 8001ce6:	291f      	cmp	r1, #31
 8001ce8:	dd00      	ble.n	8001cec <__aeabi_dsub+0xf8>
 8001cea:	e0fe      	b.n	8001eea <__aeabi_dsub+0x2f6>
 8001cec:	2320      	movs	r3, #32
 8001cee:	0010      	movs	r0, r2
 8001cf0:	0026      	movs	r6, r4
 8001cf2:	1a5b      	subs	r3, r3, r1
 8001cf4:	409c      	lsls	r4, r3
 8001cf6:	4098      	lsls	r0, r3
 8001cf8:	40ce      	lsrs	r6, r1
 8001cfa:	40ca      	lsrs	r2, r1
 8001cfc:	1e63      	subs	r3, r4, #1
 8001cfe:	419c      	sbcs	r4, r3
 8001d00:	4330      	orrs	r0, r6
 8001d02:	4692      	mov	sl, r2
 8001d04:	2600      	movs	r6, #0
 8001d06:	4304      	orrs	r4, r0
 8001d08:	0763      	lsls	r3, r4, #29
 8001d0a:	d009      	beq.n	8001d20 <__aeabi_dsub+0x12c>
 8001d0c:	230f      	movs	r3, #15
 8001d0e:	4023      	ands	r3, r4
 8001d10:	2b04      	cmp	r3, #4
 8001d12:	d005      	beq.n	8001d20 <__aeabi_dsub+0x12c>
 8001d14:	1d23      	adds	r3, r4, #4
 8001d16:	42a3      	cmp	r3, r4
 8001d18:	41a4      	sbcs	r4, r4
 8001d1a:	4264      	negs	r4, r4
 8001d1c:	44a2      	add	sl, r4
 8001d1e:	001c      	movs	r4, r3
 8001d20:	4653      	mov	r3, sl
 8001d22:	021b      	lsls	r3, r3, #8
 8001d24:	d400      	bmi.n	8001d28 <__aeabi_dsub+0x134>
 8001d26:	e0f2      	b.n	8001f0e <__aeabi_dsub+0x31a>
 8001d28:	4b8c      	ldr	r3, [pc, #560]	; (8001f5c <__aeabi_dsub+0x368>)
 8001d2a:	3601      	adds	r6, #1
 8001d2c:	429e      	cmp	r6, r3
 8001d2e:	d100      	bne.n	8001d32 <__aeabi_dsub+0x13e>
 8001d30:	e10f      	b.n	8001f52 <__aeabi_dsub+0x35e>
 8001d32:	4653      	mov	r3, sl
 8001d34:	498a      	ldr	r1, [pc, #552]	; (8001f60 <__aeabi_dsub+0x36c>)
 8001d36:	08e4      	lsrs	r4, r4, #3
 8001d38:	400b      	ands	r3, r1
 8001d3a:	0019      	movs	r1, r3
 8001d3c:	075b      	lsls	r3, r3, #29
 8001d3e:	4323      	orrs	r3, r4
 8001d40:	0572      	lsls	r2, r6, #21
 8001d42:	024c      	lsls	r4, r1, #9
 8001d44:	0b24      	lsrs	r4, r4, #12
 8001d46:	0d52      	lsrs	r2, r2, #21
 8001d48:	0512      	lsls	r2, r2, #20
 8001d4a:	4322      	orrs	r2, r4
 8001d4c:	07ed      	lsls	r5, r5, #31
 8001d4e:	432a      	orrs	r2, r5
 8001d50:	0018      	movs	r0, r3
 8001d52:	0011      	movs	r1, r2
 8001d54:	b003      	add	sp, #12
 8001d56:	bcf0      	pop	{r4, r5, r6, r7}
 8001d58:	46bb      	mov	fp, r7
 8001d5a:	46b2      	mov	sl, r6
 8001d5c:	46a9      	mov	r9, r5
 8001d5e:	46a0      	mov	r8, r4
 8001d60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d62:	1ab4      	subs	r4, r6, r2
 8001d64:	46a4      	mov	ip, r4
 8001d66:	2c00      	cmp	r4, #0
 8001d68:	dd59      	ble.n	8001e1e <__aeabi_dsub+0x22a>
 8001d6a:	2a00      	cmp	r2, #0
 8001d6c:	d100      	bne.n	8001d70 <__aeabi_dsub+0x17c>
 8001d6e:	e0b0      	b.n	8001ed2 <__aeabi_dsub+0x2de>
 8001d70:	4556      	cmp	r6, sl
 8001d72:	d100      	bne.n	8001d76 <__aeabi_dsub+0x182>
 8001d74:	e0fa      	b.n	8001f6c <__aeabi_dsub+0x378>
 8001d76:	2280      	movs	r2, #128	; 0x80
 8001d78:	0412      	lsls	r2, r2, #16
 8001d7a:	4317      	orrs	r7, r2
 8001d7c:	4662      	mov	r2, ip
 8001d7e:	2a38      	cmp	r2, #56	; 0x38
 8001d80:	dd00      	ble.n	8001d84 <__aeabi_dsub+0x190>
 8001d82:	e0d4      	b.n	8001f2e <__aeabi_dsub+0x33a>
 8001d84:	2a1f      	cmp	r2, #31
 8001d86:	dc00      	bgt.n	8001d8a <__aeabi_dsub+0x196>
 8001d88:	e1c0      	b.n	800210c <__aeabi_dsub+0x518>
 8001d8a:	0039      	movs	r1, r7
 8001d8c:	3a20      	subs	r2, #32
 8001d8e:	40d1      	lsrs	r1, r2
 8001d90:	4662      	mov	r2, ip
 8001d92:	2a20      	cmp	r2, #32
 8001d94:	d006      	beq.n	8001da4 <__aeabi_dsub+0x1b0>
 8001d96:	4664      	mov	r4, ip
 8001d98:	2240      	movs	r2, #64	; 0x40
 8001d9a:	1b12      	subs	r2, r2, r4
 8001d9c:	003c      	movs	r4, r7
 8001d9e:	4094      	lsls	r4, r2
 8001da0:	4304      	orrs	r4, r0
 8001da2:	9401      	str	r4, [sp, #4]
 8001da4:	9c01      	ldr	r4, [sp, #4]
 8001da6:	1e62      	subs	r2, r4, #1
 8001da8:	4194      	sbcs	r4, r2
 8001daa:	430c      	orrs	r4, r1
 8001dac:	e0c3      	b.n	8001f36 <__aeabi_dsub+0x342>
 8001dae:	003c      	movs	r4, r7
 8001db0:	4304      	orrs	r4, r0
 8001db2:	d02b      	beq.n	8001e0c <__aeabi_dsub+0x218>
 8001db4:	468b      	mov	fp, r1
 8001db6:	428d      	cmp	r5, r1
 8001db8:	d02e      	beq.n	8001e18 <__aeabi_dsub+0x224>
 8001dba:	4c6a      	ldr	r4, [pc, #424]	; (8001f64 <__aeabi_dsub+0x370>)
 8001dbc:	46a4      	mov	ip, r4
 8001dbe:	44b4      	add	ip, r6
 8001dc0:	4664      	mov	r4, ip
 8001dc2:	2c00      	cmp	r4, #0
 8001dc4:	d05f      	beq.n	8001e86 <__aeabi_dsub+0x292>
 8001dc6:	1b94      	subs	r4, r2, r6
 8001dc8:	46a4      	mov	ip, r4
 8001dca:	2e00      	cmp	r6, #0
 8001dcc:	d000      	beq.n	8001dd0 <__aeabi_dsub+0x1dc>
 8001dce:	e120      	b.n	8002012 <__aeabi_dsub+0x41e>
 8001dd0:	464c      	mov	r4, r9
 8001dd2:	431c      	orrs	r4, r3
 8001dd4:	d100      	bne.n	8001dd8 <__aeabi_dsub+0x1e4>
 8001dd6:	e1c7      	b.n	8002168 <__aeabi_dsub+0x574>
 8001dd8:	4661      	mov	r1, ip
 8001dda:	1e4c      	subs	r4, r1, #1
 8001ddc:	2901      	cmp	r1, #1
 8001dde:	d100      	bne.n	8001de2 <__aeabi_dsub+0x1ee>
 8001de0:	e223      	b.n	800222a <__aeabi_dsub+0x636>
 8001de2:	4d5e      	ldr	r5, [pc, #376]	; (8001f5c <__aeabi_dsub+0x368>)
 8001de4:	45ac      	cmp	ip, r5
 8001de6:	d100      	bne.n	8001dea <__aeabi_dsub+0x1f6>
 8001de8:	e1d8      	b.n	800219c <__aeabi_dsub+0x5a8>
 8001dea:	46a4      	mov	ip, r4
 8001dec:	e11a      	b.n	8002024 <__aeabi_dsub+0x430>
 8001dee:	003a      	movs	r2, r7
 8001df0:	4302      	orrs	r2, r0
 8001df2:	d100      	bne.n	8001df6 <__aeabi_dsub+0x202>
 8001df4:	e0e4      	b.n	8001fc0 <__aeabi_dsub+0x3cc>
 8001df6:	0022      	movs	r2, r4
 8001df8:	3a01      	subs	r2, #1
 8001dfa:	2c01      	cmp	r4, #1
 8001dfc:	d100      	bne.n	8001e00 <__aeabi_dsub+0x20c>
 8001dfe:	e1c3      	b.n	8002188 <__aeabi_dsub+0x594>
 8001e00:	4956      	ldr	r1, [pc, #344]	; (8001f5c <__aeabi_dsub+0x368>)
 8001e02:	428c      	cmp	r4, r1
 8001e04:	d100      	bne.n	8001e08 <__aeabi_dsub+0x214>
 8001e06:	e0b1      	b.n	8001f6c <__aeabi_dsub+0x378>
 8001e08:	4694      	mov	ip, r2
 8001e0a:	e72b      	b.n	8001c64 <__aeabi_dsub+0x70>
 8001e0c:	2401      	movs	r4, #1
 8001e0e:	4061      	eors	r1, r4
 8001e10:	468b      	mov	fp, r1
 8001e12:	428d      	cmp	r5, r1
 8001e14:	d000      	beq.n	8001e18 <__aeabi_dsub+0x224>
 8001e16:	e716      	b.n	8001c46 <__aeabi_dsub+0x52>
 8001e18:	4952      	ldr	r1, [pc, #328]	; (8001f64 <__aeabi_dsub+0x370>)
 8001e1a:	468c      	mov	ip, r1
 8001e1c:	44b4      	add	ip, r6
 8001e1e:	4664      	mov	r4, ip
 8001e20:	2c00      	cmp	r4, #0
 8001e22:	d100      	bne.n	8001e26 <__aeabi_dsub+0x232>
 8001e24:	e0d3      	b.n	8001fce <__aeabi_dsub+0x3da>
 8001e26:	1b91      	subs	r1, r2, r6
 8001e28:	468c      	mov	ip, r1
 8001e2a:	2e00      	cmp	r6, #0
 8001e2c:	d100      	bne.n	8001e30 <__aeabi_dsub+0x23c>
 8001e2e:	e15e      	b.n	80020ee <__aeabi_dsub+0x4fa>
 8001e30:	494a      	ldr	r1, [pc, #296]	; (8001f5c <__aeabi_dsub+0x368>)
 8001e32:	428a      	cmp	r2, r1
 8001e34:	d100      	bne.n	8001e38 <__aeabi_dsub+0x244>
 8001e36:	e1be      	b.n	80021b6 <__aeabi_dsub+0x5c2>
 8001e38:	2180      	movs	r1, #128	; 0x80
 8001e3a:	464c      	mov	r4, r9
 8001e3c:	0409      	lsls	r1, r1, #16
 8001e3e:	430c      	orrs	r4, r1
 8001e40:	46a1      	mov	r9, r4
 8001e42:	4661      	mov	r1, ip
 8001e44:	2938      	cmp	r1, #56	; 0x38
 8001e46:	dd00      	ble.n	8001e4a <__aeabi_dsub+0x256>
 8001e48:	e1ba      	b.n	80021c0 <__aeabi_dsub+0x5cc>
 8001e4a:	291f      	cmp	r1, #31
 8001e4c:	dd00      	ble.n	8001e50 <__aeabi_dsub+0x25c>
 8001e4e:	e227      	b.n	80022a0 <__aeabi_dsub+0x6ac>
 8001e50:	2420      	movs	r4, #32
 8001e52:	1a64      	subs	r4, r4, r1
 8001e54:	4649      	mov	r1, r9
 8001e56:	40a1      	lsls	r1, r4
 8001e58:	001e      	movs	r6, r3
 8001e5a:	4688      	mov	r8, r1
 8001e5c:	4661      	mov	r1, ip
 8001e5e:	40a3      	lsls	r3, r4
 8001e60:	40ce      	lsrs	r6, r1
 8001e62:	4641      	mov	r1, r8
 8001e64:	1e5c      	subs	r4, r3, #1
 8001e66:	41a3      	sbcs	r3, r4
 8001e68:	4331      	orrs	r1, r6
 8001e6a:	4319      	orrs	r1, r3
 8001e6c:	000c      	movs	r4, r1
 8001e6e:	4663      	mov	r3, ip
 8001e70:	4649      	mov	r1, r9
 8001e72:	40d9      	lsrs	r1, r3
 8001e74:	187f      	adds	r7, r7, r1
 8001e76:	1824      	adds	r4, r4, r0
 8001e78:	4284      	cmp	r4, r0
 8001e7a:	419b      	sbcs	r3, r3
 8001e7c:	425b      	negs	r3, r3
 8001e7e:	469a      	mov	sl, r3
 8001e80:	0016      	movs	r6, r2
 8001e82:	44ba      	add	sl, r7
 8001e84:	e05d      	b.n	8001f42 <__aeabi_dsub+0x34e>
 8001e86:	4c38      	ldr	r4, [pc, #224]	; (8001f68 <__aeabi_dsub+0x374>)
 8001e88:	1c72      	adds	r2, r6, #1
 8001e8a:	4222      	tst	r2, r4
 8001e8c:	d000      	beq.n	8001e90 <__aeabi_dsub+0x29c>
 8001e8e:	e0df      	b.n	8002050 <__aeabi_dsub+0x45c>
 8001e90:	464a      	mov	r2, r9
 8001e92:	431a      	orrs	r2, r3
 8001e94:	2e00      	cmp	r6, #0
 8001e96:	d000      	beq.n	8001e9a <__aeabi_dsub+0x2a6>
 8001e98:	e15c      	b.n	8002154 <__aeabi_dsub+0x560>
 8001e9a:	2a00      	cmp	r2, #0
 8001e9c:	d100      	bne.n	8001ea0 <__aeabi_dsub+0x2ac>
 8001e9e:	e1cf      	b.n	8002240 <__aeabi_dsub+0x64c>
 8001ea0:	003a      	movs	r2, r7
 8001ea2:	4302      	orrs	r2, r0
 8001ea4:	d100      	bne.n	8001ea8 <__aeabi_dsub+0x2b4>
 8001ea6:	e17f      	b.n	80021a8 <__aeabi_dsub+0x5b4>
 8001ea8:	1a1c      	subs	r4, r3, r0
 8001eaa:	464a      	mov	r2, r9
 8001eac:	42a3      	cmp	r3, r4
 8001eae:	4189      	sbcs	r1, r1
 8001eb0:	1bd2      	subs	r2, r2, r7
 8001eb2:	4249      	negs	r1, r1
 8001eb4:	1a52      	subs	r2, r2, r1
 8001eb6:	4692      	mov	sl, r2
 8001eb8:	0212      	lsls	r2, r2, #8
 8001eba:	d400      	bmi.n	8001ebe <__aeabi_dsub+0x2ca>
 8001ebc:	e20a      	b.n	80022d4 <__aeabi_dsub+0x6e0>
 8001ebe:	1ac4      	subs	r4, r0, r3
 8001ec0:	42a0      	cmp	r0, r4
 8001ec2:	4180      	sbcs	r0, r0
 8001ec4:	464b      	mov	r3, r9
 8001ec6:	4240      	negs	r0, r0
 8001ec8:	1aff      	subs	r7, r7, r3
 8001eca:	1a3b      	subs	r3, r7, r0
 8001ecc:	469a      	mov	sl, r3
 8001ece:	465d      	mov	r5, fp
 8001ed0:	e71a      	b.n	8001d08 <__aeabi_dsub+0x114>
 8001ed2:	003a      	movs	r2, r7
 8001ed4:	4302      	orrs	r2, r0
 8001ed6:	d073      	beq.n	8001fc0 <__aeabi_dsub+0x3cc>
 8001ed8:	0022      	movs	r2, r4
 8001eda:	3a01      	subs	r2, #1
 8001edc:	2c01      	cmp	r4, #1
 8001ede:	d100      	bne.n	8001ee2 <__aeabi_dsub+0x2ee>
 8001ee0:	e0cb      	b.n	800207a <__aeabi_dsub+0x486>
 8001ee2:	4554      	cmp	r4, sl
 8001ee4:	d042      	beq.n	8001f6c <__aeabi_dsub+0x378>
 8001ee6:	4694      	mov	ip, r2
 8001ee8:	e748      	b.n	8001d7c <__aeabi_dsub+0x188>
 8001eea:	0010      	movs	r0, r2
 8001eec:	3b1f      	subs	r3, #31
 8001eee:	40d8      	lsrs	r0, r3
 8001ef0:	2920      	cmp	r1, #32
 8001ef2:	d003      	beq.n	8001efc <__aeabi_dsub+0x308>
 8001ef4:	2340      	movs	r3, #64	; 0x40
 8001ef6:	1a5b      	subs	r3, r3, r1
 8001ef8:	409a      	lsls	r2, r3
 8001efa:	4314      	orrs	r4, r2
 8001efc:	1e63      	subs	r3, r4, #1
 8001efe:	419c      	sbcs	r4, r3
 8001f00:	2300      	movs	r3, #0
 8001f02:	2600      	movs	r6, #0
 8001f04:	469a      	mov	sl, r3
 8001f06:	4304      	orrs	r4, r0
 8001f08:	0763      	lsls	r3, r4, #29
 8001f0a:	d000      	beq.n	8001f0e <__aeabi_dsub+0x31a>
 8001f0c:	e6fe      	b.n	8001d0c <__aeabi_dsub+0x118>
 8001f0e:	4652      	mov	r2, sl
 8001f10:	08e3      	lsrs	r3, r4, #3
 8001f12:	0752      	lsls	r2, r2, #29
 8001f14:	4313      	orrs	r3, r2
 8001f16:	4652      	mov	r2, sl
 8001f18:	46b4      	mov	ip, r6
 8001f1a:	08d2      	lsrs	r2, r2, #3
 8001f1c:	490f      	ldr	r1, [pc, #60]	; (8001f5c <__aeabi_dsub+0x368>)
 8001f1e:	458c      	cmp	ip, r1
 8001f20:	d02a      	beq.n	8001f78 <__aeabi_dsub+0x384>
 8001f22:	0312      	lsls	r2, r2, #12
 8001f24:	0b14      	lsrs	r4, r2, #12
 8001f26:	4662      	mov	r2, ip
 8001f28:	0552      	lsls	r2, r2, #21
 8001f2a:	0d52      	lsrs	r2, r2, #21
 8001f2c:	e70c      	b.n	8001d48 <__aeabi_dsub+0x154>
 8001f2e:	003c      	movs	r4, r7
 8001f30:	4304      	orrs	r4, r0
 8001f32:	1e62      	subs	r2, r4, #1
 8001f34:	4194      	sbcs	r4, r2
 8001f36:	18e4      	adds	r4, r4, r3
 8001f38:	429c      	cmp	r4, r3
 8001f3a:	4192      	sbcs	r2, r2
 8001f3c:	4252      	negs	r2, r2
 8001f3e:	444a      	add	r2, r9
 8001f40:	4692      	mov	sl, r2
 8001f42:	4653      	mov	r3, sl
 8001f44:	021b      	lsls	r3, r3, #8
 8001f46:	d5df      	bpl.n	8001f08 <__aeabi_dsub+0x314>
 8001f48:	4b04      	ldr	r3, [pc, #16]	; (8001f5c <__aeabi_dsub+0x368>)
 8001f4a:	3601      	adds	r6, #1
 8001f4c:	429e      	cmp	r6, r3
 8001f4e:	d000      	beq.n	8001f52 <__aeabi_dsub+0x35e>
 8001f50:	e0a0      	b.n	8002094 <__aeabi_dsub+0x4a0>
 8001f52:	0032      	movs	r2, r6
 8001f54:	2400      	movs	r4, #0
 8001f56:	2300      	movs	r3, #0
 8001f58:	e6f6      	b.n	8001d48 <__aeabi_dsub+0x154>
 8001f5a:	46c0      	nop			; (mov r8, r8)
 8001f5c:	000007ff 	.word	0x000007ff
 8001f60:	ff7fffff 	.word	0xff7fffff
 8001f64:	fffff801 	.word	0xfffff801
 8001f68:	000007fe 	.word	0x000007fe
 8001f6c:	08db      	lsrs	r3, r3, #3
 8001f6e:	464a      	mov	r2, r9
 8001f70:	0752      	lsls	r2, r2, #29
 8001f72:	4313      	orrs	r3, r2
 8001f74:	464a      	mov	r2, r9
 8001f76:	08d2      	lsrs	r2, r2, #3
 8001f78:	0019      	movs	r1, r3
 8001f7a:	4311      	orrs	r1, r2
 8001f7c:	d100      	bne.n	8001f80 <__aeabi_dsub+0x38c>
 8001f7e:	e1b5      	b.n	80022ec <__aeabi_dsub+0x6f8>
 8001f80:	2480      	movs	r4, #128	; 0x80
 8001f82:	0324      	lsls	r4, r4, #12
 8001f84:	4314      	orrs	r4, r2
 8001f86:	0324      	lsls	r4, r4, #12
 8001f88:	4ad5      	ldr	r2, [pc, #852]	; (80022e0 <__aeabi_dsub+0x6ec>)
 8001f8a:	0b24      	lsrs	r4, r4, #12
 8001f8c:	e6dc      	b.n	8001d48 <__aeabi_dsub+0x154>
 8001f8e:	0020      	movs	r0, r4
 8001f90:	f000 fb2a 	bl	80025e8 <__clzsi2>
 8001f94:	0003      	movs	r3, r0
 8001f96:	3318      	adds	r3, #24
 8001f98:	2b1f      	cmp	r3, #31
 8001f9a:	dc00      	bgt.n	8001f9e <__aeabi_dsub+0x3aa>
 8001f9c:	e695      	b.n	8001cca <__aeabi_dsub+0xd6>
 8001f9e:	0022      	movs	r2, r4
 8001fa0:	3808      	subs	r0, #8
 8001fa2:	4082      	lsls	r2, r0
 8001fa4:	2400      	movs	r4, #0
 8001fa6:	429e      	cmp	r6, r3
 8001fa8:	dc00      	bgt.n	8001fac <__aeabi_dsub+0x3b8>
 8001faa:	e69a      	b.n	8001ce2 <__aeabi_dsub+0xee>
 8001fac:	1af6      	subs	r6, r6, r3
 8001fae:	4bcd      	ldr	r3, [pc, #820]	; (80022e4 <__aeabi_dsub+0x6f0>)
 8001fb0:	401a      	ands	r2, r3
 8001fb2:	4692      	mov	sl, r2
 8001fb4:	e6a8      	b.n	8001d08 <__aeabi_dsub+0x114>
 8001fb6:	003c      	movs	r4, r7
 8001fb8:	4304      	orrs	r4, r0
 8001fba:	1e62      	subs	r2, r4, #1
 8001fbc:	4194      	sbcs	r4, r2
 8001fbe:	e66c      	b.n	8001c9a <__aeabi_dsub+0xa6>
 8001fc0:	464a      	mov	r2, r9
 8001fc2:	08db      	lsrs	r3, r3, #3
 8001fc4:	0752      	lsls	r2, r2, #29
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	464a      	mov	r2, r9
 8001fca:	08d2      	lsrs	r2, r2, #3
 8001fcc:	e7a6      	b.n	8001f1c <__aeabi_dsub+0x328>
 8001fce:	4cc6      	ldr	r4, [pc, #792]	; (80022e8 <__aeabi_dsub+0x6f4>)
 8001fd0:	1c72      	adds	r2, r6, #1
 8001fd2:	4222      	tst	r2, r4
 8001fd4:	d000      	beq.n	8001fd8 <__aeabi_dsub+0x3e4>
 8001fd6:	e0ac      	b.n	8002132 <__aeabi_dsub+0x53e>
 8001fd8:	464a      	mov	r2, r9
 8001fda:	431a      	orrs	r2, r3
 8001fdc:	2e00      	cmp	r6, #0
 8001fde:	d000      	beq.n	8001fe2 <__aeabi_dsub+0x3ee>
 8001fe0:	e105      	b.n	80021ee <__aeabi_dsub+0x5fa>
 8001fe2:	2a00      	cmp	r2, #0
 8001fe4:	d100      	bne.n	8001fe8 <__aeabi_dsub+0x3f4>
 8001fe6:	e156      	b.n	8002296 <__aeabi_dsub+0x6a2>
 8001fe8:	003a      	movs	r2, r7
 8001fea:	4302      	orrs	r2, r0
 8001fec:	d100      	bne.n	8001ff0 <__aeabi_dsub+0x3fc>
 8001fee:	e0db      	b.n	80021a8 <__aeabi_dsub+0x5b4>
 8001ff0:	181c      	adds	r4, r3, r0
 8001ff2:	429c      	cmp	r4, r3
 8001ff4:	419b      	sbcs	r3, r3
 8001ff6:	444f      	add	r7, r9
 8001ff8:	46ba      	mov	sl, r7
 8001ffa:	425b      	negs	r3, r3
 8001ffc:	449a      	add	sl, r3
 8001ffe:	4653      	mov	r3, sl
 8002000:	021b      	lsls	r3, r3, #8
 8002002:	d400      	bmi.n	8002006 <__aeabi_dsub+0x412>
 8002004:	e780      	b.n	8001f08 <__aeabi_dsub+0x314>
 8002006:	4652      	mov	r2, sl
 8002008:	4bb6      	ldr	r3, [pc, #728]	; (80022e4 <__aeabi_dsub+0x6f0>)
 800200a:	2601      	movs	r6, #1
 800200c:	401a      	ands	r2, r3
 800200e:	4692      	mov	sl, r2
 8002010:	e77a      	b.n	8001f08 <__aeabi_dsub+0x314>
 8002012:	4cb3      	ldr	r4, [pc, #716]	; (80022e0 <__aeabi_dsub+0x6ec>)
 8002014:	42a2      	cmp	r2, r4
 8002016:	d100      	bne.n	800201a <__aeabi_dsub+0x426>
 8002018:	e0c0      	b.n	800219c <__aeabi_dsub+0x5a8>
 800201a:	2480      	movs	r4, #128	; 0x80
 800201c:	464d      	mov	r5, r9
 800201e:	0424      	lsls	r4, r4, #16
 8002020:	4325      	orrs	r5, r4
 8002022:	46a9      	mov	r9, r5
 8002024:	4664      	mov	r4, ip
 8002026:	2c38      	cmp	r4, #56	; 0x38
 8002028:	dc53      	bgt.n	80020d2 <__aeabi_dsub+0x4de>
 800202a:	4661      	mov	r1, ip
 800202c:	2c1f      	cmp	r4, #31
 800202e:	dd00      	ble.n	8002032 <__aeabi_dsub+0x43e>
 8002030:	e0cd      	b.n	80021ce <__aeabi_dsub+0x5da>
 8002032:	2520      	movs	r5, #32
 8002034:	001e      	movs	r6, r3
 8002036:	1b2d      	subs	r5, r5, r4
 8002038:	464c      	mov	r4, r9
 800203a:	40ab      	lsls	r3, r5
 800203c:	40ac      	lsls	r4, r5
 800203e:	40ce      	lsrs	r6, r1
 8002040:	1e5d      	subs	r5, r3, #1
 8002042:	41ab      	sbcs	r3, r5
 8002044:	4334      	orrs	r4, r6
 8002046:	4323      	orrs	r3, r4
 8002048:	464c      	mov	r4, r9
 800204a:	40cc      	lsrs	r4, r1
 800204c:	1b3f      	subs	r7, r7, r4
 800204e:	e045      	b.n	80020dc <__aeabi_dsub+0x4e8>
 8002050:	464a      	mov	r2, r9
 8002052:	1a1c      	subs	r4, r3, r0
 8002054:	1bd1      	subs	r1, r2, r7
 8002056:	42a3      	cmp	r3, r4
 8002058:	4192      	sbcs	r2, r2
 800205a:	4252      	negs	r2, r2
 800205c:	4692      	mov	sl, r2
 800205e:	000a      	movs	r2, r1
 8002060:	4651      	mov	r1, sl
 8002062:	1a52      	subs	r2, r2, r1
 8002064:	4692      	mov	sl, r2
 8002066:	0212      	lsls	r2, r2, #8
 8002068:	d500      	bpl.n	800206c <__aeabi_dsub+0x478>
 800206a:	e083      	b.n	8002174 <__aeabi_dsub+0x580>
 800206c:	4653      	mov	r3, sl
 800206e:	4323      	orrs	r3, r4
 8002070:	d000      	beq.n	8002074 <__aeabi_dsub+0x480>
 8002072:	e621      	b.n	8001cb8 <__aeabi_dsub+0xc4>
 8002074:	2200      	movs	r2, #0
 8002076:	2500      	movs	r5, #0
 8002078:	e753      	b.n	8001f22 <__aeabi_dsub+0x32e>
 800207a:	181c      	adds	r4, r3, r0
 800207c:	429c      	cmp	r4, r3
 800207e:	419b      	sbcs	r3, r3
 8002080:	444f      	add	r7, r9
 8002082:	46ba      	mov	sl, r7
 8002084:	425b      	negs	r3, r3
 8002086:	449a      	add	sl, r3
 8002088:	4653      	mov	r3, sl
 800208a:	2601      	movs	r6, #1
 800208c:	021b      	lsls	r3, r3, #8
 800208e:	d400      	bmi.n	8002092 <__aeabi_dsub+0x49e>
 8002090:	e73a      	b.n	8001f08 <__aeabi_dsub+0x314>
 8002092:	2602      	movs	r6, #2
 8002094:	4652      	mov	r2, sl
 8002096:	4b93      	ldr	r3, [pc, #588]	; (80022e4 <__aeabi_dsub+0x6f0>)
 8002098:	2101      	movs	r1, #1
 800209a:	401a      	ands	r2, r3
 800209c:	0013      	movs	r3, r2
 800209e:	4021      	ands	r1, r4
 80020a0:	0862      	lsrs	r2, r4, #1
 80020a2:	430a      	orrs	r2, r1
 80020a4:	07dc      	lsls	r4, r3, #31
 80020a6:	085b      	lsrs	r3, r3, #1
 80020a8:	469a      	mov	sl, r3
 80020aa:	4314      	orrs	r4, r2
 80020ac:	e62c      	b.n	8001d08 <__aeabi_dsub+0x114>
 80020ae:	0039      	movs	r1, r7
 80020b0:	3a20      	subs	r2, #32
 80020b2:	40d1      	lsrs	r1, r2
 80020b4:	4662      	mov	r2, ip
 80020b6:	2a20      	cmp	r2, #32
 80020b8:	d006      	beq.n	80020c8 <__aeabi_dsub+0x4d4>
 80020ba:	4664      	mov	r4, ip
 80020bc:	2240      	movs	r2, #64	; 0x40
 80020be:	1b12      	subs	r2, r2, r4
 80020c0:	003c      	movs	r4, r7
 80020c2:	4094      	lsls	r4, r2
 80020c4:	4304      	orrs	r4, r0
 80020c6:	9401      	str	r4, [sp, #4]
 80020c8:	9c01      	ldr	r4, [sp, #4]
 80020ca:	1e62      	subs	r2, r4, #1
 80020cc:	4194      	sbcs	r4, r2
 80020ce:	430c      	orrs	r4, r1
 80020d0:	e5e3      	b.n	8001c9a <__aeabi_dsub+0xa6>
 80020d2:	4649      	mov	r1, r9
 80020d4:	4319      	orrs	r1, r3
 80020d6:	000b      	movs	r3, r1
 80020d8:	1e5c      	subs	r4, r3, #1
 80020da:	41a3      	sbcs	r3, r4
 80020dc:	1ac4      	subs	r4, r0, r3
 80020de:	42a0      	cmp	r0, r4
 80020e0:	419b      	sbcs	r3, r3
 80020e2:	425b      	negs	r3, r3
 80020e4:	1afb      	subs	r3, r7, r3
 80020e6:	469a      	mov	sl, r3
 80020e8:	465d      	mov	r5, fp
 80020ea:	0016      	movs	r6, r2
 80020ec:	e5dc      	b.n	8001ca8 <__aeabi_dsub+0xb4>
 80020ee:	4649      	mov	r1, r9
 80020f0:	4319      	orrs	r1, r3
 80020f2:	d100      	bne.n	80020f6 <__aeabi_dsub+0x502>
 80020f4:	e0ae      	b.n	8002254 <__aeabi_dsub+0x660>
 80020f6:	4661      	mov	r1, ip
 80020f8:	4664      	mov	r4, ip
 80020fa:	3901      	subs	r1, #1
 80020fc:	2c01      	cmp	r4, #1
 80020fe:	d100      	bne.n	8002102 <__aeabi_dsub+0x50e>
 8002100:	e0e0      	b.n	80022c4 <__aeabi_dsub+0x6d0>
 8002102:	4c77      	ldr	r4, [pc, #476]	; (80022e0 <__aeabi_dsub+0x6ec>)
 8002104:	45a4      	cmp	ip, r4
 8002106:	d056      	beq.n	80021b6 <__aeabi_dsub+0x5c2>
 8002108:	468c      	mov	ip, r1
 800210a:	e69a      	b.n	8001e42 <__aeabi_dsub+0x24e>
 800210c:	4661      	mov	r1, ip
 800210e:	2220      	movs	r2, #32
 8002110:	003c      	movs	r4, r7
 8002112:	1a52      	subs	r2, r2, r1
 8002114:	4094      	lsls	r4, r2
 8002116:	0001      	movs	r1, r0
 8002118:	4090      	lsls	r0, r2
 800211a:	46a0      	mov	r8, r4
 800211c:	4664      	mov	r4, ip
 800211e:	1e42      	subs	r2, r0, #1
 8002120:	4190      	sbcs	r0, r2
 8002122:	4662      	mov	r2, ip
 8002124:	40e1      	lsrs	r1, r4
 8002126:	4644      	mov	r4, r8
 8002128:	40d7      	lsrs	r7, r2
 800212a:	430c      	orrs	r4, r1
 800212c:	4304      	orrs	r4, r0
 800212e:	44b9      	add	r9, r7
 8002130:	e701      	b.n	8001f36 <__aeabi_dsub+0x342>
 8002132:	496b      	ldr	r1, [pc, #428]	; (80022e0 <__aeabi_dsub+0x6ec>)
 8002134:	428a      	cmp	r2, r1
 8002136:	d100      	bne.n	800213a <__aeabi_dsub+0x546>
 8002138:	e70c      	b.n	8001f54 <__aeabi_dsub+0x360>
 800213a:	1818      	adds	r0, r3, r0
 800213c:	4298      	cmp	r0, r3
 800213e:	419b      	sbcs	r3, r3
 8002140:	444f      	add	r7, r9
 8002142:	425b      	negs	r3, r3
 8002144:	18fb      	adds	r3, r7, r3
 8002146:	07dc      	lsls	r4, r3, #31
 8002148:	0840      	lsrs	r0, r0, #1
 800214a:	085b      	lsrs	r3, r3, #1
 800214c:	469a      	mov	sl, r3
 800214e:	0016      	movs	r6, r2
 8002150:	4304      	orrs	r4, r0
 8002152:	e6d9      	b.n	8001f08 <__aeabi_dsub+0x314>
 8002154:	2a00      	cmp	r2, #0
 8002156:	d000      	beq.n	800215a <__aeabi_dsub+0x566>
 8002158:	e081      	b.n	800225e <__aeabi_dsub+0x66a>
 800215a:	003b      	movs	r3, r7
 800215c:	4303      	orrs	r3, r0
 800215e:	d11d      	bne.n	800219c <__aeabi_dsub+0x5a8>
 8002160:	2280      	movs	r2, #128	; 0x80
 8002162:	2500      	movs	r5, #0
 8002164:	0312      	lsls	r2, r2, #12
 8002166:	e70b      	b.n	8001f80 <__aeabi_dsub+0x38c>
 8002168:	08c0      	lsrs	r0, r0, #3
 800216a:	077b      	lsls	r3, r7, #29
 800216c:	465d      	mov	r5, fp
 800216e:	4303      	orrs	r3, r0
 8002170:	08fa      	lsrs	r2, r7, #3
 8002172:	e6d3      	b.n	8001f1c <__aeabi_dsub+0x328>
 8002174:	1ac4      	subs	r4, r0, r3
 8002176:	42a0      	cmp	r0, r4
 8002178:	4180      	sbcs	r0, r0
 800217a:	464b      	mov	r3, r9
 800217c:	4240      	negs	r0, r0
 800217e:	1aff      	subs	r7, r7, r3
 8002180:	1a3b      	subs	r3, r7, r0
 8002182:	469a      	mov	sl, r3
 8002184:	465d      	mov	r5, fp
 8002186:	e597      	b.n	8001cb8 <__aeabi_dsub+0xc4>
 8002188:	1a1c      	subs	r4, r3, r0
 800218a:	464a      	mov	r2, r9
 800218c:	42a3      	cmp	r3, r4
 800218e:	419b      	sbcs	r3, r3
 8002190:	1bd7      	subs	r7, r2, r7
 8002192:	425b      	negs	r3, r3
 8002194:	1afb      	subs	r3, r7, r3
 8002196:	469a      	mov	sl, r3
 8002198:	2601      	movs	r6, #1
 800219a:	e585      	b.n	8001ca8 <__aeabi_dsub+0xb4>
 800219c:	08c0      	lsrs	r0, r0, #3
 800219e:	077b      	lsls	r3, r7, #29
 80021a0:	465d      	mov	r5, fp
 80021a2:	4303      	orrs	r3, r0
 80021a4:	08fa      	lsrs	r2, r7, #3
 80021a6:	e6e7      	b.n	8001f78 <__aeabi_dsub+0x384>
 80021a8:	464a      	mov	r2, r9
 80021aa:	08db      	lsrs	r3, r3, #3
 80021ac:	0752      	lsls	r2, r2, #29
 80021ae:	4313      	orrs	r3, r2
 80021b0:	464a      	mov	r2, r9
 80021b2:	08d2      	lsrs	r2, r2, #3
 80021b4:	e6b5      	b.n	8001f22 <__aeabi_dsub+0x32e>
 80021b6:	08c0      	lsrs	r0, r0, #3
 80021b8:	077b      	lsls	r3, r7, #29
 80021ba:	4303      	orrs	r3, r0
 80021bc:	08fa      	lsrs	r2, r7, #3
 80021be:	e6db      	b.n	8001f78 <__aeabi_dsub+0x384>
 80021c0:	4649      	mov	r1, r9
 80021c2:	4319      	orrs	r1, r3
 80021c4:	000b      	movs	r3, r1
 80021c6:	1e59      	subs	r1, r3, #1
 80021c8:	418b      	sbcs	r3, r1
 80021ca:	001c      	movs	r4, r3
 80021cc:	e653      	b.n	8001e76 <__aeabi_dsub+0x282>
 80021ce:	464d      	mov	r5, r9
 80021d0:	3c20      	subs	r4, #32
 80021d2:	40e5      	lsrs	r5, r4
 80021d4:	2920      	cmp	r1, #32
 80021d6:	d005      	beq.n	80021e4 <__aeabi_dsub+0x5f0>
 80021d8:	2440      	movs	r4, #64	; 0x40
 80021da:	1a64      	subs	r4, r4, r1
 80021dc:	4649      	mov	r1, r9
 80021de:	40a1      	lsls	r1, r4
 80021e0:	430b      	orrs	r3, r1
 80021e2:	4698      	mov	r8, r3
 80021e4:	4643      	mov	r3, r8
 80021e6:	1e5c      	subs	r4, r3, #1
 80021e8:	41a3      	sbcs	r3, r4
 80021ea:	432b      	orrs	r3, r5
 80021ec:	e776      	b.n	80020dc <__aeabi_dsub+0x4e8>
 80021ee:	2a00      	cmp	r2, #0
 80021f0:	d0e1      	beq.n	80021b6 <__aeabi_dsub+0x5c2>
 80021f2:	003a      	movs	r2, r7
 80021f4:	08db      	lsrs	r3, r3, #3
 80021f6:	4302      	orrs	r2, r0
 80021f8:	d100      	bne.n	80021fc <__aeabi_dsub+0x608>
 80021fa:	e6b8      	b.n	8001f6e <__aeabi_dsub+0x37a>
 80021fc:	464a      	mov	r2, r9
 80021fe:	0752      	lsls	r2, r2, #29
 8002200:	2480      	movs	r4, #128	; 0x80
 8002202:	4313      	orrs	r3, r2
 8002204:	464a      	mov	r2, r9
 8002206:	0324      	lsls	r4, r4, #12
 8002208:	08d2      	lsrs	r2, r2, #3
 800220a:	4222      	tst	r2, r4
 800220c:	d007      	beq.n	800221e <__aeabi_dsub+0x62a>
 800220e:	08fe      	lsrs	r6, r7, #3
 8002210:	4226      	tst	r6, r4
 8002212:	d104      	bne.n	800221e <__aeabi_dsub+0x62a>
 8002214:	465d      	mov	r5, fp
 8002216:	0032      	movs	r2, r6
 8002218:	08c3      	lsrs	r3, r0, #3
 800221a:	077f      	lsls	r7, r7, #29
 800221c:	433b      	orrs	r3, r7
 800221e:	0f59      	lsrs	r1, r3, #29
 8002220:	00db      	lsls	r3, r3, #3
 8002222:	0749      	lsls	r1, r1, #29
 8002224:	08db      	lsrs	r3, r3, #3
 8002226:	430b      	orrs	r3, r1
 8002228:	e6a6      	b.n	8001f78 <__aeabi_dsub+0x384>
 800222a:	1ac4      	subs	r4, r0, r3
 800222c:	42a0      	cmp	r0, r4
 800222e:	4180      	sbcs	r0, r0
 8002230:	464b      	mov	r3, r9
 8002232:	4240      	negs	r0, r0
 8002234:	1aff      	subs	r7, r7, r3
 8002236:	1a3b      	subs	r3, r7, r0
 8002238:	469a      	mov	sl, r3
 800223a:	465d      	mov	r5, fp
 800223c:	2601      	movs	r6, #1
 800223e:	e533      	b.n	8001ca8 <__aeabi_dsub+0xb4>
 8002240:	003b      	movs	r3, r7
 8002242:	4303      	orrs	r3, r0
 8002244:	d100      	bne.n	8002248 <__aeabi_dsub+0x654>
 8002246:	e715      	b.n	8002074 <__aeabi_dsub+0x480>
 8002248:	08c0      	lsrs	r0, r0, #3
 800224a:	077b      	lsls	r3, r7, #29
 800224c:	465d      	mov	r5, fp
 800224e:	4303      	orrs	r3, r0
 8002250:	08fa      	lsrs	r2, r7, #3
 8002252:	e666      	b.n	8001f22 <__aeabi_dsub+0x32e>
 8002254:	08c0      	lsrs	r0, r0, #3
 8002256:	077b      	lsls	r3, r7, #29
 8002258:	4303      	orrs	r3, r0
 800225a:	08fa      	lsrs	r2, r7, #3
 800225c:	e65e      	b.n	8001f1c <__aeabi_dsub+0x328>
 800225e:	003a      	movs	r2, r7
 8002260:	08db      	lsrs	r3, r3, #3
 8002262:	4302      	orrs	r2, r0
 8002264:	d100      	bne.n	8002268 <__aeabi_dsub+0x674>
 8002266:	e682      	b.n	8001f6e <__aeabi_dsub+0x37a>
 8002268:	464a      	mov	r2, r9
 800226a:	0752      	lsls	r2, r2, #29
 800226c:	2480      	movs	r4, #128	; 0x80
 800226e:	4313      	orrs	r3, r2
 8002270:	464a      	mov	r2, r9
 8002272:	0324      	lsls	r4, r4, #12
 8002274:	08d2      	lsrs	r2, r2, #3
 8002276:	4222      	tst	r2, r4
 8002278:	d007      	beq.n	800228a <__aeabi_dsub+0x696>
 800227a:	08fe      	lsrs	r6, r7, #3
 800227c:	4226      	tst	r6, r4
 800227e:	d104      	bne.n	800228a <__aeabi_dsub+0x696>
 8002280:	465d      	mov	r5, fp
 8002282:	0032      	movs	r2, r6
 8002284:	08c3      	lsrs	r3, r0, #3
 8002286:	077f      	lsls	r7, r7, #29
 8002288:	433b      	orrs	r3, r7
 800228a:	0f59      	lsrs	r1, r3, #29
 800228c:	00db      	lsls	r3, r3, #3
 800228e:	08db      	lsrs	r3, r3, #3
 8002290:	0749      	lsls	r1, r1, #29
 8002292:	430b      	orrs	r3, r1
 8002294:	e670      	b.n	8001f78 <__aeabi_dsub+0x384>
 8002296:	08c0      	lsrs	r0, r0, #3
 8002298:	077b      	lsls	r3, r7, #29
 800229a:	4303      	orrs	r3, r0
 800229c:	08fa      	lsrs	r2, r7, #3
 800229e:	e640      	b.n	8001f22 <__aeabi_dsub+0x32e>
 80022a0:	464c      	mov	r4, r9
 80022a2:	3920      	subs	r1, #32
 80022a4:	40cc      	lsrs	r4, r1
 80022a6:	4661      	mov	r1, ip
 80022a8:	2920      	cmp	r1, #32
 80022aa:	d006      	beq.n	80022ba <__aeabi_dsub+0x6c6>
 80022ac:	4666      	mov	r6, ip
 80022ae:	2140      	movs	r1, #64	; 0x40
 80022b0:	1b89      	subs	r1, r1, r6
 80022b2:	464e      	mov	r6, r9
 80022b4:	408e      	lsls	r6, r1
 80022b6:	4333      	orrs	r3, r6
 80022b8:	4698      	mov	r8, r3
 80022ba:	4643      	mov	r3, r8
 80022bc:	1e59      	subs	r1, r3, #1
 80022be:	418b      	sbcs	r3, r1
 80022c0:	431c      	orrs	r4, r3
 80022c2:	e5d8      	b.n	8001e76 <__aeabi_dsub+0x282>
 80022c4:	181c      	adds	r4, r3, r0
 80022c6:	4284      	cmp	r4, r0
 80022c8:	4180      	sbcs	r0, r0
 80022ca:	444f      	add	r7, r9
 80022cc:	46ba      	mov	sl, r7
 80022ce:	4240      	negs	r0, r0
 80022d0:	4482      	add	sl, r0
 80022d2:	e6d9      	b.n	8002088 <__aeabi_dsub+0x494>
 80022d4:	4653      	mov	r3, sl
 80022d6:	4323      	orrs	r3, r4
 80022d8:	d100      	bne.n	80022dc <__aeabi_dsub+0x6e8>
 80022da:	e6cb      	b.n	8002074 <__aeabi_dsub+0x480>
 80022dc:	e614      	b.n	8001f08 <__aeabi_dsub+0x314>
 80022de:	46c0      	nop			; (mov r8, r8)
 80022e0:	000007ff 	.word	0x000007ff
 80022e4:	ff7fffff 	.word	0xff7fffff
 80022e8:	000007fe 	.word	0x000007fe
 80022ec:	2300      	movs	r3, #0
 80022ee:	4a01      	ldr	r2, [pc, #4]	; (80022f4 <__aeabi_dsub+0x700>)
 80022f0:	001c      	movs	r4, r3
 80022f2:	e529      	b.n	8001d48 <__aeabi_dsub+0x154>
 80022f4:	000007ff 	.word	0x000007ff

080022f8 <__aeabi_dcmpun>:
 80022f8:	b570      	push	{r4, r5, r6, lr}
 80022fa:	0005      	movs	r5, r0
 80022fc:	480c      	ldr	r0, [pc, #48]	; (8002330 <__aeabi_dcmpun+0x38>)
 80022fe:	031c      	lsls	r4, r3, #12
 8002300:	0016      	movs	r6, r2
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	030a      	lsls	r2, r1, #12
 8002306:	0049      	lsls	r1, r1, #1
 8002308:	0b12      	lsrs	r2, r2, #12
 800230a:	0d49      	lsrs	r1, r1, #21
 800230c:	0b24      	lsrs	r4, r4, #12
 800230e:	0d5b      	lsrs	r3, r3, #21
 8002310:	4281      	cmp	r1, r0
 8002312:	d008      	beq.n	8002326 <__aeabi_dcmpun+0x2e>
 8002314:	4a06      	ldr	r2, [pc, #24]	; (8002330 <__aeabi_dcmpun+0x38>)
 8002316:	2000      	movs	r0, #0
 8002318:	4293      	cmp	r3, r2
 800231a:	d103      	bne.n	8002324 <__aeabi_dcmpun+0x2c>
 800231c:	0020      	movs	r0, r4
 800231e:	4330      	orrs	r0, r6
 8002320:	1e43      	subs	r3, r0, #1
 8002322:	4198      	sbcs	r0, r3
 8002324:	bd70      	pop	{r4, r5, r6, pc}
 8002326:	2001      	movs	r0, #1
 8002328:	432a      	orrs	r2, r5
 800232a:	d1fb      	bne.n	8002324 <__aeabi_dcmpun+0x2c>
 800232c:	e7f2      	b.n	8002314 <__aeabi_dcmpun+0x1c>
 800232e:	46c0      	nop			; (mov r8, r8)
 8002330:	000007ff 	.word	0x000007ff

08002334 <__aeabi_d2iz>:
 8002334:	000a      	movs	r2, r1
 8002336:	b530      	push	{r4, r5, lr}
 8002338:	4c13      	ldr	r4, [pc, #76]	; (8002388 <__aeabi_d2iz+0x54>)
 800233a:	0053      	lsls	r3, r2, #1
 800233c:	0309      	lsls	r1, r1, #12
 800233e:	0005      	movs	r5, r0
 8002340:	0b09      	lsrs	r1, r1, #12
 8002342:	2000      	movs	r0, #0
 8002344:	0d5b      	lsrs	r3, r3, #21
 8002346:	0fd2      	lsrs	r2, r2, #31
 8002348:	42a3      	cmp	r3, r4
 800234a:	dd04      	ble.n	8002356 <__aeabi_d2iz+0x22>
 800234c:	480f      	ldr	r0, [pc, #60]	; (800238c <__aeabi_d2iz+0x58>)
 800234e:	4283      	cmp	r3, r0
 8002350:	dd02      	ble.n	8002358 <__aeabi_d2iz+0x24>
 8002352:	4b0f      	ldr	r3, [pc, #60]	; (8002390 <__aeabi_d2iz+0x5c>)
 8002354:	18d0      	adds	r0, r2, r3
 8002356:	bd30      	pop	{r4, r5, pc}
 8002358:	2080      	movs	r0, #128	; 0x80
 800235a:	0340      	lsls	r0, r0, #13
 800235c:	4301      	orrs	r1, r0
 800235e:	480d      	ldr	r0, [pc, #52]	; (8002394 <__aeabi_d2iz+0x60>)
 8002360:	1ac0      	subs	r0, r0, r3
 8002362:	281f      	cmp	r0, #31
 8002364:	dd08      	ble.n	8002378 <__aeabi_d2iz+0x44>
 8002366:	480c      	ldr	r0, [pc, #48]	; (8002398 <__aeabi_d2iz+0x64>)
 8002368:	1ac3      	subs	r3, r0, r3
 800236a:	40d9      	lsrs	r1, r3
 800236c:	000b      	movs	r3, r1
 800236e:	4258      	negs	r0, r3
 8002370:	2a00      	cmp	r2, #0
 8002372:	d1f0      	bne.n	8002356 <__aeabi_d2iz+0x22>
 8002374:	0018      	movs	r0, r3
 8002376:	e7ee      	b.n	8002356 <__aeabi_d2iz+0x22>
 8002378:	4c08      	ldr	r4, [pc, #32]	; (800239c <__aeabi_d2iz+0x68>)
 800237a:	40c5      	lsrs	r5, r0
 800237c:	46a4      	mov	ip, r4
 800237e:	4463      	add	r3, ip
 8002380:	4099      	lsls	r1, r3
 8002382:	000b      	movs	r3, r1
 8002384:	432b      	orrs	r3, r5
 8002386:	e7f2      	b.n	800236e <__aeabi_d2iz+0x3a>
 8002388:	000003fe 	.word	0x000003fe
 800238c:	0000041d 	.word	0x0000041d
 8002390:	7fffffff 	.word	0x7fffffff
 8002394:	00000433 	.word	0x00000433
 8002398:	00000413 	.word	0x00000413
 800239c:	fffffbed 	.word	0xfffffbed

080023a0 <__aeabi_i2d>:
 80023a0:	b570      	push	{r4, r5, r6, lr}
 80023a2:	2800      	cmp	r0, #0
 80023a4:	d016      	beq.n	80023d4 <__aeabi_i2d+0x34>
 80023a6:	17c3      	asrs	r3, r0, #31
 80023a8:	18c5      	adds	r5, r0, r3
 80023aa:	405d      	eors	r5, r3
 80023ac:	0fc4      	lsrs	r4, r0, #31
 80023ae:	0028      	movs	r0, r5
 80023b0:	f000 f91a 	bl	80025e8 <__clzsi2>
 80023b4:	4b11      	ldr	r3, [pc, #68]	; (80023fc <__aeabi_i2d+0x5c>)
 80023b6:	1a1b      	subs	r3, r3, r0
 80023b8:	280a      	cmp	r0, #10
 80023ba:	dc16      	bgt.n	80023ea <__aeabi_i2d+0x4a>
 80023bc:	0002      	movs	r2, r0
 80023be:	002e      	movs	r6, r5
 80023c0:	3215      	adds	r2, #21
 80023c2:	4096      	lsls	r6, r2
 80023c4:	220b      	movs	r2, #11
 80023c6:	1a12      	subs	r2, r2, r0
 80023c8:	40d5      	lsrs	r5, r2
 80023ca:	055b      	lsls	r3, r3, #21
 80023cc:	032d      	lsls	r5, r5, #12
 80023ce:	0b2d      	lsrs	r5, r5, #12
 80023d0:	0d5b      	lsrs	r3, r3, #21
 80023d2:	e003      	b.n	80023dc <__aeabi_i2d+0x3c>
 80023d4:	2400      	movs	r4, #0
 80023d6:	2300      	movs	r3, #0
 80023d8:	2500      	movs	r5, #0
 80023da:	2600      	movs	r6, #0
 80023dc:	051b      	lsls	r3, r3, #20
 80023de:	432b      	orrs	r3, r5
 80023e0:	07e4      	lsls	r4, r4, #31
 80023e2:	4323      	orrs	r3, r4
 80023e4:	0030      	movs	r0, r6
 80023e6:	0019      	movs	r1, r3
 80023e8:	bd70      	pop	{r4, r5, r6, pc}
 80023ea:	380b      	subs	r0, #11
 80023ec:	4085      	lsls	r5, r0
 80023ee:	055b      	lsls	r3, r3, #21
 80023f0:	032d      	lsls	r5, r5, #12
 80023f2:	2600      	movs	r6, #0
 80023f4:	0b2d      	lsrs	r5, r5, #12
 80023f6:	0d5b      	lsrs	r3, r3, #21
 80023f8:	e7f0      	b.n	80023dc <__aeabi_i2d+0x3c>
 80023fa:	46c0      	nop			; (mov r8, r8)
 80023fc:	0000041e 	.word	0x0000041e

08002400 <__aeabi_ui2d>:
 8002400:	b510      	push	{r4, lr}
 8002402:	1e04      	subs	r4, r0, #0
 8002404:	d010      	beq.n	8002428 <__aeabi_ui2d+0x28>
 8002406:	f000 f8ef 	bl	80025e8 <__clzsi2>
 800240a:	4b0f      	ldr	r3, [pc, #60]	; (8002448 <__aeabi_ui2d+0x48>)
 800240c:	1a1b      	subs	r3, r3, r0
 800240e:	280a      	cmp	r0, #10
 8002410:	dc11      	bgt.n	8002436 <__aeabi_ui2d+0x36>
 8002412:	220b      	movs	r2, #11
 8002414:	0021      	movs	r1, r4
 8002416:	1a12      	subs	r2, r2, r0
 8002418:	40d1      	lsrs	r1, r2
 800241a:	3015      	adds	r0, #21
 800241c:	030a      	lsls	r2, r1, #12
 800241e:	055b      	lsls	r3, r3, #21
 8002420:	4084      	lsls	r4, r0
 8002422:	0b12      	lsrs	r2, r2, #12
 8002424:	0d5b      	lsrs	r3, r3, #21
 8002426:	e001      	b.n	800242c <__aeabi_ui2d+0x2c>
 8002428:	2300      	movs	r3, #0
 800242a:	2200      	movs	r2, #0
 800242c:	051b      	lsls	r3, r3, #20
 800242e:	4313      	orrs	r3, r2
 8002430:	0020      	movs	r0, r4
 8002432:	0019      	movs	r1, r3
 8002434:	bd10      	pop	{r4, pc}
 8002436:	0022      	movs	r2, r4
 8002438:	380b      	subs	r0, #11
 800243a:	4082      	lsls	r2, r0
 800243c:	055b      	lsls	r3, r3, #21
 800243e:	0312      	lsls	r2, r2, #12
 8002440:	2400      	movs	r4, #0
 8002442:	0b12      	lsrs	r2, r2, #12
 8002444:	0d5b      	lsrs	r3, r3, #21
 8002446:	e7f1      	b.n	800242c <__aeabi_ui2d+0x2c>
 8002448:	0000041e 	.word	0x0000041e

0800244c <__aeabi_f2d>:
 800244c:	b570      	push	{r4, r5, r6, lr}
 800244e:	0242      	lsls	r2, r0, #9
 8002450:	0043      	lsls	r3, r0, #1
 8002452:	0fc4      	lsrs	r4, r0, #31
 8002454:	20fe      	movs	r0, #254	; 0xfe
 8002456:	0e1b      	lsrs	r3, r3, #24
 8002458:	1c59      	adds	r1, r3, #1
 800245a:	0a55      	lsrs	r5, r2, #9
 800245c:	4208      	tst	r0, r1
 800245e:	d00c      	beq.n	800247a <__aeabi_f2d+0x2e>
 8002460:	21e0      	movs	r1, #224	; 0xe0
 8002462:	0089      	lsls	r1, r1, #2
 8002464:	468c      	mov	ip, r1
 8002466:	076d      	lsls	r5, r5, #29
 8002468:	0b12      	lsrs	r2, r2, #12
 800246a:	4463      	add	r3, ip
 800246c:	051b      	lsls	r3, r3, #20
 800246e:	4313      	orrs	r3, r2
 8002470:	07e4      	lsls	r4, r4, #31
 8002472:	4323      	orrs	r3, r4
 8002474:	0028      	movs	r0, r5
 8002476:	0019      	movs	r1, r3
 8002478:	bd70      	pop	{r4, r5, r6, pc}
 800247a:	2b00      	cmp	r3, #0
 800247c:	d114      	bne.n	80024a8 <__aeabi_f2d+0x5c>
 800247e:	2d00      	cmp	r5, #0
 8002480:	d01b      	beq.n	80024ba <__aeabi_f2d+0x6e>
 8002482:	0028      	movs	r0, r5
 8002484:	f000 f8b0 	bl	80025e8 <__clzsi2>
 8002488:	280a      	cmp	r0, #10
 800248a:	dc1c      	bgt.n	80024c6 <__aeabi_f2d+0x7a>
 800248c:	230b      	movs	r3, #11
 800248e:	002a      	movs	r2, r5
 8002490:	1a1b      	subs	r3, r3, r0
 8002492:	40da      	lsrs	r2, r3
 8002494:	0003      	movs	r3, r0
 8002496:	3315      	adds	r3, #21
 8002498:	409d      	lsls	r5, r3
 800249a:	4b0e      	ldr	r3, [pc, #56]	; (80024d4 <__aeabi_f2d+0x88>)
 800249c:	0312      	lsls	r2, r2, #12
 800249e:	1a1b      	subs	r3, r3, r0
 80024a0:	055b      	lsls	r3, r3, #21
 80024a2:	0b12      	lsrs	r2, r2, #12
 80024a4:	0d5b      	lsrs	r3, r3, #21
 80024a6:	e7e1      	b.n	800246c <__aeabi_f2d+0x20>
 80024a8:	2d00      	cmp	r5, #0
 80024aa:	d009      	beq.n	80024c0 <__aeabi_f2d+0x74>
 80024ac:	0b13      	lsrs	r3, r2, #12
 80024ae:	2280      	movs	r2, #128	; 0x80
 80024b0:	0312      	lsls	r2, r2, #12
 80024b2:	431a      	orrs	r2, r3
 80024b4:	076d      	lsls	r5, r5, #29
 80024b6:	4b08      	ldr	r3, [pc, #32]	; (80024d8 <__aeabi_f2d+0x8c>)
 80024b8:	e7d8      	b.n	800246c <__aeabi_f2d+0x20>
 80024ba:	2300      	movs	r3, #0
 80024bc:	2200      	movs	r2, #0
 80024be:	e7d5      	b.n	800246c <__aeabi_f2d+0x20>
 80024c0:	2200      	movs	r2, #0
 80024c2:	4b05      	ldr	r3, [pc, #20]	; (80024d8 <__aeabi_f2d+0x8c>)
 80024c4:	e7d2      	b.n	800246c <__aeabi_f2d+0x20>
 80024c6:	0003      	movs	r3, r0
 80024c8:	002a      	movs	r2, r5
 80024ca:	3b0b      	subs	r3, #11
 80024cc:	409a      	lsls	r2, r3
 80024ce:	2500      	movs	r5, #0
 80024d0:	e7e3      	b.n	800249a <__aeabi_f2d+0x4e>
 80024d2:	46c0      	nop			; (mov r8, r8)
 80024d4:	00000389 	.word	0x00000389
 80024d8:	000007ff 	.word	0x000007ff

080024dc <__aeabi_d2f>:
 80024dc:	0002      	movs	r2, r0
 80024de:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024e0:	004b      	lsls	r3, r1, #1
 80024e2:	030d      	lsls	r5, r1, #12
 80024e4:	0f40      	lsrs	r0, r0, #29
 80024e6:	0d5b      	lsrs	r3, r3, #21
 80024e8:	0fcc      	lsrs	r4, r1, #31
 80024ea:	0a6d      	lsrs	r5, r5, #9
 80024ec:	493a      	ldr	r1, [pc, #232]	; (80025d8 <__aeabi_d2f+0xfc>)
 80024ee:	4305      	orrs	r5, r0
 80024f0:	1c58      	adds	r0, r3, #1
 80024f2:	00d7      	lsls	r7, r2, #3
 80024f4:	4208      	tst	r0, r1
 80024f6:	d00a      	beq.n	800250e <__aeabi_d2f+0x32>
 80024f8:	4938      	ldr	r1, [pc, #224]	; (80025dc <__aeabi_d2f+0x100>)
 80024fa:	1859      	adds	r1, r3, r1
 80024fc:	29fe      	cmp	r1, #254	; 0xfe
 80024fe:	dd16      	ble.n	800252e <__aeabi_d2f+0x52>
 8002500:	20ff      	movs	r0, #255	; 0xff
 8002502:	2200      	movs	r2, #0
 8002504:	05c0      	lsls	r0, r0, #23
 8002506:	4310      	orrs	r0, r2
 8002508:	07e4      	lsls	r4, r4, #31
 800250a:	4320      	orrs	r0, r4
 800250c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800250e:	2b00      	cmp	r3, #0
 8002510:	d106      	bne.n	8002520 <__aeabi_d2f+0x44>
 8002512:	433d      	orrs	r5, r7
 8002514:	d026      	beq.n	8002564 <__aeabi_d2f+0x88>
 8002516:	2205      	movs	r2, #5
 8002518:	0192      	lsls	r2, r2, #6
 800251a:	0a52      	lsrs	r2, r2, #9
 800251c:	b2d8      	uxtb	r0, r3
 800251e:	e7f1      	b.n	8002504 <__aeabi_d2f+0x28>
 8002520:	432f      	orrs	r7, r5
 8002522:	d0ed      	beq.n	8002500 <__aeabi_d2f+0x24>
 8002524:	2280      	movs	r2, #128	; 0x80
 8002526:	03d2      	lsls	r2, r2, #15
 8002528:	20ff      	movs	r0, #255	; 0xff
 800252a:	432a      	orrs	r2, r5
 800252c:	e7ea      	b.n	8002504 <__aeabi_d2f+0x28>
 800252e:	2900      	cmp	r1, #0
 8002530:	dd1b      	ble.n	800256a <__aeabi_d2f+0x8e>
 8002532:	0192      	lsls	r2, r2, #6
 8002534:	1e50      	subs	r0, r2, #1
 8002536:	4182      	sbcs	r2, r0
 8002538:	00ed      	lsls	r5, r5, #3
 800253a:	0f7f      	lsrs	r7, r7, #29
 800253c:	432a      	orrs	r2, r5
 800253e:	433a      	orrs	r2, r7
 8002540:	0753      	lsls	r3, r2, #29
 8002542:	d047      	beq.n	80025d4 <__aeabi_d2f+0xf8>
 8002544:	230f      	movs	r3, #15
 8002546:	4013      	ands	r3, r2
 8002548:	2b04      	cmp	r3, #4
 800254a:	d000      	beq.n	800254e <__aeabi_d2f+0x72>
 800254c:	3204      	adds	r2, #4
 800254e:	2380      	movs	r3, #128	; 0x80
 8002550:	04db      	lsls	r3, r3, #19
 8002552:	4013      	ands	r3, r2
 8002554:	d03e      	beq.n	80025d4 <__aeabi_d2f+0xf8>
 8002556:	1c48      	adds	r0, r1, #1
 8002558:	29fe      	cmp	r1, #254	; 0xfe
 800255a:	d0d1      	beq.n	8002500 <__aeabi_d2f+0x24>
 800255c:	0192      	lsls	r2, r2, #6
 800255e:	0a52      	lsrs	r2, r2, #9
 8002560:	b2c0      	uxtb	r0, r0
 8002562:	e7cf      	b.n	8002504 <__aeabi_d2f+0x28>
 8002564:	2000      	movs	r0, #0
 8002566:	2200      	movs	r2, #0
 8002568:	e7cc      	b.n	8002504 <__aeabi_d2f+0x28>
 800256a:	000a      	movs	r2, r1
 800256c:	3217      	adds	r2, #23
 800256e:	db2f      	blt.n	80025d0 <__aeabi_d2f+0xf4>
 8002570:	2680      	movs	r6, #128	; 0x80
 8002572:	0436      	lsls	r6, r6, #16
 8002574:	432e      	orrs	r6, r5
 8002576:	251e      	movs	r5, #30
 8002578:	1a6d      	subs	r5, r5, r1
 800257a:	2d1f      	cmp	r5, #31
 800257c:	dd11      	ble.n	80025a2 <__aeabi_d2f+0xc6>
 800257e:	2202      	movs	r2, #2
 8002580:	4252      	negs	r2, r2
 8002582:	1a52      	subs	r2, r2, r1
 8002584:	0031      	movs	r1, r6
 8002586:	40d1      	lsrs	r1, r2
 8002588:	2d20      	cmp	r5, #32
 800258a:	d004      	beq.n	8002596 <__aeabi_d2f+0xba>
 800258c:	4a14      	ldr	r2, [pc, #80]	; (80025e0 <__aeabi_d2f+0x104>)
 800258e:	4694      	mov	ip, r2
 8002590:	4463      	add	r3, ip
 8002592:	409e      	lsls	r6, r3
 8002594:	4337      	orrs	r7, r6
 8002596:	003a      	movs	r2, r7
 8002598:	1e53      	subs	r3, r2, #1
 800259a:	419a      	sbcs	r2, r3
 800259c:	430a      	orrs	r2, r1
 800259e:	2100      	movs	r1, #0
 80025a0:	e7ce      	b.n	8002540 <__aeabi_d2f+0x64>
 80025a2:	4a10      	ldr	r2, [pc, #64]	; (80025e4 <__aeabi_d2f+0x108>)
 80025a4:	0038      	movs	r0, r7
 80025a6:	4694      	mov	ip, r2
 80025a8:	4463      	add	r3, ip
 80025aa:	4098      	lsls	r0, r3
 80025ac:	003a      	movs	r2, r7
 80025ae:	1e41      	subs	r1, r0, #1
 80025b0:	4188      	sbcs	r0, r1
 80025b2:	409e      	lsls	r6, r3
 80025b4:	40ea      	lsrs	r2, r5
 80025b6:	4330      	orrs	r0, r6
 80025b8:	4302      	orrs	r2, r0
 80025ba:	2100      	movs	r1, #0
 80025bc:	0753      	lsls	r3, r2, #29
 80025be:	d1c1      	bne.n	8002544 <__aeabi_d2f+0x68>
 80025c0:	2180      	movs	r1, #128	; 0x80
 80025c2:	0013      	movs	r3, r2
 80025c4:	04c9      	lsls	r1, r1, #19
 80025c6:	2001      	movs	r0, #1
 80025c8:	400b      	ands	r3, r1
 80025ca:	420a      	tst	r2, r1
 80025cc:	d1c6      	bne.n	800255c <__aeabi_d2f+0x80>
 80025ce:	e7a3      	b.n	8002518 <__aeabi_d2f+0x3c>
 80025d0:	2300      	movs	r3, #0
 80025d2:	e7a0      	b.n	8002516 <__aeabi_d2f+0x3a>
 80025d4:	000b      	movs	r3, r1
 80025d6:	e79f      	b.n	8002518 <__aeabi_d2f+0x3c>
 80025d8:	000007fe 	.word	0x000007fe
 80025dc:	fffffc80 	.word	0xfffffc80
 80025e0:	fffffca2 	.word	0xfffffca2
 80025e4:	fffffc82 	.word	0xfffffc82

080025e8 <__clzsi2>:
 80025e8:	211c      	movs	r1, #28
 80025ea:	2301      	movs	r3, #1
 80025ec:	041b      	lsls	r3, r3, #16
 80025ee:	4298      	cmp	r0, r3
 80025f0:	d301      	bcc.n	80025f6 <__clzsi2+0xe>
 80025f2:	0c00      	lsrs	r0, r0, #16
 80025f4:	3910      	subs	r1, #16
 80025f6:	0a1b      	lsrs	r3, r3, #8
 80025f8:	4298      	cmp	r0, r3
 80025fa:	d301      	bcc.n	8002600 <__clzsi2+0x18>
 80025fc:	0a00      	lsrs	r0, r0, #8
 80025fe:	3908      	subs	r1, #8
 8002600:	091b      	lsrs	r3, r3, #4
 8002602:	4298      	cmp	r0, r3
 8002604:	d301      	bcc.n	800260a <__clzsi2+0x22>
 8002606:	0900      	lsrs	r0, r0, #4
 8002608:	3904      	subs	r1, #4
 800260a:	a202      	add	r2, pc, #8	; (adr r2, 8002614 <__clzsi2+0x2c>)
 800260c:	5c10      	ldrb	r0, [r2, r0]
 800260e:	1840      	adds	r0, r0, r1
 8002610:	4770      	bx	lr
 8002612:	46c0      	nop			; (mov r8, r8)
 8002614:	02020304 	.word	0x02020304
 8002618:	01010101 	.word	0x01010101
	...

08002624 <__clzdi2>:
 8002624:	b510      	push	{r4, lr}
 8002626:	2900      	cmp	r1, #0
 8002628:	d103      	bne.n	8002632 <__clzdi2+0xe>
 800262a:	f7ff ffdd 	bl	80025e8 <__clzsi2>
 800262e:	3020      	adds	r0, #32
 8002630:	e002      	b.n	8002638 <__clzdi2+0x14>
 8002632:	0008      	movs	r0, r1
 8002634:	f7ff ffd8 	bl	80025e8 <__clzsi2>
 8002638:	bd10      	pop	{r4, pc}
 800263a:	46c0      	nop			; (mov r8, r8)

0800263c <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x39 // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 800263c:	b590      	push	{r4, r7, lr}
 800263e:	b087      	sub	sp, #28
 8002640:	af02      	add	r7, sp, #8
 8002642:	0002      	movs	r2, r0
 8002644:	1dfb      	adds	r3, r7, #7
 8002646:	701a      	strb	r2, [r3, #0]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8002648:	200f      	movs	r0, #15
 800264a:	183b      	adds	r3, r7, r0
 800264c:	1dfa      	adds	r2, r7, #7
 800264e:	7812      	ldrb	r2, [r2, #0]
 8002650:	210f      	movs	r1, #15
 8002652:	438a      	bics	r2, r1
 8002654:	701a      	strb	r2, [r3, #0]
	data_l = ((cmd<<4)&0xf0);
 8002656:	1dfb      	adds	r3, r7, #7
 8002658:	781b      	ldrb	r3, [r3, #0]
 800265a:	011a      	lsls	r2, r3, #4
 800265c:	240e      	movs	r4, #14
 800265e:	193b      	adds	r3, r7, r4
 8002660:	701a      	strb	r2, [r3, #0]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8002662:	183b      	adds	r3, r7, r0
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	220c      	movs	r2, #12
 8002668:	4313      	orrs	r3, r2
 800266a:	b2da      	uxtb	r2, r3
 800266c:	2108      	movs	r1, #8
 800266e:	187b      	adds	r3, r7, r1
 8002670:	701a      	strb	r2, [r3, #0]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8002672:	183b      	adds	r3, r7, r0
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	2208      	movs	r2, #8
 8002678:	4313      	orrs	r3, r2
 800267a:	b2da      	uxtb	r2, r3
 800267c:	187b      	adds	r3, r7, r1
 800267e:	705a      	strb	r2, [r3, #1]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8002680:	193b      	adds	r3, r7, r4
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	220c      	movs	r2, #12
 8002686:	4313      	orrs	r3, r2
 8002688:	b2da      	uxtb	r2, r3
 800268a:	187b      	adds	r3, r7, r1
 800268c:	709a      	strb	r2, [r3, #2]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 800268e:	193b      	adds	r3, r7, r4
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	2208      	movs	r2, #8
 8002694:	4313      	orrs	r3, r2
 8002696:	b2da      	uxtb	r2, r3
 8002698:	187b      	adds	r3, r7, r1
 800269a:	70da      	strb	r2, [r3, #3]
	HAL_I2C_Master_Transmit (&hi2c1, (39 << 1) ,(uint8_t *) data_t, 4, 100);
 800269c:	187a      	adds	r2, r7, r1
 800269e:	4805      	ldr	r0, [pc, #20]	; (80026b4 <lcd_send_cmd+0x78>)
 80026a0:	2364      	movs	r3, #100	; 0x64
 80026a2:	9300      	str	r3, [sp, #0]
 80026a4:	2304      	movs	r3, #4
 80026a6:	214e      	movs	r1, #78	; 0x4e
 80026a8:	f001 fc86 	bl	8003fb8 <HAL_I2C_Master_Transmit>
}
 80026ac:	46c0      	nop			; (mov r8, r8)
 80026ae:	46bd      	mov	sp, r7
 80026b0:	b005      	add	sp, #20
 80026b2:	bd90      	pop	{r4, r7, pc}
 80026b4:	200001f0 	.word	0x200001f0

080026b8 <lcd_send_data>:

void lcd_send_data (char data)
{
 80026b8:	b590      	push	{r4, r7, lr}
 80026ba:	b087      	sub	sp, #28
 80026bc:	af02      	add	r7, sp, #8
 80026be:	0002      	movs	r2, r0
 80026c0:	1dfb      	adds	r3, r7, #7
 80026c2:	701a      	strb	r2, [r3, #0]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80026c4:	200f      	movs	r0, #15
 80026c6:	183b      	adds	r3, r7, r0
 80026c8:	1dfa      	adds	r2, r7, #7
 80026ca:	7812      	ldrb	r2, [r2, #0]
 80026cc:	210f      	movs	r1, #15
 80026ce:	438a      	bics	r2, r1
 80026d0:	701a      	strb	r2, [r3, #0]
	data_l = ((data<<4)&0xf0);
 80026d2:	1dfb      	adds	r3, r7, #7
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	011a      	lsls	r2, r3, #4
 80026d8:	240e      	movs	r4, #14
 80026da:	193b      	adds	r3, r7, r4
 80026dc:	701a      	strb	r2, [r3, #0]
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 80026de:	183b      	adds	r3, r7, r0
 80026e0:	781b      	ldrb	r3, [r3, #0]
 80026e2:	220d      	movs	r2, #13
 80026e4:	4313      	orrs	r3, r2
 80026e6:	b2da      	uxtb	r2, r3
 80026e8:	2108      	movs	r1, #8
 80026ea:	187b      	adds	r3, r7, r1
 80026ec:	701a      	strb	r2, [r3, #0]
	data_t[1] = data_u|0x09;  //en=0, rs=1
 80026ee:	183b      	adds	r3, r7, r0
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	2209      	movs	r2, #9
 80026f4:	4313      	orrs	r3, r2
 80026f6:	b2da      	uxtb	r2, r3
 80026f8:	187b      	adds	r3, r7, r1
 80026fa:	705a      	strb	r2, [r3, #1]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 80026fc:	193b      	adds	r3, r7, r4
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	220d      	movs	r2, #13
 8002702:	4313      	orrs	r3, r2
 8002704:	b2da      	uxtb	r2, r3
 8002706:	187b      	adds	r3, r7, r1
 8002708:	709a      	strb	r2, [r3, #2]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 800270a:	193b      	adds	r3, r7, r4
 800270c:	781b      	ldrb	r3, [r3, #0]
 800270e:	2209      	movs	r2, #9
 8002710:	4313      	orrs	r3, r2
 8002712:	b2da      	uxtb	r2, r3
 8002714:	187b      	adds	r3, r7, r1
 8002716:	70da      	strb	r2, [r3, #3]
	HAL_I2C_Master_Transmit (&hi2c1, (39 << 1),(uint8_t *) data_t, 4, 100);
 8002718:	187a      	adds	r2, r7, r1
 800271a:	4805      	ldr	r0, [pc, #20]	; (8002730 <lcd_send_data+0x78>)
 800271c:	2364      	movs	r3, #100	; 0x64
 800271e:	9300      	str	r3, [sp, #0]
 8002720:	2304      	movs	r3, #4
 8002722:	214e      	movs	r1, #78	; 0x4e
 8002724:	f001 fc48 	bl	8003fb8 <HAL_I2C_Master_Transmit>
}
 8002728:	46c0      	nop			; (mov r8, r8)
 800272a:	46bd      	mov	sp, r7
 800272c:	b005      	add	sp, #20
 800272e:	bd90      	pop	{r4, r7, pc}
 8002730:	200001f0 	.word	0x200001f0

08002734 <lcd_init>:

void lcd_init (void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0

    // 4 bit initialisation
    HAL_Delay(50);  // wait for >40ms
 8002738:	2032      	movs	r0, #50	; 0x32
 800273a:	f001 f881 	bl	8003840 <HAL_Delay>
    lcd_send_cmd (0x30);
 800273e:	2030      	movs	r0, #48	; 0x30
 8002740:	f7ff ff7c 	bl	800263c <lcd_send_cmd>
    HAL_Delay(5);  // wait for >4.1ms
 8002744:	2005      	movs	r0, #5
 8002746:	f001 f87b 	bl	8003840 <HAL_Delay>
    lcd_send_cmd (0x30);
 800274a:	2030      	movs	r0, #48	; 0x30
 800274c:	f7ff ff76 	bl	800263c <lcd_send_cmd>
    HAL_Delay(1);  // wait for >100us
 8002750:	2001      	movs	r0, #1
 8002752:	f001 f875 	bl	8003840 <HAL_Delay>
    lcd_send_cmd (0x30);
 8002756:	2030      	movs	r0, #48	; 0x30
 8002758:	f7ff ff70 	bl	800263c <lcd_send_cmd>
    HAL_Delay(10);
 800275c:	200a      	movs	r0, #10
 800275e:	f001 f86f 	bl	8003840 <HAL_Delay>
    lcd_send_cmd (0x20);  // 4bit mode
 8002762:	2020      	movs	r0, #32
 8002764:	f7ff ff6a 	bl	800263c <lcd_send_cmd>
    HAL_Delay(10);
 8002768:	200a      	movs	r0, #10
 800276a:	f001 f869 	bl	8003840 <HAL_Delay>

    // display initialisation
	lcd_send_cmd(0x28);
 800276e:	2028      	movs	r0, #40	; 0x28
 8002770:	f7ff ff64 	bl	800263c <lcd_send_cmd>
	HAL_Delay(1);
 8002774:	2001      	movs	r0, #1
 8002776:	f001 f863 	bl	8003840 <HAL_Delay>
	lcd_send_cmd(0x08);  // display on/off control
 800277a:	2008      	movs	r0, #8
 800277c:	f7ff ff5e 	bl	800263c <lcd_send_cmd>
	HAL_Delay(1);
 8002780:	2001      	movs	r0, #1
 8002782:	f001 f85d 	bl	8003840 <HAL_Delay>
	lcd_send_cmd(0x01);  // clear display
 8002786:	2001      	movs	r0, #1
 8002788:	f7ff ff58 	bl	800263c <lcd_send_cmd>
	HAL_Delay(1);
 800278c:	2001      	movs	r0, #1
 800278e:	f001 f857 	bl	8003840 <HAL_Delay>
	HAL_Delay(1);
 8002792:	2001      	movs	r0, #1
 8002794:	f001 f854 	bl	8003840 <HAL_Delay>
	lcd_send_cmd(0x06);
 8002798:	2006      	movs	r0, #6
 800279a:	f7ff ff4f 	bl	800263c <lcd_send_cmd>
	HAL_Delay(1);
 800279e:	2001      	movs	r0, #1
 80027a0:	f001 f84e 	bl	8003840 <HAL_Delay>
	lcd_send_cmd(0x0C);
 80027a4:	200c      	movs	r0, #12
 80027a6:	f7ff ff49 	bl	800263c <lcd_send_cmd>
}
 80027aa:	46c0      	nop			; (mov r8, r8)
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}

080027b0 <lcd_send_string>:

void lcd_send_string (char *str)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 80027b8:	e006      	b.n	80027c8 <lcd_send_string+0x18>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	1c5a      	adds	r2, r3, #1
 80027be:	607a      	str	r2, [r7, #4]
 80027c0:	781b      	ldrb	r3, [r3, #0]
 80027c2:	0018      	movs	r0, r3
 80027c4:	f7ff ff78 	bl	80026b8 <lcd_send_data>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d1f4      	bne.n	80027ba <lcd_send_string+0xa>
}
 80027d0:	46c0      	nop			; (mov r8, r8)
 80027d2:	46c0      	nop			; (mov r8, r8)
 80027d4:	46bd      	mov	sp, r7
 80027d6:	b002      	add	sp, #8
 80027d8:	bd80      	pop	{r7, pc}
	...

080027dc <_write>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart5;

/* USER CODE BEGIN PV */
int _write(int file, char *ptr, int len)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	60f8      	str	r0, [r7, #12]
 80027e4:	60b9      	str	r1, [r7, #8]
 80027e6:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart5, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	b29a      	uxth	r2, r3
 80027ec:	2301      	movs	r3, #1
 80027ee:	425b      	negs	r3, r3
 80027f0:	68b9      	ldr	r1, [r7, #8]
 80027f2:	4804      	ldr	r0, [pc, #16]	; (8002804 <_write+0x28>)
 80027f4:	f002 ff9e 	bl	8005734 <HAL_UART_Transmit>
	return len;
 80027f8:	687b      	ldr	r3, [r7, #4]
}
 80027fa:	0018      	movs	r0, r3
 80027fc:	46bd      	mov	sp, r7
 80027fe:	b004      	add	sp, #16
 8002800:	bd80      	pop	{r7, pc}
 8002802:	46c0      	nop			; (mov r8, r8)
 8002804:	200002cc 	.word	0x200002cc

08002808 <sendData>:
uint8_t TxData[8];
uint16_t Data[16];
char buffer[40];

void sendData (uint8_t *data)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(TX_EN_GPIO_Port, TX_EN_Pin, GPIO_PIN_SET);
 8002810:	2380      	movs	r3, #128	; 0x80
 8002812:	0219      	lsls	r1, r3, #8
 8002814:	23a0      	movs	r3, #160	; 0xa0
 8002816:	05db      	lsls	r3, r3, #23
 8002818:	2201      	movs	r2, #1
 800281a:	0018      	movs	r0, r3
 800281c:	f001 fb18 	bl	8003e50 <HAL_GPIO_WritePin>
	HAL_UART_Transmit(&huart4, data, 8, 1000);
 8002820:	23fa      	movs	r3, #250	; 0xfa
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	6879      	ldr	r1, [r7, #4]
 8002826:	4808      	ldr	r0, [pc, #32]	; (8002848 <sendData+0x40>)
 8002828:	2208      	movs	r2, #8
 800282a:	f002 ff83 	bl	8005734 <HAL_UART_Transmit>
	HAL_GPIO_WritePin(TX_EN_GPIO_Port,TX_EN_Pin , GPIO_PIN_RESET);
 800282e:	2380      	movs	r3, #128	; 0x80
 8002830:	0219      	lsls	r1, r3, #8
 8002832:	23a0      	movs	r3, #160	; 0xa0
 8002834:	05db      	lsls	r3, r3, #23
 8002836:	2200      	movs	r2, #0
 8002838:	0018      	movs	r0, r3
 800283a:	f001 fb09 	bl	8003e50 <HAL_GPIO_WritePin>

}
 800283e:	46c0      	nop			; (mov r8, r8)
 8002840:	46bd      	mov	sp, r7
 8002842:	b002      	add	sp, #8
 8002844:	bd80      	pop	{r7, pc}
 8002846:	46c0      	nop			; (mov r8, r8)
 8002848:	20000244 	.word	0x20000244

0800284c <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	000a      	movs	r2, r1
 8002856:	1cbb      	adds	r3, r7, #2
 8002858:	801a      	strh	r2, [r3, #0]
	Data[0] = RxData[3]<<8 | RxData[4];
 800285a:	4b66      	ldr	r3, [pc, #408]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 800285c:	78db      	ldrb	r3, [r3, #3]
 800285e:	021b      	lsls	r3, r3, #8
 8002860:	b21a      	sxth	r2, r3
 8002862:	4b64      	ldr	r3, [pc, #400]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 8002864:	791b      	ldrb	r3, [r3, #4]
 8002866:	b21b      	sxth	r3, r3
 8002868:	4313      	orrs	r3, r2
 800286a:	b21b      	sxth	r3, r3
 800286c:	b29a      	uxth	r2, r3
 800286e:	4b62      	ldr	r3, [pc, #392]	; (80029f8 <HAL_UARTEx_RxEventCallback+0x1ac>)
 8002870:	801a      	strh	r2, [r3, #0]
	Data[1] = RxData[5]<<8 | RxData[6];
 8002872:	4b60      	ldr	r3, [pc, #384]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 8002874:	795b      	ldrb	r3, [r3, #5]
 8002876:	021b      	lsls	r3, r3, #8
 8002878:	b21a      	sxth	r2, r3
 800287a:	4b5e      	ldr	r3, [pc, #376]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 800287c:	799b      	ldrb	r3, [r3, #6]
 800287e:	b21b      	sxth	r3, r3
 8002880:	4313      	orrs	r3, r2
 8002882:	b21b      	sxth	r3, r3
 8002884:	b29a      	uxth	r2, r3
 8002886:	4b5c      	ldr	r3, [pc, #368]	; (80029f8 <HAL_UARTEx_RxEventCallback+0x1ac>)
 8002888:	805a      	strh	r2, [r3, #2]
	Data[2] = RxData[7]<<8 | RxData[8];
 800288a:	4b5a      	ldr	r3, [pc, #360]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 800288c:	79db      	ldrb	r3, [r3, #7]
 800288e:	021b      	lsls	r3, r3, #8
 8002890:	b21a      	sxth	r2, r3
 8002892:	4b58      	ldr	r3, [pc, #352]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 8002894:	7a1b      	ldrb	r3, [r3, #8]
 8002896:	b21b      	sxth	r3, r3
 8002898:	4313      	orrs	r3, r2
 800289a:	b21b      	sxth	r3, r3
 800289c:	b29a      	uxth	r2, r3
 800289e:	4b56      	ldr	r3, [pc, #344]	; (80029f8 <HAL_UARTEx_RxEventCallback+0x1ac>)
 80028a0:	809a      	strh	r2, [r3, #4]
	Data[3] = RxData[9]<<8 | RxData[10];
 80028a2:	4b54      	ldr	r3, [pc, #336]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 80028a4:	7a5b      	ldrb	r3, [r3, #9]
 80028a6:	021b      	lsls	r3, r3, #8
 80028a8:	b21a      	sxth	r2, r3
 80028aa:	4b52      	ldr	r3, [pc, #328]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 80028ac:	7a9b      	ldrb	r3, [r3, #10]
 80028ae:	b21b      	sxth	r3, r3
 80028b0:	4313      	orrs	r3, r2
 80028b2:	b21b      	sxth	r3, r3
 80028b4:	b29a      	uxth	r2, r3
 80028b6:	4b50      	ldr	r3, [pc, #320]	; (80029f8 <HAL_UARTEx_RxEventCallback+0x1ac>)
 80028b8:	80da      	strh	r2, [r3, #6]
	Data[4] = RxData[11]<<8 | RxData[12];
 80028ba:	4b4e      	ldr	r3, [pc, #312]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 80028bc:	7adb      	ldrb	r3, [r3, #11]
 80028be:	021b      	lsls	r3, r3, #8
 80028c0:	b21a      	sxth	r2, r3
 80028c2:	4b4c      	ldr	r3, [pc, #304]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 80028c4:	7b1b      	ldrb	r3, [r3, #12]
 80028c6:	b21b      	sxth	r3, r3
 80028c8:	4313      	orrs	r3, r2
 80028ca:	b21b      	sxth	r3, r3
 80028cc:	b29a      	uxth	r2, r3
 80028ce:	4b4a      	ldr	r3, [pc, #296]	; (80029f8 <HAL_UARTEx_RxEventCallback+0x1ac>)
 80028d0:	811a      	strh	r2, [r3, #8]
	Data[5] = RxData[13]<<8 | RxData[14];
 80028d2:	4b48      	ldr	r3, [pc, #288]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 80028d4:	7b5b      	ldrb	r3, [r3, #13]
 80028d6:	021b      	lsls	r3, r3, #8
 80028d8:	b21a      	sxth	r2, r3
 80028da:	4b46      	ldr	r3, [pc, #280]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 80028dc:	7b9b      	ldrb	r3, [r3, #14]
 80028de:	b21b      	sxth	r3, r3
 80028e0:	4313      	orrs	r3, r2
 80028e2:	b21b      	sxth	r3, r3
 80028e4:	b29a      	uxth	r2, r3
 80028e6:	4b44      	ldr	r3, [pc, #272]	; (80029f8 <HAL_UARTEx_RxEventCallback+0x1ac>)
 80028e8:	815a      	strh	r2, [r3, #10]
	Data[6] = RxData[15]<<8 | RxData[16];
 80028ea:	4b42      	ldr	r3, [pc, #264]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 80028ec:	7bdb      	ldrb	r3, [r3, #15]
 80028ee:	021b      	lsls	r3, r3, #8
 80028f0:	b21a      	sxth	r2, r3
 80028f2:	4b40      	ldr	r3, [pc, #256]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 80028f4:	7c1b      	ldrb	r3, [r3, #16]
 80028f6:	b21b      	sxth	r3, r3
 80028f8:	4313      	orrs	r3, r2
 80028fa:	b21b      	sxth	r3, r3
 80028fc:	b29a      	uxth	r2, r3
 80028fe:	4b3e      	ldr	r3, [pc, #248]	; (80029f8 <HAL_UARTEx_RxEventCallback+0x1ac>)
 8002900:	819a      	strh	r2, [r3, #12]
	Data[7] = RxData[17]<<8 | RxData[18];
 8002902:	4b3c      	ldr	r3, [pc, #240]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 8002904:	7c5b      	ldrb	r3, [r3, #17]
 8002906:	021b      	lsls	r3, r3, #8
 8002908:	b21a      	sxth	r2, r3
 800290a:	4b3a      	ldr	r3, [pc, #232]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 800290c:	7c9b      	ldrb	r3, [r3, #18]
 800290e:	b21b      	sxth	r3, r3
 8002910:	4313      	orrs	r3, r2
 8002912:	b21b      	sxth	r3, r3
 8002914:	b29a      	uxth	r2, r3
 8002916:	4b38      	ldr	r3, [pc, #224]	; (80029f8 <HAL_UARTEx_RxEventCallback+0x1ac>)
 8002918:	81da      	strh	r2, [r3, #14]
	Data[8] = RxData[19]<<8 | RxData[20];
 800291a:	4b36      	ldr	r3, [pc, #216]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 800291c:	7cdb      	ldrb	r3, [r3, #19]
 800291e:	021b      	lsls	r3, r3, #8
 8002920:	b21a      	sxth	r2, r3
 8002922:	4b34      	ldr	r3, [pc, #208]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 8002924:	7d1b      	ldrb	r3, [r3, #20]
 8002926:	b21b      	sxth	r3, r3
 8002928:	4313      	orrs	r3, r2
 800292a:	b21b      	sxth	r3, r3
 800292c:	b29a      	uxth	r2, r3
 800292e:	4b32      	ldr	r3, [pc, #200]	; (80029f8 <HAL_UARTEx_RxEventCallback+0x1ac>)
 8002930:	821a      	strh	r2, [r3, #16]
	Data[9] = RxData[21]<<8 | RxData[22];
 8002932:	4b30      	ldr	r3, [pc, #192]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 8002934:	7d5b      	ldrb	r3, [r3, #21]
 8002936:	021b      	lsls	r3, r3, #8
 8002938:	b21a      	sxth	r2, r3
 800293a:	4b2e      	ldr	r3, [pc, #184]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 800293c:	7d9b      	ldrb	r3, [r3, #22]
 800293e:	b21b      	sxth	r3, r3
 8002940:	4313      	orrs	r3, r2
 8002942:	b21b      	sxth	r3, r3
 8002944:	b29a      	uxth	r2, r3
 8002946:	4b2c      	ldr	r3, [pc, #176]	; (80029f8 <HAL_UARTEx_RxEventCallback+0x1ac>)
 8002948:	825a      	strh	r2, [r3, #18]
	Data[10] = RxData[23]<<8 | RxData[24];
 800294a:	4b2a      	ldr	r3, [pc, #168]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 800294c:	7ddb      	ldrb	r3, [r3, #23]
 800294e:	021b      	lsls	r3, r3, #8
 8002950:	b21a      	sxth	r2, r3
 8002952:	4b28      	ldr	r3, [pc, #160]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 8002954:	7e1b      	ldrb	r3, [r3, #24]
 8002956:	b21b      	sxth	r3, r3
 8002958:	4313      	orrs	r3, r2
 800295a:	b21b      	sxth	r3, r3
 800295c:	b29a      	uxth	r2, r3
 800295e:	4b26      	ldr	r3, [pc, #152]	; (80029f8 <HAL_UARTEx_RxEventCallback+0x1ac>)
 8002960:	829a      	strh	r2, [r3, #20]
	Data[11] = RxData[25]<<8 | RxData[26];
 8002962:	4b24      	ldr	r3, [pc, #144]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 8002964:	7e5b      	ldrb	r3, [r3, #25]
 8002966:	021b      	lsls	r3, r3, #8
 8002968:	b21a      	sxth	r2, r3
 800296a:	4b22      	ldr	r3, [pc, #136]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 800296c:	7e9b      	ldrb	r3, [r3, #26]
 800296e:	b21b      	sxth	r3, r3
 8002970:	4313      	orrs	r3, r2
 8002972:	b21b      	sxth	r3, r3
 8002974:	b29a      	uxth	r2, r3
 8002976:	4b20      	ldr	r3, [pc, #128]	; (80029f8 <HAL_UARTEx_RxEventCallback+0x1ac>)
 8002978:	82da      	strh	r2, [r3, #22]
	Data[12] = RxData[27]<<8 | RxData[28];
 800297a:	4b1e      	ldr	r3, [pc, #120]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 800297c:	7edb      	ldrb	r3, [r3, #27]
 800297e:	021b      	lsls	r3, r3, #8
 8002980:	b21a      	sxth	r2, r3
 8002982:	4b1c      	ldr	r3, [pc, #112]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 8002984:	7f1b      	ldrb	r3, [r3, #28]
 8002986:	b21b      	sxth	r3, r3
 8002988:	4313      	orrs	r3, r2
 800298a:	b21b      	sxth	r3, r3
 800298c:	b29a      	uxth	r2, r3
 800298e:	4b1a      	ldr	r3, [pc, #104]	; (80029f8 <HAL_UARTEx_RxEventCallback+0x1ac>)
 8002990:	831a      	strh	r2, [r3, #24]
	Data[13] = RxData[29]<<8 | RxData[30];
 8002992:	4b18      	ldr	r3, [pc, #96]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 8002994:	7f5b      	ldrb	r3, [r3, #29]
 8002996:	021b      	lsls	r3, r3, #8
 8002998:	b21a      	sxth	r2, r3
 800299a:	4b16      	ldr	r3, [pc, #88]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 800299c:	7f9b      	ldrb	r3, [r3, #30]
 800299e:	b21b      	sxth	r3, r3
 80029a0:	4313      	orrs	r3, r2
 80029a2:	b21b      	sxth	r3, r3
 80029a4:	b29a      	uxth	r2, r3
 80029a6:	4b14      	ldr	r3, [pc, #80]	; (80029f8 <HAL_UARTEx_RxEventCallback+0x1ac>)
 80029a8:	835a      	strh	r2, [r3, #26]
	Data[14] = RxData[31]<<8 | RxData[32];
 80029aa:	4b12      	ldr	r3, [pc, #72]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 80029ac:	7fdb      	ldrb	r3, [r3, #31]
 80029ae:	021b      	lsls	r3, r3, #8
 80029b0:	b21a      	sxth	r2, r3
 80029b2:	4b10      	ldr	r3, [pc, #64]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 80029b4:	2120      	movs	r1, #32
 80029b6:	5c5b      	ldrb	r3, [r3, r1]
 80029b8:	b21b      	sxth	r3, r3
 80029ba:	4313      	orrs	r3, r2
 80029bc:	b21b      	sxth	r3, r3
 80029be:	b29a      	uxth	r2, r3
 80029c0:	4b0d      	ldr	r3, [pc, #52]	; (80029f8 <HAL_UARTEx_RxEventCallback+0x1ac>)
 80029c2:	839a      	strh	r2, [r3, #28]
	Data[15] = RxData[33]<<8 | RxData[34];
 80029c4:	4b0b      	ldr	r3, [pc, #44]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 80029c6:	2221      	movs	r2, #33	; 0x21
 80029c8:	5c9b      	ldrb	r3, [r3, r2]
 80029ca:	021b      	lsls	r3, r3, #8
 80029cc:	b21a      	sxth	r2, r3
 80029ce:	4b09      	ldr	r3, [pc, #36]	; (80029f4 <HAL_UARTEx_RxEventCallback+0x1a8>)
 80029d0:	2122      	movs	r1, #34	; 0x22
 80029d2:	5c5b      	ldrb	r3, [r3, r1]
 80029d4:	b21b      	sxth	r3, r3
 80029d6:	4313      	orrs	r3, r2
 80029d8:	b21b      	sxth	r3, r3
 80029da:	b29a      	uxth	r2, r3
 80029dc:	4b06      	ldr	r3, [pc, #24]	; (80029f8 <HAL_UARTEx_RxEventCallback+0x1ac>)
 80029de:	83da      	strh	r2, [r3, #30]
//	Data[16] = RxData[35]<<8 | RxData[36];
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, SET);
 80029e0:	4b06      	ldr	r3, [pc, #24]	; (80029fc <HAL_UARTEx_RxEventCallback+0x1b0>)
 80029e2:	2201      	movs	r2, #1
 80029e4:	2180      	movs	r1, #128	; 0x80
 80029e6:	0018      	movs	r0, r3
 80029e8:	f001 fa32 	bl	8003e50 <HAL_GPIO_WritePin>

}
 80029ec:	46c0      	nop			; (mov r8, r8)
 80029ee:	46bd      	mov	sp, r7
 80029f0:	b002      	add	sp, #8
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	20000354 	.word	0x20000354
 80029f8:	2000039c 	.word	0x2000039c
 80029fc:	50000800 	.word	0x50000800

08002a00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a00:	b5b0      	push	{r4, r5, r7, lr}
 8002a02:	b09e      	sub	sp, #120	; 0x78
 8002a04:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a06:	f000 feab 	bl	8003760 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a0a:	f000 faab 	bl	8002f64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a0e:	f000 fbbd 	bl	800318c <MX_GPIO_Init>
  MX_USART4_UART_Init();
 8002a12:	f000 fb59 	bl	80030c8 <MX_USART4_UART_Init>
  MX_USART5_UART_Init();
 8002a16:	f000 fb89 	bl	800312c <MX_USART5_UART_Init>
  MX_I2C1_Init();
 8002a1a:	f000 fb15 	bl	8003048 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_UARTEx_ReceiveToIdle_IT(&huart4, RxData, 32);
 8002a1e:	49f5      	ldr	r1, [pc, #980]	; (8002df4 <main+0x3f4>)
 8002a20:	4bf5      	ldr	r3, [pc, #980]	; (8002df8 <main+0x3f8>)
 8002a22:	2220      	movs	r2, #32
 8002a24:	0018      	movs	r0, r3
 8002a26:	f004 fa2f 	bl	8006e88 <HAL_UARTEx_ReceiveToIdle_IT>

  TxData[0] = 0x01;  // slave address
 8002a2a:	4bf4      	ldr	r3, [pc, #976]	; (8002dfc <main+0x3fc>)
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	701a      	strb	r2, [r3, #0]
  TxData[1] = 0x03;  // Function code for Read Holding Registers
 8002a30:	4bf2      	ldr	r3, [pc, #968]	; (8002dfc <main+0x3fc>)
 8002a32:	2203      	movs	r2, #3
 8002a34:	705a      	strb	r2, [r3, #1]
   * The Register address ranges from 40001 - 50000
   * The register address we input can range from 0-9999 (0x00-0x270F)
   * Here 0 corresponds to the Address 40001 and 9999 corresponds to 50000
   * Although we can only read 125 registers sequentially at once
   */
  TxData[2] = 0x00;  //00
 8002a36:	4bf1      	ldr	r3, [pc, #964]	; (8002dfc <main+0x3fc>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	709a      	strb	r2, [r3, #2]
  TxData[3] = 0x61; // voltage current and power values done
 8002a3c:	4bef      	ldr	r3, [pc, #956]	; (8002dfc <main+0x3fc>)
 8002a3e:	2261      	movs	r2, #97	; 0x61
 8002a40:	70da      	strb	r2, [r3, #3]

//  TxData[2] = 0;
//  TxData[3] = 0x01;
  //The Register address will be 00000000 00000001 = 1 +30001 = 30002

  TxData[4] = 0x00;
 8002a42:	4bee      	ldr	r3, [pc, #952]	; (8002dfc <main+0x3fc>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	711a      	strb	r2, [r3, #4]
  TxData[5] = 0x0A; //meter will start fetching data from 0061H address to total 1f consecutive data from the next addresses.
 8002a48:	4bec      	ldr	r3, [pc, #944]	; (8002dfc <main+0x3fc>)
 8002a4a:	220a      	movs	r2, #10
 8002a4c:	715a      	strb	r2, [r3, #5]
  // no of registers to read will be 00000000 00000101 = 5 Registers = 10 Bytes

  uint16_t crc = crc16(TxData, 6);
 8002a4e:	2576      	movs	r5, #118	; 0x76
 8002a50:	197c      	adds	r4, r7, r5
 8002a52:	4bea      	ldr	r3, [pc, #936]	; (8002dfc <main+0x3fc>)
 8002a54:	2106      	movs	r1, #6
 8002a56:	0018      	movs	r0, r3
 8002a58:	f000 fc3c 	bl	80032d4 <crc16>
 8002a5c:	0003      	movs	r3, r0
 8002a5e:	8023      	strh	r3, [r4, #0]
  TxData[6] = crc&0xFF;   // CRC LOW
 8002a60:	0029      	movs	r1, r5
 8002a62:	187b      	adds	r3, r7, r1
 8002a64:	881b      	ldrh	r3, [r3, #0]
 8002a66:	b2da      	uxtb	r2, r3
 8002a68:	4be4      	ldr	r3, [pc, #912]	; (8002dfc <main+0x3fc>)
 8002a6a:	719a      	strb	r2, [r3, #6]
  TxData[7] = (crc>>8)&0xFF;  // CRC HIGH
 8002a6c:	187b      	adds	r3, r7, r1
 8002a6e:	881b      	ldrh	r3, [r3, #0]
 8002a70:	0a1b      	lsrs	r3, r3, #8
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	b2da      	uxtb	r2, r3
 8002a76:	4be1      	ldr	r3, [pc, #900]	; (8002dfc <main+0x3fc>)
 8002a78:	71da      	strb	r2, [r3, #7]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	sendData(TxData);
 8002a7a:	4be0      	ldr	r3, [pc, #896]	; (8002dfc <main+0x3fc>)
 8002a7c:	0018      	movs	r0, r3
 8002a7e:	f7ff fec3 	bl	8002808 <sendData>
	HAL_UARTEx_ReceiveToIdle_IT(&huart4, RxData, 32);
 8002a82:	49dc      	ldr	r1, [pc, #880]	; (8002df4 <main+0x3f4>)
 8002a84:	4bdc      	ldr	r3, [pc, #880]	; (8002df8 <main+0x3f8>)
 8002a86:	2220      	movs	r2, #32
 8002a88:	0018      	movs	r0, r3
 8002a8a:	f004 f9fd 	bl	8006e88 <HAL_UARTEx_ReceiveToIdle_IT>

	printf("***** Voltage Values *****\n");
 8002a8e:	4bdc      	ldr	r3, [pc, #880]	; (8002e00 <main+0x400>)
 8002a90:	0018      	movs	r0, r3
 8002a92:	f005 fa0b 	bl	8007eac <puts>
	uint16_t voltage1 = Data[0];  // for frequency 75 to 9 more data
 8002a96:	2174      	movs	r1, #116	; 0x74
 8002a98:	187b      	adds	r3, r7, r1
 8002a9a:	4ada      	ldr	r2, [pc, #872]	; (8002e04 <main+0x404>)
 8002a9c:	8812      	ldrh	r2, [r2, #0]
 8002a9e:	801a      	strh	r2, [r3, #0]
	int Value1 = (int)voltage1;   // Convert hexadecimal to integer
 8002aa0:	187b      	adds	r3, r7, r1
 8002aa2:	881b      	ldrh	r3, [r3, #0]
 8002aa4:	673b      	str	r3, [r7, #112]	; 0x70
	float floatValue1 = Value1 / 10.0;  // Divide by 100 to get float value
 8002aa6:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002aa8:	f7ff fc7a 	bl	80023a0 <__aeabi_i2d>
 8002aac:	2200      	movs	r2, #0
 8002aae:	4bd6      	ldr	r3, [pc, #856]	; (8002e08 <main+0x408>)
 8002ab0:	f7fe f9e4 	bl	8000e7c <__aeabi_ddiv>
 8002ab4:	0002      	movs	r2, r0
 8002ab6:	000b      	movs	r3, r1
 8002ab8:	0010      	movs	r0, r2
 8002aba:	0019      	movs	r1, r3
 8002abc:	f7ff fd0e 	bl	80024dc <__aeabi_d2f>
 8002ac0:	1c03      	adds	r3, r0, #0
 8002ac2:	66fb      	str	r3, [r7, #108]	; 0x6c
//	sprintf(buffer, "R_Phase Voltage: %.2f\r\n", floatValue1);
	sprintf(buffer, "R_Voltage: %.2f\r\n", floatValue1);
 8002ac4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8002ac6:	f7ff fcc1 	bl	800244c <__aeabi_f2d>
 8002aca:	0002      	movs	r2, r0
 8002acc:	000b      	movs	r3, r1
 8002ace:	49cf      	ldr	r1, [pc, #828]	; (8002e0c <main+0x40c>)
 8002ad0:	48cf      	ldr	r0, [pc, #828]	; (8002e10 <main+0x410>)
 8002ad2:	f005 f9f5 	bl	8007ec0 <siprintf>
	HAL_UART_Transmit(&huart5, (uint8_t *)buffer, strlen(buffer), 100);  // Send the string over UART
 8002ad6:	4bce      	ldr	r3, [pc, #824]	; (8002e10 <main+0x410>)
 8002ad8:	0018      	movs	r0, r3
 8002ada:	f7fd fb15 	bl	8000108 <strlen>
 8002ade:	0003      	movs	r3, r0
 8002ae0:	b29a      	uxth	r2, r3
 8002ae2:	49cb      	ldr	r1, [pc, #812]	; (8002e10 <main+0x410>)
 8002ae4:	48cb      	ldr	r0, [pc, #812]	; (8002e14 <main+0x414>)
 8002ae6:	2364      	movs	r3, #100	; 0x64
 8002ae8:	f002 fe24 	bl	8005734 <HAL_UART_Transmit>
//	HAL_I2C_Master_Transmit(&hi2c1, 0x39<<1, (uint8_t *)buffer, strlen(buffer), 100);
	sprintf(buffer, "R_Voltage: %.2f", floatValue1);
 8002aec:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8002aee:	f7ff fcad 	bl	800244c <__aeabi_f2d>
 8002af2:	0002      	movs	r2, r0
 8002af4:	000b      	movs	r3, r1
 8002af6:	49c8      	ldr	r1, [pc, #800]	; (8002e18 <main+0x418>)
 8002af8:	48c5      	ldr	r0, [pc, #788]	; (8002e10 <main+0x410>)
 8002afa:	f005 f9e1 	bl	8007ec0 <siprintf>
	lcd_init();
 8002afe:	f7ff fe19 	bl	8002734 <lcd_init>
	lcd_send_cmd(0x80|0x00);
 8002b02:	2080      	movs	r0, #128	; 0x80
 8002b04:	f7ff fd9a 	bl	800263c <lcd_send_cmd>
	HAL_Delay(10);
 8002b08:	200a      	movs	r0, #10
 8002b0a:	f000 fe99 	bl	8003840 <HAL_Delay>
	lcd_send_string(buffer);
 8002b0e:	4bc0      	ldr	r3, [pc, #768]	; (8002e10 <main+0x410>)
 8002b10:	0018      	movs	r0, r3
 8002b12:	f7ff fe4d 	bl	80027b0 <lcd_send_string>
	HAL_Delay(100);
 8002b16:	2064      	movs	r0, #100	; 0x64
 8002b18:	f000 fe92 	bl	8003840 <HAL_Delay>

	uint16_t voltage2 = Data[1];
 8002b1c:	216a      	movs	r1, #106	; 0x6a
 8002b1e:	187b      	adds	r3, r7, r1
 8002b20:	4ab8      	ldr	r2, [pc, #736]	; (8002e04 <main+0x404>)
 8002b22:	8852      	ldrh	r2, [r2, #2]
 8002b24:	801a      	strh	r2, [r3, #0]
	int Value2 = (int)voltage2;
 8002b26:	187b      	adds	r3, r7, r1
 8002b28:	881b      	ldrh	r3, [r3, #0]
 8002b2a:	667b      	str	r3, [r7, #100]	; 0x64
	float floatValue2 = Value2 / 10.0;
 8002b2c:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8002b2e:	f7ff fc37 	bl	80023a0 <__aeabi_i2d>
 8002b32:	2200      	movs	r2, #0
 8002b34:	4bb4      	ldr	r3, [pc, #720]	; (8002e08 <main+0x408>)
 8002b36:	f7fe f9a1 	bl	8000e7c <__aeabi_ddiv>
 8002b3a:	0002      	movs	r2, r0
 8002b3c:	000b      	movs	r3, r1
 8002b3e:	0010      	movs	r0, r2
 8002b40:	0019      	movs	r1, r3
 8002b42:	f7ff fccb 	bl	80024dc <__aeabi_d2f>
 8002b46:	1c03      	adds	r3, r0, #0
 8002b48:	663b      	str	r3, [r7, #96]	; 0x60
//	sprintf(buffer, "Y_Phase Voltage: %.2f\r\n", floatValue2);
	sprintf(buffer, "Y_Voltage: %.2f\r\n", floatValue2);
 8002b4a:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8002b4c:	f7ff fc7e 	bl	800244c <__aeabi_f2d>
 8002b50:	0002      	movs	r2, r0
 8002b52:	000b      	movs	r3, r1
 8002b54:	49b1      	ldr	r1, [pc, #708]	; (8002e1c <main+0x41c>)
 8002b56:	48ae      	ldr	r0, [pc, #696]	; (8002e10 <main+0x410>)
 8002b58:	f005 f9b2 	bl	8007ec0 <siprintf>
	HAL_UART_Transmit(&huart5, (uint8_t *)buffer, strlen(buffer), 100);
 8002b5c:	4bac      	ldr	r3, [pc, #688]	; (8002e10 <main+0x410>)
 8002b5e:	0018      	movs	r0, r3
 8002b60:	f7fd fad2 	bl	8000108 <strlen>
 8002b64:	0003      	movs	r3, r0
 8002b66:	b29a      	uxth	r2, r3
 8002b68:	49a9      	ldr	r1, [pc, #676]	; (8002e10 <main+0x410>)
 8002b6a:	48aa      	ldr	r0, [pc, #680]	; (8002e14 <main+0x414>)
 8002b6c:	2364      	movs	r3, #100	; 0x64
 8002b6e:	f002 fde1 	bl	8005734 <HAL_UART_Transmit>
//	HAL_I2C_Master_Transmit(&hi2c1, 0x39<<1, (uint8_t *)buffer, strlen(buffer), 100);
	sprintf(buffer, "Y_Voltage: %.2f", floatValue2);
 8002b72:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8002b74:	f7ff fc6a 	bl	800244c <__aeabi_f2d>
 8002b78:	0002      	movs	r2, r0
 8002b7a:	000b      	movs	r3, r1
 8002b7c:	49a8      	ldr	r1, [pc, #672]	; (8002e20 <main+0x420>)
 8002b7e:	48a4      	ldr	r0, [pc, #656]	; (8002e10 <main+0x410>)
 8002b80:	f005 f99e 	bl	8007ec0 <siprintf>
	lcd_send_cmd(0x80|0x40);
 8002b84:	20c0      	movs	r0, #192	; 0xc0
 8002b86:	f7ff fd59 	bl	800263c <lcd_send_cmd>
	HAL_Delay(10);
 8002b8a:	200a      	movs	r0, #10
 8002b8c:	f000 fe58 	bl	8003840 <HAL_Delay>
	lcd_send_string(buffer);
 8002b90:	4b9f      	ldr	r3, [pc, #636]	; (8002e10 <main+0x410>)
 8002b92:	0018      	movs	r0, r3
 8002b94:	f7ff fe0c 	bl	80027b0 <lcd_send_string>
	HAL_Delay(100);
 8002b98:	2064      	movs	r0, #100	; 0x64
 8002b9a:	f000 fe51 	bl	8003840 <HAL_Delay>

	uint16_t voltage3 = Data[2];
 8002b9e:	215e      	movs	r1, #94	; 0x5e
 8002ba0:	187b      	adds	r3, r7, r1
 8002ba2:	4a98      	ldr	r2, [pc, #608]	; (8002e04 <main+0x404>)
 8002ba4:	8892      	ldrh	r2, [r2, #4]
 8002ba6:	801a      	strh	r2, [r3, #0]
	int Value3 = (int)voltage3;
 8002ba8:	187b      	adds	r3, r7, r1
 8002baa:	881b      	ldrh	r3, [r3, #0]
 8002bac:	65bb      	str	r3, [r7, #88]	; 0x58
	float floatValue3 = Value3 / 10.0;
 8002bae:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8002bb0:	f7ff fbf6 	bl	80023a0 <__aeabi_i2d>
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	4b94      	ldr	r3, [pc, #592]	; (8002e08 <main+0x408>)
 8002bb8:	f7fe f960 	bl	8000e7c <__aeabi_ddiv>
 8002bbc:	0002      	movs	r2, r0
 8002bbe:	000b      	movs	r3, r1
 8002bc0:	0010      	movs	r0, r2
 8002bc2:	0019      	movs	r1, r3
 8002bc4:	f7ff fc8a 	bl	80024dc <__aeabi_d2f>
 8002bc8:	1c03      	adds	r3, r0, #0
 8002bca:	657b      	str	r3, [r7, #84]	; 0x54
//	sprintf(buffer, "B_Phase Voltage: %.2f\r\n", floatValue3);
	sprintf(buffer, "B_Voltage: %.2f\r\n", floatValue3);
 8002bcc:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8002bce:	f7ff fc3d 	bl	800244c <__aeabi_f2d>
 8002bd2:	0002      	movs	r2, r0
 8002bd4:	000b      	movs	r3, r1
 8002bd6:	4993      	ldr	r1, [pc, #588]	; (8002e24 <main+0x424>)
 8002bd8:	488d      	ldr	r0, [pc, #564]	; (8002e10 <main+0x410>)
 8002bda:	f005 f971 	bl	8007ec0 <siprintf>
	HAL_UART_Transmit(&huart5, (uint8_t *)buffer, strlen(buffer), 100);
 8002bde:	4b8c      	ldr	r3, [pc, #560]	; (8002e10 <main+0x410>)
 8002be0:	0018      	movs	r0, r3
 8002be2:	f7fd fa91 	bl	8000108 <strlen>
 8002be6:	0003      	movs	r3, r0
 8002be8:	b29a      	uxth	r2, r3
 8002bea:	4989      	ldr	r1, [pc, #548]	; (8002e10 <main+0x410>)
 8002bec:	4889      	ldr	r0, [pc, #548]	; (8002e14 <main+0x414>)
 8002bee:	2364      	movs	r3, #100	; 0x64
 8002bf0:	f002 fda0 	bl	8005734 <HAL_UART_Transmit>
//	HAL_I2C_Master_Transmit(&hi2c1, 0x39<<1, (uint8_t *)buffer, strlen(buffer), 100);
	sprintf(buffer, "B_Voltage: %.2f", floatValue3);
 8002bf4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8002bf6:	f7ff fc29 	bl	800244c <__aeabi_f2d>
 8002bfa:	0002      	movs	r2, r0
 8002bfc:	000b      	movs	r3, r1
 8002bfe:	498a      	ldr	r1, [pc, #552]	; (8002e28 <main+0x428>)
 8002c00:	4883      	ldr	r0, [pc, #524]	; (8002e10 <main+0x410>)
 8002c02:	f005 f95d 	bl	8007ec0 <siprintf>
	lcd_send_cmd(0x80|0x14);
 8002c06:	2094      	movs	r0, #148	; 0x94
 8002c08:	f7ff fd18 	bl	800263c <lcd_send_cmd>
	HAL_Delay(10);
 8002c0c:	200a      	movs	r0, #10
 8002c0e:	f000 fe17 	bl	8003840 <HAL_Delay>
	lcd_send_string(buffer);
 8002c12:	4b7f      	ldr	r3, [pc, #508]	; (8002e10 <main+0x410>)
 8002c14:	0018      	movs	r0, r3
 8002c16:	f7ff fdcb 	bl	80027b0 <lcd_send_string>
	HAL_Delay(100);
 8002c1a:	2064      	movs	r0, #100	; 0x64
 8002c1c:	f000 fe10 	bl	8003840 <HAL_Delay>

	printf("\n");
 8002c20:	200a      	movs	r0, #10
 8002c22:	f005 f8e3 	bl	8007dec <putchar>
	printf("***** Current Values *****\n");
 8002c26:	4b81      	ldr	r3, [pc, #516]	; (8002e2c <main+0x42c>)
 8002c28:	0018      	movs	r0, r3
 8002c2a:	f005 f93f 	bl	8007eac <puts>

	uint16_t current_1 = Data[3];
 8002c2e:	2152      	movs	r1, #82	; 0x52
 8002c30:	187b      	adds	r3, r7, r1
 8002c32:	4a74      	ldr	r2, [pc, #464]	; (8002e04 <main+0x404>)
 8002c34:	88d2      	ldrh	r2, [r2, #6]
 8002c36:	801a      	strh	r2, [r3, #0]
	int Value4 = (int)current_1;
 8002c38:	187b      	adds	r3, r7, r1
 8002c3a:	881b      	ldrh	r3, [r3, #0]
 8002c3c:	64fb      	str	r3, [r7, #76]	; 0x4c
	float floatValue4 = Value4 / 100.0;
 8002c3e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002c40:	f7ff fbae 	bl	80023a0 <__aeabi_i2d>
 8002c44:	2200      	movs	r2, #0
 8002c46:	4b7a      	ldr	r3, [pc, #488]	; (8002e30 <main+0x430>)
 8002c48:	f7fe f918 	bl	8000e7c <__aeabi_ddiv>
 8002c4c:	0002      	movs	r2, r0
 8002c4e:	000b      	movs	r3, r1
 8002c50:	0010      	movs	r0, r2
 8002c52:	0019      	movs	r1, r3
 8002c54:	f7ff fc42 	bl	80024dc <__aeabi_d2f>
 8002c58:	1c03      	adds	r3, r0, #0
 8002c5a:	64bb      	str	r3, [r7, #72]	; 0x48
//	sprintf(buffer, "R_Phase Current: %.2f\r\n", floatValue4);
	sprintf(buffer, "R_Current: %.2f\r\n", floatValue4);
 8002c5c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002c5e:	f7ff fbf5 	bl	800244c <__aeabi_f2d>
 8002c62:	0002      	movs	r2, r0
 8002c64:	000b      	movs	r3, r1
 8002c66:	4973      	ldr	r1, [pc, #460]	; (8002e34 <main+0x434>)
 8002c68:	4869      	ldr	r0, [pc, #420]	; (8002e10 <main+0x410>)
 8002c6a:	f005 f929 	bl	8007ec0 <siprintf>
	HAL_UART_Transmit(&huart5, (uint8_t *)buffer, strlen(buffer), 100);
 8002c6e:	4b68      	ldr	r3, [pc, #416]	; (8002e10 <main+0x410>)
 8002c70:	0018      	movs	r0, r3
 8002c72:	f7fd fa49 	bl	8000108 <strlen>
 8002c76:	0003      	movs	r3, r0
 8002c78:	b29a      	uxth	r2, r3
 8002c7a:	4965      	ldr	r1, [pc, #404]	; (8002e10 <main+0x410>)
 8002c7c:	4865      	ldr	r0, [pc, #404]	; (8002e14 <main+0x414>)
 8002c7e:	2364      	movs	r3, #100	; 0x64
 8002c80:	f002 fd58 	bl	8005734 <HAL_UART_Transmit>
//	HAL_I2C_Master_Transmit(&hi2c1, 0x39<<1, (uint8_t *)buffer, strlen(buffer), 100);
	sprintf(buffer, "R_Current: %.2f", floatValue4);
 8002c84:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002c86:	f7ff fbe1 	bl	800244c <__aeabi_f2d>
 8002c8a:	0002      	movs	r2, r0
 8002c8c:	000b      	movs	r3, r1
 8002c8e:	496a      	ldr	r1, [pc, #424]	; (8002e38 <main+0x438>)
 8002c90:	485f      	ldr	r0, [pc, #380]	; (8002e10 <main+0x410>)
 8002c92:	f005 f915 	bl	8007ec0 <siprintf>
	lcd_send_cmd(0x80|0x54);
 8002c96:	20d4      	movs	r0, #212	; 0xd4
 8002c98:	f7ff fcd0 	bl	800263c <lcd_send_cmd>
	HAL_Delay(10);
 8002c9c:	200a      	movs	r0, #10
 8002c9e:	f000 fdcf 	bl	8003840 <HAL_Delay>
	lcd_send_string(buffer);
 8002ca2:	4b5b      	ldr	r3, [pc, #364]	; (8002e10 <main+0x410>)
 8002ca4:	0018      	movs	r0, r3
 8002ca6:	f7ff fd83 	bl	80027b0 <lcd_send_string>
	HAL_Delay(100);
 8002caa:	2064      	movs	r0, #100	; 0x64
 8002cac:	f000 fdc8 	bl	8003840 <HAL_Delay>


	uint16_t current_2 = Data[4];
 8002cb0:	2146      	movs	r1, #70	; 0x46
 8002cb2:	187b      	adds	r3, r7, r1
 8002cb4:	4a53      	ldr	r2, [pc, #332]	; (8002e04 <main+0x404>)
 8002cb6:	8912      	ldrh	r2, [r2, #8]
 8002cb8:	801a      	strh	r2, [r3, #0]
	int Value5 = (int)current_2;
 8002cba:	187b      	adds	r3, r7, r1
 8002cbc:	881b      	ldrh	r3, [r3, #0]
 8002cbe:	643b      	str	r3, [r7, #64]	; 0x40
	float floatValue5 = Value5 / 100.0;
 8002cc0:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002cc2:	f7ff fb6d 	bl	80023a0 <__aeabi_i2d>
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	4b59      	ldr	r3, [pc, #356]	; (8002e30 <main+0x430>)
 8002cca:	f7fe f8d7 	bl	8000e7c <__aeabi_ddiv>
 8002cce:	0002      	movs	r2, r0
 8002cd0:	000b      	movs	r3, r1
 8002cd2:	0010      	movs	r0, r2
 8002cd4:	0019      	movs	r1, r3
 8002cd6:	f7ff fc01 	bl	80024dc <__aeabi_d2f>
 8002cda:	1c03      	adds	r3, r0, #0
 8002cdc:	63fb      	str	r3, [r7, #60]	; 0x3c
	sprintf(buffer, "Y_Phase Current: %.2f\r\n", floatValue5);
 8002cde:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002ce0:	f7ff fbb4 	bl	800244c <__aeabi_f2d>
 8002ce4:	0002      	movs	r2, r0
 8002ce6:	000b      	movs	r3, r1
 8002ce8:	4954      	ldr	r1, [pc, #336]	; (8002e3c <main+0x43c>)
 8002cea:	4849      	ldr	r0, [pc, #292]	; (8002e10 <main+0x410>)
 8002cec:	f005 f8e8 	bl	8007ec0 <siprintf>
	HAL_UART_Transmit(&huart5, (uint8_t *)buffer, strlen(buffer), 100);
 8002cf0:	4b47      	ldr	r3, [pc, #284]	; (8002e10 <main+0x410>)
 8002cf2:	0018      	movs	r0, r3
 8002cf4:	f7fd fa08 	bl	8000108 <strlen>
 8002cf8:	0003      	movs	r3, r0
 8002cfa:	b29a      	uxth	r2, r3
 8002cfc:	4944      	ldr	r1, [pc, #272]	; (8002e10 <main+0x410>)
 8002cfe:	4845      	ldr	r0, [pc, #276]	; (8002e14 <main+0x414>)
 8002d00:	2364      	movs	r3, #100	; 0x64
 8002d02:	f002 fd17 	bl	8005734 <HAL_UART_Transmit>
//	HAL_I2C_Master_Transmit(&hi2c1, 0x39<<1, (uint8_t *)buffer, strlen(buffer), 100);

	uint16_t current_3 = Data[5];
 8002d06:	213a      	movs	r1, #58	; 0x3a
 8002d08:	187b      	adds	r3, r7, r1
 8002d0a:	4a3e      	ldr	r2, [pc, #248]	; (8002e04 <main+0x404>)
 8002d0c:	8952      	ldrh	r2, [r2, #10]
 8002d0e:	801a      	strh	r2, [r3, #0]
	int Value6 = (int)current_3;
 8002d10:	187b      	adds	r3, r7, r1
 8002d12:	881b      	ldrh	r3, [r3, #0]
 8002d14:	637b      	str	r3, [r7, #52]	; 0x34
	float floatValue6 = Value6 / 100.0;
 8002d16:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002d18:	f7ff fb42 	bl	80023a0 <__aeabi_i2d>
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	4b44      	ldr	r3, [pc, #272]	; (8002e30 <main+0x430>)
 8002d20:	f7fe f8ac 	bl	8000e7c <__aeabi_ddiv>
 8002d24:	0002      	movs	r2, r0
 8002d26:	000b      	movs	r3, r1
 8002d28:	0010      	movs	r0, r2
 8002d2a:	0019      	movs	r1, r3
 8002d2c:	f7ff fbd6 	bl	80024dc <__aeabi_d2f>
 8002d30:	1c03      	adds	r3, r0, #0
 8002d32:	633b      	str	r3, [r7, #48]	; 0x30
	sprintf(buffer, "B_Phase Current: %.2f\r\n", floatValue6);
 8002d34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d36:	f7ff fb89 	bl	800244c <__aeabi_f2d>
 8002d3a:	0002      	movs	r2, r0
 8002d3c:	000b      	movs	r3, r1
 8002d3e:	4940      	ldr	r1, [pc, #256]	; (8002e40 <main+0x440>)
 8002d40:	4833      	ldr	r0, [pc, #204]	; (8002e10 <main+0x410>)
 8002d42:	f005 f8bd 	bl	8007ec0 <siprintf>
	HAL_UART_Transmit(&huart5, (uint8_t *)buffer, strlen(buffer), 100);
 8002d46:	4b32      	ldr	r3, [pc, #200]	; (8002e10 <main+0x410>)
 8002d48:	0018      	movs	r0, r3
 8002d4a:	f7fd f9dd 	bl	8000108 <strlen>
 8002d4e:	0003      	movs	r3, r0
 8002d50:	b29a      	uxth	r2, r3
 8002d52:	492f      	ldr	r1, [pc, #188]	; (8002e10 <main+0x410>)
 8002d54:	482f      	ldr	r0, [pc, #188]	; (8002e14 <main+0x414>)
 8002d56:	2364      	movs	r3, #100	; 0x64
 8002d58:	f002 fcec 	bl	8005734 <HAL_UART_Transmit>
//	HAL_I2C_Master_Transmit(&hi2c1, 0x39<<1, (uint8_t *)buffer, strlen(buffer), 100);

	printf("\n");
 8002d5c:	200a      	movs	r0, #10
 8002d5e:	f005 f845 	bl	8007dec <putchar>
	printf("***** Power Values *****\n");
 8002d62:	4b38      	ldr	r3, [pc, #224]	; (8002e44 <main+0x444>)
 8002d64:	0018      	movs	r0, r3
 8002d66:	f005 f8a1 	bl	8007eac <puts>

	uint16_t Active_power_1 = Data[6];
 8002d6a:	212e      	movs	r1, #46	; 0x2e
 8002d6c:	187b      	adds	r3, r7, r1
 8002d6e:	4a25      	ldr	r2, [pc, #148]	; (8002e04 <main+0x404>)
 8002d70:	8992      	ldrh	r2, [r2, #12]
 8002d72:	801a      	strh	r2, [r3, #0]
	int Value7 = (int)Active_power_1;
 8002d74:	187b      	adds	r3, r7, r1
 8002d76:	881b      	ldrh	r3, [r3, #0]
 8002d78:	62bb      	str	r3, [r7, #40]	; 0x28
	float floatValue7 = Value7 / 1000.0;
 8002d7a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002d7c:	f7ff fb10 	bl	80023a0 <__aeabi_i2d>
 8002d80:	2200      	movs	r2, #0
 8002d82:	4b31      	ldr	r3, [pc, #196]	; (8002e48 <main+0x448>)
 8002d84:	f7fe f87a 	bl	8000e7c <__aeabi_ddiv>
 8002d88:	0002      	movs	r2, r0
 8002d8a:	000b      	movs	r3, r1
 8002d8c:	0010      	movs	r0, r2
 8002d8e:	0019      	movs	r1, r3
 8002d90:	f7ff fba4 	bl	80024dc <__aeabi_d2f>
 8002d94:	1c03      	adds	r3, r0, #0
 8002d96:	627b      	str	r3, [r7, #36]	; 0x24
	sprintf(buffer, "R_Phase Power: %.2f\r\n", floatValue7);
 8002d98:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002d9a:	f7ff fb57 	bl	800244c <__aeabi_f2d>
 8002d9e:	0002      	movs	r2, r0
 8002da0:	000b      	movs	r3, r1
 8002da2:	492a      	ldr	r1, [pc, #168]	; (8002e4c <main+0x44c>)
 8002da4:	481a      	ldr	r0, [pc, #104]	; (8002e10 <main+0x410>)
 8002da6:	f005 f88b 	bl	8007ec0 <siprintf>
	HAL_UART_Transmit(&huart5, (uint8_t *)buffer, strlen(buffer), 100);
 8002daa:	4b19      	ldr	r3, [pc, #100]	; (8002e10 <main+0x410>)
 8002dac:	0018      	movs	r0, r3
 8002dae:	f7fd f9ab 	bl	8000108 <strlen>
 8002db2:	0003      	movs	r3, r0
 8002db4:	b29a      	uxth	r2, r3
 8002db6:	4916      	ldr	r1, [pc, #88]	; (8002e10 <main+0x410>)
 8002db8:	4816      	ldr	r0, [pc, #88]	; (8002e14 <main+0x414>)
 8002dba:	2364      	movs	r3, #100	; 0x64
 8002dbc:	f002 fcba 	bl	8005734 <HAL_UART_Transmit>
//	HAL_I2C_Master_Transmit(&hi2c1, 0x39<<1, (uint8_t *)buffer, strlen(buffer), 100);

	uint16_t Active_power_2 = Data[7];
 8002dc0:	2122      	movs	r1, #34	; 0x22
 8002dc2:	187b      	adds	r3, r7, r1
 8002dc4:	4a0f      	ldr	r2, [pc, #60]	; (8002e04 <main+0x404>)
 8002dc6:	89d2      	ldrh	r2, [r2, #14]
 8002dc8:	801a      	strh	r2, [r3, #0]
	int Value8 = (int)Active_power_2;
 8002dca:	187b      	adds	r3, r7, r1
 8002dcc:	881b      	ldrh	r3, [r3, #0]
 8002dce:	61fb      	str	r3, [r7, #28]
	float floatValue8 = Value8 / 1000.0;
 8002dd0:	69f8      	ldr	r0, [r7, #28]
 8002dd2:	f7ff fae5 	bl	80023a0 <__aeabi_i2d>
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	4b1b      	ldr	r3, [pc, #108]	; (8002e48 <main+0x448>)
 8002dda:	f7fe f84f 	bl	8000e7c <__aeabi_ddiv>
 8002dde:	0002      	movs	r2, r0
 8002de0:	000b      	movs	r3, r1
 8002de2:	0010      	movs	r0, r2
 8002de4:	0019      	movs	r1, r3
 8002de6:	f7ff fb79 	bl	80024dc <__aeabi_d2f>
 8002dea:	1c03      	adds	r3, r0, #0
 8002dec:	61bb      	str	r3, [r7, #24]
	sprintf(buffer, "Y_Phase Power: %.2f\r\n", floatValue8);
 8002dee:	69b8      	ldr	r0, [r7, #24]
 8002df0:	e02e      	b.n	8002e50 <main+0x450>
 8002df2:	46c0      	nop			; (mov r8, r8)
 8002df4:	20000354 	.word	0x20000354
 8002df8:	20000244 	.word	0x20000244
 8002dfc:	20000394 	.word	0x20000394
 8002e00:	0800b9d8 	.word	0x0800b9d8
 8002e04:	2000039c 	.word	0x2000039c
 8002e08:	40240000 	.word	0x40240000
 8002e0c:	0800b9f4 	.word	0x0800b9f4
 8002e10:	200003bc 	.word	0x200003bc
 8002e14:	200002cc 	.word	0x200002cc
 8002e18:	0800ba08 	.word	0x0800ba08
 8002e1c:	0800ba18 	.word	0x0800ba18
 8002e20:	0800ba2c 	.word	0x0800ba2c
 8002e24:	0800ba3c 	.word	0x0800ba3c
 8002e28:	0800ba50 	.word	0x0800ba50
 8002e2c:	0800ba60 	.word	0x0800ba60
 8002e30:	40590000 	.word	0x40590000
 8002e34:	0800ba7c 	.word	0x0800ba7c
 8002e38:	0800ba90 	.word	0x0800ba90
 8002e3c:	0800baa0 	.word	0x0800baa0
 8002e40:	0800bab8 	.word	0x0800bab8
 8002e44:	0800bad0 	.word	0x0800bad0
 8002e48:	408f4000 	.word	0x408f4000
 8002e4c:	0800baec 	.word	0x0800baec
 8002e50:	f7ff fafc 	bl	800244c <__aeabi_f2d>
 8002e54:	0002      	movs	r2, r0
 8002e56:	000b      	movs	r3, r1
 8002e58:	4939      	ldr	r1, [pc, #228]	; (8002f40 <main+0x540>)
 8002e5a:	483a      	ldr	r0, [pc, #232]	; (8002f44 <main+0x544>)
 8002e5c:	f005 f830 	bl	8007ec0 <siprintf>
	HAL_UART_Transmit(&huart5, (uint8_t *)buffer, strlen(buffer), 100);
 8002e60:	4b38      	ldr	r3, [pc, #224]	; (8002f44 <main+0x544>)
 8002e62:	0018      	movs	r0, r3
 8002e64:	f7fd f950 	bl	8000108 <strlen>
 8002e68:	0003      	movs	r3, r0
 8002e6a:	b29a      	uxth	r2, r3
 8002e6c:	4935      	ldr	r1, [pc, #212]	; (8002f44 <main+0x544>)
 8002e6e:	4836      	ldr	r0, [pc, #216]	; (8002f48 <main+0x548>)
 8002e70:	2364      	movs	r3, #100	; 0x64
 8002e72:	f002 fc5f 	bl	8005734 <HAL_UART_Transmit>
//	HAL_I2C_Master_Transmit(&hi2c1, 0x39<<1, (uint8_t *)buffer, strlen(buffer), 100);

	uint16_t Active_power_3 = Data[8];
 8002e76:	2116      	movs	r1, #22
 8002e78:	187b      	adds	r3, r7, r1
 8002e7a:	4a34      	ldr	r2, [pc, #208]	; (8002f4c <main+0x54c>)
 8002e7c:	8a12      	ldrh	r2, [r2, #16]
 8002e7e:	801a      	strh	r2, [r3, #0]
	int Value9 = (int)Active_power_3;
 8002e80:	187b      	adds	r3, r7, r1
 8002e82:	881b      	ldrh	r3, [r3, #0]
 8002e84:	613b      	str	r3, [r7, #16]
	float floatValue9 = Value9 / 1000.0;
 8002e86:	6938      	ldr	r0, [r7, #16]
 8002e88:	f7ff fa8a 	bl	80023a0 <__aeabi_i2d>
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	4b30      	ldr	r3, [pc, #192]	; (8002f50 <main+0x550>)
 8002e90:	f7fd fff4 	bl	8000e7c <__aeabi_ddiv>
 8002e94:	0002      	movs	r2, r0
 8002e96:	000b      	movs	r3, r1
 8002e98:	0010      	movs	r0, r2
 8002e9a:	0019      	movs	r1, r3
 8002e9c:	f7ff fb1e 	bl	80024dc <__aeabi_d2f>
 8002ea0:	1c03      	adds	r3, r0, #0
 8002ea2:	60fb      	str	r3, [r7, #12]
	sprintf(buffer, "B_Phase Power: %.2f\r\n", floatValue9);
 8002ea4:	68f8      	ldr	r0, [r7, #12]
 8002ea6:	f7ff fad1 	bl	800244c <__aeabi_f2d>
 8002eaa:	0002      	movs	r2, r0
 8002eac:	000b      	movs	r3, r1
 8002eae:	4929      	ldr	r1, [pc, #164]	; (8002f54 <main+0x554>)
 8002eb0:	4824      	ldr	r0, [pc, #144]	; (8002f44 <main+0x544>)
 8002eb2:	f005 f805 	bl	8007ec0 <siprintf>
	HAL_UART_Transmit(&huart5, (uint8_t *)buffer, strlen(buffer), 100);
 8002eb6:	4b23      	ldr	r3, [pc, #140]	; (8002f44 <main+0x544>)
 8002eb8:	0018      	movs	r0, r3
 8002eba:	f7fd f925 	bl	8000108 <strlen>
 8002ebe:	0003      	movs	r3, r0
 8002ec0:	b29a      	uxth	r2, r3
 8002ec2:	4920      	ldr	r1, [pc, #128]	; (8002f44 <main+0x544>)
 8002ec4:	4820      	ldr	r0, [pc, #128]	; (8002f48 <main+0x548>)
 8002ec6:	2364      	movs	r3, #100	; 0x64
 8002ec8:	f002 fc34 	bl	8005734 <HAL_UART_Transmit>
//	HAL_I2C_Master_Transmit(&hi2c1, 0x39<<1, (uint8_t *)buffer, strlen(buffer), 100);

	printf("\n");
 8002ecc:	200a      	movs	r0, #10
 8002ece:	f004 ff8d 	bl	8007dec <putchar>
	printf("***** Total Power Values *****\n");
 8002ed2:	4b21      	ldr	r3, [pc, #132]	; (8002f58 <main+0x558>)
 8002ed4:	0018      	movs	r0, r3
 8002ed6:	f004 ffe9 	bl	8007eac <puts>

	uint16_t Total_power = Data[9];
 8002eda:	210a      	movs	r1, #10
 8002edc:	187b      	adds	r3, r7, r1
 8002ede:	4a1b      	ldr	r2, [pc, #108]	; (8002f4c <main+0x54c>)
 8002ee0:	8a52      	ldrh	r2, [r2, #18]
 8002ee2:	801a      	strh	r2, [r3, #0]
	int Value10 = (int)Total_power;
 8002ee4:	187b      	adds	r3, r7, r1
 8002ee6:	881b      	ldrh	r3, [r3, #0]
 8002ee8:	607b      	str	r3, [r7, #4]
	float floatValue10 = Value10 / 1000.0;
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	f7ff fa58 	bl	80023a0 <__aeabi_i2d>
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	4b17      	ldr	r3, [pc, #92]	; (8002f50 <main+0x550>)
 8002ef4:	f7fd ffc2 	bl	8000e7c <__aeabi_ddiv>
 8002ef8:	0002      	movs	r2, r0
 8002efa:	000b      	movs	r3, r1
 8002efc:	0010      	movs	r0, r2
 8002efe:	0019      	movs	r1, r3
 8002f00:	f7ff faec 	bl	80024dc <__aeabi_d2f>
 8002f04:	1c03      	adds	r3, r0, #0
 8002f06:	603b      	str	r3, [r7, #0]
	sprintf(buffer, "Total_Active Power: %.2f\r\n", floatValue10);
 8002f08:	6838      	ldr	r0, [r7, #0]
 8002f0a:	f7ff fa9f 	bl	800244c <__aeabi_f2d>
 8002f0e:	0002      	movs	r2, r0
 8002f10:	000b      	movs	r3, r1
 8002f12:	4912      	ldr	r1, [pc, #72]	; (8002f5c <main+0x55c>)
 8002f14:	480b      	ldr	r0, [pc, #44]	; (8002f44 <main+0x544>)
 8002f16:	f004 ffd3 	bl	8007ec0 <siprintf>
	HAL_UART_Transmit(&huart5, (uint8_t *)buffer, strlen(buffer), 100);
 8002f1a:	4b0a      	ldr	r3, [pc, #40]	; (8002f44 <main+0x544>)
 8002f1c:	0018      	movs	r0, r3
 8002f1e:	f7fd f8f3 	bl	8000108 <strlen>
 8002f22:	0003      	movs	r3, r0
 8002f24:	b29a      	uxth	r2, r3
 8002f26:	4907      	ldr	r1, [pc, #28]	; (8002f44 <main+0x544>)
 8002f28:	4807      	ldr	r0, [pc, #28]	; (8002f48 <main+0x548>)
 8002f2a:	2364      	movs	r3, #100	; 0x64
 8002f2c:	f002 fc02 	bl	8005734 <HAL_UART_Transmit>
//	HAL_I2C_Master_Transmit(&hi2c1, 0x39<<1, (uint8_t *)buffer, strlen(buffer), 100);

	printf("\n\n\n");
 8002f30:	4b0b      	ldr	r3, [pc, #44]	; (8002f60 <main+0x560>)
 8002f32:	0018      	movs	r0, r3
 8002f34:	f004 ffba 	bl	8007eac <puts>
//	float floatValue3 = Value3 / 10.0;
//	sprintf(buffer, "LB-LR_Voltage Value: %.2f\r\n", floatValue3);
//	HAL_UART_Transmit(&huart5, (uint8_t *)buffer, strlen(buffer), 100);
//	printf("\n");

	HAL_Delay(200); // Add a delay for demonstration purposes
 8002f38:	20c8      	movs	r0, #200	; 0xc8
 8002f3a:	f000 fc81 	bl	8003840 <HAL_Delay>
  {
 8002f3e:	e59c      	b.n	8002a7a <main+0x7a>
 8002f40:	0800bb04 	.word	0x0800bb04
 8002f44:	200003bc 	.word	0x200003bc
 8002f48:	200002cc 	.word	0x200002cc
 8002f4c:	2000039c 	.word	0x2000039c
 8002f50:	408f4000 	.word	0x408f4000
 8002f54:	0800bb1c 	.word	0x0800bb1c
 8002f58:	0800bb34 	.word	0x0800bb34
 8002f5c:	0800bb54 	.word	0x0800bb54
 8002f60:	0800bb70 	.word	0x0800bb70

08002f64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f64:	b590      	push	{r4, r7, lr}
 8002f66:	b09f      	sub	sp, #124	; 0x7c
 8002f68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f6a:	2440      	movs	r4, #64	; 0x40
 8002f6c:	193b      	adds	r3, r7, r4
 8002f6e:	0018      	movs	r0, r3
 8002f70:	2338      	movs	r3, #56	; 0x38
 8002f72:	001a      	movs	r2, r3
 8002f74:	2100      	movs	r1, #0
 8002f76:	f005 f8b5 	bl	80080e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f7a:	232c      	movs	r3, #44	; 0x2c
 8002f7c:	18fb      	adds	r3, r7, r3
 8002f7e:	0018      	movs	r0, r3
 8002f80:	2314      	movs	r3, #20
 8002f82:	001a      	movs	r2, r3
 8002f84:	2100      	movs	r1, #0
 8002f86:	f005 f8ad 	bl	80080e4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f8a:	1d3b      	adds	r3, r7, #4
 8002f8c:	0018      	movs	r0, r3
 8002f8e:	2328      	movs	r3, #40	; 0x28
 8002f90:	001a      	movs	r2, r3
 8002f92:	2100      	movs	r1, #0
 8002f94:	f005 f8a6 	bl	80080e4 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f98:	4b29      	ldr	r3, [pc, #164]	; (8003040 <SystemClock_Config+0xdc>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a29      	ldr	r2, [pc, #164]	; (8003044 <SystemClock_Config+0xe0>)
 8002f9e:	401a      	ands	r2, r3
 8002fa0:	4b27      	ldr	r3, [pc, #156]	; (8003040 <SystemClock_Config+0xdc>)
 8002fa2:	2180      	movs	r1, #128	; 0x80
 8002fa4:	0109      	lsls	r1, r1, #4
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002faa:	0021      	movs	r1, r4
 8002fac:	187b      	adds	r3, r7, r1
 8002fae:	2202      	movs	r2, #2
 8002fb0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002fb2:	187b      	adds	r3, r7, r1
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002fb8:	187b      	adds	r3, r7, r1
 8002fba:	2210      	movs	r2, #16
 8002fbc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002fbe:	187b      	adds	r3, r7, r1
 8002fc0:	2202      	movs	r2, #2
 8002fc2:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002fc4:	187b      	adds	r3, r7, r1
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8002fca:	187b      	adds	r3, r7, r1
 8002fcc:	2280      	movs	r2, #128	; 0x80
 8002fce:	02d2      	lsls	r2, r2, #11
 8002fd0:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8002fd2:	187b      	adds	r3, r7, r1
 8002fd4:	2280      	movs	r2, #128	; 0x80
 8002fd6:	03d2      	lsls	r2, r2, #15
 8002fd8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002fda:	187b      	adds	r3, r7, r1
 8002fdc:	0018      	movs	r0, r3
 8002fde:	f001 fbbf 	bl	8004760 <HAL_RCC_OscConfig>
 8002fe2:	1e03      	subs	r3, r0, #0
 8002fe4:	d001      	beq.n	8002fea <SystemClock_Config+0x86>
  {
    Error_Handler();
 8002fe6:	f000 f96f 	bl	80032c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002fea:	212c      	movs	r1, #44	; 0x2c
 8002fec:	187b      	adds	r3, r7, r1
 8002fee:	220f      	movs	r2, #15
 8002ff0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002ff2:	187b      	adds	r3, r7, r1
 8002ff4:	2203      	movs	r2, #3
 8002ff6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ff8:	187b      	adds	r3, r7, r1
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002ffe:	187b      	adds	r3, r7, r1
 8003000:	2200      	movs	r2, #0
 8003002:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003004:	187b      	adds	r3, r7, r1
 8003006:	2200      	movs	r2, #0
 8003008:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800300a:	187b      	adds	r3, r7, r1
 800300c:	2101      	movs	r1, #1
 800300e:	0018      	movs	r0, r3
 8003010:	f001 ff7a 	bl	8004f08 <HAL_RCC_ClockConfig>
 8003014:	1e03      	subs	r3, r0, #0
 8003016:	d001      	beq.n	800301c <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8003018:	f000 f956 	bl	80032c8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800301c:	1d3b      	adds	r3, r7, #4
 800301e:	2208      	movs	r2, #8
 8003020:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003022:	1d3b      	adds	r3, r7, #4
 8003024:	2200      	movs	r2, #0
 8003026:	619a      	str	r2, [r3, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003028:	1d3b      	adds	r3, r7, #4
 800302a:	0018      	movs	r0, r3
 800302c:	f002 f990 	bl	8005350 <HAL_RCCEx_PeriphCLKConfig>
 8003030:	1e03      	subs	r3, r0, #0
 8003032:	d001      	beq.n	8003038 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8003034:	f000 f948 	bl	80032c8 <Error_Handler>
  }
}
 8003038:	46c0      	nop			; (mov r8, r8)
 800303a:	46bd      	mov	sp, r7
 800303c:	b01f      	add	sp, #124	; 0x7c
 800303e:	bd90      	pop	{r4, r7, pc}
 8003040:	40007000 	.word	0x40007000
 8003044:	ffffe7ff 	.word	0xffffe7ff

08003048 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800304c:	4b1b      	ldr	r3, [pc, #108]	; (80030bc <MX_I2C1_Init+0x74>)
 800304e:	4a1c      	ldr	r2, [pc, #112]	; (80030c0 <MX_I2C1_Init+0x78>)
 8003050:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8003052:	4b1a      	ldr	r3, [pc, #104]	; (80030bc <MX_I2C1_Init+0x74>)
 8003054:	4a1b      	ldr	r2, [pc, #108]	; (80030c4 <MX_I2C1_Init+0x7c>)
 8003056:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003058:	4b18      	ldr	r3, [pc, #96]	; (80030bc <MX_I2C1_Init+0x74>)
 800305a:	2200      	movs	r2, #0
 800305c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800305e:	4b17      	ldr	r3, [pc, #92]	; (80030bc <MX_I2C1_Init+0x74>)
 8003060:	2201      	movs	r2, #1
 8003062:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003064:	4b15      	ldr	r3, [pc, #84]	; (80030bc <MX_I2C1_Init+0x74>)
 8003066:	2200      	movs	r2, #0
 8003068:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800306a:	4b14      	ldr	r3, [pc, #80]	; (80030bc <MX_I2C1_Init+0x74>)
 800306c:	2200      	movs	r2, #0
 800306e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003070:	4b12      	ldr	r3, [pc, #72]	; (80030bc <MX_I2C1_Init+0x74>)
 8003072:	2200      	movs	r2, #0
 8003074:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003076:	4b11      	ldr	r3, [pc, #68]	; (80030bc <MX_I2C1_Init+0x74>)
 8003078:	2200      	movs	r2, #0
 800307a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800307c:	4b0f      	ldr	r3, [pc, #60]	; (80030bc <MX_I2C1_Init+0x74>)
 800307e:	2200      	movs	r2, #0
 8003080:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003082:	4b0e      	ldr	r3, [pc, #56]	; (80030bc <MX_I2C1_Init+0x74>)
 8003084:	0018      	movs	r0, r3
 8003086:	f000 ff01 	bl	8003e8c <HAL_I2C_Init>
 800308a:	1e03      	subs	r3, r0, #0
 800308c:	d001      	beq.n	8003092 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800308e:	f000 f91b 	bl	80032c8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003092:	4b0a      	ldr	r3, [pc, #40]	; (80030bc <MX_I2C1_Init+0x74>)
 8003094:	2100      	movs	r1, #0
 8003096:	0018      	movs	r0, r3
 8003098:	f001 faca 	bl	8004630 <HAL_I2CEx_ConfigAnalogFilter>
 800309c:	1e03      	subs	r3, r0, #0
 800309e:	d001      	beq.n	80030a4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80030a0:	f000 f912 	bl	80032c8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80030a4:	4b05      	ldr	r3, [pc, #20]	; (80030bc <MX_I2C1_Init+0x74>)
 80030a6:	2100      	movs	r1, #0
 80030a8:	0018      	movs	r0, r3
 80030aa:	f001 fb0d 	bl	80046c8 <HAL_I2CEx_ConfigDigitalFilter>
 80030ae:	1e03      	subs	r3, r0, #0
 80030b0:	d001      	beq.n	80030b6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80030b2:	f000 f909 	bl	80032c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80030b6:	46c0      	nop			; (mov r8, r8)
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	200001f0 	.word	0x200001f0
 80030c0:	40005400 	.word	0x40005400
 80030c4:	00707cbb 	.word	0x00707cbb

080030c8 <MX_USART4_UART_Init>:
  * @brief USART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART4_UART_Init(void)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 80030cc:	4b15      	ldr	r3, [pc, #84]	; (8003124 <MX_USART4_UART_Init+0x5c>)
 80030ce:	4a16      	ldr	r2, [pc, #88]	; (8003128 <MX_USART4_UART_Init+0x60>)
 80030d0:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 80030d2:	4b14      	ldr	r3, [pc, #80]	; (8003124 <MX_USART4_UART_Init+0x5c>)
 80030d4:	2296      	movs	r2, #150	; 0x96
 80030d6:	0192      	lsls	r2, r2, #6
 80030d8:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80030da:	4b12      	ldr	r3, [pc, #72]	; (8003124 <MX_USART4_UART_Init+0x5c>)
 80030dc:	2200      	movs	r2, #0
 80030de:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80030e0:	4b10      	ldr	r3, [pc, #64]	; (8003124 <MX_USART4_UART_Init+0x5c>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80030e6:	4b0f      	ldr	r3, [pc, #60]	; (8003124 <MX_USART4_UART_Init+0x5c>)
 80030e8:	2200      	movs	r2, #0
 80030ea:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80030ec:	4b0d      	ldr	r3, [pc, #52]	; (8003124 <MX_USART4_UART_Init+0x5c>)
 80030ee:	220c      	movs	r2, #12
 80030f0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030f2:	4b0c      	ldr	r3, [pc, #48]	; (8003124 <MX_USART4_UART_Init+0x5c>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80030f8:	4b0a      	ldr	r3, [pc, #40]	; (8003124 <MX_USART4_UART_Init+0x5c>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80030fe:	4b09      	ldr	r3, [pc, #36]	; (8003124 <MX_USART4_UART_Init+0x5c>)
 8003100:	2200      	movs	r2, #0
 8003102:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003104:	4b07      	ldr	r3, [pc, #28]	; (8003124 <MX_USART4_UART_Init+0x5c>)
 8003106:	2200      	movs	r2, #0
 8003108:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RS485Ex_Init(&huart4, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 800310a:	4806      	ldr	r0, [pc, #24]	; (8003124 <MX_USART4_UART_Init+0x5c>)
 800310c:	2300      	movs	r3, #0
 800310e:	2200      	movs	r2, #0
 8003110:	2100      	movs	r1, #0
 8003112:	f003 fe41 	bl	8006d98 <HAL_RS485Ex_Init>
 8003116:	1e03      	subs	r3, r0, #0
 8003118:	d001      	beq.n	800311e <MX_USART4_UART_Init+0x56>
  {
    Error_Handler();
 800311a:	f000 f8d5 	bl	80032c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 800311e:	46c0      	nop			; (mov r8, r8)
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	20000244 	.word	0x20000244
 8003128:	40004c00 	.word	0x40004c00

0800312c <MX_USART5_UART_Init>:
  * @brief USART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART5_UART_Init(void)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	af00      	add	r7, sp, #0
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 8003130:	4b14      	ldr	r3, [pc, #80]	; (8003184 <MX_USART5_UART_Init+0x58>)
 8003132:	4a15      	ldr	r2, [pc, #84]	; (8003188 <MX_USART5_UART_Init+0x5c>)
 8003134:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8003136:	4b13      	ldr	r3, [pc, #76]	; (8003184 <MX_USART5_UART_Init+0x58>)
 8003138:	2296      	movs	r2, #150	; 0x96
 800313a:	0192      	lsls	r2, r2, #6
 800313c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800313e:	4b11      	ldr	r3, [pc, #68]	; (8003184 <MX_USART5_UART_Init+0x58>)
 8003140:	2200      	movs	r2, #0
 8003142:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8003144:	4b0f      	ldr	r3, [pc, #60]	; (8003184 <MX_USART5_UART_Init+0x58>)
 8003146:	2200      	movs	r2, #0
 8003148:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800314a:	4b0e      	ldr	r3, [pc, #56]	; (8003184 <MX_USART5_UART_Init+0x58>)
 800314c:	2200      	movs	r2, #0
 800314e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8003150:	4b0c      	ldr	r3, [pc, #48]	; (8003184 <MX_USART5_UART_Init+0x58>)
 8003152:	220c      	movs	r2, #12
 8003154:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003156:	4b0b      	ldr	r3, [pc, #44]	; (8003184 <MX_USART5_UART_Init+0x58>)
 8003158:	2200      	movs	r2, #0
 800315a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800315c:	4b09      	ldr	r3, [pc, #36]	; (8003184 <MX_USART5_UART_Init+0x58>)
 800315e:	2200      	movs	r2, #0
 8003160:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003162:	4b08      	ldr	r3, [pc, #32]	; (8003184 <MX_USART5_UART_Init+0x58>)
 8003164:	2200      	movs	r2, #0
 8003166:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003168:	4b06      	ldr	r3, [pc, #24]	; (8003184 <MX_USART5_UART_Init+0x58>)
 800316a:	2200      	movs	r2, #0
 800316c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800316e:	4b05      	ldr	r3, [pc, #20]	; (8003184 <MX_USART5_UART_Init+0x58>)
 8003170:	0018      	movs	r0, r3
 8003172:	f002 fa8b 	bl	800568c <HAL_UART_Init>
 8003176:	1e03      	subs	r3, r0, #0
 8003178:	d001      	beq.n	800317e <MX_USART5_UART_Init+0x52>
  {
    Error_Handler();
 800317a:	f000 f8a5 	bl	80032c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART5_Init 2 */

  /* USER CODE END USART5_Init 2 */

}
 800317e:	46c0      	nop			; (mov r8, r8)
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}
 8003184:	200002cc 	.word	0x200002cc
 8003188:	40005000 	.word	0x40005000

0800318c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800318c:	b590      	push	{r4, r7, lr}
 800318e:	b08b      	sub	sp, #44	; 0x2c
 8003190:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003192:	2414      	movs	r4, #20
 8003194:	193b      	adds	r3, r7, r4
 8003196:	0018      	movs	r0, r3
 8003198:	2314      	movs	r3, #20
 800319a:	001a      	movs	r2, r3
 800319c:	2100      	movs	r1, #0
 800319e:	f004 ffa1 	bl	80080e4 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80031a2:	4b45      	ldr	r3, [pc, #276]	; (80032b8 <MX_GPIO_Init+0x12c>)
 80031a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031a6:	4b44      	ldr	r3, [pc, #272]	; (80032b8 <MX_GPIO_Init+0x12c>)
 80031a8:	2180      	movs	r1, #128	; 0x80
 80031aa:	430a      	orrs	r2, r1
 80031ac:	62da      	str	r2, [r3, #44]	; 0x2c
 80031ae:	4b42      	ldr	r3, [pc, #264]	; (80032b8 <MX_GPIO_Init+0x12c>)
 80031b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b2:	2280      	movs	r2, #128	; 0x80
 80031b4:	4013      	ands	r3, r2
 80031b6:	613b      	str	r3, [r7, #16]
 80031b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80031ba:	4b3f      	ldr	r3, [pc, #252]	; (80032b8 <MX_GPIO_Init+0x12c>)
 80031bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031be:	4b3e      	ldr	r3, [pc, #248]	; (80032b8 <MX_GPIO_Init+0x12c>)
 80031c0:	2102      	movs	r1, #2
 80031c2:	430a      	orrs	r2, r1
 80031c4:	62da      	str	r2, [r3, #44]	; 0x2c
 80031c6:	4b3c      	ldr	r3, [pc, #240]	; (80032b8 <MX_GPIO_Init+0x12c>)
 80031c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ca:	2202      	movs	r2, #2
 80031cc:	4013      	ands	r3, r2
 80031ce:	60fb      	str	r3, [r7, #12]
 80031d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80031d2:	4b39      	ldr	r3, [pc, #228]	; (80032b8 <MX_GPIO_Init+0x12c>)
 80031d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031d6:	4b38      	ldr	r3, [pc, #224]	; (80032b8 <MX_GPIO_Init+0x12c>)
 80031d8:	2110      	movs	r1, #16
 80031da:	430a      	orrs	r2, r1
 80031dc:	62da      	str	r2, [r3, #44]	; 0x2c
 80031de:	4b36      	ldr	r3, [pc, #216]	; (80032b8 <MX_GPIO_Init+0x12c>)
 80031e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e2:	2210      	movs	r2, #16
 80031e4:	4013      	ands	r3, r2
 80031e6:	60bb      	str	r3, [r7, #8]
 80031e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80031ea:	4b33      	ldr	r3, [pc, #204]	; (80032b8 <MX_GPIO_Init+0x12c>)
 80031ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031ee:	4b32      	ldr	r3, [pc, #200]	; (80032b8 <MX_GPIO_Init+0x12c>)
 80031f0:	2104      	movs	r1, #4
 80031f2:	430a      	orrs	r2, r1
 80031f4:	62da      	str	r2, [r3, #44]	; 0x2c
 80031f6:	4b30      	ldr	r3, [pc, #192]	; (80032b8 <MX_GPIO_Init+0x12c>)
 80031f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031fa:	2204      	movs	r2, #4
 80031fc:	4013      	ands	r3, r2
 80031fe:	607b      	str	r3, [r7, #4]
 8003200:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003202:	4b2d      	ldr	r3, [pc, #180]	; (80032b8 <MX_GPIO_Init+0x12c>)
 8003204:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003206:	4b2c      	ldr	r3, [pc, #176]	; (80032b8 <MX_GPIO_Init+0x12c>)
 8003208:	2101      	movs	r1, #1
 800320a:	430a      	orrs	r2, r1
 800320c:	62da      	str	r2, [r3, #44]	; 0x2c
 800320e:	4b2a      	ldr	r3, [pc, #168]	; (80032b8 <MX_GPIO_Init+0x12c>)
 8003210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003212:	2201      	movs	r2, #1
 8003214:	4013      	ands	r3, r2
 8003216:	603b      	str	r3, [r7, #0]
 8003218:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 800321a:	4b28      	ldr	r3, [pc, #160]	; (80032bc <MX_GPIO_Init+0x130>)
 800321c:	2200      	movs	r2, #0
 800321e:	2106      	movs	r1, #6
 8003220:	0018      	movs	r0, r3
 8003222:	f000 fe15 	bl	8003e50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_RESET);
 8003226:	4b26      	ldr	r3, [pc, #152]	; (80032c0 <MX_GPIO_Init+0x134>)
 8003228:	2200      	movs	r2, #0
 800322a:	2180      	movs	r1, #128	; 0x80
 800322c:	0018      	movs	r0, r3
 800322e:	f000 fe0f 	bl	8003e50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 8003232:	23e0      	movs	r3, #224	; 0xe0
 8003234:	005b      	lsls	r3, r3, #1
 8003236:	4823      	ldr	r0, [pc, #140]	; (80032c4 <MX_GPIO_Init+0x138>)
 8003238:	2200      	movs	r2, #0
 800323a:	0019      	movs	r1, r3
 800323c:	f000 fe08 	bl	8003e50 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8003240:	193b      	adds	r3, r7, r4
 8003242:	2206      	movs	r2, #6
 8003244:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003246:	193b      	adds	r3, r7, r4
 8003248:	2201      	movs	r2, #1
 800324a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800324c:	193b      	adds	r3, r7, r4
 800324e:	2200      	movs	r2, #0
 8003250:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003252:	193b      	adds	r3, r7, r4
 8003254:	2200      	movs	r2, #0
 8003256:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003258:	193b      	adds	r3, r7, r4
 800325a:	4a18      	ldr	r2, [pc, #96]	; (80032bc <MX_GPIO_Init+0x130>)
 800325c:	0019      	movs	r1, r3
 800325e:	0010      	movs	r0, r2
 8003260:	f000 fc78 	bl	8003b54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003264:	193b      	adds	r3, r7, r4
 8003266:	2280      	movs	r2, #128	; 0x80
 8003268:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800326a:	193b      	adds	r3, r7, r4
 800326c:	2201      	movs	r2, #1
 800326e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003270:	193b      	adds	r3, r7, r4
 8003272:	2200      	movs	r2, #0
 8003274:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003276:	193b      	adds	r3, r7, r4
 8003278:	2200      	movs	r2, #0
 800327a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800327c:	193b      	adds	r3, r7, r4
 800327e:	4a10      	ldr	r2, [pc, #64]	; (80032c0 <MX_GPIO_Init+0x134>)
 8003280:	0019      	movs	r1, r3
 8003282:	0010      	movs	r0, r2
 8003284:	f000 fc66 	bl	8003b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8003288:	0021      	movs	r1, r4
 800328a:	187b      	adds	r3, r7, r1
 800328c:	22e0      	movs	r2, #224	; 0xe0
 800328e:	0052      	lsls	r2, r2, #1
 8003290:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003292:	187b      	adds	r3, r7, r1
 8003294:	2201      	movs	r2, #1
 8003296:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003298:	187b      	adds	r3, r7, r1
 800329a:	2200      	movs	r2, #0
 800329c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800329e:	187b      	adds	r3, r7, r1
 80032a0:	2200      	movs	r2, #0
 80032a2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032a4:	187b      	adds	r3, r7, r1
 80032a6:	4a07      	ldr	r2, [pc, #28]	; (80032c4 <MX_GPIO_Init+0x138>)
 80032a8:	0019      	movs	r1, r3
 80032aa:	0010      	movs	r0, r2
 80032ac:	f000 fc52 	bl	8003b54 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80032b0:	46c0      	nop			; (mov r8, r8)
 80032b2:	46bd      	mov	sp, r7
 80032b4:	b00b      	add	sp, #44	; 0x2c
 80032b6:	bd90      	pop	{r4, r7, pc}
 80032b8:	40021000 	.word	0x40021000
 80032bc:	50000400 	.word	0x50000400
 80032c0:	50001000 	.word	0x50001000
 80032c4:	50000800 	.word	0x50000800

080032c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80032cc:	b672      	cpsid	i
}
 80032ce:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80032d0:	e7fe      	b.n	80032d0 <Error_Handler+0x8>
	...

080032d4 <crc16>:
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42,
    0x43, 0x83, 0x41, 0x81, 0x80, 0x40
};

uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b084      	sub	sp, #16
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
 80032dc:	000a      	movs	r2, r1
 80032de:	1cbb      	adds	r3, r7, #2
 80032e0:	801a      	strh	r2, [r3, #0]
    uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 80032e2:	230f      	movs	r3, #15
 80032e4:	18fb      	adds	r3, r7, r3
 80032e6:	22ff      	movs	r2, #255	; 0xff
 80032e8:	701a      	strb	r2, [r3, #0]
    uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 80032ea:	230e      	movs	r3, #14
 80032ec:	18fb      	adds	r3, r7, r3
 80032ee:	22ff      	movs	r2, #255	; 0xff
 80032f0:	701a      	strb	r2, [r3, #0]
    unsigned int i; /* will index into CRC lookup */

    /* pass through message buffer */
    while (buffer_length--) {
 80032f2:	e019      	b.n	8003328 <crc16+0x54>
        i = crc_lo ^ *buffer++; /* calculate the CRC  */
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	1c5a      	adds	r2, r3, #1
 80032f8:	607a      	str	r2, [r7, #4]
 80032fa:	781a      	ldrb	r2, [r3, #0]
 80032fc:	200e      	movs	r0, #14
 80032fe:	183b      	adds	r3, r7, r0
 8003300:	781b      	ldrb	r3, [r3, #0]
 8003302:	4053      	eors	r3, r2
 8003304:	b2db      	uxtb	r3, r3
 8003306:	60bb      	str	r3, [r7, #8]
        crc_lo = crc_hi ^ table_crc_hi[i];
 8003308:	4a13      	ldr	r2, [pc, #76]	; (8003358 <crc16+0x84>)
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	18d3      	adds	r3, r2, r3
 800330e:	7819      	ldrb	r1, [r3, #0]
 8003310:	183b      	adds	r3, r7, r0
 8003312:	200f      	movs	r0, #15
 8003314:	183a      	adds	r2, r7, r0
 8003316:	7812      	ldrb	r2, [r2, #0]
 8003318:	404a      	eors	r2, r1
 800331a:	701a      	strb	r2, [r3, #0]
        crc_hi = table_crc_lo[i];
 800331c:	183b      	adds	r3, r7, r0
 800331e:	490f      	ldr	r1, [pc, #60]	; (800335c <crc16+0x88>)
 8003320:	68ba      	ldr	r2, [r7, #8]
 8003322:	188a      	adds	r2, r1, r2
 8003324:	7812      	ldrb	r2, [r2, #0]
 8003326:	701a      	strb	r2, [r3, #0]
    while (buffer_length--) {
 8003328:	1cbb      	adds	r3, r7, #2
 800332a:	881b      	ldrh	r3, [r3, #0]
 800332c:	1cba      	adds	r2, r7, #2
 800332e:	1e59      	subs	r1, r3, #1
 8003330:	8011      	strh	r1, [r2, #0]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d1de      	bne.n	80032f4 <crc16+0x20>
    }

    return (crc_hi << 8 | crc_lo);
 8003336:	230f      	movs	r3, #15
 8003338:	18fb      	adds	r3, r7, r3
 800333a:	781b      	ldrb	r3, [r3, #0]
 800333c:	021b      	lsls	r3, r3, #8
 800333e:	b21a      	sxth	r2, r3
 8003340:	230e      	movs	r3, #14
 8003342:	18fb      	adds	r3, r7, r3
 8003344:	781b      	ldrb	r3, [r3, #0]
 8003346:	b21b      	sxth	r3, r3
 8003348:	4313      	orrs	r3, r2
 800334a:	b21b      	sxth	r3, r3
 800334c:	b29b      	uxth	r3, r3
}
 800334e:	0018      	movs	r0, r3
 8003350:	46bd      	mov	sp, r7
 8003352:	b004      	add	sp, #16
 8003354:	bd80      	pop	{r7, pc}
 8003356:	46c0      	nop			; (mov r8, r8)
 8003358:	0800bbb4 	.word	0x0800bbb4
 800335c:	0800bcb4 	.word	0x0800bcb4

08003360 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003364:	4b07      	ldr	r3, [pc, #28]	; (8003384 <HAL_MspInit+0x24>)
 8003366:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003368:	4b06      	ldr	r3, [pc, #24]	; (8003384 <HAL_MspInit+0x24>)
 800336a:	2101      	movs	r1, #1
 800336c:	430a      	orrs	r2, r1
 800336e:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003370:	4b04      	ldr	r3, [pc, #16]	; (8003384 <HAL_MspInit+0x24>)
 8003372:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003374:	4b03      	ldr	r3, [pc, #12]	; (8003384 <HAL_MspInit+0x24>)
 8003376:	2180      	movs	r1, #128	; 0x80
 8003378:	0549      	lsls	r1, r1, #21
 800337a:	430a      	orrs	r2, r1
 800337c:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800337e:	46c0      	nop			; (mov r8, r8)
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}
 8003384:	40021000 	.word	0x40021000

08003388 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003388:	b590      	push	{r4, r7, lr}
 800338a:	b089      	sub	sp, #36	; 0x24
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003390:	240c      	movs	r4, #12
 8003392:	193b      	adds	r3, r7, r4
 8003394:	0018      	movs	r0, r3
 8003396:	2314      	movs	r3, #20
 8003398:	001a      	movs	r2, r3
 800339a:	2100      	movs	r1, #0
 800339c:	f004 fea2 	bl	80080e4 <memset>
  if(hi2c->Instance==I2C1)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a17      	ldr	r2, [pc, #92]	; (8003404 <HAL_I2C_MspInit+0x7c>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d128      	bne.n	80033fc <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033aa:	4b17      	ldr	r3, [pc, #92]	; (8003408 <HAL_I2C_MspInit+0x80>)
 80033ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033ae:	4b16      	ldr	r3, [pc, #88]	; (8003408 <HAL_I2C_MspInit+0x80>)
 80033b0:	2102      	movs	r1, #2
 80033b2:	430a      	orrs	r2, r1
 80033b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80033b6:	4b14      	ldr	r3, [pc, #80]	; (8003408 <HAL_I2C_MspInit+0x80>)
 80033b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033ba:	2202      	movs	r2, #2
 80033bc:	4013      	ands	r3, r2
 80033be:	60bb      	str	r3, [r7, #8]
 80033c0:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80033c2:	0021      	movs	r1, r4
 80033c4:	187b      	adds	r3, r7, r1
 80033c6:	22c0      	movs	r2, #192	; 0xc0
 80033c8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80033ca:	187b      	adds	r3, r7, r1
 80033cc:	2212      	movs	r2, #18
 80033ce:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033d0:	187b      	adds	r3, r7, r1
 80033d2:	2200      	movs	r2, #0
 80033d4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033d6:	187b      	adds	r3, r7, r1
 80033d8:	2203      	movs	r2, #3
 80033da:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80033dc:	187b      	adds	r3, r7, r1
 80033de:	2201      	movs	r2, #1
 80033e0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033e2:	187b      	adds	r3, r7, r1
 80033e4:	4a09      	ldr	r2, [pc, #36]	; (800340c <HAL_I2C_MspInit+0x84>)
 80033e6:	0019      	movs	r1, r3
 80033e8:	0010      	movs	r0, r2
 80033ea:	f000 fbb3 	bl	8003b54 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80033ee:	4b06      	ldr	r3, [pc, #24]	; (8003408 <HAL_I2C_MspInit+0x80>)
 80033f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80033f2:	4b05      	ldr	r3, [pc, #20]	; (8003408 <HAL_I2C_MspInit+0x80>)
 80033f4:	2180      	movs	r1, #128	; 0x80
 80033f6:	0389      	lsls	r1, r1, #14
 80033f8:	430a      	orrs	r2, r1
 80033fa:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80033fc:	46c0      	nop			; (mov r8, r8)
 80033fe:	46bd      	mov	sp, r7
 8003400:	b009      	add	sp, #36	; 0x24
 8003402:	bd90      	pop	{r4, r7, pc}
 8003404:	40005400 	.word	0x40005400
 8003408:	40021000 	.word	0x40021000
 800340c:	50000400 	.word	0x50000400

08003410 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003410:	b590      	push	{r4, r7, lr}
 8003412:	b08b      	sub	sp, #44	; 0x2c
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003418:	2414      	movs	r4, #20
 800341a:	193b      	adds	r3, r7, r4
 800341c:	0018      	movs	r0, r3
 800341e:	2314      	movs	r3, #20
 8003420:	001a      	movs	r2, r3
 8003422:	2100      	movs	r1, #0
 8003424:	f004 fe5e 	bl	80080e4 <memset>
  if(huart->Instance==USART4)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a49      	ldr	r2, [pc, #292]	; (8003554 <HAL_UART_MspInit+0x144>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d155      	bne.n	80034de <HAL_UART_MspInit+0xce>
  {
  /* USER CODE BEGIN USART4_MspInit 0 */

  /* USER CODE END USART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART4_CLK_ENABLE();
 8003432:	4b49      	ldr	r3, [pc, #292]	; (8003558 <HAL_UART_MspInit+0x148>)
 8003434:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003436:	4b48      	ldr	r3, [pc, #288]	; (8003558 <HAL_UART_MspInit+0x148>)
 8003438:	2180      	movs	r1, #128	; 0x80
 800343a:	0309      	lsls	r1, r1, #12
 800343c:	430a      	orrs	r2, r1
 800343e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003440:	4b45      	ldr	r3, [pc, #276]	; (8003558 <HAL_UART_MspInit+0x148>)
 8003442:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003444:	4b44      	ldr	r3, [pc, #272]	; (8003558 <HAL_UART_MspInit+0x148>)
 8003446:	2101      	movs	r1, #1
 8003448:	430a      	orrs	r2, r1
 800344a:	62da      	str	r2, [r3, #44]	; 0x2c
 800344c:	4b42      	ldr	r3, [pc, #264]	; (8003558 <HAL_UART_MspInit+0x148>)
 800344e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003450:	2201      	movs	r2, #1
 8003452:	4013      	ands	r3, r2
 8003454:	613b      	str	r3, [r7, #16]
 8003456:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003458:	4b3f      	ldr	r3, [pc, #252]	; (8003558 <HAL_UART_MspInit+0x148>)
 800345a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800345c:	4b3e      	ldr	r3, [pc, #248]	; (8003558 <HAL_UART_MspInit+0x148>)
 800345e:	2104      	movs	r1, #4
 8003460:	430a      	orrs	r2, r1
 8003462:	62da      	str	r2, [r3, #44]	; 0x2c
 8003464:	4b3c      	ldr	r3, [pc, #240]	; (8003558 <HAL_UART_MspInit+0x148>)
 8003466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003468:	2204      	movs	r2, #4
 800346a:	4013      	ands	r3, r2
 800346c:	60fb      	str	r3, [r7, #12]
 800346e:	68fb      	ldr	r3, [r7, #12]
    /**USART4 GPIO Configuration
    PA15     ------> USART4_DE
    PC10     ------> USART4_TX
    PC11     ------> USART4_RX
    */
    GPIO_InitStruct.Pin = TX_EN_Pin;
 8003470:	193b      	adds	r3, r7, r4
 8003472:	2280      	movs	r2, #128	; 0x80
 8003474:	0212      	lsls	r2, r2, #8
 8003476:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003478:	193b      	adds	r3, r7, r4
 800347a:	2202      	movs	r2, #2
 800347c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800347e:	193b      	adds	r3, r7, r4
 8003480:	2200      	movs	r2, #0
 8003482:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003484:	193b      	adds	r3, r7, r4
 8003486:	2203      	movs	r2, #3
 8003488:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART4;
 800348a:	193b      	adds	r3, r7, r4
 800348c:	2206      	movs	r2, #6
 800348e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(TX_EN_GPIO_Port, &GPIO_InitStruct);
 8003490:	193a      	adds	r2, r7, r4
 8003492:	23a0      	movs	r3, #160	; 0xa0
 8003494:	05db      	lsls	r3, r3, #23
 8003496:	0011      	movs	r1, r2
 8003498:	0018      	movs	r0, r3
 800349a:	f000 fb5b 	bl	8003b54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800349e:	0021      	movs	r1, r4
 80034a0:	187b      	adds	r3, r7, r1
 80034a2:	22c0      	movs	r2, #192	; 0xc0
 80034a4:	0112      	lsls	r2, r2, #4
 80034a6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034a8:	187b      	adds	r3, r7, r1
 80034aa:	2202      	movs	r2, #2
 80034ac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ae:	187b      	adds	r3, r7, r1
 80034b0:	2200      	movs	r2, #0
 80034b2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034b4:	187b      	adds	r3, r7, r1
 80034b6:	2203      	movs	r2, #3
 80034b8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART4;
 80034ba:	187b      	adds	r3, r7, r1
 80034bc:	2206      	movs	r2, #6
 80034be:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034c0:	187b      	adds	r3, r7, r1
 80034c2:	4a26      	ldr	r2, [pc, #152]	; (800355c <HAL_UART_MspInit+0x14c>)
 80034c4:	0019      	movs	r1, r3
 80034c6:	0010      	movs	r0, r2
 80034c8:	f000 fb44 	bl	8003b54 <HAL_GPIO_Init>

    /* USART4 interrupt Init */
    HAL_NVIC_SetPriority(USART4_5_IRQn, 0, 0);
 80034cc:	2200      	movs	r2, #0
 80034ce:	2100      	movs	r1, #0
 80034d0:	200e      	movs	r0, #14
 80034d2:	f000 fa85 	bl	80039e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART4_5_IRQn);
 80034d6:	200e      	movs	r0, #14
 80034d8:	f000 fa97 	bl	8003a0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 80034dc:	e035      	b.n	800354a <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART5)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a1f      	ldr	r2, [pc, #124]	; (8003560 <HAL_UART_MspInit+0x150>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d130      	bne.n	800354a <HAL_UART_MspInit+0x13a>
    __HAL_RCC_USART5_CLK_ENABLE();
 80034e8:	4b1b      	ldr	r3, [pc, #108]	; (8003558 <HAL_UART_MspInit+0x148>)
 80034ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034ec:	4b1a      	ldr	r3, [pc, #104]	; (8003558 <HAL_UART_MspInit+0x148>)
 80034ee:	2180      	movs	r1, #128	; 0x80
 80034f0:	0349      	lsls	r1, r1, #13
 80034f2:	430a      	orrs	r2, r1
 80034f4:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034f6:	4b18      	ldr	r3, [pc, #96]	; (8003558 <HAL_UART_MspInit+0x148>)
 80034f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034fa:	4b17      	ldr	r3, [pc, #92]	; (8003558 <HAL_UART_MspInit+0x148>)
 80034fc:	2102      	movs	r1, #2
 80034fe:	430a      	orrs	r2, r1
 8003500:	62da      	str	r2, [r3, #44]	; 0x2c
 8003502:	4b15      	ldr	r3, [pc, #84]	; (8003558 <HAL_UART_MspInit+0x148>)
 8003504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003506:	2202      	movs	r2, #2
 8003508:	4013      	ands	r3, r2
 800350a:	60bb      	str	r3, [r7, #8]
 800350c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800350e:	2114      	movs	r1, #20
 8003510:	187b      	adds	r3, r7, r1
 8003512:	2218      	movs	r2, #24
 8003514:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003516:	187b      	adds	r3, r7, r1
 8003518:	2202      	movs	r2, #2
 800351a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800351c:	187b      	adds	r3, r7, r1
 800351e:	2200      	movs	r2, #0
 8003520:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003522:	187b      	adds	r3, r7, r1
 8003524:	2203      	movs	r2, #3
 8003526:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART5;
 8003528:	187b      	adds	r3, r7, r1
 800352a:	2206      	movs	r2, #6
 800352c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800352e:	187b      	adds	r3, r7, r1
 8003530:	4a0c      	ldr	r2, [pc, #48]	; (8003564 <HAL_UART_MspInit+0x154>)
 8003532:	0019      	movs	r1, r3
 8003534:	0010      	movs	r0, r2
 8003536:	f000 fb0d 	bl	8003b54 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART4_5_IRQn, 0, 0);
 800353a:	2200      	movs	r2, #0
 800353c:	2100      	movs	r1, #0
 800353e:	200e      	movs	r0, #14
 8003540:	f000 fa4e 	bl	80039e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART4_5_IRQn);
 8003544:	200e      	movs	r0, #14
 8003546:	f000 fa60 	bl	8003a0a <HAL_NVIC_EnableIRQ>
}
 800354a:	46c0      	nop			; (mov r8, r8)
 800354c:	46bd      	mov	sp, r7
 800354e:	b00b      	add	sp, #44	; 0x2c
 8003550:	bd90      	pop	{r4, r7, pc}
 8003552:	46c0      	nop			; (mov r8, r8)
 8003554:	40004c00 	.word	0x40004c00
 8003558:	40021000 	.word	0x40021000
 800355c:	50000800 	.word	0x50000800
 8003560:	40005000 	.word	0x40005000
 8003564:	50000400 	.word	0x50000400

08003568 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800356c:	e7fe      	b.n	800356c <NMI_Handler+0x4>

0800356e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800356e:	b580      	push	{r7, lr}
 8003570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003572:	e7fe      	b.n	8003572 <HardFault_Handler+0x4>

08003574 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003578:	46c0      	nop			; (mov r8, r8)
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}

0800357e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800357e:	b580      	push	{r7, lr}
 8003580:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003582:	46c0      	nop			; (mov r8, r8)
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}

08003588 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800358c:	f000 f93c 	bl	8003808 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003590:	46c0      	nop			; (mov r8, r8)
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
	...

08003598 <USART4_5_IRQHandler>:

/**
  * @brief This function handles USART4 and USART5 interrupt.
  */
void USART4_5_IRQHandler(void)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART4_5_IRQn 0 */

  /* USER CODE END USART4_5_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800359c:	4b05      	ldr	r3, [pc, #20]	; (80035b4 <USART4_5_IRQHandler+0x1c>)
 800359e:	0018      	movs	r0, r3
 80035a0:	f002 f968 	bl	8005874 <HAL_UART_IRQHandler>
  HAL_UART_IRQHandler(&huart5);
 80035a4:	4b04      	ldr	r3, [pc, #16]	; (80035b8 <USART4_5_IRQHandler+0x20>)
 80035a6:	0018      	movs	r0, r3
 80035a8:	f002 f964 	bl	8005874 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART4_5_IRQn 1 */

  /* USER CODE END USART4_5_IRQn 1 */
}
 80035ac:	46c0      	nop			; (mov r8, r8)
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	46c0      	nop			; (mov r8, r8)
 80035b4:	20000244 	.word	0x20000244
 80035b8:	200002cc 	.word	0x200002cc

080035bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	af00      	add	r7, sp, #0
  return 1;
 80035c0:	2301      	movs	r3, #1
}
 80035c2:	0018      	movs	r0, r3
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <_kill>:

int _kill(int pid, int sig)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80035d2:	f004 fde1 	bl	8008198 <__errno>
 80035d6:	0003      	movs	r3, r0
 80035d8:	2216      	movs	r2, #22
 80035da:	601a      	str	r2, [r3, #0]
  return -1;
 80035dc:	2301      	movs	r3, #1
 80035de:	425b      	negs	r3, r3
}
 80035e0:	0018      	movs	r0, r3
 80035e2:	46bd      	mov	sp, r7
 80035e4:	b002      	add	sp, #8
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <_exit>:

void _exit (int status)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b082      	sub	sp, #8
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80035f0:	2301      	movs	r3, #1
 80035f2:	425a      	negs	r2, r3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	0011      	movs	r1, r2
 80035f8:	0018      	movs	r0, r3
 80035fa:	f7ff ffe5 	bl	80035c8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80035fe:	e7fe      	b.n	80035fe <_exit+0x16>

08003600 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b086      	sub	sp, #24
 8003604:	af00      	add	r7, sp, #0
 8003606:	60f8      	str	r0, [r7, #12]
 8003608:	60b9      	str	r1, [r7, #8]
 800360a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800360c:	2300      	movs	r3, #0
 800360e:	617b      	str	r3, [r7, #20]
 8003610:	e00a      	b.n	8003628 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003612:	e000      	b.n	8003616 <_read+0x16>
 8003614:	bf00      	nop
 8003616:	0001      	movs	r1, r0
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	1c5a      	adds	r2, r3, #1
 800361c:	60ba      	str	r2, [r7, #8]
 800361e:	b2ca      	uxtb	r2, r1
 8003620:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	3301      	adds	r3, #1
 8003626:	617b      	str	r3, [r7, #20]
 8003628:	697a      	ldr	r2, [r7, #20]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	429a      	cmp	r2, r3
 800362e:	dbf0      	blt.n	8003612 <_read+0x12>
  }

  return len;
 8003630:	687b      	ldr	r3, [r7, #4]
}
 8003632:	0018      	movs	r0, r3
 8003634:	46bd      	mov	sp, r7
 8003636:	b006      	add	sp, #24
 8003638:	bd80      	pop	{r7, pc}

0800363a <_close>:
  }
  return len;
}

int _close(int file)
{
 800363a:	b580      	push	{r7, lr}
 800363c:	b082      	sub	sp, #8
 800363e:	af00      	add	r7, sp, #0
 8003640:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003642:	2301      	movs	r3, #1
 8003644:	425b      	negs	r3, r3
}
 8003646:	0018      	movs	r0, r3
 8003648:	46bd      	mov	sp, r7
 800364a:	b002      	add	sp, #8
 800364c:	bd80      	pop	{r7, pc}

0800364e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800364e:	b580      	push	{r7, lr}
 8003650:	b082      	sub	sp, #8
 8003652:	af00      	add	r7, sp, #0
 8003654:	6078      	str	r0, [r7, #4]
 8003656:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	2280      	movs	r2, #128	; 0x80
 800365c:	0192      	lsls	r2, r2, #6
 800365e:	605a      	str	r2, [r3, #4]
  return 0;
 8003660:	2300      	movs	r3, #0
}
 8003662:	0018      	movs	r0, r3
 8003664:	46bd      	mov	sp, r7
 8003666:	b002      	add	sp, #8
 8003668:	bd80      	pop	{r7, pc}

0800366a <_isatty>:

int _isatty(int file)
{
 800366a:	b580      	push	{r7, lr}
 800366c:	b082      	sub	sp, #8
 800366e:	af00      	add	r7, sp, #0
 8003670:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003672:	2301      	movs	r3, #1
}
 8003674:	0018      	movs	r0, r3
 8003676:	46bd      	mov	sp, r7
 8003678:	b002      	add	sp, #8
 800367a:	bd80      	pop	{r7, pc}

0800367c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b084      	sub	sp, #16
 8003680:	af00      	add	r7, sp, #0
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	60b9      	str	r1, [r7, #8]
 8003686:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003688:	2300      	movs	r3, #0
}
 800368a:	0018      	movs	r0, r3
 800368c:	46bd      	mov	sp, r7
 800368e:	b004      	add	sp, #16
 8003690:	bd80      	pop	{r7, pc}
	...

08003694 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b086      	sub	sp, #24
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800369c:	4a14      	ldr	r2, [pc, #80]	; (80036f0 <_sbrk+0x5c>)
 800369e:	4b15      	ldr	r3, [pc, #84]	; (80036f4 <_sbrk+0x60>)
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80036a8:	4b13      	ldr	r3, [pc, #76]	; (80036f8 <_sbrk+0x64>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d102      	bne.n	80036b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80036b0:	4b11      	ldr	r3, [pc, #68]	; (80036f8 <_sbrk+0x64>)
 80036b2:	4a12      	ldr	r2, [pc, #72]	; (80036fc <_sbrk+0x68>)
 80036b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036b6:	4b10      	ldr	r3, [pc, #64]	; (80036f8 <_sbrk+0x64>)
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	18d3      	adds	r3, r2, r3
 80036be:	693a      	ldr	r2, [r7, #16]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d207      	bcs.n	80036d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80036c4:	f004 fd68 	bl	8008198 <__errno>
 80036c8:	0003      	movs	r3, r0
 80036ca:	220c      	movs	r2, #12
 80036cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036ce:	2301      	movs	r3, #1
 80036d0:	425b      	negs	r3, r3
 80036d2:	e009      	b.n	80036e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036d4:	4b08      	ldr	r3, [pc, #32]	; (80036f8 <_sbrk+0x64>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036da:	4b07      	ldr	r3, [pc, #28]	; (80036f8 <_sbrk+0x64>)
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	18d2      	adds	r2, r2, r3
 80036e2:	4b05      	ldr	r3, [pc, #20]	; (80036f8 <_sbrk+0x64>)
 80036e4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80036e6:	68fb      	ldr	r3, [r7, #12]
}
 80036e8:	0018      	movs	r0, r3
 80036ea:	46bd      	mov	sp, r7
 80036ec:	b006      	add	sp, #24
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	20005000 	.word	0x20005000
 80036f4:	00000400 	.word	0x00000400
 80036f8:	200003e4 	.word	0x200003e4
 80036fc:	20000538 	.word	0x20000538

08003700 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003704:	46c0      	nop			; (mov r8, r8)
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
	...

0800370c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800370c:	480d      	ldr	r0, [pc, #52]	; (8003744 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800370e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003710:	f7ff fff6 	bl	8003700 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003714:	480c      	ldr	r0, [pc, #48]	; (8003748 <LoopForever+0x6>)
  ldr r1, =_edata
 8003716:	490d      	ldr	r1, [pc, #52]	; (800374c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003718:	4a0d      	ldr	r2, [pc, #52]	; (8003750 <LoopForever+0xe>)
  movs r3, #0
 800371a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800371c:	e002      	b.n	8003724 <LoopCopyDataInit>

0800371e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800371e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003720:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003722:	3304      	adds	r3, #4

08003724 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003724:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003726:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003728:	d3f9      	bcc.n	800371e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800372a:	4a0a      	ldr	r2, [pc, #40]	; (8003754 <LoopForever+0x12>)
  ldr r4, =_ebss
 800372c:	4c0a      	ldr	r4, [pc, #40]	; (8003758 <LoopForever+0x16>)
  movs r3, #0
 800372e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003730:	e001      	b.n	8003736 <LoopFillZerobss>

08003732 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003732:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003734:	3204      	adds	r2, #4

08003736 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003736:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003738:	d3fb      	bcc.n	8003732 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 800373a:	f004 fd33 	bl	80081a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800373e:	f7ff f95f 	bl	8002a00 <main>

08003742 <LoopForever>:

LoopForever:
    b LoopForever
 8003742:	e7fe      	b.n	8003742 <LoopForever>
   ldr   r0, =_estack
 8003744:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8003748:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800374c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8003750:	0800c258 	.word	0x0800c258
  ldr r2, =_sbss
 8003754:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8003758:	20000538 	.word	0x20000538

0800375c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800375c:	e7fe      	b.n	800375c <ADC1_COMP_IRQHandler>
	...

08003760 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b082      	sub	sp, #8
 8003764:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003766:	1dfb      	adds	r3, r7, #7
 8003768:	2200      	movs	r2, #0
 800376a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800376c:	4b0b      	ldr	r3, [pc, #44]	; (800379c <HAL_Init+0x3c>)
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	4b0a      	ldr	r3, [pc, #40]	; (800379c <HAL_Init+0x3c>)
 8003772:	2140      	movs	r1, #64	; 0x40
 8003774:	430a      	orrs	r2, r1
 8003776:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003778:	2003      	movs	r0, #3
 800377a:	f000 f811 	bl	80037a0 <HAL_InitTick>
 800377e:	1e03      	subs	r3, r0, #0
 8003780:	d003      	beq.n	800378a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8003782:	1dfb      	adds	r3, r7, #7
 8003784:	2201      	movs	r2, #1
 8003786:	701a      	strb	r2, [r3, #0]
 8003788:	e001      	b.n	800378e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800378a:	f7ff fde9 	bl	8003360 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800378e:	1dfb      	adds	r3, r7, #7
 8003790:	781b      	ldrb	r3, [r3, #0]
}
 8003792:	0018      	movs	r0, r3
 8003794:	46bd      	mov	sp, r7
 8003796:	b002      	add	sp, #8
 8003798:	bd80      	pop	{r7, pc}
 800379a:	46c0      	nop			; (mov r8, r8)
 800379c:	40022000 	.word	0x40022000

080037a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037a0:	b590      	push	{r4, r7, lr}
 80037a2:	b083      	sub	sp, #12
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80037a8:	4b14      	ldr	r3, [pc, #80]	; (80037fc <HAL_InitTick+0x5c>)
 80037aa:	681c      	ldr	r4, [r3, #0]
 80037ac:	4b14      	ldr	r3, [pc, #80]	; (8003800 <HAL_InitTick+0x60>)
 80037ae:	781b      	ldrb	r3, [r3, #0]
 80037b0:	0019      	movs	r1, r3
 80037b2:	23fa      	movs	r3, #250	; 0xfa
 80037b4:	0098      	lsls	r0, r3, #2
 80037b6:	f7fc fcc3 	bl	8000140 <__udivsi3>
 80037ba:	0003      	movs	r3, r0
 80037bc:	0019      	movs	r1, r3
 80037be:	0020      	movs	r0, r4
 80037c0:	f7fc fcbe 	bl	8000140 <__udivsi3>
 80037c4:	0003      	movs	r3, r0
 80037c6:	0018      	movs	r0, r3
 80037c8:	f000 f92f 	bl	8003a2a <HAL_SYSTICK_Config>
 80037cc:	1e03      	subs	r3, r0, #0
 80037ce:	d001      	beq.n	80037d4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	e00f      	b.n	80037f4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2b03      	cmp	r3, #3
 80037d8:	d80b      	bhi.n	80037f2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80037da:	6879      	ldr	r1, [r7, #4]
 80037dc:	2301      	movs	r3, #1
 80037de:	425b      	negs	r3, r3
 80037e0:	2200      	movs	r2, #0
 80037e2:	0018      	movs	r0, r3
 80037e4:	f000 f8fc 	bl	80039e0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80037e8:	4b06      	ldr	r3, [pc, #24]	; (8003804 <HAL_InitTick+0x64>)
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80037ee:	2300      	movs	r3, #0
 80037f0:	e000      	b.n	80037f4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
}
 80037f4:	0018      	movs	r0, r3
 80037f6:	46bd      	mov	sp, r7
 80037f8:	b003      	add	sp, #12
 80037fa:	bd90      	pop	{r4, r7, pc}
 80037fc:	20000000 	.word	0x20000000
 8003800:	20000008 	.word	0x20000008
 8003804:	20000004 	.word	0x20000004

08003808 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800380c:	4b05      	ldr	r3, [pc, #20]	; (8003824 <HAL_IncTick+0x1c>)
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	001a      	movs	r2, r3
 8003812:	4b05      	ldr	r3, [pc, #20]	; (8003828 <HAL_IncTick+0x20>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	18d2      	adds	r2, r2, r3
 8003818:	4b03      	ldr	r3, [pc, #12]	; (8003828 <HAL_IncTick+0x20>)
 800381a:	601a      	str	r2, [r3, #0]
}
 800381c:	46c0      	nop			; (mov r8, r8)
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	46c0      	nop			; (mov r8, r8)
 8003824:	20000008 	.word	0x20000008
 8003828:	200003e8 	.word	0x200003e8

0800382c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	af00      	add	r7, sp, #0
  return uwTick;
 8003830:	4b02      	ldr	r3, [pc, #8]	; (800383c <HAL_GetTick+0x10>)
 8003832:	681b      	ldr	r3, [r3, #0]
}
 8003834:	0018      	movs	r0, r3
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	46c0      	nop			; (mov r8, r8)
 800383c:	200003e8 	.word	0x200003e8

08003840 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003848:	f7ff fff0 	bl	800382c <HAL_GetTick>
 800384c:	0003      	movs	r3, r0
 800384e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	3301      	adds	r3, #1
 8003858:	d005      	beq.n	8003866 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800385a:	4b0a      	ldr	r3, [pc, #40]	; (8003884 <HAL_Delay+0x44>)
 800385c:	781b      	ldrb	r3, [r3, #0]
 800385e:	001a      	movs	r2, r3
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	189b      	adds	r3, r3, r2
 8003864:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003866:	46c0      	nop			; (mov r8, r8)
 8003868:	f7ff ffe0 	bl	800382c <HAL_GetTick>
 800386c:	0002      	movs	r2, r0
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	68fa      	ldr	r2, [r7, #12]
 8003874:	429a      	cmp	r2, r3
 8003876:	d8f7      	bhi.n	8003868 <HAL_Delay+0x28>
  {
  }
}
 8003878:	46c0      	nop			; (mov r8, r8)
 800387a:	46c0      	nop			; (mov r8, r8)
 800387c:	46bd      	mov	sp, r7
 800387e:	b004      	add	sp, #16
 8003880:	bd80      	pop	{r7, pc}
 8003882:	46c0      	nop			; (mov r8, r8)
 8003884:	20000008 	.word	0x20000008

08003888 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b082      	sub	sp, #8
 800388c:	af00      	add	r7, sp, #0
 800388e:	0002      	movs	r2, r0
 8003890:	1dfb      	adds	r3, r7, #7
 8003892:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003894:	1dfb      	adds	r3, r7, #7
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	2b7f      	cmp	r3, #127	; 0x7f
 800389a:	d809      	bhi.n	80038b0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800389c:	1dfb      	adds	r3, r7, #7
 800389e:	781b      	ldrb	r3, [r3, #0]
 80038a0:	001a      	movs	r2, r3
 80038a2:	231f      	movs	r3, #31
 80038a4:	401a      	ands	r2, r3
 80038a6:	4b04      	ldr	r3, [pc, #16]	; (80038b8 <__NVIC_EnableIRQ+0x30>)
 80038a8:	2101      	movs	r1, #1
 80038aa:	4091      	lsls	r1, r2
 80038ac:	000a      	movs	r2, r1
 80038ae:	601a      	str	r2, [r3, #0]
  }
}
 80038b0:	46c0      	nop			; (mov r8, r8)
 80038b2:	46bd      	mov	sp, r7
 80038b4:	b002      	add	sp, #8
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	e000e100 	.word	0xe000e100

080038bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038bc:	b590      	push	{r4, r7, lr}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	0002      	movs	r2, r0
 80038c4:	6039      	str	r1, [r7, #0]
 80038c6:	1dfb      	adds	r3, r7, #7
 80038c8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80038ca:	1dfb      	adds	r3, r7, #7
 80038cc:	781b      	ldrb	r3, [r3, #0]
 80038ce:	2b7f      	cmp	r3, #127	; 0x7f
 80038d0:	d828      	bhi.n	8003924 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80038d2:	4a2f      	ldr	r2, [pc, #188]	; (8003990 <__NVIC_SetPriority+0xd4>)
 80038d4:	1dfb      	adds	r3, r7, #7
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	b25b      	sxtb	r3, r3
 80038da:	089b      	lsrs	r3, r3, #2
 80038dc:	33c0      	adds	r3, #192	; 0xc0
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	589b      	ldr	r3, [r3, r2]
 80038e2:	1dfa      	adds	r2, r7, #7
 80038e4:	7812      	ldrb	r2, [r2, #0]
 80038e6:	0011      	movs	r1, r2
 80038e8:	2203      	movs	r2, #3
 80038ea:	400a      	ands	r2, r1
 80038ec:	00d2      	lsls	r2, r2, #3
 80038ee:	21ff      	movs	r1, #255	; 0xff
 80038f0:	4091      	lsls	r1, r2
 80038f2:	000a      	movs	r2, r1
 80038f4:	43d2      	mvns	r2, r2
 80038f6:	401a      	ands	r2, r3
 80038f8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	019b      	lsls	r3, r3, #6
 80038fe:	22ff      	movs	r2, #255	; 0xff
 8003900:	401a      	ands	r2, r3
 8003902:	1dfb      	adds	r3, r7, #7
 8003904:	781b      	ldrb	r3, [r3, #0]
 8003906:	0018      	movs	r0, r3
 8003908:	2303      	movs	r3, #3
 800390a:	4003      	ands	r3, r0
 800390c:	00db      	lsls	r3, r3, #3
 800390e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003910:	481f      	ldr	r0, [pc, #124]	; (8003990 <__NVIC_SetPriority+0xd4>)
 8003912:	1dfb      	adds	r3, r7, #7
 8003914:	781b      	ldrb	r3, [r3, #0]
 8003916:	b25b      	sxtb	r3, r3
 8003918:	089b      	lsrs	r3, r3, #2
 800391a:	430a      	orrs	r2, r1
 800391c:	33c0      	adds	r3, #192	; 0xc0
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003922:	e031      	b.n	8003988 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003924:	4a1b      	ldr	r2, [pc, #108]	; (8003994 <__NVIC_SetPriority+0xd8>)
 8003926:	1dfb      	adds	r3, r7, #7
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	0019      	movs	r1, r3
 800392c:	230f      	movs	r3, #15
 800392e:	400b      	ands	r3, r1
 8003930:	3b08      	subs	r3, #8
 8003932:	089b      	lsrs	r3, r3, #2
 8003934:	3306      	adds	r3, #6
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	18d3      	adds	r3, r2, r3
 800393a:	3304      	adds	r3, #4
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	1dfa      	adds	r2, r7, #7
 8003940:	7812      	ldrb	r2, [r2, #0]
 8003942:	0011      	movs	r1, r2
 8003944:	2203      	movs	r2, #3
 8003946:	400a      	ands	r2, r1
 8003948:	00d2      	lsls	r2, r2, #3
 800394a:	21ff      	movs	r1, #255	; 0xff
 800394c:	4091      	lsls	r1, r2
 800394e:	000a      	movs	r2, r1
 8003950:	43d2      	mvns	r2, r2
 8003952:	401a      	ands	r2, r3
 8003954:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	019b      	lsls	r3, r3, #6
 800395a:	22ff      	movs	r2, #255	; 0xff
 800395c:	401a      	ands	r2, r3
 800395e:	1dfb      	adds	r3, r7, #7
 8003960:	781b      	ldrb	r3, [r3, #0]
 8003962:	0018      	movs	r0, r3
 8003964:	2303      	movs	r3, #3
 8003966:	4003      	ands	r3, r0
 8003968:	00db      	lsls	r3, r3, #3
 800396a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800396c:	4809      	ldr	r0, [pc, #36]	; (8003994 <__NVIC_SetPriority+0xd8>)
 800396e:	1dfb      	adds	r3, r7, #7
 8003970:	781b      	ldrb	r3, [r3, #0]
 8003972:	001c      	movs	r4, r3
 8003974:	230f      	movs	r3, #15
 8003976:	4023      	ands	r3, r4
 8003978:	3b08      	subs	r3, #8
 800397a:	089b      	lsrs	r3, r3, #2
 800397c:	430a      	orrs	r2, r1
 800397e:	3306      	adds	r3, #6
 8003980:	009b      	lsls	r3, r3, #2
 8003982:	18c3      	adds	r3, r0, r3
 8003984:	3304      	adds	r3, #4
 8003986:	601a      	str	r2, [r3, #0]
}
 8003988:	46c0      	nop			; (mov r8, r8)
 800398a:	46bd      	mov	sp, r7
 800398c:	b003      	add	sp, #12
 800398e:	bd90      	pop	{r4, r7, pc}
 8003990:	e000e100 	.word	0xe000e100
 8003994:	e000ed00 	.word	0xe000ed00

08003998 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	1e5a      	subs	r2, r3, #1
 80039a4:	2380      	movs	r3, #128	; 0x80
 80039a6:	045b      	lsls	r3, r3, #17
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d301      	bcc.n	80039b0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039ac:	2301      	movs	r3, #1
 80039ae:	e010      	b.n	80039d2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039b0:	4b0a      	ldr	r3, [pc, #40]	; (80039dc <SysTick_Config+0x44>)
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	3a01      	subs	r2, #1
 80039b6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039b8:	2301      	movs	r3, #1
 80039ba:	425b      	negs	r3, r3
 80039bc:	2103      	movs	r1, #3
 80039be:	0018      	movs	r0, r3
 80039c0:	f7ff ff7c 	bl	80038bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039c4:	4b05      	ldr	r3, [pc, #20]	; (80039dc <SysTick_Config+0x44>)
 80039c6:	2200      	movs	r2, #0
 80039c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039ca:	4b04      	ldr	r3, [pc, #16]	; (80039dc <SysTick_Config+0x44>)
 80039cc:	2207      	movs	r2, #7
 80039ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039d0:	2300      	movs	r3, #0
}
 80039d2:	0018      	movs	r0, r3
 80039d4:	46bd      	mov	sp, r7
 80039d6:	b002      	add	sp, #8
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	46c0      	nop			; (mov r8, r8)
 80039dc:	e000e010 	.word	0xe000e010

080039e0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b084      	sub	sp, #16
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	60b9      	str	r1, [r7, #8]
 80039e8:	607a      	str	r2, [r7, #4]
 80039ea:	210f      	movs	r1, #15
 80039ec:	187b      	adds	r3, r7, r1
 80039ee:	1c02      	adds	r2, r0, #0
 80039f0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80039f2:	68ba      	ldr	r2, [r7, #8]
 80039f4:	187b      	adds	r3, r7, r1
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	b25b      	sxtb	r3, r3
 80039fa:	0011      	movs	r1, r2
 80039fc:	0018      	movs	r0, r3
 80039fe:	f7ff ff5d 	bl	80038bc <__NVIC_SetPriority>
}
 8003a02:	46c0      	nop			; (mov r8, r8)
 8003a04:	46bd      	mov	sp, r7
 8003a06:	b004      	add	sp, #16
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a0a:	b580      	push	{r7, lr}
 8003a0c:	b082      	sub	sp, #8
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	0002      	movs	r2, r0
 8003a12:	1dfb      	adds	r3, r7, #7
 8003a14:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a16:	1dfb      	adds	r3, r7, #7
 8003a18:	781b      	ldrb	r3, [r3, #0]
 8003a1a:	b25b      	sxtb	r3, r3
 8003a1c:	0018      	movs	r0, r3
 8003a1e:	f7ff ff33 	bl	8003888 <__NVIC_EnableIRQ>
}
 8003a22:	46c0      	nop			; (mov r8, r8)
 8003a24:	46bd      	mov	sp, r7
 8003a26:	b002      	add	sp, #8
 8003a28:	bd80      	pop	{r7, pc}

08003a2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a2a:	b580      	push	{r7, lr}
 8003a2c:	b082      	sub	sp, #8
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	0018      	movs	r0, r3
 8003a36:	f7ff ffaf 	bl	8003998 <SysTick_Config>
 8003a3a:	0003      	movs	r3, r0
}
 8003a3c:	0018      	movs	r0, r3
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	b002      	add	sp, #8
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a4c:	230f      	movs	r3, #15
 8003a4e:	18fb      	adds	r3, r7, r3
 8003a50:	2200      	movs	r2, #0
 8003a52:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2225      	movs	r2, #37	; 0x25
 8003a58:	5c9b      	ldrb	r3, [r3, r2]
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	d008      	beq.n	8003a72 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2204      	movs	r2, #4
 8003a64:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2224      	movs	r2, #36	; 0x24
 8003a6a:	2100      	movs	r1, #0
 8003a6c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e024      	b.n	8003abc <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	210e      	movs	r1, #14
 8003a7e:	438a      	bics	r2, r1
 8003a80:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2101      	movs	r1, #1
 8003a8e:	438a      	bics	r2, r1
 8003a90:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a96:	221c      	movs	r2, #28
 8003a98:	401a      	ands	r2, r3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9e:	2101      	movs	r1, #1
 8003aa0:	4091      	lsls	r1, r2
 8003aa2:	000a      	movs	r2, r1
 8003aa4:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2225      	movs	r2, #37	; 0x25
 8003aaa:	2101      	movs	r1, #1
 8003aac:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2224      	movs	r2, #36	; 0x24
 8003ab2:	2100      	movs	r1, #0
 8003ab4:	5499      	strb	r1, [r3, r2]

    return status;
 8003ab6:	230f      	movs	r3, #15
 8003ab8:	18fb      	adds	r3, r7, r3
 8003aba:	781b      	ldrb	r3, [r3, #0]
  }
}
 8003abc:	0018      	movs	r0, r3
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	b004      	add	sp, #16
 8003ac2:	bd80      	pop	{r7, pc}

08003ac4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b084      	sub	sp, #16
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003acc:	210f      	movs	r1, #15
 8003ace:	187b      	adds	r3, r7, r1
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2225      	movs	r2, #37	; 0x25
 8003ad8:	5c9b      	ldrb	r3, [r3, r2]
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	2b02      	cmp	r3, #2
 8003ade:	d006      	beq.n	8003aee <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2204      	movs	r2, #4
 8003ae4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003ae6:	187b      	adds	r3, r7, r1
 8003ae8:	2201      	movs	r2, #1
 8003aea:	701a      	strb	r2, [r3, #0]
 8003aec:	e02a      	b.n	8003b44 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	210e      	movs	r1, #14
 8003afa:	438a      	bics	r2, r1
 8003afc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	2101      	movs	r1, #1
 8003b0a:	438a      	bics	r2, r1
 8003b0c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b12:	221c      	movs	r2, #28
 8003b14:	401a      	ands	r2, r3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1a:	2101      	movs	r1, #1
 8003b1c:	4091      	lsls	r1, r2
 8003b1e:	000a      	movs	r2, r1
 8003b20:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2225      	movs	r2, #37	; 0x25
 8003b26:	2101      	movs	r1, #1
 8003b28:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2224      	movs	r2, #36	; 0x24
 8003b2e:	2100      	movs	r1, #0
 8003b30:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d004      	beq.n	8003b44 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b3e:	687a      	ldr	r2, [r7, #4]
 8003b40:	0010      	movs	r0, r2
 8003b42:	4798      	blx	r3
    }
  }
  return status;
 8003b44:	230f      	movs	r3, #15
 8003b46:	18fb      	adds	r3, r7, r3
 8003b48:	781b      	ldrb	r3, [r3, #0]
}
 8003b4a:	0018      	movs	r0, r3
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	b004      	add	sp, #16
 8003b50:	bd80      	pop	{r7, pc}
	...

08003b54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b086      	sub	sp, #24
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
 8003b5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b62:	2300      	movs	r3, #0
 8003b64:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8003b66:	2300      	movs	r3, #0
 8003b68:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8003b6a:	e155      	b.n	8003e18 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	2101      	movs	r1, #1
 8003b72:	697a      	ldr	r2, [r7, #20]
 8003b74:	4091      	lsls	r1, r2
 8003b76:	000a      	movs	r2, r1
 8003b78:	4013      	ands	r3, r2
 8003b7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d100      	bne.n	8003b84 <HAL_GPIO_Init+0x30>
 8003b82:	e146      	b.n	8003e12 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	2203      	movs	r2, #3
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d005      	beq.n	8003b9c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	2203      	movs	r2, #3
 8003b96:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003b98:	2b02      	cmp	r3, #2
 8003b9a:	d130      	bne.n	8003bfe <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	005b      	lsls	r3, r3, #1
 8003ba6:	2203      	movs	r2, #3
 8003ba8:	409a      	lsls	r2, r3
 8003baa:	0013      	movs	r3, r2
 8003bac:	43da      	mvns	r2, r3
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	68da      	ldr	r2, [r3, #12]
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	005b      	lsls	r3, r3, #1
 8003bbc:	409a      	lsls	r2, r3
 8003bbe:	0013      	movs	r3, r2
 8003bc0:	693a      	ldr	r2, [r7, #16]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	693a      	ldr	r2, [r7, #16]
 8003bca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	409a      	lsls	r2, r3
 8003bd8:	0013      	movs	r3, r2
 8003bda:	43da      	mvns	r2, r3
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	4013      	ands	r3, r2
 8003be0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	091b      	lsrs	r3, r3, #4
 8003be8:	2201      	movs	r2, #1
 8003bea:	401a      	ands	r2, r3
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	409a      	lsls	r2, r3
 8003bf0:	0013      	movs	r3, r2
 8003bf2:	693a      	ldr	r2, [r7, #16]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	693a      	ldr	r2, [r7, #16]
 8003bfc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	2203      	movs	r2, #3
 8003c04:	4013      	ands	r3, r2
 8003c06:	2b03      	cmp	r3, #3
 8003c08:	d017      	beq.n	8003c3a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	005b      	lsls	r3, r3, #1
 8003c14:	2203      	movs	r2, #3
 8003c16:	409a      	lsls	r2, r3
 8003c18:	0013      	movs	r3, r2
 8003c1a:	43da      	mvns	r2, r3
 8003c1c:	693b      	ldr	r3, [r7, #16]
 8003c1e:	4013      	ands	r3, r2
 8003c20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	689a      	ldr	r2, [r3, #8]
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	005b      	lsls	r3, r3, #1
 8003c2a:	409a      	lsls	r2, r3
 8003c2c:	0013      	movs	r3, r2
 8003c2e:	693a      	ldr	r2, [r7, #16]
 8003c30:	4313      	orrs	r3, r2
 8003c32:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	693a      	ldr	r2, [r7, #16]
 8003c38:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	2203      	movs	r2, #3
 8003c40:	4013      	ands	r3, r2
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d123      	bne.n	8003c8e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	08da      	lsrs	r2, r3, #3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	3208      	adds	r2, #8
 8003c4e:	0092      	lsls	r2, r2, #2
 8003c50:	58d3      	ldr	r3, [r2, r3]
 8003c52:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	2207      	movs	r2, #7
 8003c58:	4013      	ands	r3, r2
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	220f      	movs	r2, #15
 8003c5e:	409a      	lsls	r2, r3
 8003c60:	0013      	movs	r3, r2
 8003c62:	43da      	mvns	r2, r3
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	4013      	ands	r3, r2
 8003c68:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	691a      	ldr	r2, [r3, #16]
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	2107      	movs	r1, #7
 8003c72:	400b      	ands	r3, r1
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	409a      	lsls	r2, r3
 8003c78:	0013      	movs	r3, r2
 8003c7a:	693a      	ldr	r2, [r7, #16]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	08da      	lsrs	r2, r3, #3
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	3208      	adds	r2, #8
 8003c88:	0092      	lsls	r2, r2, #2
 8003c8a:	6939      	ldr	r1, [r7, #16]
 8003c8c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	005b      	lsls	r3, r3, #1
 8003c98:	2203      	movs	r2, #3
 8003c9a:	409a      	lsls	r2, r3
 8003c9c:	0013      	movs	r3, r2
 8003c9e:	43da      	mvns	r2, r3
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	2203      	movs	r2, #3
 8003cac:	401a      	ands	r2, r3
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	005b      	lsls	r3, r3, #1
 8003cb2:	409a      	lsls	r2, r3
 8003cb4:	0013      	movs	r3, r2
 8003cb6:	693a      	ldr	r2, [r7, #16]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	693a      	ldr	r2, [r7, #16]
 8003cc0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	685a      	ldr	r2, [r3, #4]
 8003cc6:	23c0      	movs	r3, #192	; 0xc0
 8003cc8:	029b      	lsls	r3, r3, #10
 8003cca:	4013      	ands	r3, r2
 8003ccc:	d100      	bne.n	8003cd0 <HAL_GPIO_Init+0x17c>
 8003cce:	e0a0      	b.n	8003e12 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cd0:	4b57      	ldr	r3, [pc, #348]	; (8003e30 <HAL_GPIO_Init+0x2dc>)
 8003cd2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cd4:	4b56      	ldr	r3, [pc, #344]	; (8003e30 <HAL_GPIO_Init+0x2dc>)
 8003cd6:	2101      	movs	r1, #1
 8003cd8:	430a      	orrs	r2, r1
 8003cda:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8003cdc:	4a55      	ldr	r2, [pc, #340]	; (8003e34 <HAL_GPIO_Init+0x2e0>)
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	089b      	lsrs	r3, r3, #2
 8003ce2:	3302      	adds	r3, #2
 8003ce4:	009b      	lsls	r3, r3, #2
 8003ce6:	589b      	ldr	r3, [r3, r2]
 8003ce8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	2203      	movs	r2, #3
 8003cee:	4013      	ands	r3, r2
 8003cf0:	009b      	lsls	r3, r3, #2
 8003cf2:	220f      	movs	r2, #15
 8003cf4:	409a      	lsls	r2, r3
 8003cf6:	0013      	movs	r3, r2
 8003cf8:	43da      	mvns	r2, r3
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	23a0      	movs	r3, #160	; 0xa0
 8003d04:	05db      	lsls	r3, r3, #23
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d01f      	beq.n	8003d4a <HAL_GPIO_Init+0x1f6>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a4a      	ldr	r2, [pc, #296]	; (8003e38 <HAL_GPIO_Init+0x2e4>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d019      	beq.n	8003d46 <HAL_GPIO_Init+0x1f2>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a49      	ldr	r2, [pc, #292]	; (8003e3c <HAL_GPIO_Init+0x2e8>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d013      	beq.n	8003d42 <HAL_GPIO_Init+0x1ee>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a48      	ldr	r2, [pc, #288]	; (8003e40 <HAL_GPIO_Init+0x2ec>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d00d      	beq.n	8003d3e <HAL_GPIO_Init+0x1ea>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a47      	ldr	r2, [pc, #284]	; (8003e44 <HAL_GPIO_Init+0x2f0>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d007      	beq.n	8003d3a <HAL_GPIO_Init+0x1e6>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a46      	ldr	r2, [pc, #280]	; (8003e48 <HAL_GPIO_Init+0x2f4>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d101      	bne.n	8003d36 <HAL_GPIO_Init+0x1e2>
 8003d32:	2305      	movs	r3, #5
 8003d34:	e00a      	b.n	8003d4c <HAL_GPIO_Init+0x1f8>
 8003d36:	2306      	movs	r3, #6
 8003d38:	e008      	b.n	8003d4c <HAL_GPIO_Init+0x1f8>
 8003d3a:	2304      	movs	r3, #4
 8003d3c:	e006      	b.n	8003d4c <HAL_GPIO_Init+0x1f8>
 8003d3e:	2303      	movs	r3, #3
 8003d40:	e004      	b.n	8003d4c <HAL_GPIO_Init+0x1f8>
 8003d42:	2302      	movs	r3, #2
 8003d44:	e002      	b.n	8003d4c <HAL_GPIO_Init+0x1f8>
 8003d46:	2301      	movs	r3, #1
 8003d48:	e000      	b.n	8003d4c <HAL_GPIO_Init+0x1f8>
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	697a      	ldr	r2, [r7, #20]
 8003d4e:	2103      	movs	r1, #3
 8003d50:	400a      	ands	r2, r1
 8003d52:	0092      	lsls	r2, r2, #2
 8003d54:	4093      	lsls	r3, r2
 8003d56:	693a      	ldr	r2, [r7, #16]
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d5c:	4935      	ldr	r1, [pc, #212]	; (8003e34 <HAL_GPIO_Init+0x2e0>)
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	089b      	lsrs	r3, r3, #2
 8003d62:	3302      	adds	r3, #2
 8003d64:	009b      	lsls	r3, r3, #2
 8003d66:	693a      	ldr	r2, [r7, #16]
 8003d68:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d6a:	4b38      	ldr	r3, [pc, #224]	; (8003e4c <HAL_GPIO_Init+0x2f8>)
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	43da      	mvns	r2, r3
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	4013      	ands	r3, r2
 8003d78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	685a      	ldr	r2, [r3, #4]
 8003d7e:	2380      	movs	r3, #128	; 0x80
 8003d80:	035b      	lsls	r3, r3, #13
 8003d82:	4013      	ands	r3, r2
 8003d84:	d003      	beq.n	8003d8e <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8003d86:	693a      	ldr	r2, [r7, #16]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003d8e:	4b2f      	ldr	r3, [pc, #188]	; (8003e4c <HAL_GPIO_Init+0x2f8>)
 8003d90:	693a      	ldr	r2, [r7, #16]
 8003d92:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003d94:	4b2d      	ldr	r3, [pc, #180]	; (8003e4c <HAL_GPIO_Init+0x2f8>)
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	43da      	mvns	r2, r3
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	4013      	ands	r3, r2
 8003da2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	685a      	ldr	r2, [r3, #4]
 8003da8:	2380      	movs	r3, #128	; 0x80
 8003daa:	039b      	lsls	r3, r3, #14
 8003dac:	4013      	ands	r3, r2
 8003dae:	d003      	beq.n	8003db8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003db0:	693a      	ldr	r2, [r7, #16]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003db8:	4b24      	ldr	r3, [pc, #144]	; (8003e4c <HAL_GPIO_Init+0x2f8>)
 8003dba:	693a      	ldr	r2, [r7, #16]
 8003dbc:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8003dbe:	4b23      	ldr	r3, [pc, #140]	; (8003e4c <HAL_GPIO_Init+0x2f8>)
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	43da      	mvns	r2, r3
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	4013      	ands	r3, r2
 8003dcc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	685a      	ldr	r2, [r3, #4]
 8003dd2:	2380      	movs	r3, #128	; 0x80
 8003dd4:	029b      	lsls	r3, r3, #10
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	d003      	beq.n	8003de2 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8003dda:	693a      	ldr	r2, [r7, #16]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	4313      	orrs	r3, r2
 8003de0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003de2:	4b1a      	ldr	r3, [pc, #104]	; (8003e4c <HAL_GPIO_Init+0x2f8>)
 8003de4:	693a      	ldr	r2, [r7, #16]
 8003de6:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003de8:	4b18      	ldr	r3, [pc, #96]	; (8003e4c <HAL_GPIO_Init+0x2f8>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	43da      	mvns	r2, r3
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	4013      	ands	r3, r2
 8003df6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	685a      	ldr	r2, [r3, #4]
 8003dfc:	2380      	movs	r3, #128	; 0x80
 8003dfe:	025b      	lsls	r3, r3, #9
 8003e00:	4013      	ands	r3, r2
 8003e02:	d003      	beq.n	8003e0c <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8003e04:	693a      	ldr	r2, [r7, #16]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003e0c:	4b0f      	ldr	r3, [pc, #60]	; (8003e4c <HAL_GPIO_Init+0x2f8>)
 8003e0e:	693a      	ldr	r2, [r7, #16]
 8003e10:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	3301      	adds	r3, #1
 8003e16:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	40da      	lsrs	r2, r3
 8003e20:	1e13      	subs	r3, r2, #0
 8003e22:	d000      	beq.n	8003e26 <HAL_GPIO_Init+0x2d2>
 8003e24:	e6a2      	b.n	8003b6c <HAL_GPIO_Init+0x18>
  }
}
 8003e26:	46c0      	nop			; (mov r8, r8)
 8003e28:	46c0      	nop			; (mov r8, r8)
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	b006      	add	sp, #24
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	40021000 	.word	0x40021000
 8003e34:	40010000 	.word	0x40010000
 8003e38:	50000400 	.word	0x50000400
 8003e3c:	50000800 	.word	0x50000800
 8003e40:	50000c00 	.word	0x50000c00
 8003e44:	50001000 	.word	0x50001000
 8003e48:	50001c00 	.word	0x50001c00
 8003e4c:	40010400 	.word	0x40010400

08003e50 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b082      	sub	sp, #8
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
 8003e58:	0008      	movs	r0, r1
 8003e5a:	0011      	movs	r1, r2
 8003e5c:	1cbb      	adds	r3, r7, #2
 8003e5e:	1c02      	adds	r2, r0, #0
 8003e60:	801a      	strh	r2, [r3, #0]
 8003e62:	1c7b      	adds	r3, r7, #1
 8003e64:	1c0a      	adds	r2, r1, #0
 8003e66:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003e68:	1c7b      	adds	r3, r7, #1
 8003e6a:	781b      	ldrb	r3, [r3, #0]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d004      	beq.n	8003e7a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e70:	1cbb      	adds	r3, r7, #2
 8003e72:	881a      	ldrh	r2, [r3, #0]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8003e78:	e003      	b.n	8003e82 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8003e7a:	1cbb      	adds	r3, r7, #2
 8003e7c:	881a      	ldrh	r2, [r3, #0]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003e82:	46c0      	nop			; (mov r8, r8)
 8003e84:	46bd      	mov	sp, r7
 8003e86:	b002      	add	sp, #8
 8003e88:	bd80      	pop	{r7, pc}
	...

08003e8c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b082      	sub	sp, #8
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d101      	bne.n	8003e9e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e082      	b.n	8003fa4 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2241      	movs	r2, #65	; 0x41
 8003ea2:	5c9b      	ldrb	r3, [r3, r2]
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d107      	bne.n	8003eba <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2240      	movs	r2, #64	; 0x40
 8003eae:	2100      	movs	r1, #0
 8003eb0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	0018      	movs	r0, r3
 8003eb6:	f7ff fa67 	bl	8003388 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2241      	movs	r2, #65	; 0x41
 8003ebe:	2124      	movs	r1, #36	; 0x24
 8003ec0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2101      	movs	r1, #1
 8003ece:	438a      	bics	r2, r1
 8003ed0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	685a      	ldr	r2, [r3, #4]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4934      	ldr	r1, [pc, #208]	; (8003fac <HAL_I2C_Init+0x120>)
 8003edc:	400a      	ands	r2, r1
 8003ede:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	689a      	ldr	r2, [r3, #8]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4931      	ldr	r1, [pc, #196]	; (8003fb0 <HAL_I2C_Init+0x124>)
 8003eec:	400a      	ands	r2, r1
 8003eee:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d108      	bne.n	8003f0a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	689a      	ldr	r2, [r3, #8]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	2180      	movs	r1, #128	; 0x80
 8003f02:	0209      	lsls	r1, r1, #8
 8003f04:	430a      	orrs	r2, r1
 8003f06:	609a      	str	r2, [r3, #8]
 8003f08:	e007      	b.n	8003f1a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	689a      	ldr	r2, [r3, #8]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	2184      	movs	r1, #132	; 0x84
 8003f14:	0209      	lsls	r1, r1, #8
 8003f16:	430a      	orrs	r2, r1
 8003f18:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	68db      	ldr	r3, [r3, #12]
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d104      	bne.n	8003f2c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	2280      	movs	r2, #128	; 0x80
 8003f28:	0112      	lsls	r2, r2, #4
 8003f2a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	685a      	ldr	r2, [r3, #4]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	491f      	ldr	r1, [pc, #124]	; (8003fb4 <HAL_I2C_Init+0x128>)
 8003f38:	430a      	orrs	r2, r1
 8003f3a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	68da      	ldr	r2, [r3, #12]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	491a      	ldr	r1, [pc, #104]	; (8003fb0 <HAL_I2C_Init+0x124>)
 8003f48:	400a      	ands	r2, r1
 8003f4a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	691a      	ldr	r2, [r3, #16]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	695b      	ldr	r3, [r3, #20]
 8003f54:	431a      	orrs	r2, r3
 8003f56:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	699b      	ldr	r3, [r3, #24]
 8003f5c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	430a      	orrs	r2, r1
 8003f64:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	69d9      	ldr	r1, [r3, #28]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a1a      	ldr	r2, [r3, #32]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	430a      	orrs	r2, r1
 8003f74:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	2101      	movs	r1, #1
 8003f82:	430a      	orrs	r2, r1
 8003f84:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2241      	movs	r2, #65	; 0x41
 8003f90:	2120      	movs	r1, #32
 8003f92:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2242      	movs	r2, #66	; 0x42
 8003f9e:	2100      	movs	r1, #0
 8003fa0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003fa2:	2300      	movs	r3, #0
}
 8003fa4:	0018      	movs	r0, r3
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	b002      	add	sp, #8
 8003faa:	bd80      	pop	{r7, pc}
 8003fac:	f0ffffff 	.word	0xf0ffffff
 8003fb0:	ffff7fff 	.word	0xffff7fff
 8003fb4:	02008000 	.word	0x02008000

08003fb8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003fb8:	b590      	push	{r4, r7, lr}
 8003fba:	b089      	sub	sp, #36	; 0x24
 8003fbc:	af02      	add	r7, sp, #8
 8003fbe:	60f8      	str	r0, [r7, #12]
 8003fc0:	0008      	movs	r0, r1
 8003fc2:	607a      	str	r2, [r7, #4]
 8003fc4:	0019      	movs	r1, r3
 8003fc6:	230a      	movs	r3, #10
 8003fc8:	18fb      	adds	r3, r7, r3
 8003fca:	1c02      	adds	r2, r0, #0
 8003fcc:	801a      	strh	r2, [r3, #0]
 8003fce:	2308      	movs	r3, #8
 8003fd0:	18fb      	adds	r3, r7, r3
 8003fd2:	1c0a      	adds	r2, r1, #0
 8003fd4:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2241      	movs	r2, #65	; 0x41
 8003fda:	5c9b      	ldrb	r3, [r3, r2]
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	2b20      	cmp	r3, #32
 8003fe0:	d000      	beq.n	8003fe4 <HAL_I2C_Master_Transmit+0x2c>
 8003fe2:	e0e7      	b.n	80041b4 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2240      	movs	r2, #64	; 0x40
 8003fe8:	5c9b      	ldrb	r3, [r3, r2]
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d101      	bne.n	8003ff2 <HAL_I2C_Master_Transmit+0x3a>
 8003fee:	2302      	movs	r3, #2
 8003ff0:	e0e1      	b.n	80041b6 <HAL_I2C_Master_Transmit+0x1fe>
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2240      	movs	r2, #64	; 0x40
 8003ff6:	2101      	movs	r1, #1
 8003ff8:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003ffa:	f7ff fc17 	bl	800382c <HAL_GetTick>
 8003ffe:	0003      	movs	r3, r0
 8004000:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004002:	2380      	movs	r3, #128	; 0x80
 8004004:	0219      	lsls	r1, r3, #8
 8004006:	68f8      	ldr	r0, [r7, #12]
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	9300      	str	r3, [sp, #0]
 800400c:	2319      	movs	r3, #25
 800400e:	2201      	movs	r2, #1
 8004010:	f000 f8fc 	bl	800420c <I2C_WaitOnFlagUntilTimeout>
 8004014:	1e03      	subs	r3, r0, #0
 8004016:	d001      	beq.n	800401c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e0cc      	b.n	80041b6 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2241      	movs	r2, #65	; 0x41
 8004020:	2121      	movs	r1, #33	; 0x21
 8004022:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2242      	movs	r2, #66	; 0x42
 8004028:	2110      	movs	r1, #16
 800402a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2200      	movs	r2, #0
 8004030:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	687a      	ldr	r2, [r7, #4]
 8004036:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2208      	movs	r2, #8
 800403c:	18ba      	adds	r2, r7, r2
 800403e:	8812      	ldrh	r2, [r2, #0]
 8004040:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	2200      	movs	r2, #0
 8004046:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800404c:	b29b      	uxth	r3, r3
 800404e:	2bff      	cmp	r3, #255	; 0xff
 8004050:	d911      	bls.n	8004076 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	22ff      	movs	r2, #255	; 0xff
 8004056:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800405c:	b2da      	uxtb	r2, r3
 800405e:	2380      	movs	r3, #128	; 0x80
 8004060:	045c      	lsls	r4, r3, #17
 8004062:	230a      	movs	r3, #10
 8004064:	18fb      	adds	r3, r7, r3
 8004066:	8819      	ldrh	r1, [r3, #0]
 8004068:	68f8      	ldr	r0, [r7, #12]
 800406a:	4b55      	ldr	r3, [pc, #340]	; (80041c0 <HAL_I2C_Master_Transmit+0x208>)
 800406c:	9300      	str	r3, [sp, #0]
 800406e:	0023      	movs	r3, r4
 8004070:	f000 faa4 	bl	80045bc <I2C_TransferConfig>
 8004074:	e075      	b.n	8004162 <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800407a:	b29a      	uxth	r2, r3
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004084:	b2da      	uxtb	r2, r3
 8004086:	2380      	movs	r3, #128	; 0x80
 8004088:	049c      	lsls	r4, r3, #18
 800408a:	230a      	movs	r3, #10
 800408c:	18fb      	adds	r3, r7, r3
 800408e:	8819      	ldrh	r1, [r3, #0]
 8004090:	68f8      	ldr	r0, [r7, #12]
 8004092:	4b4b      	ldr	r3, [pc, #300]	; (80041c0 <HAL_I2C_Master_Transmit+0x208>)
 8004094:	9300      	str	r3, [sp, #0]
 8004096:	0023      	movs	r3, r4
 8004098:	f000 fa90 	bl	80045bc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800409c:	e061      	b.n	8004162 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800409e:	697a      	ldr	r2, [r7, #20]
 80040a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	0018      	movs	r0, r3
 80040a6:	f000 f8ff 	bl	80042a8 <I2C_WaitOnTXISFlagUntilTimeout>
 80040aa:	1e03      	subs	r3, r0, #0
 80040ac:	d001      	beq.n	80040b2 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e081      	b.n	80041b6 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b6:	781a      	ldrb	r2, [r3, #0]
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c2:	1c5a      	adds	r2, r3, #1
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	3b01      	subs	r3, #1
 80040d0:	b29a      	uxth	r2, r3
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040da:	3b01      	subs	r3, #1
 80040dc:	b29a      	uxth	r2, r3
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d03a      	beq.n	8004162 <HAL_I2C_Master_Transmit+0x1aa>
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d136      	bne.n	8004162 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80040f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040f6:	68f8      	ldr	r0, [r7, #12]
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	9300      	str	r3, [sp, #0]
 80040fc:	0013      	movs	r3, r2
 80040fe:	2200      	movs	r2, #0
 8004100:	2180      	movs	r1, #128	; 0x80
 8004102:	f000 f883 	bl	800420c <I2C_WaitOnFlagUntilTimeout>
 8004106:	1e03      	subs	r3, r0, #0
 8004108:	d001      	beq.n	800410e <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e053      	b.n	80041b6 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004112:	b29b      	uxth	r3, r3
 8004114:	2bff      	cmp	r3, #255	; 0xff
 8004116:	d911      	bls.n	800413c <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	22ff      	movs	r2, #255	; 0xff
 800411c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004122:	b2da      	uxtb	r2, r3
 8004124:	2380      	movs	r3, #128	; 0x80
 8004126:	045c      	lsls	r4, r3, #17
 8004128:	230a      	movs	r3, #10
 800412a:	18fb      	adds	r3, r7, r3
 800412c:	8819      	ldrh	r1, [r3, #0]
 800412e:	68f8      	ldr	r0, [r7, #12]
 8004130:	2300      	movs	r3, #0
 8004132:	9300      	str	r3, [sp, #0]
 8004134:	0023      	movs	r3, r4
 8004136:	f000 fa41 	bl	80045bc <I2C_TransferConfig>
 800413a:	e012      	b.n	8004162 <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004140:	b29a      	uxth	r2, r3
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800414a:	b2da      	uxtb	r2, r3
 800414c:	2380      	movs	r3, #128	; 0x80
 800414e:	049c      	lsls	r4, r3, #18
 8004150:	230a      	movs	r3, #10
 8004152:	18fb      	adds	r3, r7, r3
 8004154:	8819      	ldrh	r1, [r3, #0]
 8004156:	68f8      	ldr	r0, [r7, #12]
 8004158:	2300      	movs	r3, #0
 800415a:	9300      	str	r3, [sp, #0]
 800415c:	0023      	movs	r3, r4
 800415e:	f000 fa2d 	bl	80045bc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004166:	b29b      	uxth	r3, r3
 8004168:	2b00      	cmp	r3, #0
 800416a:	d198      	bne.n	800409e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800416c:	697a      	ldr	r2, [r7, #20]
 800416e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	0018      	movs	r0, r3
 8004174:	f000 f8de 	bl	8004334 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004178:	1e03      	subs	r3, r0, #0
 800417a:	d001      	beq.n	8004180 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e01a      	b.n	80041b6 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2220      	movs	r2, #32
 8004186:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	685a      	ldr	r2, [r3, #4]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	490c      	ldr	r1, [pc, #48]	; (80041c4 <HAL_I2C_Master_Transmit+0x20c>)
 8004194:	400a      	ands	r2, r1
 8004196:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2241      	movs	r2, #65	; 0x41
 800419c:	2120      	movs	r1, #32
 800419e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2242      	movs	r2, #66	; 0x42
 80041a4:	2100      	movs	r1, #0
 80041a6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2240      	movs	r2, #64	; 0x40
 80041ac:	2100      	movs	r1, #0
 80041ae:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80041b0:	2300      	movs	r3, #0
 80041b2:	e000      	b.n	80041b6 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 80041b4:	2302      	movs	r3, #2
  }
}
 80041b6:	0018      	movs	r0, r3
 80041b8:	46bd      	mov	sp, r7
 80041ba:	b007      	add	sp, #28
 80041bc:	bd90      	pop	{r4, r7, pc}
 80041be:	46c0      	nop			; (mov r8, r8)
 80041c0:	80002000 	.word	0x80002000
 80041c4:	fe00e800 	.word	0xfe00e800

080041c8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b082      	sub	sp, #8
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	699b      	ldr	r3, [r3, #24]
 80041d6:	2202      	movs	r2, #2
 80041d8:	4013      	ands	r3, r2
 80041da:	2b02      	cmp	r3, #2
 80041dc:	d103      	bne.n	80041e6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	2200      	movs	r2, #0
 80041e4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	699b      	ldr	r3, [r3, #24]
 80041ec:	2201      	movs	r2, #1
 80041ee:	4013      	ands	r3, r2
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d007      	beq.n	8004204 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	699a      	ldr	r2, [r3, #24]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	2101      	movs	r1, #1
 8004200:	430a      	orrs	r2, r1
 8004202:	619a      	str	r2, [r3, #24]
  }
}
 8004204:	46c0      	nop			; (mov r8, r8)
 8004206:	46bd      	mov	sp, r7
 8004208:	b002      	add	sp, #8
 800420a:	bd80      	pop	{r7, pc}

0800420c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b084      	sub	sp, #16
 8004210:	af00      	add	r7, sp, #0
 8004212:	60f8      	str	r0, [r7, #12]
 8004214:	60b9      	str	r1, [r7, #8]
 8004216:	603b      	str	r3, [r7, #0]
 8004218:	1dfb      	adds	r3, r7, #7
 800421a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800421c:	e030      	b.n	8004280 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	3301      	adds	r3, #1
 8004222:	d02d      	beq.n	8004280 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004224:	f7ff fb02 	bl	800382c <HAL_GetTick>
 8004228:	0002      	movs	r2, r0
 800422a:	69bb      	ldr	r3, [r7, #24]
 800422c:	1ad3      	subs	r3, r2, r3
 800422e:	683a      	ldr	r2, [r7, #0]
 8004230:	429a      	cmp	r2, r3
 8004232:	d302      	bcc.n	800423a <I2C_WaitOnFlagUntilTimeout+0x2e>
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d122      	bne.n	8004280 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	699b      	ldr	r3, [r3, #24]
 8004240:	68ba      	ldr	r2, [r7, #8]
 8004242:	4013      	ands	r3, r2
 8004244:	68ba      	ldr	r2, [r7, #8]
 8004246:	1ad3      	subs	r3, r2, r3
 8004248:	425a      	negs	r2, r3
 800424a:	4153      	adcs	r3, r2
 800424c:	b2db      	uxtb	r3, r3
 800424e:	001a      	movs	r2, r3
 8004250:	1dfb      	adds	r3, r7, #7
 8004252:	781b      	ldrb	r3, [r3, #0]
 8004254:	429a      	cmp	r2, r3
 8004256:	d113      	bne.n	8004280 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800425c:	2220      	movs	r2, #32
 800425e:	431a      	orrs	r2, r3
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2241      	movs	r2, #65	; 0x41
 8004268:	2120      	movs	r1, #32
 800426a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2242      	movs	r2, #66	; 0x42
 8004270:	2100      	movs	r1, #0
 8004272:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2240      	movs	r2, #64	; 0x40
 8004278:	2100      	movs	r1, #0
 800427a:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e00f      	b.n	80042a0 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	699b      	ldr	r3, [r3, #24]
 8004286:	68ba      	ldr	r2, [r7, #8]
 8004288:	4013      	ands	r3, r2
 800428a:	68ba      	ldr	r2, [r7, #8]
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	425a      	negs	r2, r3
 8004290:	4153      	adcs	r3, r2
 8004292:	b2db      	uxtb	r3, r3
 8004294:	001a      	movs	r2, r3
 8004296:	1dfb      	adds	r3, r7, #7
 8004298:	781b      	ldrb	r3, [r3, #0]
 800429a:	429a      	cmp	r2, r3
 800429c:	d0bf      	beq.n	800421e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800429e:	2300      	movs	r3, #0
}
 80042a0:	0018      	movs	r0, r3
 80042a2:	46bd      	mov	sp, r7
 80042a4:	b004      	add	sp, #16
 80042a6:	bd80      	pop	{r7, pc}

080042a8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	60f8      	str	r0, [r7, #12]
 80042b0:	60b9      	str	r1, [r7, #8]
 80042b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80042b4:	e032      	b.n	800431c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80042b6:	687a      	ldr	r2, [r7, #4]
 80042b8:	68b9      	ldr	r1, [r7, #8]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	0018      	movs	r0, r3
 80042be:	f000 f87d 	bl	80043bc <I2C_IsErrorOccurred>
 80042c2:	1e03      	subs	r3, r0, #0
 80042c4:	d001      	beq.n	80042ca <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e030      	b.n	800432c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	3301      	adds	r3, #1
 80042ce:	d025      	beq.n	800431c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042d0:	f7ff faac 	bl	800382c <HAL_GetTick>
 80042d4:	0002      	movs	r2, r0
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	68ba      	ldr	r2, [r7, #8]
 80042dc:	429a      	cmp	r2, r3
 80042de:	d302      	bcc.n	80042e6 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d11a      	bne.n	800431c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	699b      	ldr	r3, [r3, #24]
 80042ec:	2202      	movs	r2, #2
 80042ee:	4013      	ands	r3, r2
 80042f0:	2b02      	cmp	r3, #2
 80042f2:	d013      	beq.n	800431c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042f8:	2220      	movs	r2, #32
 80042fa:	431a      	orrs	r2, r3
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2241      	movs	r2, #65	; 0x41
 8004304:	2120      	movs	r1, #32
 8004306:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2242      	movs	r2, #66	; 0x42
 800430c:	2100      	movs	r1, #0
 800430e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2240      	movs	r2, #64	; 0x40
 8004314:	2100      	movs	r1, #0
 8004316:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e007      	b.n	800432c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	699b      	ldr	r3, [r3, #24]
 8004322:	2202      	movs	r2, #2
 8004324:	4013      	ands	r3, r2
 8004326:	2b02      	cmp	r3, #2
 8004328:	d1c5      	bne.n	80042b6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800432a:	2300      	movs	r3, #0
}
 800432c:	0018      	movs	r0, r3
 800432e:	46bd      	mov	sp, r7
 8004330:	b004      	add	sp, #16
 8004332:	bd80      	pop	{r7, pc}

08004334 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b084      	sub	sp, #16
 8004338:	af00      	add	r7, sp, #0
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	60b9      	str	r1, [r7, #8]
 800433e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004340:	e02f      	b.n	80043a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	68b9      	ldr	r1, [r7, #8]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	0018      	movs	r0, r3
 800434a:	f000 f837 	bl	80043bc <I2C_IsErrorOccurred>
 800434e:	1e03      	subs	r3, r0, #0
 8004350:	d001      	beq.n	8004356 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e02d      	b.n	80043b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004356:	f7ff fa69 	bl	800382c <HAL_GetTick>
 800435a:	0002      	movs	r2, r0
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	1ad3      	subs	r3, r2, r3
 8004360:	68ba      	ldr	r2, [r7, #8]
 8004362:	429a      	cmp	r2, r3
 8004364:	d302      	bcc.n	800436c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d11a      	bne.n	80043a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	699b      	ldr	r3, [r3, #24]
 8004372:	2220      	movs	r2, #32
 8004374:	4013      	ands	r3, r2
 8004376:	2b20      	cmp	r3, #32
 8004378:	d013      	beq.n	80043a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800437e:	2220      	movs	r2, #32
 8004380:	431a      	orrs	r2, r3
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2241      	movs	r2, #65	; 0x41
 800438a:	2120      	movs	r1, #32
 800438c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2242      	movs	r2, #66	; 0x42
 8004392:	2100      	movs	r1, #0
 8004394:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2240      	movs	r2, #64	; 0x40
 800439a:	2100      	movs	r1, #0
 800439c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e007      	b.n	80043b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	699b      	ldr	r3, [r3, #24]
 80043a8:	2220      	movs	r2, #32
 80043aa:	4013      	ands	r3, r2
 80043ac:	2b20      	cmp	r3, #32
 80043ae:	d1c8      	bne.n	8004342 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80043b0:	2300      	movs	r3, #0
}
 80043b2:	0018      	movs	r0, r3
 80043b4:	46bd      	mov	sp, r7
 80043b6:	b004      	add	sp, #16
 80043b8:	bd80      	pop	{r7, pc}
	...

080043bc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043bc:	b590      	push	{r4, r7, lr}
 80043be:	b08b      	sub	sp, #44	; 0x2c
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	60b9      	str	r1, [r7, #8]
 80043c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043c8:	2327      	movs	r3, #39	; 0x27
 80043ca:	18fb      	adds	r3, r7, r3
 80043cc:	2200      	movs	r2, #0
 80043ce:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	699b      	ldr	r3, [r3, #24]
 80043d6:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80043d8:	2300      	movs	r3, #0
 80043da:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80043e0:	69bb      	ldr	r3, [r7, #24]
 80043e2:	2210      	movs	r2, #16
 80043e4:	4013      	ands	r3, r2
 80043e6:	d100      	bne.n	80043ea <I2C_IsErrorOccurred+0x2e>
 80043e8:	e082      	b.n	80044f0 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	2210      	movs	r2, #16
 80043f0:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80043f2:	e060      	b.n	80044b6 <I2C_IsErrorOccurred+0xfa>
 80043f4:	2427      	movs	r4, #39	; 0x27
 80043f6:	193b      	adds	r3, r7, r4
 80043f8:	193a      	adds	r2, r7, r4
 80043fa:	7812      	ldrb	r2, [r2, #0]
 80043fc:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	3301      	adds	r3, #1
 8004402:	d058      	beq.n	80044b6 <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004404:	f7ff fa12 	bl	800382c <HAL_GetTick>
 8004408:	0002      	movs	r2, r0
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	1ad3      	subs	r3, r2, r3
 800440e:	68ba      	ldr	r2, [r7, #8]
 8004410:	429a      	cmp	r2, r3
 8004412:	d306      	bcc.n	8004422 <I2C_IsErrorOccurred+0x66>
 8004414:	193b      	adds	r3, r7, r4
 8004416:	193a      	adds	r2, r7, r4
 8004418:	7812      	ldrb	r2, [r2, #0]
 800441a:	701a      	strb	r2, [r3, #0]
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d149      	bne.n	80044b6 <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	685a      	ldr	r2, [r3, #4]
 8004428:	2380      	movs	r3, #128	; 0x80
 800442a:	01db      	lsls	r3, r3, #7
 800442c:	4013      	ands	r3, r2
 800442e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004430:	2013      	movs	r0, #19
 8004432:	183b      	adds	r3, r7, r0
 8004434:	68fa      	ldr	r2, [r7, #12]
 8004436:	2142      	movs	r1, #66	; 0x42
 8004438:	5c52      	ldrb	r2, [r2, r1]
 800443a:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	699a      	ldr	r2, [r3, #24]
 8004442:	2380      	movs	r3, #128	; 0x80
 8004444:	021b      	lsls	r3, r3, #8
 8004446:	401a      	ands	r2, r3
 8004448:	2380      	movs	r3, #128	; 0x80
 800444a:	021b      	lsls	r3, r3, #8
 800444c:	429a      	cmp	r2, r3
 800444e:	d126      	bne.n	800449e <I2C_IsErrorOccurred+0xe2>
 8004450:	697a      	ldr	r2, [r7, #20]
 8004452:	2380      	movs	r3, #128	; 0x80
 8004454:	01db      	lsls	r3, r3, #7
 8004456:	429a      	cmp	r2, r3
 8004458:	d021      	beq.n	800449e <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 800445a:	183b      	adds	r3, r7, r0
 800445c:	781b      	ldrb	r3, [r3, #0]
 800445e:	2b20      	cmp	r3, #32
 8004460:	d01d      	beq.n	800449e <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	685a      	ldr	r2, [r3, #4]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	2180      	movs	r1, #128	; 0x80
 800446e:	01c9      	lsls	r1, r1, #7
 8004470:	430a      	orrs	r2, r1
 8004472:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004474:	f7ff f9da 	bl	800382c <HAL_GetTick>
 8004478:	0003      	movs	r3, r0
 800447a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800447c:	e00f      	b.n	800449e <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800447e:	f7ff f9d5 	bl	800382c <HAL_GetTick>
 8004482:	0002      	movs	r2, r0
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	1ad3      	subs	r3, r2, r3
 8004488:	2b19      	cmp	r3, #25
 800448a:	d908      	bls.n	800449e <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800448c:	6a3b      	ldr	r3, [r7, #32]
 800448e:	2220      	movs	r2, #32
 8004490:	4313      	orrs	r3, r2
 8004492:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004494:	2327      	movs	r3, #39	; 0x27
 8004496:	18fb      	adds	r3, r7, r3
 8004498:	2201      	movs	r2, #1
 800449a:	701a      	strb	r2, [r3, #0]

              break;
 800449c:	e00b      	b.n	80044b6 <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	699b      	ldr	r3, [r3, #24]
 80044a4:	2220      	movs	r2, #32
 80044a6:	4013      	ands	r3, r2
 80044a8:	2127      	movs	r1, #39	; 0x27
 80044aa:	187a      	adds	r2, r7, r1
 80044ac:	1879      	adds	r1, r7, r1
 80044ae:	7809      	ldrb	r1, [r1, #0]
 80044b0:	7011      	strb	r1, [r2, #0]
 80044b2:	2b20      	cmp	r3, #32
 80044b4:	d1e3      	bne.n	800447e <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	699b      	ldr	r3, [r3, #24]
 80044bc:	2220      	movs	r2, #32
 80044be:	4013      	ands	r3, r2
 80044c0:	2b20      	cmp	r3, #32
 80044c2:	d004      	beq.n	80044ce <I2C_IsErrorOccurred+0x112>
 80044c4:	2327      	movs	r3, #39	; 0x27
 80044c6:	18fb      	adds	r3, r7, r3
 80044c8:	781b      	ldrb	r3, [r3, #0]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d092      	beq.n	80043f4 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80044ce:	2327      	movs	r3, #39	; 0x27
 80044d0:	18fb      	adds	r3, r7, r3
 80044d2:	781b      	ldrb	r3, [r3, #0]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d103      	bne.n	80044e0 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	2220      	movs	r2, #32
 80044de:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80044e0:	6a3b      	ldr	r3, [r7, #32]
 80044e2:	2204      	movs	r2, #4
 80044e4:	4313      	orrs	r3, r2
 80044e6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80044e8:	2327      	movs	r3, #39	; 0x27
 80044ea:	18fb      	adds	r3, r7, r3
 80044ec:	2201      	movs	r2, #1
 80044ee:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	699b      	ldr	r3, [r3, #24]
 80044f6:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80044f8:	69ba      	ldr	r2, [r7, #24]
 80044fa:	2380      	movs	r3, #128	; 0x80
 80044fc:	005b      	lsls	r3, r3, #1
 80044fe:	4013      	ands	r3, r2
 8004500:	d00c      	beq.n	800451c <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004502:	6a3b      	ldr	r3, [r7, #32]
 8004504:	2201      	movs	r2, #1
 8004506:	4313      	orrs	r3, r2
 8004508:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	2280      	movs	r2, #128	; 0x80
 8004510:	0052      	lsls	r2, r2, #1
 8004512:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004514:	2327      	movs	r3, #39	; 0x27
 8004516:	18fb      	adds	r3, r7, r3
 8004518:	2201      	movs	r2, #1
 800451a:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800451c:	69ba      	ldr	r2, [r7, #24]
 800451e:	2380      	movs	r3, #128	; 0x80
 8004520:	00db      	lsls	r3, r3, #3
 8004522:	4013      	ands	r3, r2
 8004524:	d00c      	beq.n	8004540 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004526:	6a3b      	ldr	r3, [r7, #32]
 8004528:	2208      	movs	r2, #8
 800452a:	4313      	orrs	r3, r2
 800452c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	2280      	movs	r2, #128	; 0x80
 8004534:	00d2      	lsls	r2, r2, #3
 8004536:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004538:	2327      	movs	r3, #39	; 0x27
 800453a:	18fb      	adds	r3, r7, r3
 800453c:	2201      	movs	r2, #1
 800453e:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004540:	69ba      	ldr	r2, [r7, #24]
 8004542:	2380      	movs	r3, #128	; 0x80
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	4013      	ands	r3, r2
 8004548:	d00c      	beq.n	8004564 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800454a:	6a3b      	ldr	r3, [r7, #32]
 800454c:	2202      	movs	r2, #2
 800454e:	4313      	orrs	r3, r2
 8004550:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	2280      	movs	r2, #128	; 0x80
 8004558:	0092      	lsls	r2, r2, #2
 800455a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800455c:	2327      	movs	r3, #39	; 0x27
 800455e:	18fb      	adds	r3, r7, r3
 8004560:	2201      	movs	r2, #1
 8004562:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8004564:	2327      	movs	r3, #39	; 0x27
 8004566:	18fb      	adds	r3, r7, r3
 8004568:	781b      	ldrb	r3, [r3, #0]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d01d      	beq.n	80045aa <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	0018      	movs	r0, r3
 8004572:	f7ff fe29 	bl	80041c8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	685a      	ldr	r2, [r3, #4]
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	490d      	ldr	r1, [pc, #52]	; (80045b8 <I2C_IsErrorOccurred+0x1fc>)
 8004582:	400a      	ands	r2, r1
 8004584:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800458a:	6a3b      	ldr	r3, [r7, #32]
 800458c:	431a      	orrs	r2, r3
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2241      	movs	r2, #65	; 0x41
 8004596:	2120      	movs	r1, #32
 8004598:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2242      	movs	r2, #66	; 0x42
 800459e:	2100      	movs	r1, #0
 80045a0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2240      	movs	r2, #64	; 0x40
 80045a6:	2100      	movs	r1, #0
 80045a8:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80045aa:	2327      	movs	r3, #39	; 0x27
 80045ac:	18fb      	adds	r3, r7, r3
 80045ae:	781b      	ldrb	r3, [r3, #0]
}
 80045b0:	0018      	movs	r0, r3
 80045b2:	46bd      	mov	sp, r7
 80045b4:	b00b      	add	sp, #44	; 0x2c
 80045b6:	bd90      	pop	{r4, r7, pc}
 80045b8:	fe00e800 	.word	0xfe00e800

080045bc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80045bc:	b590      	push	{r4, r7, lr}
 80045be:	b087      	sub	sp, #28
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	60f8      	str	r0, [r7, #12]
 80045c4:	0008      	movs	r0, r1
 80045c6:	0011      	movs	r1, r2
 80045c8:	607b      	str	r3, [r7, #4]
 80045ca:	240a      	movs	r4, #10
 80045cc:	193b      	adds	r3, r7, r4
 80045ce:	1c02      	adds	r2, r0, #0
 80045d0:	801a      	strh	r2, [r3, #0]
 80045d2:	2009      	movs	r0, #9
 80045d4:	183b      	adds	r3, r7, r0
 80045d6:	1c0a      	adds	r2, r1, #0
 80045d8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80045da:	193b      	adds	r3, r7, r4
 80045dc:	881b      	ldrh	r3, [r3, #0]
 80045de:	059b      	lsls	r3, r3, #22
 80045e0:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80045e2:	183b      	adds	r3, r7, r0
 80045e4:	781b      	ldrb	r3, [r3, #0]
 80045e6:	0419      	lsls	r1, r3, #16
 80045e8:	23ff      	movs	r3, #255	; 0xff
 80045ea:	041b      	lsls	r3, r3, #16
 80045ec:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80045ee:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80045f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045f6:	4313      	orrs	r3, r2
 80045f8:	005b      	lsls	r3, r3, #1
 80045fa:	085b      	lsrs	r3, r3, #1
 80045fc:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004606:	0d51      	lsrs	r1, r2, #21
 8004608:	2280      	movs	r2, #128	; 0x80
 800460a:	00d2      	lsls	r2, r2, #3
 800460c:	400a      	ands	r2, r1
 800460e:	4907      	ldr	r1, [pc, #28]	; (800462c <I2C_TransferConfig+0x70>)
 8004610:	430a      	orrs	r2, r1
 8004612:	43d2      	mvns	r2, r2
 8004614:	401a      	ands	r2, r3
 8004616:	0011      	movs	r1, r2
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	697a      	ldr	r2, [r7, #20]
 800461e:	430a      	orrs	r2, r1
 8004620:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004622:	46c0      	nop			; (mov r8, r8)
 8004624:	46bd      	mov	sp, r7
 8004626:	b007      	add	sp, #28
 8004628:	bd90      	pop	{r4, r7, pc}
 800462a:	46c0      	nop			; (mov r8, r8)
 800462c:	03ff63ff 	.word	0x03ff63ff

08004630 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b082      	sub	sp, #8
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2241      	movs	r2, #65	; 0x41
 800463e:	5c9b      	ldrb	r3, [r3, r2]
 8004640:	b2db      	uxtb	r3, r3
 8004642:	2b20      	cmp	r3, #32
 8004644:	d138      	bne.n	80046b8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2240      	movs	r2, #64	; 0x40
 800464a:	5c9b      	ldrb	r3, [r3, r2]
 800464c:	2b01      	cmp	r3, #1
 800464e:	d101      	bne.n	8004654 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004650:	2302      	movs	r3, #2
 8004652:	e032      	b.n	80046ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2240      	movs	r2, #64	; 0x40
 8004658:	2101      	movs	r1, #1
 800465a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2241      	movs	r2, #65	; 0x41
 8004660:	2124      	movs	r1, #36	; 0x24
 8004662:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	2101      	movs	r1, #1
 8004670:	438a      	bics	r2, r1
 8004672:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4911      	ldr	r1, [pc, #68]	; (80046c4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004680:	400a      	ands	r2, r1
 8004682:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	6819      	ldr	r1, [r3, #0]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	683a      	ldr	r2, [r7, #0]
 8004690:	430a      	orrs	r2, r1
 8004692:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	2101      	movs	r1, #1
 80046a0:	430a      	orrs	r2, r1
 80046a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2241      	movs	r2, #65	; 0x41
 80046a8:	2120      	movs	r1, #32
 80046aa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2240      	movs	r2, #64	; 0x40
 80046b0:	2100      	movs	r1, #0
 80046b2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80046b4:	2300      	movs	r3, #0
 80046b6:	e000      	b.n	80046ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80046b8:	2302      	movs	r3, #2
  }
}
 80046ba:	0018      	movs	r0, r3
 80046bc:	46bd      	mov	sp, r7
 80046be:	b002      	add	sp, #8
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	46c0      	nop			; (mov r8, r8)
 80046c4:	ffffefff 	.word	0xffffefff

080046c8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2241      	movs	r2, #65	; 0x41
 80046d6:	5c9b      	ldrb	r3, [r3, r2]
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	2b20      	cmp	r3, #32
 80046dc:	d139      	bne.n	8004752 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2240      	movs	r2, #64	; 0x40
 80046e2:	5c9b      	ldrb	r3, [r3, r2]
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d101      	bne.n	80046ec <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80046e8:	2302      	movs	r3, #2
 80046ea:	e033      	b.n	8004754 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2240      	movs	r2, #64	; 0x40
 80046f0:	2101      	movs	r1, #1
 80046f2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2241      	movs	r2, #65	; 0x41
 80046f8:	2124      	movs	r1, #36	; 0x24
 80046fa:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	2101      	movs	r1, #1
 8004708:	438a      	bics	r2, r1
 800470a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	4a11      	ldr	r2, [pc, #68]	; (800475c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004718:	4013      	ands	r3, r2
 800471a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	021b      	lsls	r3, r3, #8
 8004720:	68fa      	ldr	r2, [r7, #12]
 8004722:	4313      	orrs	r3, r2
 8004724:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	68fa      	ldr	r2, [r7, #12]
 800472c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	2101      	movs	r1, #1
 800473a:	430a      	orrs	r2, r1
 800473c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2241      	movs	r2, #65	; 0x41
 8004742:	2120      	movs	r1, #32
 8004744:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2240      	movs	r2, #64	; 0x40
 800474a:	2100      	movs	r1, #0
 800474c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800474e:	2300      	movs	r3, #0
 8004750:	e000      	b.n	8004754 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004752:	2302      	movs	r3, #2
  }
}
 8004754:	0018      	movs	r0, r3
 8004756:	46bd      	mov	sp, r7
 8004758:	b004      	add	sp, #16
 800475a:	bd80      	pop	{r7, pc}
 800475c:	fffff0ff 	.word	0xfffff0ff

08004760 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004760:	b5b0      	push	{r4, r5, r7, lr}
 8004762:	b08a      	sub	sp, #40	; 0x28
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d102      	bne.n	8004774 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	f000 fbbf 	bl	8004ef2 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004774:	4bc9      	ldr	r3, [pc, #804]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	220c      	movs	r2, #12
 800477a:	4013      	ands	r3, r2
 800477c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800477e:	4bc7      	ldr	r3, [pc, #796]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 8004780:	68da      	ldr	r2, [r3, #12]
 8004782:	2380      	movs	r3, #128	; 0x80
 8004784:	025b      	lsls	r3, r3, #9
 8004786:	4013      	ands	r3, r2
 8004788:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	2201      	movs	r2, #1
 8004790:	4013      	ands	r3, r2
 8004792:	d100      	bne.n	8004796 <HAL_RCC_OscConfig+0x36>
 8004794:	e07e      	b.n	8004894 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004796:	69fb      	ldr	r3, [r7, #28]
 8004798:	2b08      	cmp	r3, #8
 800479a:	d007      	beq.n	80047ac <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800479c:	69fb      	ldr	r3, [r7, #28]
 800479e:	2b0c      	cmp	r3, #12
 80047a0:	d112      	bne.n	80047c8 <HAL_RCC_OscConfig+0x68>
 80047a2:	69ba      	ldr	r2, [r7, #24]
 80047a4:	2380      	movs	r3, #128	; 0x80
 80047a6:	025b      	lsls	r3, r3, #9
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d10d      	bne.n	80047c8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047ac:	4bbb      	ldr	r3, [pc, #748]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	2380      	movs	r3, #128	; 0x80
 80047b2:	029b      	lsls	r3, r3, #10
 80047b4:	4013      	ands	r3, r2
 80047b6:	d100      	bne.n	80047ba <HAL_RCC_OscConfig+0x5a>
 80047b8:	e06b      	b.n	8004892 <HAL_RCC_OscConfig+0x132>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d167      	bne.n	8004892 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	f000 fb95 	bl	8004ef2 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	685a      	ldr	r2, [r3, #4]
 80047cc:	2380      	movs	r3, #128	; 0x80
 80047ce:	025b      	lsls	r3, r3, #9
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d107      	bne.n	80047e4 <HAL_RCC_OscConfig+0x84>
 80047d4:	4bb1      	ldr	r3, [pc, #708]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	4bb0      	ldr	r3, [pc, #704]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 80047da:	2180      	movs	r1, #128	; 0x80
 80047dc:	0249      	lsls	r1, r1, #9
 80047de:	430a      	orrs	r2, r1
 80047e0:	601a      	str	r2, [r3, #0]
 80047e2:	e027      	b.n	8004834 <HAL_RCC_OscConfig+0xd4>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	685a      	ldr	r2, [r3, #4]
 80047e8:	23a0      	movs	r3, #160	; 0xa0
 80047ea:	02db      	lsls	r3, r3, #11
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d10e      	bne.n	800480e <HAL_RCC_OscConfig+0xae>
 80047f0:	4baa      	ldr	r3, [pc, #680]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	4ba9      	ldr	r3, [pc, #676]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 80047f6:	2180      	movs	r1, #128	; 0x80
 80047f8:	02c9      	lsls	r1, r1, #11
 80047fa:	430a      	orrs	r2, r1
 80047fc:	601a      	str	r2, [r3, #0]
 80047fe:	4ba7      	ldr	r3, [pc, #668]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	4ba6      	ldr	r3, [pc, #664]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 8004804:	2180      	movs	r1, #128	; 0x80
 8004806:	0249      	lsls	r1, r1, #9
 8004808:	430a      	orrs	r2, r1
 800480a:	601a      	str	r2, [r3, #0]
 800480c:	e012      	b.n	8004834 <HAL_RCC_OscConfig+0xd4>
 800480e:	4ba3      	ldr	r3, [pc, #652]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	4ba2      	ldr	r3, [pc, #648]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 8004814:	49a2      	ldr	r1, [pc, #648]	; (8004aa0 <HAL_RCC_OscConfig+0x340>)
 8004816:	400a      	ands	r2, r1
 8004818:	601a      	str	r2, [r3, #0]
 800481a:	4ba0      	ldr	r3, [pc, #640]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	2380      	movs	r3, #128	; 0x80
 8004820:	025b      	lsls	r3, r3, #9
 8004822:	4013      	ands	r3, r2
 8004824:	60fb      	str	r3, [r7, #12]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	4b9c      	ldr	r3, [pc, #624]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	4b9b      	ldr	r3, [pc, #620]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 800482e:	499d      	ldr	r1, [pc, #628]	; (8004aa4 <HAL_RCC_OscConfig+0x344>)
 8004830:	400a      	ands	r2, r1
 8004832:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d015      	beq.n	8004868 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800483c:	f7fe fff6 	bl	800382c <HAL_GetTick>
 8004840:	0003      	movs	r3, r0
 8004842:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004844:	e009      	b.n	800485a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004846:	f7fe fff1 	bl	800382c <HAL_GetTick>
 800484a:	0002      	movs	r2, r0
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	1ad3      	subs	r3, r2, r3
 8004850:	2b64      	cmp	r3, #100	; 0x64
 8004852:	d902      	bls.n	800485a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004854:	2303      	movs	r3, #3
 8004856:	f000 fb4c 	bl	8004ef2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800485a:	4b90      	ldr	r3, [pc, #576]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	2380      	movs	r3, #128	; 0x80
 8004860:	029b      	lsls	r3, r3, #10
 8004862:	4013      	ands	r3, r2
 8004864:	d0ef      	beq.n	8004846 <HAL_RCC_OscConfig+0xe6>
 8004866:	e015      	b.n	8004894 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004868:	f7fe ffe0 	bl	800382c <HAL_GetTick>
 800486c:	0003      	movs	r3, r0
 800486e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004870:	e008      	b.n	8004884 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004872:	f7fe ffdb 	bl	800382c <HAL_GetTick>
 8004876:	0002      	movs	r2, r0
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	1ad3      	subs	r3, r2, r3
 800487c:	2b64      	cmp	r3, #100	; 0x64
 800487e:	d901      	bls.n	8004884 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8004880:	2303      	movs	r3, #3
 8004882:	e336      	b.n	8004ef2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004884:	4b85      	ldr	r3, [pc, #532]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 8004886:	681a      	ldr	r2, [r3, #0]
 8004888:	2380      	movs	r3, #128	; 0x80
 800488a:	029b      	lsls	r3, r3, #10
 800488c:	4013      	ands	r3, r2
 800488e:	d1f0      	bne.n	8004872 <HAL_RCC_OscConfig+0x112>
 8004890:	e000      	b.n	8004894 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004892:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	2202      	movs	r2, #2
 800489a:	4013      	ands	r3, r2
 800489c:	d100      	bne.n	80048a0 <HAL_RCC_OscConfig+0x140>
 800489e:	e099      	b.n	80049d4 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80048a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a8:	2220      	movs	r2, #32
 80048aa:	4013      	ands	r3, r2
 80048ac:	d009      	beq.n	80048c2 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80048ae:	4b7b      	ldr	r3, [pc, #492]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 80048b0:	681a      	ldr	r2, [r3, #0]
 80048b2:	4b7a      	ldr	r3, [pc, #488]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 80048b4:	2120      	movs	r1, #32
 80048b6:	430a      	orrs	r2, r1
 80048b8:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80048ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048bc:	2220      	movs	r2, #32
 80048be:	4393      	bics	r3, r2
 80048c0:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80048c2:	69fb      	ldr	r3, [r7, #28]
 80048c4:	2b04      	cmp	r3, #4
 80048c6:	d005      	beq.n	80048d4 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80048c8:	69fb      	ldr	r3, [r7, #28]
 80048ca:	2b0c      	cmp	r3, #12
 80048cc:	d13e      	bne.n	800494c <HAL_RCC_OscConfig+0x1ec>
 80048ce:	69bb      	ldr	r3, [r7, #24]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d13b      	bne.n	800494c <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80048d4:	4b71      	ldr	r3, [pc, #452]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	2204      	movs	r2, #4
 80048da:	4013      	ands	r3, r2
 80048dc:	d004      	beq.n	80048e8 <HAL_RCC_OscConfig+0x188>
 80048de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d101      	bne.n	80048e8 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	e304      	b.n	8004ef2 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048e8:	4b6c      	ldr	r3, [pc, #432]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	4a6e      	ldr	r2, [pc, #440]	; (8004aa8 <HAL_RCC_OscConfig+0x348>)
 80048ee:	4013      	ands	r3, r2
 80048f0:	0019      	movs	r1, r3
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	691b      	ldr	r3, [r3, #16]
 80048f6:	021a      	lsls	r2, r3, #8
 80048f8:	4b68      	ldr	r3, [pc, #416]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 80048fa:	430a      	orrs	r2, r1
 80048fc:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80048fe:	4b67      	ldr	r3, [pc, #412]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	2209      	movs	r2, #9
 8004904:	4393      	bics	r3, r2
 8004906:	0019      	movs	r1, r3
 8004908:	4b64      	ldr	r3, [pc, #400]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 800490a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800490c:	430a      	orrs	r2, r1
 800490e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004910:	f000 fc42 	bl	8005198 <HAL_RCC_GetSysClockFreq>
 8004914:	0001      	movs	r1, r0
 8004916:	4b61      	ldr	r3, [pc, #388]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 8004918:	68db      	ldr	r3, [r3, #12]
 800491a:	091b      	lsrs	r3, r3, #4
 800491c:	220f      	movs	r2, #15
 800491e:	4013      	ands	r3, r2
 8004920:	4a62      	ldr	r2, [pc, #392]	; (8004aac <HAL_RCC_OscConfig+0x34c>)
 8004922:	5cd3      	ldrb	r3, [r2, r3]
 8004924:	000a      	movs	r2, r1
 8004926:	40da      	lsrs	r2, r3
 8004928:	4b61      	ldr	r3, [pc, #388]	; (8004ab0 <HAL_RCC_OscConfig+0x350>)
 800492a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800492c:	4b61      	ldr	r3, [pc, #388]	; (8004ab4 <HAL_RCC_OscConfig+0x354>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	2513      	movs	r5, #19
 8004932:	197c      	adds	r4, r7, r5
 8004934:	0018      	movs	r0, r3
 8004936:	f7fe ff33 	bl	80037a0 <HAL_InitTick>
 800493a:	0003      	movs	r3, r0
 800493c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800493e:	197b      	adds	r3, r7, r5
 8004940:	781b      	ldrb	r3, [r3, #0]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d046      	beq.n	80049d4 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8004946:	197b      	adds	r3, r7, r5
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	e2d2      	b.n	8004ef2 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800494c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800494e:	2b00      	cmp	r3, #0
 8004950:	d027      	beq.n	80049a2 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004952:	4b52      	ldr	r3, [pc, #328]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	2209      	movs	r2, #9
 8004958:	4393      	bics	r3, r2
 800495a:	0019      	movs	r1, r3
 800495c:	4b4f      	ldr	r3, [pc, #316]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 800495e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004960:	430a      	orrs	r2, r1
 8004962:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004964:	f7fe ff62 	bl	800382c <HAL_GetTick>
 8004968:	0003      	movs	r3, r0
 800496a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800496c:	e008      	b.n	8004980 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800496e:	f7fe ff5d 	bl	800382c <HAL_GetTick>
 8004972:	0002      	movs	r2, r0
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	1ad3      	subs	r3, r2, r3
 8004978:	2b02      	cmp	r3, #2
 800497a:	d901      	bls.n	8004980 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 800497c:	2303      	movs	r3, #3
 800497e:	e2b8      	b.n	8004ef2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004980:	4b46      	ldr	r3, [pc, #280]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	2204      	movs	r2, #4
 8004986:	4013      	ands	r3, r2
 8004988:	d0f1      	beq.n	800496e <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800498a:	4b44      	ldr	r3, [pc, #272]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	4a46      	ldr	r2, [pc, #280]	; (8004aa8 <HAL_RCC_OscConfig+0x348>)
 8004990:	4013      	ands	r3, r2
 8004992:	0019      	movs	r1, r3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	691b      	ldr	r3, [r3, #16]
 8004998:	021a      	lsls	r2, r3, #8
 800499a:	4b40      	ldr	r3, [pc, #256]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 800499c:	430a      	orrs	r2, r1
 800499e:	605a      	str	r2, [r3, #4]
 80049a0:	e018      	b.n	80049d4 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049a2:	4b3e      	ldr	r3, [pc, #248]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	4b3d      	ldr	r3, [pc, #244]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 80049a8:	2101      	movs	r1, #1
 80049aa:	438a      	bics	r2, r1
 80049ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049ae:	f7fe ff3d 	bl	800382c <HAL_GetTick>
 80049b2:	0003      	movs	r3, r0
 80049b4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80049b6:	e008      	b.n	80049ca <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049b8:	f7fe ff38 	bl	800382c <HAL_GetTick>
 80049bc:	0002      	movs	r2, r0
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	2b02      	cmp	r3, #2
 80049c4:	d901      	bls.n	80049ca <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	e293      	b.n	8004ef2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80049ca:	4b34      	ldr	r3, [pc, #208]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	2204      	movs	r2, #4
 80049d0:	4013      	ands	r3, r2
 80049d2:	d1f1      	bne.n	80049b8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	2210      	movs	r2, #16
 80049da:	4013      	ands	r3, r2
 80049dc:	d100      	bne.n	80049e0 <HAL_RCC_OscConfig+0x280>
 80049de:	e0a2      	b.n	8004b26 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d140      	bne.n	8004a68 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80049e6:	4b2d      	ldr	r3, [pc, #180]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	2380      	movs	r3, #128	; 0x80
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	4013      	ands	r3, r2
 80049f0:	d005      	beq.n	80049fe <HAL_RCC_OscConfig+0x29e>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	69db      	ldr	r3, [r3, #28]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d101      	bne.n	80049fe <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e279      	b.n	8004ef2 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80049fe:	4b27      	ldr	r3, [pc, #156]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	4a2d      	ldr	r2, [pc, #180]	; (8004ab8 <HAL_RCC_OscConfig+0x358>)
 8004a04:	4013      	ands	r3, r2
 8004a06:	0019      	movs	r1, r3
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a0c:	4b23      	ldr	r3, [pc, #140]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 8004a0e:	430a      	orrs	r2, r1
 8004a10:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a12:	4b22      	ldr	r3, [pc, #136]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	021b      	lsls	r3, r3, #8
 8004a18:	0a19      	lsrs	r1, r3, #8
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6a1b      	ldr	r3, [r3, #32]
 8004a1e:	061a      	lsls	r2, r3, #24
 8004a20:	4b1e      	ldr	r3, [pc, #120]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 8004a22:	430a      	orrs	r2, r1
 8004a24:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a2a:	0b5b      	lsrs	r3, r3, #13
 8004a2c:	3301      	adds	r3, #1
 8004a2e:	2280      	movs	r2, #128	; 0x80
 8004a30:	0212      	lsls	r2, r2, #8
 8004a32:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004a34:	4b19      	ldr	r3, [pc, #100]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 8004a36:	68db      	ldr	r3, [r3, #12]
 8004a38:	091b      	lsrs	r3, r3, #4
 8004a3a:	210f      	movs	r1, #15
 8004a3c:	400b      	ands	r3, r1
 8004a3e:	491b      	ldr	r1, [pc, #108]	; (8004aac <HAL_RCC_OscConfig+0x34c>)
 8004a40:	5ccb      	ldrb	r3, [r1, r3]
 8004a42:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004a44:	4b1a      	ldr	r3, [pc, #104]	; (8004ab0 <HAL_RCC_OscConfig+0x350>)
 8004a46:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8004a48:	4b1a      	ldr	r3, [pc, #104]	; (8004ab4 <HAL_RCC_OscConfig+0x354>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	2513      	movs	r5, #19
 8004a4e:	197c      	adds	r4, r7, r5
 8004a50:	0018      	movs	r0, r3
 8004a52:	f7fe fea5 	bl	80037a0 <HAL_InitTick>
 8004a56:	0003      	movs	r3, r0
 8004a58:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8004a5a:	197b      	adds	r3, r7, r5
 8004a5c:	781b      	ldrb	r3, [r3, #0]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d061      	beq.n	8004b26 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8004a62:	197b      	adds	r3, r7, r5
 8004a64:	781b      	ldrb	r3, [r3, #0]
 8004a66:	e244      	b.n	8004ef2 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	69db      	ldr	r3, [r3, #28]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d040      	beq.n	8004af2 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004a70:	4b0a      	ldr	r3, [pc, #40]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	4b09      	ldr	r3, [pc, #36]	; (8004a9c <HAL_RCC_OscConfig+0x33c>)
 8004a76:	2180      	movs	r1, #128	; 0x80
 8004a78:	0049      	lsls	r1, r1, #1
 8004a7a:	430a      	orrs	r2, r1
 8004a7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a7e:	f7fe fed5 	bl	800382c <HAL_GetTick>
 8004a82:	0003      	movs	r3, r0
 8004a84:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004a86:	e019      	b.n	8004abc <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a88:	f7fe fed0 	bl	800382c <HAL_GetTick>
 8004a8c:	0002      	movs	r2, r0
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	2b02      	cmp	r3, #2
 8004a94:	d912      	bls.n	8004abc <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8004a96:	2303      	movs	r3, #3
 8004a98:	e22b      	b.n	8004ef2 <HAL_RCC_OscConfig+0x792>
 8004a9a:	46c0      	nop			; (mov r8, r8)
 8004a9c:	40021000 	.word	0x40021000
 8004aa0:	fffeffff 	.word	0xfffeffff
 8004aa4:	fffbffff 	.word	0xfffbffff
 8004aa8:	ffffe0ff 	.word	0xffffe0ff
 8004aac:	0800bdb4 	.word	0x0800bdb4
 8004ab0:	20000000 	.word	0x20000000
 8004ab4:	20000004 	.word	0x20000004
 8004ab8:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004abc:	4bca      	ldr	r3, [pc, #808]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	2380      	movs	r3, #128	; 0x80
 8004ac2:	009b      	lsls	r3, r3, #2
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	d0df      	beq.n	8004a88 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ac8:	4bc7      	ldr	r3, [pc, #796]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	4ac7      	ldr	r2, [pc, #796]	; (8004dec <HAL_RCC_OscConfig+0x68c>)
 8004ace:	4013      	ands	r3, r2
 8004ad0:	0019      	movs	r1, r3
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004ad6:	4bc4      	ldr	r3, [pc, #784]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004ad8:	430a      	orrs	r2, r1
 8004ada:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004adc:	4bc2      	ldr	r3, [pc, #776]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	021b      	lsls	r3, r3, #8
 8004ae2:	0a19      	lsrs	r1, r3, #8
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6a1b      	ldr	r3, [r3, #32]
 8004ae8:	061a      	lsls	r2, r3, #24
 8004aea:	4bbf      	ldr	r3, [pc, #764]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004aec:	430a      	orrs	r2, r1
 8004aee:	605a      	str	r2, [r3, #4]
 8004af0:	e019      	b.n	8004b26 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004af2:	4bbd      	ldr	r3, [pc, #756]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	4bbc      	ldr	r3, [pc, #752]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004af8:	49bd      	ldr	r1, [pc, #756]	; (8004df0 <HAL_RCC_OscConfig+0x690>)
 8004afa:	400a      	ands	r2, r1
 8004afc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004afe:	f7fe fe95 	bl	800382c <HAL_GetTick>
 8004b02:	0003      	movs	r3, r0
 8004b04:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004b06:	e008      	b.n	8004b1a <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004b08:	f7fe fe90 	bl	800382c <HAL_GetTick>
 8004b0c:	0002      	movs	r2, r0
 8004b0e:	697b      	ldr	r3, [r7, #20]
 8004b10:	1ad3      	subs	r3, r2, r3
 8004b12:	2b02      	cmp	r3, #2
 8004b14:	d901      	bls.n	8004b1a <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8004b16:	2303      	movs	r3, #3
 8004b18:	e1eb      	b.n	8004ef2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004b1a:	4bb3      	ldr	r3, [pc, #716]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	2380      	movs	r3, #128	; 0x80
 8004b20:	009b      	lsls	r3, r3, #2
 8004b22:	4013      	ands	r3, r2
 8004b24:	d1f0      	bne.n	8004b08 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	2208      	movs	r2, #8
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	d036      	beq.n	8004b9e <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	695b      	ldr	r3, [r3, #20]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d019      	beq.n	8004b6c <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b38:	4bab      	ldr	r3, [pc, #684]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004b3a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004b3c:	4baa      	ldr	r3, [pc, #680]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004b3e:	2101      	movs	r1, #1
 8004b40:	430a      	orrs	r2, r1
 8004b42:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b44:	f7fe fe72 	bl	800382c <HAL_GetTick>
 8004b48:	0003      	movs	r3, r0
 8004b4a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004b4c:	e008      	b.n	8004b60 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b4e:	f7fe fe6d 	bl	800382c <HAL_GetTick>
 8004b52:	0002      	movs	r2, r0
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	2b02      	cmp	r3, #2
 8004b5a:	d901      	bls.n	8004b60 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	e1c8      	b.n	8004ef2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004b60:	4ba1      	ldr	r3, [pc, #644]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004b62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b64:	2202      	movs	r2, #2
 8004b66:	4013      	ands	r3, r2
 8004b68:	d0f1      	beq.n	8004b4e <HAL_RCC_OscConfig+0x3ee>
 8004b6a:	e018      	b.n	8004b9e <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b6c:	4b9e      	ldr	r3, [pc, #632]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004b6e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004b70:	4b9d      	ldr	r3, [pc, #628]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004b72:	2101      	movs	r1, #1
 8004b74:	438a      	bics	r2, r1
 8004b76:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b78:	f7fe fe58 	bl	800382c <HAL_GetTick>
 8004b7c:	0003      	movs	r3, r0
 8004b7e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004b80:	e008      	b.n	8004b94 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b82:	f7fe fe53 	bl	800382c <HAL_GetTick>
 8004b86:	0002      	movs	r2, r0
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	1ad3      	subs	r3, r2, r3
 8004b8c:	2b02      	cmp	r3, #2
 8004b8e:	d901      	bls.n	8004b94 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8004b90:	2303      	movs	r3, #3
 8004b92:	e1ae      	b.n	8004ef2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004b94:	4b94      	ldr	r3, [pc, #592]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004b96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b98:	2202      	movs	r2, #2
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	d1f1      	bne.n	8004b82 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	2204      	movs	r2, #4
 8004ba4:	4013      	ands	r3, r2
 8004ba6:	d100      	bne.n	8004baa <HAL_RCC_OscConfig+0x44a>
 8004ba8:	e0ae      	b.n	8004d08 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004baa:	2023      	movs	r0, #35	; 0x23
 8004bac:	183b      	adds	r3, r7, r0
 8004bae:	2200      	movs	r2, #0
 8004bb0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bb2:	4b8d      	ldr	r3, [pc, #564]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004bb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004bb6:	2380      	movs	r3, #128	; 0x80
 8004bb8:	055b      	lsls	r3, r3, #21
 8004bba:	4013      	ands	r3, r2
 8004bbc:	d109      	bne.n	8004bd2 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bbe:	4b8a      	ldr	r3, [pc, #552]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004bc0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004bc2:	4b89      	ldr	r3, [pc, #548]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004bc4:	2180      	movs	r1, #128	; 0x80
 8004bc6:	0549      	lsls	r1, r1, #21
 8004bc8:	430a      	orrs	r2, r1
 8004bca:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8004bcc:	183b      	adds	r3, r7, r0
 8004bce:	2201      	movs	r2, #1
 8004bd0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bd2:	4b88      	ldr	r3, [pc, #544]	; (8004df4 <HAL_RCC_OscConfig+0x694>)
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	2380      	movs	r3, #128	; 0x80
 8004bd8:	005b      	lsls	r3, r3, #1
 8004bda:	4013      	ands	r3, r2
 8004bdc:	d11a      	bne.n	8004c14 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004bde:	4b85      	ldr	r3, [pc, #532]	; (8004df4 <HAL_RCC_OscConfig+0x694>)
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	4b84      	ldr	r3, [pc, #528]	; (8004df4 <HAL_RCC_OscConfig+0x694>)
 8004be4:	2180      	movs	r1, #128	; 0x80
 8004be6:	0049      	lsls	r1, r1, #1
 8004be8:	430a      	orrs	r2, r1
 8004bea:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bec:	f7fe fe1e 	bl	800382c <HAL_GetTick>
 8004bf0:	0003      	movs	r3, r0
 8004bf2:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bf4:	e008      	b.n	8004c08 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bf6:	f7fe fe19 	bl	800382c <HAL_GetTick>
 8004bfa:	0002      	movs	r2, r0
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	1ad3      	subs	r3, r2, r3
 8004c00:	2b64      	cmp	r3, #100	; 0x64
 8004c02:	d901      	bls.n	8004c08 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8004c04:	2303      	movs	r3, #3
 8004c06:	e174      	b.n	8004ef2 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c08:	4b7a      	ldr	r3, [pc, #488]	; (8004df4 <HAL_RCC_OscConfig+0x694>)
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	2380      	movs	r3, #128	; 0x80
 8004c0e:	005b      	lsls	r3, r3, #1
 8004c10:	4013      	ands	r3, r2
 8004c12:	d0f0      	beq.n	8004bf6 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	689a      	ldr	r2, [r3, #8]
 8004c18:	2380      	movs	r3, #128	; 0x80
 8004c1a:	005b      	lsls	r3, r3, #1
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d107      	bne.n	8004c30 <HAL_RCC_OscConfig+0x4d0>
 8004c20:	4b71      	ldr	r3, [pc, #452]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004c22:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c24:	4b70      	ldr	r3, [pc, #448]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004c26:	2180      	movs	r1, #128	; 0x80
 8004c28:	0049      	lsls	r1, r1, #1
 8004c2a:	430a      	orrs	r2, r1
 8004c2c:	651a      	str	r2, [r3, #80]	; 0x50
 8004c2e:	e031      	b.n	8004c94 <HAL_RCC_OscConfig+0x534>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d10c      	bne.n	8004c52 <HAL_RCC_OscConfig+0x4f2>
 8004c38:	4b6b      	ldr	r3, [pc, #428]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004c3a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c3c:	4b6a      	ldr	r3, [pc, #424]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004c3e:	496c      	ldr	r1, [pc, #432]	; (8004df0 <HAL_RCC_OscConfig+0x690>)
 8004c40:	400a      	ands	r2, r1
 8004c42:	651a      	str	r2, [r3, #80]	; 0x50
 8004c44:	4b68      	ldr	r3, [pc, #416]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004c46:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c48:	4b67      	ldr	r3, [pc, #412]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004c4a:	496b      	ldr	r1, [pc, #428]	; (8004df8 <HAL_RCC_OscConfig+0x698>)
 8004c4c:	400a      	ands	r2, r1
 8004c4e:	651a      	str	r2, [r3, #80]	; 0x50
 8004c50:	e020      	b.n	8004c94 <HAL_RCC_OscConfig+0x534>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	689a      	ldr	r2, [r3, #8]
 8004c56:	23a0      	movs	r3, #160	; 0xa0
 8004c58:	00db      	lsls	r3, r3, #3
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d10e      	bne.n	8004c7c <HAL_RCC_OscConfig+0x51c>
 8004c5e:	4b62      	ldr	r3, [pc, #392]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004c60:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c62:	4b61      	ldr	r3, [pc, #388]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004c64:	2180      	movs	r1, #128	; 0x80
 8004c66:	00c9      	lsls	r1, r1, #3
 8004c68:	430a      	orrs	r2, r1
 8004c6a:	651a      	str	r2, [r3, #80]	; 0x50
 8004c6c:	4b5e      	ldr	r3, [pc, #376]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004c6e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c70:	4b5d      	ldr	r3, [pc, #372]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004c72:	2180      	movs	r1, #128	; 0x80
 8004c74:	0049      	lsls	r1, r1, #1
 8004c76:	430a      	orrs	r2, r1
 8004c78:	651a      	str	r2, [r3, #80]	; 0x50
 8004c7a:	e00b      	b.n	8004c94 <HAL_RCC_OscConfig+0x534>
 8004c7c:	4b5a      	ldr	r3, [pc, #360]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004c7e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c80:	4b59      	ldr	r3, [pc, #356]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004c82:	495b      	ldr	r1, [pc, #364]	; (8004df0 <HAL_RCC_OscConfig+0x690>)
 8004c84:	400a      	ands	r2, r1
 8004c86:	651a      	str	r2, [r3, #80]	; 0x50
 8004c88:	4b57      	ldr	r3, [pc, #348]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004c8a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c8c:	4b56      	ldr	r3, [pc, #344]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004c8e:	495a      	ldr	r1, [pc, #360]	; (8004df8 <HAL_RCC_OscConfig+0x698>)
 8004c90:	400a      	ands	r2, r1
 8004c92:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d015      	beq.n	8004cc8 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c9c:	f7fe fdc6 	bl	800382c <HAL_GetTick>
 8004ca0:	0003      	movs	r3, r0
 8004ca2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ca4:	e009      	b.n	8004cba <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ca6:	f7fe fdc1 	bl	800382c <HAL_GetTick>
 8004caa:	0002      	movs	r2, r0
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	1ad3      	subs	r3, r2, r3
 8004cb0:	4a52      	ldr	r2, [pc, #328]	; (8004dfc <HAL_RCC_OscConfig+0x69c>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d901      	bls.n	8004cba <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	e11b      	b.n	8004ef2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004cba:	4b4b      	ldr	r3, [pc, #300]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004cbc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004cbe:	2380      	movs	r3, #128	; 0x80
 8004cc0:	009b      	lsls	r3, r3, #2
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	d0ef      	beq.n	8004ca6 <HAL_RCC_OscConfig+0x546>
 8004cc6:	e014      	b.n	8004cf2 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cc8:	f7fe fdb0 	bl	800382c <HAL_GetTick>
 8004ccc:	0003      	movs	r3, r0
 8004cce:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004cd0:	e009      	b.n	8004ce6 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004cd2:	f7fe fdab 	bl	800382c <HAL_GetTick>
 8004cd6:	0002      	movs	r2, r0
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	1ad3      	subs	r3, r2, r3
 8004cdc:	4a47      	ldr	r2, [pc, #284]	; (8004dfc <HAL_RCC_OscConfig+0x69c>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d901      	bls.n	8004ce6 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8004ce2:	2303      	movs	r3, #3
 8004ce4:	e105      	b.n	8004ef2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004ce6:	4b40      	ldr	r3, [pc, #256]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004ce8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004cea:	2380      	movs	r3, #128	; 0x80
 8004cec:	009b      	lsls	r3, r3, #2
 8004cee:	4013      	ands	r3, r2
 8004cf0:	d1ef      	bne.n	8004cd2 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004cf2:	2323      	movs	r3, #35	; 0x23
 8004cf4:	18fb      	adds	r3, r7, r3
 8004cf6:	781b      	ldrb	r3, [r3, #0]
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d105      	bne.n	8004d08 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cfc:	4b3a      	ldr	r3, [pc, #232]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004cfe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d00:	4b39      	ldr	r3, [pc, #228]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004d02:	493f      	ldr	r1, [pc, #252]	; (8004e00 <HAL_RCC_OscConfig+0x6a0>)
 8004d04:	400a      	ands	r2, r1
 8004d06:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	2220      	movs	r2, #32
 8004d0e:	4013      	ands	r3, r2
 8004d10:	d049      	beq.n	8004da6 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	699b      	ldr	r3, [r3, #24]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d026      	beq.n	8004d68 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8004d1a:	4b33      	ldr	r3, [pc, #204]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004d1c:	689a      	ldr	r2, [r3, #8]
 8004d1e:	4b32      	ldr	r3, [pc, #200]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004d20:	2101      	movs	r1, #1
 8004d22:	430a      	orrs	r2, r1
 8004d24:	609a      	str	r2, [r3, #8]
 8004d26:	4b30      	ldr	r3, [pc, #192]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004d28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d2a:	4b2f      	ldr	r3, [pc, #188]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004d2c:	2101      	movs	r1, #1
 8004d2e:	430a      	orrs	r2, r1
 8004d30:	635a      	str	r2, [r3, #52]	; 0x34
 8004d32:	4b34      	ldr	r3, [pc, #208]	; (8004e04 <HAL_RCC_OscConfig+0x6a4>)
 8004d34:	6a1a      	ldr	r2, [r3, #32]
 8004d36:	4b33      	ldr	r3, [pc, #204]	; (8004e04 <HAL_RCC_OscConfig+0x6a4>)
 8004d38:	2180      	movs	r1, #128	; 0x80
 8004d3a:	0189      	lsls	r1, r1, #6
 8004d3c:	430a      	orrs	r2, r1
 8004d3e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d40:	f7fe fd74 	bl	800382c <HAL_GetTick>
 8004d44:	0003      	movs	r3, r0
 8004d46:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004d48:	e008      	b.n	8004d5c <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d4a:	f7fe fd6f 	bl	800382c <HAL_GetTick>
 8004d4e:	0002      	movs	r2, r0
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	1ad3      	subs	r3, r2, r3
 8004d54:	2b02      	cmp	r3, #2
 8004d56:	d901      	bls.n	8004d5c <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8004d58:	2303      	movs	r3, #3
 8004d5a:	e0ca      	b.n	8004ef2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004d5c:	4b22      	ldr	r3, [pc, #136]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	2202      	movs	r2, #2
 8004d62:	4013      	ands	r3, r2
 8004d64:	d0f1      	beq.n	8004d4a <HAL_RCC_OscConfig+0x5ea>
 8004d66:	e01e      	b.n	8004da6 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004d68:	4b1f      	ldr	r3, [pc, #124]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004d6a:	689a      	ldr	r2, [r3, #8]
 8004d6c:	4b1e      	ldr	r3, [pc, #120]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004d6e:	2101      	movs	r1, #1
 8004d70:	438a      	bics	r2, r1
 8004d72:	609a      	str	r2, [r3, #8]
 8004d74:	4b23      	ldr	r3, [pc, #140]	; (8004e04 <HAL_RCC_OscConfig+0x6a4>)
 8004d76:	6a1a      	ldr	r2, [r3, #32]
 8004d78:	4b22      	ldr	r3, [pc, #136]	; (8004e04 <HAL_RCC_OscConfig+0x6a4>)
 8004d7a:	4923      	ldr	r1, [pc, #140]	; (8004e08 <HAL_RCC_OscConfig+0x6a8>)
 8004d7c:	400a      	ands	r2, r1
 8004d7e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d80:	f7fe fd54 	bl	800382c <HAL_GetTick>
 8004d84:	0003      	movs	r3, r0
 8004d86:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004d88:	e008      	b.n	8004d9c <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d8a:	f7fe fd4f 	bl	800382c <HAL_GetTick>
 8004d8e:	0002      	movs	r2, r0
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	2b02      	cmp	r3, #2
 8004d96:	d901      	bls.n	8004d9c <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	e0aa      	b.n	8004ef2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004d9c:	4b12      	ldr	r3, [pc, #72]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	2202      	movs	r2, #2
 8004da2:	4013      	ands	r3, r2
 8004da4:	d1f1      	bne.n	8004d8a <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d100      	bne.n	8004db0 <HAL_RCC_OscConfig+0x650>
 8004dae:	e09f      	b.n	8004ef0 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004db0:	69fb      	ldr	r3, [r7, #28]
 8004db2:	2b0c      	cmp	r3, #12
 8004db4:	d100      	bne.n	8004db8 <HAL_RCC_OscConfig+0x658>
 8004db6:	e078      	b.n	8004eaa <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dbc:	2b02      	cmp	r3, #2
 8004dbe:	d159      	bne.n	8004e74 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dc0:	4b09      	ldr	r3, [pc, #36]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	4b08      	ldr	r3, [pc, #32]	; (8004de8 <HAL_RCC_OscConfig+0x688>)
 8004dc6:	4911      	ldr	r1, [pc, #68]	; (8004e0c <HAL_RCC_OscConfig+0x6ac>)
 8004dc8:	400a      	ands	r2, r1
 8004dca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dcc:	f7fe fd2e 	bl	800382c <HAL_GetTick>
 8004dd0:	0003      	movs	r3, r0
 8004dd2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004dd4:	e01c      	b.n	8004e10 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004dd6:	f7fe fd29 	bl	800382c <HAL_GetTick>
 8004dda:	0002      	movs	r2, r0
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	1ad3      	subs	r3, r2, r3
 8004de0:	2b02      	cmp	r3, #2
 8004de2:	d915      	bls.n	8004e10 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8004de4:	2303      	movs	r3, #3
 8004de6:	e084      	b.n	8004ef2 <HAL_RCC_OscConfig+0x792>
 8004de8:	40021000 	.word	0x40021000
 8004dec:	ffff1fff 	.word	0xffff1fff
 8004df0:	fffffeff 	.word	0xfffffeff
 8004df4:	40007000 	.word	0x40007000
 8004df8:	fffffbff 	.word	0xfffffbff
 8004dfc:	00001388 	.word	0x00001388
 8004e00:	efffffff 	.word	0xefffffff
 8004e04:	40010000 	.word	0x40010000
 8004e08:	ffffdfff 	.word	0xffffdfff
 8004e0c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004e10:	4b3a      	ldr	r3, [pc, #232]	; (8004efc <HAL_RCC_OscConfig+0x79c>)
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	2380      	movs	r3, #128	; 0x80
 8004e16:	049b      	lsls	r3, r3, #18
 8004e18:	4013      	ands	r3, r2
 8004e1a:	d1dc      	bne.n	8004dd6 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e1c:	4b37      	ldr	r3, [pc, #220]	; (8004efc <HAL_RCC_OscConfig+0x79c>)
 8004e1e:	68db      	ldr	r3, [r3, #12]
 8004e20:	4a37      	ldr	r2, [pc, #220]	; (8004f00 <HAL_RCC_OscConfig+0x7a0>)
 8004e22:	4013      	ands	r3, r2
 8004e24:	0019      	movs	r1, r3
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e2e:	431a      	orrs	r2, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e34:	431a      	orrs	r2, r3
 8004e36:	4b31      	ldr	r3, [pc, #196]	; (8004efc <HAL_RCC_OscConfig+0x79c>)
 8004e38:	430a      	orrs	r2, r1
 8004e3a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e3c:	4b2f      	ldr	r3, [pc, #188]	; (8004efc <HAL_RCC_OscConfig+0x79c>)
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	4b2e      	ldr	r3, [pc, #184]	; (8004efc <HAL_RCC_OscConfig+0x79c>)
 8004e42:	2180      	movs	r1, #128	; 0x80
 8004e44:	0449      	lsls	r1, r1, #17
 8004e46:	430a      	orrs	r2, r1
 8004e48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e4a:	f7fe fcef 	bl	800382c <HAL_GetTick>
 8004e4e:	0003      	movs	r3, r0
 8004e50:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004e52:	e008      	b.n	8004e66 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e54:	f7fe fcea 	bl	800382c <HAL_GetTick>
 8004e58:	0002      	movs	r2, r0
 8004e5a:	697b      	ldr	r3, [r7, #20]
 8004e5c:	1ad3      	subs	r3, r2, r3
 8004e5e:	2b02      	cmp	r3, #2
 8004e60:	d901      	bls.n	8004e66 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8004e62:	2303      	movs	r3, #3
 8004e64:	e045      	b.n	8004ef2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004e66:	4b25      	ldr	r3, [pc, #148]	; (8004efc <HAL_RCC_OscConfig+0x79c>)
 8004e68:	681a      	ldr	r2, [r3, #0]
 8004e6a:	2380      	movs	r3, #128	; 0x80
 8004e6c:	049b      	lsls	r3, r3, #18
 8004e6e:	4013      	ands	r3, r2
 8004e70:	d0f0      	beq.n	8004e54 <HAL_RCC_OscConfig+0x6f4>
 8004e72:	e03d      	b.n	8004ef0 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e74:	4b21      	ldr	r3, [pc, #132]	; (8004efc <HAL_RCC_OscConfig+0x79c>)
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	4b20      	ldr	r3, [pc, #128]	; (8004efc <HAL_RCC_OscConfig+0x79c>)
 8004e7a:	4922      	ldr	r1, [pc, #136]	; (8004f04 <HAL_RCC_OscConfig+0x7a4>)
 8004e7c:	400a      	ands	r2, r1
 8004e7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e80:	f7fe fcd4 	bl	800382c <HAL_GetTick>
 8004e84:	0003      	movs	r3, r0
 8004e86:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004e88:	e008      	b.n	8004e9c <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e8a:	f7fe fccf 	bl	800382c <HAL_GetTick>
 8004e8e:	0002      	movs	r2, r0
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	1ad3      	subs	r3, r2, r3
 8004e94:	2b02      	cmp	r3, #2
 8004e96:	d901      	bls.n	8004e9c <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8004e98:	2303      	movs	r3, #3
 8004e9a:	e02a      	b.n	8004ef2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004e9c:	4b17      	ldr	r3, [pc, #92]	; (8004efc <HAL_RCC_OscConfig+0x79c>)
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	2380      	movs	r3, #128	; 0x80
 8004ea2:	049b      	lsls	r3, r3, #18
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	d1f0      	bne.n	8004e8a <HAL_RCC_OscConfig+0x72a>
 8004ea8:	e022      	b.n	8004ef0 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d101      	bne.n	8004eb6 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e01d      	b.n	8004ef2 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004eb6:	4b11      	ldr	r3, [pc, #68]	; (8004efc <HAL_RCC_OscConfig+0x79c>)
 8004eb8:	68db      	ldr	r3, [r3, #12]
 8004eba:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ebc:	69ba      	ldr	r2, [r7, #24]
 8004ebe:	2380      	movs	r3, #128	; 0x80
 8004ec0:	025b      	lsls	r3, r3, #9
 8004ec2:	401a      	ands	r2, r3
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d10f      	bne.n	8004eec <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004ecc:	69ba      	ldr	r2, [r7, #24]
 8004ece:	23f0      	movs	r3, #240	; 0xf0
 8004ed0:	039b      	lsls	r3, r3, #14
 8004ed2:	401a      	ands	r2, r3
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d107      	bne.n	8004eec <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8004edc:	69ba      	ldr	r2, [r7, #24]
 8004ede:	23c0      	movs	r3, #192	; 0xc0
 8004ee0:	041b      	lsls	r3, r3, #16
 8004ee2:	401a      	ands	r2, r3
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d001      	beq.n	8004ef0 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8004eec:	2301      	movs	r3, #1
 8004eee:	e000      	b.n	8004ef2 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8004ef0:	2300      	movs	r3, #0
}
 8004ef2:	0018      	movs	r0, r3
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	b00a      	add	sp, #40	; 0x28
 8004ef8:	bdb0      	pop	{r4, r5, r7, pc}
 8004efa:	46c0      	nop			; (mov r8, r8)
 8004efc:	40021000 	.word	0x40021000
 8004f00:	ff02ffff 	.word	0xff02ffff
 8004f04:	feffffff 	.word	0xfeffffff

08004f08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f08:	b5b0      	push	{r4, r5, r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d101      	bne.n	8004f1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e128      	b.n	800516e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004f1c:	4b96      	ldr	r3, [pc, #600]	; (8005178 <HAL_RCC_ClockConfig+0x270>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2201      	movs	r2, #1
 8004f22:	4013      	ands	r3, r2
 8004f24:	683a      	ldr	r2, [r7, #0]
 8004f26:	429a      	cmp	r2, r3
 8004f28:	d91e      	bls.n	8004f68 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f2a:	4b93      	ldr	r3, [pc, #588]	; (8005178 <HAL_RCC_ClockConfig+0x270>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	4393      	bics	r3, r2
 8004f32:	0019      	movs	r1, r3
 8004f34:	4b90      	ldr	r3, [pc, #576]	; (8005178 <HAL_RCC_ClockConfig+0x270>)
 8004f36:	683a      	ldr	r2, [r7, #0]
 8004f38:	430a      	orrs	r2, r1
 8004f3a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004f3c:	f7fe fc76 	bl	800382c <HAL_GetTick>
 8004f40:	0003      	movs	r3, r0
 8004f42:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f44:	e009      	b.n	8004f5a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f46:	f7fe fc71 	bl	800382c <HAL_GetTick>
 8004f4a:	0002      	movs	r2, r0
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	1ad3      	subs	r3, r2, r3
 8004f50:	4a8a      	ldr	r2, [pc, #552]	; (800517c <HAL_RCC_ClockConfig+0x274>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d901      	bls.n	8004f5a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004f56:	2303      	movs	r3, #3
 8004f58:	e109      	b.n	800516e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f5a:	4b87      	ldr	r3, [pc, #540]	; (8005178 <HAL_RCC_ClockConfig+0x270>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	4013      	ands	r3, r2
 8004f62:	683a      	ldr	r2, [r7, #0]
 8004f64:	429a      	cmp	r2, r3
 8004f66:	d1ee      	bne.n	8004f46 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	2202      	movs	r2, #2
 8004f6e:	4013      	ands	r3, r2
 8004f70:	d009      	beq.n	8004f86 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f72:	4b83      	ldr	r3, [pc, #524]	; (8005180 <HAL_RCC_ClockConfig+0x278>)
 8004f74:	68db      	ldr	r3, [r3, #12]
 8004f76:	22f0      	movs	r2, #240	; 0xf0
 8004f78:	4393      	bics	r3, r2
 8004f7a:	0019      	movs	r1, r3
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	689a      	ldr	r2, [r3, #8]
 8004f80:	4b7f      	ldr	r3, [pc, #508]	; (8005180 <HAL_RCC_ClockConfig+0x278>)
 8004f82:	430a      	orrs	r2, r1
 8004f84:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	4013      	ands	r3, r2
 8004f8e:	d100      	bne.n	8004f92 <HAL_RCC_ClockConfig+0x8a>
 8004f90:	e089      	b.n	80050a6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	2b02      	cmp	r3, #2
 8004f98:	d107      	bne.n	8004faa <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004f9a:	4b79      	ldr	r3, [pc, #484]	; (8005180 <HAL_RCC_ClockConfig+0x278>)
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	2380      	movs	r3, #128	; 0x80
 8004fa0:	029b      	lsls	r3, r3, #10
 8004fa2:	4013      	ands	r3, r2
 8004fa4:	d120      	bne.n	8004fe8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e0e1      	b.n	800516e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	2b03      	cmp	r3, #3
 8004fb0:	d107      	bne.n	8004fc2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004fb2:	4b73      	ldr	r3, [pc, #460]	; (8005180 <HAL_RCC_ClockConfig+0x278>)
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	2380      	movs	r3, #128	; 0x80
 8004fb8:	049b      	lsls	r3, r3, #18
 8004fba:	4013      	ands	r3, r2
 8004fbc:	d114      	bne.n	8004fe8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e0d5      	b.n	800516e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d106      	bne.n	8004fd8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004fca:	4b6d      	ldr	r3, [pc, #436]	; (8005180 <HAL_RCC_ClockConfig+0x278>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	2204      	movs	r2, #4
 8004fd0:	4013      	ands	r3, r2
 8004fd2:	d109      	bne.n	8004fe8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	e0ca      	b.n	800516e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004fd8:	4b69      	ldr	r3, [pc, #420]	; (8005180 <HAL_RCC_ClockConfig+0x278>)
 8004fda:	681a      	ldr	r2, [r3, #0]
 8004fdc:	2380      	movs	r3, #128	; 0x80
 8004fde:	009b      	lsls	r3, r3, #2
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	d101      	bne.n	8004fe8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e0c2      	b.n	800516e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fe8:	4b65      	ldr	r3, [pc, #404]	; (8005180 <HAL_RCC_ClockConfig+0x278>)
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	2203      	movs	r2, #3
 8004fee:	4393      	bics	r3, r2
 8004ff0:	0019      	movs	r1, r3
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	685a      	ldr	r2, [r3, #4]
 8004ff6:	4b62      	ldr	r3, [pc, #392]	; (8005180 <HAL_RCC_ClockConfig+0x278>)
 8004ff8:	430a      	orrs	r2, r1
 8004ffa:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ffc:	f7fe fc16 	bl	800382c <HAL_GetTick>
 8005000:	0003      	movs	r3, r0
 8005002:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	2b02      	cmp	r3, #2
 800500a:	d111      	bne.n	8005030 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800500c:	e009      	b.n	8005022 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800500e:	f7fe fc0d 	bl	800382c <HAL_GetTick>
 8005012:	0002      	movs	r2, r0
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	1ad3      	subs	r3, r2, r3
 8005018:	4a58      	ldr	r2, [pc, #352]	; (800517c <HAL_RCC_ClockConfig+0x274>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d901      	bls.n	8005022 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800501e:	2303      	movs	r3, #3
 8005020:	e0a5      	b.n	800516e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005022:	4b57      	ldr	r3, [pc, #348]	; (8005180 <HAL_RCC_ClockConfig+0x278>)
 8005024:	68db      	ldr	r3, [r3, #12]
 8005026:	220c      	movs	r2, #12
 8005028:	4013      	ands	r3, r2
 800502a:	2b08      	cmp	r3, #8
 800502c:	d1ef      	bne.n	800500e <HAL_RCC_ClockConfig+0x106>
 800502e:	e03a      	b.n	80050a6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	2b03      	cmp	r3, #3
 8005036:	d111      	bne.n	800505c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005038:	e009      	b.n	800504e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800503a:	f7fe fbf7 	bl	800382c <HAL_GetTick>
 800503e:	0002      	movs	r2, r0
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	4a4d      	ldr	r2, [pc, #308]	; (800517c <HAL_RCC_ClockConfig+0x274>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d901      	bls.n	800504e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800504a:	2303      	movs	r3, #3
 800504c:	e08f      	b.n	800516e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800504e:	4b4c      	ldr	r3, [pc, #304]	; (8005180 <HAL_RCC_ClockConfig+0x278>)
 8005050:	68db      	ldr	r3, [r3, #12]
 8005052:	220c      	movs	r2, #12
 8005054:	4013      	ands	r3, r2
 8005056:	2b0c      	cmp	r3, #12
 8005058:	d1ef      	bne.n	800503a <HAL_RCC_ClockConfig+0x132>
 800505a:	e024      	b.n	80050a6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	2b01      	cmp	r3, #1
 8005062:	d11b      	bne.n	800509c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005064:	e009      	b.n	800507a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005066:	f7fe fbe1 	bl	800382c <HAL_GetTick>
 800506a:	0002      	movs	r2, r0
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	1ad3      	subs	r3, r2, r3
 8005070:	4a42      	ldr	r2, [pc, #264]	; (800517c <HAL_RCC_ClockConfig+0x274>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d901      	bls.n	800507a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8005076:	2303      	movs	r3, #3
 8005078:	e079      	b.n	800516e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800507a:	4b41      	ldr	r3, [pc, #260]	; (8005180 <HAL_RCC_ClockConfig+0x278>)
 800507c:	68db      	ldr	r3, [r3, #12]
 800507e:	220c      	movs	r2, #12
 8005080:	4013      	ands	r3, r2
 8005082:	2b04      	cmp	r3, #4
 8005084:	d1ef      	bne.n	8005066 <HAL_RCC_ClockConfig+0x15e>
 8005086:	e00e      	b.n	80050a6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005088:	f7fe fbd0 	bl	800382c <HAL_GetTick>
 800508c:	0002      	movs	r2, r0
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	4a3a      	ldr	r2, [pc, #232]	; (800517c <HAL_RCC_ClockConfig+0x274>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d901      	bls.n	800509c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8005098:	2303      	movs	r3, #3
 800509a:	e068      	b.n	800516e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800509c:	4b38      	ldr	r3, [pc, #224]	; (8005180 <HAL_RCC_ClockConfig+0x278>)
 800509e:	68db      	ldr	r3, [r3, #12]
 80050a0:	220c      	movs	r2, #12
 80050a2:	4013      	ands	r3, r2
 80050a4:	d1f0      	bne.n	8005088 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80050a6:	4b34      	ldr	r3, [pc, #208]	; (8005178 <HAL_RCC_ClockConfig+0x270>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	2201      	movs	r2, #1
 80050ac:	4013      	ands	r3, r2
 80050ae:	683a      	ldr	r2, [r7, #0]
 80050b0:	429a      	cmp	r2, r3
 80050b2:	d21e      	bcs.n	80050f2 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050b4:	4b30      	ldr	r3, [pc, #192]	; (8005178 <HAL_RCC_ClockConfig+0x270>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2201      	movs	r2, #1
 80050ba:	4393      	bics	r3, r2
 80050bc:	0019      	movs	r1, r3
 80050be:	4b2e      	ldr	r3, [pc, #184]	; (8005178 <HAL_RCC_ClockConfig+0x270>)
 80050c0:	683a      	ldr	r2, [r7, #0]
 80050c2:	430a      	orrs	r2, r1
 80050c4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80050c6:	f7fe fbb1 	bl	800382c <HAL_GetTick>
 80050ca:	0003      	movs	r3, r0
 80050cc:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050ce:	e009      	b.n	80050e4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050d0:	f7fe fbac 	bl	800382c <HAL_GetTick>
 80050d4:	0002      	movs	r2, r0
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	1ad3      	subs	r3, r2, r3
 80050da:	4a28      	ldr	r2, [pc, #160]	; (800517c <HAL_RCC_ClockConfig+0x274>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d901      	bls.n	80050e4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80050e0:	2303      	movs	r3, #3
 80050e2:	e044      	b.n	800516e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050e4:	4b24      	ldr	r3, [pc, #144]	; (8005178 <HAL_RCC_ClockConfig+0x270>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2201      	movs	r2, #1
 80050ea:	4013      	ands	r3, r2
 80050ec:	683a      	ldr	r2, [r7, #0]
 80050ee:	429a      	cmp	r2, r3
 80050f0:	d1ee      	bne.n	80050d0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	2204      	movs	r2, #4
 80050f8:	4013      	ands	r3, r2
 80050fa:	d009      	beq.n	8005110 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050fc:	4b20      	ldr	r3, [pc, #128]	; (8005180 <HAL_RCC_ClockConfig+0x278>)
 80050fe:	68db      	ldr	r3, [r3, #12]
 8005100:	4a20      	ldr	r2, [pc, #128]	; (8005184 <HAL_RCC_ClockConfig+0x27c>)
 8005102:	4013      	ands	r3, r2
 8005104:	0019      	movs	r1, r3
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	68da      	ldr	r2, [r3, #12]
 800510a:	4b1d      	ldr	r3, [pc, #116]	; (8005180 <HAL_RCC_ClockConfig+0x278>)
 800510c:	430a      	orrs	r2, r1
 800510e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	2208      	movs	r2, #8
 8005116:	4013      	ands	r3, r2
 8005118:	d00a      	beq.n	8005130 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800511a:	4b19      	ldr	r3, [pc, #100]	; (8005180 <HAL_RCC_ClockConfig+0x278>)
 800511c:	68db      	ldr	r3, [r3, #12]
 800511e:	4a1a      	ldr	r2, [pc, #104]	; (8005188 <HAL_RCC_ClockConfig+0x280>)
 8005120:	4013      	ands	r3, r2
 8005122:	0019      	movs	r1, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	691b      	ldr	r3, [r3, #16]
 8005128:	00da      	lsls	r2, r3, #3
 800512a:	4b15      	ldr	r3, [pc, #84]	; (8005180 <HAL_RCC_ClockConfig+0x278>)
 800512c:	430a      	orrs	r2, r1
 800512e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005130:	f000 f832 	bl	8005198 <HAL_RCC_GetSysClockFreq>
 8005134:	0001      	movs	r1, r0
 8005136:	4b12      	ldr	r3, [pc, #72]	; (8005180 <HAL_RCC_ClockConfig+0x278>)
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	091b      	lsrs	r3, r3, #4
 800513c:	220f      	movs	r2, #15
 800513e:	4013      	ands	r3, r2
 8005140:	4a12      	ldr	r2, [pc, #72]	; (800518c <HAL_RCC_ClockConfig+0x284>)
 8005142:	5cd3      	ldrb	r3, [r2, r3]
 8005144:	000a      	movs	r2, r1
 8005146:	40da      	lsrs	r2, r3
 8005148:	4b11      	ldr	r3, [pc, #68]	; (8005190 <HAL_RCC_ClockConfig+0x288>)
 800514a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800514c:	4b11      	ldr	r3, [pc, #68]	; (8005194 <HAL_RCC_ClockConfig+0x28c>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	250b      	movs	r5, #11
 8005152:	197c      	adds	r4, r7, r5
 8005154:	0018      	movs	r0, r3
 8005156:	f7fe fb23 	bl	80037a0 <HAL_InitTick>
 800515a:	0003      	movs	r3, r0
 800515c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800515e:	197b      	adds	r3, r7, r5
 8005160:	781b      	ldrb	r3, [r3, #0]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d002      	beq.n	800516c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8005166:	197b      	adds	r3, r7, r5
 8005168:	781b      	ldrb	r3, [r3, #0]
 800516a:	e000      	b.n	800516e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800516c:	2300      	movs	r3, #0
}
 800516e:	0018      	movs	r0, r3
 8005170:	46bd      	mov	sp, r7
 8005172:	b004      	add	sp, #16
 8005174:	bdb0      	pop	{r4, r5, r7, pc}
 8005176:	46c0      	nop			; (mov r8, r8)
 8005178:	40022000 	.word	0x40022000
 800517c:	00001388 	.word	0x00001388
 8005180:	40021000 	.word	0x40021000
 8005184:	fffff8ff 	.word	0xfffff8ff
 8005188:	ffffc7ff 	.word	0xffffc7ff
 800518c:	0800bdb4 	.word	0x0800bdb4
 8005190:	20000000 	.word	0x20000000
 8005194:	20000004 	.word	0x20000004

08005198 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005198:	b5b0      	push	{r4, r5, r7, lr}
 800519a:	b08e      	sub	sp, #56	; 0x38
 800519c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800519e:	4b4c      	ldr	r3, [pc, #304]	; (80052d0 <HAL_RCC_GetSysClockFreq+0x138>)
 80051a0:	68db      	ldr	r3, [r3, #12]
 80051a2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80051a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80051a6:	230c      	movs	r3, #12
 80051a8:	4013      	ands	r3, r2
 80051aa:	2b0c      	cmp	r3, #12
 80051ac:	d014      	beq.n	80051d8 <HAL_RCC_GetSysClockFreq+0x40>
 80051ae:	d900      	bls.n	80051b2 <HAL_RCC_GetSysClockFreq+0x1a>
 80051b0:	e07b      	b.n	80052aa <HAL_RCC_GetSysClockFreq+0x112>
 80051b2:	2b04      	cmp	r3, #4
 80051b4:	d002      	beq.n	80051bc <HAL_RCC_GetSysClockFreq+0x24>
 80051b6:	2b08      	cmp	r3, #8
 80051b8:	d00b      	beq.n	80051d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80051ba:	e076      	b.n	80052aa <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80051bc:	4b44      	ldr	r3, [pc, #272]	; (80052d0 <HAL_RCC_GetSysClockFreq+0x138>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2210      	movs	r2, #16
 80051c2:	4013      	ands	r3, r2
 80051c4:	d002      	beq.n	80051cc <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80051c6:	4b43      	ldr	r3, [pc, #268]	; (80052d4 <HAL_RCC_GetSysClockFreq+0x13c>)
 80051c8:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80051ca:	e07c      	b.n	80052c6 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80051cc:	4b42      	ldr	r3, [pc, #264]	; (80052d8 <HAL_RCC_GetSysClockFreq+0x140>)
 80051ce:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80051d0:	e079      	b.n	80052c6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80051d2:	4b42      	ldr	r3, [pc, #264]	; (80052dc <HAL_RCC_GetSysClockFreq+0x144>)
 80051d4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80051d6:	e076      	b.n	80052c6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80051d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051da:	0c9a      	lsrs	r2, r3, #18
 80051dc:	230f      	movs	r3, #15
 80051de:	401a      	ands	r2, r3
 80051e0:	4b3f      	ldr	r3, [pc, #252]	; (80052e0 <HAL_RCC_GetSysClockFreq+0x148>)
 80051e2:	5c9b      	ldrb	r3, [r3, r2]
 80051e4:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80051e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051e8:	0d9a      	lsrs	r2, r3, #22
 80051ea:	2303      	movs	r3, #3
 80051ec:	4013      	ands	r3, r2
 80051ee:	3301      	adds	r3, #1
 80051f0:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80051f2:	4b37      	ldr	r3, [pc, #220]	; (80052d0 <HAL_RCC_GetSysClockFreq+0x138>)
 80051f4:	68da      	ldr	r2, [r3, #12]
 80051f6:	2380      	movs	r3, #128	; 0x80
 80051f8:	025b      	lsls	r3, r3, #9
 80051fa:	4013      	ands	r3, r2
 80051fc:	d01a      	beq.n	8005234 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80051fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005200:	61bb      	str	r3, [r7, #24]
 8005202:	2300      	movs	r3, #0
 8005204:	61fb      	str	r3, [r7, #28]
 8005206:	4a35      	ldr	r2, [pc, #212]	; (80052dc <HAL_RCC_GetSysClockFreq+0x144>)
 8005208:	2300      	movs	r3, #0
 800520a:	69b8      	ldr	r0, [r7, #24]
 800520c:	69f9      	ldr	r1, [r7, #28]
 800520e:	f7fb f96b 	bl	80004e8 <__aeabi_lmul>
 8005212:	0002      	movs	r2, r0
 8005214:	000b      	movs	r3, r1
 8005216:	0010      	movs	r0, r2
 8005218:	0019      	movs	r1, r3
 800521a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800521c:	613b      	str	r3, [r7, #16]
 800521e:	2300      	movs	r3, #0
 8005220:	617b      	str	r3, [r7, #20]
 8005222:	693a      	ldr	r2, [r7, #16]
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	f7fb f93f 	bl	80004a8 <__aeabi_uldivmod>
 800522a:	0002      	movs	r2, r0
 800522c:	000b      	movs	r3, r1
 800522e:	0013      	movs	r3, r2
 8005230:	637b      	str	r3, [r7, #52]	; 0x34
 8005232:	e037      	b.n	80052a4 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8005234:	4b26      	ldr	r3, [pc, #152]	; (80052d0 <HAL_RCC_GetSysClockFreq+0x138>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	2210      	movs	r2, #16
 800523a:	4013      	ands	r3, r2
 800523c:	d01a      	beq.n	8005274 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800523e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005240:	60bb      	str	r3, [r7, #8]
 8005242:	2300      	movs	r3, #0
 8005244:	60fb      	str	r3, [r7, #12]
 8005246:	4a23      	ldr	r2, [pc, #140]	; (80052d4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005248:	2300      	movs	r3, #0
 800524a:	68b8      	ldr	r0, [r7, #8]
 800524c:	68f9      	ldr	r1, [r7, #12]
 800524e:	f7fb f94b 	bl	80004e8 <__aeabi_lmul>
 8005252:	0002      	movs	r2, r0
 8005254:	000b      	movs	r3, r1
 8005256:	0010      	movs	r0, r2
 8005258:	0019      	movs	r1, r3
 800525a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800525c:	603b      	str	r3, [r7, #0]
 800525e:	2300      	movs	r3, #0
 8005260:	607b      	str	r3, [r7, #4]
 8005262:	683a      	ldr	r2, [r7, #0]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f7fb f91f 	bl	80004a8 <__aeabi_uldivmod>
 800526a:	0002      	movs	r2, r0
 800526c:	000b      	movs	r3, r1
 800526e:	0013      	movs	r3, r2
 8005270:	637b      	str	r3, [r7, #52]	; 0x34
 8005272:	e017      	b.n	80052a4 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8005274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005276:	0018      	movs	r0, r3
 8005278:	2300      	movs	r3, #0
 800527a:	0019      	movs	r1, r3
 800527c:	4a16      	ldr	r2, [pc, #88]	; (80052d8 <HAL_RCC_GetSysClockFreq+0x140>)
 800527e:	2300      	movs	r3, #0
 8005280:	f7fb f932 	bl	80004e8 <__aeabi_lmul>
 8005284:	0002      	movs	r2, r0
 8005286:	000b      	movs	r3, r1
 8005288:	0010      	movs	r0, r2
 800528a:	0019      	movs	r1, r3
 800528c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800528e:	001c      	movs	r4, r3
 8005290:	2300      	movs	r3, #0
 8005292:	001d      	movs	r5, r3
 8005294:	0022      	movs	r2, r4
 8005296:	002b      	movs	r3, r5
 8005298:	f7fb f906 	bl	80004a8 <__aeabi_uldivmod>
 800529c:	0002      	movs	r2, r0
 800529e:	000b      	movs	r3, r1
 80052a0:	0013      	movs	r3, r2
 80052a2:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80052a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052a6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80052a8:	e00d      	b.n	80052c6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80052aa:	4b09      	ldr	r3, [pc, #36]	; (80052d0 <HAL_RCC_GetSysClockFreq+0x138>)
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	0b5b      	lsrs	r3, r3, #13
 80052b0:	2207      	movs	r2, #7
 80052b2:	4013      	ands	r3, r2
 80052b4:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80052b6:	6a3b      	ldr	r3, [r7, #32]
 80052b8:	3301      	adds	r3, #1
 80052ba:	2280      	movs	r2, #128	; 0x80
 80052bc:	0212      	lsls	r2, r2, #8
 80052be:	409a      	lsls	r2, r3
 80052c0:	0013      	movs	r3, r2
 80052c2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80052c4:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80052c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80052c8:	0018      	movs	r0, r3
 80052ca:	46bd      	mov	sp, r7
 80052cc:	b00e      	add	sp, #56	; 0x38
 80052ce:	bdb0      	pop	{r4, r5, r7, pc}
 80052d0:	40021000 	.word	0x40021000
 80052d4:	003d0900 	.word	0x003d0900
 80052d8:	00f42400 	.word	0x00f42400
 80052dc:	007a1200 	.word	0x007a1200
 80052e0:	0800bdcc 	.word	0x0800bdcc

080052e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052e8:	4b02      	ldr	r3, [pc, #8]	; (80052f4 <HAL_RCC_GetHCLKFreq+0x10>)
 80052ea:	681b      	ldr	r3, [r3, #0]
}
 80052ec:	0018      	movs	r0, r3
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
 80052f2:	46c0      	nop			; (mov r8, r8)
 80052f4:	20000000 	.word	0x20000000

080052f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80052fc:	f7ff fff2 	bl	80052e4 <HAL_RCC_GetHCLKFreq>
 8005300:	0001      	movs	r1, r0
 8005302:	4b06      	ldr	r3, [pc, #24]	; (800531c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005304:	68db      	ldr	r3, [r3, #12]
 8005306:	0a1b      	lsrs	r3, r3, #8
 8005308:	2207      	movs	r2, #7
 800530a:	4013      	ands	r3, r2
 800530c:	4a04      	ldr	r2, [pc, #16]	; (8005320 <HAL_RCC_GetPCLK1Freq+0x28>)
 800530e:	5cd3      	ldrb	r3, [r2, r3]
 8005310:	40d9      	lsrs	r1, r3
 8005312:	000b      	movs	r3, r1
}
 8005314:	0018      	movs	r0, r3
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}
 800531a:	46c0      	nop			; (mov r8, r8)
 800531c:	40021000 	.word	0x40021000
 8005320:	0800bdc4 	.word	0x0800bdc4

08005324 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005328:	f7ff ffdc 	bl	80052e4 <HAL_RCC_GetHCLKFreq>
 800532c:	0001      	movs	r1, r0
 800532e:	4b06      	ldr	r3, [pc, #24]	; (8005348 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	0adb      	lsrs	r3, r3, #11
 8005334:	2207      	movs	r2, #7
 8005336:	4013      	ands	r3, r2
 8005338:	4a04      	ldr	r2, [pc, #16]	; (800534c <HAL_RCC_GetPCLK2Freq+0x28>)
 800533a:	5cd3      	ldrb	r3, [r2, r3]
 800533c:	40d9      	lsrs	r1, r3
 800533e:	000b      	movs	r3, r1
}
 8005340:	0018      	movs	r0, r3
 8005342:	46bd      	mov	sp, r7
 8005344:	bd80      	pop	{r7, pc}
 8005346:	46c0      	nop			; (mov r8, r8)
 8005348:	40021000 	.word	0x40021000
 800534c:	0800bdc4 	.word	0x0800bdc4

08005350 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b086      	sub	sp, #24
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8005358:	2317      	movs	r3, #23
 800535a:	18fb      	adds	r3, r7, r3
 800535c:	2200      	movs	r2, #0
 800535e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	2220      	movs	r2, #32
 8005366:	4013      	ands	r3, r2
 8005368:	d106      	bne.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	2380      	movs	r3, #128	; 0x80
 8005370:	011b      	lsls	r3, r3, #4
 8005372:	4013      	ands	r3, r2
 8005374:	d100      	bne.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8005376:	e104      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005378:	4bb9      	ldr	r3, [pc, #740]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800537a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800537c:	2380      	movs	r3, #128	; 0x80
 800537e:	055b      	lsls	r3, r3, #21
 8005380:	4013      	ands	r3, r2
 8005382:	d10a      	bne.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005384:	4bb6      	ldr	r3, [pc, #728]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005386:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005388:	4bb5      	ldr	r3, [pc, #724]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800538a:	2180      	movs	r1, #128	; 0x80
 800538c:	0549      	lsls	r1, r1, #21
 800538e:	430a      	orrs	r2, r1
 8005390:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8005392:	2317      	movs	r3, #23
 8005394:	18fb      	adds	r3, r7, r3
 8005396:	2201      	movs	r2, #1
 8005398:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800539a:	4bb2      	ldr	r3, [pc, #712]	; (8005664 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	2380      	movs	r3, #128	; 0x80
 80053a0:	005b      	lsls	r3, r3, #1
 80053a2:	4013      	ands	r3, r2
 80053a4:	d11a      	bne.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053a6:	4baf      	ldr	r3, [pc, #700]	; (8005664 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	4bae      	ldr	r3, [pc, #696]	; (8005664 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80053ac:	2180      	movs	r1, #128	; 0x80
 80053ae:	0049      	lsls	r1, r1, #1
 80053b0:	430a      	orrs	r2, r1
 80053b2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053b4:	f7fe fa3a 	bl	800382c <HAL_GetTick>
 80053b8:	0003      	movs	r3, r0
 80053ba:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053bc:	e008      	b.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053be:	f7fe fa35 	bl	800382c <HAL_GetTick>
 80053c2:	0002      	movs	r2, r0
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	1ad3      	subs	r3, r2, r3
 80053c8:	2b64      	cmp	r3, #100	; 0x64
 80053ca:	d901      	bls.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80053cc:	2303      	movs	r3, #3
 80053ce:	e143      	b.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053d0:	4ba4      	ldr	r3, [pc, #656]	; (8005664 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	2380      	movs	r3, #128	; 0x80
 80053d6:	005b      	lsls	r3, r3, #1
 80053d8:	4013      	ands	r3, r2
 80053da:	d0f0      	beq.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80053dc:	4ba0      	ldr	r3, [pc, #640]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	23c0      	movs	r3, #192	; 0xc0
 80053e2:	039b      	lsls	r3, r3, #14
 80053e4:	4013      	ands	r3, r2
 80053e6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	685a      	ldr	r2, [r3, #4]
 80053ec:	23c0      	movs	r3, #192	; 0xc0
 80053ee:	039b      	lsls	r3, r3, #14
 80053f0:	4013      	ands	r3, r2
 80053f2:	68fa      	ldr	r2, [r7, #12]
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d107      	bne.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	689a      	ldr	r2, [r3, #8]
 80053fc:	23c0      	movs	r3, #192	; 0xc0
 80053fe:	039b      	lsls	r3, r3, #14
 8005400:	4013      	ands	r3, r2
 8005402:	68fa      	ldr	r2, [r7, #12]
 8005404:	429a      	cmp	r2, r3
 8005406:	d013      	beq.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	685a      	ldr	r2, [r3, #4]
 800540c:	23c0      	movs	r3, #192	; 0xc0
 800540e:	029b      	lsls	r3, r3, #10
 8005410:	401a      	ands	r2, r3
 8005412:	23c0      	movs	r3, #192	; 0xc0
 8005414:	029b      	lsls	r3, r3, #10
 8005416:	429a      	cmp	r2, r3
 8005418:	d10a      	bne.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800541a:	4b91      	ldr	r3, [pc, #580]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	2380      	movs	r3, #128	; 0x80
 8005420:	029b      	lsls	r3, r3, #10
 8005422:	401a      	ands	r2, r3
 8005424:	2380      	movs	r3, #128	; 0x80
 8005426:	029b      	lsls	r3, r3, #10
 8005428:	429a      	cmp	r2, r3
 800542a:	d101      	bne.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	e113      	b.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005430:	4b8b      	ldr	r3, [pc, #556]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005432:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005434:	23c0      	movs	r3, #192	; 0xc0
 8005436:	029b      	lsls	r3, r3, #10
 8005438:	4013      	ands	r3, r2
 800543a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d049      	beq.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	685a      	ldr	r2, [r3, #4]
 8005446:	23c0      	movs	r3, #192	; 0xc0
 8005448:	029b      	lsls	r3, r3, #10
 800544a:	4013      	ands	r3, r2
 800544c:	68fa      	ldr	r2, [r7, #12]
 800544e:	429a      	cmp	r2, r3
 8005450:	d004      	beq.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	2220      	movs	r2, #32
 8005458:	4013      	ands	r3, r2
 800545a:	d10d      	bne.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	689a      	ldr	r2, [r3, #8]
 8005460:	23c0      	movs	r3, #192	; 0xc0
 8005462:	029b      	lsls	r3, r3, #10
 8005464:	4013      	ands	r3, r2
 8005466:	68fa      	ldr	r2, [r7, #12]
 8005468:	429a      	cmp	r2, r3
 800546a:	d034      	beq.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	2380      	movs	r3, #128	; 0x80
 8005472:	011b      	lsls	r3, r3, #4
 8005474:	4013      	ands	r3, r2
 8005476:	d02e      	beq.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8005478:	4b79      	ldr	r3, [pc, #484]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800547a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800547c:	4a7a      	ldr	r2, [pc, #488]	; (8005668 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 800547e:	4013      	ands	r3, r2
 8005480:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005482:	4b77      	ldr	r3, [pc, #476]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005484:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005486:	4b76      	ldr	r3, [pc, #472]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005488:	2180      	movs	r1, #128	; 0x80
 800548a:	0309      	lsls	r1, r1, #12
 800548c:	430a      	orrs	r2, r1
 800548e:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005490:	4b73      	ldr	r3, [pc, #460]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005492:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005494:	4b72      	ldr	r3, [pc, #456]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005496:	4975      	ldr	r1, [pc, #468]	; (800566c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8005498:	400a      	ands	r2, r1
 800549a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800549c:	4b70      	ldr	r3, [pc, #448]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80054a2:	68fa      	ldr	r2, [r7, #12]
 80054a4:	2380      	movs	r3, #128	; 0x80
 80054a6:	005b      	lsls	r3, r3, #1
 80054a8:	4013      	ands	r3, r2
 80054aa:	d014      	beq.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054ac:	f7fe f9be 	bl	800382c <HAL_GetTick>
 80054b0:	0003      	movs	r3, r0
 80054b2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80054b4:	e009      	b.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054b6:	f7fe f9b9 	bl	800382c <HAL_GetTick>
 80054ba:	0002      	movs	r2, r0
 80054bc:	693b      	ldr	r3, [r7, #16]
 80054be:	1ad3      	subs	r3, r2, r3
 80054c0:	4a6b      	ldr	r2, [pc, #428]	; (8005670 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d901      	bls.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 80054c6:	2303      	movs	r3, #3
 80054c8:	e0c6      	b.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80054ca:	4b65      	ldr	r3, [pc, #404]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80054cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80054ce:	2380      	movs	r3, #128	; 0x80
 80054d0:	009b      	lsls	r3, r3, #2
 80054d2:	4013      	ands	r3, r2
 80054d4:	d0ef      	beq.n	80054b6 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	2380      	movs	r3, #128	; 0x80
 80054dc:	011b      	lsls	r3, r3, #4
 80054de:	4013      	ands	r3, r2
 80054e0:	d01f      	beq.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	689a      	ldr	r2, [r3, #8]
 80054e6:	23c0      	movs	r3, #192	; 0xc0
 80054e8:	029b      	lsls	r3, r3, #10
 80054ea:	401a      	ands	r2, r3
 80054ec:	23c0      	movs	r3, #192	; 0xc0
 80054ee:	029b      	lsls	r3, r3, #10
 80054f0:	429a      	cmp	r2, r3
 80054f2:	d10c      	bne.n	800550e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80054f4:	4b5a      	ldr	r3, [pc, #360]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a5e      	ldr	r2, [pc, #376]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80054fa:	4013      	ands	r3, r2
 80054fc:	0019      	movs	r1, r3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	689a      	ldr	r2, [r3, #8]
 8005502:	23c0      	movs	r3, #192	; 0xc0
 8005504:	039b      	lsls	r3, r3, #14
 8005506:	401a      	ands	r2, r3
 8005508:	4b55      	ldr	r3, [pc, #340]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800550a:	430a      	orrs	r2, r1
 800550c:	601a      	str	r2, [r3, #0]
 800550e:	4b54      	ldr	r3, [pc, #336]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005510:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	689a      	ldr	r2, [r3, #8]
 8005516:	23c0      	movs	r3, #192	; 0xc0
 8005518:	029b      	lsls	r3, r3, #10
 800551a:	401a      	ands	r2, r3
 800551c:	4b50      	ldr	r3, [pc, #320]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800551e:	430a      	orrs	r2, r1
 8005520:	651a      	str	r2, [r3, #80]	; 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	2220      	movs	r2, #32
 8005528:	4013      	ands	r3, r2
 800552a:	d01f      	beq.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	685a      	ldr	r2, [r3, #4]
 8005530:	23c0      	movs	r3, #192	; 0xc0
 8005532:	029b      	lsls	r3, r3, #10
 8005534:	401a      	ands	r2, r3
 8005536:	23c0      	movs	r3, #192	; 0xc0
 8005538:	029b      	lsls	r3, r3, #10
 800553a:	429a      	cmp	r2, r3
 800553c:	d10c      	bne.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x208>
 800553e:	4b48      	ldr	r3, [pc, #288]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a4c      	ldr	r2, [pc, #304]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8005544:	4013      	ands	r3, r2
 8005546:	0019      	movs	r1, r3
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	685a      	ldr	r2, [r3, #4]
 800554c:	23c0      	movs	r3, #192	; 0xc0
 800554e:	039b      	lsls	r3, r3, #14
 8005550:	401a      	ands	r2, r3
 8005552:	4b43      	ldr	r3, [pc, #268]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005554:	430a      	orrs	r2, r1
 8005556:	601a      	str	r2, [r3, #0]
 8005558:	4b41      	ldr	r3, [pc, #260]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800555a:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	685a      	ldr	r2, [r3, #4]
 8005560:	23c0      	movs	r3, #192	; 0xc0
 8005562:	029b      	lsls	r3, r3, #10
 8005564:	401a      	ands	r2, r3
 8005566:	4b3e      	ldr	r3, [pc, #248]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005568:	430a      	orrs	r2, r1
 800556a:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800556c:	2317      	movs	r3, #23
 800556e:	18fb      	adds	r3, r7, r3
 8005570:	781b      	ldrb	r3, [r3, #0]
 8005572:	2b01      	cmp	r3, #1
 8005574:	d105      	bne.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005576:	4b3a      	ldr	r3, [pc, #232]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005578:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800557a:	4b39      	ldr	r3, [pc, #228]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800557c:	493e      	ldr	r1, [pc, #248]	; (8005678 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 800557e:	400a      	ands	r2, r1
 8005580:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	2201      	movs	r2, #1
 8005588:	4013      	ands	r3, r2
 800558a:	d009      	beq.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800558c:	4b34      	ldr	r3, [pc, #208]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800558e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005590:	2203      	movs	r2, #3
 8005592:	4393      	bics	r3, r2
 8005594:	0019      	movs	r1, r3
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	68da      	ldr	r2, [r3, #12]
 800559a:	4b31      	ldr	r3, [pc, #196]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800559c:	430a      	orrs	r2, r1
 800559e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	2202      	movs	r2, #2
 80055a6:	4013      	ands	r3, r2
 80055a8:	d009      	beq.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80055aa:	4b2d      	ldr	r3, [pc, #180]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80055ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055ae:	220c      	movs	r2, #12
 80055b0:	4393      	bics	r3, r2
 80055b2:	0019      	movs	r1, r3
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	691a      	ldr	r2, [r3, #16]
 80055b8:	4b29      	ldr	r3, [pc, #164]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80055ba:	430a      	orrs	r2, r1
 80055bc:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	2204      	movs	r2, #4
 80055c4:	4013      	ands	r3, r2
 80055c6:	d009      	beq.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80055c8:	4b25      	ldr	r3, [pc, #148]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80055ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055cc:	4a2b      	ldr	r2, [pc, #172]	; (800567c <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 80055ce:	4013      	ands	r3, r2
 80055d0:	0019      	movs	r1, r3
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	695a      	ldr	r2, [r3, #20]
 80055d6:	4b22      	ldr	r3, [pc, #136]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80055d8:	430a      	orrs	r2, r1
 80055da:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	2208      	movs	r2, #8
 80055e2:	4013      	ands	r3, r2
 80055e4:	d009      	beq.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80055e6:	4b1e      	ldr	r3, [pc, #120]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80055e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055ea:	4a25      	ldr	r2, [pc, #148]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80055ec:	4013      	ands	r3, r2
 80055ee:	0019      	movs	r1, r3
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	699a      	ldr	r2, [r3, #24]
 80055f4:	4b1a      	ldr	r3, [pc, #104]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80055f6:	430a      	orrs	r2, r1
 80055f8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	2380      	movs	r3, #128	; 0x80
 8005600:	005b      	lsls	r3, r3, #1
 8005602:	4013      	ands	r3, r2
 8005604:	d009      	beq.n	800561a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005606:	4b16      	ldr	r3, [pc, #88]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800560a:	4a17      	ldr	r2, [pc, #92]	; (8005668 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 800560c:	4013      	ands	r3, r2
 800560e:	0019      	movs	r1, r3
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	69da      	ldr	r2, [r3, #28]
 8005614:	4b12      	ldr	r3, [pc, #72]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005616:	430a      	orrs	r2, r1
 8005618:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	2240      	movs	r2, #64	; 0x40
 8005620:	4013      	ands	r3, r2
 8005622:	d009      	beq.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005624:	4b0e      	ldr	r3, [pc, #56]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005626:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005628:	4a16      	ldr	r2, [pc, #88]	; (8005684 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800562a:	4013      	ands	r3, r2
 800562c:	0019      	movs	r1, r3
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005632:	4b0b      	ldr	r3, [pc, #44]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005634:	430a      	orrs	r2, r1
 8005636:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	2280      	movs	r2, #128	; 0x80
 800563e:	4013      	ands	r3, r2
 8005640:	d009      	beq.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8005642:	4b07      	ldr	r3, [pc, #28]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005646:	4a10      	ldr	r2, [pc, #64]	; (8005688 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005648:	4013      	ands	r3, r2
 800564a:	0019      	movs	r1, r3
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6a1a      	ldr	r2, [r3, #32]
 8005650:	4b03      	ldr	r3, [pc, #12]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005652:	430a      	orrs	r2, r1
 8005654:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8005656:	2300      	movs	r3, #0
}
 8005658:	0018      	movs	r0, r3
 800565a:	46bd      	mov	sp, r7
 800565c:	b006      	add	sp, #24
 800565e:	bd80      	pop	{r7, pc}
 8005660:	40021000 	.word	0x40021000
 8005664:	40007000 	.word	0x40007000
 8005668:	fffcffff 	.word	0xfffcffff
 800566c:	fff7ffff 	.word	0xfff7ffff
 8005670:	00001388 	.word	0x00001388
 8005674:	ffcfffff 	.word	0xffcfffff
 8005678:	efffffff 	.word	0xefffffff
 800567c:	fffff3ff 	.word	0xfffff3ff
 8005680:	ffffcfff 	.word	0xffffcfff
 8005684:	fbffffff 	.word	0xfbffffff
 8005688:	fff3ffff 	.word	0xfff3ffff

0800568c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b082      	sub	sp, #8
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d101      	bne.n	800569e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	e044      	b.n	8005728 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d107      	bne.n	80056b6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2278      	movs	r2, #120	; 0x78
 80056aa:	2100      	movs	r1, #0
 80056ac:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	0018      	movs	r0, r3
 80056b2:	f7fd fead 	bl	8003410 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2224      	movs	r2, #36	; 0x24
 80056ba:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	681a      	ldr	r2, [r3, #0]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	2101      	movs	r1, #1
 80056c8:	438a      	bics	r2, r1
 80056ca:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	0018      	movs	r0, r3
 80056d0:	f000 fbca 	bl	8005e68 <UART_SetConfig>
 80056d4:	0003      	movs	r3, r0
 80056d6:	2b01      	cmp	r3, #1
 80056d8:	d101      	bne.n	80056de <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	e024      	b.n	8005728 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d003      	beq.n	80056ee <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	0018      	movs	r0, r3
 80056ea:	f000 fe5b 	bl	80063a4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	685a      	ldr	r2, [r3, #4]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	490d      	ldr	r1, [pc, #52]	; (8005730 <HAL_UART_Init+0xa4>)
 80056fa:	400a      	ands	r2, r1
 80056fc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	689a      	ldr	r2, [r3, #8]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	212a      	movs	r1, #42	; 0x2a
 800570a:	438a      	bics	r2, r1
 800570c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	2101      	movs	r1, #1
 800571a:	430a      	orrs	r2, r1
 800571c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	0018      	movs	r0, r3
 8005722:	f000 fef3 	bl	800650c <UART_CheckIdleState>
 8005726:	0003      	movs	r3, r0
}
 8005728:	0018      	movs	r0, r3
 800572a:	46bd      	mov	sp, r7
 800572c:	b002      	add	sp, #8
 800572e:	bd80      	pop	{r7, pc}
 8005730:	ffffb7ff 	.word	0xffffb7ff

08005734 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b08a      	sub	sp, #40	; 0x28
 8005738:	af02      	add	r7, sp, #8
 800573a:	60f8      	str	r0, [r7, #12]
 800573c:	60b9      	str	r1, [r7, #8]
 800573e:	603b      	str	r3, [r7, #0]
 8005740:	1dbb      	adds	r3, r7, #6
 8005742:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005748:	2b20      	cmp	r3, #32
 800574a:	d000      	beq.n	800574e <HAL_UART_Transmit+0x1a>
 800574c:	e08c      	b.n	8005868 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d003      	beq.n	800575c <HAL_UART_Transmit+0x28>
 8005754:	1dbb      	adds	r3, r7, #6
 8005756:	881b      	ldrh	r3, [r3, #0]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d101      	bne.n	8005760 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800575c:	2301      	movs	r3, #1
 800575e:	e084      	b.n	800586a <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	689a      	ldr	r2, [r3, #8]
 8005764:	2380      	movs	r3, #128	; 0x80
 8005766:	015b      	lsls	r3, r3, #5
 8005768:	429a      	cmp	r2, r3
 800576a:	d109      	bne.n	8005780 <HAL_UART_Transmit+0x4c>
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	691b      	ldr	r3, [r3, #16]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d105      	bne.n	8005780 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	2201      	movs	r2, #1
 8005778:	4013      	ands	r3, r2
 800577a:	d001      	beq.n	8005780 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800577c:	2301      	movs	r3, #1
 800577e:	e074      	b.n	800586a <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2284      	movs	r2, #132	; 0x84
 8005784:	2100      	movs	r1, #0
 8005786:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2221      	movs	r2, #33	; 0x21
 800578c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800578e:	f7fe f84d 	bl	800382c <HAL_GetTick>
 8005792:	0003      	movs	r3, r0
 8005794:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	1dba      	adds	r2, r7, #6
 800579a:	2150      	movs	r1, #80	; 0x50
 800579c:	8812      	ldrh	r2, [r2, #0]
 800579e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	1dba      	adds	r2, r7, #6
 80057a4:	2152      	movs	r1, #82	; 0x52
 80057a6:	8812      	ldrh	r2, [r2, #0]
 80057a8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	689a      	ldr	r2, [r3, #8]
 80057ae:	2380      	movs	r3, #128	; 0x80
 80057b0:	015b      	lsls	r3, r3, #5
 80057b2:	429a      	cmp	r2, r3
 80057b4:	d108      	bne.n	80057c8 <HAL_UART_Transmit+0x94>
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	691b      	ldr	r3, [r3, #16]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d104      	bne.n	80057c8 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80057be:	2300      	movs	r3, #0
 80057c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	61bb      	str	r3, [r7, #24]
 80057c6:	e003      	b.n	80057d0 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80057cc:	2300      	movs	r3, #0
 80057ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80057d0:	e02f      	b.n	8005832 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80057d2:	697a      	ldr	r2, [r7, #20]
 80057d4:	68f8      	ldr	r0, [r7, #12]
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	9300      	str	r3, [sp, #0]
 80057da:	0013      	movs	r3, r2
 80057dc:	2200      	movs	r2, #0
 80057de:	2180      	movs	r1, #128	; 0x80
 80057e0:	f000 ff3c 	bl	800665c <UART_WaitOnFlagUntilTimeout>
 80057e4:	1e03      	subs	r3, r0, #0
 80057e6:	d004      	beq.n	80057f2 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2220      	movs	r2, #32
 80057ec:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80057ee:	2303      	movs	r3, #3
 80057f0:	e03b      	b.n	800586a <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80057f2:	69fb      	ldr	r3, [r7, #28]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d10b      	bne.n	8005810 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80057f8:	69bb      	ldr	r3, [r7, #24]
 80057fa:	881b      	ldrh	r3, [r3, #0]
 80057fc:	001a      	movs	r2, r3
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	05d2      	lsls	r2, r2, #23
 8005804:	0dd2      	lsrs	r2, r2, #23
 8005806:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005808:	69bb      	ldr	r3, [r7, #24]
 800580a:	3302      	adds	r3, #2
 800580c:	61bb      	str	r3, [r7, #24]
 800580e:	e007      	b.n	8005820 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005810:	69fb      	ldr	r3, [r7, #28]
 8005812:	781a      	ldrb	r2, [r3, #0]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800581a:	69fb      	ldr	r3, [r7, #28]
 800581c:	3301      	adds	r3, #1
 800581e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2252      	movs	r2, #82	; 0x52
 8005824:	5a9b      	ldrh	r3, [r3, r2]
 8005826:	b29b      	uxth	r3, r3
 8005828:	3b01      	subs	r3, #1
 800582a:	b299      	uxth	r1, r3
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2252      	movs	r2, #82	; 0x52
 8005830:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2252      	movs	r2, #82	; 0x52
 8005836:	5a9b      	ldrh	r3, [r3, r2]
 8005838:	b29b      	uxth	r3, r3
 800583a:	2b00      	cmp	r3, #0
 800583c:	d1c9      	bne.n	80057d2 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800583e:	697a      	ldr	r2, [r7, #20]
 8005840:	68f8      	ldr	r0, [r7, #12]
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	9300      	str	r3, [sp, #0]
 8005846:	0013      	movs	r3, r2
 8005848:	2200      	movs	r2, #0
 800584a:	2140      	movs	r1, #64	; 0x40
 800584c:	f000 ff06 	bl	800665c <UART_WaitOnFlagUntilTimeout>
 8005850:	1e03      	subs	r3, r0, #0
 8005852:	d004      	beq.n	800585e <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	2220      	movs	r2, #32
 8005858:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800585a:	2303      	movs	r3, #3
 800585c:	e005      	b.n	800586a <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2220      	movs	r2, #32
 8005862:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005864:	2300      	movs	r3, #0
 8005866:	e000      	b.n	800586a <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8005868:	2302      	movs	r3, #2
  }
}
 800586a:	0018      	movs	r0, r3
 800586c:	46bd      	mov	sp, r7
 800586e:	b008      	add	sp, #32
 8005870:	bd80      	pop	{r7, pc}
	...

08005874 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005874:	b590      	push	{r4, r7, lr}
 8005876:	b0ab      	sub	sp, #172	; 0xac
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	69db      	ldr	r3, [r3, #28]
 8005882:	22a4      	movs	r2, #164	; 0xa4
 8005884:	18b9      	adds	r1, r7, r2
 8005886:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	20a0      	movs	r0, #160	; 0xa0
 8005890:	1839      	adds	r1, r7, r0
 8005892:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	219c      	movs	r1, #156	; 0x9c
 800589c:	1879      	adds	r1, r7, r1
 800589e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80058a0:	0011      	movs	r1, r2
 80058a2:	18bb      	adds	r3, r7, r2
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4a99      	ldr	r2, [pc, #612]	; (8005b0c <HAL_UART_IRQHandler+0x298>)
 80058a8:	4013      	ands	r3, r2
 80058aa:	2298      	movs	r2, #152	; 0x98
 80058ac:	18bc      	adds	r4, r7, r2
 80058ae:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80058b0:	18bb      	adds	r3, r7, r2
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d114      	bne.n	80058e2 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80058b8:	187b      	adds	r3, r7, r1
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	2220      	movs	r2, #32
 80058be:	4013      	ands	r3, r2
 80058c0:	d00f      	beq.n	80058e2 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80058c2:	183b      	adds	r3, r7, r0
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	2220      	movs	r2, #32
 80058c8:	4013      	ands	r3, r2
 80058ca:	d00a      	beq.n	80058e2 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d100      	bne.n	80058d6 <HAL_UART_IRQHandler+0x62>
 80058d4:	e2a0      	b.n	8005e18 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80058da:	687a      	ldr	r2, [r7, #4]
 80058dc:	0010      	movs	r0, r2
 80058de:	4798      	blx	r3
      }
      return;
 80058e0:	e29a      	b.n	8005e18 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80058e2:	2398      	movs	r3, #152	; 0x98
 80058e4:	18fb      	adds	r3, r7, r3
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d100      	bne.n	80058ee <HAL_UART_IRQHandler+0x7a>
 80058ec:	e114      	b.n	8005b18 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80058ee:	239c      	movs	r3, #156	; 0x9c
 80058f0:	18fb      	adds	r3, r7, r3
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	2201      	movs	r2, #1
 80058f6:	4013      	ands	r3, r2
 80058f8:	d106      	bne.n	8005908 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80058fa:	23a0      	movs	r3, #160	; 0xa0
 80058fc:	18fb      	adds	r3, r7, r3
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a83      	ldr	r2, [pc, #524]	; (8005b10 <HAL_UART_IRQHandler+0x29c>)
 8005902:	4013      	ands	r3, r2
 8005904:	d100      	bne.n	8005908 <HAL_UART_IRQHandler+0x94>
 8005906:	e107      	b.n	8005b18 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005908:	23a4      	movs	r3, #164	; 0xa4
 800590a:	18fb      	adds	r3, r7, r3
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	2201      	movs	r2, #1
 8005910:	4013      	ands	r3, r2
 8005912:	d012      	beq.n	800593a <HAL_UART_IRQHandler+0xc6>
 8005914:	23a0      	movs	r3, #160	; 0xa0
 8005916:	18fb      	adds	r3, r7, r3
 8005918:	681a      	ldr	r2, [r3, #0]
 800591a:	2380      	movs	r3, #128	; 0x80
 800591c:	005b      	lsls	r3, r3, #1
 800591e:	4013      	ands	r3, r2
 8005920:	d00b      	beq.n	800593a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	2201      	movs	r2, #1
 8005928:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2284      	movs	r2, #132	; 0x84
 800592e:	589b      	ldr	r3, [r3, r2]
 8005930:	2201      	movs	r2, #1
 8005932:	431a      	orrs	r2, r3
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2184      	movs	r1, #132	; 0x84
 8005938:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800593a:	23a4      	movs	r3, #164	; 0xa4
 800593c:	18fb      	adds	r3, r7, r3
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	2202      	movs	r2, #2
 8005942:	4013      	ands	r3, r2
 8005944:	d011      	beq.n	800596a <HAL_UART_IRQHandler+0xf6>
 8005946:	239c      	movs	r3, #156	; 0x9c
 8005948:	18fb      	adds	r3, r7, r3
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	2201      	movs	r2, #1
 800594e:	4013      	ands	r3, r2
 8005950:	d00b      	beq.n	800596a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	2202      	movs	r2, #2
 8005958:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2284      	movs	r2, #132	; 0x84
 800595e:	589b      	ldr	r3, [r3, r2]
 8005960:	2204      	movs	r2, #4
 8005962:	431a      	orrs	r2, r3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2184      	movs	r1, #132	; 0x84
 8005968:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800596a:	23a4      	movs	r3, #164	; 0xa4
 800596c:	18fb      	adds	r3, r7, r3
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	2204      	movs	r2, #4
 8005972:	4013      	ands	r3, r2
 8005974:	d011      	beq.n	800599a <HAL_UART_IRQHandler+0x126>
 8005976:	239c      	movs	r3, #156	; 0x9c
 8005978:	18fb      	adds	r3, r7, r3
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	2201      	movs	r2, #1
 800597e:	4013      	ands	r3, r2
 8005980:	d00b      	beq.n	800599a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	2204      	movs	r2, #4
 8005988:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2284      	movs	r2, #132	; 0x84
 800598e:	589b      	ldr	r3, [r3, r2]
 8005990:	2202      	movs	r2, #2
 8005992:	431a      	orrs	r2, r3
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2184      	movs	r1, #132	; 0x84
 8005998:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800599a:	23a4      	movs	r3, #164	; 0xa4
 800599c:	18fb      	adds	r3, r7, r3
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	2208      	movs	r2, #8
 80059a2:	4013      	ands	r3, r2
 80059a4:	d017      	beq.n	80059d6 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80059a6:	23a0      	movs	r3, #160	; 0xa0
 80059a8:	18fb      	adds	r3, r7, r3
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	2220      	movs	r2, #32
 80059ae:	4013      	ands	r3, r2
 80059b0:	d105      	bne.n	80059be <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80059b2:	239c      	movs	r3, #156	; 0x9c
 80059b4:	18fb      	adds	r3, r7, r3
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	2201      	movs	r2, #1
 80059ba:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80059bc:	d00b      	beq.n	80059d6 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	2208      	movs	r2, #8
 80059c4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2284      	movs	r2, #132	; 0x84
 80059ca:	589b      	ldr	r3, [r3, r2]
 80059cc:	2208      	movs	r2, #8
 80059ce:	431a      	orrs	r2, r3
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2184      	movs	r1, #132	; 0x84
 80059d4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80059d6:	23a4      	movs	r3, #164	; 0xa4
 80059d8:	18fb      	adds	r3, r7, r3
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	2380      	movs	r3, #128	; 0x80
 80059de:	011b      	lsls	r3, r3, #4
 80059e0:	4013      	ands	r3, r2
 80059e2:	d013      	beq.n	8005a0c <HAL_UART_IRQHandler+0x198>
 80059e4:	23a0      	movs	r3, #160	; 0xa0
 80059e6:	18fb      	adds	r3, r7, r3
 80059e8:	681a      	ldr	r2, [r3, #0]
 80059ea:	2380      	movs	r3, #128	; 0x80
 80059ec:	04db      	lsls	r3, r3, #19
 80059ee:	4013      	ands	r3, r2
 80059f0:	d00c      	beq.n	8005a0c <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	2280      	movs	r2, #128	; 0x80
 80059f8:	0112      	lsls	r2, r2, #4
 80059fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2284      	movs	r2, #132	; 0x84
 8005a00:	589b      	ldr	r3, [r3, r2]
 8005a02:	2220      	movs	r2, #32
 8005a04:	431a      	orrs	r2, r3
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2184      	movs	r1, #132	; 0x84
 8005a0a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2284      	movs	r2, #132	; 0x84
 8005a10:	589b      	ldr	r3, [r3, r2]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d100      	bne.n	8005a18 <HAL_UART_IRQHandler+0x1a4>
 8005a16:	e201      	b.n	8005e1c <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005a18:	23a4      	movs	r3, #164	; 0xa4
 8005a1a:	18fb      	adds	r3, r7, r3
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	2220      	movs	r2, #32
 8005a20:	4013      	ands	r3, r2
 8005a22:	d00e      	beq.n	8005a42 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005a24:	23a0      	movs	r3, #160	; 0xa0
 8005a26:	18fb      	adds	r3, r7, r3
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	2220      	movs	r2, #32
 8005a2c:	4013      	ands	r3, r2
 8005a2e:	d008      	beq.n	8005a42 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d004      	beq.n	8005a42 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a3c:	687a      	ldr	r2, [r7, #4]
 8005a3e:	0010      	movs	r0, r2
 8005a40:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2284      	movs	r2, #132	; 0x84
 8005a46:	589b      	ldr	r3, [r3, r2]
 8005a48:	2194      	movs	r1, #148	; 0x94
 8005a4a:	187a      	adds	r2, r7, r1
 8005a4c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	689b      	ldr	r3, [r3, #8]
 8005a54:	2240      	movs	r2, #64	; 0x40
 8005a56:	4013      	ands	r3, r2
 8005a58:	2b40      	cmp	r3, #64	; 0x40
 8005a5a:	d004      	beq.n	8005a66 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005a5c:	187b      	adds	r3, r7, r1
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	2228      	movs	r2, #40	; 0x28
 8005a62:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005a64:	d047      	beq.n	8005af6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	0018      	movs	r0, r3
 8005a6a:	f000 ff2b 	bl	80068c4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	2240      	movs	r2, #64	; 0x40
 8005a76:	4013      	ands	r3, r2
 8005a78:	2b40      	cmp	r3, #64	; 0x40
 8005a7a:	d137      	bne.n	8005aec <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a7c:	f3ef 8310 	mrs	r3, PRIMASK
 8005a80:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8005a82:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a84:	2090      	movs	r0, #144	; 0x90
 8005a86:	183a      	adds	r2, r7, r0
 8005a88:	6013      	str	r3, [r2, #0]
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a8e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005a90:	f383 8810 	msr	PRIMASK, r3
}
 8005a94:	46c0      	nop			; (mov r8, r8)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	689a      	ldr	r2, [r3, #8]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	2140      	movs	r1, #64	; 0x40
 8005aa2:	438a      	bics	r2, r1
 8005aa4:	609a      	str	r2, [r3, #8]
 8005aa6:	183b      	adds	r3, r7, r0
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005aac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005aae:	f383 8810 	msr	PRIMASK, r3
}
 8005ab2:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d012      	beq.n	8005ae2 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ac0:	4a14      	ldr	r2, [pc, #80]	; (8005b14 <HAL_UART_IRQHandler+0x2a0>)
 8005ac2:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ac8:	0018      	movs	r0, r3
 8005aca:	f7fd fffb 	bl	8003ac4 <HAL_DMA_Abort_IT>
 8005ace:	1e03      	subs	r3, r0, #0
 8005ad0:	d01a      	beq.n	8005b08 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ad6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005adc:	0018      	movs	r0, r3
 8005ade:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ae0:	e012      	b.n	8005b08 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	0018      	movs	r0, r3
 8005ae6:	f000 f9b7 	bl	8005e58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005aea:	e00d      	b.n	8005b08 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	0018      	movs	r0, r3
 8005af0:	f000 f9b2 	bl	8005e58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005af4:	e008      	b.n	8005b08 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	0018      	movs	r0, r3
 8005afa:	f000 f9ad 	bl	8005e58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2284      	movs	r2, #132	; 0x84
 8005b02:	2100      	movs	r1, #0
 8005b04:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8005b06:	e189      	b.n	8005e1c <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b08:	46c0      	nop			; (mov r8, r8)
    return;
 8005b0a:	e187      	b.n	8005e1c <HAL_UART_IRQHandler+0x5a8>
 8005b0c:	0000080f 	.word	0x0000080f
 8005b10:	04000120 	.word	0x04000120
 8005b14:	0800698d 	.word	0x0800698d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d000      	beq.n	8005b22 <HAL_UART_IRQHandler+0x2ae>
 8005b20:	e13b      	b.n	8005d9a <HAL_UART_IRQHandler+0x526>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005b22:	23a4      	movs	r3, #164	; 0xa4
 8005b24:	18fb      	adds	r3, r7, r3
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	2210      	movs	r2, #16
 8005b2a:	4013      	ands	r3, r2
 8005b2c:	d100      	bne.n	8005b30 <HAL_UART_IRQHandler+0x2bc>
 8005b2e:	e134      	b.n	8005d9a <HAL_UART_IRQHandler+0x526>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005b30:	23a0      	movs	r3, #160	; 0xa0
 8005b32:	18fb      	adds	r3, r7, r3
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	2210      	movs	r2, #16
 8005b38:	4013      	ands	r3, r2
 8005b3a:	d100      	bne.n	8005b3e <HAL_UART_IRQHandler+0x2ca>
 8005b3c:	e12d      	b.n	8005d9a <HAL_UART_IRQHandler+0x526>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	2210      	movs	r2, #16
 8005b44:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	2240      	movs	r2, #64	; 0x40
 8005b4e:	4013      	ands	r3, r2
 8005b50:	2b40      	cmp	r3, #64	; 0x40
 8005b52:	d000      	beq.n	8005b56 <HAL_UART_IRQHandler+0x2e2>
 8005b54:	e0a1      	b.n	8005c9a <HAL_UART_IRQHandler+0x426>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	685a      	ldr	r2, [r3, #4]
 8005b5e:	217e      	movs	r1, #126	; 0x7e
 8005b60:	187b      	adds	r3, r7, r1
 8005b62:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8005b64:	187b      	adds	r3, r7, r1
 8005b66:	881b      	ldrh	r3, [r3, #0]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d100      	bne.n	8005b6e <HAL_UART_IRQHandler+0x2fa>
 8005b6c:	e158      	b.n	8005e20 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2258      	movs	r2, #88	; 0x58
 8005b72:	5a9b      	ldrh	r3, [r3, r2]
 8005b74:	187a      	adds	r2, r7, r1
 8005b76:	8812      	ldrh	r2, [r2, #0]
 8005b78:	429a      	cmp	r2, r3
 8005b7a:	d300      	bcc.n	8005b7e <HAL_UART_IRQHandler+0x30a>
 8005b7c:	e150      	b.n	8005e20 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	187a      	adds	r2, r7, r1
 8005b82:	215a      	movs	r1, #90	; 0x5a
 8005b84:	8812      	ldrh	r2, [r2, #0]
 8005b86:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	2220      	movs	r2, #32
 8005b92:	4013      	ands	r3, r2
 8005b94:	d16f      	bne.n	8005c76 <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b96:	f3ef 8310 	mrs	r3, PRIMASK
 8005b9a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8005b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b9e:	67bb      	str	r3, [r7, #120]	; 0x78
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ba4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ba6:	f383 8810 	msr	PRIMASK, r3
}
 8005baa:	46c0      	nop			; (mov r8, r8)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	681a      	ldr	r2, [r3, #0]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	499e      	ldr	r1, [pc, #632]	; (8005e30 <HAL_UART_IRQHandler+0x5bc>)
 8005bb8:	400a      	ands	r2, r1
 8005bba:	601a      	str	r2, [r3, #0]
 8005bbc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005bbe:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bc2:	f383 8810 	msr	PRIMASK, r3
}
 8005bc6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005bc8:	f3ef 8310 	mrs	r3, PRIMASK
 8005bcc:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8005bce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bd0:	677b      	str	r3, [r7, #116]	; 0x74
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bd6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005bd8:	f383 8810 	msr	PRIMASK, r3
}
 8005bdc:	46c0      	nop			; (mov r8, r8)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	689a      	ldr	r2, [r3, #8]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	2101      	movs	r1, #1
 8005bea:	438a      	bics	r2, r1
 8005bec:	609a      	str	r2, [r3, #8]
 8005bee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005bf0:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bf2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005bf4:	f383 8810 	msr	PRIMASK, r3
}
 8005bf8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005bfa:	f3ef 8310 	mrs	r3, PRIMASK
 8005bfe:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8005c00:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c02:	673b      	str	r3, [r7, #112]	; 0x70
 8005c04:	2301      	movs	r3, #1
 8005c06:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c0a:	f383 8810 	msr	PRIMASK, r3
}
 8005c0e:	46c0      	nop			; (mov r8, r8)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	689a      	ldr	r2, [r3, #8]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	2140      	movs	r1, #64	; 0x40
 8005c1c:	438a      	bics	r2, r1
 8005c1e:	609a      	str	r2, [r3, #8]
 8005c20:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005c22:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c26:	f383 8810 	msr	PRIMASK, r3
}
 8005c2a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2280      	movs	r2, #128	; 0x80
 8005c30:	2120      	movs	r1, #32
 8005c32:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2200      	movs	r2, #0
 8005c38:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c3a:	f3ef 8310 	mrs	r3, PRIMASK
 8005c3e:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8005c40:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c42:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005c44:	2301      	movs	r3, #1
 8005c46:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c48:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005c4a:	f383 8810 	msr	PRIMASK, r3
}
 8005c4e:	46c0      	nop			; (mov r8, r8)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	681a      	ldr	r2, [r3, #0]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	2110      	movs	r1, #16
 8005c5c:	438a      	bics	r2, r1
 8005c5e:	601a      	str	r2, [r3, #0]
 8005c60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c62:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c64:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005c66:	f383 8810 	msr	PRIMASK, r3
}
 8005c6a:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c70:	0018      	movs	r0, r3
 8005c72:	f7fd fee7 	bl	8003a44 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2202      	movs	r2, #2
 8005c7a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2258      	movs	r2, #88	; 0x58
 8005c80:	5a9a      	ldrh	r2, [r3, r2]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	215a      	movs	r1, #90	; 0x5a
 8005c86:	5a5b      	ldrh	r3, [r3, r1]
 8005c88:	b29b      	uxth	r3, r3
 8005c8a:	1ad3      	subs	r3, r2, r3
 8005c8c:	b29a      	uxth	r2, r3
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	0011      	movs	r1, r2
 8005c92:	0018      	movs	r0, r3
 8005c94:	f7fc fdda 	bl	800284c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005c98:	e0c2      	b.n	8005e20 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2258      	movs	r2, #88	; 0x58
 8005c9e:	5a99      	ldrh	r1, [r3, r2]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	225a      	movs	r2, #90	; 0x5a
 8005ca4:	5a9b      	ldrh	r3, [r3, r2]
 8005ca6:	b29a      	uxth	r2, r3
 8005ca8:	208e      	movs	r0, #142	; 0x8e
 8005caa:	183b      	adds	r3, r7, r0
 8005cac:	1a8a      	subs	r2, r1, r2
 8005cae:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	225a      	movs	r2, #90	; 0x5a
 8005cb4:	5a9b      	ldrh	r3, [r3, r2]
 8005cb6:	b29b      	uxth	r3, r3
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d100      	bne.n	8005cbe <HAL_UART_IRQHandler+0x44a>
 8005cbc:	e0b2      	b.n	8005e24 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8005cbe:	183b      	adds	r3, r7, r0
 8005cc0:	881b      	ldrh	r3, [r3, #0]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d100      	bne.n	8005cc8 <HAL_UART_IRQHandler+0x454>
 8005cc6:	e0ad      	b.n	8005e24 <HAL_UART_IRQHandler+0x5b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cc8:	f3ef 8310 	mrs	r3, PRIMASK
 8005ccc:	60fb      	str	r3, [r7, #12]
  return(result);
 8005cce:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005cd0:	2488      	movs	r4, #136	; 0x88
 8005cd2:	193a      	adds	r2, r7, r4
 8005cd4:	6013      	str	r3, [r2, #0]
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	f383 8810 	msr	PRIMASK, r3
}
 8005ce0:	46c0      	nop			; (mov r8, r8)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	681a      	ldr	r2, [r3, #0]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4951      	ldr	r1, [pc, #324]	; (8005e34 <HAL_UART_IRQHandler+0x5c0>)
 8005cee:	400a      	ands	r2, r1
 8005cf0:	601a      	str	r2, [r3, #0]
 8005cf2:	193b      	adds	r3, r7, r4
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	f383 8810 	msr	PRIMASK, r3
}
 8005cfe:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d00:	f3ef 8310 	mrs	r3, PRIMASK
 8005d04:	61bb      	str	r3, [r7, #24]
  return(result);
 8005d06:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d08:	2484      	movs	r4, #132	; 0x84
 8005d0a:	193a      	adds	r2, r7, r4
 8005d0c:	6013      	str	r3, [r2, #0]
 8005d0e:	2301      	movs	r3, #1
 8005d10:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d12:	69fb      	ldr	r3, [r7, #28]
 8005d14:	f383 8810 	msr	PRIMASK, r3
}
 8005d18:	46c0      	nop			; (mov r8, r8)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	689a      	ldr	r2, [r3, #8]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	2101      	movs	r1, #1
 8005d26:	438a      	bics	r2, r1
 8005d28:	609a      	str	r2, [r3, #8]
 8005d2a:	193b      	adds	r3, r7, r4
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d30:	6a3b      	ldr	r3, [r7, #32]
 8005d32:	f383 8810 	msr	PRIMASK, r3
}
 8005d36:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2280      	movs	r2, #128	; 0x80
 8005d3c:	2120      	movs	r1, #32
 8005d3e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2200      	movs	r2, #0
 8005d44:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d4c:	f3ef 8310 	mrs	r3, PRIMASK
 8005d50:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d54:	2480      	movs	r4, #128	; 0x80
 8005d56:	193a      	adds	r2, r7, r4
 8005d58:	6013      	str	r3, [r2, #0]
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d60:	f383 8810 	msr	PRIMASK, r3
}
 8005d64:	46c0      	nop			; (mov r8, r8)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681a      	ldr	r2, [r3, #0]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	2110      	movs	r1, #16
 8005d72:	438a      	bics	r2, r1
 8005d74:	601a      	str	r2, [r3, #0]
 8005d76:	193b      	adds	r3, r7, r4
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d7e:	f383 8810 	msr	PRIMASK, r3
}
 8005d82:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2202      	movs	r2, #2
 8005d88:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005d8a:	183b      	adds	r3, r7, r0
 8005d8c:	881a      	ldrh	r2, [r3, #0]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	0011      	movs	r1, r2
 8005d92:	0018      	movs	r0, r3
 8005d94:	f7fc fd5a 	bl	800284c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005d98:	e044      	b.n	8005e24 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005d9a:	23a4      	movs	r3, #164	; 0xa4
 8005d9c:	18fb      	adds	r3, r7, r3
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	2380      	movs	r3, #128	; 0x80
 8005da2:	035b      	lsls	r3, r3, #13
 8005da4:	4013      	ands	r3, r2
 8005da6:	d010      	beq.n	8005dca <HAL_UART_IRQHandler+0x556>
 8005da8:	239c      	movs	r3, #156	; 0x9c
 8005daa:	18fb      	adds	r3, r7, r3
 8005dac:	681a      	ldr	r2, [r3, #0]
 8005dae:	2380      	movs	r3, #128	; 0x80
 8005db0:	03db      	lsls	r3, r3, #15
 8005db2:	4013      	ands	r3, r2
 8005db4:	d009      	beq.n	8005dca <HAL_UART_IRQHandler+0x556>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	2280      	movs	r2, #128	; 0x80
 8005dbc:	0352      	lsls	r2, r2, #13
 8005dbe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	0018      	movs	r0, r3
 8005dc4:	f001 f858 	bl	8006e78 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005dc8:	e02f      	b.n	8005e2a <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005dca:	23a4      	movs	r3, #164	; 0xa4
 8005dcc:	18fb      	adds	r3, r7, r3
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	2280      	movs	r2, #128	; 0x80
 8005dd2:	4013      	ands	r3, r2
 8005dd4:	d00f      	beq.n	8005df6 <HAL_UART_IRQHandler+0x582>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005dd6:	23a0      	movs	r3, #160	; 0xa0
 8005dd8:	18fb      	adds	r3, r7, r3
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	2280      	movs	r2, #128	; 0x80
 8005dde:	4013      	ands	r3, r2
 8005de0:	d009      	beq.n	8005df6 <HAL_UART_IRQHandler+0x582>
  {
    if (huart->TxISR != NULL)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d01e      	beq.n	8005e28 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	0010      	movs	r0, r2
 8005df2:	4798      	blx	r3
    }
    return;
 8005df4:	e018      	b.n	8005e28 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005df6:	23a4      	movs	r3, #164	; 0xa4
 8005df8:	18fb      	adds	r3, r7, r3
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	2240      	movs	r2, #64	; 0x40
 8005dfe:	4013      	ands	r3, r2
 8005e00:	d013      	beq.n	8005e2a <HAL_UART_IRQHandler+0x5b6>
 8005e02:	23a0      	movs	r3, #160	; 0xa0
 8005e04:	18fb      	adds	r3, r7, r3
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	2240      	movs	r2, #64	; 0x40
 8005e0a:	4013      	ands	r3, r2
 8005e0c:	d00d      	beq.n	8005e2a <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	0018      	movs	r0, r3
 8005e12:	f000 fdd2 	bl	80069ba <UART_EndTransmit_IT>
    return;
 8005e16:	e008      	b.n	8005e2a <HAL_UART_IRQHandler+0x5b6>
      return;
 8005e18:	46c0      	nop			; (mov r8, r8)
 8005e1a:	e006      	b.n	8005e2a <HAL_UART_IRQHandler+0x5b6>
    return;
 8005e1c:	46c0      	nop			; (mov r8, r8)
 8005e1e:	e004      	b.n	8005e2a <HAL_UART_IRQHandler+0x5b6>
      return;
 8005e20:	46c0      	nop			; (mov r8, r8)
 8005e22:	e002      	b.n	8005e2a <HAL_UART_IRQHandler+0x5b6>
      return;
 8005e24:	46c0      	nop			; (mov r8, r8)
 8005e26:	e000      	b.n	8005e2a <HAL_UART_IRQHandler+0x5b6>
    return;
 8005e28:	46c0      	nop			; (mov r8, r8)
  }

}
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	b02b      	add	sp, #172	; 0xac
 8005e2e:	bd90      	pop	{r4, r7, pc}
 8005e30:	fffffeff 	.word	0xfffffeff
 8005e34:	fffffedf 	.word	0xfffffedf

08005e38 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b082      	sub	sp, #8
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005e40:	46c0      	nop			; (mov r8, r8)
 8005e42:	46bd      	mov	sp, r7
 8005e44:	b002      	add	sp, #8
 8005e46:	bd80      	pop	{r7, pc}

08005e48 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b082      	sub	sp, #8
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8005e50:	46c0      	nop			; (mov r8, r8)
 8005e52:	46bd      	mov	sp, r7
 8005e54:	b002      	add	sp, #8
 8005e56:	bd80      	pop	{r7, pc}

08005e58 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b082      	sub	sp, #8
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005e60:	46c0      	nop			; (mov r8, r8)
 8005e62:	46bd      	mov	sp, r7
 8005e64:	b002      	add	sp, #8
 8005e66:	bd80      	pop	{r7, pc}

08005e68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e68:	b5b0      	push	{r4, r5, r7, lr}
 8005e6a:	b08e      	sub	sp, #56	; 0x38
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005e70:	231a      	movs	r3, #26
 8005e72:	2218      	movs	r2, #24
 8005e74:	189b      	adds	r3, r3, r2
 8005e76:	19db      	adds	r3, r3, r7
 8005e78:	2200      	movs	r2, #0
 8005e7a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005e7c:	69fb      	ldr	r3, [r7, #28]
 8005e7e:	689a      	ldr	r2, [r3, #8]
 8005e80:	69fb      	ldr	r3, [r7, #28]
 8005e82:	691b      	ldr	r3, [r3, #16]
 8005e84:	431a      	orrs	r2, r3
 8005e86:	69fb      	ldr	r3, [r7, #28]
 8005e88:	695b      	ldr	r3, [r3, #20]
 8005e8a:	431a      	orrs	r2, r3
 8005e8c:	69fb      	ldr	r3, [r7, #28]
 8005e8e:	69db      	ldr	r3, [r3, #28]
 8005e90:	4313      	orrs	r3, r2
 8005e92:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005e94:	69fb      	ldr	r3, [r7, #28]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4ac3      	ldr	r2, [pc, #780]	; (80061a8 <UART_SetConfig+0x340>)
 8005e9c:	4013      	ands	r3, r2
 8005e9e:	0019      	movs	r1, r3
 8005ea0:	69fb      	ldr	r3, [r7, #28]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005ea6:	430a      	orrs	r2, r1
 8005ea8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005eaa:	69fb      	ldr	r3, [r7, #28]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	4abe      	ldr	r2, [pc, #760]	; (80061ac <UART_SetConfig+0x344>)
 8005eb2:	4013      	ands	r3, r2
 8005eb4:	0019      	movs	r1, r3
 8005eb6:	69fb      	ldr	r3, [r7, #28]
 8005eb8:	68da      	ldr	r2, [r3, #12]
 8005eba:	69fb      	ldr	r3, [r7, #28]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	430a      	orrs	r2, r1
 8005ec0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005ec2:	69fb      	ldr	r3, [r7, #28]
 8005ec4:	699b      	ldr	r3, [r3, #24]
 8005ec6:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005ec8:	69fb      	ldr	r3, [r7, #28]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4ab8      	ldr	r2, [pc, #736]	; (80061b0 <UART_SetConfig+0x348>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d004      	beq.n	8005edc <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005ed2:	69fb      	ldr	r3, [r7, #28]
 8005ed4:	6a1b      	ldr	r3, [r3, #32]
 8005ed6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005edc:	69fb      	ldr	r3, [r7, #28]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	4ab4      	ldr	r2, [pc, #720]	; (80061b4 <UART_SetConfig+0x34c>)
 8005ee4:	4013      	ands	r3, r2
 8005ee6:	0019      	movs	r1, r3
 8005ee8:	69fb      	ldr	r3, [r7, #28]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005eee:	430a      	orrs	r2, r1
 8005ef0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005ef2:	69fb      	ldr	r3, [r7, #28]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4ab0      	ldr	r2, [pc, #704]	; (80061b8 <UART_SetConfig+0x350>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d131      	bne.n	8005f60 <UART_SetConfig+0xf8>
 8005efc:	4baf      	ldr	r3, [pc, #700]	; (80061bc <UART_SetConfig+0x354>)
 8005efe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f00:	2203      	movs	r2, #3
 8005f02:	4013      	ands	r3, r2
 8005f04:	2b03      	cmp	r3, #3
 8005f06:	d01d      	beq.n	8005f44 <UART_SetConfig+0xdc>
 8005f08:	d823      	bhi.n	8005f52 <UART_SetConfig+0xea>
 8005f0a:	2b02      	cmp	r3, #2
 8005f0c:	d00c      	beq.n	8005f28 <UART_SetConfig+0xc0>
 8005f0e:	d820      	bhi.n	8005f52 <UART_SetConfig+0xea>
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d002      	beq.n	8005f1a <UART_SetConfig+0xb2>
 8005f14:	2b01      	cmp	r3, #1
 8005f16:	d00e      	beq.n	8005f36 <UART_SetConfig+0xce>
 8005f18:	e01b      	b.n	8005f52 <UART_SetConfig+0xea>
 8005f1a:	231b      	movs	r3, #27
 8005f1c:	2218      	movs	r2, #24
 8005f1e:	189b      	adds	r3, r3, r2
 8005f20:	19db      	adds	r3, r3, r7
 8005f22:	2201      	movs	r2, #1
 8005f24:	701a      	strb	r2, [r3, #0]
 8005f26:	e0b4      	b.n	8006092 <UART_SetConfig+0x22a>
 8005f28:	231b      	movs	r3, #27
 8005f2a:	2218      	movs	r2, #24
 8005f2c:	189b      	adds	r3, r3, r2
 8005f2e:	19db      	adds	r3, r3, r7
 8005f30:	2202      	movs	r2, #2
 8005f32:	701a      	strb	r2, [r3, #0]
 8005f34:	e0ad      	b.n	8006092 <UART_SetConfig+0x22a>
 8005f36:	231b      	movs	r3, #27
 8005f38:	2218      	movs	r2, #24
 8005f3a:	189b      	adds	r3, r3, r2
 8005f3c:	19db      	adds	r3, r3, r7
 8005f3e:	2204      	movs	r2, #4
 8005f40:	701a      	strb	r2, [r3, #0]
 8005f42:	e0a6      	b.n	8006092 <UART_SetConfig+0x22a>
 8005f44:	231b      	movs	r3, #27
 8005f46:	2218      	movs	r2, #24
 8005f48:	189b      	adds	r3, r3, r2
 8005f4a:	19db      	adds	r3, r3, r7
 8005f4c:	2208      	movs	r2, #8
 8005f4e:	701a      	strb	r2, [r3, #0]
 8005f50:	e09f      	b.n	8006092 <UART_SetConfig+0x22a>
 8005f52:	231b      	movs	r3, #27
 8005f54:	2218      	movs	r2, #24
 8005f56:	189b      	adds	r3, r3, r2
 8005f58:	19db      	adds	r3, r3, r7
 8005f5a:	2210      	movs	r2, #16
 8005f5c:	701a      	strb	r2, [r3, #0]
 8005f5e:	e098      	b.n	8006092 <UART_SetConfig+0x22a>
 8005f60:	69fb      	ldr	r3, [r7, #28]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a96      	ldr	r2, [pc, #600]	; (80061c0 <UART_SetConfig+0x358>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d131      	bne.n	8005fce <UART_SetConfig+0x166>
 8005f6a:	4b94      	ldr	r3, [pc, #592]	; (80061bc <UART_SetConfig+0x354>)
 8005f6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f6e:	220c      	movs	r2, #12
 8005f70:	4013      	ands	r3, r2
 8005f72:	2b0c      	cmp	r3, #12
 8005f74:	d01d      	beq.n	8005fb2 <UART_SetConfig+0x14a>
 8005f76:	d823      	bhi.n	8005fc0 <UART_SetConfig+0x158>
 8005f78:	2b08      	cmp	r3, #8
 8005f7a:	d00c      	beq.n	8005f96 <UART_SetConfig+0x12e>
 8005f7c:	d820      	bhi.n	8005fc0 <UART_SetConfig+0x158>
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d002      	beq.n	8005f88 <UART_SetConfig+0x120>
 8005f82:	2b04      	cmp	r3, #4
 8005f84:	d00e      	beq.n	8005fa4 <UART_SetConfig+0x13c>
 8005f86:	e01b      	b.n	8005fc0 <UART_SetConfig+0x158>
 8005f88:	231b      	movs	r3, #27
 8005f8a:	2218      	movs	r2, #24
 8005f8c:	189b      	adds	r3, r3, r2
 8005f8e:	19db      	adds	r3, r3, r7
 8005f90:	2200      	movs	r2, #0
 8005f92:	701a      	strb	r2, [r3, #0]
 8005f94:	e07d      	b.n	8006092 <UART_SetConfig+0x22a>
 8005f96:	231b      	movs	r3, #27
 8005f98:	2218      	movs	r2, #24
 8005f9a:	189b      	adds	r3, r3, r2
 8005f9c:	19db      	adds	r3, r3, r7
 8005f9e:	2202      	movs	r2, #2
 8005fa0:	701a      	strb	r2, [r3, #0]
 8005fa2:	e076      	b.n	8006092 <UART_SetConfig+0x22a>
 8005fa4:	231b      	movs	r3, #27
 8005fa6:	2218      	movs	r2, #24
 8005fa8:	189b      	adds	r3, r3, r2
 8005faa:	19db      	adds	r3, r3, r7
 8005fac:	2204      	movs	r2, #4
 8005fae:	701a      	strb	r2, [r3, #0]
 8005fb0:	e06f      	b.n	8006092 <UART_SetConfig+0x22a>
 8005fb2:	231b      	movs	r3, #27
 8005fb4:	2218      	movs	r2, #24
 8005fb6:	189b      	adds	r3, r3, r2
 8005fb8:	19db      	adds	r3, r3, r7
 8005fba:	2208      	movs	r2, #8
 8005fbc:	701a      	strb	r2, [r3, #0]
 8005fbe:	e068      	b.n	8006092 <UART_SetConfig+0x22a>
 8005fc0:	231b      	movs	r3, #27
 8005fc2:	2218      	movs	r2, #24
 8005fc4:	189b      	adds	r3, r3, r2
 8005fc6:	19db      	adds	r3, r3, r7
 8005fc8:	2210      	movs	r2, #16
 8005fca:	701a      	strb	r2, [r3, #0]
 8005fcc:	e061      	b.n	8006092 <UART_SetConfig+0x22a>
 8005fce:	69fb      	ldr	r3, [r7, #28]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a7c      	ldr	r2, [pc, #496]	; (80061c4 <UART_SetConfig+0x35c>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d106      	bne.n	8005fe6 <UART_SetConfig+0x17e>
 8005fd8:	231b      	movs	r3, #27
 8005fda:	2218      	movs	r2, #24
 8005fdc:	189b      	adds	r3, r3, r2
 8005fde:	19db      	adds	r3, r3, r7
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	701a      	strb	r2, [r3, #0]
 8005fe4:	e055      	b.n	8006092 <UART_SetConfig+0x22a>
 8005fe6:	69fb      	ldr	r3, [r7, #28]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a77      	ldr	r2, [pc, #476]	; (80061c8 <UART_SetConfig+0x360>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d106      	bne.n	8005ffe <UART_SetConfig+0x196>
 8005ff0:	231b      	movs	r3, #27
 8005ff2:	2218      	movs	r2, #24
 8005ff4:	189b      	adds	r3, r3, r2
 8005ff6:	19db      	adds	r3, r3, r7
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	701a      	strb	r2, [r3, #0]
 8005ffc:	e049      	b.n	8006092 <UART_SetConfig+0x22a>
 8005ffe:	69fb      	ldr	r3, [r7, #28]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a6b      	ldr	r2, [pc, #428]	; (80061b0 <UART_SetConfig+0x348>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d13e      	bne.n	8006086 <UART_SetConfig+0x21e>
 8006008:	4b6c      	ldr	r3, [pc, #432]	; (80061bc <UART_SetConfig+0x354>)
 800600a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800600c:	23c0      	movs	r3, #192	; 0xc0
 800600e:	011b      	lsls	r3, r3, #4
 8006010:	4013      	ands	r3, r2
 8006012:	22c0      	movs	r2, #192	; 0xc0
 8006014:	0112      	lsls	r2, r2, #4
 8006016:	4293      	cmp	r3, r2
 8006018:	d027      	beq.n	800606a <UART_SetConfig+0x202>
 800601a:	22c0      	movs	r2, #192	; 0xc0
 800601c:	0112      	lsls	r2, r2, #4
 800601e:	4293      	cmp	r3, r2
 8006020:	d82a      	bhi.n	8006078 <UART_SetConfig+0x210>
 8006022:	2280      	movs	r2, #128	; 0x80
 8006024:	0112      	lsls	r2, r2, #4
 8006026:	4293      	cmp	r3, r2
 8006028:	d011      	beq.n	800604e <UART_SetConfig+0x1e6>
 800602a:	2280      	movs	r2, #128	; 0x80
 800602c:	0112      	lsls	r2, r2, #4
 800602e:	4293      	cmp	r3, r2
 8006030:	d822      	bhi.n	8006078 <UART_SetConfig+0x210>
 8006032:	2b00      	cmp	r3, #0
 8006034:	d004      	beq.n	8006040 <UART_SetConfig+0x1d8>
 8006036:	2280      	movs	r2, #128	; 0x80
 8006038:	00d2      	lsls	r2, r2, #3
 800603a:	4293      	cmp	r3, r2
 800603c:	d00e      	beq.n	800605c <UART_SetConfig+0x1f4>
 800603e:	e01b      	b.n	8006078 <UART_SetConfig+0x210>
 8006040:	231b      	movs	r3, #27
 8006042:	2218      	movs	r2, #24
 8006044:	189b      	adds	r3, r3, r2
 8006046:	19db      	adds	r3, r3, r7
 8006048:	2200      	movs	r2, #0
 800604a:	701a      	strb	r2, [r3, #0]
 800604c:	e021      	b.n	8006092 <UART_SetConfig+0x22a>
 800604e:	231b      	movs	r3, #27
 8006050:	2218      	movs	r2, #24
 8006052:	189b      	adds	r3, r3, r2
 8006054:	19db      	adds	r3, r3, r7
 8006056:	2202      	movs	r2, #2
 8006058:	701a      	strb	r2, [r3, #0]
 800605a:	e01a      	b.n	8006092 <UART_SetConfig+0x22a>
 800605c:	231b      	movs	r3, #27
 800605e:	2218      	movs	r2, #24
 8006060:	189b      	adds	r3, r3, r2
 8006062:	19db      	adds	r3, r3, r7
 8006064:	2204      	movs	r2, #4
 8006066:	701a      	strb	r2, [r3, #0]
 8006068:	e013      	b.n	8006092 <UART_SetConfig+0x22a>
 800606a:	231b      	movs	r3, #27
 800606c:	2218      	movs	r2, #24
 800606e:	189b      	adds	r3, r3, r2
 8006070:	19db      	adds	r3, r3, r7
 8006072:	2208      	movs	r2, #8
 8006074:	701a      	strb	r2, [r3, #0]
 8006076:	e00c      	b.n	8006092 <UART_SetConfig+0x22a>
 8006078:	231b      	movs	r3, #27
 800607a:	2218      	movs	r2, #24
 800607c:	189b      	adds	r3, r3, r2
 800607e:	19db      	adds	r3, r3, r7
 8006080:	2210      	movs	r2, #16
 8006082:	701a      	strb	r2, [r3, #0]
 8006084:	e005      	b.n	8006092 <UART_SetConfig+0x22a>
 8006086:	231b      	movs	r3, #27
 8006088:	2218      	movs	r2, #24
 800608a:	189b      	adds	r3, r3, r2
 800608c:	19db      	adds	r3, r3, r7
 800608e:	2210      	movs	r2, #16
 8006090:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006092:	69fb      	ldr	r3, [r7, #28]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a46      	ldr	r2, [pc, #280]	; (80061b0 <UART_SetConfig+0x348>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d000      	beq.n	800609e <UART_SetConfig+0x236>
 800609c:	e09a      	b.n	80061d4 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800609e:	231b      	movs	r3, #27
 80060a0:	2218      	movs	r2, #24
 80060a2:	189b      	adds	r3, r3, r2
 80060a4:	19db      	adds	r3, r3, r7
 80060a6:	781b      	ldrb	r3, [r3, #0]
 80060a8:	2b08      	cmp	r3, #8
 80060aa:	d01d      	beq.n	80060e8 <UART_SetConfig+0x280>
 80060ac:	dc20      	bgt.n	80060f0 <UART_SetConfig+0x288>
 80060ae:	2b04      	cmp	r3, #4
 80060b0:	d015      	beq.n	80060de <UART_SetConfig+0x276>
 80060b2:	dc1d      	bgt.n	80060f0 <UART_SetConfig+0x288>
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d002      	beq.n	80060be <UART_SetConfig+0x256>
 80060b8:	2b02      	cmp	r3, #2
 80060ba:	d005      	beq.n	80060c8 <UART_SetConfig+0x260>
 80060bc:	e018      	b.n	80060f0 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80060be:	f7ff f91b 	bl	80052f8 <HAL_RCC_GetPCLK1Freq>
 80060c2:	0003      	movs	r3, r0
 80060c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80060c6:	e01c      	b.n	8006102 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80060c8:	4b3c      	ldr	r3, [pc, #240]	; (80061bc <UART_SetConfig+0x354>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	2210      	movs	r2, #16
 80060ce:	4013      	ands	r3, r2
 80060d0:	d002      	beq.n	80060d8 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80060d2:	4b3e      	ldr	r3, [pc, #248]	; (80061cc <UART_SetConfig+0x364>)
 80060d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80060d6:	e014      	b.n	8006102 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 80060d8:	4b3d      	ldr	r3, [pc, #244]	; (80061d0 <UART_SetConfig+0x368>)
 80060da:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80060dc:	e011      	b.n	8006102 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80060de:	f7ff f85b 	bl	8005198 <HAL_RCC_GetSysClockFreq>
 80060e2:	0003      	movs	r3, r0
 80060e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80060e6:	e00c      	b.n	8006102 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060e8:	2380      	movs	r3, #128	; 0x80
 80060ea:	021b      	lsls	r3, r3, #8
 80060ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80060ee:	e008      	b.n	8006102 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 80060f0:	2300      	movs	r3, #0
 80060f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80060f4:	231a      	movs	r3, #26
 80060f6:	2218      	movs	r2, #24
 80060f8:	189b      	adds	r3, r3, r2
 80060fa:	19db      	adds	r3, r3, r7
 80060fc:	2201      	movs	r2, #1
 80060fe:	701a      	strb	r2, [r3, #0]
        break;
 8006100:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006104:	2b00      	cmp	r3, #0
 8006106:	d100      	bne.n	800610a <UART_SetConfig+0x2a2>
 8006108:	e133      	b.n	8006372 <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800610a:	69fb      	ldr	r3, [r7, #28]
 800610c:	685a      	ldr	r2, [r3, #4]
 800610e:	0013      	movs	r3, r2
 8006110:	005b      	lsls	r3, r3, #1
 8006112:	189b      	adds	r3, r3, r2
 8006114:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006116:	429a      	cmp	r2, r3
 8006118:	d305      	bcc.n	8006126 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 800611a:	69fb      	ldr	r3, [r7, #28]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006120:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006122:	429a      	cmp	r2, r3
 8006124:	d906      	bls.n	8006134 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8006126:	231a      	movs	r3, #26
 8006128:	2218      	movs	r2, #24
 800612a:	189b      	adds	r3, r3, r2
 800612c:	19db      	adds	r3, r3, r7
 800612e:	2201      	movs	r2, #1
 8006130:	701a      	strb	r2, [r3, #0]
 8006132:	e11e      	b.n	8006372 <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006136:	613b      	str	r3, [r7, #16]
 8006138:	2300      	movs	r3, #0
 800613a:	617b      	str	r3, [r7, #20]
 800613c:	6939      	ldr	r1, [r7, #16]
 800613e:	697a      	ldr	r2, [r7, #20]
 8006140:	000b      	movs	r3, r1
 8006142:	0e1b      	lsrs	r3, r3, #24
 8006144:	0010      	movs	r0, r2
 8006146:	0205      	lsls	r5, r0, #8
 8006148:	431d      	orrs	r5, r3
 800614a:	000b      	movs	r3, r1
 800614c:	021c      	lsls	r4, r3, #8
 800614e:	69fb      	ldr	r3, [r7, #28]
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	085b      	lsrs	r3, r3, #1
 8006154:	60bb      	str	r3, [r7, #8]
 8006156:	2300      	movs	r3, #0
 8006158:	60fb      	str	r3, [r7, #12]
 800615a:	68b8      	ldr	r0, [r7, #8]
 800615c:	68f9      	ldr	r1, [r7, #12]
 800615e:	1900      	adds	r0, r0, r4
 8006160:	4169      	adcs	r1, r5
 8006162:	69fb      	ldr	r3, [r7, #28]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	603b      	str	r3, [r7, #0]
 8006168:	2300      	movs	r3, #0
 800616a:	607b      	str	r3, [r7, #4]
 800616c:	683a      	ldr	r2, [r7, #0]
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f7fa f99a 	bl	80004a8 <__aeabi_uldivmod>
 8006174:	0002      	movs	r2, r0
 8006176:	000b      	movs	r3, r1
 8006178:	0013      	movs	r3, r2
 800617a:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800617c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800617e:	23c0      	movs	r3, #192	; 0xc0
 8006180:	009b      	lsls	r3, r3, #2
 8006182:	429a      	cmp	r2, r3
 8006184:	d309      	bcc.n	800619a <UART_SetConfig+0x332>
 8006186:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006188:	2380      	movs	r3, #128	; 0x80
 800618a:	035b      	lsls	r3, r3, #13
 800618c:	429a      	cmp	r2, r3
 800618e:	d204      	bcs.n	800619a <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8006190:	69fb      	ldr	r3, [r7, #28]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006196:	60da      	str	r2, [r3, #12]
 8006198:	e0eb      	b.n	8006372 <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 800619a:	231a      	movs	r3, #26
 800619c:	2218      	movs	r2, #24
 800619e:	189b      	adds	r3, r3, r2
 80061a0:	19db      	adds	r3, r3, r7
 80061a2:	2201      	movs	r2, #1
 80061a4:	701a      	strb	r2, [r3, #0]
 80061a6:	e0e4      	b.n	8006372 <UART_SetConfig+0x50a>
 80061a8:	efff69f3 	.word	0xefff69f3
 80061ac:	ffffcfff 	.word	0xffffcfff
 80061b0:	40004800 	.word	0x40004800
 80061b4:	fffff4ff 	.word	0xfffff4ff
 80061b8:	40013800 	.word	0x40013800
 80061bc:	40021000 	.word	0x40021000
 80061c0:	40004400 	.word	0x40004400
 80061c4:	40004c00 	.word	0x40004c00
 80061c8:	40005000 	.word	0x40005000
 80061cc:	003d0900 	.word	0x003d0900
 80061d0:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061d4:	69fb      	ldr	r3, [r7, #28]
 80061d6:	69da      	ldr	r2, [r3, #28]
 80061d8:	2380      	movs	r3, #128	; 0x80
 80061da:	021b      	lsls	r3, r3, #8
 80061dc:	429a      	cmp	r2, r3
 80061de:	d000      	beq.n	80061e2 <UART_SetConfig+0x37a>
 80061e0:	e070      	b.n	80062c4 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 80061e2:	231b      	movs	r3, #27
 80061e4:	2218      	movs	r2, #24
 80061e6:	189b      	adds	r3, r3, r2
 80061e8:	19db      	adds	r3, r3, r7
 80061ea:	781b      	ldrb	r3, [r3, #0]
 80061ec:	2b08      	cmp	r3, #8
 80061ee:	d822      	bhi.n	8006236 <UART_SetConfig+0x3ce>
 80061f0:	009a      	lsls	r2, r3, #2
 80061f2:	4b67      	ldr	r3, [pc, #412]	; (8006390 <UART_SetConfig+0x528>)
 80061f4:	18d3      	adds	r3, r2, r3
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061fa:	f7ff f87d 	bl	80052f8 <HAL_RCC_GetPCLK1Freq>
 80061fe:	0003      	movs	r3, r0
 8006200:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006202:	e021      	b.n	8006248 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006204:	f7ff f88e 	bl	8005324 <HAL_RCC_GetPCLK2Freq>
 8006208:	0003      	movs	r3, r0
 800620a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800620c:	e01c      	b.n	8006248 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800620e:	4b61      	ldr	r3, [pc, #388]	; (8006394 <UART_SetConfig+0x52c>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	2210      	movs	r2, #16
 8006214:	4013      	ands	r3, r2
 8006216:	d002      	beq.n	800621e <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006218:	4b5f      	ldr	r3, [pc, #380]	; (8006398 <UART_SetConfig+0x530>)
 800621a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800621c:	e014      	b.n	8006248 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 800621e:	4b5f      	ldr	r3, [pc, #380]	; (800639c <UART_SetConfig+0x534>)
 8006220:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006222:	e011      	b.n	8006248 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006224:	f7fe ffb8 	bl	8005198 <HAL_RCC_GetSysClockFreq>
 8006228:	0003      	movs	r3, r0
 800622a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800622c:	e00c      	b.n	8006248 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800622e:	2380      	movs	r3, #128	; 0x80
 8006230:	021b      	lsls	r3, r3, #8
 8006232:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006234:	e008      	b.n	8006248 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8006236:	2300      	movs	r3, #0
 8006238:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800623a:	231a      	movs	r3, #26
 800623c:	2218      	movs	r2, #24
 800623e:	189b      	adds	r3, r3, r2
 8006240:	19db      	adds	r3, r3, r7
 8006242:	2201      	movs	r2, #1
 8006244:	701a      	strb	r2, [r3, #0]
        break;
 8006246:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800624a:	2b00      	cmp	r3, #0
 800624c:	d100      	bne.n	8006250 <UART_SetConfig+0x3e8>
 800624e:	e090      	b.n	8006372 <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006252:	005a      	lsls	r2, r3, #1
 8006254:	69fb      	ldr	r3, [r7, #28]
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	085b      	lsrs	r3, r3, #1
 800625a:	18d2      	adds	r2, r2, r3
 800625c:	69fb      	ldr	r3, [r7, #28]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	0019      	movs	r1, r3
 8006262:	0010      	movs	r0, r2
 8006264:	f7f9 ff6c 	bl	8000140 <__udivsi3>
 8006268:	0003      	movs	r3, r0
 800626a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800626c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800626e:	2b0f      	cmp	r3, #15
 8006270:	d921      	bls.n	80062b6 <UART_SetConfig+0x44e>
 8006272:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006274:	2380      	movs	r3, #128	; 0x80
 8006276:	025b      	lsls	r3, r3, #9
 8006278:	429a      	cmp	r2, r3
 800627a:	d21c      	bcs.n	80062b6 <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800627c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800627e:	b29a      	uxth	r2, r3
 8006280:	200e      	movs	r0, #14
 8006282:	2418      	movs	r4, #24
 8006284:	1903      	adds	r3, r0, r4
 8006286:	19db      	adds	r3, r3, r7
 8006288:	210f      	movs	r1, #15
 800628a:	438a      	bics	r2, r1
 800628c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800628e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006290:	085b      	lsrs	r3, r3, #1
 8006292:	b29b      	uxth	r3, r3
 8006294:	2207      	movs	r2, #7
 8006296:	4013      	ands	r3, r2
 8006298:	b299      	uxth	r1, r3
 800629a:	1903      	adds	r3, r0, r4
 800629c:	19db      	adds	r3, r3, r7
 800629e:	1902      	adds	r2, r0, r4
 80062a0:	19d2      	adds	r2, r2, r7
 80062a2:	8812      	ldrh	r2, [r2, #0]
 80062a4:	430a      	orrs	r2, r1
 80062a6:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80062a8:	69fb      	ldr	r3, [r7, #28]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	1902      	adds	r2, r0, r4
 80062ae:	19d2      	adds	r2, r2, r7
 80062b0:	8812      	ldrh	r2, [r2, #0]
 80062b2:	60da      	str	r2, [r3, #12]
 80062b4:	e05d      	b.n	8006372 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80062b6:	231a      	movs	r3, #26
 80062b8:	2218      	movs	r2, #24
 80062ba:	189b      	adds	r3, r3, r2
 80062bc:	19db      	adds	r3, r3, r7
 80062be:	2201      	movs	r2, #1
 80062c0:	701a      	strb	r2, [r3, #0]
 80062c2:	e056      	b.n	8006372 <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 80062c4:	231b      	movs	r3, #27
 80062c6:	2218      	movs	r2, #24
 80062c8:	189b      	adds	r3, r3, r2
 80062ca:	19db      	adds	r3, r3, r7
 80062cc:	781b      	ldrb	r3, [r3, #0]
 80062ce:	2b08      	cmp	r3, #8
 80062d0:	d822      	bhi.n	8006318 <UART_SetConfig+0x4b0>
 80062d2:	009a      	lsls	r2, r3, #2
 80062d4:	4b32      	ldr	r3, [pc, #200]	; (80063a0 <UART_SetConfig+0x538>)
 80062d6:	18d3      	adds	r3, r2, r3
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062dc:	f7ff f80c 	bl	80052f8 <HAL_RCC_GetPCLK1Freq>
 80062e0:	0003      	movs	r3, r0
 80062e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80062e4:	e021      	b.n	800632a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80062e6:	f7ff f81d 	bl	8005324 <HAL_RCC_GetPCLK2Freq>
 80062ea:	0003      	movs	r3, r0
 80062ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80062ee:	e01c      	b.n	800632a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80062f0:	4b28      	ldr	r3, [pc, #160]	; (8006394 <UART_SetConfig+0x52c>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	2210      	movs	r2, #16
 80062f6:	4013      	ands	r3, r2
 80062f8:	d002      	beq.n	8006300 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80062fa:	4b27      	ldr	r3, [pc, #156]	; (8006398 <UART_SetConfig+0x530>)
 80062fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80062fe:	e014      	b.n	800632a <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8006300:	4b26      	ldr	r3, [pc, #152]	; (800639c <UART_SetConfig+0x534>)
 8006302:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006304:	e011      	b.n	800632a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006306:	f7fe ff47 	bl	8005198 <HAL_RCC_GetSysClockFreq>
 800630a:	0003      	movs	r3, r0
 800630c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800630e:	e00c      	b.n	800632a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006310:	2380      	movs	r3, #128	; 0x80
 8006312:	021b      	lsls	r3, r3, #8
 8006314:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006316:	e008      	b.n	800632a <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8006318:	2300      	movs	r3, #0
 800631a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800631c:	231a      	movs	r3, #26
 800631e:	2218      	movs	r2, #24
 8006320:	189b      	adds	r3, r3, r2
 8006322:	19db      	adds	r3, r3, r7
 8006324:	2201      	movs	r2, #1
 8006326:	701a      	strb	r2, [r3, #0]
        break;
 8006328:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800632a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800632c:	2b00      	cmp	r3, #0
 800632e:	d020      	beq.n	8006372 <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006330:	69fb      	ldr	r3, [r7, #28]
 8006332:	685b      	ldr	r3, [r3, #4]
 8006334:	085a      	lsrs	r2, r3, #1
 8006336:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006338:	18d2      	adds	r2, r2, r3
 800633a:	69fb      	ldr	r3, [r7, #28]
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	0019      	movs	r1, r3
 8006340:	0010      	movs	r0, r2
 8006342:	f7f9 fefd 	bl	8000140 <__udivsi3>
 8006346:	0003      	movs	r3, r0
 8006348:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800634a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800634c:	2b0f      	cmp	r3, #15
 800634e:	d90a      	bls.n	8006366 <UART_SetConfig+0x4fe>
 8006350:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006352:	2380      	movs	r3, #128	; 0x80
 8006354:	025b      	lsls	r3, r3, #9
 8006356:	429a      	cmp	r2, r3
 8006358:	d205      	bcs.n	8006366 <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800635a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800635c:	b29a      	uxth	r2, r3
 800635e:	69fb      	ldr	r3, [r7, #28]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	60da      	str	r2, [r3, #12]
 8006364:	e005      	b.n	8006372 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8006366:	231a      	movs	r3, #26
 8006368:	2218      	movs	r2, #24
 800636a:	189b      	adds	r3, r3, r2
 800636c:	19db      	adds	r3, r3, r7
 800636e:	2201      	movs	r2, #1
 8006370:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006372:	69fb      	ldr	r3, [r7, #28]
 8006374:	2200      	movs	r2, #0
 8006376:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006378:	69fb      	ldr	r3, [r7, #28]
 800637a:	2200      	movs	r2, #0
 800637c:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800637e:	231a      	movs	r3, #26
 8006380:	2218      	movs	r2, #24
 8006382:	189b      	adds	r3, r3, r2
 8006384:	19db      	adds	r3, r3, r7
 8006386:	781b      	ldrb	r3, [r3, #0]
}
 8006388:	0018      	movs	r0, r3
 800638a:	46bd      	mov	sp, r7
 800638c:	b00e      	add	sp, #56	; 0x38
 800638e:	bdb0      	pop	{r4, r5, r7, pc}
 8006390:	0800bdd8 	.word	0x0800bdd8
 8006394:	40021000 	.word	0x40021000
 8006398:	003d0900 	.word	0x003d0900
 800639c:	00f42400 	.word	0x00f42400
 80063a0:	0800bdfc 	.word	0x0800bdfc

080063a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b082      	sub	sp, #8
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b0:	2201      	movs	r2, #1
 80063b2:	4013      	ands	r3, r2
 80063b4:	d00b      	beq.n	80063ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	4a4a      	ldr	r2, [pc, #296]	; (80064e8 <UART_AdvFeatureConfig+0x144>)
 80063be:	4013      	ands	r3, r2
 80063c0:	0019      	movs	r1, r3
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	430a      	orrs	r2, r1
 80063cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063d2:	2202      	movs	r2, #2
 80063d4:	4013      	ands	r3, r2
 80063d6:	d00b      	beq.n	80063f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	4a43      	ldr	r2, [pc, #268]	; (80064ec <UART_AdvFeatureConfig+0x148>)
 80063e0:	4013      	ands	r3, r2
 80063e2:	0019      	movs	r1, r3
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	430a      	orrs	r2, r1
 80063ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063f4:	2204      	movs	r2, #4
 80063f6:	4013      	ands	r3, r2
 80063f8:	d00b      	beq.n	8006412 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	685b      	ldr	r3, [r3, #4]
 8006400:	4a3b      	ldr	r2, [pc, #236]	; (80064f0 <UART_AdvFeatureConfig+0x14c>)
 8006402:	4013      	ands	r3, r2
 8006404:	0019      	movs	r1, r3
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	430a      	orrs	r2, r1
 8006410:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006416:	2208      	movs	r2, #8
 8006418:	4013      	ands	r3, r2
 800641a:	d00b      	beq.n	8006434 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	4a34      	ldr	r2, [pc, #208]	; (80064f4 <UART_AdvFeatureConfig+0x150>)
 8006424:	4013      	ands	r3, r2
 8006426:	0019      	movs	r1, r3
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	430a      	orrs	r2, r1
 8006432:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006438:	2210      	movs	r2, #16
 800643a:	4013      	ands	r3, r2
 800643c:	d00b      	beq.n	8006456 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	689b      	ldr	r3, [r3, #8]
 8006444:	4a2c      	ldr	r2, [pc, #176]	; (80064f8 <UART_AdvFeatureConfig+0x154>)
 8006446:	4013      	ands	r3, r2
 8006448:	0019      	movs	r1, r3
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	430a      	orrs	r2, r1
 8006454:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800645a:	2220      	movs	r2, #32
 800645c:	4013      	ands	r3, r2
 800645e:	d00b      	beq.n	8006478 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	689b      	ldr	r3, [r3, #8]
 8006466:	4a25      	ldr	r2, [pc, #148]	; (80064fc <UART_AdvFeatureConfig+0x158>)
 8006468:	4013      	ands	r3, r2
 800646a:	0019      	movs	r1, r3
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	430a      	orrs	r2, r1
 8006476:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800647c:	2240      	movs	r2, #64	; 0x40
 800647e:	4013      	ands	r3, r2
 8006480:	d01d      	beq.n	80064be <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	4a1d      	ldr	r2, [pc, #116]	; (8006500 <UART_AdvFeatureConfig+0x15c>)
 800648a:	4013      	ands	r3, r2
 800648c:	0019      	movs	r1, r3
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	430a      	orrs	r2, r1
 8006498:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800649e:	2380      	movs	r3, #128	; 0x80
 80064a0:	035b      	lsls	r3, r3, #13
 80064a2:	429a      	cmp	r2, r3
 80064a4:	d10b      	bne.n	80064be <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	685b      	ldr	r3, [r3, #4]
 80064ac:	4a15      	ldr	r2, [pc, #84]	; (8006504 <UART_AdvFeatureConfig+0x160>)
 80064ae:	4013      	ands	r3, r2
 80064b0:	0019      	movs	r1, r3
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	430a      	orrs	r2, r1
 80064bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064c2:	2280      	movs	r2, #128	; 0x80
 80064c4:	4013      	ands	r3, r2
 80064c6:	d00b      	beq.n	80064e0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	4a0e      	ldr	r2, [pc, #56]	; (8006508 <UART_AdvFeatureConfig+0x164>)
 80064d0:	4013      	ands	r3, r2
 80064d2:	0019      	movs	r1, r3
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	430a      	orrs	r2, r1
 80064de:	605a      	str	r2, [r3, #4]
  }
}
 80064e0:	46c0      	nop			; (mov r8, r8)
 80064e2:	46bd      	mov	sp, r7
 80064e4:	b002      	add	sp, #8
 80064e6:	bd80      	pop	{r7, pc}
 80064e8:	fffdffff 	.word	0xfffdffff
 80064ec:	fffeffff 	.word	0xfffeffff
 80064f0:	fffbffff 	.word	0xfffbffff
 80064f4:	ffff7fff 	.word	0xffff7fff
 80064f8:	ffffefff 	.word	0xffffefff
 80064fc:	ffffdfff 	.word	0xffffdfff
 8006500:	ffefffff 	.word	0xffefffff
 8006504:	ff9fffff 	.word	0xff9fffff
 8006508:	fff7ffff 	.word	0xfff7ffff

0800650c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b092      	sub	sp, #72	; 0x48
 8006510:	af02      	add	r7, sp, #8
 8006512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2284      	movs	r2, #132	; 0x84
 8006518:	2100      	movs	r1, #0
 800651a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800651c:	f7fd f986 	bl	800382c <HAL_GetTick>
 8006520:	0003      	movs	r3, r0
 8006522:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	2208      	movs	r2, #8
 800652c:	4013      	ands	r3, r2
 800652e:	2b08      	cmp	r3, #8
 8006530:	d12c      	bne.n	800658c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006532:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006534:	2280      	movs	r2, #128	; 0x80
 8006536:	0391      	lsls	r1, r2, #14
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	4a46      	ldr	r2, [pc, #280]	; (8006654 <UART_CheckIdleState+0x148>)
 800653c:	9200      	str	r2, [sp, #0]
 800653e:	2200      	movs	r2, #0
 8006540:	f000 f88c 	bl	800665c <UART_WaitOnFlagUntilTimeout>
 8006544:	1e03      	subs	r3, r0, #0
 8006546:	d021      	beq.n	800658c <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006548:	f3ef 8310 	mrs	r3, PRIMASK
 800654c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800654e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006550:	63bb      	str	r3, [r7, #56]	; 0x38
 8006552:	2301      	movs	r3, #1
 8006554:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006558:	f383 8810 	msr	PRIMASK, r3
}
 800655c:	46c0      	nop			; (mov r8, r8)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	681a      	ldr	r2, [r3, #0]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	2180      	movs	r1, #128	; 0x80
 800656a:	438a      	bics	r2, r1
 800656c:	601a      	str	r2, [r3, #0]
 800656e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006570:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006574:	f383 8810 	msr	PRIMASK, r3
}
 8006578:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2220      	movs	r2, #32
 800657e:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2278      	movs	r2, #120	; 0x78
 8006584:	2100      	movs	r1, #0
 8006586:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006588:	2303      	movs	r3, #3
 800658a:	e05f      	b.n	800664c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2204      	movs	r2, #4
 8006594:	4013      	ands	r3, r2
 8006596:	2b04      	cmp	r3, #4
 8006598:	d146      	bne.n	8006628 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800659a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800659c:	2280      	movs	r2, #128	; 0x80
 800659e:	03d1      	lsls	r1, r2, #15
 80065a0:	6878      	ldr	r0, [r7, #4]
 80065a2:	4a2c      	ldr	r2, [pc, #176]	; (8006654 <UART_CheckIdleState+0x148>)
 80065a4:	9200      	str	r2, [sp, #0]
 80065a6:	2200      	movs	r2, #0
 80065a8:	f000 f858 	bl	800665c <UART_WaitOnFlagUntilTimeout>
 80065ac:	1e03      	subs	r3, r0, #0
 80065ae:	d03b      	beq.n	8006628 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065b0:	f3ef 8310 	mrs	r3, PRIMASK
 80065b4:	60fb      	str	r3, [r7, #12]
  return(result);
 80065b6:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065b8:	637b      	str	r3, [r7, #52]	; 0x34
 80065ba:	2301      	movs	r3, #1
 80065bc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	f383 8810 	msr	PRIMASK, r3
}
 80065c4:	46c0      	nop			; (mov r8, r8)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	4921      	ldr	r1, [pc, #132]	; (8006658 <UART_CheckIdleState+0x14c>)
 80065d2:	400a      	ands	r2, r1
 80065d4:	601a      	str	r2, [r3, #0]
 80065d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065d8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065da:	697b      	ldr	r3, [r7, #20]
 80065dc:	f383 8810 	msr	PRIMASK, r3
}
 80065e0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065e2:	f3ef 8310 	mrs	r3, PRIMASK
 80065e6:	61bb      	str	r3, [r7, #24]
  return(result);
 80065e8:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065ea:	633b      	str	r3, [r7, #48]	; 0x30
 80065ec:	2301      	movs	r3, #1
 80065ee:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065f0:	69fb      	ldr	r3, [r7, #28]
 80065f2:	f383 8810 	msr	PRIMASK, r3
}
 80065f6:	46c0      	nop			; (mov r8, r8)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	689a      	ldr	r2, [r3, #8]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	2101      	movs	r1, #1
 8006604:	438a      	bics	r2, r1
 8006606:	609a      	str	r2, [r3, #8]
 8006608:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800660a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800660c:	6a3b      	ldr	r3, [r7, #32]
 800660e:	f383 8810 	msr	PRIMASK, r3
}
 8006612:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2280      	movs	r2, #128	; 0x80
 8006618:	2120      	movs	r1, #32
 800661a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2278      	movs	r2, #120	; 0x78
 8006620:	2100      	movs	r1, #0
 8006622:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006624:	2303      	movs	r3, #3
 8006626:	e011      	b.n	800664c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2220      	movs	r2, #32
 800662c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2280      	movs	r2, #128	; 0x80
 8006632:	2120      	movs	r1, #32
 8006634:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2200      	movs	r2, #0
 800663a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2200      	movs	r2, #0
 8006640:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2278      	movs	r2, #120	; 0x78
 8006646:	2100      	movs	r1, #0
 8006648:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800664a:	2300      	movs	r3, #0
}
 800664c:	0018      	movs	r0, r3
 800664e:	46bd      	mov	sp, r7
 8006650:	b010      	add	sp, #64	; 0x40
 8006652:	bd80      	pop	{r7, pc}
 8006654:	01ffffff 	.word	0x01ffffff
 8006658:	fffffedf 	.word	0xfffffedf

0800665c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b084      	sub	sp, #16
 8006660:	af00      	add	r7, sp, #0
 8006662:	60f8      	str	r0, [r7, #12]
 8006664:	60b9      	str	r1, [r7, #8]
 8006666:	603b      	str	r3, [r7, #0]
 8006668:	1dfb      	adds	r3, r7, #7
 800666a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800666c:	e04b      	b.n	8006706 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800666e:	69bb      	ldr	r3, [r7, #24]
 8006670:	3301      	adds	r3, #1
 8006672:	d048      	beq.n	8006706 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006674:	f7fd f8da 	bl	800382c <HAL_GetTick>
 8006678:	0002      	movs	r2, r0
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	1ad3      	subs	r3, r2, r3
 800667e:	69ba      	ldr	r2, [r7, #24]
 8006680:	429a      	cmp	r2, r3
 8006682:	d302      	bcc.n	800668a <UART_WaitOnFlagUntilTimeout+0x2e>
 8006684:	69bb      	ldr	r3, [r7, #24]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d101      	bne.n	800668e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800668a:	2303      	movs	r3, #3
 800668c:	e04b      	b.n	8006726 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	2204      	movs	r2, #4
 8006696:	4013      	ands	r3, r2
 8006698:	d035      	beq.n	8006706 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	69db      	ldr	r3, [r3, #28]
 80066a0:	2208      	movs	r2, #8
 80066a2:	4013      	ands	r3, r2
 80066a4:	2b08      	cmp	r3, #8
 80066a6:	d111      	bne.n	80066cc <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	2208      	movs	r2, #8
 80066ae:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	0018      	movs	r0, r3
 80066b4:	f000 f906 	bl	80068c4 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	2284      	movs	r2, #132	; 0x84
 80066bc:	2108      	movs	r1, #8
 80066be:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2278      	movs	r2, #120	; 0x78
 80066c4:	2100      	movs	r1, #0
 80066c6:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80066c8:	2301      	movs	r3, #1
 80066ca:	e02c      	b.n	8006726 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	69da      	ldr	r2, [r3, #28]
 80066d2:	2380      	movs	r3, #128	; 0x80
 80066d4:	011b      	lsls	r3, r3, #4
 80066d6:	401a      	ands	r2, r3
 80066d8:	2380      	movs	r3, #128	; 0x80
 80066da:	011b      	lsls	r3, r3, #4
 80066dc:	429a      	cmp	r2, r3
 80066de:	d112      	bne.n	8006706 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	2280      	movs	r2, #128	; 0x80
 80066e6:	0112      	lsls	r2, r2, #4
 80066e8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	0018      	movs	r0, r3
 80066ee:	f000 f8e9 	bl	80068c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2284      	movs	r2, #132	; 0x84
 80066f6:	2120      	movs	r1, #32
 80066f8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2278      	movs	r2, #120	; 0x78
 80066fe:	2100      	movs	r1, #0
 8006700:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006702:	2303      	movs	r3, #3
 8006704:	e00f      	b.n	8006726 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	69db      	ldr	r3, [r3, #28]
 800670c:	68ba      	ldr	r2, [r7, #8]
 800670e:	4013      	ands	r3, r2
 8006710:	68ba      	ldr	r2, [r7, #8]
 8006712:	1ad3      	subs	r3, r2, r3
 8006714:	425a      	negs	r2, r3
 8006716:	4153      	adcs	r3, r2
 8006718:	b2db      	uxtb	r3, r3
 800671a:	001a      	movs	r2, r3
 800671c:	1dfb      	adds	r3, r7, #7
 800671e:	781b      	ldrb	r3, [r3, #0]
 8006720:	429a      	cmp	r2, r3
 8006722:	d0a4      	beq.n	800666e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006724:	2300      	movs	r3, #0
}
 8006726:	0018      	movs	r0, r3
 8006728:	46bd      	mov	sp, r7
 800672a:	b004      	add	sp, #16
 800672c:	bd80      	pop	{r7, pc}
	...

08006730 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b090      	sub	sp, #64	; 0x40
 8006734:	af00      	add	r7, sp, #0
 8006736:	60f8      	str	r0, [r7, #12]
 8006738:	60b9      	str	r1, [r7, #8]
 800673a:	1dbb      	adds	r3, r7, #6
 800673c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	68ba      	ldr	r2, [r7, #8]
 8006742:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	1dba      	adds	r2, r7, #6
 8006748:	2158      	movs	r1, #88	; 0x58
 800674a:	8812      	ldrh	r2, [r2, #0]
 800674c:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	1dba      	adds	r2, r7, #6
 8006752:	215a      	movs	r1, #90	; 0x5a
 8006754:	8812      	ldrh	r2, [r2, #0]
 8006756:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2200      	movs	r2, #0
 800675c:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	689a      	ldr	r2, [r3, #8]
 8006762:	2380      	movs	r3, #128	; 0x80
 8006764:	015b      	lsls	r3, r3, #5
 8006766:	429a      	cmp	r2, r3
 8006768:	d10d      	bne.n	8006786 <UART_Start_Receive_IT+0x56>
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	691b      	ldr	r3, [r3, #16]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d104      	bne.n	800677c <UART_Start_Receive_IT+0x4c>
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	225c      	movs	r2, #92	; 0x5c
 8006776:	4950      	ldr	r1, [pc, #320]	; (80068b8 <UART_Start_Receive_IT+0x188>)
 8006778:	5299      	strh	r1, [r3, r2]
 800677a:	e02e      	b.n	80067da <UART_Start_Receive_IT+0xaa>
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	225c      	movs	r2, #92	; 0x5c
 8006780:	21ff      	movs	r1, #255	; 0xff
 8006782:	5299      	strh	r1, [r3, r2]
 8006784:	e029      	b.n	80067da <UART_Start_Receive_IT+0xaa>
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	689b      	ldr	r3, [r3, #8]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d10d      	bne.n	80067aa <UART_Start_Receive_IT+0x7a>
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	691b      	ldr	r3, [r3, #16]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d104      	bne.n	80067a0 <UART_Start_Receive_IT+0x70>
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	225c      	movs	r2, #92	; 0x5c
 800679a:	21ff      	movs	r1, #255	; 0xff
 800679c:	5299      	strh	r1, [r3, r2]
 800679e:	e01c      	b.n	80067da <UART_Start_Receive_IT+0xaa>
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	225c      	movs	r2, #92	; 0x5c
 80067a4:	217f      	movs	r1, #127	; 0x7f
 80067a6:	5299      	strh	r1, [r3, r2]
 80067a8:	e017      	b.n	80067da <UART_Start_Receive_IT+0xaa>
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	689a      	ldr	r2, [r3, #8]
 80067ae:	2380      	movs	r3, #128	; 0x80
 80067b0:	055b      	lsls	r3, r3, #21
 80067b2:	429a      	cmp	r2, r3
 80067b4:	d10d      	bne.n	80067d2 <UART_Start_Receive_IT+0xa2>
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	691b      	ldr	r3, [r3, #16]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d104      	bne.n	80067c8 <UART_Start_Receive_IT+0x98>
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	225c      	movs	r2, #92	; 0x5c
 80067c2:	217f      	movs	r1, #127	; 0x7f
 80067c4:	5299      	strh	r1, [r3, r2]
 80067c6:	e008      	b.n	80067da <UART_Start_Receive_IT+0xaa>
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	225c      	movs	r2, #92	; 0x5c
 80067cc:	213f      	movs	r1, #63	; 0x3f
 80067ce:	5299      	strh	r1, [r3, r2]
 80067d0:	e003      	b.n	80067da <UART_Start_Receive_IT+0xaa>
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	225c      	movs	r2, #92	; 0x5c
 80067d6:	2100      	movs	r1, #0
 80067d8:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2284      	movs	r2, #132	; 0x84
 80067de:	2100      	movs	r1, #0
 80067e0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2280      	movs	r2, #128	; 0x80
 80067e6:	2122      	movs	r1, #34	; 0x22
 80067e8:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067ea:	f3ef 8310 	mrs	r3, PRIMASK
 80067ee:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80067f0:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80067f4:	2301      	movs	r3, #1
 80067f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067fa:	f383 8810 	msr	PRIMASK, r3
}
 80067fe:	46c0      	nop			; (mov r8, r8)
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	689a      	ldr	r2, [r3, #8]
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	2101      	movs	r1, #1
 800680c:	430a      	orrs	r2, r1
 800680e:	609a      	str	r2, [r3, #8]
 8006810:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006812:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006816:	f383 8810 	msr	PRIMASK, r3
}
 800681a:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	689a      	ldr	r2, [r3, #8]
 8006820:	2380      	movs	r3, #128	; 0x80
 8006822:	015b      	lsls	r3, r3, #5
 8006824:	429a      	cmp	r2, r3
 8006826:	d107      	bne.n	8006838 <UART_Start_Receive_IT+0x108>
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	691b      	ldr	r3, [r3, #16]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d103      	bne.n	8006838 <UART_Start_Receive_IT+0x108>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	4a22      	ldr	r2, [pc, #136]	; (80068bc <UART_Start_Receive_IT+0x18c>)
 8006834:	669a      	str	r2, [r3, #104]	; 0x68
 8006836:	e002      	b.n	800683e <UART_Start_Receive_IT+0x10e>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	4a21      	ldr	r2, [pc, #132]	; (80068c0 <UART_Start_Receive_IT+0x190>)
 800683c:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	691b      	ldr	r3, [r3, #16]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d019      	beq.n	800687a <UART_Start_Receive_IT+0x14a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006846:	f3ef 8310 	mrs	r3, PRIMASK
 800684a:	61fb      	str	r3, [r7, #28]
  return(result);
 800684c:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800684e:	637b      	str	r3, [r7, #52]	; 0x34
 8006850:	2301      	movs	r3, #1
 8006852:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006854:	6a3b      	ldr	r3, [r7, #32]
 8006856:	f383 8810 	msr	PRIMASK, r3
}
 800685a:	46c0      	nop			; (mov r8, r8)
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	681a      	ldr	r2, [r3, #0]
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	2190      	movs	r1, #144	; 0x90
 8006868:	0049      	lsls	r1, r1, #1
 800686a:	430a      	orrs	r2, r1
 800686c:	601a      	str	r2, [r3, #0]
 800686e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006870:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006874:	f383 8810 	msr	PRIMASK, r3
}
 8006878:	e018      	b.n	80068ac <UART_Start_Receive_IT+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800687a:	f3ef 8310 	mrs	r3, PRIMASK
 800687e:	613b      	str	r3, [r7, #16]
  return(result);
 8006880:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006882:	63bb      	str	r3, [r7, #56]	; 0x38
 8006884:	2301      	movs	r3, #1
 8006886:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006888:	697b      	ldr	r3, [r7, #20]
 800688a:	f383 8810 	msr	PRIMASK, r3
}
 800688e:	46c0      	nop			; (mov r8, r8)
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	681a      	ldr	r2, [r3, #0]
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	2120      	movs	r1, #32
 800689c:	430a      	orrs	r2, r1
 800689e:	601a      	str	r2, [r3, #0]
 80068a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068a2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068a4:	69bb      	ldr	r3, [r7, #24]
 80068a6:	f383 8810 	msr	PRIMASK, r3
}
 80068aa:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 80068ac:	2300      	movs	r3, #0
}
 80068ae:	0018      	movs	r0, r3
 80068b0:	46bd      	mov	sp, r7
 80068b2:	b010      	add	sp, #64	; 0x40
 80068b4:	bd80      	pop	{r7, pc}
 80068b6:	46c0      	nop			; (mov r8, r8)
 80068b8:	000001ff 	.word	0x000001ff
 80068bc:	08006bd5 	.word	0x08006bd5
 80068c0:	08006a11 	.word	0x08006a11

080068c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b08e      	sub	sp, #56	; 0x38
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068cc:	f3ef 8310 	mrs	r3, PRIMASK
 80068d0:	617b      	str	r3, [r7, #20]
  return(result);
 80068d2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068d4:	637b      	str	r3, [r7, #52]	; 0x34
 80068d6:	2301      	movs	r3, #1
 80068d8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068da:	69bb      	ldr	r3, [r7, #24]
 80068dc:	f383 8810 	msr	PRIMASK, r3
}
 80068e0:	46c0      	nop			; (mov r8, r8)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	681a      	ldr	r2, [r3, #0]
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4926      	ldr	r1, [pc, #152]	; (8006988 <UART_EndRxTransfer+0xc4>)
 80068ee:	400a      	ands	r2, r1
 80068f0:	601a      	str	r2, [r3, #0]
 80068f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068f4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068f6:	69fb      	ldr	r3, [r7, #28]
 80068f8:	f383 8810 	msr	PRIMASK, r3
}
 80068fc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068fe:	f3ef 8310 	mrs	r3, PRIMASK
 8006902:	623b      	str	r3, [r7, #32]
  return(result);
 8006904:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006906:	633b      	str	r3, [r7, #48]	; 0x30
 8006908:	2301      	movs	r3, #1
 800690a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800690c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800690e:	f383 8810 	msr	PRIMASK, r3
}
 8006912:	46c0      	nop			; (mov r8, r8)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	689a      	ldr	r2, [r3, #8]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	2101      	movs	r1, #1
 8006920:	438a      	bics	r2, r1
 8006922:	609a      	str	r2, [r3, #8]
 8006924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006926:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800692a:	f383 8810 	msr	PRIMASK, r3
}
 800692e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006934:	2b01      	cmp	r3, #1
 8006936:	d118      	bne.n	800696a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006938:	f3ef 8310 	mrs	r3, PRIMASK
 800693c:	60bb      	str	r3, [r7, #8]
  return(result);
 800693e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006940:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006942:	2301      	movs	r3, #1
 8006944:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	f383 8810 	msr	PRIMASK, r3
}
 800694c:	46c0      	nop			; (mov r8, r8)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	681a      	ldr	r2, [r3, #0]
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	2110      	movs	r1, #16
 800695a:	438a      	bics	r2, r1
 800695c:	601a      	str	r2, [r3, #0]
 800695e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006960:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006962:	693b      	ldr	r3, [r7, #16]
 8006964:	f383 8810 	msr	PRIMASK, r3
}
 8006968:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2280      	movs	r2, #128	; 0x80
 800696e:	2120      	movs	r1, #32
 8006970:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2200      	movs	r2, #0
 8006976:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2200      	movs	r2, #0
 800697c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800697e:	46c0      	nop			; (mov r8, r8)
 8006980:	46bd      	mov	sp, r7
 8006982:	b00e      	add	sp, #56	; 0x38
 8006984:	bd80      	pop	{r7, pc}
 8006986:	46c0      	nop			; (mov r8, r8)
 8006988:	fffffedf 	.word	0xfffffedf

0800698c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b084      	sub	sp, #16
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006998:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	225a      	movs	r2, #90	; 0x5a
 800699e:	2100      	movs	r1, #0
 80069a0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2252      	movs	r2, #82	; 0x52
 80069a6:	2100      	movs	r1, #0
 80069a8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	0018      	movs	r0, r3
 80069ae:	f7ff fa53 	bl	8005e58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069b2:	46c0      	nop			; (mov r8, r8)
 80069b4:	46bd      	mov	sp, r7
 80069b6:	b004      	add	sp, #16
 80069b8:	bd80      	pop	{r7, pc}

080069ba <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80069ba:	b580      	push	{r7, lr}
 80069bc:	b086      	sub	sp, #24
 80069be:	af00      	add	r7, sp, #0
 80069c0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069c2:	f3ef 8310 	mrs	r3, PRIMASK
 80069c6:	60bb      	str	r3, [r7, #8]
  return(result);
 80069c8:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80069ca:	617b      	str	r3, [r7, #20]
 80069cc:	2301      	movs	r3, #1
 80069ce:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f383 8810 	msr	PRIMASK, r3
}
 80069d6:	46c0      	nop			; (mov r8, r8)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	681a      	ldr	r2, [r3, #0]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	2140      	movs	r1, #64	; 0x40
 80069e4:	438a      	bics	r2, r1
 80069e6:	601a      	str	r2, [r3, #0]
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	f383 8810 	msr	PRIMASK, r3
}
 80069f2:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2220      	movs	r2, #32
 80069f8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2200      	movs	r2, #0
 80069fe:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	0018      	movs	r0, r3
 8006a04:	f7ff fa18 	bl	8005e38 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a08:	46c0      	nop			; (mov r8, r8)
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	b006      	add	sp, #24
 8006a0e:	bd80      	pop	{r7, pc}

08006a10 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b094      	sub	sp, #80	; 0x50
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006a18:	204e      	movs	r0, #78	; 0x4e
 8006a1a:	183b      	adds	r3, r7, r0
 8006a1c:	687a      	ldr	r2, [r7, #4]
 8006a1e:	215c      	movs	r1, #92	; 0x5c
 8006a20:	5a52      	ldrh	r2, [r2, r1]
 8006a22:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2280      	movs	r2, #128	; 0x80
 8006a28:	589b      	ldr	r3, [r3, r2]
 8006a2a:	2b22      	cmp	r3, #34	; 0x22
 8006a2c:	d000      	beq.n	8006a30 <UART_RxISR_8BIT+0x20>
 8006a2e:	e0bf      	b.n	8006bb0 <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006a36:	214c      	movs	r1, #76	; 0x4c
 8006a38:	187b      	adds	r3, r7, r1
 8006a3a:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006a3c:	187b      	adds	r3, r7, r1
 8006a3e:	881b      	ldrh	r3, [r3, #0]
 8006a40:	b2da      	uxtb	r2, r3
 8006a42:	183b      	adds	r3, r7, r0
 8006a44:	881b      	ldrh	r3, [r3, #0]
 8006a46:	b2d9      	uxtb	r1, r3
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a4c:	400a      	ands	r2, r1
 8006a4e:	b2d2      	uxtb	r2, r2
 8006a50:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a56:	1c5a      	adds	r2, r3, #1
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	225a      	movs	r2, #90	; 0x5a
 8006a60:	5a9b      	ldrh	r3, [r3, r2]
 8006a62:	b29b      	uxth	r3, r3
 8006a64:	3b01      	subs	r3, #1
 8006a66:	b299      	uxth	r1, r3
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	225a      	movs	r2, #90	; 0x5a
 8006a6c:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	225a      	movs	r2, #90	; 0x5a
 8006a72:	5a9b      	ldrh	r3, [r3, r2]
 8006a74:	b29b      	uxth	r3, r3
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d000      	beq.n	8006a7c <UART_RxISR_8BIT+0x6c>
 8006a7a:	e0a1      	b.n	8006bc0 <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a7c:	f3ef 8310 	mrs	r3, PRIMASK
 8006a80:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a84:	64bb      	str	r3, [r7, #72]	; 0x48
 8006a86:	2301      	movs	r3, #1
 8006a88:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a8c:	f383 8810 	msr	PRIMASK, r3
}
 8006a90:	46c0      	nop			; (mov r8, r8)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	681a      	ldr	r2, [r3, #0]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	494a      	ldr	r1, [pc, #296]	; (8006bc8 <UART_RxISR_8BIT+0x1b8>)
 8006a9e:	400a      	ands	r2, r1
 8006aa0:	601a      	str	r2, [r3, #0]
 8006aa2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006aa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aa8:	f383 8810 	msr	PRIMASK, r3
}
 8006aac:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006aae:	f3ef 8310 	mrs	r3, PRIMASK
 8006ab2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8006ab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ab6:	647b      	str	r3, [r7, #68]	; 0x44
 8006ab8:	2301      	movs	r3, #1
 8006aba:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006abc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006abe:	f383 8810 	msr	PRIMASK, r3
}
 8006ac2:	46c0      	nop			; (mov r8, r8)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	689a      	ldr	r2, [r3, #8]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	2101      	movs	r1, #1
 8006ad0:	438a      	bics	r2, r1
 8006ad2:	609a      	str	r2, [r3, #8]
 8006ad4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ad6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ad8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ada:	f383 8810 	msr	PRIMASK, r3
}
 8006ade:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2280      	movs	r2, #128	; 0x80
 8006ae4:	2120      	movs	r1, #32
 8006ae6:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2200      	movs	r2, #0
 8006aec:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2200      	movs	r2, #0
 8006af2:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a34      	ldr	r2, [pc, #208]	; (8006bcc <UART_RxISR_8BIT+0x1bc>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d01f      	beq.n	8006b3e <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	685a      	ldr	r2, [r3, #4]
 8006b04:	2380      	movs	r3, #128	; 0x80
 8006b06:	041b      	lsls	r3, r3, #16
 8006b08:	4013      	ands	r3, r2
 8006b0a:	d018      	beq.n	8006b3e <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b0c:	f3ef 8310 	mrs	r3, PRIMASK
 8006b10:	61bb      	str	r3, [r7, #24]
  return(result);
 8006b12:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006b14:	643b      	str	r3, [r7, #64]	; 0x40
 8006b16:	2301      	movs	r3, #1
 8006b18:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b1a:	69fb      	ldr	r3, [r7, #28]
 8006b1c:	f383 8810 	msr	PRIMASK, r3
}
 8006b20:	46c0      	nop			; (mov r8, r8)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4928      	ldr	r1, [pc, #160]	; (8006bd0 <UART_RxISR_8BIT+0x1c0>)
 8006b2e:	400a      	ands	r2, r1
 8006b30:	601a      	str	r2, [r3, #0]
 8006b32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006b34:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b36:	6a3b      	ldr	r3, [r7, #32]
 8006b38:	f383 8810 	msr	PRIMASK, r3
}
 8006b3c:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b42:	2b01      	cmp	r3, #1
 8006b44:	d12f      	bne.n	8006ba6 <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b4c:	f3ef 8310 	mrs	r3, PRIMASK
 8006b50:	60fb      	str	r3, [r7, #12]
  return(result);
 8006b52:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b54:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b56:	2301      	movs	r3, #1
 8006b58:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b5a:	693b      	ldr	r3, [r7, #16]
 8006b5c:	f383 8810 	msr	PRIMASK, r3
}
 8006b60:	46c0      	nop			; (mov r8, r8)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	681a      	ldr	r2, [r3, #0]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	2110      	movs	r1, #16
 8006b6e:	438a      	bics	r2, r1
 8006b70:	601a      	str	r2, [r3, #0]
 8006b72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b74:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b76:	697b      	ldr	r3, [r7, #20]
 8006b78:	f383 8810 	msr	PRIMASK, r3
}
 8006b7c:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	69db      	ldr	r3, [r3, #28]
 8006b84:	2210      	movs	r2, #16
 8006b86:	4013      	ands	r3, r2
 8006b88:	2b10      	cmp	r3, #16
 8006b8a:	d103      	bne.n	8006b94 <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	2210      	movs	r2, #16
 8006b92:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2258      	movs	r2, #88	; 0x58
 8006b98:	5a9a      	ldrh	r2, [r3, r2]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	0011      	movs	r1, r2
 8006b9e:	0018      	movs	r0, r3
 8006ba0:	f7fb fe54 	bl	800284c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006ba4:	e00c      	b.n	8006bc0 <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	0018      	movs	r0, r3
 8006baa:	f7ff f94d 	bl	8005e48 <HAL_UART_RxCpltCallback>
}
 8006bae:	e007      	b.n	8006bc0 <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	699a      	ldr	r2, [r3, #24]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	2108      	movs	r1, #8
 8006bbc:	430a      	orrs	r2, r1
 8006bbe:	619a      	str	r2, [r3, #24]
}
 8006bc0:	46c0      	nop			; (mov r8, r8)
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	b014      	add	sp, #80	; 0x50
 8006bc6:	bd80      	pop	{r7, pc}
 8006bc8:	fffffedf 	.word	0xfffffedf
 8006bcc:	40004800 	.word	0x40004800
 8006bd0:	fbffffff 	.word	0xfbffffff

08006bd4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b094      	sub	sp, #80	; 0x50
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006bdc:	204e      	movs	r0, #78	; 0x4e
 8006bde:	183b      	adds	r3, r7, r0
 8006be0:	687a      	ldr	r2, [r7, #4]
 8006be2:	215c      	movs	r1, #92	; 0x5c
 8006be4:	5a52      	ldrh	r2, [r2, r1]
 8006be6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2280      	movs	r2, #128	; 0x80
 8006bec:	589b      	ldr	r3, [r3, r2]
 8006bee:	2b22      	cmp	r3, #34	; 0x22
 8006bf0:	d000      	beq.n	8006bf4 <UART_RxISR_16BIT+0x20>
 8006bf2:	e0bf      	b.n	8006d74 <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006bfa:	214c      	movs	r1, #76	; 0x4c
 8006bfc:	187b      	adds	r3, r7, r1
 8006bfe:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c04:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8006c06:	187b      	adds	r3, r7, r1
 8006c08:	183a      	adds	r2, r7, r0
 8006c0a:	881b      	ldrh	r3, [r3, #0]
 8006c0c:	8812      	ldrh	r2, [r2, #0]
 8006c0e:	4013      	ands	r3, r2
 8006c10:	b29a      	uxth	r2, r3
 8006c12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006c14:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c1a:	1c9a      	adds	r2, r3, #2
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	225a      	movs	r2, #90	; 0x5a
 8006c24:	5a9b      	ldrh	r3, [r3, r2]
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	3b01      	subs	r3, #1
 8006c2a:	b299      	uxth	r1, r3
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	225a      	movs	r2, #90	; 0x5a
 8006c30:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	225a      	movs	r2, #90	; 0x5a
 8006c36:	5a9b      	ldrh	r3, [r3, r2]
 8006c38:	b29b      	uxth	r3, r3
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d000      	beq.n	8006c40 <UART_RxISR_16BIT+0x6c>
 8006c3e:	e0a1      	b.n	8006d84 <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c40:	f3ef 8310 	mrs	r3, PRIMASK
 8006c44:	623b      	str	r3, [r7, #32]
  return(result);
 8006c46:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c48:	647b      	str	r3, [r7, #68]	; 0x44
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c50:	f383 8810 	msr	PRIMASK, r3
}
 8006c54:	46c0      	nop			; (mov r8, r8)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	681a      	ldr	r2, [r3, #0]
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	494a      	ldr	r1, [pc, #296]	; (8006d8c <UART_RxISR_16BIT+0x1b8>)
 8006c62:	400a      	ands	r2, r1
 8006c64:	601a      	str	r2, [r3, #0]
 8006c66:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c68:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c6c:	f383 8810 	msr	PRIMASK, r3
}
 8006c70:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c72:	f3ef 8310 	mrs	r3, PRIMASK
 8006c76:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8006c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c7a:	643b      	str	r3, [r7, #64]	; 0x40
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c82:	f383 8810 	msr	PRIMASK, r3
}
 8006c86:	46c0      	nop			; (mov r8, r8)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	689a      	ldr	r2, [r3, #8]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	2101      	movs	r1, #1
 8006c94:	438a      	bics	r2, r1
 8006c96:	609a      	str	r2, [r3, #8]
 8006c98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c9a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c9e:	f383 8810 	msr	PRIMASK, r3
}
 8006ca2:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2280      	movs	r2, #128	; 0x80
 8006ca8:	2120      	movs	r1, #32
 8006caa:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4a34      	ldr	r2, [pc, #208]	; (8006d90 <UART_RxISR_16BIT+0x1bc>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d01f      	beq.n	8006d02 <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	685a      	ldr	r2, [r3, #4]
 8006cc8:	2380      	movs	r3, #128	; 0x80
 8006cca:	041b      	lsls	r3, r3, #16
 8006ccc:	4013      	ands	r3, r2
 8006cce:	d018      	beq.n	8006d02 <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006cd0:	f3ef 8310 	mrs	r3, PRIMASK
 8006cd4:	617b      	str	r3, [r7, #20]
  return(result);
 8006cd6:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006cd8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006cda:	2301      	movs	r3, #1
 8006cdc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cde:	69bb      	ldr	r3, [r7, #24]
 8006ce0:	f383 8810 	msr	PRIMASK, r3
}
 8006ce4:	46c0      	nop			; (mov r8, r8)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	681a      	ldr	r2, [r3, #0]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4928      	ldr	r1, [pc, #160]	; (8006d94 <UART_RxISR_16BIT+0x1c0>)
 8006cf2:	400a      	ands	r2, r1
 8006cf4:	601a      	str	r2, [r3, #0]
 8006cf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cf8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cfa:	69fb      	ldr	r3, [r7, #28]
 8006cfc:	f383 8810 	msr	PRIMASK, r3
}
 8006d00:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d06:	2b01      	cmp	r3, #1
 8006d08:	d12f      	bne.n	8006d6a <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d10:	f3ef 8310 	mrs	r3, PRIMASK
 8006d14:	60bb      	str	r3, [r7, #8]
  return(result);
 8006d16:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d18:	63bb      	str	r3, [r7, #56]	; 0x38
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	f383 8810 	msr	PRIMASK, r3
}
 8006d24:	46c0      	nop			; (mov r8, r8)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	681a      	ldr	r2, [r3, #0]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	2110      	movs	r1, #16
 8006d32:	438a      	bics	r2, r1
 8006d34:	601a      	str	r2, [r3, #0]
 8006d36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d38:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	f383 8810 	msr	PRIMASK, r3
}
 8006d40:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	69db      	ldr	r3, [r3, #28]
 8006d48:	2210      	movs	r2, #16
 8006d4a:	4013      	ands	r3, r2
 8006d4c:	2b10      	cmp	r3, #16
 8006d4e:	d103      	bne.n	8006d58 <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	2210      	movs	r2, #16
 8006d56:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2258      	movs	r2, #88	; 0x58
 8006d5c:	5a9a      	ldrh	r2, [r3, r2]
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	0011      	movs	r1, r2
 8006d62:	0018      	movs	r0, r3
 8006d64:	f7fb fd72 	bl	800284c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006d68:	e00c      	b.n	8006d84 <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	0018      	movs	r0, r3
 8006d6e:	f7ff f86b 	bl	8005e48 <HAL_UART_RxCpltCallback>
}
 8006d72:	e007      	b.n	8006d84 <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	699a      	ldr	r2, [r3, #24]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	2108      	movs	r1, #8
 8006d80:	430a      	orrs	r2, r1
 8006d82:	619a      	str	r2, [r3, #24]
}
 8006d84:	46c0      	nop			; (mov r8, r8)
 8006d86:	46bd      	mov	sp, r7
 8006d88:	b014      	add	sp, #80	; 0x50
 8006d8a:	bd80      	pop	{r7, pc}
 8006d8c:	fffffedf 	.word	0xfffffedf
 8006d90:	40004800 	.word	0x40004800
 8006d94:	fbffffff 	.word	0xfbffffff

08006d98 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b086      	sub	sp, #24
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	60f8      	str	r0, [r7, #12]
 8006da0:	60b9      	str	r1, [r7, #8]
 8006da2:	607a      	str	r2, [r7, #4]
 8006da4:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d101      	bne.n	8006db0 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 8006dac:	2301      	movs	r3, #1
 8006dae:	e05b      	b.n	8006e68 <HAL_RS485Ex_Init+0xd0>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d107      	bne.n	8006dc8 <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2278      	movs	r2, #120	; 0x78
 8006dbc:	2100      	movs	r1, #0
 8006dbe:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	0018      	movs	r0, r3
 8006dc4:	f7fc fb24 	bl	8003410 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2224      	movs	r2, #36	; 0x24
 8006dcc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	681a      	ldr	r2, [r3, #0]
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	2101      	movs	r1, #1
 8006dda:	438a      	bics	r2, r1
 8006ddc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	0018      	movs	r0, r3
 8006de2:	f7ff f841 	bl	8005e68 <UART_SetConfig>
 8006de6:	0003      	movs	r3, r0
 8006de8:	2b01      	cmp	r3, #1
 8006dea:	d101      	bne.n	8006df0 <HAL_RS485Ex_Init+0x58>
  {
    return HAL_ERROR;
 8006dec:	2301      	movs	r3, #1
 8006dee:	e03b      	b.n	8006e68 <HAL_RS485Ex_Init+0xd0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d003      	beq.n	8006e00 <HAL_RS485Ex_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	0018      	movs	r0, r3
 8006dfc:	f7ff fad2 	bl	80063a4 <UART_AdvFeatureConfig>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	689a      	ldr	r2, [r3, #8]
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	2180      	movs	r1, #128	; 0x80
 8006e0c:	01c9      	lsls	r1, r1, #7
 8006e0e:	430a      	orrs	r2, r1
 8006e10:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	4a15      	ldr	r2, [pc, #84]	; (8006e70 <HAL_RS485Ex_Init+0xd8>)
 8006e1a:	4013      	ands	r3, r2
 8006e1c:	0019      	movs	r1, r3
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	68ba      	ldr	r2, [r7, #8]
 8006e24:	430a      	orrs	r2, r1
 8006e26:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	055b      	lsls	r3, r3, #21
 8006e2c:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	041b      	lsls	r3, r3, #16
 8006e32:	697a      	ldr	r2, [r7, #20]
 8006e34:	4313      	orrs	r3, r2
 8006e36:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a0d      	ldr	r2, [pc, #52]	; (8006e74 <HAL_RS485Ex_Init+0xdc>)
 8006e40:	4013      	ands	r3, r2
 8006e42:	0019      	movs	r1, r3
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	697a      	ldr	r2, [r7, #20]
 8006e4a:	430a      	orrs	r2, r1
 8006e4c:	601a      	str	r2, [r3, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	681a      	ldr	r2, [r3, #0]
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	2101      	movs	r1, #1
 8006e5a:	430a      	orrs	r2, r1
 8006e5c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	0018      	movs	r0, r3
 8006e62:	f7ff fb53 	bl	800650c <UART_CheckIdleState>
 8006e66:	0003      	movs	r3, r0
}
 8006e68:	0018      	movs	r0, r3
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	b006      	add	sp, #24
 8006e6e:	bd80      	pop	{r7, pc}
 8006e70:	ffff7fff 	.word	0xffff7fff
 8006e74:	fc00ffff 	.word	0xfc00ffff

08006e78 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b082      	sub	sp, #8
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006e80:	46c0      	nop			; (mov r8, r8)
 8006e82:	46bd      	mov	sp, r7
 8006e84:	b002      	add	sp, #8
 8006e86:	bd80      	pop	{r7, pc}

08006e88 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e88:	b5b0      	push	{r4, r5, r7, lr}
 8006e8a:	b08a      	sub	sp, #40	; 0x28
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	60f8      	str	r0, [r7, #12]
 8006e90:	60b9      	str	r1, [r7, #8]
 8006e92:	1dbb      	adds	r3, r7, #6
 8006e94:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2280      	movs	r2, #128	; 0x80
 8006e9a:	589b      	ldr	r3, [r3, r2]
 8006e9c:	2b20      	cmp	r3, #32
 8006e9e:	d156      	bne.n	8006f4e <HAL_UARTEx_ReceiveToIdle_IT+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d003      	beq.n	8006eae <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8006ea6:	1dbb      	adds	r3, r7, #6
 8006ea8:	881b      	ldrh	r3, [r3, #0]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d101      	bne.n	8006eb2 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e04e      	b.n	8006f50 <HAL_UARTEx_ReceiveToIdle_IT+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data to be received from RDR will be
       handled through a uint16_t cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	689a      	ldr	r2, [r3, #8]
 8006eb6:	2380      	movs	r3, #128	; 0x80
 8006eb8:	015b      	lsls	r3, r3, #5
 8006eba:	429a      	cmp	r2, r3
 8006ebc:	d109      	bne.n	8006ed2 <HAL_UARTEx_ReceiveToIdle_IT+0x4a>
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	691b      	ldr	r3, [r3, #16]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d105      	bne.n	8006ed2 <HAL_UARTEx_ReceiveToIdle_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	2201      	movs	r2, #1
 8006eca:	4013      	ands	r3, r2
 8006ecc:	d001      	beq.n	8006ed2 <HAL_UARTEx_ReceiveToIdle_IT+0x4a>
      {
        return  HAL_ERROR;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	e03e      	b.n	8006f50 <HAL_UARTEx_ReceiveToIdle_IT+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2201      	movs	r2, #1
 8006ed6:	661a      	str	r2, [r3, #96]	; 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	2200      	movs	r2, #0
 8006edc:	665a      	str	r2, [r3, #100]	; 0x64

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8006ede:	2527      	movs	r5, #39	; 0x27
 8006ee0:	197c      	adds	r4, r7, r5
 8006ee2:	1dbb      	adds	r3, r7, #6
 8006ee4:	881a      	ldrh	r2, [r3, #0]
 8006ee6:	68b9      	ldr	r1, [r7, #8]
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	0018      	movs	r0, r3
 8006eec:	f7ff fc20 	bl	8006730 <UART_Start_Receive_IT>
 8006ef0:	0003      	movs	r3, r0
 8006ef2:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8006ef4:	197b      	adds	r3, r7, r5
 8006ef6:	781b      	ldrb	r3, [r3, #0]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d124      	bne.n	8006f46 <HAL_UARTEx_ReceiveToIdle_IT+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f00:	2b01      	cmp	r3, #1
 8006f02:	d11c      	bne.n	8006f3e <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	2210      	movs	r2, #16
 8006f0a:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f0c:	f3ef 8310 	mrs	r3, PRIMASK
 8006f10:	617b      	str	r3, [r7, #20]
  return(result);
 8006f12:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f14:	623b      	str	r3, [r7, #32]
 8006f16:	2301      	movs	r3, #1
 8006f18:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f1a:	69bb      	ldr	r3, [r7, #24]
 8006f1c:	f383 8810 	msr	PRIMASK, r3
}
 8006f20:	46c0      	nop			; (mov r8, r8)
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	2110      	movs	r1, #16
 8006f2e:	430a      	orrs	r2, r1
 8006f30:	601a      	str	r2, [r3, #0]
 8006f32:	6a3b      	ldr	r3, [r7, #32]
 8006f34:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f36:	69fb      	ldr	r3, [r7, #28]
 8006f38:	f383 8810 	msr	PRIMASK, r3
}
 8006f3c:	e003      	b.n	8006f46 <HAL_UARTEx_ReceiveToIdle_IT+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8006f3e:	2327      	movs	r3, #39	; 0x27
 8006f40:	18fb      	adds	r3, r7, r3
 8006f42:	2201      	movs	r2, #1
 8006f44:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 8006f46:	2327      	movs	r3, #39	; 0x27
 8006f48:	18fb      	adds	r3, r7, r3
 8006f4a:	781b      	ldrb	r3, [r3, #0]
 8006f4c:	e000      	b.n	8006f50 <HAL_UARTEx_ReceiveToIdle_IT+0xc8>
  }
  else
  {
    return HAL_BUSY;
 8006f4e:	2302      	movs	r3, #2
  }
}
 8006f50:	0018      	movs	r0, r3
 8006f52:	46bd      	mov	sp, r7
 8006f54:	b00a      	add	sp, #40	; 0x28
 8006f56:	bdb0      	pop	{r4, r5, r7, pc}

08006f58 <__cvt>:
 8006f58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f5a:	001e      	movs	r6, r3
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	0014      	movs	r4, r2
 8006f60:	b08b      	sub	sp, #44	; 0x2c
 8006f62:	429e      	cmp	r6, r3
 8006f64:	da04      	bge.n	8006f70 <__cvt+0x18>
 8006f66:	2180      	movs	r1, #128	; 0x80
 8006f68:	0609      	lsls	r1, r1, #24
 8006f6a:	1873      	adds	r3, r6, r1
 8006f6c:	001e      	movs	r6, r3
 8006f6e:	232d      	movs	r3, #45	; 0x2d
 8006f70:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006f72:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006f74:	7013      	strb	r3, [r2, #0]
 8006f76:	2320      	movs	r3, #32
 8006f78:	2203      	movs	r2, #3
 8006f7a:	439f      	bics	r7, r3
 8006f7c:	2f46      	cmp	r7, #70	; 0x46
 8006f7e:	d007      	beq.n	8006f90 <__cvt+0x38>
 8006f80:	003b      	movs	r3, r7
 8006f82:	3b45      	subs	r3, #69	; 0x45
 8006f84:	4259      	negs	r1, r3
 8006f86:	414b      	adcs	r3, r1
 8006f88:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006f8a:	3a01      	subs	r2, #1
 8006f8c:	18cb      	adds	r3, r1, r3
 8006f8e:	9310      	str	r3, [sp, #64]	; 0x40
 8006f90:	ab09      	add	r3, sp, #36	; 0x24
 8006f92:	9304      	str	r3, [sp, #16]
 8006f94:	ab08      	add	r3, sp, #32
 8006f96:	9303      	str	r3, [sp, #12]
 8006f98:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006f9a:	9200      	str	r2, [sp, #0]
 8006f9c:	9302      	str	r3, [sp, #8]
 8006f9e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006fa0:	0022      	movs	r2, r4
 8006fa2:	9301      	str	r3, [sp, #4]
 8006fa4:	0033      	movs	r3, r6
 8006fa6:	f001 f9c3 	bl	8008330 <_dtoa_r>
 8006faa:	0005      	movs	r5, r0
 8006fac:	2f47      	cmp	r7, #71	; 0x47
 8006fae:	d102      	bne.n	8006fb6 <__cvt+0x5e>
 8006fb0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006fb2:	07db      	lsls	r3, r3, #31
 8006fb4:	d528      	bpl.n	8007008 <__cvt+0xb0>
 8006fb6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006fb8:	18eb      	adds	r3, r5, r3
 8006fba:	9307      	str	r3, [sp, #28]
 8006fbc:	2f46      	cmp	r7, #70	; 0x46
 8006fbe:	d114      	bne.n	8006fea <__cvt+0x92>
 8006fc0:	782b      	ldrb	r3, [r5, #0]
 8006fc2:	2b30      	cmp	r3, #48	; 0x30
 8006fc4:	d10c      	bne.n	8006fe0 <__cvt+0x88>
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	2300      	movs	r3, #0
 8006fca:	0020      	movs	r0, r4
 8006fcc:	0031      	movs	r1, r6
 8006fce:	f7f9 fa3d 	bl	800044c <__aeabi_dcmpeq>
 8006fd2:	2800      	cmp	r0, #0
 8006fd4:	d104      	bne.n	8006fe0 <__cvt+0x88>
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006fda:	1a9b      	subs	r3, r3, r2
 8006fdc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006fde:	6013      	str	r3, [r2, #0]
 8006fe0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006fe2:	9a07      	ldr	r2, [sp, #28]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	18d3      	adds	r3, r2, r3
 8006fe8:	9307      	str	r3, [sp, #28]
 8006fea:	2200      	movs	r2, #0
 8006fec:	2300      	movs	r3, #0
 8006fee:	0020      	movs	r0, r4
 8006ff0:	0031      	movs	r1, r6
 8006ff2:	f7f9 fa2b 	bl	800044c <__aeabi_dcmpeq>
 8006ff6:	2800      	cmp	r0, #0
 8006ff8:	d001      	beq.n	8006ffe <__cvt+0xa6>
 8006ffa:	9b07      	ldr	r3, [sp, #28]
 8006ffc:	9309      	str	r3, [sp, #36]	; 0x24
 8006ffe:	2230      	movs	r2, #48	; 0x30
 8007000:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007002:	9907      	ldr	r1, [sp, #28]
 8007004:	428b      	cmp	r3, r1
 8007006:	d306      	bcc.n	8007016 <__cvt+0xbe>
 8007008:	0028      	movs	r0, r5
 800700a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800700c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800700e:	1b5b      	subs	r3, r3, r5
 8007010:	6013      	str	r3, [r2, #0]
 8007012:	b00b      	add	sp, #44	; 0x2c
 8007014:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007016:	1c59      	adds	r1, r3, #1
 8007018:	9109      	str	r1, [sp, #36]	; 0x24
 800701a:	701a      	strb	r2, [r3, #0]
 800701c:	e7f0      	b.n	8007000 <__cvt+0xa8>

0800701e <__exponent>:
 800701e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007020:	1c83      	adds	r3, r0, #2
 8007022:	b087      	sub	sp, #28
 8007024:	9303      	str	r3, [sp, #12]
 8007026:	0005      	movs	r5, r0
 8007028:	000c      	movs	r4, r1
 800702a:	232b      	movs	r3, #43	; 0x2b
 800702c:	7002      	strb	r2, [r0, #0]
 800702e:	2900      	cmp	r1, #0
 8007030:	da01      	bge.n	8007036 <__exponent+0x18>
 8007032:	424c      	negs	r4, r1
 8007034:	3302      	adds	r3, #2
 8007036:	706b      	strb	r3, [r5, #1]
 8007038:	2c09      	cmp	r4, #9
 800703a:	dd2f      	ble.n	800709c <__exponent+0x7e>
 800703c:	270a      	movs	r7, #10
 800703e:	ab04      	add	r3, sp, #16
 8007040:	1dde      	adds	r6, r3, #7
 8007042:	0020      	movs	r0, r4
 8007044:	0039      	movs	r1, r7
 8007046:	9601      	str	r6, [sp, #4]
 8007048:	f7f9 f9ea 	bl	8000420 <__aeabi_idivmod>
 800704c:	3e01      	subs	r6, #1
 800704e:	3130      	adds	r1, #48	; 0x30
 8007050:	0020      	movs	r0, r4
 8007052:	7031      	strb	r1, [r6, #0]
 8007054:	0039      	movs	r1, r7
 8007056:	9402      	str	r4, [sp, #8]
 8007058:	f7f9 f8fc 	bl	8000254 <__divsi3>
 800705c:	9b02      	ldr	r3, [sp, #8]
 800705e:	0004      	movs	r4, r0
 8007060:	2b63      	cmp	r3, #99	; 0x63
 8007062:	dcee      	bgt.n	8007042 <__exponent+0x24>
 8007064:	9b01      	ldr	r3, [sp, #4]
 8007066:	3430      	adds	r4, #48	; 0x30
 8007068:	1e9a      	subs	r2, r3, #2
 800706a:	0013      	movs	r3, r2
 800706c:	9903      	ldr	r1, [sp, #12]
 800706e:	7014      	strb	r4, [r2, #0]
 8007070:	a804      	add	r0, sp, #16
 8007072:	3007      	adds	r0, #7
 8007074:	4298      	cmp	r0, r3
 8007076:	d80c      	bhi.n	8007092 <__exponent+0x74>
 8007078:	2300      	movs	r3, #0
 800707a:	4282      	cmp	r2, r0
 800707c:	d804      	bhi.n	8007088 <__exponent+0x6a>
 800707e:	aa04      	add	r2, sp, #16
 8007080:	3309      	adds	r3, #9
 8007082:	189b      	adds	r3, r3, r2
 8007084:	9a01      	ldr	r2, [sp, #4]
 8007086:	1a9b      	subs	r3, r3, r2
 8007088:	9a03      	ldr	r2, [sp, #12]
 800708a:	18d3      	adds	r3, r2, r3
 800708c:	1b58      	subs	r0, r3, r5
 800708e:	b007      	add	sp, #28
 8007090:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007092:	7818      	ldrb	r0, [r3, #0]
 8007094:	3301      	adds	r3, #1
 8007096:	7008      	strb	r0, [r1, #0]
 8007098:	3101      	adds	r1, #1
 800709a:	e7e9      	b.n	8007070 <__exponent+0x52>
 800709c:	2330      	movs	r3, #48	; 0x30
 800709e:	3430      	adds	r4, #48	; 0x30
 80070a0:	70ab      	strb	r3, [r5, #2]
 80070a2:	70ec      	strb	r4, [r5, #3]
 80070a4:	1d2b      	adds	r3, r5, #4
 80070a6:	e7f1      	b.n	800708c <__exponent+0x6e>

080070a8 <_printf_float>:
 80070a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070aa:	b095      	sub	sp, #84	; 0x54
 80070ac:	000c      	movs	r4, r1
 80070ae:	9208      	str	r2, [sp, #32]
 80070b0:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80070b2:	9309      	str	r3, [sp, #36]	; 0x24
 80070b4:	0007      	movs	r7, r0
 80070b6:	f001 f81d 	bl	80080f4 <_localeconv_r>
 80070ba:	6803      	ldr	r3, [r0, #0]
 80070bc:	0018      	movs	r0, r3
 80070be:	930c      	str	r3, [sp, #48]	; 0x30
 80070c0:	f7f9 f822 	bl	8000108 <strlen>
 80070c4:	2300      	movs	r3, #0
 80070c6:	9312      	str	r3, [sp, #72]	; 0x48
 80070c8:	7e23      	ldrb	r3, [r4, #24]
 80070ca:	2207      	movs	r2, #7
 80070cc:	930a      	str	r3, [sp, #40]	; 0x28
 80070ce:	6823      	ldr	r3, [r4, #0]
 80070d0:	900d      	str	r0, [sp, #52]	; 0x34
 80070d2:	930b      	str	r3, [sp, #44]	; 0x2c
 80070d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80070d6:	682b      	ldr	r3, [r5, #0]
 80070d8:	05c9      	lsls	r1, r1, #23
 80070da:	d547      	bpl.n	800716c <_printf_float+0xc4>
 80070dc:	189b      	adds	r3, r3, r2
 80070de:	4393      	bics	r3, r2
 80070e0:	001a      	movs	r2, r3
 80070e2:	3208      	adds	r2, #8
 80070e4:	602a      	str	r2, [r5, #0]
 80070e6:	681e      	ldr	r6, [r3, #0]
 80070e8:	685d      	ldr	r5, [r3, #4]
 80070ea:	0032      	movs	r2, r6
 80070ec:	002b      	movs	r3, r5
 80070ee:	64a2      	str	r2, [r4, #72]	; 0x48
 80070f0:	64e3      	str	r3, [r4, #76]	; 0x4c
 80070f2:	2201      	movs	r2, #1
 80070f4:	006b      	lsls	r3, r5, #1
 80070f6:	085b      	lsrs	r3, r3, #1
 80070f8:	930e      	str	r3, [sp, #56]	; 0x38
 80070fa:	0030      	movs	r0, r6
 80070fc:	4bab      	ldr	r3, [pc, #684]	; (80073ac <_printf_float+0x304>)
 80070fe:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007100:	4252      	negs	r2, r2
 8007102:	f7fb f8f9 	bl	80022f8 <__aeabi_dcmpun>
 8007106:	2800      	cmp	r0, #0
 8007108:	d132      	bne.n	8007170 <_printf_float+0xc8>
 800710a:	2201      	movs	r2, #1
 800710c:	0030      	movs	r0, r6
 800710e:	4ba7      	ldr	r3, [pc, #668]	; (80073ac <_printf_float+0x304>)
 8007110:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007112:	4252      	negs	r2, r2
 8007114:	f7f9 f9aa 	bl	800046c <__aeabi_dcmple>
 8007118:	2800      	cmp	r0, #0
 800711a:	d129      	bne.n	8007170 <_printf_float+0xc8>
 800711c:	2200      	movs	r2, #0
 800711e:	2300      	movs	r3, #0
 8007120:	0030      	movs	r0, r6
 8007122:	0029      	movs	r1, r5
 8007124:	f7f9 f998 	bl	8000458 <__aeabi_dcmplt>
 8007128:	2800      	cmp	r0, #0
 800712a:	d003      	beq.n	8007134 <_printf_float+0x8c>
 800712c:	0023      	movs	r3, r4
 800712e:	222d      	movs	r2, #45	; 0x2d
 8007130:	3343      	adds	r3, #67	; 0x43
 8007132:	701a      	strb	r2, [r3, #0]
 8007134:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007136:	4d9e      	ldr	r5, [pc, #632]	; (80073b0 <_printf_float+0x308>)
 8007138:	2b47      	cmp	r3, #71	; 0x47
 800713a:	d900      	bls.n	800713e <_printf_float+0x96>
 800713c:	4d9d      	ldr	r5, [pc, #628]	; (80073b4 <_printf_float+0x30c>)
 800713e:	2303      	movs	r3, #3
 8007140:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007142:	6123      	str	r3, [r4, #16]
 8007144:	3301      	adds	r3, #1
 8007146:	439a      	bics	r2, r3
 8007148:	2300      	movs	r3, #0
 800714a:	6022      	str	r2, [r4, #0]
 800714c:	930b      	str	r3, [sp, #44]	; 0x2c
 800714e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007150:	0021      	movs	r1, r4
 8007152:	9300      	str	r3, [sp, #0]
 8007154:	0038      	movs	r0, r7
 8007156:	9b08      	ldr	r3, [sp, #32]
 8007158:	aa13      	add	r2, sp, #76	; 0x4c
 800715a:	f000 f9fb 	bl	8007554 <_printf_common>
 800715e:	3001      	adds	r0, #1
 8007160:	d000      	beq.n	8007164 <_printf_float+0xbc>
 8007162:	e0a3      	b.n	80072ac <_printf_float+0x204>
 8007164:	2001      	movs	r0, #1
 8007166:	4240      	negs	r0, r0
 8007168:	b015      	add	sp, #84	; 0x54
 800716a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800716c:	3307      	adds	r3, #7
 800716e:	e7b6      	b.n	80070de <_printf_float+0x36>
 8007170:	0032      	movs	r2, r6
 8007172:	002b      	movs	r3, r5
 8007174:	0030      	movs	r0, r6
 8007176:	0029      	movs	r1, r5
 8007178:	f7fb f8be 	bl	80022f8 <__aeabi_dcmpun>
 800717c:	2800      	cmp	r0, #0
 800717e:	d00b      	beq.n	8007198 <_printf_float+0xf0>
 8007180:	2d00      	cmp	r5, #0
 8007182:	da03      	bge.n	800718c <_printf_float+0xe4>
 8007184:	0023      	movs	r3, r4
 8007186:	222d      	movs	r2, #45	; 0x2d
 8007188:	3343      	adds	r3, #67	; 0x43
 800718a:	701a      	strb	r2, [r3, #0]
 800718c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800718e:	4d8a      	ldr	r5, [pc, #552]	; (80073b8 <_printf_float+0x310>)
 8007190:	2b47      	cmp	r3, #71	; 0x47
 8007192:	d9d4      	bls.n	800713e <_printf_float+0x96>
 8007194:	4d89      	ldr	r5, [pc, #548]	; (80073bc <_printf_float+0x314>)
 8007196:	e7d2      	b.n	800713e <_printf_float+0x96>
 8007198:	2220      	movs	r2, #32
 800719a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800719c:	6863      	ldr	r3, [r4, #4]
 800719e:	4391      	bics	r1, r2
 80071a0:	910e      	str	r1, [sp, #56]	; 0x38
 80071a2:	1c5a      	adds	r2, r3, #1
 80071a4:	d14a      	bne.n	800723c <_printf_float+0x194>
 80071a6:	3307      	adds	r3, #7
 80071a8:	6063      	str	r3, [r4, #4]
 80071aa:	2380      	movs	r3, #128	; 0x80
 80071ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80071ae:	00db      	lsls	r3, r3, #3
 80071b0:	4313      	orrs	r3, r2
 80071b2:	2200      	movs	r2, #0
 80071b4:	9206      	str	r2, [sp, #24]
 80071b6:	aa12      	add	r2, sp, #72	; 0x48
 80071b8:	9205      	str	r2, [sp, #20]
 80071ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80071bc:	6023      	str	r3, [r4, #0]
 80071be:	9204      	str	r2, [sp, #16]
 80071c0:	aa11      	add	r2, sp, #68	; 0x44
 80071c2:	9203      	str	r2, [sp, #12]
 80071c4:	2223      	movs	r2, #35	; 0x23
 80071c6:	a908      	add	r1, sp, #32
 80071c8:	9301      	str	r3, [sp, #4]
 80071ca:	6863      	ldr	r3, [r4, #4]
 80071cc:	1852      	adds	r2, r2, r1
 80071ce:	9202      	str	r2, [sp, #8]
 80071d0:	9300      	str	r3, [sp, #0]
 80071d2:	0032      	movs	r2, r6
 80071d4:	002b      	movs	r3, r5
 80071d6:	0038      	movs	r0, r7
 80071d8:	f7ff febe 	bl	8006f58 <__cvt>
 80071dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80071de:	0005      	movs	r5, r0
 80071e0:	2b47      	cmp	r3, #71	; 0x47
 80071e2:	d109      	bne.n	80071f8 <_printf_float+0x150>
 80071e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80071e6:	1cda      	adds	r2, r3, #3
 80071e8:	db02      	blt.n	80071f0 <_printf_float+0x148>
 80071ea:	6862      	ldr	r2, [r4, #4]
 80071ec:	4293      	cmp	r3, r2
 80071ee:	dd49      	ble.n	8007284 <_printf_float+0x1dc>
 80071f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071f2:	3b02      	subs	r3, #2
 80071f4:	b2db      	uxtb	r3, r3
 80071f6:	930a      	str	r3, [sp, #40]	; 0x28
 80071f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071fa:	9911      	ldr	r1, [sp, #68]	; 0x44
 80071fc:	2b65      	cmp	r3, #101	; 0x65
 80071fe:	d824      	bhi.n	800724a <_printf_float+0x1a2>
 8007200:	0020      	movs	r0, r4
 8007202:	001a      	movs	r2, r3
 8007204:	3901      	subs	r1, #1
 8007206:	3050      	adds	r0, #80	; 0x50
 8007208:	9111      	str	r1, [sp, #68]	; 0x44
 800720a:	f7ff ff08 	bl	800701e <__exponent>
 800720e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007210:	900b      	str	r0, [sp, #44]	; 0x2c
 8007212:	1813      	adds	r3, r2, r0
 8007214:	6123      	str	r3, [r4, #16]
 8007216:	2a01      	cmp	r2, #1
 8007218:	dc02      	bgt.n	8007220 <_printf_float+0x178>
 800721a:	6822      	ldr	r2, [r4, #0]
 800721c:	07d2      	lsls	r2, r2, #31
 800721e:	d501      	bpl.n	8007224 <_printf_float+0x17c>
 8007220:	3301      	adds	r3, #1
 8007222:	6123      	str	r3, [r4, #16]
 8007224:	2323      	movs	r3, #35	; 0x23
 8007226:	aa08      	add	r2, sp, #32
 8007228:	189b      	adds	r3, r3, r2
 800722a:	781b      	ldrb	r3, [r3, #0]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d100      	bne.n	8007232 <_printf_float+0x18a>
 8007230:	e78d      	b.n	800714e <_printf_float+0xa6>
 8007232:	0023      	movs	r3, r4
 8007234:	222d      	movs	r2, #45	; 0x2d
 8007236:	3343      	adds	r3, #67	; 0x43
 8007238:	701a      	strb	r2, [r3, #0]
 800723a:	e788      	b.n	800714e <_printf_float+0xa6>
 800723c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800723e:	2a47      	cmp	r2, #71	; 0x47
 8007240:	d1b3      	bne.n	80071aa <_printf_float+0x102>
 8007242:	2b00      	cmp	r3, #0
 8007244:	d1b1      	bne.n	80071aa <_printf_float+0x102>
 8007246:	3301      	adds	r3, #1
 8007248:	e7ae      	b.n	80071a8 <_printf_float+0x100>
 800724a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800724c:	2b66      	cmp	r3, #102	; 0x66
 800724e:	d11b      	bne.n	8007288 <_printf_float+0x1e0>
 8007250:	6863      	ldr	r3, [r4, #4]
 8007252:	2900      	cmp	r1, #0
 8007254:	dd09      	ble.n	800726a <_printf_float+0x1c2>
 8007256:	6121      	str	r1, [r4, #16]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d102      	bne.n	8007262 <_printf_float+0x1ba>
 800725c:	6822      	ldr	r2, [r4, #0]
 800725e:	07d2      	lsls	r2, r2, #31
 8007260:	d50b      	bpl.n	800727a <_printf_float+0x1d2>
 8007262:	3301      	adds	r3, #1
 8007264:	185b      	adds	r3, r3, r1
 8007266:	6123      	str	r3, [r4, #16]
 8007268:	e007      	b.n	800727a <_printf_float+0x1d2>
 800726a:	2b00      	cmp	r3, #0
 800726c:	d103      	bne.n	8007276 <_printf_float+0x1ce>
 800726e:	2201      	movs	r2, #1
 8007270:	6821      	ldr	r1, [r4, #0]
 8007272:	4211      	tst	r1, r2
 8007274:	d000      	beq.n	8007278 <_printf_float+0x1d0>
 8007276:	1c9a      	adds	r2, r3, #2
 8007278:	6122      	str	r2, [r4, #16]
 800727a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800727c:	65a3      	str	r3, [r4, #88]	; 0x58
 800727e:	2300      	movs	r3, #0
 8007280:	930b      	str	r3, [sp, #44]	; 0x2c
 8007282:	e7cf      	b.n	8007224 <_printf_float+0x17c>
 8007284:	2367      	movs	r3, #103	; 0x67
 8007286:	930a      	str	r3, [sp, #40]	; 0x28
 8007288:	9911      	ldr	r1, [sp, #68]	; 0x44
 800728a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800728c:	4299      	cmp	r1, r3
 800728e:	db06      	blt.n	800729e <_printf_float+0x1f6>
 8007290:	6823      	ldr	r3, [r4, #0]
 8007292:	6121      	str	r1, [r4, #16]
 8007294:	07db      	lsls	r3, r3, #31
 8007296:	d5f0      	bpl.n	800727a <_printf_float+0x1d2>
 8007298:	3101      	adds	r1, #1
 800729a:	6121      	str	r1, [r4, #16]
 800729c:	e7ed      	b.n	800727a <_printf_float+0x1d2>
 800729e:	2201      	movs	r2, #1
 80072a0:	2900      	cmp	r1, #0
 80072a2:	dc01      	bgt.n	80072a8 <_printf_float+0x200>
 80072a4:	1892      	adds	r2, r2, r2
 80072a6:	1a52      	subs	r2, r2, r1
 80072a8:	189b      	adds	r3, r3, r2
 80072aa:	e7dc      	b.n	8007266 <_printf_float+0x1be>
 80072ac:	6822      	ldr	r2, [r4, #0]
 80072ae:	0553      	lsls	r3, r2, #21
 80072b0:	d408      	bmi.n	80072c4 <_printf_float+0x21c>
 80072b2:	6923      	ldr	r3, [r4, #16]
 80072b4:	002a      	movs	r2, r5
 80072b6:	0038      	movs	r0, r7
 80072b8:	9908      	ldr	r1, [sp, #32]
 80072ba:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80072bc:	47a8      	blx	r5
 80072be:	3001      	adds	r0, #1
 80072c0:	d12a      	bne.n	8007318 <_printf_float+0x270>
 80072c2:	e74f      	b.n	8007164 <_printf_float+0xbc>
 80072c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072c6:	2b65      	cmp	r3, #101	; 0x65
 80072c8:	d800      	bhi.n	80072cc <_printf_float+0x224>
 80072ca:	e0ec      	b.n	80074a6 <_printf_float+0x3fe>
 80072cc:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80072ce:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80072d0:	2200      	movs	r2, #0
 80072d2:	2300      	movs	r3, #0
 80072d4:	f7f9 f8ba 	bl	800044c <__aeabi_dcmpeq>
 80072d8:	2800      	cmp	r0, #0
 80072da:	d034      	beq.n	8007346 <_printf_float+0x29e>
 80072dc:	2301      	movs	r3, #1
 80072de:	0038      	movs	r0, r7
 80072e0:	4a37      	ldr	r2, [pc, #220]	; (80073c0 <_printf_float+0x318>)
 80072e2:	9908      	ldr	r1, [sp, #32]
 80072e4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80072e6:	47a8      	blx	r5
 80072e8:	3001      	adds	r0, #1
 80072ea:	d100      	bne.n	80072ee <_printf_float+0x246>
 80072ec:	e73a      	b.n	8007164 <_printf_float+0xbc>
 80072ee:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80072f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80072f2:	429a      	cmp	r2, r3
 80072f4:	db02      	blt.n	80072fc <_printf_float+0x254>
 80072f6:	6823      	ldr	r3, [r4, #0]
 80072f8:	07db      	lsls	r3, r3, #31
 80072fa:	d50d      	bpl.n	8007318 <_printf_float+0x270>
 80072fc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80072fe:	0038      	movs	r0, r7
 8007300:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007302:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007304:	9908      	ldr	r1, [sp, #32]
 8007306:	47a8      	blx	r5
 8007308:	2500      	movs	r5, #0
 800730a:	3001      	adds	r0, #1
 800730c:	d100      	bne.n	8007310 <_printf_float+0x268>
 800730e:	e729      	b.n	8007164 <_printf_float+0xbc>
 8007310:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007312:	3b01      	subs	r3, #1
 8007314:	42ab      	cmp	r3, r5
 8007316:	dc0a      	bgt.n	800732e <_printf_float+0x286>
 8007318:	6823      	ldr	r3, [r4, #0]
 800731a:	079b      	lsls	r3, r3, #30
 800731c:	d500      	bpl.n	8007320 <_printf_float+0x278>
 800731e:	e116      	b.n	800754e <_printf_float+0x4a6>
 8007320:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007322:	68e0      	ldr	r0, [r4, #12]
 8007324:	4298      	cmp	r0, r3
 8007326:	db00      	blt.n	800732a <_printf_float+0x282>
 8007328:	e71e      	b.n	8007168 <_printf_float+0xc0>
 800732a:	0018      	movs	r0, r3
 800732c:	e71c      	b.n	8007168 <_printf_float+0xc0>
 800732e:	0022      	movs	r2, r4
 8007330:	2301      	movs	r3, #1
 8007332:	0038      	movs	r0, r7
 8007334:	9908      	ldr	r1, [sp, #32]
 8007336:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007338:	321a      	adds	r2, #26
 800733a:	47b0      	blx	r6
 800733c:	3001      	adds	r0, #1
 800733e:	d100      	bne.n	8007342 <_printf_float+0x29a>
 8007340:	e710      	b.n	8007164 <_printf_float+0xbc>
 8007342:	3501      	adds	r5, #1
 8007344:	e7e4      	b.n	8007310 <_printf_float+0x268>
 8007346:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007348:	2b00      	cmp	r3, #0
 800734a:	dc3b      	bgt.n	80073c4 <_printf_float+0x31c>
 800734c:	2301      	movs	r3, #1
 800734e:	0038      	movs	r0, r7
 8007350:	4a1b      	ldr	r2, [pc, #108]	; (80073c0 <_printf_float+0x318>)
 8007352:	9908      	ldr	r1, [sp, #32]
 8007354:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007356:	47b0      	blx	r6
 8007358:	3001      	adds	r0, #1
 800735a:	d100      	bne.n	800735e <_printf_float+0x2b6>
 800735c:	e702      	b.n	8007164 <_printf_float+0xbc>
 800735e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007360:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007362:	4313      	orrs	r3, r2
 8007364:	d102      	bne.n	800736c <_printf_float+0x2c4>
 8007366:	6823      	ldr	r3, [r4, #0]
 8007368:	07db      	lsls	r3, r3, #31
 800736a:	d5d5      	bpl.n	8007318 <_printf_float+0x270>
 800736c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800736e:	0038      	movs	r0, r7
 8007370:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007372:	9908      	ldr	r1, [sp, #32]
 8007374:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007376:	47b0      	blx	r6
 8007378:	2300      	movs	r3, #0
 800737a:	3001      	adds	r0, #1
 800737c:	d100      	bne.n	8007380 <_printf_float+0x2d8>
 800737e:	e6f1      	b.n	8007164 <_printf_float+0xbc>
 8007380:	930a      	str	r3, [sp, #40]	; 0x28
 8007382:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007384:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007386:	425b      	negs	r3, r3
 8007388:	4293      	cmp	r3, r2
 800738a:	dc01      	bgt.n	8007390 <_printf_float+0x2e8>
 800738c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800738e:	e791      	b.n	80072b4 <_printf_float+0x20c>
 8007390:	0022      	movs	r2, r4
 8007392:	2301      	movs	r3, #1
 8007394:	0038      	movs	r0, r7
 8007396:	9908      	ldr	r1, [sp, #32]
 8007398:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800739a:	321a      	adds	r2, #26
 800739c:	47b0      	blx	r6
 800739e:	3001      	adds	r0, #1
 80073a0:	d100      	bne.n	80073a4 <_printf_float+0x2fc>
 80073a2:	e6df      	b.n	8007164 <_printf_float+0xbc>
 80073a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073a6:	3301      	adds	r3, #1
 80073a8:	e7ea      	b.n	8007380 <_printf_float+0x2d8>
 80073aa:	46c0      	nop			; (mov r8, r8)
 80073ac:	7fefffff 	.word	0x7fefffff
 80073b0:	0800be20 	.word	0x0800be20
 80073b4:	0800be24 	.word	0x0800be24
 80073b8:	0800be28 	.word	0x0800be28
 80073bc:	0800be2c 	.word	0x0800be2c
 80073c0:	0800be30 	.word	0x0800be30
 80073c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80073c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80073c8:	920a      	str	r2, [sp, #40]	; 0x28
 80073ca:	429a      	cmp	r2, r3
 80073cc:	dd00      	ble.n	80073d0 <_printf_float+0x328>
 80073ce:	930a      	str	r3, [sp, #40]	; 0x28
 80073d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	dc3d      	bgt.n	8007452 <_printf_float+0x3aa>
 80073d6:	2300      	movs	r3, #0
 80073d8:	930e      	str	r3, [sp, #56]	; 0x38
 80073da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073dc:	43db      	mvns	r3, r3
 80073de:	17db      	asrs	r3, r3, #31
 80073e0:	930f      	str	r3, [sp, #60]	; 0x3c
 80073e2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80073e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80073e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80073e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80073ea:	4013      	ands	r3, r2
 80073ec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80073ee:	1ad3      	subs	r3, r2, r3
 80073f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80073f2:	4293      	cmp	r3, r2
 80073f4:	dc36      	bgt.n	8007464 <_printf_float+0x3bc>
 80073f6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80073f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80073fa:	429a      	cmp	r2, r3
 80073fc:	db40      	blt.n	8007480 <_printf_float+0x3d8>
 80073fe:	6823      	ldr	r3, [r4, #0]
 8007400:	07db      	lsls	r3, r3, #31
 8007402:	d43d      	bmi.n	8007480 <_printf_float+0x3d8>
 8007404:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8007406:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007408:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800740a:	1af3      	subs	r3, r6, r3
 800740c:	1ab6      	subs	r6, r6, r2
 800740e:	429e      	cmp	r6, r3
 8007410:	dd00      	ble.n	8007414 <_printf_float+0x36c>
 8007412:	001e      	movs	r6, r3
 8007414:	2e00      	cmp	r6, #0
 8007416:	dc3c      	bgt.n	8007492 <_printf_float+0x3ea>
 8007418:	2300      	movs	r3, #0
 800741a:	930a      	str	r3, [sp, #40]	; 0x28
 800741c:	43f3      	mvns	r3, r6
 800741e:	17db      	asrs	r3, r3, #31
 8007420:	930b      	str	r3, [sp, #44]	; 0x2c
 8007422:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007424:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007426:	1a9b      	subs	r3, r3, r2
 8007428:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800742a:	4032      	ands	r2, r6
 800742c:	1a9b      	subs	r3, r3, r2
 800742e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007430:	4293      	cmp	r3, r2
 8007432:	dc00      	bgt.n	8007436 <_printf_float+0x38e>
 8007434:	e770      	b.n	8007318 <_printf_float+0x270>
 8007436:	0022      	movs	r2, r4
 8007438:	2301      	movs	r3, #1
 800743a:	0038      	movs	r0, r7
 800743c:	9908      	ldr	r1, [sp, #32]
 800743e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007440:	321a      	adds	r2, #26
 8007442:	47a8      	blx	r5
 8007444:	3001      	adds	r0, #1
 8007446:	d100      	bne.n	800744a <_printf_float+0x3a2>
 8007448:	e68c      	b.n	8007164 <_printf_float+0xbc>
 800744a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800744c:	3301      	adds	r3, #1
 800744e:	930a      	str	r3, [sp, #40]	; 0x28
 8007450:	e7e7      	b.n	8007422 <_printf_float+0x37a>
 8007452:	002a      	movs	r2, r5
 8007454:	0038      	movs	r0, r7
 8007456:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007458:	9908      	ldr	r1, [sp, #32]
 800745a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800745c:	47b0      	blx	r6
 800745e:	3001      	adds	r0, #1
 8007460:	d1b9      	bne.n	80073d6 <_printf_float+0x32e>
 8007462:	e67f      	b.n	8007164 <_printf_float+0xbc>
 8007464:	0022      	movs	r2, r4
 8007466:	2301      	movs	r3, #1
 8007468:	0038      	movs	r0, r7
 800746a:	9908      	ldr	r1, [sp, #32]
 800746c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800746e:	321a      	adds	r2, #26
 8007470:	47b0      	blx	r6
 8007472:	3001      	adds	r0, #1
 8007474:	d100      	bne.n	8007478 <_printf_float+0x3d0>
 8007476:	e675      	b.n	8007164 <_printf_float+0xbc>
 8007478:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800747a:	3301      	adds	r3, #1
 800747c:	930e      	str	r3, [sp, #56]	; 0x38
 800747e:	e7b0      	b.n	80073e2 <_printf_float+0x33a>
 8007480:	0038      	movs	r0, r7
 8007482:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007484:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007486:	9908      	ldr	r1, [sp, #32]
 8007488:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800748a:	47b0      	blx	r6
 800748c:	3001      	adds	r0, #1
 800748e:	d1b9      	bne.n	8007404 <_printf_float+0x35c>
 8007490:	e668      	b.n	8007164 <_printf_float+0xbc>
 8007492:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007494:	0038      	movs	r0, r7
 8007496:	18ea      	adds	r2, r5, r3
 8007498:	9908      	ldr	r1, [sp, #32]
 800749a:	0033      	movs	r3, r6
 800749c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800749e:	47a8      	blx	r5
 80074a0:	3001      	adds	r0, #1
 80074a2:	d1b9      	bne.n	8007418 <_printf_float+0x370>
 80074a4:	e65e      	b.n	8007164 <_printf_float+0xbc>
 80074a6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	dc02      	bgt.n	80074b2 <_printf_float+0x40a>
 80074ac:	2301      	movs	r3, #1
 80074ae:	421a      	tst	r2, r3
 80074b0:	d03a      	beq.n	8007528 <_printf_float+0x480>
 80074b2:	2301      	movs	r3, #1
 80074b4:	002a      	movs	r2, r5
 80074b6:	0038      	movs	r0, r7
 80074b8:	9908      	ldr	r1, [sp, #32]
 80074ba:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80074bc:	47b0      	blx	r6
 80074be:	3001      	adds	r0, #1
 80074c0:	d100      	bne.n	80074c4 <_printf_float+0x41c>
 80074c2:	e64f      	b.n	8007164 <_printf_float+0xbc>
 80074c4:	0038      	movs	r0, r7
 80074c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80074ca:	9908      	ldr	r1, [sp, #32]
 80074cc:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80074ce:	47b0      	blx	r6
 80074d0:	3001      	adds	r0, #1
 80074d2:	d100      	bne.n	80074d6 <_printf_float+0x42e>
 80074d4:	e646      	b.n	8007164 <_printf_float+0xbc>
 80074d6:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80074d8:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80074da:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80074dc:	2200      	movs	r2, #0
 80074de:	001e      	movs	r6, r3
 80074e0:	2300      	movs	r3, #0
 80074e2:	f7f8 ffb3 	bl	800044c <__aeabi_dcmpeq>
 80074e6:	2800      	cmp	r0, #0
 80074e8:	d11c      	bne.n	8007524 <_printf_float+0x47c>
 80074ea:	0033      	movs	r3, r6
 80074ec:	1c6a      	adds	r2, r5, #1
 80074ee:	3b01      	subs	r3, #1
 80074f0:	0038      	movs	r0, r7
 80074f2:	9908      	ldr	r1, [sp, #32]
 80074f4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80074f6:	47a8      	blx	r5
 80074f8:	3001      	adds	r0, #1
 80074fa:	d10f      	bne.n	800751c <_printf_float+0x474>
 80074fc:	e632      	b.n	8007164 <_printf_float+0xbc>
 80074fe:	0022      	movs	r2, r4
 8007500:	2301      	movs	r3, #1
 8007502:	0038      	movs	r0, r7
 8007504:	9908      	ldr	r1, [sp, #32]
 8007506:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007508:	321a      	adds	r2, #26
 800750a:	47b0      	blx	r6
 800750c:	3001      	adds	r0, #1
 800750e:	d100      	bne.n	8007512 <_printf_float+0x46a>
 8007510:	e628      	b.n	8007164 <_printf_float+0xbc>
 8007512:	3501      	adds	r5, #1
 8007514:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007516:	3b01      	subs	r3, #1
 8007518:	42ab      	cmp	r3, r5
 800751a:	dcf0      	bgt.n	80074fe <_printf_float+0x456>
 800751c:	0022      	movs	r2, r4
 800751e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007520:	3250      	adds	r2, #80	; 0x50
 8007522:	e6c8      	b.n	80072b6 <_printf_float+0x20e>
 8007524:	2500      	movs	r5, #0
 8007526:	e7f5      	b.n	8007514 <_printf_float+0x46c>
 8007528:	002a      	movs	r2, r5
 800752a:	e7e1      	b.n	80074f0 <_printf_float+0x448>
 800752c:	0022      	movs	r2, r4
 800752e:	2301      	movs	r3, #1
 8007530:	0038      	movs	r0, r7
 8007532:	9908      	ldr	r1, [sp, #32]
 8007534:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007536:	3219      	adds	r2, #25
 8007538:	47b0      	blx	r6
 800753a:	3001      	adds	r0, #1
 800753c:	d100      	bne.n	8007540 <_printf_float+0x498>
 800753e:	e611      	b.n	8007164 <_printf_float+0xbc>
 8007540:	3501      	adds	r5, #1
 8007542:	68e3      	ldr	r3, [r4, #12]
 8007544:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007546:	1a9b      	subs	r3, r3, r2
 8007548:	42ab      	cmp	r3, r5
 800754a:	dcef      	bgt.n	800752c <_printf_float+0x484>
 800754c:	e6e8      	b.n	8007320 <_printf_float+0x278>
 800754e:	2500      	movs	r5, #0
 8007550:	e7f7      	b.n	8007542 <_printf_float+0x49a>
 8007552:	46c0      	nop			; (mov r8, r8)

08007554 <_printf_common>:
 8007554:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007556:	0016      	movs	r6, r2
 8007558:	9301      	str	r3, [sp, #4]
 800755a:	688a      	ldr	r2, [r1, #8]
 800755c:	690b      	ldr	r3, [r1, #16]
 800755e:	000c      	movs	r4, r1
 8007560:	9000      	str	r0, [sp, #0]
 8007562:	4293      	cmp	r3, r2
 8007564:	da00      	bge.n	8007568 <_printf_common+0x14>
 8007566:	0013      	movs	r3, r2
 8007568:	0022      	movs	r2, r4
 800756a:	6033      	str	r3, [r6, #0]
 800756c:	3243      	adds	r2, #67	; 0x43
 800756e:	7812      	ldrb	r2, [r2, #0]
 8007570:	2a00      	cmp	r2, #0
 8007572:	d001      	beq.n	8007578 <_printf_common+0x24>
 8007574:	3301      	adds	r3, #1
 8007576:	6033      	str	r3, [r6, #0]
 8007578:	6823      	ldr	r3, [r4, #0]
 800757a:	069b      	lsls	r3, r3, #26
 800757c:	d502      	bpl.n	8007584 <_printf_common+0x30>
 800757e:	6833      	ldr	r3, [r6, #0]
 8007580:	3302      	adds	r3, #2
 8007582:	6033      	str	r3, [r6, #0]
 8007584:	6822      	ldr	r2, [r4, #0]
 8007586:	2306      	movs	r3, #6
 8007588:	0015      	movs	r5, r2
 800758a:	401d      	ands	r5, r3
 800758c:	421a      	tst	r2, r3
 800758e:	d027      	beq.n	80075e0 <_printf_common+0x8c>
 8007590:	0023      	movs	r3, r4
 8007592:	3343      	adds	r3, #67	; 0x43
 8007594:	781b      	ldrb	r3, [r3, #0]
 8007596:	1e5a      	subs	r2, r3, #1
 8007598:	4193      	sbcs	r3, r2
 800759a:	6822      	ldr	r2, [r4, #0]
 800759c:	0692      	lsls	r2, r2, #26
 800759e:	d430      	bmi.n	8007602 <_printf_common+0xae>
 80075a0:	0022      	movs	r2, r4
 80075a2:	9901      	ldr	r1, [sp, #4]
 80075a4:	9800      	ldr	r0, [sp, #0]
 80075a6:	9d08      	ldr	r5, [sp, #32]
 80075a8:	3243      	adds	r2, #67	; 0x43
 80075aa:	47a8      	blx	r5
 80075ac:	3001      	adds	r0, #1
 80075ae:	d025      	beq.n	80075fc <_printf_common+0xa8>
 80075b0:	2206      	movs	r2, #6
 80075b2:	6823      	ldr	r3, [r4, #0]
 80075b4:	2500      	movs	r5, #0
 80075b6:	4013      	ands	r3, r2
 80075b8:	2b04      	cmp	r3, #4
 80075ba:	d105      	bne.n	80075c8 <_printf_common+0x74>
 80075bc:	6833      	ldr	r3, [r6, #0]
 80075be:	68e5      	ldr	r5, [r4, #12]
 80075c0:	1aed      	subs	r5, r5, r3
 80075c2:	43eb      	mvns	r3, r5
 80075c4:	17db      	asrs	r3, r3, #31
 80075c6:	401d      	ands	r5, r3
 80075c8:	68a3      	ldr	r3, [r4, #8]
 80075ca:	6922      	ldr	r2, [r4, #16]
 80075cc:	4293      	cmp	r3, r2
 80075ce:	dd01      	ble.n	80075d4 <_printf_common+0x80>
 80075d0:	1a9b      	subs	r3, r3, r2
 80075d2:	18ed      	adds	r5, r5, r3
 80075d4:	2600      	movs	r6, #0
 80075d6:	42b5      	cmp	r5, r6
 80075d8:	d120      	bne.n	800761c <_printf_common+0xc8>
 80075da:	2000      	movs	r0, #0
 80075dc:	e010      	b.n	8007600 <_printf_common+0xac>
 80075de:	3501      	adds	r5, #1
 80075e0:	68e3      	ldr	r3, [r4, #12]
 80075e2:	6832      	ldr	r2, [r6, #0]
 80075e4:	1a9b      	subs	r3, r3, r2
 80075e6:	42ab      	cmp	r3, r5
 80075e8:	ddd2      	ble.n	8007590 <_printf_common+0x3c>
 80075ea:	0022      	movs	r2, r4
 80075ec:	2301      	movs	r3, #1
 80075ee:	9901      	ldr	r1, [sp, #4]
 80075f0:	9800      	ldr	r0, [sp, #0]
 80075f2:	9f08      	ldr	r7, [sp, #32]
 80075f4:	3219      	adds	r2, #25
 80075f6:	47b8      	blx	r7
 80075f8:	3001      	adds	r0, #1
 80075fa:	d1f0      	bne.n	80075de <_printf_common+0x8a>
 80075fc:	2001      	movs	r0, #1
 80075fe:	4240      	negs	r0, r0
 8007600:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007602:	2030      	movs	r0, #48	; 0x30
 8007604:	18e1      	adds	r1, r4, r3
 8007606:	3143      	adds	r1, #67	; 0x43
 8007608:	7008      	strb	r0, [r1, #0]
 800760a:	0021      	movs	r1, r4
 800760c:	1c5a      	adds	r2, r3, #1
 800760e:	3145      	adds	r1, #69	; 0x45
 8007610:	7809      	ldrb	r1, [r1, #0]
 8007612:	18a2      	adds	r2, r4, r2
 8007614:	3243      	adds	r2, #67	; 0x43
 8007616:	3302      	adds	r3, #2
 8007618:	7011      	strb	r1, [r2, #0]
 800761a:	e7c1      	b.n	80075a0 <_printf_common+0x4c>
 800761c:	0022      	movs	r2, r4
 800761e:	2301      	movs	r3, #1
 8007620:	9901      	ldr	r1, [sp, #4]
 8007622:	9800      	ldr	r0, [sp, #0]
 8007624:	9f08      	ldr	r7, [sp, #32]
 8007626:	321a      	adds	r2, #26
 8007628:	47b8      	blx	r7
 800762a:	3001      	adds	r0, #1
 800762c:	d0e6      	beq.n	80075fc <_printf_common+0xa8>
 800762e:	3601      	adds	r6, #1
 8007630:	e7d1      	b.n	80075d6 <_printf_common+0x82>
	...

08007634 <_printf_i>:
 8007634:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007636:	b08b      	sub	sp, #44	; 0x2c
 8007638:	9206      	str	r2, [sp, #24]
 800763a:	000a      	movs	r2, r1
 800763c:	3243      	adds	r2, #67	; 0x43
 800763e:	9307      	str	r3, [sp, #28]
 8007640:	9005      	str	r0, [sp, #20]
 8007642:	9204      	str	r2, [sp, #16]
 8007644:	7e0a      	ldrb	r2, [r1, #24]
 8007646:	000c      	movs	r4, r1
 8007648:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800764a:	2a78      	cmp	r2, #120	; 0x78
 800764c:	d809      	bhi.n	8007662 <_printf_i+0x2e>
 800764e:	2a62      	cmp	r2, #98	; 0x62
 8007650:	d80b      	bhi.n	800766a <_printf_i+0x36>
 8007652:	2a00      	cmp	r2, #0
 8007654:	d100      	bne.n	8007658 <_printf_i+0x24>
 8007656:	e0be      	b.n	80077d6 <_printf_i+0x1a2>
 8007658:	497c      	ldr	r1, [pc, #496]	; (800784c <_printf_i+0x218>)
 800765a:	9103      	str	r1, [sp, #12]
 800765c:	2a58      	cmp	r2, #88	; 0x58
 800765e:	d100      	bne.n	8007662 <_printf_i+0x2e>
 8007660:	e093      	b.n	800778a <_printf_i+0x156>
 8007662:	0026      	movs	r6, r4
 8007664:	3642      	adds	r6, #66	; 0x42
 8007666:	7032      	strb	r2, [r6, #0]
 8007668:	e022      	b.n	80076b0 <_printf_i+0x7c>
 800766a:	0010      	movs	r0, r2
 800766c:	3863      	subs	r0, #99	; 0x63
 800766e:	2815      	cmp	r0, #21
 8007670:	d8f7      	bhi.n	8007662 <_printf_i+0x2e>
 8007672:	f7f8 fd5b 	bl	800012c <__gnu_thumb1_case_shi>
 8007676:	0016      	.short	0x0016
 8007678:	fff6001f 	.word	0xfff6001f
 800767c:	fff6fff6 	.word	0xfff6fff6
 8007680:	001ffff6 	.word	0x001ffff6
 8007684:	fff6fff6 	.word	0xfff6fff6
 8007688:	fff6fff6 	.word	0xfff6fff6
 800768c:	003600a3 	.word	0x003600a3
 8007690:	fff60083 	.word	0xfff60083
 8007694:	00b4fff6 	.word	0x00b4fff6
 8007698:	0036fff6 	.word	0x0036fff6
 800769c:	fff6fff6 	.word	0xfff6fff6
 80076a0:	0087      	.short	0x0087
 80076a2:	0026      	movs	r6, r4
 80076a4:	681a      	ldr	r2, [r3, #0]
 80076a6:	3642      	adds	r6, #66	; 0x42
 80076a8:	1d11      	adds	r1, r2, #4
 80076aa:	6019      	str	r1, [r3, #0]
 80076ac:	6813      	ldr	r3, [r2, #0]
 80076ae:	7033      	strb	r3, [r6, #0]
 80076b0:	2301      	movs	r3, #1
 80076b2:	e0a2      	b.n	80077fa <_printf_i+0x1c6>
 80076b4:	6818      	ldr	r0, [r3, #0]
 80076b6:	6809      	ldr	r1, [r1, #0]
 80076b8:	1d02      	adds	r2, r0, #4
 80076ba:	060d      	lsls	r5, r1, #24
 80076bc:	d50b      	bpl.n	80076d6 <_printf_i+0xa2>
 80076be:	6805      	ldr	r5, [r0, #0]
 80076c0:	601a      	str	r2, [r3, #0]
 80076c2:	2d00      	cmp	r5, #0
 80076c4:	da03      	bge.n	80076ce <_printf_i+0x9a>
 80076c6:	232d      	movs	r3, #45	; 0x2d
 80076c8:	9a04      	ldr	r2, [sp, #16]
 80076ca:	426d      	negs	r5, r5
 80076cc:	7013      	strb	r3, [r2, #0]
 80076ce:	4b5f      	ldr	r3, [pc, #380]	; (800784c <_printf_i+0x218>)
 80076d0:	270a      	movs	r7, #10
 80076d2:	9303      	str	r3, [sp, #12]
 80076d4:	e01b      	b.n	800770e <_printf_i+0xda>
 80076d6:	6805      	ldr	r5, [r0, #0]
 80076d8:	601a      	str	r2, [r3, #0]
 80076da:	0649      	lsls	r1, r1, #25
 80076dc:	d5f1      	bpl.n	80076c2 <_printf_i+0x8e>
 80076de:	b22d      	sxth	r5, r5
 80076e0:	e7ef      	b.n	80076c2 <_printf_i+0x8e>
 80076e2:	680d      	ldr	r5, [r1, #0]
 80076e4:	6819      	ldr	r1, [r3, #0]
 80076e6:	1d08      	adds	r0, r1, #4
 80076e8:	6018      	str	r0, [r3, #0]
 80076ea:	062e      	lsls	r6, r5, #24
 80076ec:	d501      	bpl.n	80076f2 <_printf_i+0xbe>
 80076ee:	680d      	ldr	r5, [r1, #0]
 80076f0:	e003      	b.n	80076fa <_printf_i+0xc6>
 80076f2:	066d      	lsls	r5, r5, #25
 80076f4:	d5fb      	bpl.n	80076ee <_printf_i+0xba>
 80076f6:	680d      	ldr	r5, [r1, #0]
 80076f8:	b2ad      	uxth	r5, r5
 80076fa:	4b54      	ldr	r3, [pc, #336]	; (800784c <_printf_i+0x218>)
 80076fc:	2708      	movs	r7, #8
 80076fe:	9303      	str	r3, [sp, #12]
 8007700:	2a6f      	cmp	r2, #111	; 0x6f
 8007702:	d000      	beq.n	8007706 <_printf_i+0xd2>
 8007704:	3702      	adds	r7, #2
 8007706:	0023      	movs	r3, r4
 8007708:	2200      	movs	r2, #0
 800770a:	3343      	adds	r3, #67	; 0x43
 800770c:	701a      	strb	r2, [r3, #0]
 800770e:	6863      	ldr	r3, [r4, #4]
 8007710:	60a3      	str	r3, [r4, #8]
 8007712:	2b00      	cmp	r3, #0
 8007714:	db03      	blt.n	800771e <_printf_i+0xea>
 8007716:	2104      	movs	r1, #4
 8007718:	6822      	ldr	r2, [r4, #0]
 800771a:	438a      	bics	r2, r1
 800771c:	6022      	str	r2, [r4, #0]
 800771e:	2d00      	cmp	r5, #0
 8007720:	d102      	bne.n	8007728 <_printf_i+0xf4>
 8007722:	9e04      	ldr	r6, [sp, #16]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d00c      	beq.n	8007742 <_printf_i+0x10e>
 8007728:	9e04      	ldr	r6, [sp, #16]
 800772a:	0028      	movs	r0, r5
 800772c:	0039      	movs	r1, r7
 800772e:	f7f8 fd8d 	bl	800024c <__aeabi_uidivmod>
 8007732:	9b03      	ldr	r3, [sp, #12]
 8007734:	3e01      	subs	r6, #1
 8007736:	5c5b      	ldrb	r3, [r3, r1]
 8007738:	7033      	strb	r3, [r6, #0]
 800773a:	002b      	movs	r3, r5
 800773c:	0005      	movs	r5, r0
 800773e:	429f      	cmp	r7, r3
 8007740:	d9f3      	bls.n	800772a <_printf_i+0xf6>
 8007742:	2f08      	cmp	r7, #8
 8007744:	d109      	bne.n	800775a <_printf_i+0x126>
 8007746:	6823      	ldr	r3, [r4, #0]
 8007748:	07db      	lsls	r3, r3, #31
 800774a:	d506      	bpl.n	800775a <_printf_i+0x126>
 800774c:	6862      	ldr	r2, [r4, #4]
 800774e:	6923      	ldr	r3, [r4, #16]
 8007750:	429a      	cmp	r2, r3
 8007752:	dc02      	bgt.n	800775a <_printf_i+0x126>
 8007754:	2330      	movs	r3, #48	; 0x30
 8007756:	3e01      	subs	r6, #1
 8007758:	7033      	strb	r3, [r6, #0]
 800775a:	9b04      	ldr	r3, [sp, #16]
 800775c:	1b9b      	subs	r3, r3, r6
 800775e:	6123      	str	r3, [r4, #16]
 8007760:	9b07      	ldr	r3, [sp, #28]
 8007762:	0021      	movs	r1, r4
 8007764:	9300      	str	r3, [sp, #0]
 8007766:	9805      	ldr	r0, [sp, #20]
 8007768:	9b06      	ldr	r3, [sp, #24]
 800776a:	aa09      	add	r2, sp, #36	; 0x24
 800776c:	f7ff fef2 	bl	8007554 <_printf_common>
 8007770:	3001      	adds	r0, #1
 8007772:	d147      	bne.n	8007804 <_printf_i+0x1d0>
 8007774:	2001      	movs	r0, #1
 8007776:	4240      	negs	r0, r0
 8007778:	b00b      	add	sp, #44	; 0x2c
 800777a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800777c:	2220      	movs	r2, #32
 800777e:	6809      	ldr	r1, [r1, #0]
 8007780:	430a      	orrs	r2, r1
 8007782:	6022      	str	r2, [r4, #0]
 8007784:	2278      	movs	r2, #120	; 0x78
 8007786:	4932      	ldr	r1, [pc, #200]	; (8007850 <_printf_i+0x21c>)
 8007788:	9103      	str	r1, [sp, #12]
 800778a:	0021      	movs	r1, r4
 800778c:	3145      	adds	r1, #69	; 0x45
 800778e:	700a      	strb	r2, [r1, #0]
 8007790:	6819      	ldr	r1, [r3, #0]
 8007792:	6822      	ldr	r2, [r4, #0]
 8007794:	c920      	ldmia	r1!, {r5}
 8007796:	0610      	lsls	r0, r2, #24
 8007798:	d402      	bmi.n	80077a0 <_printf_i+0x16c>
 800779a:	0650      	lsls	r0, r2, #25
 800779c:	d500      	bpl.n	80077a0 <_printf_i+0x16c>
 800779e:	b2ad      	uxth	r5, r5
 80077a0:	6019      	str	r1, [r3, #0]
 80077a2:	07d3      	lsls	r3, r2, #31
 80077a4:	d502      	bpl.n	80077ac <_printf_i+0x178>
 80077a6:	2320      	movs	r3, #32
 80077a8:	4313      	orrs	r3, r2
 80077aa:	6023      	str	r3, [r4, #0]
 80077ac:	2710      	movs	r7, #16
 80077ae:	2d00      	cmp	r5, #0
 80077b0:	d1a9      	bne.n	8007706 <_printf_i+0xd2>
 80077b2:	2220      	movs	r2, #32
 80077b4:	6823      	ldr	r3, [r4, #0]
 80077b6:	4393      	bics	r3, r2
 80077b8:	6023      	str	r3, [r4, #0]
 80077ba:	e7a4      	b.n	8007706 <_printf_i+0xd2>
 80077bc:	681a      	ldr	r2, [r3, #0]
 80077be:	680d      	ldr	r5, [r1, #0]
 80077c0:	1d10      	adds	r0, r2, #4
 80077c2:	6949      	ldr	r1, [r1, #20]
 80077c4:	6018      	str	r0, [r3, #0]
 80077c6:	6813      	ldr	r3, [r2, #0]
 80077c8:	062e      	lsls	r6, r5, #24
 80077ca:	d501      	bpl.n	80077d0 <_printf_i+0x19c>
 80077cc:	6019      	str	r1, [r3, #0]
 80077ce:	e002      	b.n	80077d6 <_printf_i+0x1a2>
 80077d0:	066d      	lsls	r5, r5, #25
 80077d2:	d5fb      	bpl.n	80077cc <_printf_i+0x198>
 80077d4:	8019      	strh	r1, [r3, #0]
 80077d6:	2300      	movs	r3, #0
 80077d8:	9e04      	ldr	r6, [sp, #16]
 80077da:	6123      	str	r3, [r4, #16]
 80077dc:	e7c0      	b.n	8007760 <_printf_i+0x12c>
 80077de:	681a      	ldr	r2, [r3, #0]
 80077e0:	1d11      	adds	r1, r2, #4
 80077e2:	6019      	str	r1, [r3, #0]
 80077e4:	6816      	ldr	r6, [r2, #0]
 80077e6:	2100      	movs	r1, #0
 80077e8:	0030      	movs	r0, r6
 80077ea:	6862      	ldr	r2, [r4, #4]
 80077ec:	f000 fd01 	bl	80081f2 <memchr>
 80077f0:	2800      	cmp	r0, #0
 80077f2:	d001      	beq.n	80077f8 <_printf_i+0x1c4>
 80077f4:	1b80      	subs	r0, r0, r6
 80077f6:	6060      	str	r0, [r4, #4]
 80077f8:	6863      	ldr	r3, [r4, #4]
 80077fa:	6123      	str	r3, [r4, #16]
 80077fc:	2300      	movs	r3, #0
 80077fe:	9a04      	ldr	r2, [sp, #16]
 8007800:	7013      	strb	r3, [r2, #0]
 8007802:	e7ad      	b.n	8007760 <_printf_i+0x12c>
 8007804:	0032      	movs	r2, r6
 8007806:	6923      	ldr	r3, [r4, #16]
 8007808:	9906      	ldr	r1, [sp, #24]
 800780a:	9805      	ldr	r0, [sp, #20]
 800780c:	9d07      	ldr	r5, [sp, #28]
 800780e:	47a8      	blx	r5
 8007810:	3001      	adds	r0, #1
 8007812:	d0af      	beq.n	8007774 <_printf_i+0x140>
 8007814:	6823      	ldr	r3, [r4, #0]
 8007816:	079b      	lsls	r3, r3, #30
 8007818:	d415      	bmi.n	8007846 <_printf_i+0x212>
 800781a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800781c:	68e0      	ldr	r0, [r4, #12]
 800781e:	4298      	cmp	r0, r3
 8007820:	daaa      	bge.n	8007778 <_printf_i+0x144>
 8007822:	0018      	movs	r0, r3
 8007824:	e7a8      	b.n	8007778 <_printf_i+0x144>
 8007826:	0022      	movs	r2, r4
 8007828:	2301      	movs	r3, #1
 800782a:	9906      	ldr	r1, [sp, #24]
 800782c:	9805      	ldr	r0, [sp, #20]
 800782e:	9e07      	ldr	r6, [sp, #28]
 8007830:	3219      	adds	r2, #25
 8007832:	47b0      	blx	r6
 8007834:	3001      	adds	r0, #1
 8007836:	d09d      	beq.n	8007774 <_printf_i+0x140>
 8007838:	3501      	adds	r5, #1
 800783a:	68e3      	ldr	r3, [r4, #12]
 800783c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800783e:	1a9b      	subs	r3, r3, r2
 8007840:	42ab      	cmp	r3, r5
 8007842:	dcf0      	bgt.n	8007826 <_printf_i+0x1f2>
 8007844:	e7e9      	b.n	800781a <_printf_i+0x1e6>
 8007846:	2500      	movs	r5, #0
 8007848:	e7f7      	b.n	800783a <_printf_i+0x206>
 800784a:	46c0      	nop			; (mov r8, r8)
 800784c:	0800be32 	.word	0x0800be32
 8007850:	0800be43 	.word	0x0800be43

08007854 <_scanf_float>:
 8007854:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007856:	b08b      	sub	sp, #44	; 0x2c
 8007858:	0016      	movs	r6, r2
 800785a:	9002      	str	r0, [sp, #8]
 800785c:	22ae      	movs	r2, #174	; 0xae
 800785e:	2000      	movs	r0, #0
 8007860:	9307      	str	r3, [sp, #28]
 8007862:	688b      	ldr	r3, [r1, #8]
 8007864:	000f      	movs	r7, r1
 8007866:	1e59      	subs	r1, r3, #1
 8007868:	0052      	lsls	r2, r2, #1
 800786a:	9006      	str	r0, [sp, #24]
 800786c:	4291      	cmp	r1, r2
 800786e:	d905      	bls.n	800787c <_scanf_float+0x28>
 8007870:	3b5e      	subs	r3, #94	; 0x5e
 8007872:	3bff      	subs	r3, #255	; 0xff
 8007874:	9306      	str	r3, [sp, #24]
 8007876:	235e      	movs	r3, #94	; 0x5e
 8007878:	33ff      	adds	r3, #255	; 0xff
 800787a:	60bb      	str	r3, [r7, #8]
 800787c:	23f0      	movs	r3, #240	; 0xf0
 800787e:	683a      	ldr	r2, [r7, #0]
 8007880:	00db      	lsls	r3, r3, #3
 8007882:	4313      	orrs	r3, r2
 8007884:	603b      	str	r3, [r7, #0]
 8007886:	003b      	movs	r3, r7
 8007888:	2400      	movs	r4, #0
 800788a:	331c      	adds	r3, #28
 800788c:	001d      	movs	r5, r3
 800788e:	9304      	str	r3, [sp, #16]
 8007890:	9403      	str	r4, [sp, #12]
 8007892:	9409      	str	r4, [sp, #36]	; 0x24
 8007894:	9408      	str	r4, [sp, #32]
 8007896:	9401      	str	r4, [sp, #4]
 8007898:	9405      	str	r4, [sp, #20]
 800789a:	68ba      	ldr	r2, [r7, #8]
 800789c:	2a00      	cmp	r2, #0
 800789e:	d00a      	beq.n	80078b6 <_scanf_float+0x62>
 80078a0:	6833      	ldr	r3, [r6, #0]
 80078a2:	781b      	ldrb	r3, [r3, #0]
 80078a4:	2b4e      	cmp	r3, #78	; 0x4e
 80078a6:	d844      	bhi.n	8007932 <_scanf_float+0xde>
 80078a8:	0018      	movs	r0, r3
 80078aa:	2b40      	cmp	r3, #64	; 0x40
 80078ac:	d82c      	bhi.n	8007908 <_scanf_float+0xb4>
 80078ae:	382b      	subs	r0, #43	; 0x2b
 80078b0:	b2c1      	uxtb	r1, r0
 80078b2:	290e      	cmp	r1, #14
 80078b4:	d92a      	bls.n	800790c <_scanf_float+0xb8>
 80078b6:	9b01      	ldr	r3, [sp, #4]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d003      	beq.n	80078c4 <_scanf_float+0x70>
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	4aa3      	ldr	r2, [pc, #652]	; (8007b4c <_scanf_float+0x2f8>)
 80078c0:	4013      	ands	r3, r2
 80078c2:	603b      	str	r3, [r7, #0]
 80078c4:	9b03      	ldr	r3, [sp, #12]
 80078c6:	3b01      	subs	r3, #1
 80078c8:	2b01      	cmp	r3, #1
 80078ca:	d900      	bls.n	80078ce <_scanf_float+0x7a>
 80078cc:	e0f9      	b.n	8007ac2 <_scanf_float+0x26e>
 80078ce:	24be      	movs	r4, #190	; 0xbe
 80078d0:	0064      	lsls	r4, r4, #1
 80078d2:	9b04      	ldr	r3, [sp, #16]
 80078d4:	429d      	cmp	r5, r3
 80078d6:	d900      	bls.n	80078da <_scanf_float+0x86>
 80078d8:	e0e9      	b.n	8007aae <_scanf_float+0x25a>
 80078da:	2301      	movs	r3, #1
 80078dc:	9303      	str	r3, [sp, #12]
 80078de:	e183      	b.n	8007be8 <_scanf_float+0x394>
 80078e0:	0018      	movs	r0, r3
 80078e2:	3861      	subs	r0, #97	; 0x61
 80078e4:	280d      	cmp	r0, #13
 80078e6:	d8e6      	bhi.n	80078b6 <_scanf_float+0x62>
 80078e8:	f7f8 fc20 	bl	800012c <__gnu_thumb1_case_shi>
 80078ec:	ffe50083 	.word	0xffe50083
 80078f0:	ffe5ffe5 	.word	0xffe5ffe5
 80078f4:	00a200b6 	.word	0x00a200b6
 80078f8:	ffe5ffe5 	.word	0xffe5ffe5
 80078fc:	ffe50089 	.word	0xffe50089
 8007900:	ffe5ffe5 	.word	0xffe5ffe5
 8007904:	0065ffe5 	.word	0x0065ffe5
 8007908:	3841      	subs	r0, #65	; 0x41
 800790a:	e7eb      	b.n	80078e4 <_scanf_float+0x90>
 800790c:	280e      	cmp	r0, #14
 800790e:	d8d2      	bhi.n	80078b6 <_scanf_float+0x62>
 8007910:	f7f8 fc0c 	bl	800012c <__gnu_thumb1_case_shi>
 8007914:	ffd1004b 	.word	0xffd1004b
 8007918:	0098004b 	.word	0x0098004b
 800791c:	0020ffd1 	.word	0x0020ffd1
 8007920:	00400040 	.word	0x00400040
 8007924:	00400040 	.word	0x00400040
 8007928:	00400040 	.word	0x00400040
 800792c:	00400040 	.word	0x00400040
 8007930:	0040      	.short	0x0040
 8007932:	2b6e      	cmp	r3, #110	; 0x6e
 8007934:	d809      	bhi.n	800794a <_scanf_float+0xf6>
 8007936:	2b60      	cmp	r3, #96	; 0x60
 8007938:	d8d2      	bhi.n	80078e0 <_scanf_float+0x8c>
 800793a:	2b54      	cmp	r3, #84	; 0x54
 800793c:	d07d      	beq.n	8007a3a <_scanf_float+0x1e6>
 800793e:	2b59      	cmp	r3, #89	; 0x59
 8007940:	d1b9      	bne.n	80078b6 <_scanf_float+0x62>
 8007942:	2c07      	cmp	r4, #7
 8007944:	d1b7      	bne.n	80078b6 <_scanf_float+0x62>
 8007946:	2408      	movs	r4, #8
 8007948:	e02c      	b.n	80079a4 <_scanf_float+0x150>
 800794a:	2b74      	cmp	r3, #116	; 0x74
 800794c:	d075      	beq.n	8007a3a <_scanf_float+0x1e6>
 800794e:	2b79      	cmp	r3, #121	; 0x79
 8007950:	d0f7      	beq.n	8007942 <_scanf_float+0xee>
 8007952:	e7b0      	b.n	80078b6 <_scanf_float+0x62>
 8007954:	6839      	ldr	r1, [r7, #0]
 8007956:	05c8      	lsls	r0, r1, #23
 8007958:	d51c      	bpl.n	8007994 <_scanf_float+0x140>
 800795a:	2380      	movs	r3, #128	; 0x80
 800795c:	4399      	bics	r1, r3
 800795e:	9b01      	ldr	r3, [sp, #4]
 8007960:	6039      	str	r1, [r7, #0]
 8007962:	3301      	adds	r3, #1
 8007964:	9301      	str	r3, [sp, #4]
 8007966:	9b06      	ldr	r3, [sp, #24]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d003      	beq.n	8007974 <_scanf_float+0x120>
 800796c:	3b01      	subs	r3, #1
 800796e:	3201      	adds	r2, #1
 8007970:	9306      	str	r3, [sp, #24]
 8007972:	60ba      	str	r2, [r7, #8]
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	3b01      	subs	r3, #1
 8007978:	60bb      	str	r3, [r7, #8]
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	3301      	adds	r3, #1
 800797e:	613b      	str	r3, [r7, #16]
 8007980:	6873      	ldr	r3, [r6, #4]
 8007982:	3b01      	subs	r3, #1
 8007984:	6073      	str	r3, [r6, #4]
 8007986:	2b00      	cmp	r3, #0
 8007988:	dc00      	bgt.n	800798c <_scanf_float+0x138>
 800798a:	e086      	b.n	8007a9a <_scanf_float+0x246>
 800798c:	6833      	ldr	r3, [r6, #0]
 800798e:	3301      	adds	r3, #1
 8007990:	6033      	str	r3, [r6, #0]
 8007992:	e782      	b.n	800789a <_scanf_float+0x46>
 8007994:	9a03      	ldr	r2, [sp, #12]
 8007996:	1912      	adds	r2, r2, r4
 8007998:	2a00      	cmp	r2, #0
 800799a:	d18c      	bne.n	80078b6 <_scanf_float+0x62>
 800799c:	683a      	ldr	r2, [r7, #0]
 800799e:	496c      	ldr	r1, [pc, #432]	; (8007b50 <_scanf_float+0x2fc>)
 80079a0:	400a      	ands	r2, r1
 80079a2:	603a      	str	r2, [r7, #0]
 80079a4:	702b      	strb	r3, [r5, #0]
 80079a6:	3501      	adds	r5, #1
 80079a8:	e7e4      	b.n	8007974 <_scanf_float+0x120>
 80079aa:	2180      	movs	r1, #128	; 0x80
 80079ac:	683a      	ldr	r2, [r7, #0]
 80079ae:	420a      	tst	r2, r1
 80079b0:	d081      	beq.n	80078b6 <_scanf_float+0x62>
 80079b2:	438a      	bics	r2, r1
 80079b4:	e7f5      	b.n	80079a2 <_scanf_float+0x14e>
 80079b6:	9a03      	ldr	r2, [sp, #12]
 80079b8:	2a00      	cmp	r2, #0
 80079ba:	d10f      	bne.n	80079dc <_scanf_float+0x188>
 80079bc:	9a01      	ldr	r2, [sp, #4]
 80079be:	2a00      	cmp	r2, #0
 80079c0:	d10f      	bne.n	80079e2 <_scanf_float+0x18e>
 80079c2:	683a      	ldr	r2, [r7, #0]
 80079c4:	21e0      	movs	r1, #224	; 0xe0
 80079c6:	0010      	movs	r0, r2
 80079c8:	00c9      	lsls	r1, r1, #3
 80079ca:	4008      	ands	r0, r1
 80079cc:	4288      	cmp	r0, r1
 80079ce:	d108      	bne.n	80079e2 <_scanf_float+0x18e>
 80079d0:	4960      	ldr	r1, [pc, #384]	; (8007b54 <_scanf_float+0x300>)
 80079d2:	400a      	ands	r2, r1
 80079d4:	603a      	str	r2, [r7, #0]
 80079d6:	2201      	movs	r2, #1
 80079d8:	9203      	str	r2, [sp, #12]
 80079da:	e7e3      	b.n	80079a4 <_scanf_float+0x150>
 80079dc:	9a03      	ldr	r2, [sp, #12]
 80079de:	2a02      	cmp	r2, #2
 80079e0:	d059      	beq.n	8007a96 <_scanf_float+0x242>
 80079e2:	2c01      	cmp	r4, #1
 80079e4:	d002      	beq.n	80079ec <_scanf_float+0x198>
 80079e6:	2c04      	cmp	r4, #4
 80079e8:	d000      	beq.n	80079ec <_scanf_float+0x198>
 80079ea:	e764      	b.n	80078b6 <_scanf_float+0x62>
 80079ec:	3401      	adds	r4, #1
 80079ee:	b2e4      	uxtb	r4, r4
 80079f0:	e7d8      	b.n	80079a4 <_scanf_float+0x150>
 80079f2:	9a03      	ldr	r2, [sp, #12]
 80079f4:	2a01      	cmp	r2, #1
 80079f6:	d000      	beq.n	80079fa <_scanf_float+0x1a6>
 80079f8:	e75d      	b.n	80078b6 <_scanf_float+0x62>
 80079fa:	2202      	movs	r2, #2
 80079fc:	e7ec      	b.n	80079d8 <_scanf_float+0x184>
 80079fe:	2c00      	cmp	r4, #0
 8007a00:	d110      	bne.n	8007a24 <_scanf_float+0x1d0>
 8007a02:	9a01      	ldr	r2, [sp, #4]
 8007a04:	2a00      	cmp	r2, #0
 8007a06:	d000      	beq.n	8007a0a <_scanf_float+0x1b6>
 8007a08:	e758      	b.n	80078bc <_scanf_float+0x68>
 8007a0a:	683a      	ldr	r2, [r7, #0]
 8007a0c:	21e0      	movs	r1, #224	; 0xe0
 8007a0e:	0010      	movs	r0, r2
 8007a10:	00c9      	lsls	r1, r1, #3
 8007a12:	4008      	ands	r0, r1
 8007a14:	4288      	cmp	r0, r1
 8007a16:	d000      	beq.n	8007a1a <_scanf_float+0x1c6>
 8007a18:	e754      	b.n	80078c4 <_scanf_float+0x70>
 8007a1a:	494e      	ldr	r1, [pc, #312]	; (8007b54 <_scanf_float+0x300>)
 8007a1c:	3401      	adds	r4, #1
 8007a1e:	400a      	ands	r2, r1
 8007a20:	603a      	str	r2, [r7, #0]
 8007a22:	e7bf      	b.n	80079a4 <_scanf_float+0x150>
 8007a24:	21fd      	movs	r1, #253	; 0xfd
 8007a26:	1ee2      	subs	r2, r4, #3
 8007a28:	420a      	tst	r2, r1
 8007a2a:	d000      	beq.n	8007a2e <_scanf_float+0x1da>
 8007a2c:	e743      	b.n	80078b6 <_scanf_float+0x62>
 8007a2e:	e7dd      	b.n	80079ec <_scanf_float+0x198>
 8007a30:	2c02      	cmp	r4, #2
 8007a32:	d000      	beq.n	8007a36 <_scanf_float+0x1e2>
 8007a34:	e73f      	b.n	80078b6 <_scanf_float+0x62>
 8007a36:	2403      	movs	r4, #3
 8007a38:	e7b4      	b.n	80079a4 <_scanf_float+0x150>
 8007a3a:	2c06      	cmp	r4, #6
 8007a3c:	d000      	beq.n	8007a40 <_scanf_float+0x1ec>
 8007a3e:	e73a      	b.n	80078b6 <_scanf_float+0x62>
 8007a40:	2407      	movs	r4, #7
 8007a42:	e7af      	b.n	80079a4 <_scanf_float+0x150>
 8007a44:	683a      	ldr	r2, [r7, #0]
 8007a46:	0591      	lsls	r1, r2, #22
 8007a48:	d400      	bmi.n	8007a4c <_scanf_float+0x1f8>
 8007a4a:	e734      	b.n	80078b6 <_scanf_float+0x62>
 8007a4c:	4942      	ldr	r1, [pc, #264]	; (8007b58 <_scanf_float+0x304>)
 8007a4e:	400a      	ands	r2, r1
 8007a50:	603a      	str	r2, [r7, #0]
 8007a52:	9a01      	ldr	r2, [sp, #4]
 8007a54:	9205      	str	r2, [sp, #20]
 8007a56:	e7a5      	b.n	80079a4 <_scanf_float+0x150>
 8007a58:	21a0      	movs	r1, #160	; 0xa0
 8007a5a:	2080      	movs	r0, #128	; 0x80
 8007a5c:	683a      	ldr	r2, [r7, #0]
 8007a5e:	00c9      	lsls	r1, r1, #3
 8007a60:	4011      	ands	r1, r2
 8007a62:	00c0      	lsls	r0, r0, #3
 8007a64:	4281      	cmp	r1, r0
 8007a66:	d006      	beq.n	8007a76 <_scanf_float+0x222>
 8007a68:	4202      	tst	r2, r0
 8007a6a:	d100      	bne.n	8007a6e <_scanf_float+0x21a>
 8007a6c:	e723      	b.n	80078b6 <_scanf_float+0x62>
 8007a6e:	9901      	ldr	r1, [sp, #4]
 8007a70:	2900      	cmp	r1, #0
 8007a72:	d100      	bne.n	8007a76 <_scanf_float+0x222>
 8007a74:	e726      	b.n	80078c4 <_scanf_float+0x70>
 8007a76:	0591      	lsls	r1, r2, #22
 8007a78:	d404      	bmi.n	8007a84 <_scanf_float+0x230>
 8007a7a:	9901      	ldr	r1, [sp, #4]
 8007a7c:	9805      	ldr	r0, [sp, #20]
 8007a7e:	9509      	str	r5, [sp, #36]	; 0x24
 8007a80:	1a09      	subs	r1, r1, r0
 8007a82:	9108      	str	r1, [sp, #32]
 8007a84:	4933      	ldr	r1, [pc, #204]	; (8007b54 <_scanf_float+0x300>)
 8007a86:	400a      	ands	r2, r1
 8007a88:	21c0      	movs	r1, #192	; 0xc0
 8007a8a:	0049      	lsls	r1, r1, #1
 8007a8c:	430a      	orrs	r2, r1
 8007a8e:	603a      	str	r2, [r7, #0]
 8007a90:	2200      	movs	r2, #0
 8007a92:	9201      	str	r2, [sp, #4]
 8007a94:	e786      	b.n	80079a4 <_scanf_float+0x150>
 8007a96:	2203      	movs	r2, #3
 8007a98:	e79e      	b.n	80079d8 <_scanf_float+0x184>
 8007a9a:	23c0      	movs	r3, #192	; 0xc0
 8007a9c:	005b      	lsls	r3, r3, #1
 8007a9e:	0031      	movs	r1, r6
 8007aa0:	58fb      	ldr	r3, [r7, r3]
 8007aa2:	9802      	ldr	r0, [sp, #8]
 8007aa4:	4798      	blx	r3
 8007aa6:	2800      	cmp	r0, #0
 8007aa8:	d100      	bne.n	8007aac <_scanf_float+0x258>
 8007aaa:	e6f6      	b.n	800789a <_scanf_float+0x46>
 8007aac:	e703      	b.n	80078b6 <_scanf_float+0x62>
 8007aae:	3d01      	subs	r5, #1
 8007ab0:	593b      	ldr	r3, [r7, r4]
 8007ab2:	0032      	movs	r2, r6
 8007ab4:	7829      	ldrb	r1, [r5, #0]
 8007ab6:	9802      	ldr	r0, [sp, #8]
 8007ab8:	4798      	blx	r3
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	3b01      	subs	r3, #1
 8007abe:	613b      	str	r3, [r7, #16]
 8007ac0:	e707      	b.n	80078d2 <_scanf_float+0x7e>
 8007ac2:	1e63      	subs	r3, r4, #1
 8007ac4:	2b06      	cmp	r3, #6
 8007ac6:	d80e      	bhi.n	8007ae6 <_scanf_float+0x292>
 8007ac8:	9503      	str	r5, [sp, #12]
 8007aca:	2c02      	cmp	r4, #2
 8007acc:	d920      	bls.n	8007b10 <_scanf_float+0x2bc>
 8007ace:	1b63      	subs	r3, r4, r5
 8007ad0:	b2db      	uxtb	r3, r3
 8007ad2:	9306      	str	r3, [sp, #24]
 8007ad4:	9b03      	ldr	r3, [sp, #12]
 8007ad6:	9a06      	ldr	r2, [sp, #24]
 8007ad8:	189b      	adds	r3, r3, r2
 8007ada:	b2db      	uxtb	r3, r3
 8007adc:	2b03      	cmp	r3, #3
 8007ade:	d827      	bhi.n	8007b30 <_scanf_float+0x2dc>
 8007ae0:	3c03      	subs	r4, #3
 8007ae2:	b2e4      	uxtb	r4, r4
 8007ae4:	1b2d      	subs	r5, r5, r4
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	05da      	lsls	r2, r3, #23
 8007aea:	d552      	bpl.n	8007b92 <_scanf_float+0x33e>
 8007aec:	055b      	lsls	r3, r3, #21
 8007aee:	d535      	bpl.n	8007b5c <_scanf_float+0x308>
 8007af0:	24be      	movs	r4, #190	; 0xbe
 8007af2:	0064      	lsls	r4, r4, #1
 8007af4:	9b04      	ldr	r3, [sp, #16]
 8007af6:	429d      	cmp	r5, r3
 8007af8:	d800      	bhi.n	8007afc <_scanf_float+0x2a8>
 8007afa:	e6ee      	b.n	80078da <_scanf_float+0x86>
 8007afc:	3d01      	subs	r5, #1
 8007afe:	593b      	ldr	r3, [r7, r4]
 8007b00:	0032      	movs	r2, r6
 8007b02:	7829      	ldrb	r1, [r5, #0]
 8007b04:	9802      	ldr	r0, [sp, #8]
 8007b06:	4798      	blx	r3
 8007b08:	693b      	ldr	r3, [r7, #16]
 8007b0a:	3b01      	subs	r3, #1
 8007b0c:	613b      	str	r3, [r7, #16]
 8007b0e:	e7f1      	b.n	8007af4 <_scanf_float+0x2a0>
 8007b10:	24be      	movs	r4, #190	; 0xbe
 8007b12:	0064      	lsls	r4, r4, #1
 8007b14:	9b04      	ldr	r3, [sp, #16]
 8007b16:	429d      	cmp	r5, r3
 8007b18:	d800      	bhi.n	8007b1c <_scanf_float+0x2c8>
 8007b1a:	e6de      	b.n	80078da <_scanf_float+0x86>
 8007b1c:	3d01      	subs	r5, #1
 8007b1e:	593b      	ldr	r3, [r7, r4]
 8007b20:	0032      	movs	r2, r6
 8007b22:	7829      	ldrb	r1, [r5, #0]
 8007b24:	9802      	ldr	r0, [sp, #8]
 8007b26:	4798      	blx	r3
 8007b28:	693b      	ldr	r3, [r7, #16]
 8007b2a:	3b01      	subs	r3, #1
 8007b2c:	613b      	str	r3, [r7, #16]
 8007b2e:	e7f1      	b.n	8007b14 <_scanf_float+0x2c0>
 8007b30:	9b03      	ldr	r3, [sp, #12]
 8007b32:	0032      	movs	r2, r6
 8007b34:	3b01      	subs	r3, #1
 8007b36:	7819      	ldrb	r1, [r3, #0]
 8007b38:	9303      	str	r3, [sp, #12]
 8007b3a:	23be      	movs	r3, #190	; 0xbe
 8007b3c:	005b      	lsls	r3, r3, #1
 8007b3e:	58fb      	ldr	r3, [r7, r3]
 8007b40:	9802      	ldr	r0, [sp, #8]
 8007b42:	4798      	blx	r3
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	3b01      	subs	r3, #1
 8007b48:	613b      	str	r3, [r7, #16]
 8007b4a:	e7c3      	b.n	8007ad4 <_scanf_float+0x280>
 8007b4c:	fffffeff 	.word	0xfffffeff
 8007b50:	fffffe7f 	.word	0xfffffe7f
 8007b54:	fffff87f 	.word	0xfffff87f
 8007b58:	fffffd7f 	.word	0xfffffd7f
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	1e6c      	subs	r4, r5, #1
 8007b60:	7821      	ldrb	r1, [r4, #0]
 8007b62:	3b01      	subs	r3, #1
 8007b64:	613b      	str	r3, [r7, #16]
 8007b66:	2965      	cmp	r1, #101	; 0x65
 8007b68:	d00c      	beq.n	8007b84 <_scanf_float+0x330>
 8007b6a:	2945      	cmp	r1, #69	; 0x45
 8007b6c:	d00a      	beq.n	8007b84 <_scanf_float+0x330>
 8007b6e:	23be      	movs	r3, #190	; 0xbe
 8007b70:	005b      	lsls	r3, r3, #1
 8007b72:	58fb      	ldr	r3, [r7, r3]
 8007b74:	0032      	movs	r2, r6
 8007b76:	9802      	ldr	r0, [sp, #8]
 8007b78:	4798      	blx	r3
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	1eac      	subs	r4, r5, #2
 8007b7e:	3b01      	subs	r3, #1
 8007b80:	7821      	ldrb	r1, [r4, #0]
 8007b82:	613b      	str	r3, [r7, #16]
 8007b84:	23be      	movs	r3, #190	; 0xbe
 8007b86:	005b      	lsls	r3, r3, #1
 8007b88:	0032      	movs	r2, r6
 8007b8a:	58fb      	ldr	r3, [r7, r3]
 8007b8c:	9802      	ldr	r0, [sp, #8]
 8007b8e:	4798      	blx	r3
 8007b90:	0025      	movs	r5, r4
 8007b92:	683a      	ldr	r2, [r7, #0]
 8007b94:	2310      	movs	r3, #16
 8007b96:	0011      	movs	r1, r2
 8007b98:	4019      	ands	r1, r3
 8007b9a:	9103      	str	r1, [sp, #12]
 8007b9c:	421a      	tst	r2, r3
 8007b9e:	d15b      	bne.n	8007c58 <_scanf_float+0x404>
 8007ba0:	22c0      	movs	r2, #192	; 0xc0
 8007ba2:	7029      	strb	r1, [r5, #0]
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	00d2      	lsls	r2, r2, #3
 8007ba8:	4013      	ands	r3, r2
 8007baa:	2280      	movs	r2, #128	; 0x80
 8007bac:	00d2      	lsls	r2, r2, #3
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d11d      	bne.n	8007bee <_scanf_float+0x39a>
 8007bb2:	9b05      	ldr	r3, [sp, #20]
 8007bb4:	9a01      	ldr	r2, [sp, #4]
 8007bb6:	9901      	ldr	r1, [sp, #4]
 8007bb8:	1a9a      	subs	r2, r3, r2
 8007bba:	428b      	cmp	r3, r1
 8007bbc:	d124      	bne.n	8007c08 <_scanf_float+0x3b4>
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	9904      	ldr	r1, [sp, #16]
 8007bc2:	9802      	ldr	r0, [sp, #8]
 8007bc4:	f002 fda8 	bl	800a718 <_strtod_r>
 8007bc8:	9b07      	ldr	r3, [sp, #28]
 8007bca:	683a      	ldr	r2, [r7, #0]
 8007bcc:	0004      	movs	r4, r0
 8007bce:	000d      	movs	r5, r1
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	0791      	lsls	r1, r2, #30
 8007bd4:	d525      	bpl.n	8007c22 <_scanf_float+0x3ce>
 8007bd6:	9907      	ldr	r1, [sp, #28]
 8007bd8:	1d1a      	adds	r2, r3, #4
 8007bda:	600a      	str	r2, [r1, #0]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	601c      	str	r4, [r3, #0]
 8007be0:	605d      	str	r5, [r3, #4]
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	3301      	adds	r3, #1
 8007be6:	60fb      	str	r3, [r7, #12]
 8007be8:	9803      	ldr	r0, [sp, #12]
 8007bea:	b00b      	add	sp, #44	; 0x2c
 8007bec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bee:	9b08      	ldr	r3, [sp, #32]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d0e4      	beq.n	8007bbe <_scanf_float+0x36a>
 8007bf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bf6:	9a03      	ldr	r2, [sp, #12]
 8007bf8:	1c59      	adds	r1, r3, #1
 8007bfa:	9802      	ldr	r0, [sp, #8]
 8007bfc:	230a      	movs	r3, #10
 8007bfe:	f002 fe19 	bl	800a834 <_strtol_r>
 8007c02:	9b08      	ldr	r3, [sp, #32]
 8007c04:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007c06:	1ac2      	subs	r2, r0, r3
 8007c08:	003b      	movs	r3, r7
 8007c0a:	3370      	adds	r3, #112	; 0x70
 8007c0c:	33ff      	adds	r3, #255	; 0xff
 8007c0e:	429d      	cmp	r5, r3
 8007c10:	d302      	bcc.n	8007c18 <_scanf_float+0x3c4>
 8007c12:	003d      	movs	r5, r7
 8007c14:	356f      	adds	r5, #111	; 0x6f
 8007c16:	35ff      	adds	r5, #255	; 0xff
 8007c18:	0028      	movs	r0, r5
 8007c1a:	4910      	ldr	r1, [pc, #64]	; (8007c5c <_scanf_float+0x408>)
 8007c1c:	f000 f950 	bl	8007ec0 <siprintf>
 8007c20:	e7cd      	b.n	8007bbe <_scanf_float+0x36a>
 8007c22:	1d19      	adds	r1, r3, #4
 8007c24:	0752      	lsls	r2, r2, #29
 8007c26:	d502      	bpl.n	8007c2e <_scanf_float+0x3da>
 8007c28:	9a07      	ldr	r2, [sp, #28]
 8007c2a:	6011      	str	r1, [r2, #0]
 8007c2c:	e7d6      	b.n	8007bdc <_scanf_float+0x388>
 8007c2e:	9a07      	ldr	r2, [sp, #28]
 8007c30:	0020      	movs	r0, r4
 8007c32:	6011      	str	r1, [r2, #0]
 8007c34:	681e      	ldr	r6, [r3, #0]
 8007c36:	0022      	movs	r2, r4
 8007c38:	002b      	movs	r3, r5
 8007c3a:	0029      	movs	r1, r5
 8007c3c:	f7fa fb5c 	bl	80022f8 <__aeabi_dcmpun>
 8007c40:	2800      	cmp	r0, #0
 8007c42:	d004      	beq.n	8007c4e <_scanf_float+0x3fa>
 8007c44:	4806      	ldr	r0, [pc, #24]	; (8007c60 <_scanf_float+0x40c>)
 8007c46:	f000 fadf 	bl	8008208 <nanf>
 8007c4a:	6030      	str	r0, [r6, #0]
 8007c4c:	e7c9      	b.n	8007be2 <_scanf_float+0x38e>
 8007c4e:	0020      	movs	r0, r4
 8007c50:	0029      	movs	r1, r5
 8007c52:	f7fa fc43 	bl	80024dc <__aeabi_d2f>
 8007c56:	e7f8      	b.n	8007c4a <_scanf_float+0x3f6>
 8007c58:	2300      	movs	r3, #0
 8007c5a:	e63f      	b.n	80078dc <_scanf_float+0x88>
 8007c5c:	0800be54 	.word	0x0800be54
 8007c60:	0800c1e5 	.word	0x0800c1e5

08007c64 <std>:
 8007c64:	2300      	movs	r3, #0
 8007c66:	b510      	push	{r4, lr}
 8007c68:	0004      	movs	r4, r0
 8007c6a:	6003      	str	r3, [r0, #0]
 8007c6c:	6043      	str	r3, [r0, #4]
 8007c6e:	6083      	str	r3, [r0, #8]
 8007c70:	8181      	strh	r1, [r0, #12]
 8007c72:	6643      	str	r3, [r0, #100]	; 0x64
 8007c74:	81c2      	strh	r2, [r0, #14]
 8007c76:	6103      	str	r3, [r0, #16]
 8007c78:	6143      	str	r3, [r0, #20]
 8007c7a:	6183      	str	r3, [r0, #24]
 8007c7c:	0019      	movs	r1, r3
 8007c7e:	2208      	movs	r2, #8
 8007c80:	305c      	adds	r0, #92	; 0x5c
 8007c82:	f000 fa2f 	bl	80080e4 <memset>
 8007c86:	4b0b      	ldr	r3, [pc, #44]	; (8007cb4 <std+0x50>)
 8007c88:	6224      	str	r4, [r4, #32]
 8007c8a:	6263      	str	r3, [r4, #36]	; 0x24
 8007c8c:	4b0a      	ldr	r3, [pc, #40]	; (8007cb8 <std+0x54>)
 8007c8e:	62a3      	str	r3, [r4, #40]	; 0x28
 8007c90:	4b0a      	ldr	r3, [pc, #40]	; (8007cbc <std+0x58>)
 8007c92:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007c94:	4b0a      	ldr	r3, [pc, #40]	; (8007cc0 <std+0x5c>)
 8007c96:	6323      	str	r3, [r4, #48]	; 0x30
 8007c98:	4b0a      	ldr	r3, [pc, #40]	; (8007cc4 <std+0x60>)
 8007c9a:	429c      	cmp	r4, r3
 8007c9c:	d005      	beq.n	8007caa <std+0x46>
 8007c9e:	4b0a      	ldr	r3, [pc, #40]	; (8007cc8 <std+0x64>)
 8007ca0:	429c      	cmp	r4, r3
 8007ca2:	d002      	beq.n	8007caa <std+0x46>
 8007ca4:	4b09      	ldr	r3, [pc, #36]	; (8007ccc <std+0x68>)
 8007ca6:	429c      	cmp	r4, r3
 8007ca8:	d103      	bne.n	8007cb2 <std+0x4e>
 8007caa:	0020      	movs	r0, r4
 8007cac:	3058      	adds	r0, #88	; 0x58
 8007cae:	f000 fa9d 	bl	80081ec <__retarget_lock_init_recursive>
 8007cb2:	bd10      	pop	{r4, pc}
 8007cb4:	08007f01 	.word	0x08007f01
 8007cb8:	08007f29 	.word	0x08007f29
 8007cbc:	08007f61 	.word	0x08007f61
 8007cc0:	08007f8d 	.word	0x08007f8d
 8007cc4:	200003ec 	.word	0x200003ec
 8007cc8:	20000454 	.word	0x20000454
 8007ccc:	200004bc 	.word	0x200004bc

08007cd0 <stdio_exit_handler>:
 8007cd0:	b510      	push	{r4, lr}
 8007cd2:	4a03      	ldr	r2, [pc, #12]	; (8007ce0 <stdio_exit_handler+0x10>)
 8007cd4:	4903      	ldr	r1, [pc, #12]	; (8007ce4 <stdio_exit_handler+0x14>)
 8007cd6:	4804      	ldr	r0, [pc, #16]	; (8007ce8 <stdio_exit_handler+0x18>)
 8007cd8:	f000 f86c 	bl	8007db4 <_fwalk_sglue>
 8007cdc:	bd10      	pop	{r4, pc}
 8007cde:	46c0      	nop			; (mov r8, r8)
 8007ce0:	2000000c 	.word	0x2000000c
 8007ce4:	0800ac15 	.word	0x0800ac15
 8007ce8:	20000018 	.word	0x20000018

08007cec <cleanup_stdio>:
 8007cec:	6841      	ldr	r1, [r0, #4]
 8007cee:	4b0b      	ldr	r3, [pc, #44]	; (8007d1c <cleanup_stdio+0x30>)
 8007cf0:	b510      	push	{r4, lr}
 8007cf2:	0004      	movs	r4, r0
 8007cf4:	4299      	cmp	r1, r3
 8007cf6:	d001      	beq.n	8007cfc <cleanup_stdio+0x10>
 8007cf8:	f002 ff8c 	bl	800ac14 <_fflush_r>
 8007cfc:	68a1      	ldr	r1, [r4, #8]
 8007cfe:	4b08      	ldr	r3, [pc, #32]	; (8007d20 <cleanup_stdio+0x34>)
 8007d00:	4299      	cmp	r1, r3
 8007d02:	d002      	beq.n	8007d0a <cleanup_stdio+0x1e>
 8007d04:	0020      	movs	r0, r4
 8007d06:	f002 ff85 	bl	800ac14 <_fflush_r>
 8007d0a:	68e1      	ldr	r1, [r4, #12]
 8007d0c:	4b05      	ldr	r3, [pc, #20]	; (8007d24 <cleanup_stdio+0x38>)
 8007d0e:	4299      	cmp	r1, r3
 8007d10:	d002      	beq.n	8007d18 <cleanup_stdio+0x2c>
 8007d12:	0020      	movs	r0, r4
 8007d14:	f002 ff7e 	bl	800ac14 <_fflush_r>
 8007d18:	bd10      	pop	{r4, pc}
 8007d1a:	46c0      	nop			; (mov r8, r8)
 8007d1c:	200003ec 	.word	0x200003ec
 8007d20:	20000454 	.word	0x20000454
 8007d24:	200004bc 	.word	0x200004bc

08007d28 <global_stdio_init.part.0>:
 8007d28:	b510      	push	{r4, lr}
 8007d2a:	4b09      	ldr	r3, [pc, #36]	; (8007d50 <global_stdio_init.part.0+0x28>)
 8007d2c:	4a09      	ldr	r2, [pc, #36]	; (8007d54 <global_stdio_init.part.0+0x2c>)
 8007d2e:	2104      	movs	r1, #4
 8007d30:	601a      	str	r2, [r3, #0]
 8007d32:	4809      	ldr	r0, [pc, #36]	; (8007d58 <global_stdio_init.part.0+0x30>)
 8007d34:	2200      	movs	r2, #0
 8007d36:	f7ff ff95 	bl	8007c64 <std>
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	2109      	movs	r1, #9
 8007d3e:	4807      	ldr	r0, [pc, #28]	; (8007d5c <global_stdio_init.part.0+0x34>)
 8007d40:	f7ff ff90 	bl	8007c64 <std>
 8007d44:	2202      	movs	r2, #2
 8007d46:	2112      	movs	r1, #18
 8007d48:	4805      	ldr	r0, [pc, #20]	; (8007d60 <global_stdio_init.part.0+0x38>)
 8007d4a:	f7ff ff8b 	bl	8007c64 <std>
 8007d4e:	bd10      	pop	{r4, pc}
 8007d50:	20000524 	.word	0x20000524
 8007d54:	08007cd1 	.word	0x08007cd1
 8007d58:	200003ec 	.word	0x200003ec
 8007d5c:	20000454 	.word	0x20000454
 8007d60:	200004bc 	.word	0x200004bc

08007d64 <__sfp_lock_acquire>:
 8007d64:	b510      	push	{r4, lr}
 8007d66:	4802      	ldr	r0, [pc, #8]	; (8007d70 <__sfp_lock_acquire+0xc>)
 8007d68:	f000 fa41 	bl	80081ee <__retarget_lock_acquire_recursive>
 8007d6c:	bd10      	pop	{r4, pc}
 8007d6e:	46c0      	nop			; (mov r8, r8)
 8007d70:	2000052d 	.word	0x2000052d

08007d74 <__sfp_lock_release>:
 8007d74:	b510      	push	{r4, lr}
 8007d76:	4802      	ldr	r0, [pc, #8]	; (8007d80 <__sfp_lock_release+0xc>)
 8007d78:	f000 fa3a 	bl	80081f0 <__retarget_lock_release_recursive>
 8007d7c:	bd10      	pop	{r4, pc}
 8007d7e:	46c0      	nop			; (mov r8, r8)
 8007d80:	2000052d 	.word	0x2000052d

08007d84 <__sinit>:
 8007d84:	b510      	push	{r4, lr}
 8007d86:	0004      	movs	r4, r0
 8007d88:	f7ff ffec 	bl	8007d64 <__sfp_lock_acquire>
 8007d8c:	6a23      	ldr	r3, [r4, #32]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d002      	beq.n	8007d98 <__sinit+0x14>
 8007d92:	f7ff ffef 	bl	8007d74 <__sfp_lock_release>
 8007d96:	bd10      	pop	{r4, pc}
 8007d98:	4b04      	ldr	r3, [pc, #16]	; (8007dac <__sinit+0x28>)
 8007d9a:	6223      	str	r3, [r4, #32]
 8007d9c:	4b04      	ldr	r3, [pc, #16]	; (8007db0 <__sinit+0x2c>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d1f6      	bne.n	8007d92 <__sinit+0xe>
 8007da4:	f7ff ffc0 	bl	8007d28 <global_stdio_init.part.0>
 8007da8:	e7f3      	b.n	8007d92 <__sinit+0xe>
 8007daa:	46c0      	nop			; (mov r8, r8)
 8007dac:	08007ced 	.word	0x08007ced
 8007db0:	20000524 	.word	0x20000524

08007db4 <_fwalk_sglue>:
 8007db4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007db6:	0014      	movs	r4, r2
 8007db8:	2600      	movs	r6, #0
 8007dba:	9000      	str	r0, [sp, #0]
 8007dbc:	9101      	str	r1, [sp, #4]
 8007dbe:	68a5      	ldr	r5, [r4, #8]
 8007dc0:	6867      	ldr	r7, [r4, #4]
 8007dc2:	3f01      	subs	r7, #1
 8007dc4:	d504      	bpl.n	8007dd0 <_fwalk_sglue+0x1c>
 8007dc6:	6824      	ldr	r4, [r4, #0]
 8007dc8:	2c00      	cmp	r4, #0
 8007dca:	d1f8      	bne.n	8007dbe <_fwalk_sglue+0xa>
 8007dcc:	0030      	movs	r0, r6
 8007dce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007dd0:	89ab      	ldrh	r3, [r5, #12]
 8007dd2:	2b01      	cmp	r3, #1
 8007dd4:	d908      	bls.n	8007de8 <_fwalk_sglue+0x34>
 8007dd6:	220e      	movs	r2, #14
 8007dd8:	5eab      	ldrsh	r3, [r5, r2]
 8007dda:	3301      	adds	r3, #1
 8007ddc:	d004      	beq.n	8007de8 <_fwalk_sglue+0x34>
 8007dde:	0029      	movs	r1, r5
 8007de0:	9800      	ldr	r0, [sp, #0]
 8007de2:	9b01      	ldr	r3, [sp, #4]
 8007de4:	4798      	blx	r3
 8007de6:	4306      	orrs	r6, r0
 8007de8:	3568      	adds	r5, #104	; 0x68
 8007dea:	e7ea      	b.n	8007dc2 <_fwalk_sglue+0xe>

08007dec <putchar>:
 8007dec:	b510      	push	{r4, lr}
 8007dee:	4b03      	ldr	r3, [pc, #12]	; (8007dfc <putchar+0x10>)
 8007df0:	0001      	movs	r1, r0
 8007df2:	6818      	ldr	r0, [r3, #0]
 8007df4:	6882      	ldr	r2, [r0, #8]
 8007df6:	f002 ff9f 	bl	800ad38 <_putc_r>
 8007dfa:	bd10      	pop	{r4, pc}
 8007dfc:	20000064 	.word	0x20000064

08007e00 <_puts_r>:
 8007e00:	6a03      	ldr	r3, [r0, #32]
 8007e02:	b570      	push	{r4, r5, r6, lr}
 8007e04:	0005      	movs	r5, r0
 8007e06:	000e      	movs	r6, r1
 8007e08:	6884      	ldr	r4, [r0, #8]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d101      	bne.n	8007e12 <_puts_r+0x12>
 8007e0e:	f7ff ffb9 	bl	8007d84 <__sinit>
 8007e12:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007e14:	07db      	lsls	r3, r3, #31
 8007e16:	d405      	bmi.n	8007e24 <_puts_r+0x24>
 8007e18:	89a3      	ldrh	r3, [r4, #12]
 8007e1a:	059b      	lsls	r3, r3, #22
 8007e1c:	d402      	bmi.n	8007e24 <_puts_r+0x24>
 8007e1e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e20:	f000 f9e5 	bl	80081ee <__retarget_lock_acquire_recursive>
 8007e24:	89a3      	ldrh	r3, [r4, #12]
 8007e26:	071b      	lsls	r3, r3, #28
 8007e28:	d502      	bpl.n	8007e30 <_puts_r+0x30>
 8007e2a:	6923      	ldr	r3, [r4, #16]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d11f      	bne.n	8007e70 <_puts_r+0x70>
 8007e30:	0021      	movs	r1, r4
 8007e32:	0028      	movs	r0, r5
 8007e34:	f000 f8f2 	bl	800801c <__swsetup_r>
 8007e38:	2800      	cmp	r0, #0
 8007e3a:	d019      	beq.n	8007e70 <_puts_r+0x70>
 8007e3c:	2501      	movs	r5, #1
 8007e3e:	426d      	negs	r5, r5
 8007e40:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007e42:	07db      	lsls	r3, r3, #31
 8007e44:	d405      	bmi.n	8007e52 <_puts_r+0x52>
 8007e46:	89a3      	ldrh	r3, [r4, #12]
 8007e48:	059b      	lsls	r3, r3, #22
 8007e4a:	d402      	bmi.n	8007e52 <_puts_r+0x52>
 8007e4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e4e:	f000 f9cf 	bl	80081f0 <__retarget_lock_release_recursive>
 8007e52:	0028      	movs	r0, r5
 8007e54:	bd70      	pop	{r4, r5, r6, pc}
 8007e56:	3601      	adds	r6, #1
 8007e58:	60a3      	str	r3, [r4, #8]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	da04      	bge.n	8007e68 <_puts_r+0x68>
 8007e5e:	69a2      	ldr	r2, [r4, #24]
 8007e60:	429a      	cmp	r2, r3
 8007e62:	dc16      	bgt.n	8007e92 <_puts_r+0x92>
 8007e64:	290a      	cmp	r1, #10
 8007e66:	d014      	beq.n	8007e92 <_puts_r+0x92>
 8007e68:	6823      	ldr	r3, [r4, #0]
 8007e6a:	1c5a      	adds	r2, r3, #1
 8007e6c:	6022      	str	r2, [r4, #0]
 8007e6e:	7019      	strb	r1, [r3, #0]
 8007e70:	68a3      	ldr	r3, [r4, #8]
 8007e72:	7831      	ldrb	r1, [r6, #0]
 8007e74:	3b01      	subs	r3, #1
 8007e76:	2900      	cmp	r1, #0
 8007e78:	d1ed      	bne.n	8007e56 <_puts_r+0x56>
 8007e7a:	60a3      	str	r3, [r4, #8]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	da0f      	bge.n	8007ea0 <_puts_r+0xa0>
 8007e80:	0028      	movs	r0, r5
 8007e82:	0022      	movs	r2, r4
 8007e84:	310a      	adds	r1, #10
 8007e86:	f000 f887 	bl	8007f98 <__swbuf_r>
 8007e8a:	250a      	movs	r5, #10
 8007e8c:	3001      	adds	r0, #1
 8007e8e:	d1d7      	bne.n	8007e40 <_puts_r+0x40>
 8007e90:	e7d4      	b.n	8007e3c <_puts_r+0x3c>
 8007e92:	0022      	movs	r2, r4
 8007e94:	0028      	movs	r0, r5
 8007e96:	f000 f87f 	bl	8007f98 <__swbuf_r>
 8007e9a:	3001      	adds	r0, #1
 8007e9c:	d1e8      	bne.n	8007e70 <_puts_r+0x70>
 8007e9e:	e7cd      	b.n	8007e3c <_puts_r+0x3c>
 8007ea0:	250a      	movs	r5, #10
 8007ea2:	6823      	ldr	r3, [r4, #0]
 8007ea4:	1c5a      	adds	r2, r3, #1
 8007ea6:	6022      	str	r2, [r4, #0]
 8007ea8:	701d      	strb	r5, [r3, #0]
 8007eaa:	e7c9      	b.n	8007e40 <_puts_r+0x40>

08007eac <puts>:
 8007eac:	b510      	push	{r4, lr}
 8007eae:	4b03      	ldr	r3, [pc, #12]	; (8007ebc <puts+0x10>)
 8007eb0:	0001      	movs	r1, r0
 8007eb2:	6818      	ldr	r0, [r3, #0]
 8007eb4:	f7ff ffa4 	bl	8007e00 <_puts_r>
 8007eb8:	bd10      	pop	{r4, pc}
 8007eba:	46c0      	nop			; (mov r8, r8)
 8007ebc:	20000064 	.word	0x20000064

08007ec0 <siprintf>:
 8007ec0:	b40e      	push	{r1, r2, r3}
 8007ec2:	b500      	push	{lr}
 8007ec4:	490b      	ldr	r1, [pc, #44]	; (8007ef4 <siprintf+0x34>)
 8007ec6:	b09c      	sub	sp, #112	; 0x70
 8007ec8:	ab1d      	add	r3, sp, #116	; 0x74
 8007eca:	9002      	str	r0, [sp, #8]
 8007ecc:	9006      	str	r0, [sp, #24]
 8007ece:	9107      	str	r1, [sp, #28]
 8007ed0:	9104      	str	r1, [sp, #16]
 8007ed2:	4809      	ldr	r0, [pc, #36]	; (8007ef8 <siprintf+0x38>)
 8007ed4:	4909      	ldr	r1, [pc, #36]	; (8007efc <siprintf+0x3c>)
 8007ed6:	cb04      	ldmia	r3!, {r2}
 8007ed8:	9105      	str	r1, [sp, #20]
 8007eda:	6800      	ldr	r0, [r0, #0]
 8007edc:	a902      	add	r1, sp, #8
 8007ede:	9301      	str	r3, [sp, #4]
 8007ee0:	f002 fd0e 	bl	800a900 <_svfiprintf_r>
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	9b02      	ldr	r3, [sp, #8]
 8007ee8:	701a      	strb	r2, [r3, #0]
 8007eea:	b01c      	add	sp, #112	; 0x70
 8007eec:	bc08      	pop	{r3}
 8007eee:	b003      	add	sp, #12
 8007ef0:	4718      	bx	r3
 8007ef2:	46c0      	nop			; (mov r8, r8)
 8007ef4:	7fffffff 	.word	0x7fffffff
 8007ef8:	20000064 	.word	0x20000064
 8007efc:	ffff0208 	.word	0xffff0208

08007f00 <__sread>:
 8007f00:	b570      	push	{r4, r5, r6, lr}
 8007f02:	000c      	movs	r4, r1
 8007f04:	250e      	movs	r5, #14
 8007f06:	5f49      	ldrsh	r1, [r1, r5]
 8007f08:	f000 f91e 	bl	8008148 <_read_r>
 8007f0c:	2800      	cmp	r0, #0
 8007f0e:	db03      	blt.n	8007f18 <__sread+0x18>
 8007f10:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007f12:	181b      	adds	r3, r3, r0
 8007f14:	6563      	str	r3, [r4, #84]	; 0x54
 8007f16:	bd70      	pop	{r4, r5, r6, pc}
 8007f18:	89a3      	ldrh	r3, [r4, #12]
 8007f1a:	4a02      	ldr	r2, [pc, #8]	; (8007f24 <__sread+0x24>)
 8007f1c:	4013      	ands	r3, r2
 8007f1e:	81a3      	strh	r3, [r4, #12]
 8007f20:	e7f9      	b.n	8007f16 <__sread+0x16>
 8007f22:	46c0      	nop			; (mov r8, r8)
 8007f24:	ffffefff 	.word	0xffffefff

08007f28 <__swrite>:
 8007f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f2a:	001f      	movs	r7, r3
 8007f2c:	898b      	ldrh	r3, [r1, #12]
 8007f2e:	0005      	movs	r5, r0
 8007f30:	000c      	movs	r4, r1
 8007f32:	0016      	movs	r6, r2
 8007f34:	05db      	lsls	r3, r3, #23
 8007f36:	d505      	bpl.n	8007f44 <__swrite+0x1c>
 8007f38:	230e      	movs	r3, #14
 8007f3a:	5ec9      	ldrsh	r1, [r1, r3]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	2302      	movs	r3, #2
 8007f40:	f000 f8ee 	bl	8008120 <_lseek_r>
 8007f44:	89a3      	ldrh	r3, [r4, #12]
 8007f46:	4a05      	ldr	r2, [pc, #20]	; (8007f5c <__swrite+0x34>)
 8007f48:	0028      	movs	r0, r5
 8007f4a:	4013      	ands	r3, r2
 8007f4c:	81a3      	strh	r3, [r4, #12]
 8007f4e:	0032      	movs	r2, r6
 8007f50:	230e      	movs	r3, #14
 8007f52:	5ee1      	ldrsh	r1, [r4, r3]
 8007f54:	003b      	movs	r3, r7
 8007f56:	f000 f90b 	bl	8008170 <_write_r>
 8007f5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f5c:	ffffefff 	.word	0xffffefff

08007f60 <__sseek>:
 8007f60:	b570      	push	{r4, r5, r6, lr}
 8007f62:	000c      	movs	r4, r1
 8007f64:	250e      	movs	r5, #14
 8007f66:	5f49      	ldrsh	r1, [r1, r5]
 8007f68:	f000 f8da 	bl	8008120 <_lseek_r>
 8007f6c:	89a3      	ldrh	r3, [r4, #12]
 8007f6e:	1c42      	adds	r2, r0, #1
 8007f70:	d103      	bne.n	8007f7a <__sseek+0x1a>
 8007f72:	4a05      	ldr	r2, [pc, #20]	; (8007f88 <__sseek+0x28>)
 8007f74:	4013      	ands	r3, r2
 8007f76:	81a3      	strh	r3, [r4, #12]
 8007f78:	bd70      	pop	{r4, r5, r6, pc}
 8007f7a:	2280      	movs	r2, #128	; 0x80
 8007f7c:	0152      	lsls	r2, r2, #5
 8007f7e:	4313      	orrs	r3, r2
 8007f80:	81a3      	strh	r3, [r4, #12]
 8007f82:	6560      	str	r0, [r4, #84]	; 0x54
 8007f84:	e7f8      	b.n	8007f78 <__sseek+0x18>
 8007f86:	46c0      	nop			; (mov r8, r8)
 8007f88:	ffffefff 	.word	0xffffefff

08007f8c <__sclose>:
 8007f8c:	b510      	push	{r4, lr}
 8007f8e:	230e      	movs	r3, #14
 8007f90:	5ec9      	ldrsh	r1, [r1, r3]
 8007f92:	f000 f8b3 	bl	80080fc <_close_r>
 8007f96:	bd10      	pop	{r4, pc}

08007f98 <__swbuf_r>:
 8007f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f9a:	0006      	movs	r6, r0
 8007f9c:	000d      	movs	r5, r1
 8007f9e:	0014      	movs	r4, r2
 8007fa0:	2800      	cmp	r0, #0
 8007fa2:	d004      	beq.n	8007fae <__swbuf_r+0x16>
 8007fa4:	6a03      	ldr	r3, [r0, #32]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d101      	bne.n	8007fae <__swbuf_r+0x16>
 8007faa:	f7ff feeb 	bl	8007d84 <__sinit>
 8007fae:	69a3      	ldr	r3, [r4, #24]
 8007fb0:	60a3      	str	r3, [r4, #8]
 8007fb2:	89a3      	ldrh	r3, [r4, #12]
 8007fb4:	071b      	lsls	r3, r3, #28
 8007fb6:	d528      	bpl.n	800800a <__swbuf_r+0x72>
 8007fb8:	6923      	ldr	r3, [r4, #16]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d025      	beq.n	800800a <__swbuf_r+0x72>
 8007fbe:	6923      	ldr	r3, [r4, #16]
 8007fc0:	6820      	ldr	r0, [r4, #0]
 8007fc2:	b2ef      	uxtb	r7, r5
 8007fc4:	1ac0      	subs	r0, r0, r3
 8007fc6:	6963      	ldr	r3, [r4, #20]
 8007fc8:	b2ed      	uxtb	r5, r5
 8007fca:	4283      	cmp	r3, r0
 8007fcc:	dc05      	bgt.n	8007fda <__swbuf_r+0x42>
 8007fce:	0021      	movs	r1, r4
 8007fd0:	0030      	movs	r0, r6
 8007fd2:	f002 fe1f 	bl	800ac14 <_fflush_r>
 8007fd6:	2800      	cmp	r0, #0
 8007fd8:	d11d      	bne.n	8008016 <__swbuf_r+0x7e>
 8007fda:	68a3      	ldr	r3, [r4, #8]
 8007fdc:	3001      	adds	r0, #1
 8007fde:	3b01      	subs	r3, #1
 8007fe0:	60a3      	str	r3, [r4, #8]
 8007fe2:	6823      	ldr	r3, [r4, #0]
 8007fe4:	1c5a      	adds	r2, r3, #1
 8007fe6:	6022      	str	r2, [r4, #0]
 8007fe8:	701f      	strb	r7, [r3, #0]
 8007fea:	6963      	ldr	r3, [r4, #20]
 8007fec:	4283      	cmp	r3, r0
 8007fee:	d004      	beq.n	8007ffa <__swbuf_r+0x62>
 8007ff0:	89a3      	ldrh	r3, [r4, #12]
 8007ff2:	07db      	lsls	r3, r3, #31
 8007ff4:	d507      	bpl.n	8008006 <__swbuf_r+0x6e>
 8007ff6:	2d0a      	cmp	r5, #10
 8007ff8:	d105      	bne.n	8008006 <__swbuf_r+0x6e>
 8007ffa:	0021      	movs	r1, r4
 8007ffc:	0030      	movs	r0, r6
 8007ffe:	f002 fe09 	bl	800ac14 <_fflush_r>
 8008002:	2800      	cmp	r0, #0
 8008004:	d107      	bne.n	8008016 <__swbuf_r+0x7e>
 8008006:	0028      	movs	r0, r5
 8008008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800800a:	0021      	movs	r1, r4
 800800c:	0030      	movs	r0, r6
 800800e:	f000 f805 	bl	800801c <__swsetup_r>
 8008012:	2800      	cmp	r0, #0
 8008014:	d0d3      	beq.n	8007fbe <__swbuf_r+0x26>
 8008016:	2501      	movs	r5, #1
 8008018:	426d      	negs	r5, r5
 800801a:	e7f4      	b.n	8008006 <__swbuf_r+0x6e>

0800801c <__swsetup_r>:
 800801c:	4b30      	ldr	r3, [pc, #192]	; (80080e0 <__swsetup_r+0xc4>)
 800801e:	b570      	push	{r4, r5, r6, lr}
 8008020:	0005      	movs	r5, r0
 8008022:	6818      	ldr	r0, [r3, #0]
 8008024:	000c      	movs	r4, r1
 8008026:	2800      	cmp	r0, #0
 8008028:	d004      	beq.n	8008034 <__swsetup_r+0x18>
 800802a:	6a03      	ldr	r3, [r0, #32]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d101      	bne.n	8008034 <__swsetup_r+0x18>
 8008030:	f7ff fea8 	bl	8007d84 <__sinit>
 8008034:	230c      	movs	r3, #12
 8008036:	5ee2      	ldrsh	r2, [r4, r3]
 8008038:	b293      	uxth	r3, r2
 800803a:	0711      	lsls	r1, r2, #28
 800803c:	d423      	bmi.n	8008086 <__swsetup_r+0x6a>
 800803e:	06d9      	lsls	r1, r3, #27
 8008040:	d407      	bmi.n	8008052 <__swsetup_r+0x36>
 8008042:	2309      	movs	r3, #9
 8008044:	2001      	movs	r0, #1
 8008046:	602b      	str	r3, [r5, #0]
 8008048:	3337      	adds	r3, #55	; 0x37
 800804a:	4313      	orrs	r3, r2
 800804c:	81a3      	strh	r3, [r4, #12]
 800804e:	4240      	negs	r0, r0
 8008050:	bd70      	pop	{r4, r5, r6, pc}
 8008052:	075b      	lsls	r3, r3, #29
 8008054:	d513      	bpl.n	800807e <__swsetup_r+0x62>
 8008056:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008058:	2900      	cmp	r1, #0
 800805a:	d008      	beq.n	800806e <__swsetup_r+0x52>
 800805c:	0023      	movs	r3, r4
 800805e:	3344      	adds	r3, #68	; 0x44
 8008060:	4299      	cmp	r1, r3
 8008062:	d002      	beq.n	800806a <__swsetup_r+0x4e>
 8008064:	0028      	movs	r0, r5
 8008066:	f000 ff71 	bl	8008f4c <_free_r>
 800806a:	2300      	movs	r3, #0
 800806c:	6363      	str	r3, [r4, #52]	; 0x34
 800806e:	2224      	movs	r2, #36	; 0x24
 8008070:	89a3      	ldrh	r3, [r4, #12]
 8008072:	4393      	bics	r3, r2
 8008074:	81a3      	strh	r3, [r4, #12]
 8008076:	2300      	movs	r3, #0
 8008078:	6063      	str	r3, [r4, #4]
 800807a:	6923      	ldr	r3, [r4, #16]
 800807c:	6023      	str	r3, [r4, #0]
 800807e:	2308      	movs	r3, #8
 8008080:	89a2      	ldrh	r2, [r4, #12]
 8008082:	4313      	orrs	r3, r2
 8008084:	81a3      	strh	r3, [r4, #12]
 8008086:	6923      	ldr	r3, [r4, #16]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d10b      	bne.n	80080a4 <__swsetup_r+0x88>
 800808c:	21a0      	movs	r1, #160	; 0xa0
 800808e:	2280      	movs	r2, #128	; 0x80
 8008090:	89a3      	ldrh	r3, [r4, #12]
 8008092:	0089      	lsls	r1, r1, #2
 8008094:	0092      	lsls	r2, r2, #2
 8008096:	400b      	ands	r3, r1
 8008098:	4293      	cmp	r3, r2
 800809a:	d003      	beq.n	80080a4 <__swsetup_r+0x88>
 800809c:	0021      	movs	r1, r4
 800809e:	0028      	movs	r0, r5
 80080a0:	f002 fe0c 	bl	800acbc <__smakebuf_r>
 80080a4:	220c      	movs	r2, #12
 80080a6:	5ea3      	ldrsh	r3, [r4, r2]
 80080a8:	2001      	movs	r0, #1
 80080aa:	001a      	movs	r2, r3
 80080ac:	b299      	uxth	r1, r3
 80080ae:	4002      	ands	r2, r0
 80080b0:	4203      	tst	r3, r0
 80080b2:	d00f      	beq.n	80080d4 <__swsetup_r+0xb8>
 80080b4:	2200      	movs	r2, #0
 80080b6:	60a2      	str	r2, [r4, #8]
 80080b8:	6962      	ldr	r2, [r4, #20]
 80080ba:	4252      	negs	r2, r2
 80080bc:	61a2      	str	r2, [r4, #24]
 80080be:	2000      	movs	r0, #0
 80080c0:	6922      	ldr	r2, [r4, #16]
 80080c2:	4282      	cmp	r2, r0
 80080c4:	d1c4      	bne.n	8008050 <__swsetup_r+0x34>
 80080c6:	0609      	lsls	r1, r1, #24
 80080c8:	d5c2      	bpl.n	8008050 <__swsetup_r+0x34>
 80080ca:	2240      	movs	r2, #64	; 0x40
 80080cc:	4313      	orrs	r3, r2
 80080ce:	81a3      	strh	r3, [r4, #12]
 80080d0:	3801      	subs	r0, #1
 80080d2:	e7bd      	b.n	8008050 <__swsetup_r+0x34>
 80080d4:	0788      	lsls	r0, r1, #30
 80080d6:	d400      	bmi.n	80080da <__swsetup_r+0xbe>
 80080d8:	6962      	ldr	r2, [r4, #20]
 80080da:	60a2      	str	r2, [r4, #8]
 80080dc:	e7ef      	b.n	80080be <__swsetup_r+0xa2>
 80080de:	46c0      	nop			; (mov r8, r8)
 80080e0:	20000064 	.word	0x20000064

080080e4 <memset>:
 80080e4:	0003      	movs	r3, r0
 80080e6:	1882      	adds	r2, r0, r2
 80080e8:	4293      	cmp	r3, r2
 80080ea:	d100      	bne.n	80080ee <memset+0xa>
 80080ec:	4770      	bx	lr
 80080ee:	7019      	strb	r1, [r3, #0]
 80080f0:	3301      	adds	r3, #1
 80080f2:	e7f9      	b.n	80080e8 <memset+0x4>

080080f4 <_localeconv_r>:
 80080f4:	4800      	ldr	r0, [pc, #0]	; (80080f8 <_localeconv_r+0x4>)
 80080f6:	4770      	bx	lr
 80080f8:	20000158 	.word	0x20000158

080080fc <_close_r>:
 80080fc:	2300      	movs	r3, #0
 80080fe:	b570      	push	{r4, r5, r6, lr}
 8008100:	4d06      	ldr	r5, [pc, #24]	; (800811c <_close_r+0x20>)
 8008102:	0004      	movs	r4, r0
 8008104:	0008      	movs	r0, r1
 8008106:	602b      	str	r3, [r5, #0]
 8008108:	f7fb fa97 	bl	800363a <_close>
 800810c:	1c43      	adds	r3, r0, #1
 800810e:	d103      	bne.n	8008118 <_close_r+0x1c>
 8008110:	682b      	ldr	r3, [r5, #0]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d000      	beq.n	8008118 <_close_r+0x1c>
 8008116:	6023      	str	r3, [r4, #0]
 8008118:	bd70      	pop	{r4, r5, r6, pc}
 800811a:	46c0      	nop			; (mov r8, r8)
 800811c:	20000528 	.word	0x20000528

08008120 <_lseek_r>:
 8008120:	b570      	push	{r4, r5, r6, lr}
 8008122:	0004      	movs	r4, r0
 8008124:	0008      	movs	r0, r1
 8008126:	0011      	movs	r1, r2
 8008128:	001a      	movs	r2, r3
 800812a:	2300      	movs	r3, #0
 800812c:	4d05      	ldr	r5, [pc, #20]	; (8008144 <_lseek_r+0x24>)
 800812e:	602b      	str	r3, [r5, #0]
 8008130:	f7fb faa4 	bl	800367c <_lseek>
 8008134:	1c43      	adds	r3, r0, #1
 8008136:	d103      	bne.n	8008140 <_lseek_r+0x20>
 8008138:	682b      	ldr	r3, [r5, #0]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d000      	beq.n	8008140 <_lseek_r+0x20>
 800813e:	6023      	str	r3, [r4, #0]
 8008140:	bd70      	pop	{r4, r5, r6, pc}
 8008142:	46c0      	nop			; (mov r8, r8)
 8008144:	20000528 	.word	0x20000528

08008148 <_read_r>:
 8008148:	b570      	push	{r4, r5, r6, lr}
 800814a:	0004      	movs	r4, r0
 800814c:	0008      	movs	r0, r1
 800814e:	0011      	movs	r1, r2
 8008150:	001a      	movs	r2, r3
 8008152:	2300      	movs	r3, #0
 8008154:	4d05      	ldr	r5, [pc, #20]	; (800816c <_read_r+0x24>)
 8008156:	602b      	str	r3, [r5, #0]
 8008158:	f7fb fa52 	bl	8003600 <_read>
 800815c:	1c43      	adds	r3, r0, #1
 800815e:	d103      	bne.n	8008168 <_read_r+0x20>
 8008160:	682b      	ldr	r3, [r5, #0]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d000      	beq.n	8008168 <_read_r+0x20>
 8008166:	6023      	str	r3, [r4, #0]
 8008168:	bd70      	pop	{r4, r5, r6, pc}
 800816a:	46c0      	nop			; (mov r8, r8)
 800816c:	20000528 	.word	0x20000528

08008170 <_write_r>:
 8008170:	b570      	push	{r4, r5, r6, lr}
 8008172:	0004      	movs	r4, r0
 8008174:	0008      	movs	r0, r1
 8008176:	0011      	movs	r1, r2
 8008178:	001a      	movs	r2, r3
 800817a:	2300      	movs	r3, #0
 800817c:	4d05      	ldr	r5, [pc, #20]	; (8008194 <_write_r+0x24>)
 800817e:	602b      	str	r3, [r5, #0]
 8008180:	f7fa fb2c 	bl	80027dc <_write>
 8008184:	1c43      	adds	r3, r0, #1
 8008186:	d103      	bne.n	8008190 <_write_r+0x20>
 8008188:	682b      	ldr	r3, [r5, #0]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d000      	beq.n	8008190 <_write_r+0x20>
 800818e:	6023      	str	r3, [r4, #0]
 8008190:	bd70      	pop	{r4, r5, r6, pc}
 8008192:	46c0      	nop			; (mov r8, r8)
 8008194:	20000528 	.word	0x20000528

08008198 <__errno>:
 8008198:	4b01      	ldr	r3, [pc, #4]	; (80081a0 <__errno+0x8>)
 800819a:	6818      	ldr	r0, [r3, #0]
 800819c:	4770      	bx	lr
 800819e:	46c0      	nop			; (mov r8, r8)
 80081a0:	20000064 	.word	0x20000064

080081a4 <__libc_init_array>:
 80081a4:	b570      	push	{r4, r5, r6, lr}
 80081a6:	2600      	movs	r6, #0
 80081a8:	4c0c      	ldr	r4, [pc, #48]	; (80081dc <__libc_init_array+0x38>)
 80081aa:	4d0d      	ldr	r5, [pc, #52]	; (80081e0 <__libc_init_array+0x3c>)
 80081ac:	1b64      	subs	r4, r4, r5
 80081ae:	10a4      	asrs	r4, r4, #2
 80081b0:	42a6      	cmp	r6, r4
 80081b2:	d109      	bne.n	80081c8 <__libc_init_array+0x24>
 80081b4:	2600      	movs	r6, #0
 80081b6:	f003 fc01 	bl	800b9bc <_init>
 80081ba:	4c0a      	ldr	r4, [pc, #40]	; (80081e4 <__libc_init_array+0x40>)
 80081bc:	4d0a      	ldr	r5, [pc, #40]	; (80081e8 <__libc_init_array+0x44>)
 80081be:	1b64      	subs	r4, r4, r5
 80081c0:	10a4      	asrs	r4, r4, #2
 80081c2:	42a6      	cmp	r6, r4
 80081c4:	d105      	bne.n	80081d2 <__libc_init_array+0x2e>
 80081c6:	bd70      	pop	{r4, r5, r6, pc}
 80081c8:	00b3      	lsls	r3, r6, #2
 80081ca:	58eb      	ldr	r3, [r5, r3]
 80081cc:	4798      	blx	r3
 80081ce:	3601      	adds	r6, #1
 80081d0:	e7ee      	b.n	80081b0 <__libc_init_array+0xc>
 80081d2:	00b3      	lsls	r3, r6, #2
 80081d4:	58eb      	ldr	r3, [r5, r3]
 80081d6:	4798      	blx	r3
 80081d8:	3601      	adds	r6, #1
 80081da:	e7f2      	b.n	80081c2 <__libc_init_array+0x1e>
 80081dc:	0800c250 	.word	0x0800c250
 80081e0:	0800c250 	.word	0x0800c250
 80081e4:	0800c254 	.word	0x0800c254
 80081e8:	0800c250 	.word	0x0800c250

080081ec <__retarget_lock_init_recursive>:
 80081ec:	4770      	bx	lr

080081ee <__retarget_lock_acquire_recursive>:
 80081ee:	4770      	bx	lr

080081f0 <__retarget_lock_release_recursive>:
 80081f0:	4770      	bx	lr

080081f2 <memchr>:
 80081f2:	b2c9      	uxtb	r1, r1
 80081f4:	1882      	adds	r2, r0, r2
 80081f6:	4290      	cmp	r0, r2
 80081f8:	d101      	bne.n	80081fe <memchr+0xc>
 80081fa:	2000      	movs	r0, #0
 80081fc:	4770      	bx	lr
 80081fe:	7803      	ldrb	r3, [r0, #0]
 8008200:	428b      	cmp	r3, r1
 8008202:	d0fb      	beq.n	80081fc <memchr+0xa>
 8008204:	3001      	adds	r0, #1
 8008206:	e7f6      	b.n	80081f6 <memchr+0x4>

08008208 <nanf>:
 8008208:	4800      	ldr	r0, [pc, #0]	; (800820c <nanf+0x4>)
 800820a:	4770      	bx	lr
 800820c:	7fc00000 	.word	0x7fc00000

08008210 <quorem>:
 8008210:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008212:	6902      	ldr	r2, [r0, #16]
 8008214:	690b      	ldr	r3, [r1, #16]
 8008216:	b089      	sub	sp, #36	; 0x24
 8008218:	0007      	movs	r7, r0
 800821a:	9104      	str	r1, [sp, #16]
 800821c:	2000      	movs	r0, #0
 800821e:	429a      	cmp	r2, r3
 8008220:	db69      	blt.n	80082f6 <quorem+0xe6>
 8008222:	3b01      	subs	r3, #1
 8008224:	009c      	lsls	r4, r3, #2
 8008226:	9301      	str	r3, [sp, #4]
 8008228:	000b      	movs	r3, r1
 800822a:	3314      	adds	r3, #20
 800822c:	9306      	str	r3, [sp, #24]
 800822e:	191b      	adds	r3, r3, r4
 8008230:	9305      	str	r3, [sp, #20]
 8008232:	003b      	movs	r3, r7
 8008234:	3314      	adds	r3, #20
 8008236:	9303      	str	r3, [sp, #12]
 8008238:	191c      	adds	r4, r3, r4
 800823a:	9b05      	ldr	r3, [sp, #20]
 800823c:	6826      	ldr	r6, [r4, #0]
 800823e:	681d      	ldr	r5, [r3, #0]
 8008240:	0030      	movs	r0, r6
 8008242:	3501      	adds	r5, #1
 8008244:	0029      	movs	r1, r5
 8008246:	f7f7 ff7b 	bl	8000140 <__udivsi3>
 800824a:	9002      	str	r0, [sp, #8]
 800824c:	42ae      	cmp	r6, r5
 800824e:	d329      	bcc.n	80082a4 <quorem+0x94>
 8008250:	9b06      	ldr	r3, [sp, #24]
 8008252:	2600      	movs	r6, #0
 8008254:	469c      	mov	ip, r3
 8008256:	9d03      	ldr	r5, [sp, #12]
 8008258:	9606      	str	r6, [sp, #24]
 800825a:	4662      	mov	r2, ip
 800825c:	ca08      	ldmia	r2!, {r3}
 800825e:	6828      	ldr	r0, [r5, #0]
 8008260:	4694      	mov	ip, r2
 8008262:	9a02      	ldr	r2, [sp, #8]
 8008264:	b299      	uxth	r1, r3
 8008266:	4351      	muls	r1, r2
 8008268:	0c1b      	lsrs	r3, r3, #16
 800826a:	4353      	muls	r3, r2
 800826c:	1989      	adds	r1, r1, r6
 800826e:	0c0a      	lsrs	r2, r1, #16
 8008270:	189b      	adds	r3, r3, r2
 8008272:	9307      	str	r3, [sp, #28]
 8008274:	0c1e      	lsrs	r6, r3, #16
 8008276:	9b06      	ldr	r3, [sp, #24]
 8008278:	b282      	uxth	r2, r0
 800827a:	18d2      	adds	r2, r2, r3
 800827c:	466b      	mov	r3, sp
 800827e:	b289      	uxth	r1, r1
 8008280:	8b9b      	ldrh	r3, [r3, #28]
 8008282:	1a52      	subs	r2, r2, r1
 8008284:	0c01      	lsrs	r1, r0, #16
 8008286:	1ac9      	subs	r1, r1, r3
 8008288:	1413      	asrs	r3, r2, #16
 800828a:	18cb      	adds	r3, r1, r3
 800828c:	1419      	asrs	r1, r3, #16
 800828e:	b292      	uxth	r2, r2
 8008290:	041b      	lsls	r3, r3, #16
 8008292:	4313      	orrs	r3, r2
 8008294:	c508      	stmia	r5!, {r3}
 8008296:	9b05      	ldr	r3, [sp, #20]
 8008298:	9106      	str	r1, [sp, #24]
 800829a:	4563      	cmp	r3, ip
 800829c:	d2dd      	bcs.n	800825a <quorem+0x4a>
 800829e:	6823      	ldr	r3, [r4, #0]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d030      	beq.n	8008306 <quorem+0xf6>
 80082a4:	0038      	movs	r0, r7
 80082a6:	9904      	ldr	r1, [sp, #16]
 80082a8:	f001 fa2a 	bl	8009700 <__mcmp>
 80082ac:	2800      	cmp	r0, #0
 80082ae:	db21      	blt.n	80082f4 <quorem+0xe4>
 80082b0:	0038      	movs	r0, r7
 80082b2:	2600      	movs	r6, #0
 80082b4:	9b02      	ldr	r3, [sp, #8]
 80082b6:	9c04      	ldr	r4, [sp, #16]
 80082b8:	3301      	adds	r3, #1
 80082ba:	9302      	str	r3, [sp, #8]
 80082bc:	3014      	adds	r0, #20
 80082be:	3414      	adds	r4, #20
 80082c0:	6803      	ldr	r3, [r0, #0]
 80082c2:	cc02      	ldmia	r4!, {r1}
 80082c4:	b29d      	uxth	r5, r3
 80082c6:	19ad      	adds	r5, r5, r6
 80082c8:	b28a      	uxth	r2, r1
 80082ca:	1aaa      	subs	r2, r5, r2
 80082cc:	0c09      	lsrs	r1, r1, #16
 80082ce:	0c1b      	lsrs	r3, r3, #16
 80082d0:	1a5b      	subs	r3, r3, r1
 80082d2:	1411      	asrs	r1, r2, #16
 80082d4:	185b      	adds	r3, r3, r1
 80082d6:	141e      	asrs	r6, r3, #16
 80082d8:	b292      	uxth	r2, r2
 80082da:	041b      	lsls	r3, r3, #16
 80082dc:	4313      	orrs	r3, r2
 80082de:	c008      	stmia	r0!, {r3}
 80082e0:	9b05      	ldr	r3, [sp, #20]
 80082e2:	42a3      	cmp	r3, r4
 80082e4:	d2ec      	bcs.n	80082c0 <quorem+0xb0>
 80082e6:	9b01      	ldr	r3, [sp, #4]
 80082e8:	9a03      	ldr	r2, [sp, #12]
 80082ea:	009b      	lsls	r3, r3, #2
 80082ec:	18d3      	adds	r3, r2, r3
 80082ee:	681a      	ldr	r2, [r3, #0]
 80082f0:	2a00      	cmp	r2, #0
 80082f2:	d015      	beq.n	8008320 <quorem+0x110>
 80082f4:	9802      	ldr	r0, [sp, #8]
 80082f6:	b009      	add	sp, #36	; 0x24
 80082f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082fa:	6823      	ldr	r3, [r4, #0]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d106      	bne.n	800830e <quorem+0xfe>
 8008300:	9b01      	ldr	r3, [sp, #4]
 8008302:	3b01      	subs	r3, #1
 8008304:	9301      	str	r3, [sp, #4]
 8008306:	9b03      	ldr	r3, [sp, #12]
 8008308:	3c04      	subs	r4, #4
 800830a:	42a3      	cmp	r3, r4
 800830c:	d3f5      	bcc.n	80082fa <quorem+0xea>
 800830e:	9b01      	ldr	r3, [sp, #4]
 8008310:	613b      	str	r3, [r7, #16]
 8008312:	e7c7      	b.n	80082a4 <quorem+0x94>
 8008314:	681a      	ldr	r2, [r3, #0]
 8008316:	2a00      	cmp	r2, #0
 8008318:	d106      	bne.n	8008328 <quorem+0x118>
 800831a:	9a01      	ldr	r2, [sp, #4]
 800831c:	3a01      	subs	r2, #1
 800831e:	9201      	str	r2, [sp, #4]
 8008320:	9a03      	ldr	r2, [sp, #12]
 8008322:	3b04      	subs	r3, #4
 8008324:	429a      	cmp	r2, r3
 8008326:	d3f5      	bcc.n	8008314 <quorem+0x104>
 8008328:	9b01      	ldr	r3, [sp, #4]
 800832a:	613b      	str	r3, [r7, #16]
 800832c:	e7e2      	b.n	80082f4 <quorem+0xe4>
	...

08008330 <_dtoa_r>:
 8008330:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008332:	0014      	movs	r4, r2
 8008334:	001d      	movs	r5, r3
 8008336:	69c6      	ldr	r6, [r0, #28]
 8008338:	b09d      	sub	sp, #116	; 0x74
 800833a:	9408      	str	r4, [sp, #32]
 800833c:	9509      	str	r5, [sp, #36]	; 0x24
 800833e:	9f25      	ldr	r7, [sp, #148]	; 0x94
 8008340:	9004      	str	r0, [sp, #16]
 8008342:	2e00      	cmp	r6, #0
 8008344:	d10f      	bne.n	8008366 <_dtoa_r+0x36>
 8008346:	2010      	movs	r0, #16
 8008348:	f000 fe4a 	bl	8008fe0 <malloc>
 800834c:	9b04      	ldr	r3, [sp, #16]
 800834e:	1e02      	subs	r2, r0, #0
 8008350:	61d8      	str	r0, [r3, #28]
 8008352:	d104      	bne.n	800835e <_dtoa_r+0x2e>
 8008354:	21ef      	movs	r1, #239	; 0xef
 8008356:	4bc6      	ldr	r3, [pc, #792]	; (8008670 <_dtoa_r+0x340>)
 8008358:	48c6      	ldr	r0, [pc, #792]	; (8008674 <_dtoa_r+0x344>)
 800835a:	f002 fd8d 	bl	800ae78 <__assert_func>
 800835e:	6046      	str	r6, [r0, #4]
 8008360:	6086      	str	r6, [r0, #8]
 8008362:	6006      	str	r6, [r0, #0]
 8008364:	60c6      	str	r6, [r0, #12]
 8008366:	9b04      	ldr	r3, [sp, #16]
 8008368:	69db      	ldr	r3, [r3, #28]
 800836a:	6819      	ldr	r1, [r3, #0]
 800836c:	2900      	cmp	r1, #0
 800836e:	d00b      	beq.n	8008388 <_dtoa_r+0x58>
 8008370:	685a      	ldr	r2, [r3, #4]
 8008372:	2301      	movs	r3, #1
 8008374:	4093      	lsls	r3, r2
 8008376:	604a      	str	r2, [r1, #4]
 8008378:	608b      	str	r3, [r1, #8]
 800837a:	9804      	ldr	r0, [sp, #16]
 800837c:	f000 ff32 	bl	80091e4 <_Bfree>
 8008380:	2200      	movs	r2, #0
 8008382:	9b04      	ldr	r3, [sp, #16]
 8008384:	69db      	ldr	r3, [r3, #28]
 8008386:	601a      	str	r2, [r3, #0]
 8008388:	2d00      	cmp	r5, #0
 800838a:	da1e      	bge.n	80083ca <_dtoa_r+0x9a>
 800838c:	2301      	movs	r3, #1
 800838e:	603b      	str	r3, [r7, #0]
 8008390:	006b      	lsls	r3, r5, #1
 8008392:	085b      	lsrs	r3, r3, #1
 8008394:	9309      	str	r3, [sp, #36]	; 0x24
 8008396:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008398:	4bb7      	ldr	r3, [pc, #732]	; (8008678 <_dtoa_r+0x348>)
 800839a:	4ab7      	ldr	r2, [pc, #732]	; (8008678 <_dtoa_r+0x348>)
 800839c:	403b      	ands	r3, r7
 800839e:	4293      	cmp	r3, r2
 80083a0:	d116      	bne.n	80083d0 <_dtoa_r+0xa0>
 80083a2:	4bb6      	ldr	r3, [pc, #728]	; (800867c <_dtoa_r+0x34c>)
 80083a4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80083a6:	6013      	str	r3, [r2, #0]
 80083a8:	033b      	lsls	r3, r7, #12
 80083aa:	0b1b      	lsrs	r3, r3, #12
 80083ac:	4323      	orrs	r3, r4
 80083ae:	d101      	bne.n	80083b4 <_dtoa_r+0x84>
 80083b0:	f000 fdb5 	bl	8008f1e <_dtoa_r+0xbee>
 80083b4:	4bb2      	ldr	r3, [pc, #712]	; (8008680 <_dtoa_r+0x350>)
 80083b6:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80083b8:	9306      	str	r3, [sp, #24]
 80083ba:	2a00      	cmp	r2, #0
 80083bc:	d002      	beq.n	80083c4 <_dtoa_r+0x94>
 80083be:	4bb1      	ldr	r3, [pc, #708]	; (8008684 <_dtoa_r+0x354>)
 80083c0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80083c2:	6013      	str	r3, [r2, #0]
 80083c4:	9806      	ldr	r0, [sp, #24]
 80083c6:	b01d      	add	sp, #116	; 0x74
 80083c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083ca:	2300      	movs	r3, #0
 80083cc:	603b      	str	r3, [r7, #0]
 80083ce:	e7e2      	b.n	8008396 <_dtoa_r+0x66>
 80083d0:	9a08      	ldr	r2, [sp, #32]
 80083d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083d4:	9210      	str	r2, [sp, #64]	; 0x40
 80083d6:	9311      	str	r3, [sp, #68]	; 0x44
 80083d8:	9810      	ldr	r0, [sp, #64]	; 0x40
 80083da:	9911      	ldr	r1, [sp, #68]	; 0x44
 80083dc:	2200      	movs	r2, #0
 80083de:	2300      	movs	r3, #0
 80083e0:	f7f8 f834 	bl	800044c <__aeabi_dcmpeq>
 80083e4:	1e06      	subs	r6, r0, #0
 80083e6:	d009      	beq.n	80083fc <_dtoa_r+0xcc>
 80083e8:	2301      	movs	r3, #1
 80083ea:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80083ec:	6013      	str	r3, [r2, #0]
 80083ee:	4ba6      	ldr	r3, [pc, #664]	; (8008688 <_dtoa_r+0x358>)
 80083f0:	9306      	str	r3, [sp, #24]
 80083f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d0e5      	beq.n	80083c4 <_dtoa_r+0x94>
 80083f8:	4ba4      	ldr	r3, [pc, #656]	; (800868c <_dtoa_r+0x35c>)
 80083fa:	e7e1      	b.n	80083c0 <_dtoa_r+0x90>
 80083fc:	ab1a      	add	r3, sp, #104	; 0x68
 80083fe:	9301      	str	r3, [sp, #4]
 8008400:	ab1b      	add	r3, sp, #108	; 0x6c
 8008402:	9300      	str	r3, [sp, #0]
 8008404:	9804      	ldr	r0, [sp, #16]
 8008406:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008408:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800840a:	f001 fa95 	bl	8009938 <__d2b>
 800840e:	007a      	lsls	r2, r7, #1
 8008410:	9005      	str	r0, [sp, #20]
 8008412:	0d52      	lsrs	r2, r2, #21
 8008414:	d100      	bne.n	8008418 <_dtoa_r+0xe8>
 8008416:	e07b      	b.n	8008510 <_dtoa_r+0x1e0>
 8008418:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800841a:	9617      	str	r6, [sp, #92]	; 0x5c
 800841c:	0319      	lsls	r1, r3, #12
 800841e:	4b9c      	ldr	r3, [pc, #624]	; (8008690 <_dtoa_r+0x360>)
 8008420:	0b09      	lsrs	r1, r1, #12
 8008422:	430b      	orrs	r3, r1
 8008424:	499b      	ldr	r1, [pc, #620]	; (8008694 <_dtoa_r+0x364>)
 8008426:	1857      	adds	r7, r2, r1
 8008428:	9810      	ldr	r0, [sp, #64]	; 0x40
 800842a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800842c:	0019      	movs	r1, r3
 800842e:	2200      	movs	r2, #0
 8008430:	4b99      	ldr	r3, [pc, #612]	; (8008698 <_dtoa_r+0x368>)
 8008432:	f7f9 fbdf 	bl	8001bf4 <__aeabi_dsub>
 8008436:	4a99      	ldr	r2, [pc, #612]	; (800869c <_dtoa_r+0x36c>)
 8008438:	4b99      	ldr	r3, [pc, #612]	; (80086a0 <_dtoa_r+0x370>)
 800843a:	f7f9 f919 	bl	8001670 <__aeabi_dmul>
 800843e:	4a99      	ldr	r2, [pc, #612]	; (80086a4 <_dtoa_r+0x374>)
 8008440:	4b99      	ldr	r3, [pc, #612]	; (80086a8 <_dtoa_r+0x378>)
 8008442:	f7f8 f9bb 	bl	80007bc <__aeabi_dadd>
 8008446:	0004      	movs	r4, r0
 8008448:	0038      	movs	r0, r7
 800844a:	000d      	movs	r5, r1
 800844c:	f7f9 ffa8 	bl	80023a0 <__aeabi_i2d>
 8008450:	4a96      	ldr	r2, [pc, #600]	; (80086ac <_dtoa_r+0x37c>)
 8008452:	4b97      	ldr	r3, [pc, #604]	; (80086b0 <_dtoa_r+0x380>)
 8008454:	f7f9 f90c 	bl	8001670 <__aeabi_dmul>
 8008458:	0002      	movs	r2, r0
 800845a:	000b      	movs	r3, r1
 800845c:	0020      	movs	r0, r4
 800845e:	0029      	movs	r1, r5
 8008460:	f7f8 f9ac 	bl	80007bc <__aeabi_dadd>
 8008464:	0004      	movs	r4, r0
 8008466:	000d      	movs	r5, r1
 8008468:	f7f9 ff64 	bl	8002334 <__aeabi_d2iz>
 800846c:	2200      	movs	r2, #0
 800846e:	9003      	str	r0, [sp, #12]
 8008470:	2300      	movs	r3, #0
 8008472:	0020      	movs	r0, r4
 8008474:	0029      	movs	r1, r5
 8008476:	f7f7 ffef 	bl	8000458 <__aeabi_dcmplt>
 800847a:	2800      	cmp	r0, #0
 800847c:	d00b      	beq.n	8008496 <_dtoa_r+0x166>
 800847e:	9803      	ldr	r0, [sp, #12]
 8008480:	f7f9 ff8e 	bl	80023a0 <__aeabi_i2d>
 8008484:	002b      	movs	r3, r5
 8008486:	0022      	movs	r2, r4
 8008488:	f7f7 ffe0 	bl	800044c <__aeabi_dcmpeq>
 800848c:	4243      	negs	r3, r0
 800848e:	4158      	adcs	r0, r3
 8008490:	9b03      	ldr	r3, [sp, #12]
 8008492:	1a1b      	subs	r3, r3, r0
 8008494:	9303      	str	r3, [sp, #12]
 8008496:	2301      	movs	r3, #1
 8008498:	9316      	str	r3, [sp, #88]	; 0x58
 800849a:	9b03      	ldr	r3, [sp, #12]
 800849c:	2b16      	cmp	r3, #22
 800849e:	d810      	bhi.n	80084c2 <_dtoa_r+0x192>
 80084a0:	9810      	ldr	r0, [sp, #64]	; 0x40
 80084a2:	9911      	ldr	r1, [sp, #68]	; 0x44
 80084a4:	9a03      	ldr	r2, [sp, #12]
 80084a6:	4b83      	ldr	r3, [pc, #524]	; (80086b4 <_dtoa_r+0x384>)
 80084a8:	00d2      	lsls	r2, r2, #3
 80084aa:	189b      	adds	r3, r3, r2
 80084ac:	681a      	ldr	r2, [r3, #0]
 80084ae:	685b      	ldr	r3, [r3, #4]
 80084b0:	f7f7 ffd2 	bl	8000458 <__aeabi_dcmplt>
 80084b4:	2800      	cmp	r0, #0
 80084b6:	d047      	beq.n	8008548 <_dtoa_r+0x218>
 80084b8:	9b03      	ldr	r3, [sp, #12]
 80084ba:	3b01      	subs	r3, #1
 80084bc:	9303      	str	r3, [sp, #12]
 80084be:	2300      	movs	r3, #0
 80084c0:	9316      	str	r3, [sp, #88]	; 0x58
 80084c2:	2200      	movs	r2, #0
 80084c4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80084c6:	920a      	str	r2, [sp, #40]	; 0x28
 80084c8:	1bdb      	subs	r3, r3, r7
 80084ca:	1e5a      	subs	r2, r3, #1
 80084cc:	d53e      	bpl.n	800854c <_dtoa_r+0x21c>
 80084ce:	2201      	movs	r2, #1
 80084d0:	1ad3      	subs	r3, r2, r3
 80084d2:	930a      	str	r3, [sp, #40]	; 0x28
 80084d4:	2300      	movs	r3, #0
 80084d6:	930c      	str	r3, [sp, #48]	; 0x30
 80084d8:	9b03      	ldr	r3, [sp, #12]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	db38      	blt.n	8008550 <_dtoa_r+0x220>
 80084de:	9a03      	ldr	r2, [sp, #12]
 80084e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80084e2:	4694      	mov	ip, r2
 80084e4:	4463      	add	r3, ip
 80084e6:	930c      	str	r3, [sp, #48]	; 0x30
 80084e8:	2300      	movs	r3, #0
 80084ea:	9213      	str	r2, [sp, #76]	; 0x4c
 80084ec:	930d      	str	r3, [sp, #52]	; 0x34
 80084ee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80084f0:	2401      	movs	r4, #1
 80084f2:	2b09      	cmp	r3, #9
 80084f4:	d867      	bhi.n	80085c6 <_dtoa_r+0x296>
 80084f6:	2b05      	cmp	r3, #5
 80084f8:	dd02      	ble.n	8008500 <_dtoa_r+0x1d0>
 80084fa:	2400      	movs	r4, #0
 80084fc:	3b04      	subs	r3, #4
 80084fe:	9322      	str	r3, [sp, #136]	; 0x88
 8008500:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008502:	1e98      	subs	r0, r3, #2
 8008504:	2803      	cmp	r0, #3
 8008506:	d867      	bhi.n	80085d8 <_dtoa_r+0x2a8>
 8008508:	f7f7 fe06 	bl	8000118 <__gnu_thumb1_case_uqi>
 800850c:	5b383a2b 	.word	0x5b383a2b
 8008510:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008512:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8008514:	18f6      	adds	r6, r6, r3
 8008516:	4b68      	ldr	r3, [pc, #416]	; (80086b8 <_dtoa_r+0x388>)
 8008518:	18f2      	adds	r2, r6, r3
 800851a:	2a20      	cmp	r2, #32
 800851c:	dd0f      	ble.n	800853e <_dtoa_r+0x20e>
 800851e:	2340      	movs	r3, #64	; 0x40
 8008520:	1a9b      	subs	r3, r3, r2
 8008522:	409f      	lsls	r7, r3
 8008524:	4b65      	ldr	r3, [pc, #404]	; (80086bc <_dtoa_r+0x38c>)
 8008526:	0038      	movs	r0, r7
 8008528:	18f3      	adds	r3, r6, r3
 800852a:	40dc      	lsrs	r4, r3
 800852c:	4320      	orrs	r0, r4
 800852e:	f7f9 ff67 	bl	8002400 <__aeabi_ui2d>
 8008532:	2201      	movs	r2, #1
 8008534:	4b62      	ldr	r3, [pc, #392]	; (80086c0 <_dtoa_r+0x390>)
 8008536:	1e77      	subs	r7, r6, #1
 8008538:	18cb      	adds	r3, r1, r3
 800853a:	9217      	str	r2, [sp, #92]	; 0x5c
 800853c:	e776      	b.n	800842c <_dtoa_r+0xfc>
 800853e:	2320      	movs	r3, #32
 8008540:	0020      	movs	r0, r4
 8008542:	1a9b      	subs	r3, r3, r2
 8008544:	4098      	lsls	r0, r3
 8008546:	e7f2      	b.n	800852e <_dtoa_r+0x1fe>
 8008548:	9016      	str	r0, [sp, #88]	; 0x58
 800854a:	e7ba      	b.n	80084c2 <_dtoa_r+0x192>
 800854c:	920c      	str	r2, [sp, #48]	; 0x30
 800854e:	e7c3      	b.n	80084d8 <_dtoa_r+0x1a8>
 8008550:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008552:	9a03      	ldr	r2, [sp, #12]
 8008554:	1a9b      	subs	r3, r3, r2
 8008556:	930a      	str	r3, [sp, #40]	; 0x28
 8008558:	4253      	negs	r3, r2
 800855a:	930d      	str	r3, [sp, #52]	; 0x34
 800855c:	2300      	movs	r3, #0
 800855e:	9313      	str	r3, [sp, #76]	; 0x4c
 8008560:	e7c5      	b.n	80084ee <_dtoa_r+0x1be>
 8008562:	2300      	movs	r3, #0
 8008564:	930f      	str	r3, [sp, #60]	; 0x3c
 8008566:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008568:	930b      	str	r3, [sp, #44]	; 0x2c
 800856a:	9307      	str	r3, [sp, #28]
 800856c:	2b00      	cmp	r3, #0
 800856e:	dc13      	bgt.n	8008598 <_dtoa_r+0x268>
 8008570:	2301      	movs	r3, #1
 8008572:	001a      	movs	r2, r3
 8008574:	930b      	str	r3, [sp, #44]	; 0x2c
 8008576:	9307      	str	r3, [sp, #28]
 8008578:	9223      	str	r2, [sp, #140]	; 0x8c
 800857a:	e00d      	b.n	8008598 <_dtoa_r+0x268>
 800857c:	2301      	movs	r3, #1
 800857e:	e7f1      	b.n	8008564 <_dtoa_r+0x234>
 8008580:	2300      	movs	r3, #0
 8008582:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8008584:	930f      	str	r3, [sp, #60]	; 0x3c
 8008586:	4694      	mov	ip, r2
 8008588:	9b03      	ldr	r3, [sp, #12]
 800858a:	4463      	add	r3, ip
 800858c:	930b      	str	r3, [sp, #44]	; 0x2c
 800858e:	3301      	adds	r3, #1
 8008590:	9307      	str	r3, [sp, #28]
 8008592:	2b00      	cmp	r3, #0
 8008594:	dc00      	bgt.n	8008598 <_dtoa_r+0x268>
 8008596:	2301      	movs	r3, #1
 8008598:	9a04      	ldr	r2, [sp, #16]
 800859a:	2100      	movs	r1, #0
 800859c:	69d0      	ldr	r0, [r2, #28]
 800859e:	2204      	movs	r2, #4
 80085a0:	0015      	movs	r5, r2
 80085a2:	3514      	adds	r5, #20
 80085a4:	429d      	cmp	r5, r3
 80085a6:	d91b      	bls.n	80085e0 <_dtoa_r+0x2b0>
 80085a8:	6041      	str	r1, [r0, #4]
 80085aa:	9804      	ldr	r0, [sp, #16]
 80085ac:	f000 fdd6 	bl	800915c <_Balloc>
 80085b0:	9006      	str	r0, [sp, #24]
 80085b2:	2800      	cmp	r0, #0
 80085b4:	d117      	bne.n	80085e6 <_dtoa_r+0x2b6>
 80085b6:	21b0      	movs	r1, #176	; 0xb0
 80085b8:	4b42      	ldr	r3, [pc, #264]	; (80086c4 <_dtoa_r+0x394>)
 80085ba:	482e      	ldr	r0, [pc, #184]	; (8008674 <_dtoa_r+0x344>)
 80085bc:	9a06      	ldr	r2, [sp, #24]
 80085be:	31ff      	adds	r1, #255	; 0xff
 80085c0:	e6cb      	b.n	800835a <_dtoa_r+0x2a>
 80085c2:	2301      	movs	r3, #1
 80085c4:	e7dd      	b.n	8008582 <_dtoa_r+0x252>
 80085c6:	2300      	movs	r3, #0
 80085c8:	940f      	str	r4, [sp, #60]	; 0x3c
 80085ca:	9322      	str	r3, [sp, #136]	; 0x88
 80085cc:	3b01      	subs	r3, #1
 80085ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80085d0:	9307      	str	r3, [sp, #28]
 80085d2:	2200      	movs	r2, #0
 80085d4:	3313      	adds	r3, #19
 80085d6:	e7cf      	b.n	8008578 <_dtoa_r+0x248>
 80085d8:	2301      	movs	r3, #1
 80085da:	930f      	str	r3, [sp, #60]	; 0x3c
 80085dc:	3b02      	subs	r3, #2
 80085de:	e7f6      	b.n	80085ce <_dtoa_r+0x29e>
 80085e0:	3101      	adds	r1, #1
 80085e2:	0052      	lsls	r2, r2, #1
 80085e4:	e7dc      	b.n	80085a0 <_dtoa_r+0x270>
 80085e6:	9b04      	ldr	r3, [sp, #16]
 80085e8:	9a06      	ldr	r2, [sp, #24]
 80085ea:	69db      	ldr	r3, [r3, #28]
 80085ec:	601a      	str	r2, [r3, #0]
 80085ee:	9b07      	ldr	r3, [sp, #28]
 80085f0:	2b0e      	cmp	r3, #14
 80085f2:	d900      	bls.n	80085f6 <_dtoa_r+0x2c6>
 80085f4:	e0e5      	b.n	80087c2 <_dtoa_r+0x492>
 80085f6:	2c00      	cmp	r4, #0
 80085f8:	d100      	bne.n	80085fc <_dtoa_r+0x2cc>
 80085fa:	e0e2      	b.n	80087c2 <_dtoa_r+0x492>
 80085fc:	9b03      	ldr	r3, [sp, #12]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	dd64      	ble.n	80086cc <_dtoa_r+0x39c>
 8008602:	210f      	movs	r1, #15
 8008604:	9a03      	ldr	r2, [sp, #12]
 8008606:	4b2b      	ldr	r3, [pc, #172]	; (80086b4 <_dtoa_r+0x384>)
 8008608:	400a      	ands	r2, r1
 800860a:	00d2      	lsls	r2, r2, #3
 800860c:	189b      	adds	r3, r3, r2
 800860e:	681e      	ldr	r6, [r3, #0]
 8008610:	685f      	ldr	r7, [r3, #4]
 8008612:	9b03      	ldr	r3, [sp, #12]
 8008614:	2402      	movs	r4, #2
 8008616:	111d      	asrs	r5, r3, #4
 8008618:	05db      	lsls	r3, r3, #23
 800861a:	d50a      	bpl.n	8008632 <_dtoa_r+0x302>
 800861c:	4b2a      	ldr	r3, [pc, #168]	; (80086c8 <_dtoa_r+0x398>)
 800861e:	400d      	ands	r5, r1
 8008620:	6a1a      	ldr	r2, [r3, #32]
 8008622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008624:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008626:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008628:	f7f8 fc28 	bl	8000e7c <__aeabi_ddiv>
 800862c:	9008      	str	r0, [sp, #32]
 800862e:	9109      	str	r1, [sp, #36]	; 0x24
 8008630:	3401      	adds	r4, #1
 8008632:	4b25      	ldr	r3, [pc, #148]	; (80086c8 <_dtoa_r+0x398>)
 8008634:	930e      	str	r3, [sp, #56]	; 0x38
 8008636:	2d00      	cmp	r5, #0
 8008638:	d108      	bne.n	800864c <_dtoa_r+0x31c>
 800863a:	9808      	ldr	r0, [sp, #32]
 800863c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800863e:	0032      	movs	r2, r6
 8008640:	003b      	movs	r3, r7
 8008642:	f7f8 fc1b 	bl	8000e7c <__aeabi_ddiv>
 8008646:	9008      	str	r0, [sp, #32]
 8008648:	9109      	str	r1, [sp, #36]	; 0x24
 800864a:	e05a      	b.n	8008702 <_dtoa_r+0x3d2>
 800864c:	2301      	movs	r3, #1
 800864e:	421d      	tst	r5, r3
 8008650:	d009      	beq.n	8008666 <_dtoa_r+0x336>
 8008652:	18e4      	adds	r4, r4, r3
 8008654:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008656:	0030      	movs	r0, r6
 8008658:	681a      	ldr	r2, [r3, #0]
 800865a:	685b      	ldr	r3, [r3, #4]
 800865c:	0039      	movs	r1, r7
 800865e:	f7f9 f807 	bl	8001670 <__aeabi_dmul>
 8008662:	0006      	movs	r6, r0
 8008664:	000f      	movs	r7, r1
 8008666:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008668:	106d      	asrs	r5, r5, #1
 800866a:	3308      	adds	r3, #8
 800866c:	e7e2      	b.n	8008634 <_dtoa_r+0x304>
 800866e:	46c0      	nop			; (mov r8, r8)
 8008670:	0800be66 	.word	0x0800be66
 8008674:	0800be7d 	.word	0x0800be7d
 8008678:	7ff00000 	.word	0x7ff00000
 800867c:	0000270f 	.word	0x0000270f
 8008680:	0800be62 	.word	0x0800be62
 8008684:	0800be65 	.word	0x0800be65
 8008688:	0800be30 	.word	0x0800be30
 800868c:	0800be31 	.word	0x0800be31
 8008690:	3ff00000 	.word	0x3ff00000
 8008694:	fffffc01 	.word	0xfffffc01
 8008698:	3ff80000 	.word	0x3ff80000
 800869c:	636f4361 	.word	0x636f4361
 80086a0:	3fd287a7 	.word	0x3fd287a7
 80086a4:	8b60c8b3 	.word	0x8b60c8b3
 80086a8:	3fc68a28 	.word	0x3fc68a28
 80086ac:	509f79fb 	.word	0x509f79fb
 80086b0:	3fd34413 	.word	0x3fd34413
 80086b4:	0800bf68 	.word	0x0800bf68
 80086b8:	00000432 	.word	0x00000432
 80086bc:	00000412 	.word	0x00000412
 80086c0:	fe100000 	.word	0xfe100000
 80086c4:	0800bed5 	.word	0x0800bed5
 80086c8:	0800bf40 	.word	0x0800bf40
 80086cc:	9b03      	ldr	r3, [sp, #12]
 80086ce:	2402      	movs	r4, #2
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d016      	beq.n	8008702 <_dtoa_r+0x3d2>
 80086d4:	9810      	ldr	r0, [sp, #64]	; 0x40
 80086d6:	9911      	ldr	r1, [sp, #68]	; 0x44
 80086d8:	220f      	movs	r2, #15
 80086da:	425d      	negs	r5, r3
 80086dc:	402a      	ands	r2, r5
 80086de:	4bdd      	ldr	r3, [pc, #884]	; (8008a54 <_dtoa_r+0x724>)
 80086e0:	00d2      	lsls	r2, r2, #3
 80086e2:	189b      	adds	r3, r3, r2
 80086e4:	681a      	ldr	r2, [r3, #0]
 80086e6:	685b      	ldr	r3, [r3, #4]
 80086e8:	f7f8 ffc2 	bl	8001670 <__aeabi_dmul>
 80086ec:	2701      	movs	r7, #1
 80086ee:	2300      	movs	r3, #0
 80086f0:	9008      	str	r0, [sp, #32]
 80086f2:	9109      	str	r1, [sp, #36]	; 0x24
 80086f4:	4ed8      	ldr	r6, [pc, #864]	; (8008a58 <_dtoa_r+0x728>)
 80086f6:	112d      	asrs	r5, r5, #4
 80086f8:	2d00      	cmp	r5, #0
 80086fa:	d000      	beq.n	80086fe <_dtoa_r+0x3ce>
 80086fc:	e091      	b.n	8008822 <_dtoa_r+0x4f2>
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d1a1      	bne.n	8008646 <_dtoa_r+0x316>
 8008702:	9e08      	ldr	r6, [sp, #32]
 8008704:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008706:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008708:	2b00      	cmp	r3, #0
 800870a:	d100      	bne.n	800870e <_dtoa_r+0x3de>
 800870c:	e094      	b.n	8008838 <_dtoa_r+0x508>
 800870e:	2200      	movs	r2, #0
 8008710:	0030      	movs	r0, r6
 8008712:	0039      	movs	r1, r7
 8008714:	4bd1      	ldr	r3, [pc, #836]	; (8008a5c <_dtoa_r+0x72c>)
 8008716:	f7f7 fe9f 	bl	8000458 <__aeabi_dcmplt>
 800871a:	2800      	cmp	r0, #0
 800871c:	d100      	bne.n	8008720 <_dtoa_r+0x3f0>
 800871e:	e08b      	b.n	8008838 <_dtoa_r+0x508>
 8008720:	9b07      	ldr	r3, [sp, #28]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d100      	bne.n	8008728 <_dtoa_r+0x3f8>
 8008726:	e087      	b.n	8008838 <_dtoa_r+0x508>
 8008728:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800872a:	2b00      	cmp	r3, #0
 800872c:	dd45      	ble.n	80087ba <_dtoa_r+0x48a>
 800872e:	9b03      	ldr	r3, [sp, #12]
 8008730:	2200      	movs	r2, #0
 8008732:	3b01      	subs	r3, #1
 8008734:	930e      	str	r3, [sp, #56]	; 0x38
 8008736:	0030      	movs	r0, r6
 8008738:	4bc9      	ldr	r3, [pc, #804]	; (8008a60 <_dtoa_r+0x730>)
 800873a:	0039      	movs	r1, r7
 800873c:	f7f8 ff98 	bl	8001670 <__aeabi_dmul>
 8008740:	9008      	str	r0, [sp, #32]
 8008742:	9109      	str	r1, [sp, #36]	; 0x24
 8008744:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008746:	3401      	adds	r4, #1
 8008748:	0020      	movs	r0, r4
 800874a:	9e08      	ldr	r6, [sp, #32]
 800874c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800874e:	9312      	str	r3, [sp, #72]	; 0x48
 8008750:	f7f9 fe26 	bl	80023a0 <__aeabi_i2d>
 8008754:	0032      	movs	r2, r6
 8008756:	003b      	movs	r3, r7
 8008758:	f7f8 ff8a 	bl	8001670 <__aeabi_dmul>
 800875c:	2200      	movs	r2, #0
 800875e:	4bc1      	ldr	r3, [pc, #772]	; (8008a64 <_dtoa_r+0x734>)
 8008760:	f7f8 f82c 	bl	80007bc <__aeabi_dadd>
 8008764:	4ac0      	ldr	r2, [pc, #768]	; (8008a68 <_dtoa_r+0x738>)
 8008766:	9014      	str	r0, [sp, #80]	; 0x50
 8008768:	9115      	str	r1, [sp, #84]	; 0x54
 800876a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800876c:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800876e:	4694      	mov	ip, r2
 8008770:	9308      	str	r3, [sp, #32]
 8008772:	9409      	str	r4, [sp, #36]	; 0x24
 8008774:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008776:	4463      	add	r3, ip
 8008778:	9318      	str	r3, [sp, #96]	; 0x60
 800877a:	9309      	str	r3, [sp, #36]	; 0x24
 800877c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800877e:	2b00      	cmp	r3, #0
 8008780:	d15e      	bne.n	8008840 <_dtoa_r+0x510>
 8008782:	2200      	movs	r2, #0
 8008784:	4bb9      	ldr	r3, [pc, #740]	; (8008a6c <_dtoa_r+0x73c>)
 8008786:	0030      	movs	r0, r6
 8008788:	0039      	movs	r1, r7
 800878a:	f7f9 fa33 	bl	8001bf4 <__aeabi_dsub>
 800878e:	9a08      	ldr	r2, [sp, #32]
 8008790:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008792:	0004      	movs	r4, r0
 8008794:	000d      	movs	r5, r1
 8008796:	f7f7 fe73 	bl	8000480 <__aeabi_dcmpgt>
 800879a:	2800      	cmp	r0, #0
 800879c:	d000      	beq.n	80087a0 <_dtoa_r+0x470>
 800879e:	e2b3      	b.n	8008d08 <_dtoa_r+0x9d8>
 80087a0:	48b3      	ldr	r0, [pc, #716]	; (8008a70 <_dtoa_r+0x740>)
 80087a2:	9915      	ldr	r1, [sp, #84]	; 0x54
 80087a4:	4684      	mov	ip, r0
 80087a6:	4461      	add	r1, ip
 80087a8:	000b      	movs	r3, r1
 80087aa:	0020      	movs	r0, r4
 80087ac:	0029      	movs	r1, r5
 80087ae:	9a08      	ldr	r2, [sp, #32]
 80087b0:	f7f7 fe52 	bl	8000458 <__aeabi_dcmplt>
 80087b4:	2800      	cmp	r0, #0
 80087b6:	d000      	beq.n	80087ba <_dtoa_r+0x48a>
 80087b8:	e2a3      	b.n	8008d02 <_dtoa_r+0x9d2>
 80087ba:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80087bc:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80087be:	9308      	str	r3, [sp, #32]
 80087c0:	9409      	str	r4, [sp, #36]	; 0x24
 80087c2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	da00      	bge.n	80087ca <_dtoa_r+0x49a>
 80087c8:	e179      	b.n	8008abe <_dtoa_r+0x78e>
 80087ca:	9a03      	ldr	r2, [sp, #12]
 80087cc:	2a0e      	cmp	r2, #14
 80087ce:	dd00      	ble.n	80087d2 <_dtoa_r+0x4a2>
 80087d0:	e175      	b.n	8008abe <_dtoa_r+0x78e>
 80087d2:	4ba0      	ldr	r3, [pc, #640]	; (8008a54 <_dtoa_r+0x724>)
 80087d4:	00d2      	lsls	r2, r2, #3
 80087d6:	189b      	adds	r3, r3, r2
 80087d8:	681e      	ldr	r6, [r3, #0]
 80087da:	685f      	ldr	r7, [r3, #4]
 80087dc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80087de:	2b00      	cmp	r3, #0
 80087e0:	db00      	blt.n	80087e4 <_dtoa_r+0x4b4>
 80087e2:	e0e5      	b.n	80089b0 <_dtoa_r+0x680>
 80087e4:	9b07      	ldr	r3, [sp, #28]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	dd00      	ble.n	80087ec <_dtoa_r+0x4bc>
 80087ea:	e0e1      	b.n	80089b0 <_dtoa_r+0x680>
 80087ec:	d000      	beq.n	80087f0 <_dtoa_r+0x4c0>
 80087ee:	e288      	b.n	8008d02 <_dtoa_r+0x9d2>
 80087f0:	2200      	movs	r2, #0
 80087f2:	0030      	movs	r0, r6
 80087f4:	0039      	movs	r1, r7
 80087f6:	4b9d      	ldr	r3, [pc, #628]	; (8008a6c <_dtoa_r+0x73c>)
 80087f8:	f7f8 ff3a 	bl	8001670 <__aeabi_dmul>
 80087fc:	9a08      	ldr	r2, [sp, #32]
 80087fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008800:	f7f7 fe48 	bl	8000494 <__aeabi_dcmpge>
 8008804:	9e07      	ldr	r6, [sp, #28]
 8008806:	0037      	movs	r7, r6
 8008808:	2800      	cmp	r0, #0
 800880a:	d000      	beq.n	800880e <_dtoa_r+0x4de>
 800880c:	e25f      	b.n	8008cce <_dtoa_r+0x99e>
 800880e:	9b06      	ldr	r3, [sp, #24]
 8008810:	9a06      	ldr	r2, [sp, #24]
 8008812:	3301      	adds	r3, #1
 8008814:	9308      	str	r3, [sp, #32]
 8008816:	2331      	movs	r3, #49	; 0x31
 8008818:	7013      	strb	r3, [r2, #0]
 800881a:	9b03      	ldr	r3, [sp, #12]
 800881c:	3301      	adds	r3, #1
 800881e:	9303      	str	r3, [sp, #12]
 8008820:	e25a      	b.n	8008cd8 <_dtoa_r+0x9a8>
 8008822:	423d      	tst	r5, r7
 8008824:	d005      	beq.n	8008832 <_dtoa_r+0x502>
 8008826:	6832      	ldr	r2, [r6, #0]
 8008828:	6873      	ldr	r3, [r6, #4]
 800882a:	f7f8 ff21 	bl	8001670 <__aeabi_dmul>
 800882e:	003b      	movs	r3, r7
 8008830:	3401      	adds	r4, #1
 8008832:	106d      	asrs	r5, r5, #1
 8008834:	3608      	adds	r6, #8
 8008836:	e75f      	b.n	80086f8 <_dtoa_r+0x3c8>
 8008838:	9b03      	ldr	r3, [sp, #12]
 800883a:	930e      	str	r3, [sp, #56]	; 0x38
 800883c:	9b07      	ldr	r3, [sp, #28]
 800883e:	e783      	b.n	8008748 <_dtoa_r+0x418>
 8008840:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008842:	4b84      	ldr	r3, [pc, #528]	; (8008a54 <_dtoa_r+0x724>)
 8008844:	3a01      	subs	r2, #1
 8008846:	00d2      	lsls	r2, r2, #3
 8008848:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800884a:	189b      	adds	r3, r3, r2
 800884c:	9c08      	ldr	r4, [sp, #32]
 800884e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008850:	681a      	ldr	r2, [r3, #0]
 8008852:	685b      	ldr	r3, [r3, #4]
 8008854:	2900      	cmp	r1, #0
 8008856:	d051      	beq.n	80088fc <_dtoa_r+0x5cc>
 8008858:	2000      	movs	r0, #0
 800885a:	4986      	ldr	r1, [pc, #536]	; (8008a74 <_dtoa_r+0x744>)
 800885c:	f7f8 fb0e 	bl	8000e7c <__aeabi_ddiv>
 8008860:	0022      	movs	r2, r4
 8008862:	002b      	movs	r3, r5
 8008864:	f7f9 f9c6 	bl	8001bf4 <__aeabi_dsub>
 8008868:	9a06      	ldr	r2, [sp, #24]
 800886a:	0004      	movs	r4, r0
 800886c:	4694      	mov	ip, r2
 800886e:	000d      	movs	r5, r1
 8008870:	9b06      	ldr	r3, [sp, #24]
 8008872:	9314      	str	r3, [sp, #80]	; 0x50
 8008874:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008876:	4463      	add	r3, ip
 8008878:	9318      	str	r3, [sp, #96]	; 0x60
 800887a:	0039      	movs	r1, r7
 800887c:	0030      	movs	r0, r6
 800887e:	f7f9 fd59 	bl	8002334 <__aeabi_d2iz>
 8008882:	9012      	str	r0, [sp, #72]	; 0x48
 8008884:	f7f9 fd8c 	bl	80023a0 <__aeabi_i2d>
 8008888:	0002      	movs	r2, r0
 800888a:	000b      	movs	r3, r1
 800888c:	0030      	movs	r0, r6
 800888e:	0039      	movs	r1, r7
 8008890:	f7f9 f9b0 	bl	8001bf4 <__aeabi_dsub>
 8008894:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008896:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008898:	3301      	adds	r3, #1
 800889a:	9308      	str	r3, [sp, #32]
 800889c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800889e:	0006      	movs	r6, r0
 80088a0:	3330      	adds	r3, #48	; 0x30
 80088a2:	7013      	strb	r3, [r2, #0]
 80088a4:	0022      	movs	r2, r4
 80088a6:	002b      	movs	r3, r5
 80088a8:	000f      	movs	r7, r1
 80088aa:	f7f7 fdd5 	bl	8000458 <__aeabi_dcmplt>
 80088ae:	2800      	cmp	r0, #0
 80088b0:	d174      	bne.n	800899c <_dtoa_r+0x66c>
 80088b2:	0032      	movs	r2, r6
 80088b4:	003b      	movs	r3, r7
 80088b6:	2000      	movs	r0, #0
 80088b8:	4968      	ldr	r1, [pc, #416]	; (8008a5c <_dtoa_r+0x72c>)
 80088ba:	f7f9 f99b 	bl	8001bf4 <__aeabi_dsub>
 80088be:	0022      	movs	r2, r4
 80088c0:	002b      	movs	r3, r5
 80088c2:	f7f7 fdc9 	bl	8000458 <__aeabi_dcmplt>
 80088c6:	2800      	cmp	r0, #0
 80088c8:	d000      	beq.n	80088cc <_dtoa_r+0x59c>
 80088ca:	e0d7      	b.n	8008a7c <_dtoa_r+0x74c>
 80088cc:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80088ce:	9a08      	ldr	r2, [sp, #32]
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d100      	bne.n	80088d6 <_dtoa_r+0x5a6>
 80088d4:	e771      	b.n	80087ba <_dtoa_r+0x48a>
 80088d6:	2200      	movs	r2, #0
 80088d8:	0020      	movs	r0, r4
 80088da:	0029      	movs	r1, r5
 80088dc:	4b60      	ldr	r3, [pc, #384]	; (8008a60 <_dtoa_r+0x730>)
 80088de:	f7f8 fec7 	bl	8001670 <__aeabi_dmul>
 80088e2:	4b5f      	ldr	r3, [pc, #380]	; (8008a60 <_dtoa_r+0x730>)
 80088e4:	0004      	movs	r4, r0
 80088e6:	000d      	movs	r5, r1
 80088e8:	0030      	movs	r0, r6
 80088ea:	0039      	movs	r1, r7
 80088ec:	2200      	movs	r2, #0
 80088ee:	f7f8 febf 	bl	8001670 <__aeabi_dmul>
 80088f2:	9b08      	ldr	r3, [sp, #32]
 80088f4:	0006      	movs	r6, r0
 80088f6:	000f      	movs	r7, r1
 80088f8:	9314      	str	r3, [sp, #80]	; 0x50
 80088fa:	e7be      	b.n	800887a <_dtoa_r+0x54a>
 80088fc:	0020      	movs	r0, r4
 80088fe:	0029      	movs	r1, r5
 8008900:	f7f8 feb6 	bl	8001670 <__aeabi_dmul>
 8008904:	9a06      	ldr	r2, [sp, #24]
 8008906:	9b06      	ldr	r3, [sp, #24]
 8008908:	4694      	mov	ip, r2
 800890a:	9308      	str	r3, [sp, #32]
 800890c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800890e:	9014      	str	r0, [sp, #80]	; 0x50
 8008910:	9115      	str	r1, [sp, #84]	; 0x54
 8008912:	4463      	add	r3, ip
 8008914:	9319      	str	r3, [sp, #100]	; 0x64
 8008916:	0030      	movs	r0, r6
 8008918:	0039      	movs	r1, r7
 800891a:	f7f9 fd0b 	bl	8002334 <__aeabi_d2iz>
 800891e:	9018      	str	r0, [sp, #96]	; 0x60
 8008920:	f7f9 fd3e 	bl	80023a0 <__aeabi_i2d>
 8008924:	0002      	movs	r2, r0
 8008926:	000b      	movs	r3, r1
 8008928:	0030      	movs	r0, r6
 800892a:	0039      	movs	r1, r7
 800892c:	f7f9 f962 	bl	8001bf4 <__aeabi_dsub>
 8008930:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8008932:	9b08      	ldr	r3, [sp, #32]
 8008934:	3630      	adds	r6, #48	; 0x30
 8008936:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008938:	701e      	strb	r6, [r3, #0]
 800893a:	3301      	adds	r3, #1
 800893c:	0004      	movs	r4, r0
 800893e:	000d      	movs	r5, r1
 8008940:	9308      	str	r3, [sp, #32]
 8008942:	4293      	cmp	r3, r2
 8008944:	d12d      	bne.n	80089a2 <_dtoa_r+0x672>
 8008946:	9814      	ldr	r0, [sp, #80]	; 0x50
 8008948:	9915      	ldr	r1, [sp, #84]	; 0x54
 800894a:	9a06      	ldr	r2, [sp, #24]
 800894c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800894e:	4694      	mov	ip, r2
 8008950:	4463      	add	r3, ip
 8008952:	2200      	movs	r2, #0
 8008954:	9308      	str	r3, [sp, #32]
 8008956:	4b47      	ldr	r3, [pc, #284]	; (8008a74 <_dtoa_r+0x744>)
 8008958:	f7f7 ff30 	bl	80007bc <__aeabi_dadd>
 800895c:	0002      	movs	r2, r0
 800895e:	000b      	movs	r3, r1
 8008960:	0020      	movs	r0, r4
 8008962:	0029      	movs	r1, r5
 8008964:	f7f7 fd8c 	bl	8000480 <__aeabi_dcmpgt>
 8008968:	2800      	cmp	r0, #0
 800896a:	d000      	beq.n	800896e <_dtoa_r+0x63e>
 800896c:	e086      	b.n	8008a7c <_dtoa_r+0x74c>
 800896e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008970:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008972:	2000      	movs	r0, #0
 8008974:	493f      	ldr	r1, [pc, #252]	; (8008a74 <_dtoa_r+0x744>)
 8008976:	f7f9 f93d 	bl	8001bf4 <__aeabi_dsub>
 800897a:	0002      	movs	r2, r0
 800897c:	000b      	movs	r3, r1
 800897e:	0020      	movs	r0, r4
 8008980:	0029      	movs	r1, r5
 8008982:	f7f7 fd69 	bl	8000458 <__aeabi_dcmplt>
 8008986:	2800      	cmp	r0, #0
 8008988:	d100      	bne.n	800898c <_dtoa_r+0x65c>
 800898a:	e716      	b.n	80087ba <_dtoa_r+0x48a>
 800898c:	9b08      	ldr	r3, [sp, #32]
 800898e:	001a      	movs	r2, r3
 8008990:	3a01      	subs	r2, #1
 8008992:	9208      	str	r2, [sp, #32]
 8008994:	7812      	ldrb	r2, [r2, #0]
 8008996:	2a30      	cmp	r2, #48	; 0x30
 8008998:	d0f8      	beq.n	800898c <_dtoa_r+0x65c>
 800899a:	9308      	str	r3, [sp, #32]
 800899c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800899e:	9303      	str	r3, [sp, #12]
 80089a0:	e046      	b.n	8008a30 <_dtoa_r+0x700>
 80089a2:	2200      	movs	r2, #0
 80089a4:	4b2e      	ldr	r3, [pc, #184]	; (8008a60 <_dtoa_r+0x730>)
 80089a6:	f7f8 fe63 	bl	8001670 <__aeabi_dmul>
 80089aa:	0006      	movs	r6, r0
 80089ac:	000f      	movs	r7, r1
 80089ae:	e7b2      	b.n	8008916 <_dtoa_r+0x5e6>
 80089b0:	9b06      	ldr	r3, [sp, #24]
 80089b2:	9a06      	ldr	r2, [sp, #24]
 80089b4:	930a      	str	r3, [sp, #40]	; 0x28
 80089b6:	9b07      	ldr	r3, [sp, #28]
 80089b8:	9c08      	ldr	r4, [sp, #32]
 80089ba:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80089bc:	3b01      	subs	r3, #1
 80089be:	189b      	adds	r3, r3, r2
 80089c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80089c2:	0032      	movs	r2, r6
 80089c4:	003b      	movs	r3, r7
 80089c6:	0020      	movs	r0, r4
 80089c8:	0029      	movs	r1, r5
 80089ca:	f7f8 fa57 	bl	8000e7c <__aeabi_ddiv>
 80089ce:	f7f9 fcb1 	bl	8002334 <__aeabi_d2iz>
 80089d2:	9007      	str	r0, [sp, #28]
 80089d4:	f7f9 fce4 	bl	80023a0 <__aeabi_i2d>
 80089d8:	0032      	movs	r2, r6
 80089da:	003b      	movs	r3, r7
 80089dc:	f7f8 fe48 	bl	8001670 <__aeabi_dmul>
 80089e0:	0002      	movs	r2, r0
 80089e2:	000b      	movs	r3, r1
 80089e4:	0020      	movs	r0, r4
 80089e6:	0029      	movs	r1, r5
 80089e8:	f7f9 f904 	bl	8001bf4 <__aeabi_dsub>
 80089ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089ee:	001a      	movs	r2, r3
 80089f0:	3201      	adds	r2, #1
 80089f2:	920a      	str	r2, [sp, #40]	; 0x28
 80089f4:	9208      	str	r2, [sp, #32]
 80089f6:	9a07      	ldr	r2, [sp, #28]
 80089f8:	3230      	adds	r2, #48	; 0x30
 80089fa:	701a      	strb	r2, [r3, #0]
 80089fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80089fe:	429a      	cmp	r2, r3
 8008a00:	d14f      	bne.n	8008aa2 <_dtoa_r+0x772>
 8008a02:	0002      	movs	r2, r0
 8008a04:	000b      	movs	r3, r1
 8008a06:	f7f7 fed9 	bl	80007bc <__aeabi_dadd>
 8008a0a:	0032      	movs	r2, r6
 8008a0c:	003b      	movs	r3, r7
 8008a0e:	0004      	movs	r4, r0
 8008a10:	000d      	movs	r5, r1
 8008a12:	f7f7 fd35 	bl	8000480 <__aeabi_dcmpgt>
 8008a16:	2800      	cmp	r0, #0
 8008a18:	d12e      	bne.n	8008a78 <_dtoa_r+0x748>
 8008a1a:	0032      	movs	r2, r6
 8008a1c:	003b      	movs	r3, r7
 8008a1e:	0020      	movs	r0, r4
 8008a20:	0029      	movs	r1, r5
 8008a22:	f7f7 fd13 	bl	800044c <__aeabi_dcmpeq>
 8008a26:	2800      	cmp	r0, #0
 8008a28:	d002      	beq.n	8008a30 <_dtoa_r+0x700>
 8008a2a:	9b07      	ldr	r3, [sp, #28]
 8008a2c:	07de      	lsls	r6, r3, #31
 8008a2e:	d423      	bmi.n	8008a78 <_dtoa_r+0x748>
 8008a30:	9905      	ldr	r1, [sp, #20]
 8008a32:	9804      	ldr	r0, [sp, #16]
 8008a34:	f000 fbd6 	bl	80091e4 <_Bfree>
 8008a38:	2300      	movs	r3, #0
 8008a3a:	9a08      	ldr	r2, [sp, #32]
 8008a3c:	7013      	strb	r3, [r2, #0]
 8008a3e:	9b03      	ldr	r3, [sp, #12]
 8008a40:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008a42:	3301      	adds	r3, #1
 8008a44:	6013      	str	r3, [r2, #0]
 8008a46:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d100      	bne.n	8008a4e <_dtoa_r+0x71e>
 8008a4c:	e4ba      	b.n	80083c4 <_dtoa_r+0x94>
 8008a4e:	9a08      	ldr	r2, [sp, #32]
 8008a50:	601a      	str	r2, [r3, #0]
 8008a52:	e4b7      	b.n	80083c4 <_dtoa_r+0x94>
 8008a54:	0800bf68 	.word	0x0800bf68
 8008a58:	0800bf40 	.word	0x0800bf40
 8008a5c:	3ff00000 	.word	0x3ff00000
 8008a60:	40240000 	.word	0x40240000
 8008a64:	401c0000 	.word	0x401c0000
 8008a68:	fcc00000 	.word	0xfcc00000
 8008a6c:	40140000 	.word	0x40140000
 8008a70:	7cc00000 	.word	0x7cc00000
 8008a74:	3fe00000 	.word	0x3fe00000
 8008a78:	9b03      	ldr	r3, [sp, #12]
 8008a7a:	930e      	str	r3, [sp, #56]	; 0x38
 8008a7c:	9b08      	ldr	r3, [sp, #32]
 8008a7e:	9308      	str	r3, [sp, #32]
 8008a80:	3b01      	subs	r3, #1
 8008a82:	781a      	ldrb	r2, [r3, #0]
 8008a84:	2a39      	cmp	r2, #57	; 0x39
 8008a86:	d108      	bne.n	8008a9a <_dtoa_r+0x76a>
 8008a88:	9a06      	ldr	r2, [sp, #24]
 8008a8a:	429a      	cmp	r2, r3
 8008a8c:	d1f7      	bne.n	8008a7e <_dtoa_r+0x74e>
 8008a8e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008a90:	9906      	ldr	r1, [sp, #24]
 8008a92:	3201      	adds	r2, #1
 8008a94:	920e      	str	r2, [sp, #56]	; 0x38
 8008a96:	2230      	movs	r2, #48	; 0x30
 8008a98:	700a      	strb	r2, [r1, #0]
 8008a9a:	781a      	ldrb	r2, [r3, #0]
 8008a9c:	3201      	adds	r2, #1
 8008a9e:	701a      	strb	r2, [r3, #0]
 8008aa0:	e77c      	b.n	800899c <_dtoa_r+0x66c>
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	4ba9      	ldr	r3, [pc, #676]	; (8008d4c <_dtoa_r+0xa1c>)
 8008aa6:	f7f8 fde3 	bl	8001670 <__aeabi_dmul>
 8008aaa:	2200      	movs	r2, #0
 8008aac:	2300      	movs	r3, #0
 8008aae:	0004      	movs	r4, r0
 8008ab0:	000d      	movs	r5, r1
 8008ab2:	f7f7 fccb 	bl	800044c <__aeabi_dcmpeq>
 8008ab6:	2800      	cmp	r0, #0
 8008ab8:	d100      	bne.n	8008abc <_dtoa_r+0x78c>
 8008aba:	e782      	b.n	80089c2 <_dtoa_r+0x692>
 8008abc:	e7b8      	b.n	8008a30 <_dtoa_r+0x700>
 8008abe:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8008ac0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008ac2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008ac4:	2f00      	cmp	r7, #0
 8008ac6:	d012      	beq.n	8008aee <_dtoa_r+0x7be>
 8008ac8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008aca:	2a01      	cmp	r2, #1
 8008acc:	dc6e      	bgt.n	8008bac <_dtoa_r+0x87c>
 8008ace:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008ad0:	2a00      	cmp	r2, #0
 8008ad2:	d065      	beq.n	8008ba0 <_dtoa_r+0x870>
 8008ad4:	4a9e      	ldr	r2, [pc, #632]	; (8008d50 <_dtoa_r+0xa20>)
 8008ad6:	189b      	adds	r3, r3, r2
 8008ad8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ada:	2101      	movs	r1, #1
 8008adc:	18d2      	adds	r2, r2, r3
 8008ade:	920a      	str	r2, [sp, #40]	; 0x28
 8008ae0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008ae2:	9804      	ldr	r0, [sp, #16]
 8008ae4:	18d3      	adds	r3, r2, r3
 8008ae6:	930c      	str	r3, [sp, #48]	; 0x30
 8008ae8:	f000 fc78 	bl	80093dc <__i2b>
 8008aec:	0007      	movs	r7, r0
 8008aee:	2c00      	cmp	r4, #0
 8008af0:	d00e      	beq.n	8008b10 <_dtoa_r+0x7e0>
 8008af2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	dd0b      	ble.n	8008b10 <_dtoa_r+0x7e0>
 8008af8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008afa:	0023      	movs	r3, r4
 8008afc:	4294      	cmp	r4, r2
 8008afe:	dd00      	ble.n	8008b02 <_dtoa_r+0x7d2>
 8008b00:	0013      	movs	r3, r2
 8008b02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008b04:	1ae4      	subs	r4, r4, r3
 8008b06:	1ad2      	subs	r2, r2, r3
 8008b08:	920a      	str	r2, [sp, #40]	; 0x28
 8008b0a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b0c:	1ad3      	subs	r3, r2, r3
 8008b0e:	930c      	str	r3, [sp, #48]	; 0x30
 8008b10:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d01e      	beq.n	8008b54 <_dtoa_r+0x824>
 8008b16:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d05c      	beq.n	8008bd6 <_dtoa_r+0x8a6>
 8008b1c:	2d00      	cmp	r5, #0
 8008b1e:	dd10      	ble.n	8008b42 <_dtoa_r+0x812>
 8008b20:	0039      	movs	r1, r7
 8008b22:	002a      	movs	r2, r5
 8008b24:	9804      	ldr	r0, [sp, #16]
 8008b26:	f000 fd21 	bl	800956c <__pow5mult>
 8008b2a:	9a05      	ldr	r2, [sp, #20]
 8008b2c:	0001      	movs	r1, r0
 8008b2e:	0007      	movs	r7, r0
 8008b30:	9804      	ldr	r0, [sp, #16]
 8008b32:	f000 fc6b 	bl	800940c <__multiply>
 8008b36:	0006      	movs	r6, r0
 8008b38:	9905      	ldr	r1, [sp, #20]
 8008b3a:	9804      	ldr	r0, [sp, #16]
 8008b3c:	f000 fb52 	bl	80091e4 <_Bfree>
 8008b40:	9605      	str	r6, [sp, #20]
 8008b42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b44:	1b5a      	subs	r2, r3, r5
 8008b46:	42ab      	cmp	r3, r5
 8008b48:	d004      	beq.n	8008b54 <_dtoa_r+0x824>
 8008b4a:	9905      	ldr	r1, [sp, #20]
 8008b4c:	9804      	ldr	r0, [sp, #16]
 8008b4e:	f000 fd0d 	bl	800956c <__pow5mult>
 8008b52:	9005      	str	r0, [sp, #20]
 8008b54:	2101      	movs	r1, #1
 8008b56:	9804      	ldr	r0, [sp, #16]
 8008b58:	f000 fc40 	bl	80093dc <__i2b>
 8008b5c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008b5e:	0006      	movs	r6, r0
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	dd3a      	ble.n	8008bda <_dtoa_r+0x8aa>
 8008b64:	001a      	movs	r2, r3
 8008b66:	0001      	movs	r1, r0
 8008b68:	9804      	ldr	r0, [sp, #16]
 8008b6a:	f000 fcff 	bl	800956c <__pow5mult>
 8008b6e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b70:	0006      	movs	r6, r0
 8008b72:	2500      	movs	r5, #0
 8008b74:	2b01      	cmp	r3, #1
 8008b76:	dc38      	bgt.n	8008bea <_dtoa_r+0x8ba>
 8008b78:	2500      	movs	r5, #0
 8008b7a:	9b08      	ldr	r3, [sp, #32]
 8008b7c:	42ab      	cmp	r3, r5
 8008b7e:	d130      	bne.n	8008be2 <_dtoa_r+0x8b2>
 8008b80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b82:	031b      	lsls	r3, r3, #12
 8008b84:	42ab      	cmp	r3, r5
 8008b86:	d12c      	bne.n	8008be2 <_dtoa_r+0x8b2>
 8008b88:	4b72      	ldr	r3, [pc, #456]	; (8008d54 <_dtoa_r+0xa24>)
 8008b8a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b8c:	4213      	tst	r3, r2
 8008b8e:	d028      	beq.n	8008be2 <_dtoa_r+0x8b2>
 8008b90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b92:	3501      	adds	r5, #1
 8008b94:	3301      	adds	r3, #1
 8008b96:	930a      	str	r3, [sp, #40]	; 0x28
 8008b98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b9a:	3301      	adds	r3, #1
 8008b9c:	930c      	str	r3, [sp, #48]	; 0x30
 8008b9e:	e020      	b.n	8008be2 <_dtoa_r+0x8b2>
 8008ba0:	2336      	movs	r3, #54	; 0x36
 8008ba2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008ba4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008ba6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008ba8:	1a9b      	subs	r3, r3, r2
 8008baa:	e795      	b.n	8008ad8 <_dtoa_r+0x7a8>
 8008bac:	9b07      	ldr	r3, [sp, #28]
 8008bae:	1e5d      	subs	r5, r3, #1
 8008bb0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008bb2:	42ab      	cmp	r3, r5
 8008bb4:	db07      	blt.n	8008bc6 <_dtoa_r+0x896>
 8008bb6:	1b5d      	subs	r5, r3, r5
 8008bb8:	9b07      	ldr	r3, [sp, #28]
 8008bba:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	da8b      	bge.n	8008ad8 <_dtoa_r+0x7a8>
 8008bc0:	1ae4      	subs	r4, r4, r3
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	e788      	b.n	8008ad8 <_dtoa_r+0x7a8>
 8008bc6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008bc8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008bca:	1aeb      	subs	r3, r5, r3
 8008bcc:	18d3      	adds	r3, r2, r3
 8008bce:	950d      	str	r5, [sp, #52]	; 0x34
 8008bd0:	9313      	str	r3, [sp, #76]	; 0x4c
 8008bd2:	2500      	movs	r5, #0
 8008bd4:	e7f0      	b.n	8008bb8 <_dtoa_r+0x888>
 8008bd6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008bd8:	e7b7      	b.n	8008b4a <_dtoa_r+0x81a>
 8008bda:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008bdc:	2500      	movs	r5, #0
 8008bde:	2b01      	cmp	r3, #1
 8008be0:	ddca      	ble.n	8008b78 <_dtoa_r+0x848>
 8008be2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008be4:	2001      	movs	r0, #1
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d008      	beq.n	8008bfc <_dtoa_r+0x8cc>
 8008bea:	6933      	ldr	r3, [r6, #16]
 8008bec:	3303      	adds	r3, #3
 8008bee:	009b      	lsls	r3, r3, #2
 8008bf0:	18f3      	adds	r3, r6, r3
 8008bf2:	6858      	ldr	r0, [r3, #4]
 8008bf4:	f000 fbaa 	bl	800934c <__hi0bits>
 8008bf8:	2320      	movs	r3, #32
 8008bfa:	1a18      	subs	r0, r3, r0
 8008bfc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008bfe:	1818      	adds	r0, r3, r0
 8008c00:	0002      	movs	r2, r0
 8008c02:	231f      	movs	r3, #31
 8008c04:	401a      	ands	r2, r3
 8008c06:	4218      	tst	r0, r3
 8008c08:	d047      	beq.n	8008c9a <_dtoa_r+0x96a>
 8008c0a:	3301      	adds	r3, #1
 8008c0c:	1a9b      	subs	r3, r3, r2
 8008c0e:	2b04      	cmp	r3, #4
 8008c10:	dd3f      	ble.n	8008c92 <_dtoa_r+0x962>
 8008c12:	231c      	movs	r3, #28
 8008c14:	1a9b      	subs	r3, r3, r2
 8008c16:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c18:	18e4      	adds	r4, r4, r3
 8008c1a:	18d2      	adds	r2, r2, r3
 8008c1c:	920a      	str	r2, [sp, #40]	; 0x28
 8008c1e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c20:	18d3      	adds	r3, r2, r3
 8008c22:	930c      	str	r3, [sp, #48]	; 0x30
 8008c24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	dd05      	ble.n	8008c36 <_dtoa_r+0x906>
 8008c2a:	001a      	movs	r2, r3
 8008c2c:	9905      	ldr	r1, [sp, #20]
 8008c2e:	9804      	ldr	r0, [sp, #16]
 8008c30:	f000 fcf8 	bl	8009624 <__lshift>
 8008c34:	9005      	str	r0, [sp, #20]
 8008c36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	dd05      	ble.n	8008c48 <_dtoa_r+0x918>
 8008c3c:	0031      	movs	r1, r6
 8008c3e:	001a      	movs	r2, r3
 8008c40:	9804      	ldr	r0, [sp, #16]
 8008c42:	f000 fcef 	bl	8009624 <__lshift>
 8008c46:	0006      	movs	r6, r0
 8008c48:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d027      	beq.n	8008c9e <_dtoa_r+0x96e>
 8008c4e:	0031      	movs	r1, r6
 8008c50:	9805      	ldr	r0, [sp, #20]
 8008c52:	f000 fd55 	bl	8009700 <__mcmp>
 8008c56:	2800      	cmp	r0, #0
 8008c58:	da21      	bge.n	8008c9e <_dtoa_r+0x96e>
 8008c5a:	9b03      	ldr	r3, [sp, #12]
 8008c5c:	220a      	movs	r2, #10
 8008c5e:	3b01      	subs	r3, #1
 8008c60:	9303      	str	r3, [sp, #12]
 8008c62:	9905      	ldr	r1, [sp, #20]
 8008c64:	2300      	movs	r3, #0
 8008c66:	9804      	ldr	r0, [sp, #16]
 8008c68:	f000 fae0 	bl	800922c <__multadd>
 8008c6c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c6e:	9005      	str	r0, [sp, #20]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d100      	bne.n	8008c76 <_dtoa_r+0x946>
 8008c74:	e15d      	b.n	8008f32 <_dtoa_r+0xc02>
 8008c76:	2300      	movs	r3, #0
 8008c78:	0039      	movs	r1, r7
 8008c7a:	220a      	movs	r2, #10
 8008c7c:	9804      	ldr	r0, [sp, #16]
 8008c7e:	f000 fad5 	bl	800922c <__multadd>
 8008c82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c84:	0007      	movs	r7, r0
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	dc49      	bgt.n	8008d1e <_dtoa_r+0x9ee>
 8008c8a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c8c:	2b02      	cmp	r3, #2
 8008c8e:	dc0e      	bgt.n	8008cae <_dtoa_r+0x97e>
 8008c90:	e045      	b.n	8008d1e <_dtoa_r+0x9ee>
 8008c92:	2b04      	cmp	r3, #4
 8008c94:	d0c6      	beq.n	8008c24 <_dtoa_r+0x8f4>
 8008c96:	331c      	adds	r3, #28
 8008c98:	e7bd      	b.n	8008c16 <_dtoa_r+0x8e6>
 8008c9a:	0013      	movs	r3, r2
 8008c9c:	e7fb      	b.n	8008c96 <_dtoa_r+0x966>
 8008c9e:	9b07      	ldr	r3, [sp, #28]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	dc36      	bgt.n	8008d12 <_dtoa_r+0x9e2>
 8008ca4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008ca6:	2b02      	cmp	r3, #2
 8008ca8:	dd33      	ble.n	8008d12 <_dtoa_r+0x9e2>
 8008caa:	9b07      	ldr	r3, [sp, #28]
 8008cac:	930b      	str	r3, [sp, #44]	; 0x2c
 8008cae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d10c      	bne.n	8008cce <_dtoa_r+0x99e>
 8008cb4:	0031      	movs	r1, r6
 8008cb6:	2205      	movs	r2, #5
 8008cb8:	9804      	ldr	r0, [sp, #16]
 8008cba:	f000 fab7 	bl	800922c <__multadd>
 8008cbe:	0006      	movs	r6, r0
 8008cc0:	0001      	movs	r1, r0
 8008cc2:	9805      	ldr	r0, [sp, #20]
 8008cc4:	f000 fd1c 	bl	8009700 <__mcmp>
 8008cc8:	2800      	cmp	r0, #0
 8008cca:	dd00      	ble.n	8008cce <_dtoa_r+0x99e>
 8008ccc:	e59f      	b.n	800880e <_dtoa_r+0x4de>
 8008cce:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008cd0:	43db      	mvns	r3, r3
 8008cd2:	9303      	str	r3, [sp, #12]
 8008cd4:	9b06      	ldr	r3, [sp, #24]
 8008cd6:	9308      	str	r3, [sp, #32]
 8008cd8:	2500      	movs	r5, #0
 8008cda:	0031      	movs	r1, r6
 8008cdc:	9804      	ldr	r0, [sp, #16]
 8008cde:	f000 fa81 	bl	80091e4 <_Bfree>
 8008ce2:	2f00      	cmp	r7, #0
 8008ce4:	d100      	bne.n	8008ce8 <_dtoa_r+0x9b8>
 8008ce6:	e6a3      	b.n	8008a30 <_dtoa_r+0x700>
 8008ce8:	2d00      	cmp	r5, #0
 8008cea:	d005      	beq.n	8008cf8 <_dtoa_r+0x9c8>
 8008cec:	42bd      	cmp	r5, r7
 8008cee:	d003      	beq.n	8008cf8 <_dtoa_r+0x9c8>
 8008cf0:	0029      	movs	r1, r5
 8008cf2:	9804      	ldr	r0, [sp, #16]
 8008cf4:	f000 fa76 	bl	80091e4 <_Bfree>
 8008cf8:	0039      	movs	r1, r7
 8008cfa:	9804      	ldr	r0, [sp, #16]
 8008cfc:	f000 fa72 	bl	80091e4 <_Bfree>
 8008d00:	e696      	b.n	8008a30 <_dtoa_r+0x700>
 8008d02:	2600      	movs	r6, #0
 8008d04:	0037      	movs	r7, r6
 8008d06:	e7e2      	b.n	8008cce <_dtoa_r+0x99e>
 8008d08:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d0a:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8008d0c:	9303      	str	r3, [sp, #12]
 8008d0e:	0037      	movs	r7, r6
 8008d10:	e57d      	b.n	800880e <_dtoa_r+0x4de>
 8008d12:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d100      	bne.n	8008d1a <_dtoa_r+0x9ea>
 8008d18:	e0c3      	b.n	8008ea2 <_dtoa_r+0xb72>
 8008d1a:	9b07      	ldr	r3, [sp, #28]
 8008d1c:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d1e:	2c00      	cmp	r4, #0
 8008d20:	dd05      	ble.n	8008d2e <_dtoa_r+0x9fe>
 8008d22:	0039      	movs	r1, r7
 8008d24:	0022      	movs	r2, r4
 8008d26:	9804      	ldr	r0, [sp, #16]
 8008d28:	f000 fc7c 	bl	8009624 <__lshift>
 8008d2c:	0007      	movs	r7, r0
 8008d2e:	0038      	movs	r0, r7
 8008d30:	2d00      	cmp	r5, #0
 8008d32:	d024      	beq.n	8008d7e <_dtoa_r+0xa4e>
 8008d34:	6879      	ldr	r1, [r7, #4]
 8008d36:	9804      	ldr	r0, [sp, #16]
 8008d38:	f000 fa10 	bl	800915c <_Balloc>
 8008d3c:	1e04      	subs	r4, r0, #0
 8008d3e:	d111      	bne.n	8008d64 <_dtoa_r+0xa34>
 8008d40:	0022      	movs	r2, r4
 8008d42:	4b05      	ldr	r3, [pc, #20]	; (8008d58 <_dtoa_r+0xa28>)
 8008d44:	4805      	ldr	r0, [pc, #20]	; (8008d5c <_dtoa_r+0xa2c>)
 8008d46:	4906      	ldr	r1, [pc, #24]	; (8008d60 <_dtoa_r+0xa30>)
 8008d48:	f7ff fb07 	bl	800835a <_dtoa_r+0x2a>
 8008d4c:	40240000 	.word	0x40240000
 8008d50:	00000433 	.word	0x00000433
 8008d54:	7ff00000 	.word	0x7ff00000
 8008d58:	0800bed5 	.word	0x0800bed5
 8008d5c:	0800be7d 	.word	0x0800be7d
 8008d60:	000002ef 	.word	0x000002ef
 8008d64:	0039      	movs	r1, r7
 8008d66:	693a      	ldr	r2, [r7, #16]
 8008d68:	310c      	adds	r1, #12
 8008d6a:	3202      	adds	r2, #2
 8008d6c:	0092      	lsls	r2, r2, #2
 8008d6e:	300c      	adds	r0, #12
 8008d70:	f002 f872 	bl	800ae58 <memcpy>
 8008d74:	2201      	movs	r2, #1
 8008d76:	0021      	movs	r1, r4
 8008d78:	9804      	ldr	r0, [sp, #16]
 8008d7a:	f000 fc53 	bl	8009624 <__lshift>
 8008d7e:	9b06      	ldr	r3, [sp, #24]
 8008d80:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008d82:	9307      	str	r3, [sp, #28]
 8008d84:	3b01      	subs	r3, #1
 8008d86:	189b      	adds	r3, r3, r2
 8008d88:	2201      	movs	r2, #1
 8008d8a:	003d      	movs	r5, r7
 8008d8c:	0007      	movs	r7, r0
 8008d8e:	930e      	str	r3, [sp, #56]	; 0x38
 8008d90:	9b08      	ldr	r3, [sp, #32]
 8008d92:	4013      	ands	r3, r2
 8008d94:	930d      	str	r3, [sp, #52]	; 0x34
 8008d96:	0031      	movs	r1, r6
 8008d98:	9805      	ldr	r0, [sp, #20]
 8008d9a:	f7ff fa39 	bl	8008210 <quorem>
 8008d9e:	0029      	movs	r1, r5
 8008da0:	0004      	movs	r4, r0
 8008da2:	900b      	str	r0, [sp, #44]	; 0x2c
 8008da4:	9805      	ldr	r0, [sp, #20]
 8008da6:	f000 fcab 	bl	8009700 <__mcmp>
 8008daa:	003a      	movs	r2, r7
 8008dac:	900c      	str	r0, [sp, #48]	; 0x30
 8008dae:	0031      	movs	r1, r6
 8008db0:	9804      	ldr	r0, [sp, #16]
 8008db2:	f000 fcc1 	bl	8009738 <__mdiff>
 8008db6:	2201      	movs	r2, #1
 8008db8:	68c3      	ldr	r3, [r0, #12]
 8008dba:	3430      	adds	r4, #48	; 0x30
 8008dbc:	9008      	str	r0, [sp, #32]
 8008dbe:	920a      	str	r2, [sp, #40]	; 0x28
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d104      	bne.n	8008dce <_dtoa_r+0xa9e>
 8008dc4:	0001      	movs	r1, r0
 8008dc6:	9805      	ldr	r0, [sp, #20]
 8008dc8:	f000 fc9a 	bl	8009700 <__mcmp>
 8008dcc:	900a      	str	r0, [sp, #40]	; 0x28
 8008dce:	9908      	ldr	r1, [sp, #32]
 8008dd0:	9804      	ldr	r0, [sp, #16]
 8008dd2:	f000 fa07 	bl	80091e4 <_Bfree>
 8008dd6:	9b07      	ldr	r3, [sp, #28]
 8008dd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008dda:	3301      	adds	r3, #1
 8008ddc:	9308      	str	r3, [sp, #32]
 8008dde:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008de0:	4313      	orrs	r3, r2
 8008de2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008de4:	4313      	orrs	r3, r2
 8008de6:	d109      	bne.n	8008dfc <_dtoa_r+0xacc>
 8008de8:	2c39      	cmp	r4, #57	; 0x39
 8008dea:	d022      	beq.n	8008e32 <_dtoa_r+0xb02>
 8008dec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	dd01      	ble.n	8008df6 <_dtoa_r+0xac6>
 8008df2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008df4:	3431      	adds	r4, #49	; 0x31
 8008df6:	9b07      	ldr	r3, [sp, #28]
 8008df8:	701c      	strb	r4, [r3, #0]
 8008dfa:	e76e      	b.n	8008cda <_dtoa_r+0x9aa>
 8008dfc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	db04      	blt.n	8008e0c <_dtoa_r+0xadc>
 8008e02:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008e04:	4313      	orrs	r3, r2
 8008e06:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008e08:	4313      	orrs	r3, r2
 8008e0a:	d11e      	bne.n	8008e4a <_dtoa_r+0xb1a>
 8008e0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	ddf1      	ble.n	8008df6 <_dtoa_r+0xac6>
 8008e12:	9905      	ldr	r1, [sp, #20]
 8008e14:	2201      	movs	r2, #1
 8008e16:	9804      	ldr	r0, [sp, #16]
 8008e18:	f000 fc04 	bl	8009624 <__lshift>
 8008e1c:	0031      	movs	r1, r6
 8008e1e:	9005      	str	r0, [sp, #20]
 8008e20:	f000 fc6e 	bl	8009700 <__mcmp>
 8008e24:	2800      	cmp	r0, #0
 8008e26:	dc02      	bgt.n	8008e2e <_dtoa_r+0xafe>
 8008e28:	d1e5      	bne.n	8008df6 <_dtoa_r+0xac6>
 8008e2a:	07e3      	lsls	r3, r4, #31
 8008e2c:	d5e3      	bpl.n	8008df6 <_dtoa_r+0xac6>
 8008e2e:	2c39      	cmp	r4, #57	; 0x39
 8008e30:	d1df      	bne.n	8008df2 <_dtoa_r+0xac2>
 8008e32:	2339      	movs	r3, #57	; 0x39
 8008e34:	9a07      	ldr	r2, [sp, #28]
 8008e36:	7013      	strb	r3, [r2, #0]
 8008e38:	9b08      	ldr	r3, [sp, #32]
 8008e3a:	9308      	str	r3, [sp, #32]
 8008e3c:	3b01      	subs	r3, #1
 8008e3e:	781a      	ldrb	r2, [r3, #0]
 8008e40:	2a39      	cmp	r2, #57	; 0x39
 8008e42:	d063      	beq.n	8008f0c <_dtoa_r+0xbdc>
 8008e44:	3201      	adds	r2, #1
 8008e46:	701a      	strb	r2, [r3, #0]
 8008e48:	e747      	b.n	8008cda <_dtoa_r+0x9aa>
 8008e4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	dd03      	ble.n	8008e58 <_dtoa_r+0xb28>
 8008e50:	2c39      	cmp	r4, #57	; 0x39
 8008e52:	d0ee      	beq.n	8008e32 <_dtoa_r+0xb02>
 8008e54:	3401      	adds	r4, #1
 8008e56:	e7ce      	b.n	8008df6 <_dtoa_r+0xac6>
 8008e58:	9b07      	ldr	r3, [sp, #28]
 8008e5a:	9a07      	ldr	r2, [sp, #28]
 8008e5c:	701c      	strb	r4, [r3, #0]
 8008e5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008e60:	4293      	cmp	r3, r2
 8008e62:	d03e      	beq.n	8008ee2 <_dtoa_r+0xbb2>
 8008e64:	2300      	movs	r3, #0
 8008e66:	220a      	movs	r2, #10
 8008e68:	9905      	ldr	r1, [sp, #20]
 8008e6a:	9804      	ldr	r0, [sp, #16]
 8008e6c:	f000 f9de 	bl	800922c <__multadd>
 8008e70:	2300      	movs	r3, #0
 8008e72:	9005      	str	r0, [sp, #20]
 8008e74:	220a      	movs	r2, #10
 8008e76:	0029      	movs	r1, r5
 8008e78:	9804      	ldr	r0, [sp, #16]
 8008e7a:	42bd      	cmp	r5, r7
 8008e7c:	d106      	bne.n	8008e8c <_dtoa_r+0xb5c>
 8008e7e:	f000 f9d5 	bl	800922c <__multadd>
 8008e82:	0005      	movs	r5, r0
 8008e84:	0007      	movs	r7, r0
 8008e86:	9b08      	ldr	r3, [sp, #32]
 8008e88:	9307      	str	r3, [sp, #28]
 8008e8a:	e784      	b.n	8008d96 <_dtoa_r+0xa66>
 8008e8c:	f000 f9ce 	bl	800922c <__multadd>
 8008e90:	0039      	movs	r1, r7
 8008e92:	0005      	movs	r5, r0
 8008e94:	2300      	movs	r3, #0
 8008e96:	220a      	movs	r2, #10
 8008e98:	9804      	ldr	r0, [sp, #16]
 8008e9a:	f000 f9c7 	bl	800922c <__multadd>
 8008e9e:	0007      	movs	r7, r0
 8008ea0:	e7f1      	b.n	8008e86 <_dtoa_r+0xb56>
 8008ea2:	9b07      	ldr	r3, [sp, #28]
 8008ea4:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ea6:	2500      	movs	r5, #0
 8008ea8:	0031      	movs	r1, r6
 8008eaa:	9805      	ldr	r0, [sp, #20]
 8008eac:	f7ff f9b0 	bl	8008210 <quorem>
 8008eb0:	9b06      	ldr	r3, [sp, #24]
 8008eb2:	3030      	adds	r0, #48	; 0x30
 8008eb4:	5558      	strb	r0, [r3, r5]
 8008eb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008eb8:	3501      	adds	r5, #1
 8008eba:	0004      	movs	r4, r0
 8008ebc:	42ab      	cmp	r3, r5
 8008ebe:	dd07      	ble.n	8008ed0 <_dtoa_r+0xba0>
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	220a      	movs	r2, #10
 8008ec4:	9905      	ldr	r1, [sp, #20]
 8008ec6:	9804      	ldr	r0, [sp, #16]
 8008ec8:	f000 f9b0 	bl	800922c <__multadd>
 8008ecc:	9005      	str	r0, [sp, #20]
 8008ece:	e7eb      	b.n	8008ea8 <_dtoa_r+0xb78>
 8008ed0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008ed2:	2301      	movs	r3, #1
 8008ed4:	2a00      	cmp	r2, #0
 8008ed6:	dd00      	ble.n	8008eda <_dtoa_r+0xbaa>
 8008ed8:	0013      	movs	r3, r2
 8008eda:	2500      	movs	r5, #0
 8008edc:	9a06      	ldr	r2, [sp, #24]
 8008ede:	18d3      	adds	r3, r2, r3
 8008ee0:	9308      	str	r3, [sp, #32]
 8008ee2:	9905      	ldr	r1, [sp, #20]
 8008ee4:	2201      	movs	r2, #1
 8008ee6:	9804      	ldr	r0, [sp, #16]
 8008ee8:	f000 fb9c 	bl	8009624 <__lshift>
 8008eec:	0031      	movs	r1, r6
 8008eee:	9005      	str	r0, [sp, #20]
 8008ef0:	f000 fc06 	bl	8009700 <__mcmp>
 8008ef4:	2800      	cmp	r0, #0
 8008ef6:	dc9f      	bgt.n	8008e38 <_dtoa_r+0xb08>
 8008ef8:	d101      	bne.n	8008efe <_dtoa_r+0xbce>
 8008efa:	07e4      	lsls	r4, r4, #31
 8008efc:	d49c      	bmi.n	8008e38 <_dtoa_r+0xb08>
 8008efe:	9b08      	ldr	r3, [sp, #32]
 8008f00:	9308      	str	r3, [sp, #32]
 8008f02:	3b01      	subs	r3, #1
 8008f04:	781a      	ldrb	r2, [r3, #0]
 8008f06:	2a30      	cmp	r2, #48	; 0x30
 8008f08:	d0fa      	beq.n	8008f00 <_dtoa_r+0xbd0>
 8008f0a:	e6e6      	b.n	8008cda <_dtoa_r+0x9aa>
 8008f0c:	9a06      	ldr	r2, [sp, #24]
 8008f0e:	429a      	cmp	r2, r3
 8008f10:	d193      	bne.n	8008e3a <_dtoa_r+0xb0a>
 8008f12:	9b03      	ldr	r3, [sp, #12]
 8008f14:	3301      	adds	r3, #1
 8008f16:	9303      	str	r3, [sp, #12]
 8008f18:	2331      	movs	r3, #49	; 0x31
 8008f1a:	7013      	strb	r3, [r2, #0]
 8008f1c:	e6dd      	b.n	8008cda <_dtoa_r+0x9aa>
 8008f1e:	4b09      	ldr	r3, [pc, #36]	; (8008f44 <_dtoa_r+0xc14>)
 8008f20:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008f22:	9306      	str	r3, [sp, #24]
 8008f24:	4b08      	ldr	r3, [pc, #32]	; (8008f48 <_dtoa_r+0xc18>)
 8008f26:	2a00      	cmp	r2, #0
 8008f28:	d001      	beq.n	8008f2e <_dtoa_r+0xbfe>
 8008f2a:	f7ff fa49 	bl	80083c0 <_dtoa_r+0x90>
 8008f2e:	f7ff fa49 	bl	80083c4 <_dtoa_r+0x94>
 8008f32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	dcb6      	bgt.n	8008ea6 <_dtoa_r+0xb76>
 8008f38:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f3a:	2b02      	cmp	r3, #2
 8008f3c:	dd00      	ble.n	8008f40 <_dtoa_r+0xc10>
 8008f3e:	e6b6      	b.n	8008cae <_dtoa_r+0x97e>
 8008f40:	e7b1      	b.n	8008ea6 <_dtoa_r+0xb76>
 8008f42:	46c0      	nop			; (mov r8, r8)
 8008f44:	0800be59 	.word	0x0800be59
 8008f48:	0800be61 	.word	0x0800be61

08008f4c <_free_r>:
 8008f4c:	b570      	push	{r4, r5, r6, lr}
 8008f4e:	0005      	movs	r5, r0
 8008f50:	2900      	cmp	r1, #0
 8008f52:	d010      	beq.n	8008f76 <_free_r+0x2a>
 8008f54:	1f0c      	subs	r4, r1, #4
 8008f56:	6823      	ldr	r3, [r4, #0]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	da00      	bge.n	8008f5e <_free_r+0x12>
 8008f5c:	18e4      	adds	r4, r4, r3
 8008f5e:	0028      	movs	r0, r5
 8008f60:	f000 f8ec 	bl	800913c <__malloc_lock>
 8008f64:	4a1d      	ldr	r2, [pc, #116]	; (8008fdc <_free_r+0x90>)
 8008f66:	6813      	ldr	r3, [r2, #0]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d105      	bne.n	8008f78 <_free_r+0x2c>
 8008f6c:	6063      	str	r3, [r4, #4]
 8008f6e:	6014      	str	r4, [r2, #0]
 8008f70:	0028      	movs	r0, r5
 8008f72:	f000 f8eb 	bl	800914c <__malloc_unlock>
 8008f76:	bd70      	pop	{r4, r5, r6, pc}
 8008f78:	42a3      	cmp	r3, r4
 8008f7a:	d908      	bls.n	8008f8e <_free_r+0x42>
 8008f7c:	6820      	ldr	r0, [r4, #0]
 8008f7e:	1821      	adds	r1, r4, r0
 8008f80:	428b      	cmp	r3, r1
 8008f82:	d1f3      	bne.n	8008f6c <_free_r+0x20>
 8008f84:	6819      	ldr	r1, [r3, #0]
 8008f86:	685b      	ldr	r3, [r3, #4]
 8008f88:	1809      	adds	r1, r1, r0
 8008f8a:	6021      	str	r1, [r4, #0]
 8008f8c:	e7ee      	b.n	8008f6c <_free_r+0x20>
 8008f8e:	001a      	movs	r2, r3
 8008f90:	685b      	ldr	r3, [r3, #4]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d001      	beq.n	8008f9a <_free_r+0x4e>
 8008f96:	42a3      	cmp	r3, r4
 8008f98:	d9f9      	bls.n	8008f8e <_free_r+0x42>
 8008f9a:	6811      	ldr	r1, [r2, #0]
 8008f9c:	1850      	adds	r0, r2, r1
 8008f9e:	42a0      	cmp	r0, r4
 8008fa0:	d10b      	bne.n	8008fba <_free_r+0x6e>
 8008fa2:	6820      	ldr	r0, [r4, #0]
 8008fa4:	1809      	adds	r1, r1, r0
 8008fa6:	1850      	adds	r0, r2, r1
 8008fa8:	6011      	str	r1, [r2, #0]
 8008faa:	4283      	cmp	r3, r0
 8008fac:	d1e0      	bne.n	8008f70 <_free_r+0x24>
 8008fae:	6818      	ldr	r0, [r3, #0]
 8008fb0:	685b      	ldr	r3, [r3, #4]
 8008fb2:	1841      	adds	r1, r0, r1
 8008fb4:	6011      	str	r1, [r2, #0]
 8008fb6:	6053      	str	r3, [r2, #4]
 8008fb8:	e7da      	b.n	8008f70 <_free_r+0x24>
 8008fba:	42a0      	cmp	r0, r4
 8008fbc:	d902      	bls.n	8008fc4 <_free_r+0x78>
 8008fbe:	230c      	movs	r3, #12
 8008fc0:	602b      	str	r3, [r5, #0]
 8008fc2:	e7d5      	b.n	8008f70 <_free_r+0x24>
 8008fc4:	6820      	ldr	r0, [r4, #0]
 8008fc6:	1821      	adds	r1, r4, r0
 8008fc8:	428b      	cmp	r3, r1
 8008fca:	d103      	bne.n	8008fd4 <_free_r+0x88>
 8008fcc:	6819      	ldr	r1, [r3, #0]
 8008fce:	685b      	ldr	r3, [r3, #4]
 8008fd0:	1809      	adds	r1, r1, r0
 8008fd2:	6021      	str	r1, [r4, #0]
 8008fd4:	6063      	str	r3, [r4, #4]
 8008fd6:	6054      	str	r4, [r2, #4]
 8008fd8:	e7ca      	b.n	8008f70 <_free_r+0x24>
 8008fda:	46c0      	nop			; (mov r8, r8)
 8008fdc:	20000530 	.word	0x20000530

08008fe0 <malloc>:
 8008fe0:	b510      	push	{r4, lr}
 8008fe2:	4b03      	ldr	r3, [pc, #12]	; (8008ff0 <malloc+0x10>)
 8008fe4:	0001      	movs	r1, r0
 8008fe6:	6818      	ldr	r0, [r3, #0]
 8008fe8:	f000 f826 	bl	8009038 <_malloc_r>
 8008fec:	bd10      	pop	{r4, pc}
 8008fee:	46c0      	nop			; (mov r8, r8)
 8008ff0:	20000064 	.word	0x20000064

08008ff4 <sbrk_aligned>:
 8008ff4:	b570      	push	{r4, r5, r6, lr}
 8008ff6:	4e0f      	ldr	r6, [pc, #60]	; (8009034 <sbrk_aligned+0x40>)
 8008ff8:	000d      	movs	r5, r1
 8008ffa:	6831      	ldr	r1, [r6, #0]
 8008ffc:	0004      	movs	r4, r0
 8008ffe:	2900      	cmp	r1, #0
 8009000:	d102      	bne.n	8009008 <sbrk_aligned+0x14>
 8009002:	f001 ff17 	bl	800ae34 <_sbrk_r>
 8009006:	6030      	str	r0, [r6, #0]
 8009008:	0029      	movs	r1, r5
 800900a:	0020      	movs	r0, r4
 800900c:	f001 ff12 	bl	800ae34 <_sbrk_r>
 8009010:	1c43      	adds	r3, r0, #1
 8009012:	d00a      	beq.n	800902a <sbrk_aligned+0x36>
 8009014:	2303      	movs	r3, #3
 8009016:	1cc5      	adds	r5, r0, #3
 8009018:	439d      	bics	r5, r3
 800901a:	42a8      	cmp	r0, r5
 800901c:	d007      	beq.n	800902e <sbrk_aligned+0x3a>
 800901e:	1a29      	subs	r1, r5, r0
 8009020:	0020      	movs	r0, r4
 8009022:	f001 ff07 	bl	800ae34 <_sbrk_r>
 8009026:	3001      	adds	r0, #1
 8009028:	d101      	bne.n	800902e <sbrk_aligned+0x3a>
 800902a:	2501      	movs	r5, #1
 800902c:	426d      	negs	r5, r5
 800902e:	0028      	movs	r0, r5
 8009030:	bd70      	pop	{r4, r5, r6, pc}
 8009032:	46c0      	nop			; (mov r8, r8)
 8009034:	20000534 	.word	0x20000534

08009038 <_malloc_r>:
 8009038:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800903a:	2203      	movs	r2, #3
 800903c:	1ccb      	adds	r3, r1, #3
 800903e:	4393      	bics	r3, r2
 8009040:	3308      	adds	r3, #8
 8009042:	0006      	movs	r6, r0
 8009044:	001f      	movs	r7, r3
 8009046:	2b0c      	cmp	r3, #12
 8009048:	d238      	bcs.n	80090bc <_malloc_r+0x84>
 800904a:	270c      	movs	r7, #12
 800904c:	42b9      	cmp	r1, r7
 800904e:	d837      	bhi.n	80090c0 <_malloc_r+0x88>
 8009050:	0030      	movs	r0, r6
 8009052:	f000 f873 	bl	800913c <__malloc_lock>
 8009056:	4b38      	ldr	r3, [pc, #224]	; (8009138 <_malloc_r+0x100>)
 8009058:	9300      	str	r3, [sp, #0]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	001c      	movs	r4, r3
 800905e:	2c00      	cmp	r4, #0
 8009060:	d133      	bne.n	80090ca <_malloc_r+0x92>
 8009062:	0039      	movs	r1, r7
 8009064:	0030      	movs	r0, r6
 8009066:	f7ff ffc5 	bl	8008ff4 <sbrk_aligned>
 800906a:	0004      	movs	r4, r0
 800906c:	1c43      	adds	r3, r0, #1
 800906e:	d15e      	bne.n	800912e <_malloc_r+0xf6>
 8009070:	9b00      	ldr	r3, [sp, #0]
 8009072:	681c      	ldr	r4, [r3, #0]
 8009074:	0025      	movs	r5, r4
 8009076:	2d00      	cmp	r5, #0
 8009078:	d14e      	bne.n	8009118 <_malloc_r+0xe0>
 800907a:	2c00      	cmp	r4, #0
 800907c:	d051      	beq.n	8009122 <_malloc_r+0xea>
 800907e:	6823      	ldr	r3, [r4, #0]
 8009080:	0029      	movs	r1, r5
 8009082:	18e3      	adds	r3, r4, r3
 8009084:	0030      	movs	r0, r6
 8009086:	9301      	str	r3, [sp, #4]
 8009088:	f001 fed4 	bl	800ae34 <_sbrk_r>
 800908c:	9b01      	ldr	r3, [sp, #4]
 800908e:	4283      	cmp	r3, r0
 8009090:	d147      	bne.n	8009122 <_malloc_r+0xea>
 8009092:	6823      	ldr	r3, [r4, #0]
 8009094:	0030      	movs	r0, r6
 8009096:	1aff      	subs	r7, r7, r3
 8009098:	0039      	movs	r1, r7
 800909a:	f7ff ffab 	bl	8008ff4 <sbrk_aligned>
 800909e:	3001      	adds	r0, #1
 80090a0:	d03f      	beq.n	8009122 <_malloc_r+0xea>
 80090a2:	6823      	ldr	r3, [r4, #0]
 80090a4:	19db      	adds	r3, r3, r7
 80090a6:	6023      	str	r3, [r4, #0]
 80090a8:	9b00      	ldr	r3, [sp, #0]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d040      	beq.n	8009132 <_malloc_r+0xfa>
 80090b0:	685a      	ldr	r2, [r3, #4]
 80090b2:	42a2      	cmp	r2, r4
 80090b4:	d133      	bne.n	800911e <_malloc_r+0xe6>
 80090b6:	2200      	movs	r2, #0
 80090b8:	605a      	str	r2, [r3, #4]
 80090ba:	e014      	b.n	80090e6 <_malloc_r+0xae>
 80090bc:	2b00      	cmp	r3, #0
 80090be:	dac5      	bge.n	800904c <_malloc_r+0x14>
 80090c0:	230c      	movs	r3, #12
 80090c2:	2500      	movs	r5, #0
 80090c4:	6033      	str	r3, [r6, #0]
 80090c6:	0028      	movs	r0, r5
 80090c8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80090ca:	6821      	ldr	r1, [r4, #0]
 80090cc:	1bc9      	subs	r1, r1, r7
 80090ce:	d420      	bmi.n	8009112 <_malloc_r+0xda>
 80090d0:	290b      	cmp	r1, #11
 80090d2:	d918      	bls.n	8009106 <_malloc_r+0xce>
 80090d4:	19e2      	adds	r2, r4, r7
 80090d6:	6027      	str	r7, [r4, #0]
 80090d8:	42a3      	cmp	r3, r4
 80090da:	d112      	bne.n	8009102 <_malloc_r+0xca>
 80090dc:	9b00      	ldr	r3, [sp, #0]
 80090de:	601a      	str	r2, [r3, #0]
 80090e0:	6863      	ldr	r3, [r4, #4]
 80090e2:	6011      	str	r1, [r2, #0]
 80090e4:	6053      	str	r3, [r2, #4]
 80090e6:	0030      	movs	r0, r6
 80090e8:	0025      	movs	r5, r4
 80090ea:	f000 f82f 	bl	800914c <__malloc_unlock>
 80090ee:	2207      	movs	r2, #7
 80090f0:	350b      	adds	r5, #11
 80090f2:	1d23      	adds	r3, r4, #4
 80090f4:	4395      	bics	r5, r2
 80090f6:	1aea      	subs	r2, r5, r3
 80090f8:	429d      	cmp	r5, r3
 80090fa:	d0e4      	beq.n	80090c6 <_malloc_r+0x8e>
 80090fc:	1b5b      	subs	r3, r3, r5
 80090fe:	50a3      	str	r3, [r4, r2]
 8009100:	e7e1      	b.n	80090c6 <_malloc_r+0x8e>
 8009102:	605a      	str	r2, [r3, #4]
 8009104:	e7ec      	b.n	80090e0 <_malloc_r+0xa8>
 8009106:	6862      	ldr	r2, [r4, #4]
 8009108:	42a3      	cmp	r3, r4
 800910a:	d1d5      	bne.n	80090b8 <_malloc_r+0x80>
 800910c:	9b00      	ldr	r3, [sp, #0]
 800910e:	601a      	str	r2, [r3, #0]
 8009110:	e7e9      	b.n	80090e6 <_malloc_r+0xae>
 8009112:	0023      	movs	r3, r4
 8009114:	6864      	ldr	r4, [r4, #4]
 8009116:	e7a2      	b.n	800905e <_malloc_r+0x26>
 8009118:	002c      	movs	r4, r5
 800911a:	686d      	ldr	r5, [r5, #4]
 800911c:	e7ab      	b.n	8009076 <_malloc_r+0x3e>
 800911e:	0013      	movs	r3, r2
 8009120:	e7c4      	b.n	80090ac <_malloc_r+0x74>
 8009122:	230c      	movs	r3, #12
 8009124:	0030      	movs	r0, r6
 8009126:	6033      	str	r3, [r6, #0]
 8009128:	f000 f810 	bl	800914c <__malloc_unlock>
 800912c:	e7cb      	b.n	80090c6 <_malloc_r+0x8e>
 800912e:	6027      	str	r7, [r4, #0]
 8009130:	e7d9      	b.n	80090e6 <_malloc_r+0xae>
 8009132:	605b      	str	r3, [r3, #4]
 8009134:	deff      	udf	#255	; 0xff
 8009136:	46c0      	nop			; (mov r8, r8)
 8009138:	20000530 	.word	0x20000530

0800913c <__malloc_lock>:
 800913c:	b510      	push	{r4, lr}
 800913e:	4802      	ldr	r0, [pc, #8]	; (8009148 <__malloc_lock+0xc>)
 8009140:	f7ff f855 	bl	80081ee <__retarget_lock_acquire_recursive>
 8009144:	bd10      	pop	{r4, pc}
 8009146:	46c0      	nop			; (mov r8, r8)
 8009148:	2000052c 	.word	0x2000052c

0800914c <__malloc_unlock>:
 800914c:	b510      	push	{r4, lr}
 800914e:	4802      	ldr	r0, [pc, #8]	; (8009158 <__malloc_unlock+0xc>)
 8009150:	f7ff f84e 	bl	80081f0 <__retarget_lock_release_recursive>
 8009154:	bd10      	pop	{r4, pc}
 8009156:	46c0      	nop			; (mov r8, r8)
 8009158:	2000052c 	.word	0x2000052c

0800915c <_Balloc>:
 800915c:	b570      	push	{r4, r5, r6, lr}
 800915e:	69c5      	ldr	r5, [r0, #28]
 8009160:	0006      	movs	r6, r0
 8009162:	000c      	movs	r4, r1
 8009164:	2d00      	cmp	r5, #0
 8009166:	d10e      	bne.n	8009186 <_Balloc+0x2a>
 8009168:	2010      	movs	r0, #16
 800916a:	f7ff ff39 	bl	8008fe0 <malloc>
 800916e:	1e02      	subs	r2, r0, #0
 8009170:	61f0      	str	r0, [r6, #28]
 8009172:	d104      	bne.n	800917e <_Balloc+0x22>
 8009174:	216b      	movs	r1, #107	; 0x6b
 8009176:	4b19      	ldr	r3, [pc, #100]	; (80091dc <_Balloc+0x80>)
 8009178:	4819      	ldr	r0, [pc, #100]	; (80091e0 <_Balloc+0x84>)
 800917a:	f001 fe7d 	bl	800ae78 <__assert_func>
 800917e:	6045      	str	r5, [r0, #4]
 8009180:	6085      	str	r5, [r0, #8]
 8009182:	6005      	str	r5, [r0, #0]
 8009184:	60c5      	str	r5, [r0, #12]
 8009186:	69f5      	ldr	r5, [r6, #28]
 8009188:	68eb      	ldr	r3, [r5, #12]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d013      	beq.n	80091b6 <_Balloc+0x5a>
 800918e:	69f3      	ldr	r3, [r6, #28]
 8009190:	00a2      	lsls	r2, r4, #2
 8009192:	68db      	ldr	r3, [r3, #12]
 8009194:	189b      	adds	r3, r3, r2
 8009196:	6818      	ldr	r0, [r3, #0]
 8009198:	2800      	cmp	r0, #0
 800919a:	d118      	bne.n	80091ce <_Balloc+0x72>
 800919c:	2101      	movs	r1, #1
 800919e:	000d      	movs	r5, r1
 80091a0:	40a5      	lsls	r5, r4
 80091a2:	1d6a      	adds	r2, r5, #5
 80091a4:	0030      	movs	r0, r6
 80091a6:	0092      	lsls	r2, r2, #2
 80091a8:	f001 fe84 	bl	800aeb4 <_calloc_r>
 80091ac:	2800      	cmp	r0, #0
 80091ae:	d00c      	beq.n	80091ca <_Balloc+0x6e>
 80091b0:	6044      	str	r4, [r0, #4]
 80091b2:	6085      	str	r5, [r0, #8]
 80091b4:	e00d      	b.n	80091d2 <_Balloc+0x76>
 80091b6:	2221      	movs	r2, #33	; 0x21
 80091b8:	2104      	movs	r1, #4
 80091ba:	0030      	movs	r0, r6
 80091bc:	f001 fe7a 	bl	800aeb4 <_calloc_r>
 80091c0:	69f3      	ldr	r3, [r6, #28]
 80091c2:	60e8      	str	r0, [r5, #12]
 80091c4:	68db      	ldr	r3, [r3, #12]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d1e1      	bne.n	800918e <_Balloc+0x32>
 80091ca:	2000      	movs	r0, #0
 80091cc:	bd70      	pop	{r4, r5, r6, pc}
 80091ce:	6802      	ldr	r2, [r0, #0]
 80091d0:	601a      	str	r2, [r3, #0]
 80091d2:	2300      	movs	r3, #0
 80091d4:	6103      	str	r3, [r0, #16]
 80091d6:	60c3      	str	r3, [r0, #12]
 80091d8:	e7f8      	b.n	80091cc <_Balloc+0x70>
 80091da:	46c0      	nop			; (mov r8, r8)
 80091dc:	0800be66 	.word	0x0800be66
 80091e0:	0800bee6 	.word	0x0800bee6

080091e4 <_Bfree>:
 80091e4:	b570      	push	{r4, r5, r6, lr}
 80091e6:	69c6      	ldr	r6, [r0, #28]
 80091e8:	0005      	movs	r5, r0
 80091ea:	000c      	movs	r4, r1
 80091ec:	2e00      	cmp	r6, #0
 80091ee:	d10e      	bne.n	800920e <_Bfree+0x2a>
 80091f0:	2010      	movs	r0, #16
 80091f2:	f7ff fef5 	bl	8008fe0 <malloc>
 80091f6:	1e02      	subs	r2, r0, #0
 80091f8:	61e8      	str	r0, [r5, #28]
 80091fa:	d104      	bne.n	8009206 <_Bfree+0x22>
 80091fc:	218f      	movs	r1, #143	; 0x8f
 80091fe:	4b09      	ldr	r3, [pc, #36]	; (8009224 <_Bfree+0x40>)
 8009200:	4809      	ldr	r0, [pc, #36]	; (8009228 <_Bfree+0x44>)
 8009202:	f001 fe39 	bl	800ae78 <__assert_func>
 8009206:	6046      	str	r6, [r0, #4]
 8009208:	6086      	str	r6, [r0, #8]
 800920a:	6006      	str	r6, [r0, #0]
 800920c:	60c6      	str	r6, [r0, #12]
 800920e:	2c00      	cmp	r4, #0
 8009210:	d007      	beq.n	8009222 <_Bfree+0x3e>
 8009212:	69eb      	ldr	r3, [r5, #28]
 8009214:	6862      	ldr	r2, [r4, #4]
 8009216:	68db      	ldr	r3, [r3, #12]
 8009218:	0092      	lsls	r2, r2, #2
 800921a:	189b      	adds	r3, r3, r2
 800921c:	681a      	ldr	r2, [r3, #0]
 800921e:	6022      	str	r2, [r4, #0]
 8009220:	601c      	str	r4, [r3, #0]
 8009222:	bd70      	pop	{r4, r5, r6, pc}
 8009224:	0800be66 	.word	0x0800be66
 8009228:	0800bee6 	.word	0x0800bee6

0800922c <__multadd>:
 800922c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800922e:	000e      	movs	r6, r1
 8009230:	9001      	str	r0, [sp, #4]
 8009232:	000c      	movs	r4, r1
 8009234:	001d      	movs	r5, r3
 8009236:	2000      	movs	r0, #0
 8009238:	690f      	ldr	r7, [r1, #16]
 800923a:	3614      	adds	r6, #20
 800923c:	6833      	ldr	r3, [r6, #0]
 800923e:	3001      	adds	r0, #1
 8009240:	b299      	uxth	r1, r3
 8009242:	4351      	muls	r1, r2
 8009244:	0c1b      	lsrs	r3, r3, #16
 8009246:	4353      	muls	r3, r2
 8009248:	1949      	adds	r1, r1, r5
 800924a:	0c0d      	lsrs	r5, r1, #16
 800924c:	195b      	adds	r3, r3, r5
 800924e:	0c1d      	lsrs	r5, r3, #16
 8009250:	b289      	uxth	r1, r1
 8009252:	041b      	lsls	r3, r3, #16
 8009254:	185b      	adds	r3, r3, r1
 8009256:	c608      	stmia	r6!, {r3}
 8009258:	4287      	cmp	r7, r0
 800925a:	dcef      	bgt.n	800923c <__multadd+0x10>
 800925c:	2d00      	cmp	r5, #0
 800925e:	d022      	beq.n	80092a6 <__multadd+0x7a>
 8009260:	68a3      	ldr	r3, [r4, #8]
 8009262:	42bb      	cmp	r3, r7
 8009264:	dc19      	bgt.n	800929a <__multadd+0x6e>
 8009266:	6861      	ldr	r1, [r4, #4]
 8009268:	9801      	ldr	r0, [sp, #4]
 800926a:	3101      	adds	r1, #1
 800926c:	f7ff ff76 	bl	800915c <_Balloc>
 8009270:	1e06      	subs	r6, r0, #0
 8009272:	d105      	bne.n	8009280 <__multadd+0x54>
 8009274:	0032      	movs	r2, r6
 8009276:	21ba      	movs	r1, #186	; 0xba
 8009278:	4b0c      	ldr	r3, [pc, #48]	; (80092ac <__multadd+0x80>)
 800927a:	480d      	ldr	r0, [pc, #52]	; (80092b0 <__multadd+0x84>)
 800927c:	f001 fdfc 	bl	800ae78 <__assert_func>
 8009280:	0021      	movs	r1, r4
 8009282:	6922      	ldr	r2, [r4, #16]
 8009284:	310c      	adds	r1, #12
 8009286:	3202      	adds	r2, #2
 8009288:	0092      	lsls	r2, r2, #2
 800928a:	300c      	adds	r0, #12
 800928c:	f001 fde4 	bl	800ae58 <memcpy>
 8009290:	0021      	movs	r1, r4
 8009292:	9801      	ldr	r0, [sp, #4]
 8009294:	f7ff ffa6 	bl	80091e4 <_Bfree>
 8009298:	0034      	movs	r4, r6
 800929a:	1d3b      	adds	r3, r7, #4
 800929c:	009b      	lsls	r3, r3, #2
 800929e:	18e3      	adds	r3, r4, r3
 80092a0:	605d      	str	r5, [r3, #4]
 80092a2:	1c7b      	adds	r3, r7, #1
 80092a4:	6123      	str	r3, [r4, #16]
 80092a6:	0020      	movs	r0, r4
 80092a8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80092aa:	46c0      	nop			; (mov r8, r8)
 80092ac:	0800bed5 	.word	0x0800bed5
 80092b0:	0800bee6 	.word	0x0800bee6

080092b4 <__s2b>:
 80092b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80092b6:	0006      	movs	r6, r0
 80092b8:	0018      	movs	r0, r3
 80092ba:	000c      	movs	r4, r1
 80092bc:	3008      	adds	r0, #8
 80092be:	2109      	movs	r1, #9
 80092c0:	9301      	str	r3, [sp, #4]
 80092c2:	0015      	movs	r5, r2
 80092c4:	f7f6 ffc6 	bl	8000254 <__divsi3>
 80092c8:	2301      	movs	r3, #1
 80092ca:	2100      	movs	r1, #0
 80092cc:	4283      	cmp	r3, r0
 80092ce:	db0a      	blt.n	80092e6 <__s2b+0x32>
 80092d0:	0030      	movs	r0, r6
 80092d2:	f7ff ff43 	bl	800915c <_Balloc>
 80092d6:	1e01      	subs	r1, r0, #0
 80092d8:	d108      	bne.n	80092ec <__s2b+0x38>
 80092da:	000a      	movs	r2, r1
 80092dc:	4b19      	ldr	r3, [pc, #100]	; (8009344 <__s2b+0x90>)
 80092de:	481a      	ldr	r0, [pc, #104]	; (8009348 <__s2b+0x94>)
 80092e0:	31d3      	adds	r1, #211	; 0xd3
 80092e2:	f001 fdc9 	bl	800ae78 <__assert_func>
 80092e6:	005b      	lsls	r3, r3, #1
 80092e8:	3101      	adds	r1, #1
 80092ea:	e7ef      	b.n	80092cc <__s2b+0x18>
 80092ec:	9b08      	ldr	r3, [sp, #32]
 80092ee:	6143      	str	r3, [r0, #20]
 80092f0:	2301      	movs	r3, #1
 80092f2:	6103      	str	r3, [r0, #16]
 80092f4:	2d09      	cmp	r5, #9
 80092f6:	dd18      	ble.n	800932a <__s2b+0x76>
 80092f8:	0023      	movs	r3, r4
 80092fa:	3309      	adds	r3, #9
 80092fc:	001f      	movs	r7, r3
 80092fe:	9300      	str	r3, [sp, #0]
 8009300:	1964      	adds	r4, r4, r5
 8009302:	783b      	ldrb	r3, [r7, #0]
 8009304:	220a      	movs	r2, #10
 8009306:	0030      	movs	r0, r6
 8009308:	3b30      	subs	r3, #48	; 0x30
 800930a:	f7ff ff8f 	bl	800922c <__multadd>
 800930e:	3701      	adds	r7, #1
 8009310:	0001      	movs	r1, r0
 8009312:	42a7      	cmp	r7, r4
 8009314:	d1f5      	bne.n	8009302 <__s2b+0x4e>
 8009316:	002c      	movs	r4, r5
 8009318:	9b00      	ldr	r3, [sp, #0]
 800931a:	3c08      	subs	r4, #8
 800931c:	191c      	adds	r4, r3, r4
 800931e:	002f      	movs	r7, r5
 8009320:	9b01      	ldr	r3, [sp, #4]
 8009322:	429f      	cmp	r7, r3
 8009324:	db04      	blt.n	8009330 <__s2b+0x7c>
 8009326:	0008      	movs	r0, r1
 8009328:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800932a:	2509      	movs	r5, #9
 800932c:	340a      	adds	r4, #10
 800932e:	e7f6      	b.n	800931e <__s2b+0x6a>
 8009330:	1b63      	subs	r3, r4, r5
 8009332:	5ddb      	ldrb	r3, [r3, r7]
 8009334:	220a      	movs	r2, #10
 8009336:	0030      	movs	r0, r6
 8009338:	3b30      	subs	r3, #48	; 0x30
 800933a:	f7ff ff77 	bl	800922c <__multadd>
 800933e:	3701      	adds	r7, #1
 8009340:	0001      	movs	r1, r0
 8009342:	e7ed      	b.n	8009320 <__s2b+0x6c>
 8009344:	0800bed5 	.word	0x0800bed5
 8009348:	0800bee6 	.word	0x0800bee6

0800934c <__hi0bits>:
 800934c:	0003      	movs	r3, r0
 800934e:	0c02      	lsrs	r2, r0, #16
 8009350:	2000      	movs	r0, #0
 8009352:	4282      	cmp	r2, r0
 8009354:	d101      	bne.n	800935a <__hi0bits+0xe>
 8009356:	041b      	lsls	r3, r3, #16
 8009358:	3010      	adds	r0, #16
 800935a:	0e1a      	lsrs	r2, r3, #24
 800935c:	d101      	bne.n	8009362 <__hi0bits+0x16>
 800935e:	3008      	adds	r0, #8
 8009360:	021b      	lsls	r3, r3, #8
 8009362:	0f1a      	lsrs	r2, r3, #28
 8009364:	d101      	bne.n	800936a <__hi0bits+0x1e>
 8009366:	3004      	adds	r0, #4
 8009368:	011b      	lsls	r3, r3, #4
 800936a:	0f9a      	lsrs	r2, r3, #30
 800936c:	d101      	bne.n	8009372 <__hi0bits+0x26>
 800936e:	3002      	adds	r0, #2
 8009370:	009b      	lsls	r3, r3, #2
 8009372:	2b00      	cmp	r3, #0
 8009374:	db03      	blt.n	800937e <__hi0bits+0x32>
 8009376:	3001      	adds	r0, #1
 8009378:	005b      	lsls	r3, r3, #1
 800937a:	d400      	bmi.n	800937e <__hi0bits+0x32>
 800937c:	2020      	movs	r0, #32
 800937e:	4770      	bx	lr

08009380 <__lo0bits>:
 8009380:	6803      	ldr	r3, [r0, #0]
 8009382:	0001      	movs	r1, r0
 8009384:	2207      	movs	r2, #7
 8009386:	0018      	movs	r0, r3
 8009388:	4010      	ands	r0, r2
 800938a:	4213      	tst	r3, r2
 800938c:	d00d      	beq.n	80093aa <__lo0bits+0x2a>
 800938e:	3a06      	subs	r2, #6
 8009390:	2000      	movs	r0, #0
 8009392:	4213      	tst	r3, r2
 8009394:	d105      	bne.n	80093a2 <__lo0bits+0x22>
 8009396:	3002      	adds	r0, #2
 8009398:	4203      	tst	r3, r0
 800939a:	d003      	beq.n	80093a4 <__lo0bits+0x24>
 800939c:	40d3      	lsrs	r3, r2
 800939e:	0010      	movs	r0, r2
 80093a0:	600b      	str	r3, [r1, #0]
 80093a2:	4770      	bx	lr
 80093a4:	089b      	lsrs	r3, r3, #2
 80093a6:	600b      	str	r3, [r1, #0]
 80093a8:	e7fb      	b.n	80093a2 <__lo0bits+0x22>
 80093aa:	b29a      	uxth	r2, r3
 80093ac:	2a00      	cmp	r2, #0
 80093ae:	d101      	bne.n	80093b4 <__lo0bits+0x34>
 80093b0:	2010      	movs	r0, #16
 80093b2:	0c1b      	lsrs	r3, r3, #16
 80093b4:	b2da      	uxtb	r2, r3
 80093b6:	2a00      	cmp	r2, #0
 80093b8:	d101      	bne.n	80093be <__lo0bits+0x3e>
 80093ba:	3008      	adds	r0, #8
 80093bc:	0a1b      	lsrs	r3, r3, #8
 80093be:	071a      	lsls	r2, r3, #28
 80093c0:	d101      	bne.n	80093c6 <__lo0bits+0x46>
 80093c2:	3004      	adds	r0, #4
 80093c4:	091b      	lsrs	r3, r3, #4
 80093c6:	079a      	lsls	r2, r3, #30
 80093c8:	d101      	bne.n	80093ce <__lo0bits+0x4e>
 80093ca:	3002      	adds	r0, #2
 80093cc:	089b      	lsrs	r3, r3, #2
 80093ce:	07da      	lsls	r2, r3, #31
 80093d0:	d4e9      	bmi.n	80093a6 <__lo0bits+0x26>
 80093d2:	3001      	adds	r0, #1
 80093d4:	085b      	lsrs	r3, r3, #1
 80093d6:	d1e6      	bne.n	80093a6 <__lo0bits+0x26>
 80093d8:	2020      	movs	r0, #32
 80093da:	e7e2      	b.n	80093a2 <__lo0bits+0x22>

080093dc <__i2b>:
 80093dc:	b510      	push	{r4, lr}
 80093de:	000c      	movs	r4, r1
 80093e0:	2101      	movs	r1, #1
 80093e2:	f7ff febb 	bl	800915c <_Balloc>
 80093e6:	2800      	cmp	r0, #0
 80093e8:	d107      	bne.n	80093fa <__i2b+0x1e>
 80093ea:	2146      	movs	r1, #70	; 0x46
 80093ec:	4c05      	ldr	r4, [pc, #20]	; (8009404 <__i2b+0x28>)
 80093ee:	0002      	movs	r2, r0
 80093f0:	4b05      	ldr	r3, [pc, #20]	; (8009408 <__i2b+0x2c>)
 80093f2:	0020      	movs	r0, r4
 80093f4:	31ff      	adds	r1, #255	; 0xff
 80093f6:	f001 fd3f 	bl	800ae78 <__assert_func>
 80093fa:	2301      	movs	r3, #1
 80093fc:	6144      	str	r4, [r0, #20]
 80093fe:	6103      	str	r3, [r0, #16]
 8009400:	bd10      	pop	{r4, pc}
 8009402:	46c0      	nop			; (mov r8, r8)
 8009404:	0800bee6 	.word	0x0800bee6
 8009408:	0800bed5 	.word	0x0800bed5

0800940c <__multiply>:
 800940c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800940e:	0015      	movs	r5, r2
 8009410:	690a      	ldr	r2, [r1, #16]
 8009412:	692b      	ldr	r3, [r5, #16]
 8009414:	000c      	movs	r4, r1
 8009416:	b08b      	sub	sp, #44	; 0x2c
 8009418:	429a      	cmp	r2, r3
 800941a:	da01      	bge.n	8009420 <__multiply+0x14>
 800941c:	002c      	movs	r4, r5
 800941e:	000d      	movs	r5, r1
 8009420:	6927      	ldr	r7, [r4, #16]
 8009422:	692e      	ldr	r6, [r5, #16]
 8009424:	6861      	ldr	r1, [r4, #4]
 8009426:	19bb      	adds	r3, r7, r6
 8009428:	9303      	str	r3, [sp, #12]
 800942a:	68a3      	ldr	r3, [r4, #8]
 800942c:	19ba      	adds	r2, r7, r6
 800942e:	4293      	cmp	r3, r2
 8009430:	da00      	bge.n	8009434 <__multiply+0x28>
 8009432:	3101      	adds	r1, #1
 8009434:	f7ff fe92 	bl	800915c <_Balloc>
 8009438:	9002      	str	r0, [sp, #8]
 800943a:	2800      	cmp	r0, #0
 800943c:	d106      	bne.n	800944c <__multiply+0x40>
 800943e:	21b1      	movs	r1, #177	; 0xb1
 8009440:	4b48      	ldr	r3, [pc, #288]	; (8009564 <__multiply+0x158>)
 8009442:	4849      	ldr	r0, [pc, #292]	; (8009568 <__multiply+0x15c>)
 8009444:	9a02      	ldr	r2, [sp, #8]
 8009446:	0049      	lsls	r1, r1, #1
 8009448:	f001 fd16 	bl	800ae78 <__assert_func>
 800944c:	9b02      	ldr	r3, [sp, #8]
 800944e:	2200      	movs	r2, #0
 8009450:	3314      	adds	r3, #20
 8009452:	469c      	mov	ip, r3
 8009454:	19bb      	adds	r3, r7, r6
 8009456:	009b      	lsls	r3, r3, #2
 8009458:	4463      	add	r3, ip
 800945a:	9304      	str	r3, [sp, #16]
 800945c:	4663      	mov	r3, ip
 800945e:	9904      	ldr	r1, [sp, #16]
 8009460:	428b      	cmp	r3, r1
 8009462:	d32a      	bcc.n	80094ba <__multiply+0xae>
 8009464:	0023      	movs	r3, r4
 8009466:	00bf      	lsls	r7, r7, #2
 8009468:	3314      	adds	r3, #20
 800946a:	3514      	adds	r5, #20
 800946c:	9308      	str	r3, [sp, #32]
 800946e:	00b6      	lsls	r6, r6, #2
 8009470:	19db      	adds	r3, r3, r7
 8009472:	9305      	str	r3, [sp, #20]
 8009474:	19ab      	adds	r3, r5, r6
 8009476:	9309      	str	r3, [sp, #36]	; 0x24
 8009478:	2304      	movs	r3, #4
 800947a:	9306      	str	r3, [sp, #24]
 800947c:	0023      	movs	r3, r4
 800947e:	9a05      	ldr	r2, [sp, #20]
 8009480:	3315      	adds	r3, #21
 8009482:	9501      	str	r5, [sp, #4]
 8009484:	429a      	cmp	r2, r3
 8009486:	d305      	bcc.n	8009494 <__multiply+0x88>
 8009488:	1b13      	subs	r3, r2, r4
 800948a:	3b15      	subs	r3, #21
 800948c:	089b      	lsrs	r3, r3, #2
 800948e:	3301      	adds	r3, #1
 8009490:	009b      	lsls	r3, r3, #2
 8009492:	9306      	str	r3, [sp, #24]
 8009494:	9b01      	ldr	r3, [sp, #4]
 8009496:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009498:	4293      	cmp	r3, r2
 800949a:	d310      	bcc.n	80094be <__multiply+0xb2>
 800949c:	9b03      	ldr	r3, [sp, #12]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	dd05      	ble.n	80094ae <__multiply+0xa2>
 80094a2:	9b04      	ldr	r3, [sp, #16]
 80094a4:	3b04      	subs	r3, #4
 80094a6:	9304      	str	r3, [sp, #16]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d056      	beq.n	800955c <__multiply+0x150>
 80094ae:	9b02      	ldr	r3, [sp, #8]
 80094b0:	9a03      	ldr	r2, [sp, #12]
 80094b2:	0018      	movs	r0, r3
 80094b4:	611a      	str	r2, [r3, #16]
 80094b6:	b00b      	add	sp, #44	; 0x2c
 80094b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094ba:	c304      	stmia	r3!, {r2}
 80094bc:	e7cf      	b.n	800945e <__multiply+0x52>
 80094be:	9b01      	ldr	r3, [sp, #4]
 80094c0:	6818      	ldr	r0, [r3, #0]
 80094c2:	b280      	uxth	r0, r0
 80094c4:	2800      	cmp	r0, #0
 80094c6:	d01e      	beq.n	8009506 <__multiply+0xfa>
 80094c8:	4667      	mov	r7, ip
 80094ca:	2500      	movs	r5, #0
 80094cc:	9e08      	ldr	r6, [sp, #32]
 80094ce:	ce02      	ldmia	r6!, {r1}
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	9307      	str	r3, [sp, #28]
 80094d4:	b28b      	uxth	r3, r1
 80094d6:	4343      	muls	r3, r0
 80094d8:	001a      	movs	r2, r3
 80094da:	466b      	mov	r3, sp
 80094dc:	8b9b      	ldrh	r3, [r3, #28]
 80094de:	18d3      	adds	r3, r2, r3
 80094e0:	195b      	adds	r3, r3, r5
 80094e2:	0c0d      	lsrs	r5, r1, #16
 80094e4:	4345      	muls	r5, r0
 80094e6:	9a07      	ldr	r2, [sp, #28]
 80094e8:	0c11      	lsrs	r1, r2, #16
 80094ea:	1869      	adds	r1, r5, r1
 80094ec:	0c1a      	lsrs	r2, r3, #16
 80094ee:	188a      	adds	r2, r1, r2
 80094f0:	b29b      	uxth	r3, r3
 80094f2:	0c15      	lsrs	r5, r2, #16
 80094f4:	0412      	lsls	r2, r2, #16
 80094f6:	431a      	orrs	r2, r3
 80094f8:	9b05      	ldr	r3, [sp, #20]
 80094fa:	c704      	stmia	r7!, {r2}
 80094fc:	42b3      	cmp	r3, r6
 80094fe:	d8e6      	bhi.n	80094ce <__multiply+0xc2>
 8009500:	4663      	mov	r3, ip
 8009502:	9a06      	ldr	r2, [sp, #24]
 8009504:	509d      	str	r5, [r3, r2]
 8009506:	9b01      	ldr	r3, [sp, #4]
 8009508:	6818      	ldr	r0, [r3, #0]
 800950a:	0c00      	lsrs	r0, r0, #16
 800950c:	d020      	beq.n	8009550 <__multiply+0x144>
 800950e:	4663      	mov	r3, ip
 8009510:	0025      	movs	r5, r4
 8009512:	4661      	mov	r1, ip
 8009514:	2700      	movs	r7, #0
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	3514      	adds	r5, #20
 800951a:	682a      	ldr	r2, [r5, #0]
 800951c:	680e      	ldr	r6, [r1, #0]
 800951e:	b292      	uxth	r2, r2
 8009520:	4342      	muls	r2, r0
 8009522:	0c36      	lsrs	r6, r6, #16
 8009524:	1992      	adds	r2, r2, r6
 8009526:	19d2      	adds	r2, r2, r7
 8009528:	0416      	lsls	r6, r2, #16
 800952a:	b29b      	uxth	r3, r3
 800952c:	431e      	orrs	r6, r3
 800952e:	600e      	str	r6, [r1, #0]
 8009530:	cd40      	ldmia	r5!, {r6}
 8009532:	684b      	ldr	r3, [r1, #4]
 8009534:	0c36      	lsrs	r6, r6, #16
 8009536:	4346      	muls	r6, r0
 8009538:	b29b      	uxth	r3, r3
 800953a:	0c12      	lsrs	r2, r2, #16
 800953c:	18f3      	adds	r3, r6, r3
 800953e:	189b      	adds	r3, r3, r2
 8009540:	9a05      	ldr	r2, [sp, #20]
 8009542:	0c1f      	lsrs	r7, r3, #16
 8009544:	3104      	adds	r1, #4
 8009546:	42aa      	cmp	r2, r5
 8009548:	d8e7      	bhi.n	800951a <__multiply+0x10e>
 800954a:	4662      	mov	r2, ip
 800954c:	9906      	ldr	r1, [sp, #24]
 800954e:	5053      	str	r3, [r2, r1]
 8009550:	9b01      	ldr	r3, [sp, #4]
 8009552:	3304      	adds	r3, #4
 8009554:	9301      	str	r3, [sp, #4]
 8009556:	2304      	movs	r3, #4
 8009558:	449c      	add	ip, r3
 800955a:	e79b      	b.n	8009494 <__multiply+0x88>
 800955c:	9b03      	ldr	r3, [sp, #12]
 800955e:	3b01      	subs	r3, #1
 8009560:	9303      	str	r3, [sp, #12]
 8009562:	e79b      	b.n	800949c <__multiply+0x90>
 8009564:	0800bed5 	.word	0x0800bed5
 8009568:	0800bee6 	.word	0x0800bee6

0800956c <__pow5mult>:
 800956c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800956e:	2303      	movs	r3, #3
 8009570:	0015      	movs	r5, r2
 8009572:	0007      	movs	r7, r0
 8009574:	000e      	movs	r6, r1
 8009576:	401a      	ands	r2, r3
 8009578:	421d      	tst	r5, r3
 800957a:	d008      	beq.n	800958e <__pow5mult+0x22>
 800957c:	4925      	ldr	r1, [pc, #148]	; (8009614 <__pow5mult+0xa8>)
 800957e:	3a01      	subs	r2, #1
 8009580:	0092      	lsls	r2, r2, #2
 8009582:	5852      	ldr	r2, [r2, r1]
 8009584:	2300      	movs	r3, #0
 8009586:	0031      	movs	r1, r6
 8009588:	f7ff fe50 	bl	800922c <__multadd>
 800958c:	0006      	movs	r6, r0
 800958e:	10ad      	asrs	r5, r5, #2
 8009590:	d03d      	beq.n	800960e <__pow5mult+0xa2>
 8009592:	69fc      	ldr	r4, [r7, #28]
 8009594:	2c00      	cmp	r4, #0
 8009596:	d10f      	bne.n	80095b8 <__pow5mult+0x4c>
 8009598:	2010      	movs	r0, #16
 800959a:	f7ff fd21 	bl	8008fe0 <malloc>
 800959e:	1e02      	subs	r2, r0, #0
 80095a0:	61f8      	str	r0, [r7, #28]
 80095a2:	d105      	bne.n	80095b0 <__pow5mult+0x44>
 80095a4:	21b4      	movs	r1, #180	; 0xb4
 80095a6:	4b1c      	ldr	r3, [pc, #112]	; (8009618 <__pow5mult+0xac>)
 80095a8:	481c      	ldr	r0, [pc, #112]	; (800961c <__pow5mult+0xb0>)
 80095aa:	31ff      	adds	r1, #255	; 0xff
 80095ac:	f001 fc64 	bl	800ae78 <__assert_func>
 80095b0:	6044      	str	r4, [r0, #4]
 80095b2:	6084      	str	r4, [r0, #8]
 80095b4:	6004      	str	r4, [r0, #0]
 80095b6:	60c4      	str	r4, [r0, #12]
 80095b8:	69fb      	ldr	r3, [r7, #28]
 80095ba:	689c      	ldr	r4, [r3, #8]
 80095bc:	9301      	str	r3, [sp, #4]
 80095be:	2c00      	cmp	r4, #0
 80095c0:	d108      	bne.n	80095d4 <__pow5mult+0x68>
 80095c2:	0038      	movs	r0, r7
 80095c4:	4916      	ldr	r1, [pc, #88]	; (8009620 <__pow5mult+0xb4>)
 80095c6:	f7ff ff09 	bl	80093dc <__i2b>
 80095ca:	9b01      	ldr	r3, [sp, #4]
 80095cc:	0004      	movs	r4, r0
 80095ce:	6098      	str	r0, [r3, #8]
 80095d0:	2300      	movs	r3, #0
 80095d2:	6003      	str	r3, [r0, #0]
 80095d4:	2301      	movs	r3, #1
 80095d6:	421d      	tst	r5, r3
 80095d8:	d00a      	beq.n	80095f0 <__pow5mult+0x84>
 80095da:	0031      	movs	r1, r6
 80095dc:	0022      	movs	r2, r4
 80095de:	0038      	movs	r0, r7
 80095e0:	f7ff ff14 	bl	800940c <__multiply>
 80095e4:	0031      	movs	r1, r6
 80095e6:	9001      	str	r0, [sp, #4]
 80095e8:	0038      	movs	r0, r7
 80095ea:	f7ff fdfb 	bl	80091e4 <_Bfree>
 80095ee:	9e01      	ldr	r6, [sp, #4]
 80095f0:	106d      	asrs	r5, r5, #1
 80095f2:	d00c      	beq.n	800960e <__pow5mult+0xa2>
 80095f4:	6820      	ldr	r0, [r4, #0]
 80095f6:	2800      	cmp	r0, #0
 80095f8:	d107      	bne.n	800960a <__pow5mult+0x9e>
 80095fa:	0022      	movs	r2, r4
 80095fc:	0021      	movs	r1, r4
 80095fe:	0038      	movs	r0, r7
 8009600:	f7ff ff04 	bl	800940c <__multiply>
 8009604:	2300      	movs	r3, #0
 8009606:	6020      	str	r0, [r4, #0]
 8009608:	6003      	str	r3, [r0, #0]
 800960a:	0004      	movs	r4, r0
 800960c:	e7e2      	b.n	80095d4 <__pow5mult+0x68>
 800960e:	0030      	movs	r0, r6
 8009610:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009612:	46c0      	nop			; (mov r8, r8)
 8009614:	0800c030 	.word	0x0800c030
 8009618:	0800be66 	.word	0x0800be66
 800961c:	0800bee6 	.word	0x0800bee6
 8009620:	00000271 	.word	0x00000271

08009624 <__lshift>:
 8009624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009626:	000c      	movs	r4, r1
 8009628:	0017      	movs	r7, r2
 800962a:	6923      	ldr	r3, [r4, #16]
 800962c:	1155      	asrs	r5, r2, #5
 800962e:	b087      	sub	sp, #28
 8009630:	18eb      	adds	r3, r5, r3
 8009632:	9302      	str	r3, [sp, #8]
 8009634:	3301      	adds	r3, #1
 8009636:	9301      	str	r3, [sp, #4]
 8009638:	6849      	ldr	r1, [r1, #4]
 800963a:	68a3      	ldr	r3, [r4, #8]
 800963c:	9004      	str	r0, [sp, #16]
 800963e:	9a01      	ldr	r2, [sp, #4]
 8009640:	4293      	cmp	r3, r2
 8009642:	db10      	blt.n	8009666 <__lshift+0x42>
 8009644:	9804      	ldr	r0, [sp, #16]
 8009646:	f7ff fd89 	bl	800915c <_Balloc>
 800964a:	2300      	movs	r3, #0
 800964c:	0002      	movs	r2, r0
 800964e:	0006      	movs	r6, r0
 8009650:	0019      	movs	r1, r3
 8009652:	3214      	adds	r2, #20
 8009654:	4298      	cmp	r0, r3
 8009656:	d10c      	bne.n	8009672 <__lshift+0x4e>
 8009658:	31df      	adds	r1, #223	; 0xdf
 800965a:	0032      	movs	r2, r6
 800965c:	4b26      	ldr	r3, [pc, #152]	; (80096f8 <__lshift+0xd4>)
 800965e:	4827      	ldr	r0, [pc, #156]	; (80096fc <__lshift+0xd8>)
 8009660:	31ff      	adds	r1, #255	; 0xff
 8009662:	f001 fc09 	bl	800ae78 <__assert_func>
 8009666:	3101      	adds	r1, #1
 8009668:	005b      	lsls	r3, r3, #1
 800966a:	e7e8      	b.n	800963e <__lshift+0x1a>
 800966c:	0098      	lsls	r0, r3, #2
 800966e:	5011      	str	r1, [r2, r0]
 8009670:	3301      	adds	r3, #1
 8009672:	42ab      	cmp	r3, r5
 8009674:	dbfa      	blt.n	800966c <__lshift+0x48>
 8009676:	43eb      	mvns	r3, r5
 8009678:	17db      	asrs	r3, r3, #31
 800967a:	401d      	ands	r5, r3
 800967c:	211f      	movs	r1, #31
 800967e:	0023      	movs	r3, r4
 8009680:	0038      	movs	r0, r7
 8009682:	00ad      	lsls	r5, r5, #2
 8009684:	1955      	adds	r5, r2, r5
 8009686:	6922      	ldr	r2, [r4, #16]
 8009688:	3314      	adds	r3, #20
 800968a:	0092      	lsls	r2, r2, #2
 800968c:	4008      	ands	r0, r1
 800968e:	4684      	mov	ip, r0
 8009690:	189a      	adds	r2, r3, r2
 8009692:	420f      	tst	r7, r1
 8009694:	d02a      	beq.n	80096ec <__lshift+0xc8>
 8009696:	3101      	adds	r1, #1
 8009698:	1a09      	subs	r1, r1, r0
 800969a:	9105      	str	r1, [sp, #20]
 800969c:	2100      	movs	r1, #0
 800969e:	9503      	str	r5, [sp, #12]
 80096a0:	4667      	mov	r7, ip
 80096a2:	6818      	ldr	r0, [r3, #0]
 80096a4:	40b8      	lsls	r0, r7
 80096a6:	4308      	orrs	r0, r1
 80096a8:	9903      	ldr	r1, [sp, #12]
 80096aa:	c101      	stmia	r1!, {r0}
 80096ac:	9103      	str	r1, [sp, #12]
 80096ae:	9805      	ldr	r0, [sp, #20]
 80096b0:	cb02      	ldmia	r3!, {r1}
 80096b2:	40c1      	lsrs	r1, r0
 80096b4:	429a      	cmp	r2, r3
 80096b6:	d8f3      	bhi.n	80096a0 <__lshift+0x7c>
 80096b8:	0020      	movs	r0, r4
 80096ba:	3015      	adds	r0, #21
 80096bc:	2304      	movs	r3, #4
 80096be:	4282      	cmp	r2, r0
 80096c0:	d304      	bcc.n	80096cc <__lshift+0xa8>
 80096c2:	1b13      	subs	r3, r2, r4
 80096c4:	3b15      	subs	r3, #21
 80096c6:	089b      	lsrs	r3, r3, #2
 80096c8:	3301      	adds	r3, #1
 80096ca:	009b      	lsls	r3, r3, #2
 80096cc:	50e9      	str	r1, [r5, r3]
 80096ce:	2900      	cmp	r1, #0
 80096d0:	d002      	beq.n	80096d8 <__lshift+0xb4>
 80096d2:	9b02      	ldr	r3, [sp, #8]
 80096d4:	3302      	adds	r3, #2
 80096d6:	9301      	str	r3, [sp, #4]
 80096d8:	9b01      	ldr	r3, [sp, #4]
 80096da:	9804      	ldr	r0, [sp, #16]
 80096dc:	3b01      	subs	r3, #1
 80096de:	0021      	movs	r1, r4
 80096e0:	6133      	str	r3, [r6, #16]
 80096e2:	f7ff fd7f 	bl	80091e4 <_Bfree>
 80096e6:	0030      	movs	r0, r6
 80096e8:	b007      	add	sp, #28
 80096ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096ec:	cb02      	ldmia	r3!, {r1}
 80096ee:	c502      	stmia	r5!, {r1}
 80096f0:	429a      	cmp	r2, r3
 80096f2:	d8fb      	bhi.n	80096ec <__lshift+0xc8>
 80096f4:	e7f0      	b.n	80096d8 <__lshift+0xb4>
 80096f6:	46c0      	nop			; (mov r8, r8)
 80096f8:	0800bed5 	.word	0x0800bed5
 80096fc:	0800bee6 	.word	0x0800bee6

08009700 <__mcmp>:
 8009700:	b530      	push	{r4, r5, lr}
 8009702:	690b      	ldr	r3, [r1, #16]
 8009704:	6904      	ldr	r4, [r0, #16]
 8009706:	0002      	movs	r2, r0
 8009708:	1ae0      	subs	r0, r4, r3
 800970a:	429c      	cmp	r4, r3
 800970c:	d10e      	bne.n	800972c <__mcmp+0x2c>
 800970e:	3214      	adds	r2, #20
 8009710:	009b      	lsls	r3, r3, #2
 8009712:	3114      	adds	r1, #20
 8009714:	0014      	movs	r4, r2
 8009716:	18c9      	adds	r1, r1, r3
 8009718:	18d2      	adds	r2, r2, r3
 800971a:	3a04      	subs	r2, #4
 800971c:	3904      	subs	r1, #4
 800971e:	6815      	ldr	r5, [r2, #0]
 8009720:	680b      	ldr	r3, [r1, #0]
 8009722:	429d      	cmp	r5, r3
 8009724:	d003      	beq.n	800972e <__mcmp+0x2e>
 8009726:	2001      	movs	r0, #1
 8009728:	429d      	cmp	r5, r3
 800972a:	d303      	bcc.n	8009734 <__mcmp+0x34>
 800972c:	bd30      	pop	{r4, r5, pc}
 800972e:	4294      	cmp	r4, r2
 8009730:	d3f3      	bcc.n	800971a <__mcmp+0x1a>
 8009732:	e7fb      	b.n	800972c <__mcmp+0x2c>
 8009734:	4240      	negs	r0, r0
 8009736:	e7f9      	b.n	800972c <__mcmp+0x2c>

08009738 <__mdiff>:
 8009738:	b5f0      	push	{r4, r5, r6, r7, lr}
 800973a:	000e      	movs	r6, r1
 800973c:	0007      	movs	r7, r0
 800973e:	0011      	movs	r1, r2
 8009740:	0030      	movs	r0, r6
 8009742:	b087      	sub	sp, #28
 8009744:	0014      	movs	r4, r2
 8009746:	f7ff ffdb 	bl	8009700 <__mcmp>
 800974a:	1e05      	subs	r5, r0, #0
 800974c:	d110      	bne.n	8009770 <__mdiff+0x38>
 800974e:	0001      	movs	r1, r0
 8009750:	0038      	movs	r0, r7
 8009752:	f7ff fd03 	bl	800915c <_Balloc>
 8009756:	1e02      	subs	r2, r0, #0
 8009758:	d104      	bne.n	8009764 <__mdiff+0x2c>
 800975a:	4b3f      	ldr	r3, [pc, #252]	; (8009858 <__mdiff+0x120>)
 800975c:	483f      	ldr	r0, [pc, #252]	; (800985c <__mdiff+0x124>)
 800975e:	4940      	ldr	r1, [pc, #256]	; (8009860 <__mdiff+0x128>)
 8009760:	f001 fb8a 	bl	800ae78 <__assert_func>
 8009764:	2301      	movs	r3, #1
 8009766:	6145      	str	r5, [r0, #20]
 8009768:	6103      	str	r3, [r0, #16]
 800976a:	0010      	movs	r0, r2
 800976c:	b007      	add	sp, #28
 800976e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009770:	2301      	movs	r3, #1
 8009772:	9301      	str	r3, [sp, #4]
 8009774:	2800      	cmp	r0, #0
 8009776:	db04      	blt.n	8009782 <__mdiff+0x4a>
 8009778:	0023      	movs	r3, r4
 800977a:	0034      	movs	r4, r6
 800977c:	001e      	movs	r6, r3
 800977e:	2300      	movs	r3, #0
 8009780:	9301      	str	r3, [sp, #4]
 8009782:	0038      	movs	r0, r7
 8009784:	6861      	ldr	r1, [r4, #4]
 8009786:	f7ff fce9 	bl	800915c <_Balloc>
 800978a:	1e02      	subs	r2, r0, #0
 800978c:	d103      	bne.n	8009796 <__mdiff+0x5e>
 800978e:	4b32      	ldr	r3, [pc, #200]	; (8009858 <__mdiff+0x120>)
 8009790:	4832      	ldr	r0, [pc, #200]	; (800985c <__mdiff+0x124>)
 8009792:	4934      	ldr	r1, [pc, #208]	; (8009864 <__mdiff+0x12c>)
 8009794:	e7e4      	b.n	8009760 <__mdiff+0x28>
 8009796:	9b01      	ldr	r3, [sp, #4]
 8009798:	2700      	movs	r7, #0
 800979a:	60c3      	str	r3, [r0, #12]
 800979c:	6920      	ldr	r0, [r4, #16]
 800979e:	3414      	adds	r4, #20
 80097a0:	0083      	lsls	r3, r0, #2
 80097a2:	18e3      	adds	r3, r4, r3
 80097a4:	0021      	movs	r1, r4
 80097a6:	9401      	str	r4, [sp, #4]
 80097a8:	0034      	movs	r4, r6
 80097aa:	9302      	str	r3, [sp, #8]
 80097ac:	6933      	ldr	r3, [r6, #16]
 80097ae:	3414      	adds	r4, #20
 80097b0:	009b      	lsls	r3, r3, #2
 80097b2:	18e3      	adds	r3, r4, r3
 80097b4:	9303      	str	r3, [sp, #12]
 80097b6:	0013      	movs	r3, r2
 80097b8:	3314      	adds	r3, #20
 80097ba:	469c      	mov	ip, r3
 80097bc:	9305      	str	r3, [sp, #20]
 80097be:	9104      	str	r1, [sp, #16]
 80097c0:	9b04      	ldr	r3, [sp, #16]
 80097c2:	cc02      	ldmia	r4!, {r1}
 80097c4:	cb20      	ldmia	r3!, {r5}
 80097c6:	9304      	str	r3, [sp, #16]
 80097c8:	b2ab      	uxth	r3, r5
 80097ca:	19df      	adds	r7, r3, r7
 80097cc:	b28b      	uxth	r3, r1
 80097ce:	1afb      	subs	r3, r7, r3
 80097d0:	0c09      	lsrs	r1, r1, #16
 80097d2:	0c2d      	lsrs	r5, r5, #16
 80097d4:	1a6d      	subs	r5, r5, r1
 80097d6:	1419      	asrs	r1, r3, #16
 80097d8:	1869      	adds	r1, r5, r1
 80097da:	b29b      	uxth	r3, r3
 80097dc:	140f      	asrs	r7, r1, #16
 80097de:	0409      	lsls	r1, r1, #16
 80097e0:	4319      	orrs	r1, r3
 80097e2:	4663      	mov	r3, ip
 80097e4:	c302      	stmia	r3!, {r1}
 80097e6:	469c      	mov	ip, r3
 80097e8:	9b03      	ldr	r3, [sp, #12]
 80097ea:	42a3      	cmp	r3, r4
 80097ec:	d8e8      	bhi.n	80097c0 <__mdiff+0x88>
 80097ee:	0031      	movs	r1, r6
 80097f0:	9c03      	ldr	r4, [sp, #12]
 80097f2:	3115      	adds	r1, #21
 80097f4:	2304      	movs	r3, #4
 80097f6:	428c      	cmp	r4, r1
 80097f8:	d304      	bcc.n	8009804 <__mdiff+0xcc>
 80097fa:	1ba3      	subs	r3, r4, r6
 80097fc:	3b15      	subs	r3, #21
 80097fe:	089b      	lsrs	r3, r3, #2
 8009800:	3301      	adds	r3, #1
 8009802:	009b      	lsls	r3, r3, #2
 8009804:	9901      	ldr	r1, [sp, #4]
 8009806:	18cd      	adds	r5, r1, r3
 8009808:	9905      	ldr	r1, [sp, #20]
 800980a:	002e      	movs	r6, r5
 800980c:	18cb      	adds	r3, r1, r3
 800980e:	469c      	mov	ip, r3
 8009810:	9902      	ldr	r1, [sp, #8]
 8009812:	428e      	cmp	r6, r1
 8009814:	d310      	bcc.n	8009838 <__mdiff+0x100>
 8009816:	9e02      	ldr	r6, [sp, #8]
 8009818:	1ee9      	subs	r1, r5, #3
 800981a:	2400      	movs	r4, #0
 800981c:	428e      	cmp	r6, r1
 800981e:	d304      	bcc.n	800982a <__mdiff+0xf2>
 8009820:	0031      	movs	r1, r6
 8009822:	3103      	adds	r1, #3
 8009824:	1b49      	subs	r1, r1, r5
 8009826:	0889      	lsrs	r1, r1, #2
 8009828:	008c      	lsls	r4, r1, #2
 800982a:	191b      	adds	r3, r3, r4
 800982c:	3b04      	subs	r3, #4
 800982e:	6819      	ldr	r1, [r3, #0]
 8009830:	2900      	cmp	r1, #0
 8009832:	d00f      	beq.n	8009854 <__mdiff+0x11c>
 8009834:	6110      	str	r0, [r2, #16]
 8009836:	e798      	b.n	800976a <__mdiff+0x32>
 8009838:	ce02      	ldmia	r6!, {r1}
 800983a:	b28c      	uxth	r4, r1
 800983c:	19e4      	adds	r4, r4, r7
 800983e:	0c0f      	lsrs	r7, r1, #16
 8009840:	1421      	asrs	r1, r4, #16
 8009842:	1879      	adds	r1, r7, r1
 8009844:	b2a4      	uxth	r4, r4
 8009846:	140f      	asrs	r7, r1, #16
 8009848:	0409      	lsls	r1, r1, #16
 800984a:	4321      	orrs	r1, r4
 800984c:	4664      	mov	r4, ip
 800984e:	c402      	stmia	r4!, {r1}
 8009850:	46a4      	mov	ip, r4
 8009852:	e7dd      	b.n	8009810 <__mdiff+0xd8>
 8009854:	3801      	subs	r0, #1
 8009856:	e7e9      	b.n	800982c <__mdiff+0xf4>
 8009858:	0800bed5 	.word	0x0800bed5
 800985c:	0800bee6 	.word	0x0800bee6
 8009860:	00000237 	.word	0x00000237
 8009864:	00000245 	.word	0x00000245

08009868 <__ulp>:
 8009868:	2000      	movs	r0, #0
 800986a:	4b0b      	ldr	r3, [pc, #44]	; (8009898 <__ulp+0x30>)
 800986c:	4019      	ands	r1, r3
 800986e:	4b0b      	ldr	r3, [pc, #44]	; (800989c <__ulp+0x34>)
 8009870:	18c9      	adds	r1, r1, r3
 8009872:	4281      	cmp	r1, r0
 8009874:	dc06      	bgt.n	8009884 <__ulp+0x1c>
 8009876:	4249      	negs	r1, r1
 8009878:	150b      	asrs	r3, r1, #20
 800987a:	2b13      	cmp	r3, #19
 800987c:	dc03      	bgt.n	8009886 <__ulp+0x1e>
 800987e:	2180      	movs	r1, #128	; 0x80
 8009880:	0309      	lsls	r1, r1, #12
 8009882:	4119      	asrs	r1, r3
 8009884:	4770      	bx	lr
 8009886:	3b14      	subs	r3, #20
 8009888:	2001      	movs	r0, #1
 800988a:	2b1e      	cmp	r3, #30
 800988c:	dc02      	bgt.n	8009894 <__ulp+0x2c>
 800988e:	2080      	movs	r0, #128	; 0x80
 8009890:	0600      	lsls	r0, r0, #24
 8009892:	40d8      	lsrs	r0, r3
 8009894:	2100      	movs	r1, #0
 8009896:	e7f5      	b.n	8009884 <__ulp+0x1c>
 8009898:	7ff00000 	.word	0x7ff00000
 800989c:	fcc00000 	.word	0xfcc00000

080098a0 <__b2d>:
 80098a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80098a2:	0006      	movs	r6, r0
 80098a4:	6903      	ldr	r3, [r0, #16]
 80098a6:	3614      	adds	r6, #20
 80098a8:	009b      	lsls	r3, r3, #2
 80098aa:	18f3      	adds	r3, r6, r3
 80098ac:	1f1d      	subs	r5, r3, #4
 80098ae:	682c      	ldr	r4, [r5, #0]
 80098b0:	000f      	movs	r7, r1
 80098b2:	0020      	movs	r0, r4
 80098b4:	9301      	str	r3, [sp, #4]
 80098b6:	f7ff fd49 	bl	800934c <__hi0bits>
 80098ba:	2220      	movs	r2, #32
 80098bc:	1a12      	subs	r2, r2, r0
 80098be:	603a      	str	r2, [r7, #0]
 80098c0:	0003      	movs	r3, r0
 80098c2:	4a1c      	ldr	r2, [pc, #112]	; (8009934 <__b2d+0x94>)
 80098c4:	280a      	cmp	r0, #10
 80098c6:	dc15      	bgt.n	80098f4 <__b2d+0x54>
 80098c8:	210b      	movs	r1, #11
 80098ca:	0027      	movs	r7, r4
 80098cc:	1a09      	subs	r1, r1, r0
 80098ce:	40cf      	lsrs	r7, r1
 80098d0:	433a      	orrs	r2, r7
 80098d2:	468c      	mov	ip, r1
 80098d4:	0011      	movs	r1, r2
 80098d6:	2200      	movs	r2, #0
 80098d8:	42ae      	cmp	r6, r5
 80098da:	d202      	bcs.n	80098e2 <__b2d+0x42>
 80098dc:	9a01      	ldr	r2, [sp, #4]
 80098de:	3a08      	subs	r2, #8
 80098e0:	6812      	ldr	r2, [r2, #0]
 80098e2:	3315      	adds	r3, #21
 80098e4:	409c      	lsls	r4, r3
 80098e6:	4663      	mov	r3, ip
 80098e8:	0027      	movs	r7, r4
 80098ea:	40da      	lsrs	r2, r3
 80098ec:	4317      	orrs	r7, r2
 80098ee:	0038      	movs	r0, r7
 80098f0:	b003      	add	sp, #12
 80098f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80098f4:	2700      	movs	r7, #0
 80098f6:	42ae      	cmp	r6, r5
 80098f8:	d202      	bcs.n	8009900 <__b2d+0x60>
 80098fa:	9d01      	ldr	r5, [sp, #4]
 80098fc:	3d08      	subs	r5, #8
 80098fe:	682f      	ldr	r7, [r5, #0]
 8009900:	210b      	movs	r1, #11
 8009902:	4249      	negs	r1, r1
 8009904:	468c      	mov	ip, r1
 8009906:	449c      	add	ip, r3
 8009908:	2b0b      	cmp	r3, #11
 800990a:	d010      	beq.n	800992e <__b2d+0x8e>
 800990c:	4661      	mov	r1, ip
 800990e:	2320      	movs	r3, #32
 8009910:	408c      	lsls	r4, r1
 8009912:	1a5b      	subs	r3, r3, r1
 8009914:	0039      	movs	r1, r7
 8009916:	40d9      	lsrs	r1, r3
 8009918:	430c      	orrs	r4, r1
 800991a:	4322      	orrs	r2, r4
 800991c:	0011      	movs	r1, r2
 800991e:	2200      	movs	r2, #0
 8009920:	42b5      	cmp	r5, r6
 8009922:	d901      	bls.n	8009928 <__b2d+0x88>
 8009924:	3d04      	subs	r5, #4
 8009926:	682a      	ldr	r2, [r5, #0]
 8009928:	4664      	mov	r4, ip
 800992a:	40a7      	lsls	r7, r4
 800992c:	e7dd      	b.n	80098ea <__b2d+0x4a>
 800992e:	4322      	orrs	r2, r4
 8009930:	0011      	movs	r1, r2
 8009932:	e7dc      	b.n	80098ee <__b2d+0x4e>
 8009934:	3ff00000 	.word	0x3ff00000

08009938 <__d2b>:
 8009938:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800993a:	2101      	movs	r1, #1
 800993c:	0014      	movs	r4, r2
 800993e:	001d      	movs	r5, r3
 8009940:	9f08      	ldr	r7, [sp, #32]
 8009942:	f7ff fc0b 	bl	800915c <_Balloc>
 8009946:	1e06      	subs	r6, r0, #0
 8009948:	d105      	bne.n	8009956 <__d2b+0x1e>
 800994a:	0032      	movs	r2, r6
 800994c:	4b24      	ldr	r3, [pc, #144]	; (80099e0 <__d2b+0xa8>)
 800994e:	4825      	ldr	r0, [pc, #148]	; (80099e4 <__d2b+0xac>)
 8009950:	4925      	ldr	r1, [pc, #148]	; (80099e8 <__d2b+0xb0>)
 8009952:	f001 fa91 	bl	800ae78 <__assert_func>
 8009956:	032b      	lsls	r3, r5, #12
 8009958:	006d      	lsls	r5, r5, #1
 800995a:	0b1b      	lsrs	r3, r3, #12
 800995c:	0d6d      	lsrs	r5, r5, #21
 800995e:	d125      	bne.n	80099ac <__d2b+0x74>
 8009960:	9301      	str	r3, [sp, #4]
 8009962:	2c00      	cmp	r4, #0
 8009964:	d028      	beq.n	80099b8 <__d2b+0x80>
 8009966:	4668      	mov	r0, sp
 8009968:	9400      	str	r4, [sp, #0]
 800996a:	f7ff fd09 	bl	8009380 <__lo0bits>
 800996e:	9b01      	ldr	r3, [sp, #4]
 8009970:	9900      	ldr	r1, [sp, #0]
 8009972:	2800      	cmp	r0, #0
 8009974:	d01e      	beq.n	80099b4 <__d2b+0x7c>
 8009976:	2220      	movs	r2, #32
 8009978:	001c      	movs	r4, r3
 800997a:	1a12      	subs	r2, r2, r0
 800997c:	4094      	lsls	r4, r2
 800997e:	0022      	movs	r2, r4
 8009980:	40c3      	lsrs	r3, r0
 8009982:	430a      	orrs	r2, r1
 8009984:	6172      	str	r2, [r6, #20]
 8009986:	9301      	str	r3, [sp, #4]
 8009988:	9c01      	ldr	r4, [sp, #4]
 800998a:	61b4      	str	r4, [r6, #24]
 800998c:	1e63      	subs	r3, r4, #1
 800998e:	419c      	sbcs	r4, r3
 8009990:	3401      	adds	r4, #1
 8009992:	6134      	str	r4, [r6, #16]
 8009994:	2d00      	cmp	r5, #0
 8009996:	d017      	beq.n	80099c8 <__d2b+0x90>
 8009998:	2435      	movs	r4, #53	; 0x35
 800999a:	4b14      	ldr	r3, [pc, #80]	; (80099ec <__d2b+0xb4>)
 800999c:	18ed      	adds	r5, r5, r3
 800999e:	182d      	adds	r5, r5, r0
 80099a0:	603d      	str	r5, [r7, #0]
 80099a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099a4:	1a24      	subs	r4, r4, r0
 80099a6:	601c      	str	r4, [r3, #0]
 80099a8:	0030      	movs	r0, r6
 80099aa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80099ac:	2280      	movs	r2, #128	; 0x80
 80099ae:	0352      	lsls	r2, r2, #13
 80099b0:	4313      	orrs	r3, r2
 80099b2:	e7d5      	b.n	8009960 <__d2b+0x28>
 80099b4:	6171      	str	r1, [r6, #20]
 80099b6:	e7e7      	b.n	8009988 <__d2b+0x50>
 80099b8:	a801      	add	r0, sp, #4
 80099ba:	f7ff fce1 	bl	8009380 <__lo0bits>
 80099be:	9b01      	ldr	r3, [sp, #4]
 80099c0:	2401      	movs	r4, #1
 80099c2:	6173      	str	r3, [r6, #20]
 80099c4:	3020      	adds	r0, #32
 80099c6:	e7e4      	b.n	8009992 <__d2b+0x5a>
 80099c8:	4b09      	ldr	r3, [pc, #36]	; (80099f0 <__d2b+0xb8>)
 80099ca:	18c0      	adds	r0, r0, r3
 80099cc:	4b09      	ldr	r3, [pc, #36]	; (80099f4 <__d2b+0xbc>)
 80099ce:	6038      	str	r0, [r7, #0]
 80099d0:	18e3      	adds	r3, r4, r3
 80099d2:	009b      	lsls	r3, r3, #2
 80099d4:	18f3      	adds	r3, r6, r3
 80099d6:	6958      	ldr	r0, [r3, #20]
 80099d8:	f7ff fcb8 	bl	800934c <__hi0bits>
 80099dc:	0164      	lsls	r4, r4, #5
 80099de:	e7e0      	b.n	80099a2 <__d2b+0x6a>
 80099e0:	0800bed5 	.word	0x0800bed5
 80099e4:	0800bee6 	.word	0x0800bee6
 80099e8:	0000030f 	.word	0x0000030f
 80099ec:	fffffbcd 	.word	0xfffffbcd
 80099f0:	fffffbce 	.word	0xfffffbce
 80099f4:	3fffffff 	.word	0x3fffffff

080099f8 <__ratio>:
 80099f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80099fa:	b087      	sub	sp, #28
 80099fc:	000f      	movs	r7, r1
 80099fe:	a904      	add	r1, sp, #16
 8009a00:	0006      	movs	r6, r0
 8009a02:	f7ff ff4d 	bl	80098a0 <__b2d>
 8009a06:	9000      	str	r0, [sp, #0]
 8009a08:	9101      	str	r1, [sp, #4]
 8009a0a:	9c00      	ldr	r4, [sp, #0]
 8009a0c:	9d01      	ldr	r5, [sp, #4]
 8009a0e:	0038      	movs	r0, r7
 8009a10:	a905      	add	r1, sp, #20
 8009a12:	f7ff ff45 	bl	80098a0 <__b2d>
 8009a16:	9002      	str	r0, [sp, #8]
 8009a18:	9103      	str	r1, [sp, #12]
 8009a1a:	9a02      	ldr	r2, [sp, #8]
 8009a1c:	9b03      	ldr	r3, [sp, #12]
 8009a1e:	6930      	ldr	r0, [r6, #16]
 8009a20:	6939      	ldr	r1, [r7, #16]
 8009a22:	9e04      	ldr	r6, [sp, #16]
 8009a24:	1a40      	subs	r0, r0, r1
 8009a26:	9905      	ldr	r1, [sp, #20]
 8009a28:	0140      	lsls	r0, r0, #5
 8009a2a:	1a71      	subs	r1, r6, r1
 8009a2c:	1841      	adds	r1, r0, r1
 8009a2e:	0508      	lsls	r0, r1, #20
 8009a30:	2900      	cmp	r1, #0
 8009a32:	dd07      	ble.n	8009a44 <__ratio+0x4c>
 8009a34:	9901      	ldr	r1, [sp, #4]
 8009a36:	1845      	adds	r5, r0, r1
 8009a38:	0020      	movs	r0, r4
 8009a3a:	0029      	movs	r1, r5
 8009a3c:	f7f7 fa1e 	bl	8000e7c <__aeabi_ddiv>
 8009a40:	b007      	add	sp, #28
 8009a42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a44:	9903      	ldr	r1, [sp, #12]
 8009a46:	1a0b      	subs	r3, r1, r0
 8009a48:	e7f6      	b.n	8009a38 <__ratio+0x40>

08009a4a <__copybits>:
 8009a4a:	b570      	push	{r4, r5, r6, lr}
 8009a4c:	0014      	movs	r4, r2
 8009a4e:	0005      	movs	r5, r0
 8009a50:	3901      	subs	r1, #1
 8009a52:	6913      	ldr	r3, [r2, #16]
 8009a54:	1149      	asrs	r1, r1, #5
 8009a56:	3101      	adds	r1, #1
 8009a58:	0089      	lsls	r1, r1, #2
 8009a5a:	3414      	adds	r4, #20
 8009a5c:	009b      	lsls	r3, r3, #2
 8009a5e:	1841      	adds	r1, r0, r1
 8009a60:	18e3      	adds	r3, r4, r3
 8009a62:	42a3      	cmp	r3, r4
 8009a64:	d80d      	bhi.n	8009a82 <__copybits+0x38>
 8009a66:	0014      	movs	r4, r2
 8009a68:	3411      	adds	r4, #17
 8009a6a:	2500      	movs	r5, #0
 8009a6c:	429c      	cmp	r4, r3
 8009a6e:	d803      	bhi.n	8009a78 <__copybits+0x2e>
 8009a70:	1a9b      	subs	r3, r3, r2
 8009a72:	3b11      	subs	r3, #17
 8009a74:	089b      	lsrs	r3, r3, #2
 8009a76:	009d      	lsls	r5, r3, #2
 8009a78:	2300      	movs	r3, #0
 8009a7a:	1940      	adds	r0, r0, r5
 8009a7c:	4281      	cmp	r1, r0
 8009a7e:	d803      	bhi.n	8009a88 <__copybits+0x3e>
 8009a80:	bd70      	pop	{r4, r5, r6, pc}
 8009a82:	cc40      	ldmia	r4!, {r6}
 8009a84:	c540      	stmia	r5!, {r6}
 8009a86:	e7ec      	b.n	8009a62 <__copybits+0x18>
 8009a88:	c008      	stmia	r0!, {r3}
 8009a8a:	e7f7      	b.n	8009a7c <__copybits+0x32>

08009a8c <__any_on>:
 8009a8c:	0002      	movs	r2, r0
 8009a8e:	6900      	ldr	r0, [r0, #16]
 8009a90:	b510      	push	{r4, lr}
 8009a92:	3214      	adds	r2, #20
 8009a94:	114b      	asrs	r3, r1, #5
 8009a96:	4298      	cmp	r0, r3
 8009a98:	db13      	blt.n	8009ac2 <__any_on+0x36>
 8009a9a:	dd0c      	ble.n	8009ab6 <__any_on+0x2a>
 8009a9c:	241f      	movs	r4, #31
 8009a9e:	0008      	movs	r0, r1
 8009aa0:	4020      	ands	r0, r4
 8009aa2:	4221      	tst	r1, r4
 8009aa4:	d007      	beq.n	8009ab6 <__any_on+0x2a>
 8009aa6:	0099      	lsls	r1, r3, #2
 8009aa8:	588c      	ldr	r4, [r1, r2]
 8009aaa:	0021      	movs	r1, r4
 8009aac:	40c1      	lsrs	r1, r0
 8009aae:	4081      	lsls	r1, r0
 8009ab0:	2001      	movs	r0, #1
 8009ab2:	428c      	cmp	r4, r1
 8009ab4:	d104      	bne.n	8009ac0 <__any_on+0x34>
 8009ab6:	009b      	lsls	r3, r3, #2
 8009ab8:	18d3      	adds	r3, r2, r3
 8009aba:	4293      	cmp	r3, r2
 8009abc:	d803      	bhi.n	8009ac6 <__any_on+0x3a>
 8009abe:	2000      	movs	r0, #0
 8009ac0:	bd10      	pop	{r4, pc}
 8009ac2:	0003      	movs	r3, r0
 8009ac4:	e7f7      	b.n	8009ab6 <__any_on+0x2a>
 8009ac6:	3b04      	subs	r3, #4
 8009ac8:	6819      	ldr	r1, [r3, #0]
 8009aca:	2900      	cmp	r1, #0
 8009acc:	d0f5      	beq.n	8009aba <__any_on+0x2e>
 8009ace:	2001      	movs	r0, #1
 8009ad0:	e7f6      	b.n	8009ac0 <__any_on+0x34>
	...

08009ad4 <sulp>:
 8009ad4:	b570      	push	{r4, r5, r6, lr}
 8009ad6:	0016      	movs	r6, r2
 8009ad8:	000d      	movs	r5, r1
 8009ada:	f7ff fec5 	bl	8009868 <__ulp>
 8009ade:	2e00      	cmp	r6, #0
 8009ae0:	d00d      	beq.n	8009afe <sulp+0x2a>
 8009ae2:	236b      	movs	r3, #107	; 0x6b
 8009ae4:	006a      	lsls	r2, r5, #1
 8009ae6:	0d52      	lsrs	r2, r2, #21
 8009ae8:	1a9b      	subs	r3, r3, r2
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	dd07      	ble.n	8009afe <sulp+0x2a>
 8009aee:	2400      	movs	r4, #0
 8009af0:	4a03      	ldr	r2, [pc, #12]	; (8009b00 <sulp+0x2c>)
 8009af2:	051b      	lsls	r3, r3, #20
 8009af4:	189d      	adds	r5, r3, r2
 8009af6:	002b      	movs	r3, r5
 8009af8:	0022      	movs	r2, r4
 8009afa:	f7f7 fdb9 	bl	8001670 <__aeabi_dmul>
 8009afe:	bd70      	pop	{r4, r5, r6, pc}
 8009b00:	3ff00000 	.word	0x3ff00000

08009b04 <_strtod_l>:
 8009b04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b06:	b0a1      	sub	sp, #132	; 0x84
 8009b08:	9219      	str	r2, [sp, #100]	; 0x64
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	2600      	movs	r6, #0
 8009b0e:	2700      	movs	r7, #0
 8009b10:	9004      	str	r0, [sp, #16]
 8009b12:	9107      	str	r1, [sp, #28]
 8009b14:	921c      	str	r2, [sp, #112]	; 0x70
 8009b16:	911b      	str	r1, [sp, #108]	; 0x6c
 8009b18:	780a      	ldrb	r2, [r1, #0]
 8009b1a:	2a2b      	cmp	r2, #43	; 0x2b
 8009b1c:	d055      	beq.n	8009bca <_strtod_l+0xc6>
 8009b1e:	d841      	bhi.n	8009ba4 <_strtod_l+0xa0>
 8009b20:	2a0d      	cmp	r2, #13
 8009b22:	d83b      	bhi.n	8009b9c <_strtod_l+0x98>
 8009b24:	2a08      	cmp	r2, #8
 8009b26:	d83b      	bhi.n	8009ba0 <_strtod_l+0x9c>
 8009b28:	2a00      	cmp	r2, #0
 8009b2a:	d044      	beq.n	8009bb6 <_strtod_l+0xb2>
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	920f      	str	r2, [sp, #60]	; 0x3c
 8009b30:	2100      	movs	r1, #0
 8009b32:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8009b34:	9109      	str	r1, [sp, #36]	; 0x24
 8009b36:	782a      	ldrb	r2, [r5, #0]
 8009b38:	2a30      	cmp	r2, #48	; 0x30
 8009b3a:	d000      	beq.n	8009b3e <_strtod_l+0x3a>
 8009b3c:	e085      	b.n	8009c4a <_strtod_l+0x146>
 8009b3e:	786a      	ldrb	r2, [r5, #1]
 8009b40:	3120      	adds	r1, #32
 8009b42:	438a      	bics	r2, r1
 8009b44:	2a58      	cmp	r2, #88	; 0x58
 8009b46:	d000      	beq.n	8009b4a <_strtod_l+0x46>
 8009b48:	e075      	b.n	8009c36 <_strtod_l+0x132>
 8009b4a:	9302      	str	r3, [sp, #8]
 8009b4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009b4e:	4a97      	ldr	r2, [pc, #604]	; (8009dac <_strtod_l+0x2a8>)
 8009b50:	9301      	str	r3, [sp, #4]
 8009b52:	ab1c      	add	r3, sp, #112	; 0x70
 8009b54:	9300      	str	r3, [sp, #0]
 8009b56:	9804      	ldr	r0, [sp, #16]
 8009b58:	ab1d      	add	r3, sp, #116	; 0x74
 8009b5a:	a91b      	add	r1, sp, #108	; 0x6c
 8009b5c:	f001 fa42 	bl	800afe4 <__gethex>
 8009b60:	230f      	movs	r3, #15
 8009b62:	0002      	movs	r2, r0
 8009b64:	401a      	ands	r2, r3
 8009b66:	0004      	movs	r4, r0
 8009b68:	9205      	str	r2, [sp, #20]
 8009b6a:	4218      	tst	r0, r3
 8009b6c:	d005      	beq.n	8009b7a <_strtod_l+0x76>
 8009b6e:	2a06      	cmp	r2, #6
 8009b70:	d12d      	bne.n	8009bce <_strtod_l+0xca>
 8009b72:	1c6b      	adds	r3, r5, #1
 8009b74:	931b      	str	r3, [sp, #108]	; 0x6c
 8009b76:	2300      	movs	r3, #0
 8009b78:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b7a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d002      	beq.n	8009b86 <_strtod_l+0x82>
 8009b80:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009b82:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009b84:	6013      	str	r3, [r2, #0]
 8009b86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d01b      	beq.n	8009bc4 <_strtod_l+0xc0>
 8009b8c:	2380      	movs	r3, #128	; 0x80
 8009b8e:	0032      	movs	r2, r6
 8009b90:	061b      	lsls	r3, r3, #24
 8009b92:	18fb      	adds	r3, r7, r3
 8009b94:	0010      	movs	r0, r2
 8009b96:	0019      	movs	r1, r3
 8009b98:	b021      	add	sp, #132	; 0x84
 8009b9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b9c:	2a20      	cmp	r2, #32
 8009b9e:	d1c5      	bne.n	8009b2c <_strtod_l+0x28>
 8009ba0:	3101      	adds	r1, #1
 8009ba2:	e7b8      	b.n	8009b16 <_strtod_l+0x12>
 8009ba4:	2a2d      	cmp	r2, #45	; 0x2d
 8009ba6:	d1c1      	bne.n	8009b2c <_strtod_l+0x28>
 8009ba8:	3a2c      	subs	r2, #44	; 0x2c
 8009baa:	920f      	str	r2, [sp, #60]	; 0x3c
 8009bac:	1c4a      	adds	r2, r1, #1
 8009bae:	921b      	str	r2, [sp, #108]	; 0x6c
 8009bb0:	784a      	ldrb	r2, [r1, #1]
 8009bb2:	2a00      	cmp	r2, #0
 8009bb4:	d1bc      	bne.n	8009b30 <_strtod_l+0x2c>
 8009bb6:	9b07      	ldr	r3, [sp, #28]
 8009bb8:	931b      	str	r3, [sp, #108]	; 0x6c
 8009bba:	2300      	movs	r3, #0
 8009bbc:	930f      	str	r3, [sp, #60]	; 0x3c
 8009bbe:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d1dd      	bne.n	8009b80 <_strtod_l+0x7c>
 8009bc4:	0032      	movs	r2, r6
 8009bc6:	003b      	movs	r3, r7
 8009bc8:	e7e4      	b.n	8009b94 <_strtod_l+0x90>
 8009bca:	2200      	movs	r2, #0
 8009bcc:	e7ed      	b.n	8009baa <_strtod_l+0xa6>
 8009bce:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009bd0:	2a00      	cmp	r2, #0
 8009bd2:	d007      	beq.n	8009be4 <_strtod_l+0xe0>
 8009bd4:	2135      	movs	r1, #53	; 0x35
 8009bd6:	a81e      	add	r0, sp, #120	; 0x78
 8009bd8:	f7ff ff37 	bl	8009a4a <__copybits>
 8009bdc:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009bde:	9804      	ldr	r0, [sp, #16]
 8009be0:	f7ff fb00 	bl	80091e4 <_Bfree>
 8009be4:	9805      	ldr	r0, [sp, #20]
 8009be6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009be8:	3801      	subs	r0, #1
 8009bea:	2804      	cmp	r0, #4
 8009bec:	d806      	bhi.n	8009bfc <_strtod_l+0xf8>
 8009bee:	f7f6 fa93 	bl	8000118 <__gnu_thumb1_case_uqi>
 8009bf2:	0312      	.short	0x0312
 8009bf4:	1e1c      	.short	0x1e1c
 8009bf6:	12          	.byte	0x12
 8009bf7:	00          	.byte	0x00
 8009bf8:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8009bfa:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 8009bfc:	05e4      	lsls	r4, r4, #23
 8009bfe:	d502      	bpl.n	8009c06 <_strtod_l+0x102>
 8009c00:	2380      	movs	r3, #128	; 0x80
 8009c02:	061b      	lsls	r3, r3, #24
 8009c04:	431f      	orrs	r7, r3
 8009c06:	4b6a      	ldr	r3, [pc, #424]	; (8009db0 <_strtod_l+0x2ac>)
 8009c08:	423b      	tst	r3, r7
 8009c0a:	d1b6      	bne.n	8009b7a <_strtod_l+0x76>
 8009c0c:	f7fe fac4 	bl	8008198 <__errno>
 8009c10:	2322      	movs	r3, #34	; 0x22
 8009c12:	6003      	str	r3, [r0, #0]
 8009c14:	e7b1      	b.n	8009b7a <_strtod_l+0x76>
 8009c16:	4967      	ldr	r1, [pc, #412]	; (8009db4 <_strtod_l+0x2b0>)
 8009c18:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009c1a:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8009c1c:	400a      	ands	r2, r1
 8009c1e:	4966      	ldr	r1, [pc, #408]	; (8009db8 <_strtod_l+0x2b4>)
 8009c20:	185b      	adds	r3, r3, r1
 8009c22:	051b      	lsls	r3, r3, #20
 8009c24:	431a      	orrs	r2, r3
 8009c26:	0017      	movs	r7, r2
 8009c28:	e7e8      	b.n	8009bfc <_strtod_l+0xf8>
 8009c2a:	4f61      	ldr	r7, [pc, #388]	; (8009db0 <_strtod_l+0x2ac>)
 8009c2c:	e7e6      	b.n	8009bfc <_strtod_l+0xf8>
 8009c2e:	2601      	movs	r6, #1
 8009c30:	4f62      	ldr	r7, [pc, #392]	; (8009dbc <_strtod_l+0x2b8>)
 8009c32:	4276      	negs	r6, r6
 8009c34:	e7e2      	b.n	8009bfc <_strtod_l+0xf8>
 8009c36:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009c38:	1c5a      	adds	r2, r3, #1
 8009c3a:	921b      	str	r2, [sp, #108]	; 0x6c
 8009c3c:	785b      	ldrb	r3, [r3, #1]
 8009c3e:	2b30      	cmp	r3, #48	; 0x30
 8009c40:	d0f9      	beq.n	8009c36 <_strtod_l+0x132>
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d099      	beq.n	8009b7a <_strtod_l+0x76>
 8009c46:	2301      	movs	r3, #1
 8009c48:	9309      	str	r3, [sp, #36]	; 0x24
 8009c4a:	2500      	movs	r5, #0
 8009c4c:	220a      	movs	r2, #10
 8009c4e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009c50:	950d      	str	r5, [sp, #52]	; 0x34
 8009c52:	9310      	str	r3, [sp, #64]	; 0x40
 8009c54:	9508      	str	r5, [sp, #32]
 8009c56:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8009c58:	7804      	ldrb	r4, [r0, #0]
 8009c5a:	0023      	movs	r3, r4
 8009c5c:	3b30      	subs	r3, #48	; 0x30
 8009c5e:	b2d9      	uxtb	r1, r3
 8009c60:	2909      	cmp	r1, #9
 8009c62:	d927      	bls.n	8009cb4 <_strtod_l+0x1b0>
 8009c64:	2201      	movs	r2, #1
 8009c66:	4956      	ldr	r1, [pc, #344]	; (8009dc0 <_strtod_l+0x2bc>)
 8009c68:	f001 f8af 	bl	800adca <strncmp>
 8009c6c:	2800      	cmp	r0, #0
 8009c6e:	d031      	beq.n	8009cd4 <_strtod_l+0x1d0>
 8009c70:	2000      	movs	r0, #0
 8009c72:	0023      	movs	r3, r4
 8009c74:	4684      	mov	ip, r0
 8009c76:	9a08      	ldr	r2, [sp, #32]
 8009c78:	900c      	str	r0, [sp, #48]	; 0x30
 8009c7a:	9205      	str	r2, [sp, #20]
 8009c7c:	2220      	movs	r2, #32
 8009c7e:	0019      	movs	r1, r3
 8009c80:	4391      	bics	r1, r2
 8009c82:	000a      	movs	r2, r1
 8009c84:	2100      	movs	r1, #0
 8009c86:	9106      	str	r1, [sp, #24]
 8009c88:	2a45      	cmp	r2, #69	; 0x45
 8009c8a:	d000      	beq.n	8009c8e <_strtod_l+0x18a>
 8009c8c:	e0c2      	b.n	8009e14 <_strtod_l+0x310>
 8009c8e:	9b05      	ldr	r3, [sp, #20]
 8009c90:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c92:	4303      	orrs	r3, r0
 8009c94:	4313      	orrs	r3, r2
 8009c96:	428b      	cmp	r3, r1
 8009c98:	d08d      	beq.n	8009bb6 <_strtod_l+0xb2>
 8009c9a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009c9c:	9307      	str	r3, [sp, #28]
 8009c9e:	3301      	adds	r3, #1
 8009ca0:	931b      	str	r3, [sp, #108]	; 0x6c
 8009ca2:	9b07      	ldr	r3, [sp, #28]
 8009ca4:	785b      	ldrb	r3, [r3, #1]
 8009ca6:	2b2b      	cmp	r3, #43	; 0x2b
 8009ca8:	d071      	beq.n	8009d8e <_strtod_l+0x28a>
 8009caa:	000c      	movs	r4, r1
 8009cac:	2b2d      	cmp	r3, #45	; 0x2d
 8009cae:	d174      	bne.n	8009d9a <_strtod_l+0x296>
 8009cb0:	2401      	movs	r4, #1
 8009cb2:	e06d      	b.n	8009d90 <_strtod_l+0x28c>
 8009cb4:	9908      	ldr	r1, [sp, #32]
 8009cb6:	2908      	cmp	r1, #8
 8009cb8:	dc09      	bgt.n	8009cce <_strtod_l+0x1ca>
 8009cba:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009cbc:	4351      	muls	r1, r2
 8009cbe:	185b      	adds	r3, r3, r1
 8009cc0:	930d      	str	r3, [sp, #52]	; 0x34
 8009cc2:	9b08      	ldr	r3, [sp, #32]
 8009cc4:	3001      	adds	r0, #1
 8009cc6:	3301      	adds	r3, #1
 8009cc8:	9308      	str	r3, [sp, #32]
 8009cca:	901b      	str	r0, [sp, #108]	; 0x6c
 8009ccc:	e7c3      	b.n	8009c56 <_strtod_l+0x152>
 8009cce:	4355      	muls	r5, r2
 8009cd0:	195d      	adds	r5, r3, r5
 8009cd2:	e7f6      	b.n	8009cc2 <_strtod_l+0x1be>
 8009cd4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009cd6:	1c5a      	adds	r2, r3, #1
 8009cd8:	921b      	str	r2, [sp, #108]	; 0x6c
 8009cda:	9a08      	ldr	r2, [sp, #32]
 8009cdc:	785b      	ldrb	r3, [r3, #1]
 8009cde:	2a00      	cmp	r2, #0
 8009ce0:	d03a      	beq.n	8009d58 <_strtod_l+0x254>
 8009ce2:	900c      	str	r0, [sp, #48]	; 0x30
 8009ce4:	9205      	str	r2, [sp, #20]
 8009ce6:	001a      	movs	r2, r3
 8009ce8:	3a30      	subs	r2, #48	; 0x30
 8009cea:	2a09      	cmp	r2, #9
 8009cec:	d912      	bls.n	8009d14 <_strtod_l+0x210>
 8009cee:	2201      	movs	r2, #1
 8009cf0:	4694      	mov	ip, r2
 8009cf2:	e7c3      	b.n	8009c7c <_strtod_l+0x178>
 8009cf4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009cf6:	3001      	adds	r0, #1
 8009cf8:	1c5a      	adds	r2, r3, #1
 8009cfa:	921b      	str	r2, [sp, #108]	; 0x6c
 8009cfc:	785b      	ldrb	r3, [r3, #1]
 8009cfe:	2b30      	cmp	r3, #48	; 0x30
 8009d00:	d0f8      	beq.n	8009cf4 <_strtod_l+0x1f0>
 8009d02:	001a      	movs	r2, r3
 8009d04:	3a31      	subs	r2, #49	; 0x31
 8009d06:	2a08      	cmp	r2, #8
 8009d08:	d83c      	bhi.n	8009d84 <_strtod_l+0x280>
 8009d0a:	900c      	str	r0, [sp, #48]	; 0x30
 8009d0c:	2000      	movs	r0, #0
 8009d0e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009d10:	9005      	str	r0, [sp, #20]
 8009d12:	9210      	str	r2, [sp, #64]	; 0x40
 8009d14:	001a      	movs	r2, r3
 8009d16:	1c41      	adds	r1, r0, #1
 8009d18:	3a30      	subs	r2, #48	; 0x30
 8009d1a:	2b30      	cmp	r3, #48	; 0x30
 8009d1c:	d016      	beq.n	8009d4c <_strtod_l+0x248>
 8009d1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d20:	185b      	adds	r3, r3, r1
 8009d22:	930c      	str	r3, [sp, #48]	; 0x30
 8009d24:	9b05      	ldr	r3, [sp, #20]
 8009d26:	210a      	movs	r1, #10
 8009d28:	469c      	mov	ip, r3
 8009d2a:	4484      	add	ip, r0
 8009d2c:	4563      	cmp	r3, ip
 8009d2e:	d115      	bne.n	8009d5c <_strtod_l+0x258>
 8009d30:	9905      	ldr	r1, [sp, #20]
 8009d32:	9b05      	ldr	r3, [sp, #20]
 8009d34:	3101      	adds	r1, #1
 8009d36:	1809      	adds	r1, r1, r0
 8009d38:	181b      	adds	r3, r3, r0
 8009d3a:	9105      	str	r1, [sp, #20]
 8009d3c:	2b08      	cmp	r3, #8
 8009d3e:	dc19      	bgt.n	8009d74 <_strtod_l+0x270>
 8009d40:	230a      	movs	r3, #10
 8009d42:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009d44:	434b      	muls	r3, r1
 8009d46:	2100      	movs	r1, #0
 8009d48:	18d3      	adds	r3, r2, r3
 8009d4a:	930d      	str	r3, [sp, #52]	; 0x34
 8009d4c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009d4e:	0008      	movs	r0, r1
 8009d50:	1c5a      	adds	r2, r3, #1
 8009d52:	921b      	str	r2, [sp, #108]	; 0x6c
 8009d54:	785b      	ldrb	r3, [r3, #1]
 8009d56:	e7c6      	b.n	8009ce6 <_strtod_l+0x1e2>
 8009d58:	9808      	ldr	r0, [sp, #32]
 8009d5a:	e7d0      	b.n	8009cfe <_strtod_l+0x1fa>
 8009d5c:	1c5c      	adds	r4, r3, #1
 8009d5e:	2b08      	cmp	r3, #8
 8009d60:	dc04      	bgt.n	8009d6c <_strtod_l+0x268>
 8009d62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d64:	434b      	muls	r3, r1
 8009d66:	930d      	str	r3, [sp, #52]	; 0x34
 8009d68:	0023      	movs	r3, r4
 8009d6a:	e7df      	b.n	8009d2c <_strtod_l+0x228>
 8009d6c:	2c10      	cmp	r4, #16
 8009d6e:	dcfb      	bgt.n	8009d68 <_strtod_l+0x264>
 8009d70:	434d      	muls	r5, r1
 8009d72:	e7f9      	b.n	8009d68 <_strtod_l+0x264>
 8009d74:	9b05      	ldr	r3, [sp, #20]
 8009d76:	2100      	movs	r1, #0
 8009d78:	2b10      	cmp	r3, #16
 8009d7a:	dce7      	bgt.n	8009d4c <_strtod_l+0x248>
 8009d7c:	230a      	movs	r3, #10
 8009d7e:	435d      	muls	r5, r3
 8009d80:	1955      	adds	r5, r2, r5
 8009d82:	e7e3      	b.n	8009d4c <_strtod_l+0x248>
 8009d84:	2200      	movs	r2, #0
 8009d86:	920c      	str	r2, [sp, #48]	; 0x30
 8009d88:	9205      	str	r2, [sp, #20]
 8009d8a:	3201      	adds	r2, #1
 8009d8c:	e7b0      	b.n	8009cf0 <_strtod_l+0x1ec>
 8009d8e:	2400      	movs	r4, #0
 8009d90:	9b07      	ldr	r3, [sp, #28]
 8009d92:	3302      	adds	r3, #2
 8009d94:	931b      	str	r3, [sp, #108]	; 0x6c
 8009d96:	9b07      	ldr	r3, [sp, #28]
 8009d98:	789b      	ldrb	r3, [r3, #2]
 8009d9a:	001a      	movs	r2, r3
 8009d9c:	3a30      	subs	r2, #48	; 0x30
 8009d9e:	2a09      	cmp	r2, #9
 8009da0:	d914      	bls.n	8009dcc <_strtod_l+0x2c8>
 8009da2:	9a07      	ldr	r2, [sp, #28]
 8009da4:	921b      	str	r2, [sp, #108]	; 0x6c
 8009da6:	2200      	movs	r2, #0
 8009da8:	e033      	b.n	8009e12 <_strtod_l+0x30e>
 8009daa:	46c0      	nop			; (mov r8, r8)
 8009dac:	0800c040 	.word	0x0800c040
 8009db0:	7ff00000 	.word	0x7ff00000
 8009db4:	ffefffff 	.word	0xffefffff
 8009db8:	00000433 	.word	0x00000433
 8009dbc:	7fffffff 	.word	0x7fffffff
 8009dc0:	0800c03c 	.word	0x0800c03c
 8009dc4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009dc6:	1c5a      	adds	r2, r3, #1
 8009dc8:	921b      	str	r2, [sp, #108]	; 0x6c
 8009dca:	785b      	ldrb	r3, [r3, #1]
 8009dcc:	2b30      	cmp	r3, #48	; 0x30
 8009dce:	d0f9      	beq.n	8009dc4 <_strtod_l+0x2c0>
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	9206      	str	r2, [sp, #24]
 8009dd4:	001a      	movs	r2, r3
 8009dd6:	3a31      	subs	r2, #49	; 0x31
 8009dd8:	2a08      	cmp	r2, #8
 8009dda:	d81b      	bhi.n	8009e14 <_strtod_l+0x310>
 8009ddc:	3b30      	subs	r3, #48	; 0x30
 8009dde:	930e      	str	r3, [sp, #56]	; 0x38
 8009de0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009de2:	9306      	str	r3, [sp, #24]
 8009de4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009de6:	1c59      	adds	r1, r3, #1
 8009de8:	911b      	str	r1, [sp, #108]	; 0x6c
 8009dea:	785b      	ldrb	r3, [r3, #1]
 8009dec:	001a      	movs	r2, r3
 8009dee:	3a30      	subs	r2, #48	; 0x30
 8009df0:	2a09      	cmp	r2, #9
 8009df2:	d93a      	bls.n	8009e6a <_strtod_l+0x366>
 8009df4:	9a06      	ldr	r2, [sp, #24]
 8009df6:	1a8a      	subs	r2, r1, r2
 8009df8:	49b2      	ldr	r1, [pc, #712]	; (800a0c4 <_strtod_l+0x5c0>)
 8009dfa:	9106      	str	r1, [sp, #24]
 8009dfc:	2a08      	cmp	r2, #8
 8009dfe:	dc04      	bgt.n	8009e0a <_strtod_l+0x306>
 8009e00:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009e02:	9206      	str	r2, [sp, #24]
 8009e04:	428a      	cmp	r2, r1
 8009e06:	dd00      	ble.n	8009e0a <_strtod_l+0x306>
 8009e08:	9106      	str	r1, [sp, #24]
 8009e0a:	2c00      	cmp	r4, #0
 8009e0c:	d002      	beq.n	8009e14 <_strtod_l+0x310>
 8009e0e:	9a06      	ldr	r2, [sp, #24]
 8009e10:	4252      	negs	r2, r2
 8009e12:	9206      	str	r2, [sp, #24]
 8009e14:	9a05      	ldr	r2, [sp, #20]
 8009e16:	2a00      	cmp	r2, #0
 8009e18:	d14d      	bne.n	8009eb6 <_strtod_l+0x3b2>
 8009e1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e1c:	4310      	orrs	r0, r2
 8009e1e:	d000      	beq.n	8009e22 <_strtod_l+0x31e>
 8009e20:	e6ab      	b.n	8009b7a <_strtod_l+0x76>
 8009e22:	4662      	mov	r2, ip
 8009e24:	2a00      	cmp	r2, #0
 8009e26:	d000      	beq.n	8009e2a <_strtod_l+0x326>
 8009e28:	e6c5      	b.n	8009bb6 <_strtod_l+0xb2>
 8009e2a:	2b69      	cmp	r3, #105	; 0x69
 8009e2c:	d027      	beq.n	8009e7e <_strtod_l+0x37a>
 8009e2e:	dc23      	bgt.n	8009e78 <_strtod_l+0x374>
 8009e30:	2b49      	cmp	r3, #73	; 0x49
 8009e32:	d024      	beq.n	8009e7e <_strtod_l+0x37a>
 8009e34:	2b4e      	cmp	r3, #78	; 0x4e
 8009e36:	d000      	beq.n	8009e3a <_strtod_l+0x336>
 8009e38:	e6bd      	b.n	8009bb6 <_strtod_l+0xb2>
 8009e3a:	49a3      	ldr	r1, [pc, #652]	; (800a0c8 <_strtod_l+0x5c4>)
 8009e3c:	a81b      	add	r0, sp, #108	; 0x6c
 8009e3e:	f001 fb07 	bl	800b450 <__match>
 8009e42:	2800      	cmp	r0, #0
 8009e44:	d100      	bne.n	8009e48 <_strtod_l+0x344>
 8009e46:	e6b6      	b.n	8009bb6 <_strtod_l+0xb2>
 8009e48:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009e4a:	781b      	ldrb	r3, [r3, #0]
 8009e4c:	2b28      	cmp	r3, #40	; 0x28
 8009e4e:	d12c      	bne.n	8009eaa <_strtod_l+0x3a6>
 8009e50:	499e      	ldr	r1, [pc, #632]	; (800a0cc <_strtod_l+0x5c8>)
 8009e52:	aa1e      	add	r2, sp, #120	; 0x78
 8009e54:	a81b      	add	r0, sp, #108	; 0x6c
 8009e56:	f001 fb0f 	bl	800b478 <__hexnan>
 8009e5a:	2805      	cmp	r0, #5
 8009e5c:	d125      	bne.n	8009eaa <_strtod_l+0x3a6>
 8009e5e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009e60:	4a9b      	ldr	r2, [pc, #620]	; (800a0d0 <_strtod_l+0x5cc>)
 8009e62:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8009e64:	431a      	orrs	r2, r3
 8009e66:	0017      	movs	r7, r2
 8009e68:	e687      	b.n	8009b7a <_strtod_l+0x76>
 8009e6a:	220a      	movs	r2, #10
 8009e6c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8009e6e:	434a      	muls	r2, r1
 8009e70:	18d2      	adds	r2, r2, r3
 8009e72:	3a30      	subs	r2, #48	; 0x30
 8009e74:	920e      	str	r2, [sp, #56]	; 0x38
 8009e76:	e7b5      	b.n	8009de4 <_strtod_l+0x2e0>
 8009e78:	2b6e      	cmp	r3, #110	; 0x6e
 8009e7a:	d0de      	beq.n	8009e3a <_strtod_l+0x336>
 8009e7c:	e69b      	b.n	8009bb6 <_strtod_l+0xb2>
 8009e7e:	4995      	ldr	r1, [pc, #596]	; (800a0d4 <_strtod_l+0x5d0>)
 8009e80:	a81b      	add	r0, sp, #108	; 0x6c
 8009e82:	f001 fae5 	bl	800b450 <__match>
 8009e86:	2800      	cmp	r0, #0
 8009e88:	d100      	bne.n	8009e8c <_strtod_l+0x388>
 8009e8a:	e694      	b.n	8009bb6 <_strtod_l+0xb2>
 8009e8c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009e8e:	4992      	ldr	r1, [pc, #584]	; (800a0d8 <_strtod_l+0x5d4>)
 8009e90:	3b01      	subs	r3, #1
 8009e92:	a81b      	add	r0, sp, #108	; 0x6c
 8009e94:	931b      	str	r3, [sp, #108]	; 0x6c
 8009e96:	f001 fadb 	bl	800b450 <__match>
 8009e9a:	2800      	cmp	r0, #0
 8009e9c:	d102      	bne.n	8009ea4 <_strtod_l+0x3a0>
 8009e9e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009ea0:	3301      	adds	r3, #1
 8009ea2:	931b      	str	r3, [sp, #108]	; 0x6c
 8009ea4:	2600      	movs	r6, #0
 8009ea6:	4f8a      	ldr	r7, [pc, #552]	; (800a0d0 <_strtod_l+0x5cc>)
 8009ea8:	e667      	b.n	8009b7a <_strtod_l+0x76>
 8009eaa:	488c      	ldr	r0, [pc, #560]	; (800a0dc <_strtod_l+0x5d8>)
 8009eac:	f000 ffde 	bl	800ae6c <nan>
 8009eb0:	0006      	movs	r6, r0
 8009eb2:	000f      	movs	r7, r1
 8009eb4:	e661      	b.n	8009b7a <_strtod_l+0x76>
 8009eb6:	9b06      	ldr	r3, [sp, #24]
 8009eb8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009eba:	1a9b      	subs	r3, r3, r2
 8009ebc:	9309      	str	r3, [sp, #36]	; 0x24
 8009ebe:	9b08      	ldr	r3, [sp, #32]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d101      	bne.n	8009ec8 <_strtod_l+0x3c4>
 8009ec4:	9b05      	ldr	r3, [sp, #20]
 8009ec6:	9308      	str	r3, [sp, #32]
 8009ec8:	9c05      	ldr	r4, [sp, #20]
 8009eca:	2c10      	cmp	r4, #16
 8009ecc:	dd00      	ble.n	8009ed0 <_strtod_l+0x3cc>
 8009ece:	2410      	movs	r4, #16
 8009ed0:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009ed2:	f7f8 fa95 	bl	8002400 <__aeabi_ui2d>
 8009ed6:	9b05      	ldr	r3, [sp, #20]
 8009ed8:	0006      	movs	r6, r0
 8009eda:	000f      	movs	r7, r1
 8009edc:	2b09      	cmp	r3, #9
 8009ede:	dd15      	ble.n	8009f0c <_strtod_l+0x408>
 8009ee0:	0022      	movs	r2, r4
 8009ee2:	4b7f      	ldr	r3, [pc, #508]	; (800a0e0 <_strtod_l+0x5dc>)
 8009ee4:	3a09      	subs	r2, #9
 8009ee6:	00d2      	lsls	r2, r2, #3
 8009ee8:	189b      	adds	r3, r3, r2
 8009eea:	681a      	ldr	r2, [r3, #0]
 8009eec:	685b      	ldr	r3, [r3, #4]
 8009eee:	f7f7 fbbf 	bl	8001670 <__aeabi_dmul>
 8009ef2:	0006      	movs	r6, r0
 8009ef4:	0028      	movs	r0, r5
 8009ef6:	000f      	movs	r7, r1
 8009ef8:	f7f8 fa82 	bl	8002400 <__aeabi_ui2d>
 8009efc:	0002      	movs	r2, r0
 8009efe:	000b      	movs	r3, r1
 8009f00:	0030      	movs	r0, r6
 8009f02:	0039      	movs	r1, r7
 8009f04:	f7f6 fc5a 	bl	80007bc <__aeabi_dadd>
 8009f08:	0006      	movs	r6, r0
 8009f0a:	000f      	movs	r7, r1
 8009f0c:	9b05      	ldr	r3, [sp, #20]
 8009f0e:	2b0f      	cmp	r3, #15
 8009f10:	dc39      	bgt.n	8009f86 <_strtod_l+0x482>
 8009f12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d100      	bne.n	8009f1a <_strtod_l+0x416>
 8009f18:	e62f      	b.n	8009b7a <_strtod_l+0x76>
 8009f1a:	dd24      	ble.n	8009f66 <_strtod_l+0x462>
 8009f1c:	2b16      	cmp	r3, #22
 8009f1e:	dc09      	bgt.n	8009f34 <_strtod_l+0x430>
 8009f20:	496f      	ldr	r1, [pc, #444]	; (800a0e0 <_strtod_l+0x5dc>)
 8009f22:	00db      	lsls	r3, r3, #3
 8009f24:	18c9      	adds	r1, r1, r3
 8009f26:	0032      	movs	r2, r6
 8009f28:	6808      	ldr	r0, [r1, #0]
 8009f2a:	6849      	ldr	r1, [r1, #4]
 8009f2c:	003b      	movs	r3, r7
 8009f2e:	f7f7 fb9f 	bl	8001670 <__aeabi_dmul>
 8009f32:	e7bd      	b.n	8009eb0 <_strtod_l+0x3ac>
 8009f34:	2325      	movs	r3, #37	; 0x25
 8009f36:	9a05      	ldr	r2, [sp, #20]
 8009f38:	1a9b      	subs	r3, r3, r2
 8009f3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f3c:	4293      	cmp	r3, r2
 8009f3e:	db22      	blt.n	8009f86 <_strtod_l+0x482>
 8009f40:	240f      	movs	r4, #15
 8009f42:	9b05      	ldr	r3, [sp, #20]
 8009f44:	4d66      	ldr	r5, [pc, #408]	; (800a0e0 <_strtod_l+0x5dc>)
 8009f46:	1ae4      	subs	r4, r4, r3
 8009f48:	00e1      	lsls	r1, r4, #3
 8009f4a:	1869      	adds	r1, r5, r1
 8009f4c:	0032      	movs	r2, r6
 8009f4e:	6808      	ldr	r0, [r1, #0]
 8009f50:	6849      	ldr	r1, [r1, #4]
 8009f52:	003b      	movs	r3, r7
 8009f54:	f7f7 fb8c 	bl	8001670 <__aeabi_dmul>
 8009f58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f5a:	1b1c      	subs	r4, r3, r4
 8009f5c:	00e4      	lsls	r4, r4, #3
 8009f5e:	192d      	adds	r5, r5, r4
 8009f60:	682a      	ldr	r2, [r5, #0]
 8009f62:	686b      	ldr	r3, [r5, #4]
 8009f64:	e7e3      	b.n	8009f2e <_strtod_l+0x42a>
 8009f66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f68:	3316      	adds	r3, #22
 8009f6a:	db0c      	blt.n	8009f86 <_strtod_l+0x482>
 8009f6c:	9906      	ldr	r1, [sp, #24]
 8009f6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009f70:	4b5b      	ldr	r3, [pc, #364]	; (800a0e0 <_strtod_l+0x5dc>)
 8009f72:	1a52      	subs	r2, r2, r1
 8009f74:	00d2      	lsls	r2, r2, #3
 8009f76:	189b      	adds	r3, r3, r2
 8009f78:	0030      	movs	r0, r6
 8009f7a:	681a      	ldr	r2, [r3, #0]
 8009f7c:	685b      	ldr	r3, [r3, #4]
 8009f7e:	0039      	movs	r1, r7
 8009f80:	f7f6 ff7c 	bl	8000e7c <__aeabi_ddiv>
 8009f84:	e794      	b.n	8009eb0 <_strtod_l+0x3ac>
 8009f86:	9b05      	ldr	r3, [sp, #20]
 8009f88:	1b1c      	subs	r4, r3, r4
 8009f8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f8c:	18e4      	adds	r4, r4, r3
 8009f8e:	2c00      	cmp	r4, #0
 8009f90:	dd72      	ble.n	800a078 <_strtod_l+0x574>
 8009f92:	220f      	movs	r2, #15
 8009f94:	0023      	movs	r3, r4
 8009f96:	4013      	ands	r3, r2
 8009f98:	4214      	tst	r4, r2
 8009f9a:	d00a      	beq.n	8009fb2 <_strtod_l+0x4ae>
 8009f9c:	4950      	ldr	r1, [pc, #320]	; (800a0e0 <_strtod_l+0x5dc>)
 8009f9e:	00db      	lsls	r3, r3, #3
 8009fa0:	18c9      	adds	r1, r1, r3
 8009fa2:	0032      	movs	r2, r6
 8009fa4:	6808      	ldr	r0, [r1, #0]
 8009fa6:	6849      	ldr	r1, [r1, #4]
 8009fa8:	003b      	movs	r3, r7
 8009faa:	f7f7 fb61 	bl	8001670 <__aeabi_dmul>
 8009fae:	0006      	movs	r6, r0
 8009fb0:	000f      	movs	r7, r1
 8009fb2:	230f      	movs	r3, #15
 8009fb4:	439c      	bics	r4, r3
 8009fb6:	d04a      	beq.n	800a04e <_strtod_l+0x54a>
 8009fb8:	3326      	adds	r3, #38	; 0x26
 8009fba:	33ff      	adds	r3, #255	; 0xff
 8009fbc:	429c      	cmp	r4, r3
 8009fbe:	dd22      	ble.n	800a006 <_strtod_l+0x502>
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	9305      	str	r3, [sp, #20]
 8009fc4:	9306      	str	r3, [sp, #24]
 8009fc6:	930d      	str	r3, [sp, #52]	; 0x34
 8009fc8:	9308      	str	r3, [sp, #32]
 8009fca:	2322      	movs	r3, #34	; 0x22
 8009fcc:	2600      	movs	r6, #0
 8009fce:	9a04      	ldr	r2, [sp, #16]
 8009fd0:	4f3f      	ldr	r7, [pc, #252]	; (800a0d0 <_strtod_l+0x5cc>)
 8009fd2:	6013      	str	r3, [r2, #0]
 8009fd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009fd6:	42b3      	cmp	r3, r6
 8009fd8:	d100      	bne.n	8009fdc <_strtod_l+0x4d8>
 8009fda:	e5ce      	b.n	8009b7a <_strtod_l+0x76>
 8009fdc:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009fde:	9804      	ldr	r0, [sp, #16]
 8009fe0:	f7ff f900 	bl	80091e4 <_Bfree>
 8009fe4:	9908      	ldr	r1, [sp, #32]
 8009fe6:	9804      	ldr	r0, [sp, #16]
 8009fe8:	f7ff f8fc 	bl	80091e4 <_Bfree>
 8009fec:	9906      	ldr	r1, [sp, #24]
 8009fee:	9804      	ldr	r0, [sp, #16]
 8009ff0:	f7ff f8f8 	bl	80091e4 <_Bfree>
 8009ff4:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009ff6:	9804      	ldr	r0, [sp, #16]
 8009ff8:	f7ff f8f4 	bl	80091e4 <_Bfree>
 8009ffc:	9905      	ldr	r1, [sp, #20]
 8009ffe:	9804      	ldr	r0, [sp, #16]
 800a000:	f7ff f8f0 	bl	80091e4 <_Bfree>
 800a004:	e5b9      	b.n	8009b7a <_strtod_l+0x76>
 800a006:	2300      	movs	r3, #0
 800a008:	0030      	movs	r0, r6
 800a00a:	0039      	movs	r1, r7
 800a00c:	4d35      	ldr	r5, [pc, #212]	; (800a0e4 <_strtod_l+0x5e0>)
 800a00e:	1124      	asrs	r4, r4, #4
 800a010:	9307      	str	r3, [sp, #28]
 800a012:	2c01      	cmp	r4, #1
 800a014:	dc1e      	bgt.n	800a054 <_strtod_l+0x550>
 800a016:	2b00      	cmp	r3, #0
 800a018:	d001      	beq.n	800a01e <_strtod_l+0x51a>
 800a01a:	0006      	movs	r6, r0
 800a01c:	000f      	movs	r7, r1
 800a01e:	4b32      	ldr	r3, [pc, #200]	; (800a0e8 <_strtod_l+0x5e4>)
 800a020:	9a07      	ldr	r2, [sp, #28]
 800a022:	18ff      	adds	r7, r7, r3
 800a024:	4b2f      	ldr	r3, [pc, #188]	; (800a0e4 <_strtod_l+0x5e0>)
 800a026:	00d2      	lsls	r2, r2, #3
 800a028:	189d      	adds	r5, r3, r2
 800a02a:	6828      	ldr	r0, [r5, #0]
 800a02c:	6869      	ldr	r1, [r5, #4]
 800a02e:	0032      	movs	r2, r6
 800a030:	003b      	movs	r3, r7
 800a032:	f7f7 fb1d 	bl	8001670 <__aeabi_dmul>
 800a036:	4b26      	ldr	r3, [pc, #152]	; (800a0d0 <_strtod_l+0x5cc>)
 800a038:	4a2c      	ldr	r2, [pc, #176]	; (800a0ec <_strtod_l+0x5e8>)
 800a03a:	0006      	movs	r6, r0
 800a03c:	400b      	ands	r3, r1
 800a03e:	4293      	cmp	r3, r2
 800a040:	d8be      	bhi.n	8009fc0 <_strtod_l+0x4bc>
 800a042:	4a2b      	ldr	r2, [pc, #172]	; (800a0f0 <_strtod_l+0x5ec>)
 800a044:	4293      	cmp	r3, r2
 800a046:	d913      	bls.n	800a070 <_strtod_l+0x56c>
 800a048:	2601      	movs	r6, #1
 800a04a:	4f2a      	ldr	r7, [pc, #168]	; (800a0f4 <_strtod_l+0x5f0>)
 800a04c:	4276      	negs	r6, r6
 800a04e:	2300      	movs	r3, #0
 800a050:	9307      	str	r3, [sp, #28]
 800a052:	e088      	b.n	800a166 <_strtod_l+0x662>
 800a054:	2201      	movs	r2, #1
 800a056:	4214      	tst	r4, r2
 800a058:	d004      	beq.n	800a064 <_strtod_l+0x560>
 800a05a:	682a      	ldr	r2, [r5, #0]
 800a05c:	686b      	ldr	r3, [r5, #4]
 800a05e:	f7f7 fb07 	bl	8001670 <__aeabi_dmul>
 800a062:	2301      	movs	r3, #1
 800a064:	9a07      	ldr	r2, [sp, #28]
 800a066:	1064      	asrs	r4, r4, #1
 800a068:	3201      	adds	r2, #1
 800a06a:	9207      	str	r2, [sp, #28]
 800a06c:	3508      	adds	r5, #8
 800a06e:	e7d0      	b.n	800a012 <_strtod_l+0x50e>
 800a070:	23d4      	movs	r3, #212	; 0xd4
 800a072:	049b      	lsls	r3, r3, #18
 800a074:	18cf      	adds	r7, r1, r3
 800a076:	e7ea      	b.n	800a04e <_strtod_l+0x54a>
 800a078:	2c00      	cmp	r4, #0
 800a07a:	d0e8      	beq.n	800a04e <_strtod_l+0x54a>
 800a07c:	4264      	negs	r4, r4
 800a07e:	230f      	movs	r3, #15
 800a080:	0022      	movs	r2, r4
 800a082:	401a      	ands	r2, r3
 800a084:	421c      	tst	r4, r3
 800a086:	d00a      	beq.n	800a09e <_strtod_l+0x59a>
 800a088:	4b15      	ldr	r3, [pc, #84]	; (800a0e0 <_strtod_l+0x5dc>)
 800a08a:	00d2      	lsls	r2, r2, #3
 800a08c:	189b      	adds	r3, r3, r2
 800a08e:	0030      	movs	r0, r6
 800a090:	681a      	ldr	r2, [r3, #0]
 800a092:	685b      	ldr	r3, [r3, #4]
 800a094:	0039      	movs	r1, r7
 800a096:	f7f6 fef1 	bl	8000e7c <__aeabi_ddiv>
 800a09a:	0006      	movs	r6, r0
 800a09c:	000f      	movs	r7, r1
 800a09e:	1124      	asrs	r4, r4, #4
 800a0a0:	d0d5      	beq.n	800a04e <_strtod_l+0x54a>
 800a0a2:	2c1f      	cmp	r4, #31
 800a0a4:	dd28      	ble.n	800a0f8 <_strtod_l+0x5f4>
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	9305      	str	r3, [sp, #20]
 800a0aa:	9306      	str	r3, [sp, #24]
 800a0ac:	930d      	str	r3, [sp, #52]	; 0x34
 800a0ae:	9308      	str	r3, [sp, #32]
 800a0b0:	2322      	movs	r3, #34	; 0x22
 800a0b2:	9a04      	ldr	r2, [sp, #16]
 800a0b4:	2600      	movs	r6, #0
 800a0b6:	6013      	str	r3, [r2, #0]
 800a0b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a0ba:	2700      	movs	r7, #0
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d18d      	bne.n	8009fdc <_strtod_l+0x4d8>
 800a0c0:	e55b      	b.n	8009b7a <_strtod_l+0x76>
 800a0c2:	46c0      	nop			; (mov r8, r8)
 800a0c4:	00004e1f 	.word	0x00004e1f
 800a0c8:	0800be2d 	.word	0x0800be2d
 800a0cc:	0800c054 	.word	0x0800c054
 800a0d0:	7ff00000 	.word	0x7ff00000
 800a0d4:	0800be25 	.word	0x0800be25
 800a0d8:	0800be5c 	.word	0x0800be5c
 800a0dc:	0800c1e5 	.word	0x0800c1e5
 800a0e0:	0800bf68 	.word	0x0800bf68
 800a0e4:	0800bf40 	.word	0x0800bf40
 800a0e8:	fcb00000 	.word	0xfcb00000
 800a0ec:	7ca00000 	.word	0x7ca00000
 800a0f0:	7c900000 	.word	0x7c900000
 800a0f4:	7fefffff 	.word	0x7fefffff
 800a0f8:	2310      	movs	r3, #16
 800a0fa:	0022      	movs	r2, r4
 800a0fc:	401a      	ands	r2, r3
 800a0fe:	9207      	str	r2, [sp, #28]
 800a100:	421c      	tst	r4, r3
 800a102:	d001      	beq.n	800a108 <_strtod_l+0x604>
 800a104:	335a      	adds	r3, #90	; 0x5a
 800a106:	9307      	str	r3, [sp, #28]
 800a108:	0030      	movs	r0, r6
 800a10a:	0039      	movs	r1, r7
 800a10c:	2300      	movs	r3, #0
 800a10e:	4dc4      	ldr	r5, [pc, #784]	; (800a420 <_strtod_l+0x91c>)
 800a110:	2201      	movs	r2, #1
 800a112:	4214      	tst	r4, r2
 800a114:	d004      	beq.n	800a120 <_strtod_l+0x61c>
 800a116:	682a      	ldr	r2, [r5, #0]
 800a118:	686b      	ldr	r3, [r5, #4]
 800a11a:	f7f7 faa9 	bl	8001670 <__aeabi_dmul>
 800a11e:	2301      	movs	r3, #1
 800a120:	1064      	asrs	r4, r4, #1
 800a122:	3508      	adds	r5, #8
 800a124:	2c00      	cmp	r4, #0
 800a126:	d1f3      	bne.n	800a110 <_strtod_l+0x60c>
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d001      	beq.n	800a130 <_strtod_l+0x62c>
 800a12c:	0006      	movs	r6, r0
 800a12e:	000f      	movs	r7, r1
 800a130:	9b07      	ldr	r3, [sp, #28]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d00f      	beq.n	800a156 <_strtod_l+0x652>
 800a136:	236b      	movs	r3, #107	; 0x6b
 800a138:	007a      	lsls	r2, r7, #1
 800a13a:	0d52      	lsrs	r2, r2, #21
 800a13c:	0039      	movs	r1, r7
 800a13e:	1a9b      	subs	r3, r3, r2
 800a140:	2b00      	cmp	r3, #0
 800a142:	dd08      	ble.n	800a156 <_strtod_l+0x652>
 800a144:	2b1f      	cmp	r3, #31
 800a146:	dc00      	bgt.n	800a14a <_strtod_l+0x646>
 800a148:	e121      	b.n	800a38e <_strtod_l+0x88a>
 800a14a:	2600      	movs	r6, #0
 800a14c:	2b34      	cmp	r3, #52	; 0x34
 800a14e:	dc00      	bgt.n	800a152 <_strtod_l+0x64e>
 800a150:	e116      	b.n	800a380 <_strtod_l+0x87c>
 800a152:	27dc      	movs	r7, #220	; 0xdc
 800a154:	04bf      	lsls	r7, r7, #18
 800a156:	2200      	movs	r2, #0
 800a158:	2300      	movs	r3, #0
 800a15a:	0030      	movs	r0, r6
 800a15c:	0039      	movs	r1, r7
 800a15e:	f7f6 f975 	bl	800044c <__aeabi_dcmpeq>
 800a162:	2800      	cmp	r0, #0
 800a164:	d19f      	bne.n	800a0a6 <_strtod_l+0x5a2>
 800a166:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a168:	9a08      	ldr	r2, [sp, #32]
 800a16a:	9300      	str	r3, [sp, #0]
 800a16c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800a16e:	9b05      	ldr	r3, [sp, #20]
 800a170:	9804      	ldr	r0, [sp, #16]
 800a172:	f7ff f89f 	bl	80092b4 <__s2b>
 800a176:	900d      	str	r0, [sp, #52]	; 0x34
 800a178:	2800      	cmp	r0, #0
 800a17a:	d100      	bne.n	800a17e <_strtod_l+0x67a>
 800a17c:	e720      	b.n	8009fc0 <_strtod_l+0x4bc>
 800a17e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a180:	9906      	ldr	r1, [sp, #24]
 800a182:	17da      	asrs	r2, r3, #31
 800a184:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a186:	1a5b      	subs	r3, r3, r1
 800a188:	401a      	ands	r2, r3
 800a18a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a18c:	9215      	str	r2, [sp, #84]	; 0x54
 800a18e:	43db      	mvns	r3, r3
 800a190:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a192:	17db      	asrs	r3, r3, #31
 800a194:	401a      	ands	r2, r3
 800a196:	2300      	movs	r3, #0
 800a198:	9218      	str	r2, [sp, #96]	; 0x60
 800a19a:	9305      	str	r3, [sp, #20]
 800a19c:	9306      	str	r3, [sp, #24]
 800a19e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a1a0:	9804      	ldr	r0, [sp, #16]
 800a1a2:	6859      	ldr	r1, [r3, #4]
 800a1a4:	f7fe ffda 	bl	800915c <_Balloc>
 800a1a8:	9008      	str	r0, [sp, #32]
 800a1aa:	2800      	cmp	r0, #0
 800a1ac:	d100      	bne.n	800a1b0 <_strtod_l+0x6ac>
 800a1ae:	e70c      	b.n	8009fca <_strtod_l+0x4c6>
 800a1b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a1b2:	300c      	adds	r0, #12
 800a1b4:	0019      	movs	r1, r3
 800a1b6:	691a      	ldr	r2, [r3, #16]
 800a1b8:	310c      	adds	r1, #12
 800a1ba:	3202      	adds	r2, #2
 800a1bc:	0092      	lsls	r2, r2, #2
 800a1be:	f000 fe4b 	bl	800ae58 <memcpy>
 800a1c2:	ab1e      	add	r3, sp, #120	; 0x78
 800a1c4:	9301      	str	r3, [sp, #4]
 800a1c6:	ab1d      	add	r3, sp, #116	; 0x74
 800a1c8:	9300      	str	r3, [sp, #0]
 800a1ca:	0032      	movs	r2, r6
 800a1cc:	003b      	movs	r3, r7
 800a1ce:	9804      	ldr	r0, [sp, #16]
 800a1d0:	9610      	str	r6, [sp, #64]	; 0x40
 800a1d2:	9711      	str	r7, [sp, #68]	; 0x44
 800a1d4:	f7ff fbb0 	bl	8009938 <__d2b>
 800a1d8:	901c      	str	r0, [sp, #112]	; 0x70
 800a1da:	2800      	cmp	r0, #0
 800a1dc:	d100      	bne.n	800a1e0 <_strtod_l+0x6dc>
 800a1de:	e6f4      	b.n	8009fca <_strtod_l+0x4c6>
 800a1e0:	2101      	movs	r1, #1
 800a1e2:	9804      	ldr	r0, [sp, #16]
 800a1e4:	f7ff f8fa 	bl	80093dc <__i2b>
 800a1e8:	9006      	str	r0, [sp, #24]
 800a1ea:	2800      	cmp	r0, #0
 800a1ec:	d100      	bne.n	800a1f0 <_strtod_l+0x6ec>
 800a1ee:	e6ec      	b.n	8009fca <_strtod_l+0x4c6>
 800a1f0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a1f2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a1f4:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800a1f6:	1ad4      	subs	r4, r2, r3
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	db01      	blt.n	800a200 <_strtod_l+0x6fc>
 800a1fc:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800a1fe:	195d      	adds	r5, r3, r5
 800a200:	9907      	ldr	r1, [sp, #28]
 800a202:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a204:	1a5b      	subs	r3, r3, r1
 800a206:	2136      	movs	r1, #54	; 0x36
 800a208:	189b      	adds	r3, r3, r2
 800a20a:	1a8a      	subs	r2, r1, r2
 800a20c:	4985      	ldr	r1, [pc, #532]	; (800a424 <_strtod_l+0x920>)
 800a20e:	2001      	movs	r0, #1
 800a210:	468c      	mov	ip, r1
 800a212:	2100      	movs	r1, #0
 800a214:	3b01      	subs	r3, #1
 800a216:	9114      	str	r1, [sp, #80]	; 0x50
 800a218:	9012      	str	r0, [sp, #72]	; 0x48
 800a21a:	4563      	cmp	r3, ip
 800a21c:	da07      	bge.n	800a22e <_strtod_l+0x72a>
 800a21e:	4661      	mov	r1, ip
 800a220:	1ac9      	subs	r1, r1, r3
 800a222:	1a52      	subs	r2, r2, r1
 800a224:	291f      	cmp	r1, #31
 800a226:	dd00      	ble.n	800a22a <_strtod_l+0x726>
 800a228:	e0b6      	b.n	800a398 <_strtod_l+0x894>
 800a22a:	4088      	lsls	r0, r1
 800a22c:	9012      	str	r0, [sp, #72]	; 0x48
 800a22e:	18ab      	adds	r3, r5, r2
 800a230:	930c      	str	r3, [sp, #48]	; 0x30
 800a232:	18a4      	adds	r4, r4, r2
 800a234:	9b07      	ldr	r3, [sp, #28]
 800a236:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a238:	191c      	adds	r4, r3, r4
 800a23a:	002b      	movs	r3, r5
 800a23c:	4295      	cmp	r5, r2
 800a23e:	dd00      	ble.n	800a242 <_strtod_l+0x73e>
 800a240:	0013      	movs	r3, r2
 800a242:	42a3      	cmp	r3, r4
 800a244:	dd00      	ble.n	800a248 <_strtod_l+0x744>
 800a246:	0023      	movs	r3, r4
 800a248:	2b00      	cmp	r3, #0
 800a24a:	dd04      	ble.n	800a256 <_strtod_l+0x752>
 800a24c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a24e:	1ae4      	subs	r4, r4, r3
 800a250:	1ad2      	subs	r2, r2, r3
 800a252:	920c      	str	r2, [sp, #48]	; 0x30
 800a254:	1aed      	subs	r5, r5, r3
 800a256:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a258:	2b00      	cmp	r3, #0
 800a25a:	dd17      	ble.n	800a28c <_strtod_l+0x788>
 800a25c:	001a      	movs	r2, r3
 800a25e:	9906      	ldr	r1, [sp, #24]
 800a260:	9804      	ldr	r0, [sp, #16]
 800a262:	f7ff f983 	bl	800956c <__pow5mult>
 800a266:	9006      	str	r0, [sp, #24]
 800a268:	2800      	cmp	r0, #0
 800a26a:	d100      	bne.n	800a26e <_strtod_l+0x76a>
 800a26c:	e6ad      	b.n	8009fca <_strtod_l+0x4c6>
 800a26e:	0001      	movs	r1, r0
 800a270:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a272:	9804      	ldr	r0, [sp, #16]
 800a274:	f7ff f8ca 	bl	800940c <__multiply>
 800a278:	900e      	str	r0, [sp, #56]	; 0x38
 800a27a:	2800      	cmp	r0, #0
 800a27c:	d100      	bne.n	800a280 <_strtod_l+0x77c>
 800a27e:	e6a4      	b.n	8009fca <_strtod_l+0x4c6>
 800a280:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a282:	9804      	ldr	r0, [sp, #16]
 800a284:	f7fe ffae 	bl	80091e4 <_Bfree>
 800a288:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a28a:	931c      	str	r3, [sp, #112]	; 0x70
 800a28c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a28e:	2b00      	cmp	r3, #0
 800a290:	dd00      	ble.n	800a294 <_strtod_l+0x790>
 800a292:	e087      	b.n	800a3a4 <_strtod_l+0x8a0>
 800a294:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a296:	2b00      	cmp	r3, #0
 800a298:	dd08      	ble.n	800a2ac <_strtod_l+0x7a8>
 800a29a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a29c:	9908      	ldr	r1, [sp, #32]
 800a29e:	9804      	ldr	r0, [sp, #16]
 800a2a0:	f7ff f964 	bl	800956c <__pow5mult>
 800a2a4:	9008      	str	r0, [sp, #32]
 800a2a6:	2800      	cmp	r0, #0
 800a2a8:	d100      	bne.n	800a2ac <_strtod_l+0x7a8>
 800a2aa:	e68e      	b.n	8009fca <_strtod_l+0x4c6>
 800a2ac:	2c00      	cmp	r4, #0
 800a2ae:	dd08      	ble.n	800a2c2 <_strtod_l+0x7be>
 800a2b0:	0022      	movs	r2, r4
 800a2b2:	9908      	ldr	r1, [sp, #32]
 800a2b4:	9804      	ldr	r0, [sp, #16]
 800a2b6:	f7ff f9b5 	bl	8009624 <__lshift>
 800a2ba:	9008      	str	r0, [sp, #32]
 800a2bc:	2800      	cmp	r0, #0
 800a2be:	d100      	bne.n	800a2c2 <_strtod_l+0x7be>
 800a2c0:	e683      	b.n	8009fca <_strtod_l+0x4c6>
 800a2c2:	2d00      	cmp	r5, #0
 800a2c4:	dd08      	ble.n	800a2d8 <_strtod_l+0x7d4>
 800a2c6:	002a      	movs	r2, r5
 800a2c8:	9906      	ldr	r1, [sp, #24]
 800a2ca:	9804      	ldr	r0, [sp, #16]
 800a2cc:	f7ff f9aa 	bl	8009624 <__lshift>
 800a2d0:	9006      	str	r0, [sp, #24]
 800a2d2:	2800      	cmp	r0, #0
 800a2d4:	d100      	bne.n	800a2d8 <_strtod_l+0x7d4>
 800a2d6:	e678      	b.n	8009fca <_strtod_l+0x4c6>
 800a2d8:	9a08      	ldr	r2, [sp, #32]
 800a2da:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a2dc:	9804      	ldr	r0, [sp, #16]
 800a2de:	f7ff fa2b 	bl	8009738 <__mdiff>
 800a2e2:	9005      	str	r0, [sp, #20]
 800a2e4:	2800      	cmp	r0, #0
 800a2e6:	d100      	bne.n	800a2ea <_strtod_l+0x7e6>
 800a2e8:	e66f      	b.n	8009fca <_strtod_l+0x4c6>
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	68c3      	ldr	r3, [r0, #12]
 800a2ee:	9906      	ldr	r1, [sp, #24]
 800a2f0:	60c2      	str	r2, [r0, #12]
 800a2f2:	930c      	str	r3, [sp, #48]	; 0x30
 800a2f4:	f7ff fa04 	bl	8009700 <__mcmp>
 800a2f8:	2800      	cmp	r0, #0
 800a2fa:	da5d      	bge.n	800a3b8 <_strtod_l+0x8b4>
 800a2fc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a2fe:	4333      	orrs	r3, r6
 800a300:	d000      	beq.n	800a304 <_strtod_l+0x800>
 800a302:	e088      	b.n	800a416 <_strtod_l+0x912>
 800a304:	033b      	lsls	r3, r7, #12
 800a306:	d000      	beq.n	800a30a <_strtod_l+0x806>
 800a308:	e085      	b.n	800a416 <_strtod_l+0x912>
 800a30a:	22d6      	movs	r2, #214	; 0xd6
 800a30c:	4b46      	ldr	r3, [pc, #280]	; (800a428 <_strtod_l+0x924>)
 800a30e:	04d2      	lsls	r2, r2, #19
 800a310:	403b      	ands	r3, r7
 800a312:	4293      	cmp	r3, r2
 800a314:	d97f      	bls.n	800a416 <_strtod_l+0x912>
 800a316:	9b05      	ldr	r3, [sp, #20]
 800a318:	695b      	ldr	r3, [r3, #20]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d103      	bne.n	800a326 <_strtod_l+0x822>
 800a31e:	9b05      	ldr	r3, [sp, #20]
 800a320:	691b      	ldr	r3, [r3, #16]
 800a322:	2b01      	cmp	r3, #1
 800a324:	dd77      	ble.n	800a416 <_strtod_l+0x912>
 800a326:	9905      	ldr	r1, [sp, #20]
 800a328:	2201      	movs	r2, #1
 800a32a:	9804      	ldr	r0, [sp, #16]
 800a32c:	f7ff f97a 	bl	8009624 <__lshift>
 800a330:	9906      	ldr	r1, [sp, #24]
 800a332:	9005      	str	r0, [sp, #20]
 800a334:	f7ff f9e4 	bl	8009700 <__mcmp>
 800a338:	2800      	cmp	r0, #0
 800a33a:	dd6c      	ble.n	800a416 <_strtod_l+0x912>
 800a33c:	9907      	ldr	r1, [sp, #28]
 800a33e:	003b      	movs	r3, r7
 800a340:	4a39      	ldr	r2, [pc, #228]	; (800a428 <_strtod_l+0x924>)
 800a342:	2900      	cmp	r1, #0
 800a344:	d100      	bne.n	800a348 <_strtod_l+0x844>
 800a346:	e094      	b.n	800a472 <_strtod_l+0x96e>
 800a348:	0011      	movs	r1, r2
 800a34a:	20d6      	movs	r0, #214	; 0xd6
 800a34c:	4039      	ands	r1, r7
 800a34e:	04c0      	lsls	r0, r0, #19
 800a350:	4281      	cmp	r1, r0
 800a352:	dd00      	ble.n	800a356 <_strtod_l+0x852>
 800a354:	e08d      	b.n	800a472 <_strtod_l+0x96e>
 800a356:	23dc      	movs	r3, #220	; 0xdc
 800a358:	049b      	lsls	r3, r3, #18
 800a35a:	4299      	cmp	r1, r3
 800a35c:	dc00      	bgt.n	800a360 <_strtod_l+0x85c>
 800a35e:	e6a7      	b.n	800a0b0 <_strtod_l+0x5ac>
 800a360:	0030      	movs	r0, r6
 800a362:	0039      	movs	r1, r7
 800a364:	4b31      	ldr	r3, [pc, #196]	; (800a42c <_strtod_l+0x928>)
 800a366:	2200      	movs	r2, #0
 800a368:	f7f7 f982 	bl	8001670 <__aeabi_dmul>
 800a36c:	4b2e      	ldr	r3, [pc, #184]	; (800a428 <_strtod_l+0x924>)
 800a36e:	0006      	movs	r6, r0
 800a370:	000f      	movs	r7, r1
 800a372:	420b      	tst	r3, r1
 800a374:	d000      	beq.n	800a378 <_strtod_l+0x874>
 800a376:	e631      	b.n	8009fdc <_strtod_l+0x4d8>
 800a378:	2322      	movs	r3, #34	; 0x22
 800a37a:	9a04      	ldr	r2, [sp, #16]
 800a37c:	6013      	str	r3, [r2, #0]
 800a37e:	e62d      	b.n	8009fdc <_strtod_l+0x4d8>
 800a380:	234b      	movs	r3, #75	; 0x4b
 800a382:	1a9a      	subs	r2, r3, r2
 800a384:	3b4c      	subs	r3, #76	; 0x4c
 800a386:	4093      	lsls	r3, r2
 800a388:	4019      	ands	r1, r3
 800a38a:	000f      	movs	r7, r1
 800a38c:	e6e3      	b.n	800a156 <_strtod_l+0x652>
 800a38e:	2201      	movs	r2, #1
 800a390:	4252      	negs	r2, r2
 800a392:	409a      	lsls	r2, r3
 800a394:	4016      	ands	r6, r2
 800a396:	e6de      	b.n	800a156 <_strtod_l+0x652>
 800a398:	4925      	ldr	r1, [pc, #148]	; (800a430 <_strtod_l+0x92c>)
 800a39a:	1acb      	subs	r3, r1, r3
 800a39c:	0001      	movs	r1, r0
 800a39e:	4099      	lsls	r1, r3
 800a3a0:	9114      	str	r1, [sp, #80]	; 0x50
 800a3a2:	e743      	b.n	800a22c <_strtod_l+0x728>
 800a3a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a3a6:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a3a8:	9804      	ldr	r0, [sp, #16]
 800a3aa:	f7ff f93b 	bl	8009624 <__lshift>
 800a3ae:	901c      	str	r0, [sp, #112]	; 0x70
 800a3b0:	2800      	cmp	r0, #0
 800a3b2:	d000      	beq.n	800a3b6 <_strtod_l+0x8b2>
 800a3b4:	e76e      	b.n	800a294 <_strtod_l+0x790>
 800a3b6:	e608      	b.n	8009fca <_strtod_l+0x4c6>
 800a3b8:	970e      	str	r7, [sp, #56]	; 0x38
 800a3ba:	2800      	cmp	r0, #0
 800a3bc:	d177      	bne.n	800a4ae <_strtod_l+0x9aa>
 800a3be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a3c0:	033b      	lsls	r3, r7, #12
 800a3c2:	0b1b      	lsrs	r3, r3, #12
 800a3c4:	2a00      	cmp	r2, #0
 800a3c6:	d039      	beq.n	800a43c <_strtod_l+0x938>
 800a3c8:	4a1a      	ldr	r2, [pc, #104]	; (800a434 <_strtod_l+0x930>)
 800a3ca:	4293      	cmp	r3, r2
 800a3cc:	d139      	bne.n	800a442 <_strtod_l+0x93e>
 800a3ce:	2101      	movs	r1, #1
 800a3d0:	9b07      	ldr	r3, [sp, #28]
 800a3d2:	4249      	negs	r1, r1
 800a3d4:	0032      	movs	r2, r6
 800a3d6:	0008      	movs	r0, r1
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d00b      	beq.n	800a3f4 <_strtod_l+0x8f0>
 800a3dc:	24d4      	movs	r4, #212	; 0xd4
 800a3de:	4b12      	ldr	r3, [pc, #72]	; (800a428 <_strtod_l+0x924>)
 800a3e0:	0008      	movs	r0, r1
 800a3e2:	403b      	ands	r3, r7
 800a3e4:	04e4      	lsls	r4, r4, #19
 800a3e6:	42a3      	cmp	r3, r4
 800a3e8:	d804      	bhi.n	800a3f4 <_strtod_l+0x8f0>
 800a3ea:	306c      	adds	r0, #108	; 0x6c
 800a3ec:	0d1b      	lsrs	r3, r3, #20
 800a3ee:	1ac3      	subs	r3, r0, r3
 800a3f0:	4099      	lsls	r1, r3
 800a3f2:	0008      	movs	r0, r1
 800a3f4:	4282      	cmp	r2, r0
 800a3f6:	d124      	bne.n	800a442 <_strtod_l+0x93e>
 800a3f8:	4b0f      	ldr	r3, [pc, #60]	; (800a438 <_strtod_l+0x934>)
 800a3fa:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a3fc:	4299      	cmp	r1, r3
 800a3fe:	d102      	bne.n	800a406 <_strtod_l+0x902>
 800a400:	3201      	adds	r2, #1
 800a402:	d100      	bne.n	800a406 <_strtod_l+0x902>
 800a404:	e5e1      	b.n	8009fca <_strtod_l+0x4c6>
 800a406:	4b08      	ldr	r3, [pc, #32]	; (800a428 <_strtod_l+0x924>)
 800a408:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a40a:	2600      	movs	r6, #0
 800a40c:	401a      	ands	r2, r3
 800a40e:	0013      	movs	r3, r2
 800a410:	2280      	movs	r2, #128	; 0x80
 800a412:	0352      	lsls	r2, r2, #13
 800a414:	189f      	adds	r7, r3, r2
 800a416:	9b07      	ldr	r3, [sp, #28]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d1a1      	bne.n	800a360 <_strtod_l+0x85c>
 800a41c:	e5de      	b.n	8009fdc <_strtod_l+0x4d8>
 800a41e:	46c0      	nop			; (mov r8, r8)
 800a420:	0800c068 	.word	0x0800c068
 800a424:	fffffc02 	.word	0xfffffc02
 800a428:	7ff00000 	.word	0x7ff00000
 800a42c:	39500000 	.word	0x39500000
 800a430:	fffffbe2 	.word	0xfffffbe2
 800a434:	000fffff 	.word	0x000fffff
 800a438:	7fefffff 	.word	0x7fefffff
 800a43c:	4333      	orrs	r3, r6
 800a43e:	d100      	bne.n	800a442 <_strtod_l+0x93e>
 800a440:	e77c      	b.n	800a33c <_strtod_l+0x838>
 800a442:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a444:	2b00      	cmp	r3, #0
 800a446:	d01d      	beq.n	800a484 <_strtod_l+0x980>
 800a448:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a44a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a44c:	4213      	tst	r3, r2
 800a44e:	d0e2      	beq.n	800a416 <_strtod_l+0x912>
 800a450:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a452:	0030      	movs	r0, r6
 800a454:	0039      	movs	r1, r7
 800a456:	9a07      	ldr	r2, [sp, #28]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d017      	beq.n	800a48c <_strtod_l+0x988>
 800a45c:	f7ff fb3a 	bl	8009ad4 <sulp>
 800a460:	0002      	movs	r2, r0
 800a462:	000b      	movs	r3, r1
 800a464:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a466:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a468:	f7f6 f9a8 	bl	80007bc <__aeabi_dadd>
 800a46c:	0006      	movs	r6, r0
 800a46e:	000f      	movs	r7, r1
 800a470:	e7d1      	b.n	800a416 <_strtod_l+0x912>
 800a472:	2601      	movs	r6, #1
 800a474:	4013      	ands	r3, r2
 800a476:	4a98      	ldr	r2, [pc, #608]	; (800a6d8 <_strtod_l+0xbd4>)
 800a478:	4276      	negs	r6, r6
 800a47a:	189b      	adds	r3, r3, r2
 800a47c:	4a97      	ldr	r2, [pc, #604]	; (800a6dc <_strtod_l+0xbd8>)
 800a47e:	431a      	orrs	r2, r3
 800a480:	0017      	movs	r7, r2
 800a482:	e7c8      	b.n	800a416 <_strtod_l+0x912>
 800a484:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a486:	4233      	tst	r3, r6
 800a488:	d0c5      	beq.n	800a416 <_strtod_l+0x912>
 800a48a:	e7e1      	b.n	800a450 <_strtod_l+0x94c>
 800a48c:	f7ff fb22 	bl	8009ad4 <sulp>
 800a490:	0002      	movs	r2, r0
 800a492:	000b      	movs	r3, r1
 800a494:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a496:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a498:	f7f7 fbac 	bl	8001bf4 <__aeabi_dsub>
 800a49c:	2200      	movs	r2, #0
 800a49e:	2300      	movs	r3, #0
 800a4a0:	0006      	movs	r6, r0
 800a4a2:	000f      	movs	r7, r1
 800a4a4:	f7f5 ffd2 	bl	800044c <__aeabi_dcmpeq>
 800a4a8:	2800      	cmp	r0, #0
 800a4aa:	d0b4      	beq.n	800a416 <_strtod_l+0x912>
 800a4ac:	e600      	b.n	800a0b0 <_strtod_l+0x5ac>
 800a4ae:	9906      	ldr	r1, [sp, #24]
 800a4b0:	9805      	ldr	r0, [sp, #20]
 800a4b2:	f7ff faa1 	bl	80099f8 <__ratio>
 800a4b6:	2380      	movs	r3, #128	; 0x80
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	05db      	lsls	r3, r3, #23
 800a4bc:	0004      	movs	r4, r0
 800a4be:	000d      	movs	r5, r1
 800a4c0:	f7f5 ffd4 	bl	800046c <__aeabi_dcmple>
 800a4c4:	2800      	cmp	r0, #0
 800a4c6:	d06d      	beq.n	800a5a4 <_strtod_l+0xaa0>
 800a4c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d000      	beq.n	800a4d0 <_strtod_l+0x9cc>
 800a4ce:	e07e      	b.n	800a5ce <_strtod_l+0xaca>
 800a4d0:	2e00      	cmp	r6, #0
 800a4d2:	d158      	bne.n	800a586 <_strtod_l+0xa82>
 800a4d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a4d6:	031b      	lsls	r3, r3, #12
 800a4d8:	d000      	beq.n	800a4dc <_strtod_l+0x9d8>
 800a4da:	e07f      	b.n	800a5dc <_strtod_l+0xad8>
 800a4dc:	2200      	movs	r2, #0
 800a4de:	0020      	movs	r0, r4
 800a4e0:	0029      	movs	r1, r5
 800a4e2:	4b7f      	ldr	r3, [pc, #508]	; (800a6e0 <_strtod_l+0xbdc>)
 800a4e4:	f7f5 ffb8 	bl	8000458 <__aeabi_dcmplt>
 800a4e8:	2800      	cmp	r0, #0
 800a4ea:	d158      	bne.n	800a59e <_strtod_l+0xa9a>
 800a4ec:	0020      	movs	r0, r4
 800a4ee:	0029      	movs	r1, r5
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	4b7c      	ldr	r3, [pc, #496]	; (800a6e4 <_strtod_l+0xbe0>)
 800a4f4:	f7f7 f8bc 	bl	8001670 <__aeabi_dmul>
 800a4f8:	0004      	movs	r4, r0
 800a4fa:	000d      	movs	r5, r1
 800a4fc:	2380      	movs	r3, #128	; 0x80
 800a4fe:	061b      	lsls	r3, r3, #24
 800a500:	940a      	str	r4, [sp, #40]	; 0x28
 800a502:	18eb      	adds	r3, r5, r3
 800a504:	930b      	str	r3, [sp, #44]	; 0x2c
 800a506:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a508:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a50a:	9212      	str	r2, [sp, #72]	; 0x48
 800a50c:	9313      	str	r3, [sp, #76]	; 0x4c
 800a50e:	4a76      	ldr	r2, [pc, #472]	; (800a6e8 <_strtod_l+0xbe4>)
 800a510:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a512:	4013      	ands	r3, r2
 800a514:	9314      	str	r3, [sp, #80]	; 0x50
 800a516:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a518:	4b74      	ldr	r3, [pc, #464]	; (800a6ec <_strtod_l+0xbe8>)
 800a51a:	429a      	cmp	r2, r3
 800a51c:	d000      	beq.n	800a520 <_strtod_l+0xa1c>
 800a51e:	e091      	b.n	800a644 <_strtod_l+0xb40>
 800a520:	4a73      	ldr	r2, [pc, #460]	; (800a6f0 <_strtod_l+0xbec>)
 800a522:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a524:	4694      	mov	ip, r2
 800a526:	4463      	add	r3, ip
 800a528:	001f      	movs	r7, r3
 800a52a:	0030      	movs	r0, r6
 800a52c:	0019      	movs	r1, r3
 800a52e:	f7ff f99b 	bl	8009868 <__ulp>
 800a532:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a534:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a536:	f7f7 f89b 	bl	8001670 <__aeabi_dmul>
 800a53a:	0032      	movs	r2, r6
 800a53c:	003b      	movs	r3, r7
 800a53e:	f7f6 f93d 	bl	80007bc <__aeabi_dadd>
 800a542:	4a69      	ldr	r2, [pc, #420]	; (800a6e8 <_strtod_l+0xbe4>)
 800a544:	4b6b      	ldr	r3, [pc, #428]	; (800a6f4 <_strtod_l+0xbf0>)
 800a546:	0006      	movs	r6, r0
 800a548:	400a      	ands	r2, r1
 800a54a:	429a      	cmp	r2, r3
 800a54c:	d949      	bls.n	800a5e2 <_strtod_l+0xade>
 800a54e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a550:	4b69      	ldr	r3, [pc, #420]	; (800a6f8 <_strtod_l+0xbf4>)
 800a552:	429a      	cmp	r2, r3
 800a554:	d103      	bne.n	800a55e <_strtod_l+0xa5a>
 800a556:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a558:	3301      	adds	r3, #1
 800a55a:	d100      	bne.n	800a55e <_strtod_l+0xa5a>
 800a55c:	e535      	b.n	8009fca <_strtod_l+0x4c6>
 800a55e:	2601      	movs	r6, #1
 800a560:	4f65      	ldr	r7, [pc, #404]	; (800a6f8 <_strtod_l+0xbf4>)
 800a562:	4276      	negs	r6, r6
 800a564:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a566:	9804      	ldr	r0, [sp, #16]
 800a568:	f7fe fe3c 	bl	80091e4 <_Bfree>
 800a56c:	9908      	ldr	r1, [sp, #32]
 800a56e:	9804      	ldr	r0, [sp, #16]
 800a570:	f7fe fe38 	bl	80091e4 <_Bfree>
 800a574:	9906      	ldr	r1, [sp, #24]
 800a576:	9804      	ldr	r0, [sp, #16]
 800a578:	f7fe fe34 	bl	80091e4 <_Bfree>
 800a57c:	9905      	ldr	r1, [sp, #20]
 800a57e:	9804      	ldr	r0, [sp, #16]
 800a580:	f7fe fe30 	bl	80091e4 <_Bfree>
 800a584:	e60b      	b.n	800a19e <_strtod_l+0x69a>
 800a586:	2e01      	cmp	r6, #1
 800a588:	d103      	bne.n	800a592 <_strtod_l+0xa8e>
 800a58a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d100      	bne.n	800a592 <_strtod_l+0xa8e>
 800a590:	e58e      	b.n	800a0b0 <_strtod_l+0x5ac>
 800a592:	2300      	movs	r3, #0
 800a594:	4c59      	ldr	r4, [pc, #356]	; (800a6fc <_strtod_l+0xbf8>)
 800a596:	930a      	str	r3, [sp, #40]	; 0x28
 800a598:	940b      	str	r4, [sp, #44]	; 0x2c
 800a59a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a59c:	e01c      	b.n	800a5d8 <_strtod_l+0xad4>
 800a59e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a5a0:	4d50      	ldr	r5, [pc, #320]	; (800a6e4 <_strtod_l+0xbe0>)
 800a5a2:	e7ab      	b.n	800a4fc <_strtod_l+0x9f8>
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	0020      	movs	r0, r4
 800a5a8:	0029      	movs	r1, r5
 800a5aa:	4b4e      	ldr	r3, [pc, #312]	; (800a6e4 <_strtod_l+0xbe0>)
 800a5ac:	f7f7 f860 	bl	8001670 <__aeabi_dmul>
 800a5b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a5b2:	0004      	movs	r4, r0
 800a5b4:	000b      	movs	r3, r1
 800a5b6:	000d      	movs	r5, r1
 800a5b8:	2a00      	cmp	r2, #0
 800a5ba:	d104      	bne.n	800a5c6 <_strtod_l+0xac2>
 800a5bc:	2280      	movs	r2, #128	; 0x80
 800a5be:	0612      	lsls	r2, r2, #24
 800a5c0:	900a      	str	r0, [sp, #40]	; 0x28
 800a5c2:	188b      	adds	r3, r1, r2
 800a5c4:	e79e      	b.n	800a504 <_strtod_l+0xa00>
 800a5c6:	0002      	movs	r2, r0
 800a5c8:	920a      	str	r2, [sp, #40]	; 0x28
 800a5ca:	930b      	str	r3, [sp, #44]	; 0x2c
 800a5cc:	e79b      	b.n	800a506 <_strtod_l+0xa02>
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	4c43      	ldr	r4, [pc, #268]	; (800a6e0 <_strtod_l+0xbdc>)
 800a5d2:	930a      	str	r3, [sp, #40]	; 0x28
 800a5d4:	940b      	str	r4, [sp, #44]	; 0x2c
 800a5d6:	2400      	movs	r4, #0
 800a5d8:	4d41      	ldr	r5, [pc, #260]	; (800a6e0 <_strtod_l+0xbdc>)
 800a5da:	e794      	b.n	800a506 <_strtod_l+0xa02>
 800a5dc:	2300      	movs	r3, #0
 800a5de:	4c47      	ldr	r4, [pc, #284]	; (800a6fc <_strtod_l+0xbf8>)
 800a5e0:	e7f7      	b.n	800a5d2 <_strtod_l+0xace>
 800a5e2:	23d4      	movs	r3, #212	; 0xd4
 800a5e4:	049b      	lsls	r3, r3, #18
 800a5e6:	18cf      	adds	r7, r1, r3
 800a5e8:	9b07      	ldr	r3, [sp, #28]
 800a5ea:	970e      	str	r7, [sp, #56]	; 0x38
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d1b9      	bne.n	800a564 <_strtod_l+0xa60>
 800a5f0:	4b3d      	ldr	r3, [pc, #244]	; (800a6e8 <_strtod_l+0xbe4>)
 800a5f2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a5f4:	403b      	ands	r3, r7
 800a5f6:	429a      	cmp	r2, r3
 800a5f8:	d1b4      	bne.n	800a564 <_strtod_l+0xa60>
 800a5fa:	0020      	movs	r0, r4
 800a5fc:	0029      	movs	r1, r5
 800a5fe:	f7f5 ffbf 	bl	8000580 <__aeabi_d2lz>
 800a602:	f7f5 fff9 	bl	80005f8 <__aeabi_l2d>
 800a606:	0002      	movs	r2, r0
 800a608:	000b      	movs	r3, r1
 800a60a:	0020      	movs	r0, r4
 800a60c:	0029      	movs	r1, r5
 800a60e:	f7f7 faf1 	bl	8001bf4 <__aeabi_dsub>
 800a612:	033b      	lsls	r3, r7, #12
 800a614:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a616:	0b1b      	lsrs	r3, r3, #12
 800a618:	4333      	orrs	r3, r6
 800a61a:	4313      	orrs	r3, r2
 800a61c:	0004      	movs	r4, r0
 800a61e:	000d      	movs	r5, r1
 800a620:	4a37      	ldr	r2, [pc, #220]	; (800a700 <_strtod_l+0xbfc>)
 800a622:	2b00      	cmp	r3, #0
 800a624:	d054      	beq.n	800a6d0 <_strtod_l+0xbcc>
 800a626:	4b37      	ldr	r3, [pc, #220]	; (800a704 <_strtod_l+0xc00>)
 800a628:	f7f5 ff16 	bl	8000458 <__aeabi_dcmplt>
 800a62c:	2800      	cmp	r0, #0
 800a62e:	d000      	beq.n	800a632 <_strtod_l+0xb2e>
 800a630:	e4d4      	b.n	8009fdc <_strtod_l+0x4d8>
 800a632:	0020      	movs	r0, r4
 800a634:	0029      	movs	r1, r5
 800a636:	4a34      	ldr	r2, [pc, #208]	; (800a708 <_strtod_l+0xc04>)
 800a638:	4b2a      	ldr	r3, [pc, #168]	; (800a6e4 <_strtod_l+0xbe0>)
 800a63a:	f7f5 ff21 	bl	8000480 <__aeabi_dcmpgt>
 800a63e:	2800      	cmp	r0, #0
 800a640:	d090      	beq.n	800a564 <_strtod_l+0xa60>
 800a642:	e4cb      	b.n	8009fdc <_strtod_l+0x4d8>
 800a644:	9b07      	ldr	r3, [sp, #28]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d02b      	beq.n	800a6a2 <_strtod_l+0xb9e>
 800a64a:	23d4      	movs	r3, #212	; 0xd4
 800a64c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a64e:	04db      	lsls	r3, r3, #19
 800a650:	429a      	cmp	r2, r3
 800a652:	d826      	bhi.n	800a6a2 <_strtod_l+0xb9e>
 800a654:	0020      	movs	r0, r4
 800a656:	0029      	movs	r1, r5
 800a658:	4a2c      	ldr	r2, [pc, #176]	; (800a70c <_strtod_l+0xc08>)
 800a65a:	4b2d      	ldr	r3, [pc, #180]	; (800a710 <_strtod_l+0xc0c>)
 800a65c:	f7f5 ff06 	bl	800046c <__aeabi_dcmple>
 800a660:	2800      	cmp	r0, #0
 800a662:	d017      	beq.n	800a694 <_strtod_l+0xb90>
 800a664:	0020      	movs	r0, r4
 800a666:	0029      	movs	r1, r5
 800a668:	f7f5 ff6c 	bl	8000544 <__aeabi_d2uiz>
 800a66c:	2800      	cmp	r0, #0
 800a66e:	d100      	bne.n	800a672 <_strtod_l+0xb6e>
 800a670:	3001      	adds	r0, #1
 800a672:	f7f7 fec5 	bl	8002400 <__aeabi_ui2d>
 800a676:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a678:	0004      	movs	r4, r0
 800a67a:	000b      	movs	r3, r1
 800a67c:	000d      	movs	r5, r1
 800a67e:	2a00      	cmp	r2, #0
 800a680:	d122      	bne.n	800a6c8 <_strtod_l+0xbc4>
 800a682:	2280      	movs	r2, #128	; 0x80
 800a684:	0612      	lsls	r2, r2, #24
 800a686:	188b      	adds	r3, r1, r2
 800a688:	9016      	str	r0, [sp, #88]	; 0x58
 800a68a:	9317      	str	r3, [sp, #92]	; 0x5c
 800a68c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a68e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a690:	9212      	str	r2, [sp, #72]	; 0x48
 800a692:	9313      	str	r3, [sp, #76]	; 0x4c
 800a694:	22d6      	movs	r2, #214	; 0xd6
 800a696:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a698:	04d2      	lsls	r2, r2, #19
 800a69a:	189b      	adds	r3, r3, r2
 800a69c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a69e:	1a9b      	subs	r3, r3, r2
 800a6a0:	9313      	str	r3, [sp, #76]	; 0x4c
 800a6a2:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a6a4:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a6a6:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800a6a8:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800a6aa:	f7ff f8dd 	bl	8009868 <__ulp>
 800a6ae:	0002      	movs	r2, r0
 800a6b0:	000b      	movs	r3, r1
 800a6b2:	0030      	movs	r0, r6
 800a6b4:	0039      	movs	r1, r7
 800a6b6:	f7f6 ffdb 	bl	8001670 <__aeabi_dmul>
 800a6ba:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a6bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a6be:	f7f6 f87d 	bl	80007bc <__aeabi_dadd>
 800a6c2:	0006      	movs	r6, r0
 800a6c4:	000f      	movs	r7, r1
 800a6c6:	e78f      	b.n	800a5e8 <_strtod_l+0xae4>
 800a6c8:	0002      	movs	r2, r0
 800a6ca:	9216      	str	r2, [sp, #88]	; 0x58
 800a6cc:	9317      	str	r3, [sp, #92]	; 0x5c
 800a6ce:	e7dd      	b.n	800a68c <_strtod_l+0xb88>
 800a6d0:	4b10      	ldr	r3, [pc, #64]	; (800a714 <_strtod_l+0xc10>)
 800a6d2:	f7f5 fec1 	bl	8000458 <__aeabi_dcmplt>
 800a6d6:	e7b2      	b.n	800a63e <_strtod_l+0xb3a>
 800a6d8:	fff00000 	.word	0xfff00000
 800a6dc:	000fffff 	.word	0x000fffff
 800a6e0:	3ff00000 	.word	0x3ff00000
 800a6e4:	3fe00000 	.word	0x3fe00000
 800a6e8:	7ff00000 	.word	0x7ff00000
 800a6ec:	7fe00000 	.word	0x7fe00000
 800a6f0:	fcb00000 	.word	0xfcb00000
 800a6f4:	7c9fffff 	.word	0x7c9fffff
 800a6f8:	7fefffff 	.word	0x7fefffff
 800a6fc:	bff00000 	.word	0xbff00000
 800a700:	94a03595 	.word	0x94a03595
 800a704:	3fdfffff 	.word	0x3fdfffff
 800a708:	35afe535 	.word	0x35afe535
 800a70c:	ffc00000 	.word	0xffc00000
 800a710:	41dfffff 	.word	0x41dfffff
 800a714:	3fcfffff 	.word	0x3fcfffff

0800a718 <_strtod_r>:
 800a718:	b510      	push	{r4, lr}
 800a71a:	4b02      	ldr	r3, [pc, #8]	; (800a724 <_strtod_r+0xc>)
 800a71c:	f7ff f9f2 	bl	8009b04 <_strtod_l>
 800a720:	bd10      	pop	{r4, pc}
 800a722:	46c0      	nop			; (mov r8, r8)
 800a724:	20000068 	.word	0x20000068

0800a728 <_strtol_l.constprop.0>:
 800a728:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a72a:	b087      	sub	sp, #28
 800a72c:	001e      	movs	r6, r3
 800a72e:	9005      	str	r0, [sp, #20]
 800a730:	9101      	str	r1, [sp, #4]
 800a732:	9202      	str	r2, [sp, #8]
 800a734:	2b01      	cmp	r3, #1
 800a736:	d048      	beq.n	800a7ca <_strtol_l.constprop.0+0xa2>
 800a738:	000b      	movs	r3, r1
 800a73a:	2e24      	cmp	r6, #36	; 0x24
 800a73c:	d845      	bhi.n	800a7ca <_strtol_l.constprop.0+0xa2>
 800a73e:	4a3b      	ldr	r2, [pc, #236]	; (800a82c <_strtol_l.constprop.0+0x104>)
 800a740:	2108      	movs	r1, #8
 800a742:	4694      	mov	ip, r2
 800a744:	001a      	movs	r2, r3
 800a746:	4660      	mov	r0, ip
 800a748:	7814      	ldrb	r4, [r2, #0]
 800a74a:	3301      	adds	r3, #1
 800a74c:	5d00      	ldrb	r0, [r0, r4]
 800a74e:	001d      	movs	r5, r3
 800a750:	0007      	movs	r7, r0
 800a752:	400f      	ands	r7, r1
 800a754:	4208      	tst	r0, r1
 800a756:	d1f5      	bne.n	800a744 <_strtol_l.constprop.0+0x1c>
 800a758:	2c2d      	cmp	r4, #45	; 0x2d
 800a75a:	d13d      	bne.n	800a7d8 <_strtol_l.constprop.0+0xb0>
 800a75c:	2701      	movs	r7, #1
 800a75e:	781c      	ldrb	r4, [r3, #0]
 800a760:	1c95      	adds	r5, r2, #2
 800a762:	2e00      	cmp	r6, #0
 800a764:	d05e      	beq.n	800a824 <_strtol_l.constprop.0+0xfc>
 800a766:	2e10      	cmp	r6, #16
 800a768:	d109      	bne.n	800a77e <_strtol_l.constprop.0+0x56>
 800a76a:	2c30      	cmp	r4, #48	; 0x30
 800a76c:	d107      	bne.n	800a77e <_strtol_l.constprop.0+0x56>
 800a76e:	2220      	movs	r2, #32
 800a770:	782b      	ldrb	r3, [r5, #0]
 800a772:	4393      	bics	r3, r2
 800a774:	2b58      	cmp	r3, #88	; 0x58
 800a776:	d150      	bne.n	800a81a <_strtol_l.constprop.0+0xf2>
 800a778:	2610      	movs	r6, #16
 800a77a:	786c      	ldrb	r4, [r5, #1]
 800a77c:	3502      	adds	r5, #2
 800a77e:	4b2c      	ldr	r3, [pc, #176]	; (800a830 <_strtol_l.constprop.0+0x108>)
 800a780:	0031      	movs	r1, r6
 800a782:	18fb      	adds	r3, r7, r3
 800a784:	0018      	movs	r0, r3
 800a786:	9303      	str	r3, [sp, #12]
 800a788:	f7f5 fd60 	bl	800024c <__aeabi_uidivmod>
 800a78c:	2200      	movs	r2, #0
 800a78e:	9104      	str	r1, [sp, #16]
 800a790:	2101      	movs	r1, #1
 800a792:	4684      	mov	ip, r0
 800a794:	0010      	movs	r0, r2
 800a796:	4249      	negs	r1, r1
 800a798:	0023      	movs	r3, r4
 800a79a:	3b30      	subs	r3, #48	; 0x30
 800a79c:	2b09      	cmp	r3, #9
 800a79e:	d903      	bls.n	800a7a8 <_strtol_l.constprop.0+0x80>
 800a7a0:	3b11      	subs	r3, #17
 800a7a2:	2b19      	cmp	r3, #25
 800a7a4:	d81d      	bhi.n	800a7e2 <_strtol_l.constprop.0+0xba>
 800a7a6:	330a      	adds	r3, #10
 800a7a8:	429e      	cmp	r6, r3
 800a7aa:	dd1e      	ble.n	800a7ea <_strtol_l.constprop.0+0xc2>
 800a7ac:	1c54      	adds	r4, r2, #1
 800a7ae:	d009      	beq.n	800a7c4 <_strtol_l.constprop.0+0x9c>
 800a7b0:	000a      	movs	r2, r1
 800a7b2:	4584      	cmp	ip, r0
 800a7b4:	d306      	bcc.n	800a7c4 <_strtol_l.constprop.0+0x9c>
 800a7b6:	d102      	bne.n	800a7be <_strtol_l.constprop.0+0x96>
 800a7b8:	9c04      	ldr	r4, [sp, #16]
 800a7ba:	429c      	cmp	r4, r3
 800a7bc:	db02      	blt.n	800a7c4 <_strtol_l.constprop.0+0x9c>
 800a7be:	2201      	movs	r2, #1
 800a7c0:	4370      	muls	r0, r6
 800a7c2:	1818      	adds	r0, r3, r0
 800a7c4:	782c      	ldrb	r4, [r5, #0]
 800a7c6:	3501      	adds	r5, #1
 800a7c8:	e7e6      	b.n	800a798 <_strtol_l.constprop.0+0x70>
 800a7ca:	f7fd fce5 	bl	8008198 <__errno>
 800a7ce:	2316      	movs	r3, #22
 800a7d0:	6003      	str	r3, [r0, #0]
 800a7d2:	2000      	movs	r0, #0
 800a7d4:	b007      	add	sp, #28
 800a7d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a7d8:	2c2b      	cmp	r4, #43	; 0x2b
 800a7da:	d1c2      	bne.n	800a762 <_strtol_l.constprop.0+0x3a>
 800a7dc:	781c      	ldrb	r4, [r3, #0]
 800a7de:	1c95      	adds	r5, r2, #2
 800a7e0:	e7bf      	b.n	800a762 <_strtol_l.constprop.0+0x3a>
 800a7e2:	0023      	movs	r3, r4
 800a7e4:	3b61      	subs	r3, #97	; 0x61
 800a7e6:	2b19      	cmp	r3, #25
 800a7e8:	d9dd      	bls.n	800a7a6 <_strtol_l.constprop.0+0x7e>
 800a7ea:	1c53      	adds	r3, r2, #1
 800a7ec:	d109      	bne.n	800a802 <_strtol_l.constprop.0+0xda>
 800a7ee:	2322      	movs	r3, #34	; 0x22
 800a7f0:	9a05      	ldr	r2, [sp, #20]
 800a7f2:	9803      	ldr	r0, [sp, #12]
 800a7f4:	6013      	str	r3, [r2, #0]
 800a7f6:	9b02      	ldr	r3, [sp, #8]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d0eb      	beq.n	800a7d4 <_strtol_l.constprop.0+0xac>
 800a7fc:	1e6b      	subs	r3, r5, #1
 800a7fe:	9301      	str	r3, [sp, #4]
 800a800:	e007      	b.n	800a812 <_strtol_l.constprop.0+0xea>
 800a802:	2f00      	cmp	r7, #0
 800a804:	d000      	beq.n	800a808 <_strtol_l.constprop.0+0xe0>
 800a806:	4240      	negs	r0, r0
 800a808:	9b02      	ldr	r3, [sp, #8]
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d0e2      	beq.n	800a7d4 <_strtol_l.constprop.0+0xac>
 800a80e:	2a00      	cmp	r2, #0
 800a810:	d1f4      	bne.n	800a7fc <_strtol_l.constprop.0+0xd4>
 800a812:	9b02      	ldr	r3, [sp, #8]
 800a814:	9a01      	ldr	r2, [sp, #4]
 800a816:	601a      	str	r2, [r3, #0]
 800a818:	e7dc      	b.n	800a7d4 <_strtol_l.constprop.0+0xac>
 800a81a:	2430      	movs	r4, #48	; 0x30
 800a81c:	2e00      	cmp	r6, #0
 800a81e:	d1ae      	bne.n	800a77e <_strtol_l.constprop.0+0x56>
 800a820:	3608      	adds	r6, #8
 800a822:	e7ac      	b.n	800a77e <_strtol_l.constprop.0+0x56>
 800a824:	2c30      	cmp	r4, #48	; 0x30
 800a826:	d0a2      	beq.n	800a76e <_strtol_l.constprop.0+0x46>
 800a828:	260a      	movs	r6, #10
 800a82a:	e7a8      	b.n	800a77e <_strtol_l.constprop.0+0x56>
 800a82c:	0800c091 	.word	0x0800c091
 800a830:	7fffffff 	.word	0x7fffffff

0800a834 <_strtol_r>:
 800a834:	b510      	push	{r4, lr}
 800a836:	f7ff ff77 	bl	800a728 <_strtol_l.constprop.0>
 800a83a:	bd10      	pop	{r4, pc}

0800a83c <__ssputs_r>:
 800a83c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a83e:	b085      	sub	sp, #20
 800a840:	9301      	str	r3, [sp, #4]
 800a842:	9203      	str	r2, [sp, #12]
 800a844:	688e      	ldr	r6, [r1, #8]
 800a846:	9a01      	ldr	r2, [sp, #4]
 800a848:	0007      	movs	r7, r0
 800a84a:	000c      	movs	r4, r1
 800a84c:	680b      	ldr	r3, [r1, #0]
 800a84e:	4296      	cmp	r6, r2
 800a850:	d831      	bhi.n	800a8b6 <__ssputs_r+0x7a>
 800a852:	898a      	ldrh	r2, [r1, #12]
 800a854:	2190      	movs	r1, #144	; 0x90
 800a856:	00c9      	lsls	r1, r1, #3
 800a858:	420a      	tst	r2, r1
 800a85a:	d029      	beq.n	800a8b0 <__ssputs_r+0x74>
 800a85c:	2003      	movs	r0, #3
 800a85e:	6921      	ldr	r1, [r4, #16]
 800a860:	1a5b      	subs	r3, r3, r1
 800a862:	9302      	str	r3, [sp, #8]
 800a864:	6963      	ldr	r3, [r4, #20]
 800a866:	4343      	muls	r3, r0
 800a868:	0fdd      	lsrs	r5, r3, #31
 800a86a:	18ed      	adds	r5, r5, r3
 800a86c:	9b01      	ldr	r3, [sp, #4]
 800a86e:	9802      	ldr	r0, [sp, #8]
 800a870:	3301      	adds	r3, #1
 800a872:	181b      	adds	r3, r3, r0
 800a874:	106d      	asrs	r5, r5, #1
 800a876:	42ab      	cmp	r3, r5
 800a878:	d900      	bls.n	800a87c <__ssputs_r+0x40>
 800a87a:	001d      	movs	r5, r3
 800a87c:	0552      	lsls	r2, r2, #21
 800a87e:	d529      	bpl.n	800a8d4 <__ssputs_r+0x98>
 800a880:	0029      	movs	r1, r5
 800a882:	0038      	movs	r0, r7
 800a884:	f7fe fbd8 	bl	8009038 <_malloc_r>
 800a888:	1e06      	subs	r6, r0, #0
 800a88a:	d02d      	beq.n	800a8e8 <__ssputs_r+0xac>
 800a88c:	9a02      	ldr	r2, [sp, #8]
 800a88e:	6921      	ldr	r1, [r4, #16]
 800a890:	f000 fae2 	bl	800ae58 <memcpy>
 800a894:	89a2      	ldrh	r2, [r4, #12]
 800a896:	4b19      	ldr	r3, [pc, #100]	; (800a8fc <__ssputs_r+0xc0>)
 800a898:	401a      	ands	r2, r3
 800a89a:	2380      	movs	r3, #128	; 0x80
 800a89c:	4313      	orrs	r3, r2
 800a89e:	81a3      	strh	r3, [r4, #12]
 800a8a0:	9b02      	ldr	r3, [sp, #8]
 800a8a2:	6126      	str	r6, [r4, #16]
 800a8a4:	18f6      	adds	r6, r6, r3
 800a8a6:	6026      	str	r6, [r4, #0]
 800a8a8:	6165      	str	r5, [r4, #20]
 800a8aa:	9e01      	ldr	r6, [sp, #4]
 800a8ac:	1aed      	subs	r5, r5, r3
 800a8ae:	60a5      	str	r5, [r4, #8]
 800a8b0:	9b01      	ldr	r3, [sp, #4]
 800a8b2:	429e      	cmp	r6, r3
 800a8b4:	d900      	bls.n	800a8b8 <__ssputs_r+0x7c>
 800a8b6:	9e01      	ldr	r6, [sp, #4]
 800a8b8:	0032      	movs	r2, r6
 800a8ba:	9903      	ldr	r1, [sp, #12]
 800a8bc:	6820      	ldr	r0, [r4, #0]
 800a8be:	f000 fa71 	bl	800ada4 <memmove>
 800a8c2:	2000      	movs	r0, #0
 800a8c4:	68a3      	ldr	r3, [r4, #8]
 800a8c6:	1b9b      	subs	r3, r3, r6
 800a8c8:	60a3      	str	r3, [r4, #8]
 800a8ca:	6823      	ldr	r3, [r4, #0]
 800a8cc:	199b      	adds	r3, r3, r6
 800a8ce:	6023      	str	r3, [r4, #0]
 800a8d0:	b005      	add	sp, #20
 800a8d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8d4:	002a      	movs	r2, r5
 800a8d6:	0038      	movs	r0, r7
 800a8d8:	f000 fe88 	bl	800b5ec <_realloc_r>
 800a8dc:	1e06      	subs	r6, r0, #0
 800a8de:	d1df      	bne.n	800a8a0 <__ssputs_r+0x64>
 800a8e0:	0038      	movs	r0, r7
 800a8e2:	6921      	ldr	r1, [r4, #16]
 800a8e4:	f7fe fb32 	bl	8008f4c <_free_r>
 800a8e8:	230c      	movs	r3, #12
 800a8ea:	2001      	movs	r0, #1
 800a8ec:	603b      	str	r3, [r7, #0]
 800a8ee:	89a2      	ldrh	r2, [r4, #12]
 800a8f0:	3334      	adds	r3, #52	; 0x34
 800a8f2:	4313      	orrs	r3, r2
 800a8f4:	81a3      	strh	r3, [r4, #12]
 800a8f6:	4240      	negs	r0, r0
 800a8f8:	e7ea      	b.n	800a8d0 <__ssputs_r+0x94>
 800a8fa:	46c0      	nop			; (mov r8, r8)
 800a8fc:	fffffb7f 	.word	0xfffffb7f

0800a900 <_svfiprintf_r>:
 800a900:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a902:	b0a1      	sub	sp, #132	; 0x84
 800a904:	9003      	str	r0, [sp, #12]
 800a906:	001d      	movs	r5, r3
 800a908:	898b      	ldrh	r3, [r1, #12]
 800a90a:	000f      	movs	r7, r1
 800a90c:	0016      	movs	r6, r2
 800a90e:	061b      	lsls	r3, r3, #24
 800a910:	d511      	bpl.n	800a936 <_svfiprintf_r+0x36>
 800a912:	690b      	ldr	r3, [r1, #16]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d10e      	bne.n	800a936 <_svfiprintf_r+0x36>
 800a918:	2140      	movs	r1, #64	; 0x40
 800a91a:	f7fe fb8d 	bl	8009038 <_malloc_r>
 800a91e:	6038      	str	r0, [r7, #0]
 800a920:	6138      	str	r0, [r7, #16]
 800a922:	2800      	cmp	r0, #0
 800a924:	d105      	bne.n	800a932 <_svfiprintf_r+0x32>
 800a926:	230c      	movs	r3, #12
 800a928:	9a03      	ldr	r2, [sp, #12]
 800a92a:	3801      	subs	r0, #1
 800a92c:	6013      	str	r3, [r2, #0]
 800a92e:	b021      	add	sp, #132	; 0x84
 800a930:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a932:	2340      	movs	r3, #64	; 0x40
 800a934:	617b      	str	r3, [r7, #20]
 800a936:	2300      	movs	r3, #0
 800a938:	ac08      	add	r4, sp, #32
 800a93a:	6163      	str	r3, [r4, #20]
 800a93c:	3320      	adds	r3, #32
 800a93e:	7663      	strb	r3, [r4, #25]
 800a940:	3310      	adds	r3, #16
 800a942:	76a3      	strb	r3, [r4, #26]
 800a944:	9507      	str	r5, [sp, #28]
 800a946:	0035      	movs	r5, r6
 800a948:	782b      	ldrb	r3, [r5, #0]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d001      	beq.n	800a952 <_svfiprintf_r+0x52>
 800a94e:	2b25      	cmp	r3, #37	; 0x25
 800a950:	d148      	bne.n	800a9e4 <_svfiprintf_r+0xe4>
 800a952:	1bab      	subs	r3, r5, r6
 800a954:	9305      	str	r3, [sp, #20]
 800a956:	42b5      	cmp	r5, r6
 800a958:	d00b      	beq.n	800a972 <_svfiprintf_r+0x72>
 800a95a:	0032      	movs	r2, r6
 800a95c:	0039      	movs	r1, r7
 800a95e:	9803      	ldr	r0, [sp, #12]
 800a960:	f7ff ff6c 	bl	800a83c <__ssputs_r>
 800a964:	3001      	adds	r0, #1
 800a966:	d100      	bne.n	800a96a <_svfiprintf_r+0x6a>
 800a968:	e0af      	b.n	800aaca <_svfiprintf_r+0x1ca>
 800a96a:	6963      	ldr	r3, [r4, #20]
 800a96c:	9a05      	ldr	r2, [sp, #20]
 800a96e:	189b      	adds	r3, r3, r2
 800a970:	6163      	str	r3, [r4, #20]
 800a972:	782b      	ldrb	r3, [r5, #0]
 800a974:	2b00      	cmp	r3, #0
 800a976:	d100      	bne.n	800a97a <_svfiprintf_r+0x7a>
 800a978:	e0a7      	b.n	800aaca <_svfiprintf_r+0x1ca>
 800a97a:	2201      	movs	r2, #1
 800a97c:	2300      	movs	r3, #0
 800a97e:	4252      	negs	r2, r2
 800a980:	6062      	str	r2, [r4, #4]
 800a982:	a904      	add	r1, sp, #16
 800a984:	3254      	adds	r2, #84	; 0x54
 800a986:	1852      	adds	r2, r2, r1
 800a988:	1c6e      	adds	r6, r5, #1
 800a98a:	6023      	str	r3, [r4, #0]
 800a98c:	60e3      	str	r3, [r4, #12]
 800a98e:	60a3      	str	r3, [r4, #8]
 800a990:	7013      	strb	r3, [r2, #0]
 800a992:	65a3      	str	r3, [r4, #88]	; 0x58
 800a994:	4b55      	ldr	r3, [pc, #340]	; (800aaec <_svfiprintf_r+0x1ec>)
 800a996:	2205      	movs	r2, #5
 800a998:	0018      	movs	r0, r3
 800a99a:	7831      	ldrb	r1, [r6, #0]
 800a99c:	9305      	str	r3, [sp, #20]
 800a99e:	f7fd fc28 	bl	80081f2 <memchr>
 800a9a2:	1c75      	adds	r5, r6, #1
 800a9a4:	2800      	cmp	r0, #0
 800a9a6:	d11f      	bne.n	800a9e8 <_svfiprintf_r+0xe8>
 800a9a8:	6822      	ldr	r2, [r4, #0]
 800a9aa:	06d3      	lsls	r3, r2, #27
 800a9ac:	d504      	bpl.n	800a9b8 <_svfiprintf_r+0xb8>
 800a9ae:	2353      	movs	r3, #83	; 0x53
 800a9b0:	a904      	add	r1, sp, #16
 800a9b2:	185b      	adds	r3, r3, r1
 800a9b4:	2120      	movs	r1, #32
 800a9b6:	7019      	strb	r1, [r3, #0]
 800a9b8:	0713      	lsls	r3, r2, #28
 800a9ba:	d504      	bpl.n	800a9c6 <_svfiprintf_r+0xc6>
 800a9bc:	2353      	movs	r3, #83	; 0x53
 800a9be:	a904      	add	r1, sp, #16
 800a9c0:	185b      	adds	r3, r3, r1
 800a9c2:	212b      	movs	r1, #43	; 0x2b
 800a9c4:	7019      	strb	r1, [r3, #0]
 800a9c6:	7833      	ldrb	r3, [r6, #0]
 800a9c8:	2b2a      	cmp	r3, #42	; 0x2a
 800a9ca:	d016      	beq.n	800a9fa <_svfiprintf_r+0xfa>
 800a9cc:	0035      	movs	r5, r6
 800a9ce:	2100      	movs	r1, #0
 800a9d0:	200a      	movs	r0, #10
 800a9d2:	68e3      	ldr	r3, [r4, #12]
 800a9d4:	782a      	ldrb	r2, [r5, #0]
 800a9d6:	1c6e      	adds	r6, r5, #1
 800a9d8:	3a30      	subs	r2, #48	; 0x30
 800a9da:	2a09      	cmp	r2, #9
 800a9dc:	d94e      	bls.n	800aa7c <_svfiprintf_r+0x17c>
 800a9de:	2900      	cmp	r1, #0
 800a9e0:	d111      	bne.n	800aa06 <_svfiprintf_r+0x106>
 800a9e2:	e017      	b.n	800aa14 <_svfiprintf_r+0x114>
 800a9e4:	3501      	adds	r5, #1
 800a9e6:	e7af      	b.n	800a948 <_svfiprintf_r+0x48>
 800a9e8:	9b05      	ldr	r3, [sp, #20]
 800a9ea:	6822      	ldr	r2, [r4, #0]
 800a9ec:	1ac0      	subs	r0, r0, r3
 800a9ee:	2301      	movs	r3, #1
 800a9f0:	4083      	lsls	r3, r0
 800a9f2:	4313      	orrs	r3, r2
 800a9f4:	002e      	movs	r6, r5
 800a9f6:	6023      	str	r3, [r4, #0]
 800a9f8:	e7cc      	b.n	800a994 <_svfiprintf_r+0x94>
 800a9fa:	9b07      	ldr	r3, [sp, #28]
 800a9fc:	1d19      	adds	r1, r3, #4
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	9107      	str	r1, [sp, #28]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	db01      	blt.n	800aa0a <_svfiprintf_r+0x10a>
 800aa06:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa08:	e004      	b.n	800aa14 <_svfiprintf_r+0x114>
 800aa0a:	425b      	negs	r3, r3
 800aa0c:	60e3      	str	r3, [r4, #12]
 800aa0e:	2302      	movs	r3, #2
 800aa10:	4313      	orrs	r3, r2
 800aa12:	6023      	str	r3, [r4, #0]
 800aa14:	782b      	ldrb	r3, [r5, #0]
 800aa16:	2b2e      	cmp	r3, #46	; 0x2e
 800aa18:	d10a      	bne.n	800aa30 <_svfiprintf_r+0x130>
 800aa1a:	786b      	ldrb	r3, [r5, #1]
 800aa1c:	2b2a      	cmp	r3, #42	; 0x2a
 800aa1e:	d135      	bne.n	800aa8c <_svfiprintf_r+0x18c>
 800aa20:	9b07      	ldr	r3, [sp, #28]
 800aa22:	3502      	adds	r5, #2
 800aa24:	1d1a      	adds	r2, r3, #4
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	9207      	str	r2, [sp, #28]
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	db2b      	blt.n	800aa86 <_svfiprintf_r+0x186>
 800aa2e:	9309      	str	r3, [sp, #36]	; 0x24
 800aa30:	4e2f      	ldr	r6, [pc, #188]	; (800aaf0 <_svfiprintf_r+0x1f0>)
 800aa32:	2203      	movs	r2, #3
 800aa34:	0030      	movs	r0, r6
 800aa36:	7829      	ldrb	r1, [r5, #0]
 800aa38:	f7fd fbdb 	bl	80081f2 <memchr>
 800aa3c:	2800      	cmp	r0, #0
 800aa3e:	d006      	beq.n	800aa4e <_svfiprintf_r+0x14e>
 800aa40:	2340      	movs	r3, #64	; 0x40
 800aa42:	1b80      	subs	r0, r0, r6
 800aa44:	4083      	lsls	r3, r0
 800aa46:	6822      	ldr	r2, [r4, #0]
 800aa48:	3501      	adds	r5, #1
 800aa4a:	4313      	orrs	r3, r2
 800aa4c:	6023      	str	r3, [r4, #0]
 800aa4e:	7829      	ldrb	r1, [r5, #0]
 800aa50:	2206      	movs	r2, #6
 800aa52:	4828      	ldr	r0, [pc, #160]	; (800aaf4 <_svfiprintf_r+0x1f4>)
 800aa54:	1c6e      	adds	r6, r5, #1
 800aa56:	7621      	strb	r1, [r4, #24]
 800aa58:	f7fd fbcb 	bl	80081f2 <memchr>
 800aa5c:	2800      	cmp	r0, #0
 800aa5e:	d03c      	beq.n	800aada <_svfiprintf_r+0x1da>
 800aa60:	4b25      	ldr	r3, [pc, #148]	; (800aaf8 <_svfiprintf_r+0x1f8>)
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d125      	bne.n	800aab2 <_svfiprintf_r+0x1b2>
 800aa66:	2207      	movs	r2, #7
 800aa68:	9b07      	ldr	r3, [sp, #28]
 800aa6a:	3307      	adds	r3, #7
 800aa6c:	4393      	bics	r3, r2
 800aa6e:	3308      	adds	r3, #8
 800aa70:	9307      	str	r3, [sp, #28]
 800aa72:	6963      	ldr	r3, [r4, #20]
 800aa74:	9a04      	ldr	r2, [sp, #16]
 800aa76:	189b      	adds	r3, r3, r2
 800aa78:	6163      	str	r3, [r4, #20]
 800aa7a:	e764      	b.n	800a946 <_svfiprintf_r+0x46>
 800aa7c:	4343      	muls	r3, r0
 800aa7e:	0035      	movs	r5, r6
 800aa80:	2101      	movs	r1, #1
 800aa82:	189b      	adds	r3, r3, r2
 800aa84:	e7a6      	b.n	800a9d4 <_svfiprintf_r+0xd4>
 800aa86:	2301      	movs	r3, #1
 800aa88:	425b      	negs	r3, r3
 800aa8a:	e7d0      	b.n	800aa2e <_svfiprintf_r+0x12e>
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	200a      	movs	r0, #10
 800aa90:	001a      	movs	r2, r3
 800aa92:	3501      	adds	r5, #1
 800aa94:	6063      	str	r3, [r4, #4]
 800aa96:	7829      	ldrb	r1, [r5, #0]
 800aa98:	1c6e      	adds	r6, r5, #1
 800aa9a:	3930      	subs	r1, #48	; 0x30
 800aa9c:	2909      	cmp	r1, #9
 800aa9e:	d903      	bls.n	800aaa8 <_svfiprintf_r+0x1a8>
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d0c5      	beq.n	800aa30 <_svfiprintf_r+0x130>
 800aaa4:	9209      	str	r2, [sp, #36]	; 0x24
 800aaa6:	e7c3      	b.n	800aa30 <_svfiprintf_r+0x130>
 800aaa8:	4342      	muls	r2, r0
 800aaaa:	0035      	movs	r5, r6
 800aaac:	2301      	movs	r3, #1
 800aaae:	1852      	adds	r2, r2, r1
 800aab0:	e7f1      	b.n	800aa96 <_svfiprintf_r+0x196>
 800aab2:	aa07      	add	r2, sp, #28
 800aab4:	9200      	str	r2, [sp, #0]
 800aab6:	0021      	movs	r1, r4
 800aab8:	003a      	movs	r2, r7
 800aaba:	4b10      	ldr	r3, [pc, #64]	; (800aafc <_svfiprintf_r+0x1fc>)
 800aabc:	9803      	ldr	r0, [sp, #12]
 800aabe:	f7fc faf3 	bl	80070a8 <_printf_float>
 800aac2:	9004      	str	r0, [sp, #16]
 800aac4:	9b04      	ldr	r3, [sp, #16]
 800aac6:	3301      	adds	r3, #1
 800aac8:	d1d3      	bne.n	800aa72 <_svfiprintf_r+0x172>
 800aaca:	89bb      	ldrh	r3, [r7, #12]
 800aacc:	980d      	ldr	r0, [sp, #52]	; 0x34
 800aace:	065b      	lsls	r3, r3, #25
 800aad0:	d400      	bmi.n	800aad4 <_svfiprintf_r+0x1d4>
 800aad2:	e72c      	b.n	800a92e <_svfiprintf_r+0x2e>
 800aad4:	2001      	movs	r0, #1
 800aad6:	4240      	negs	r0, r0
 800aad8:	e729      	b.n	800a92e <_svfiprintf_r+0x2e>
 800aada:	aa07      	add	r2, sp, #28
 800aadc:	9200      	str	r2, [sp, #0]
 800aade:	0021      	movs	r1, r4
 800aae0:	003a      	movs	r2, r7
 800aae2:	4b06      	ldr	r3, [pc, #24]	; (800aafc <_svfiprintf_r+0x1fc>)
 800aae4:	9803      	ldr	r0, [sp, #12]
 800aae6:	f7fc fda5 	bl	8007634 <_printf_i>
 800aaea:	e7ea      	b.n	800aac2 <_svfiprintf_r+0x1c2>
 800aaec:	0800c191 	.word	0x0800c191
 800aaf0:	0800c197 	.word	0x0800c197
 800aaf4:	0800c19b 	.word	0x0800c19b
 800aaf8:	080070a9 	.word	0x080070a9
 800aafc:	0800a83d 	.word	0x0800a83d

0800ab00 <__sflush_r>:
 800ab00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab02:	898b      	ldrh	r3, [r1, #12]
 800ab04:	0005      	movs	r5, r0
 800ab06:	000c      	movs	r4, r1
 800ab08:	071a      	lsls	r2, r3, #28
 800ab0a:	d45c      	bmi.n	800abc6 <__sflush_r+0xc6>
 800ab0c:	684a      	ldr	r2, [r1, #4]
 800ab0e:	2a00      	cmp	r2, #0
 800ab10:	dc04      	bgt.n	800ab1c <__sflush_r+0x1c>
 800ab12:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800ab14:	2a00      	cmp	r2, #0
 800ab16:	dc01      	bgt.n	800ab1c <__sflush_r+0x1c>
 800ab18:	2000      	movs	r0, #0
 800ab1a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ab1c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800ab1e:	2f00      	cmp	r7, #0
 800ab20:	d0fa      	beq.n	800ab18 <__sflush_r+0x18>
 800ab22:	2200      	movs	r2, #0
 800ab24:	2080      	movs	r0, #128	; 0x80
 800ab26:	682e      	ldr	r6, [r5, #0]
 800ab28:	602a      	str	r2, [r5, #0]
 800ab2a:	001a      	movs	r2, r3
 800ab2c:	0140      	lsls	r0, r0, #5
 800ab2e:	6a21      	ldr	r1, [r4, #32]
 800ab30:	4002      	ands	r2, r0
 800ab32:	4203      	tst	r3, r0
 800ab34:	d034      	beq.n	800aba0 <__sflush_r+0xa0>
 800ab36:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ab38:	89a3      	ldrh	r3, [r4, #12]
 800ab3a:	075b      	lsls	r3, r3, #29
 800ab3c:	d506      	bpl.n	800ab4c <__sflush_r+0x4c>
 800ab3e:	6863      	ldr	r3, [r4, #4]
 800ab40:	1ac0      	subs	r0, r0, r3
 800ab42:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d001      	beq.n	800ab4c <__sflush_r+0x4c>
 800ab48:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ab4a:	1ac0      	subs	r0, r0, r3
 800ab4c:	0002      	movs	r2, r0
 800ab4e:	2300      	movs	r3, #0
 800ab50:	0028      	movs	r0, r5
 800ab52:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800ab54:	6a21      	ldr	r1, [r4, #32]
 800ab56:	47b8      	blx	r7
 800ab58:	89a2      	ldrh	r2, [r4, #12]
 800ab5a:	1c43      	adds	r3, r0, #1
 800ab5c:	d106      	bne.n	800ab6c <__sflush_r+0x6c>
 800ab5e:	6829      	ldr	r1, [r5, #0]
 800ab60:	291d      	cmp	r1, #29
 800ab62:	d82c      	bhi.n	800abbe <__sflush_r+0xbe>
 800ab64:	4b2a      	ldr	r3, [pc, #168]	; (800ac10 <__sflush_r+0x110>)
 800ab66:	410b      	asrs	r3, r1
 800ab68:	07db      	lsls	r3, r3, #31
 800ab6a:	d428      	bmi.n	800abbe <__sflush_r+0xbe>
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	6063      	str	r3, [r4, #4]
 800ab70:	6923      	ldr	r3, [r4, #16]
 800ab72:	6023      	str	r3, [r4, #0]
 800ab74:	04d2      	lsls	r2, r2, #19
 800ab76:	d505      	bpl.n	800ab84 <__sflush_r+0x84>
 800ab78:	1c43      	adds	r3, r0, #1
 800ab7a:	d102      	bne.n	800ab82 <__sflush_r+0x82>
 800ab7c:	682b      	ldr	r3, [r5, #0]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d100      	bne.n	800ab84 <__sflush_r+0x84>
 800ab82:	6560      	str	r0, [r4, #84]	; 0x54
 800ab84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ab86:	602e      	str	r6, [r5, #0]
 800ab88:	2900      	cmp	r1, #0
 800ab8a:	d0c5      	beq.n	800ab18 <__sflush_r+0x18>
 800ab8c:	0023      	movs	r3, r4
 800ab8e:	3344      	adds	r3, #68	; 0x44
 800ab90:	4299      	cmp	r1, r3
 800ab92:	d002      	beq.n	800ab9a <__sflush_r+0x9a>
 800ab94:	0028      	movs	r0, r5
 800ab96:	f7fe f9d9 	bl	8008f4c <_free_r>
 800ab9a:	2000      	movs	r0, #0
 800ab9c:	6360      	str	r0, [r4, #52]	; 0x34
 800ab9e:	e7bc      	b.n	800ab1a <__sflush_r+0x1a>
 800aba0:	2301      	movs	r3, #1
 800aba2:	0028      	movs	r0, r5
 800aba4:	47b8      	blx	r7
 800aba6:	1c43      	adds	r3, r0, #1
 800aba8:	d1c6      	bne.n	800ab38 <__sflush_r+0x38>
 800abaa:	682b      	ldr	r3, [r5, #0]
 800abac:	2b00      	cmp	r3, #0
 800abae:	d0c3      	beq.n	800ab38 <__sflush_r+0x38>
 800abb0:	2b1d      	cmp	r3, #29
 800abb2:	d001      	beq.n	800abb8 <__sflush_r+0xb8>
 800abb4:	2b16      	cmp	r3, #22
 800abb6:	d101      	bne.n	800abbc <__sflush_r+0xbc>
 800abb8:	602e      	str	r6, [r5, #0]
 800abba:	e7ad      	b.n	800ab18 <__sflush_r+0x18>
 800abbc:	89a2      	ldrh	r2, [r4, #12]
 800abbe:	2340      	movs	r3, #64	; 0x40
 800abc0:	4313      	orrs	r3, r2
 800abc2:	81a3      	strh	r3, [r4, #12]
 800abc4:	e7a9      	b.n	800ab1a <__sflush_r+0x1a>
 800abc6:	690e      	ldr	r6, [r1, #16]
 800abc8:	2e00      	cmp	r6, #0
 800abca:	d0a5      	beq.n	800ab18 <__sflush_r+0x18>
 800abcc:	680f      	ldr	r7, [r1, #0]
 800abce:	600e      	str	r6, [r1, #0]
 800abd0:	1bba      	subs	r2, r7, r6
 800abd2:	9201      	str	r2, [sp, #4]
 800abd4:	2200      	movs	r2, #0
 800abd6:	079b      	lsls	r3, r3, #30
 800abd8:	d100      	bne.n	800abdc <__sflush_r+0xdc>
 800abda:	694a      	ldr	r2, [r1, #20]
 800abdc:	60a2      	str	r2, [r4, #8]
 800abde:	9b01      	ldr	r3, [sp, #4]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	dd99      	ble.n	800ab18 <__sflush_r+0x18>
 800abe4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800abe6:	0032      	movs	r2, r6
 800abe8:	001f      	movs	r7, r3
 800abea:	0028      	movs	r0, r5
 800abec:	9b01      	ldr	r3, [sp, #4]
 800abee:	6a21      	ldr	r1, [r4, #32]
 800abf0:	47b8      	blx	r7
 800abf2:	2800      	cmp	r0, #0
 800abf4:	dc06      	bgt.n	800ac04 <__sflush_r+0x104>
 800abf6:	2340      	movs	r3, #64	; 0x40
 800abf8:	2001      	movs	r0, #1
 800abfa:	89a2      	ldrh	r2, [r4, #12]
 800abfc:	4240      	negs	r0, r0
 800abfe:	4313      	orrs	r3, r2
 800ac00:	81a3      	strh	r3, [r4, #12]
 800ac02:	e78a      	b.n	800ab1a <__sflush_r+0x1a>
 800ac04:	9b01      	ldr	r3, [sp, #4]
 800ac06:	1836      	adds	r6, r6, r0
 800ac08:	1a1b      	subs	r3, r3, r0
 800ac0a:	9301      	str	r3, [sp, #4]
 800ac0c:	e7e7      	b.n	800abde <__sflush_r+0xde>
 800ac0e:	46c0      	nop			; (mov r8, r8)
 800ac10:	dfbffffe 	.word	0xdfbffffe

0800ac14 <_fflush_r>:
 800ac14:	690b      	ldr	r3, [r1, #16]
 800ac16:	b570      	push	{r4, r5, r6, lr}
 800ac18:	0005      	movs	r5, r0
 800ac1a:	000c      	movs	r4, r1
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d102      	bne.n	800ac26 <_fflush_r+0x12>
 800ac20:	2500      	movs	r5, #0
 800ac22:	0028      	movs	r0, r5
 800ac24:	bd70      	pop	{r4, r5, r6, pc}
 800ac26:	2800      	cmp	r0, #0
 800ac28:	d004      	beq.n	800ac34 <_fflush_r+0x20>
 800ac2a:	6a03      	ldr	r3, [r0, #32]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d101      	bne.n	800ac34 <_fflush_r+0x20>
 800ac30:	f7fd f8a8 	bl	8007d84 <__sinit>
 800ac34:	220c      	movs	r2, #12
 800ac36:	5ea3      	ldrsh	r3, [r4, r2]
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d0f1      	beq.n	800ac20 <_fflush_r+0xc>
 800ac3c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ac3e:	07d2      	lsls	r2, r2, #31
 800ac40:	d404      	bmi.n	800ac4c <_fflush_r+0x38>
 800ac42:	059b      	lsls	r3, r3, #22
 800ac44:	d402      	bmi.n	800ac4c <_fflush_r+0x38>
 800ac46:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac48:	f7fd fad1 	bl	80081ee <__retarget_lock_acquire_recursive>
 800ac4c:	0028      	movs	r0, r5
 800ac4e:	0021      	movs	r1, r4
 800ac50:	f7ff ff56 	bl	800ab00 <__sflush_r>
 800ac54:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ac56:	0005      	movs	r5, r0
 800ac58:	07db      	lsls	r3, r3, #31
 800ac5a:	d4e2      	bmi.n	800ac22 <_fflush_r+0xe>
 800ac5c:	89a3      	ldrh	r3, [r4, #12]
 800ac5e:	059b      	lsls	r3, r3, #22
 800ac60:	d4df      	bmi.n	800ac22 <_fflush_r+0xe>
 800ac62:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac64:	f7fd fac4 	bl	80081f0 <__retarget_lock_release_recursive>
 800ac68:	e7db      	b.n	800ac22 <_fflush_r+0xe>
	...

0800ac6c <__swhatbuf_r>:
 800ac6c:	b570      	push	{r4, r5, r6, lr}
 800ac6e:	000e      	movs	r6, r1
 800ac70:	001d      	movs	r5, r3
 800ac72:	230e      	movs	r3, #14
 800ac74:	5ec9      	ldrsh	r1, [r1, r3]
 800ac76:	0014      	movs	r4, r2
 800ac78:	b096      	sub	sp, #88	; 0x58
 800ac7a:	2900      	cmp	r1, #0
 800ac7c:	da0c      	bge.n	800ac98 <__swhatbuf_r+0x2c>
 800ac7e:	89b2      	ldrh	r2, [r6, #12]
 800ac80:	2380      	movs	r3, #128	; 0x80
 800ac82:	0011      	movs	r1, r2
 800ac84:	4019      	ands	r1, r3
 800ac86:	421a      	tst	r2, r3
 800ac88:	d013      	beq.n	800acb2 <__swhatbuf_r+0x46>
 800ac8a:	2100      	movs	r1, #0
 800ac8c:	3b40      	subs	r3, #64	; 0x40
 800ac8e:	2000      	movs	r0, #0
 800ac90:	6029      	str	r1, [r5, #0]
 800ac92:	6023      	str	r3, [r4, #0]
 800ac94:	b016      	add	sp, #88	; 0x58
 800ac96:	bd70      	pop	{r4, r5, r6, pc}
 800ac98:	466a      	mov	r2, sp
 800ac9a:	f000 f8a7 	bl	800adec <_fstat_r>
 800ac9e:	2800      	cmp	r0, #0
 800aca0:	dbed      	blt.n	800ac7e <__swhatbuf_r+0x12>
 800aca2:	23f0      	movs	r3, #240	; 0xf0
 800aca4:	9901      	ldr	r1, [sp, #4]
 800aca6:	021b      	lsls	r3, r3, #8
 800aca8:	4019      	ands	r1, r3
 800acaa:	4b03      	ldr	r3, [pc, #12]	; (800acb8 <__swhatbuf_r+0x4c>)
 800acac:	18c9      	adds	r1, r1, r3
 800acae:	424b      	negs	r3, r1
 800acb0:	4159      	adcs	r1, r3
 800acb2:	2380      	movs	r3, #128	; 0x80
 800acb4:	00db      	lsls	r3, r3, #3
 800acb6:	e7ea      	b.n	800ac8e <__swhatbuf_r+0x22>
 800acb8:	ffffe000 	.word	0xffffe000

0800acbc <__smakebuf_r>:
 800acbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800acbe:	2602      	movs	r6, #2
 800acc0:	898b      	ldrh	r3, [r1, #12]
 800acc2:	0005      	movs	r5, r0
 800acc4:	000c      	movs	r4, r1
 800acc6:	4233      	tst	r3, r6
 800acc8:	d006      	beq.n	800acd8 <__smakebuf_r+0x1c>
 800acca:	0023      	movs	r3, r4
 800accc:	3347      	adds	r3, #71	; 0x47
 800acce:	6023      	str	r3, [r4, #0]
 800acd0:	6123      	str	r3, [r4, #16]
 800acd2:	2301      	movs	r3, #1
 800acd4:	6163      	str	r3, [r4, #20]
 800acd6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800acd8:	466a      	mov	r2, sp
 800acda:	ab01      	add	r3, sp, #4
 800acdc:	f7ff ffc6 	bl	800ac6c <__swhatbuf_r>
 800ace0:	9900      	ldr	r1, [sp, #0]
 800ace2:	0007      	movs	r7, r0
 800ace4:	0028      	movs	r0, r5
 800ace6:	f7fe f9a7 	bl	8009038 <_malloc_r>
 800acea:	2800      	cmp	r0, #0
 800acec:	d108      	bne.n	800ad00 <__smakebuf_r+0x44>
 800acee:	220c      	movs	r2, #12
 800acf0:	5ea3      	ldrsh	r3, [r4, r2]
 800acf2:	059a      	lsls	r2, r3, #22
 800acf4:	d4ef      	bmi.n	800acd6 <__smakebuf_r+0x1a>
 800acf6:	2203      	movs	r2, #3
 800acf8:	4393      	bics	r3, r2
 800acfa:	431e      	orrs	r6, r3
 800acfc:	81a6      	strh	r6, [r4, #12]
 800acfe:	e7e4      	b.n	800acca <__smakebuf_r+0xe>
 800ad00:	2380      	movs	r3, #128	; 0x80
 800ad02:	89a2      	ldrh	r2, [r4, #12]
 800ad04:	6020      	str	r0, [r4, #0]
 800ad06:	4313      	orrs	r3, r2
 800ad08:	81a3      	strh	r3, [r4, #12]
 800ad0a:	9b00      	ldr	r3, [sp, #0]
 800ad0c:	6120      	str	r0, [r4, #16]
 800ad0e:	6163      	str	r3, [r4, #20]
 800ad10:	9b01      	ldr	r3, [sp, #4]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d00c      	beq.n	800ad30 <__smakebuf_r+0x74>
 800ad16:	0028      	movs	r0, r5
 800ad18:	230e      	movs	r3, #14
 800ad1a:	5ee1      	ldrsh	r1, [r4, r3]
 800ad1c:	f000 f878 	bl	800ae10 <_isatty_r>
 800ad20:	2800      	cmp	r0, #0
 800ad22:	d005      	beq.n	800ad30 <__smakebuf_r+0x74>
 800ad24:	2303      	movs	r3, #3
 800ad26:	89a2      	ldrh	r2, [r4, #12]
 800ad28:	439a      	bics	r2, r3
 800ad2a:	3b02      	subs	r3, #2
 800ad2c:	4313      	orrs	r3, r2
 800ad2e:	81a3      	strh	r3, [r4, #12]
 800ad30:	89a3      	ldrh	r3, [r4, #12]
 800ad32:	433b      	orrs	r3, r7
 800ad34:	81a3      	strh	r3, [r4, #12]
 800ad36:	e7ce      	b.n	800acd6 <__smakebuf_r+0x1a>

0800ad38 <_putc_r>:
 800ad38:	b570      	push	{r4, r5, r6, lr}
 800ad3a:	0006      	movs	r6, r0
 800ad3c:	000d      	movs	r5, r1
 800ad3e:	0014      	movs	r4, r2
 800ad40:	2800      	cmp	r0, #0
 800ad42:	d004      	beq.n	800ad4e <_putc_r+0x16>
 800ad44:	6a03      	ldr	r3, [r0, #32]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d101      	bne.n	800ad4e <_putc_r+0x16>
 800ad4a:	f7fd f81b 	bl	8007d84 <__sinit>
 800ad4e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ad50:	07db      	lsls	r3, r3, #31
 800ad52:	d405      	bmi.n	800ad60 <_putc_r+0x28>
 800ad54:	89a3      	ldrh	r3, [r4, #12]
 800ad56:	059b      	lsls	r3, r3, #22
 800ad58:	d402      	bmi.n	800ad60 <_putc_r+0x28>
 800ad5a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ad5c:	f7fd fa47 	bl	80081ee <__retarget_lock_acquire_recursive>
 800ad60:	68a3      	ldr	r3, [r4, #8]
 800ad62:	3b01      	subs	r3, #1
 800ad64:	60a3      	str	r3, [r4, #8]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	da05      	bge.n	800ad76 <_putc_r+0x3e>
 800ad6a:	69a2      	ldr	r2, [r4, #24]
 800ad6c:	4293      	cmp	r3, r2
 800ad6e:	db12      	blt.n	800ad96 <_putc_r+0x5e>
 800ad70:	b2eb      	uxtb	r3, r5
 800ad72:	2b0a      	cmp	r3, #10
 800ad74:	d00f      	beq.n	800ad96 <_putc_r+0x5e>
 800ad76:	6823      	ldr	r3, [r4, #0]
 800ad78:	1c5a      	adds	r2, r3, #1
 800ad7a:	6022      	str	r2, [r4, #0]
 800ad7c:	701d      	strb	r5, [r3, #0]
 800ad7e:	b2ed      	uxtb	r5, r5
 800ad80:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ad82:	07db      	lsls	r3, r3, #31
 800ad84:	d405      	bmi.n	800ad92 <_putc_r+0x5a>
 800ad86:	89a3      	ldrh	r3, [r4, #12]
 800ad88:	059b      	lsls	r3, r3, #22
 800ad8a:	d402      	bmi.n	800ad92 <_putc_r+0x5a>
 800ad8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ad8e:	f7fd fa2f 	bl	80081f0 <__retarget_lock_release_recursive>
 800ad92:	0028      	movs	r0, r5
 800ad94:	bd70      	pop	{r4, r5, r6, pc}
 800ad96:	0029      	movs	r1, r5
 800ad98:	0022      	movs	r2, r4
 800ad9a:	0030      	movs	r0, r6
 800ad9c:	f7fd f8fc 	bl	8007f98 <__swbuf_r>
 800ada0:	0005      	movs	r5, r0
 800ada2:	e7ed      	b.n	800ad80 <_putc_r+0x48>

0800ada4 <memmove>:
 800ada4:	b510      	push	{r4, lr}
 800ada6:	4288      	cmp	r0, r1
 800ada8:	d902      	bls.n	800adb0 <memmove+0xc>
 800adaa:	188b      	adds	r3, r1, r2
 800adac:	4298      	cmp	r0, r3
 800adae:	d303      	bcc.n	800adb8 <memmove+0x14>
 800adb0:	2300      	movs	r3, #0
 800adb2:	e007      	b.n	800adc4 <memmove+0x20>
 800adb4:	5c8b      	ldrb	r3, [r1, r2]
 800adb6:	5483      	strb	r3, [r0, r2]
 800adb8:	3a01      	subs	r2, #1
 800adba:	d2fb      	bcs.n	800adb4 <memmove+0x10>
 800adbc:	bd10      	pop	{r4, pc}
 800adbe:	5ccc      	ldrb	r4, [r1, r3]
 800adc0:	54c4      	strb	r4, [r0, r3]
 800adc2:	3301      	adds	r3, #1
 800adc4:	429a      	cmp	r2, r3
 800adc6:	d1fa      	bne.n	800adbe <memmove+0x1a>
 800adc8:	e7f8      	b.n	800adbc <memmove+0x18>

0800adca <strncmp>:
 800adca:	b530      	push	{r4, r5, lr}
 800adcc:	0005      	movs	r5, r0
 800adce:	1e10      	subs	r0, r2, #0
 800add0:	d00b      	beq.n	800adea <strncmp+0x20>
 800add2:	2400      	movs	r4, #0
 800add4:	3a01      	subs	r2, #1
 800add6:	5d2b      	ldrb	r3, [r5, r4]
 800add8:	5d08      	ldrb	r0, [r1, r4]
 800adda:	4283      	cmp	r3, r0
 800addc:	d104      	bne.n	800ade8 <strncmp+0x1e>
 800adde:	42a2      	cmp	r2, r4
 800ade0:	d002      	beq.n	800ade8 <strncmp+0x1e>
 800ade2:	3401      	adds	r4, #1
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d1f6      	bne.n	800add6 <strncmp+0xc>
 800ade8:	1a18      	subs	r0, r3, r0
 800adea:	bd30      	pop	{r4, r5, pc}

0800adec <_fstat_r>:
 800adec:	2300      	movs	r3, #0
 800adee:	b570      	push	{r4, r5, r6, lr}
 800adf0:	4d06      	ldr	r5, [pc, #24]	; (800ae0c <_fstat_r+0x20>)
 800adf2:	0004      	movs	r4, r0
 800adf4:	0008      	movs	r0, r1
 800adf6:	0011      	movs	r1, r2
 800adf8:	602b      	str	r3, [r5, #0]
 800adfa:	f7f8 fc28 	bl	800364e <_fstat>
 800adfe:	1c43      	adds	r3, r0, #1
 800ae00:	d103      	bne.n	800ae0a <_fstat_r+0x1e>
 800ae02:	682b      	ldr	r3, [r5, #0]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d000      	beq.n	800ae0a <_fstat_r+0x1e>
 800ae08:	6023      	str	r3, [r4, #0]
 800ae0a:	bd70      	pop	{r4, r5, r6, pc}
 800ae0c:	20000528 	.word	0x20000528

0800ae10 <_isatty_r>:
 800ae10:	2300      	movs	r3, #0
 800ae12:	b570      	push	{r4, r5, r6, lr}
 800ae14:	4d06      	ldr	r5, [pc, #24]	; (800ae30 <_isatty_r+0x20>)
 800ae16:	0004      	movs	r4, r0
 800ae18:	0008      	movs	r0, r1
 800ae1a:	602b      	str	r3, [r5, #0]
 800ae1c:	f7f8 fc25 	bl	800366a <_isatty>
 800ae20:	1c43      	adds	r3, r0, #1
 800ae22:	d103      	bne.n	800ae2c <_isatty_r+0x1c>
 800ae24:	682b      	ldr	r3, [r5, #0]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d000      	beq.n	800ae2c <_isatty_r+0x1c>
 800ae2a:	6023      	str	r3, [r4, #0]
 800ae2c:	bd70      	pop	{r4, r5, r6, pc}
 800ae2e:	46c0      	nop			; (mov r8, r8)
 800ae30:	20000528 	.word	0x20000528

0800ae34 <_sbrk_r>:
 800ae34:	2300      	movs	r3, #0
 800ae36:	b570      	push	{r4, r5, r6, lr}
 800ae38:	4d06      	ldr	r5, [pc, #24]	; (800ae54 <_sbrk_r+0x20>)
 800ae3a:	0004      	movs	r4, r0
 800ae3c:	0008      	movs	r0, r1
 800ae3e:	602b      	str	r3, [r5, #0]
 800ae40:	f7f8 fc28 	bl	8003694 <_sbrk>
 800ae44:	1c43      	adds	r3, r0, #1
 800ae46:	d103      	bne.n	800ae50 <_sbrk_r+0x1c>
 800ae48:	682b      	ldr	r3, [r5, #0]
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d000      	beq.n	800ae50 <_sbrk_r+0x1c>
 800ae4e:	6023      	str	r3, [r4, #0]
 800ae50:	bd70      	pop	{r4, r5, r6, pc}
 800ae52:	46c0      	nop			; (mov r8, r8)
 800ae54:	20000528 	.word	0x20000528

0800ae58 <memcpy>:
 800ae58:	2300      	movs	r3, #0
 800ae5a:	b510      	push	{r4, lr}
 800ae5c:	429a      	cmp	r2, r3
 800ae5e:	d100      	bne.n	800ae62 <memcpy+0xa>
 800ae60:	bd10      	pop	{r4, pc}
 800ae62:	5ccc      	ldrb	r4, [r1, r3]
 800ae64:	54c4      	strb	r4, [r0, r3]
 800ae66:	3301      	adds	r3, #1
 800ae68:	e7f8      	b.n	800ae5c <memcpy+0x4>
	...

0800ae6c <nan>:
 800ae6c:	2000      	movs	r0, #0
 800ae6e:	4901      	ldr	r1, [pc, #4]	; (800ae74 <nan+0x8>)
 800ae70:	4770      	bx	lr
 800ae72:	46c0      	nop			; (mov r8, r8)
 800ae74:	7ff80000 	.word	0x7ff80000

0800ae78 <__assert_func>:
 800ae78:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800ae7a:	0014      	movs	r4, r2
 800ae7c:	001a      	movs	r2, r3
 800ae7e:	4b09      	ldr	r3, [pc, #36]	; (800aea4 <__assert_func+0x2c>)
 800ae80:	0005      	movs	r5, r0
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	000e      	movs	r6, r1
 800ae86:	68d8      	ldr	r0, [r3, #12]
 800ae88:	4b07      	ldr	r3, [pc, #28]	; (800aea8 <__assert_func+0x30>)
 800ae8a:	2c00      	cmp	r4, #0
 800ae8c:	d101      	bne.n	800ae92 <__assert_func+0x1a>
 800ae8e:	4b07      	ldr	r3, [pc, #28]	; (800aeac <__assert_func+0x34>)
 800ae90:	001c      	movs	r4, r3
 800ae92:	4907      	ldr	r1, [pc, #28]	; (800aeb0 <__assert_func+0x38>)
 800ae94:	9301      	str	r3, [sp, #4]
 800ae96:	9402      	str	r4, [sp, #8]
 800ae98:	002b      	movs	r3, r5
 800ae9a:	9600      	str	r6, [sp, #0]
 800ae9c:	f000 fbe2 	bl	800b664 <fiprintf>
 800aea0:	f000 fbf0 	bl	800b684 <abort>
 800aea4:	20000064 	.word	0x20000064
 800aea8:	0800c1aa 	.word	0x0800c1aa
 800aeac:	0800c1e5 	.word	0x0800c1e5
 800aeb0:	0800c1b7 	.word	0x0800c1b7

0800aeb4 <_calloc_r>:
 800aeb4:	b570      	push	{r4, r5, r6, lr}
 800aeb6:	0c0b      	lsrs	r3, r1, #16
 800aeb8:	0c15      	lsrs	r5, r2, #16
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d11e      	bne.n	800aefc <_calloc_r+0x48>
 800aebe:	2d00      	cmp	r5, #0
 800aec0:	d10c      	bne.n	800aedc <_calloc_r+0x28>
 800aec2:	b289      	uxth	r1, r1
 800aec4:	b294      	uxth	r4, r2
 800aec6:	434c      	muls	r4, r1
 800aec8:	0021      	movs	r1, r4
 800aeca:	f7fe f8b5 	bl	8009038 <_malloc_r>
 800aece:	1e05      	subs	r5, r0, #0
 800aed0:	d01b      	beq.n	800af0a <_calloc_r+0x56>
 800aed2:	0022      	movs	r2, r4
 800aed4:	2100      	movs	r1, #0
 800aed6:	f7fd f905 	bl	80080e4 <memset>
 800aeda:	e016      	b.n	800af0a <_calloc_r+0x56>
 800aedc:	1c2b      	adds	r3, r5, #0
 800aede:	1c0c      	adds	r4, r1, #0
 800aee0:	b289      	uxth	r1, r1
 800aee2:	b292      	uxth	r2, r2
 800aee4:	434a      	muls	r2, r1
 800aee6:	b2a1      	uxth	r1, r4
 800aee8:	b29c      	uxth	r4, r3
 800aeea:	434c      	muls	r4, r1
 800aeec:	0c13      	lsrs	r3, r2, #16
 800aeee:	18e4      	adds	r4, r4, r3
 800aef0:	0c23      	lsrs	r3, r4, #16
 800aef2:	d107      	bne.n	800af04 <_calloc_r+0x50>
 800aef4:	0424      	lsls	r4, r4, #16
 800aef6:	b292      	uxth	r2, r2
 800aef8:	4314      	orrs	r4, r2
 800aefa:	e7e5      	b.n	800aec8 <_calloc_r+0x14>
 800aefc:	2d00      	cmp	r5, #0
 800aefe:	d101      	bne.n	800af04 <_calloc_r+0x50>
 800af00:	1c14      	adds	r4, r2, #0
 800af02:	e7ed      	b.n	800aee0 <_calloc_r+0x2c>
 800af04:	230c      	movs	r3, #12
 800af06:	2500      	movs	r5, #0
 800af08:	6003      	str	r3, [r0, #0]
 800af0a:	0028      	movs	r0, r5
 800af0c:	bd70      	pop	{r4, r5, r6, pc}

0800af0e <rshift>:
 800af0e:	0002      	movs	r2, r0
 800af10:	b5f0      	push	{r4, r5, r6, r7, lr}
 800af12:	6904      	ldr	r4, [r0, #16]
 800af14:	114b      	asrs	r3, r1, #5
 800af16:	b085      	sub	sp, #20
 800af18:	3214      	adds	r2, #20
 800af1a:	9302      	str	r3, [sp, #8]
 800af1c:	114d      	asrs	r5, r1, #5
 800af1e:	0013      	movs	r3, r2
 800af20:	42ac      	cmp	r4, r5
 800af22:	dd32      	ble.n	800af8a <rshift+0x7c>
 800af24:	261f      	movs	r6, #31
 800af26:	000f      	movs	r7, r1
 800af28:	114b      	asrs	r3, r1, #5
 800af2a:	009b      	lsls	r3, r3, #2
 800af2c:	00a5      	lsls	r5, r4, #2
 800af2e:	18d3      	adds	r3, r2, r3
 800af30:	4037      	ands	r7, r6
 800af32:	1955      	adds	r5, r2, r5
 800af34:	9300      	str	r3, [sp, #0]
 800af36:	9701      	str	r7, [sp, #4]
 800af38:	4231      	tst	r1, r6
 800af3a:	d10d      	bne.n	800af58 <rshift+0x4a>
 800af3c:	0016      	movs	r6, r2
 800af3e:	0019      	movs	r1, r3
 800af40:	428d      	cmp	r5, r1
 800af42:	d836      	bhi.n	800afb2 <rshift+0xa4>
 800af44:	9900      	ldr	r1, [sp, #0]
 800af46:	2300      	movs	r3, #0
 800af48:	3903      	subs	r1, #3
 800af4a:	428d      	cmp	r5, r1
 800af4c:	d302      	bcc.n	800af54 <rshift+0x46>
 800af4e:	9b02      	ldr	r3, [sp, #8]
 800af50:	1ae4      	subs	r4, r4, r3
 800af52:	00a3      	lsls	r3, r4, #2
 800af54:	18d3      	adds	r3, r2, r3
 800af56:	e018      	b.n	800af8a <rshift+0x7c>
 800af58:	2120      	movs	r1, #32
 800af5a:	9e01      	ldr	r6, [sp, #4]
 800af5c:	9f01      	ldr	r7, [sp, #4]
 800af5e:	1b89      	subs	r1, r1, r6
 800af60:	9e00      	ldr	r6, [sp, #0]
 800af62:	9103      	str	r1, [sp, #12]
 800af64:	ce02      	ldmia	r6!, {r1}
 800af66:	4694      	mov	ip, r2
 800af68:	40f9      	lsrs	r1, r7
 800af6a:	42b5      	cmp	r5, r6
 800af6c:	d816      	bhi.n	800af9c <rshift+0x8e>
 800af6e:	9e00      	ldr	r6, [sp, #0]
 800af70:	2300      	movs	r3, #0
 800af72:	3601      	adds	r6, #1
 800af74:	42b5      	cmp	r5, r6
 800af76:	d303      	bcc.n	800af80 <rshift+0x72>
 800af78:	9b02      	ldr	r3, [sp, #8]
 800af7a:	1ae3      	subs	r3, r4, r3
 800af7c:	009b      	lsls	r3, r3, #2
 800af7e:	3b04      	subs	r3, #4
 800af80:	18d3      	adds	r3, r2, r3
 800af82:	6019      	str	r1, [r3, #0]
 800af84:	2900      	cmp	r1, #0
 800af86:	d000      	beq.n	800af8a <rshift+0x7c>
 800af88:	3304      	adds	r3, #4
 800af8a:	1a99      	subs	r1, r3, r2
 800af8c:	1089      	asrs	r1, r1, #2
 800af8e:	6101      	str	r1, [r0, #16]
 800af90:	4293      	cmp	r3, r2
 800af92:	d101      	bne.n	800af98 <rshift+0x8a>
 800af94:	2300      	movs	r3, #0
 800af96:	6143      	str	r3, [r0, #20]
 800af98:	b005      	add	sp, #20
 800af9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af9c:	6837      	ldr	r7, [r6, #0]
 800af9e:	9b03      	ldr	r3, [sp, #12]
 800afa0:	409f      	lsls	r7, r3
 800afa2:	430f      	orrs	r7, r1
 800afa4:	4661      	mov	r1, ip
 800afa6:	c180      	stmia	r1!, {r7}
 800afa8:	468c      	mov	ip, r1
 800afaa:	9b01      	ldr	r3, [sp, #4]
 800afac:	ce02      	ldmia	r6!, {r1}
 800afae:	40d9      	lsrs	r1, r3
 800afb0:	e7db      	b.n	800af6a <rshift+0x5c>
 800afb2:	c980      	ldmia	r1!, {r7}
 800afb4:	c680      	stmia	r6!, {r7}
 800afb6:	e7c3      	b.n	800af40 <rshift+0x32>

0800afb8 <__hexdig_fun>:
 800afb8:	0002      	movs	r2, r0
 800afba:	3a30      	subs	r2, #48	; 0x30
 800afbc:	0003      	movs	r3, r0
 800afbe:	2a09      	cmp	r2, #9
 800afc0:	d802      	bhi.n	800afc8 <__hexdig_fun+0x10>
 800afc2:	3b20      	subs	r3, #32
 800afc4:	b2d8      	uxtb	r0, r3
 800afc6:	4770      	bx	lr
 800afc8:	0002      	movs	r2, r0
 800afca:	3a61      	subs	r2, #97	; 0x61
 800afcc:	2a05      	cmp	r2, #5
 800afce:	d801      	bhi.n	800afd4 <__hexdig_fun+0x1c>
 800afd0:	3b47      	subs	r3, #71	; 0x47
 800afd2:	e7f7      	b.n	800afc4 <__hexdig_fun+0xc>
 800afd4:	001a      	movs	r2, r3
 800afd6:	3a41      	subs	r2, #65	; 0x41
 800afd8:	2000      	movs	r0, #0
 800afda:	2a05      	cmp	r2, #5
 800afdc:	d8f3      	bhi.n	800afc6 <__hexdig_fun+0xe>
 800afde:	3b27      	subs	r3, #39	; 0x27
 800afe0:	e7f0      	b.n	800afc4 <__hexdig_fun+0xc>
	...

0800afe4 <__gethex>:
 800afe4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800afe6:	b089      	sub	sp, #36	; 0x24
 800afe8:	9307      	str	r3, [sp, #28]
 800afea:	2302      	movs	r3, #2
 800afec:	9201      	str	r2, [sp, #4]
 800afee:	680a      	ldr	r2, [r1, #0]
 800aff0:	425b      	negs	r3, r3
 800aff2:	9003      	str	r0, [sp, #12]
 800aff4:	9106      	str	r1, [sp, #24]
 800aff6:	1c96      	adds	r6, r2, #2
 800aff8:	1a9b      	subs	r3, r3, r2
 800affa:	199a      	adds	r2, r3, r6
 800affc:	9600      	str	r6, [sp, #0]
 800affe:	9205      	str	r2, [sp, #20]
 800b000:	9a00      	ldr	r2, [sp, #0]
 800b002:	3601      	adds	r6, #1
 800b004:	7810      	ldrb	r0, [r2, #0]
 800b006:	2830      	cmp	r0, #48	; 0x30
 800b008:	d0f7      	beq.n	800affa <__gethex+0x16>
 800b00a:	f7ff ffd5 	bl	800afb8 <__hexdig_fun>
 800b00e:	2300      	movs	r3, #0
 800b010:	001d      	movs	r5, r3
 800b012:	9302      	str	r3, [sp, #8]
 800b014:	4298      	cmp	r0, r3
 800b016:	d11d      	bne.n	800b054 <__gethex+0x70>
 800b018:	2201      	movs	r2, #1
 800b01a:	49a6      	ldr	r1, [pc, #664]	; (800b2b4 <__gethex+0x2d0>)
 800b01c:	9800      	ldr	r0, [sp, #0]
 800b01e:	f7ff fed4 	bl	800adca <strncmp>
 800b022:	0007      	movs	r7, r0
 800b024:	42a8      	cmp	r0, r5
 800b026:	d169      	bne.n	800b0fc <__gethex+0x118>
 800b028:	9b00      	ldr	r3, [sp, #0]
 800b02a:	0034      	movs	r4, r6
 800b02c:	7858      	ldrb	r0, [r3, #1]
 800b02e:	f7ff ffc3 	bl	800afb8 <__hexdig_fun>
 800b032:	2301      	movs	r3, #1
 800b034:	9302      	str	r3, [sp, #8]
 800b036:	42a8      	cmp	r0, r5
 800b038:	d02f      	beq.n	800b09a <__gethex+0xb6>
 800b03a:	9600      	str	r6, [sp, #0]
 800b03c:	9b00      	ldr	r3, [sp, #0]
 800b03e:	7818      	ldrb	r0, [r3, #0]
 800b040:	2830      	cmp	r0, #48	; 0x30
 800b042:	d009      	beq.n	800b058 <__gethex+0x74>
 800b044:	f7ff ffb8 	bl	800afb8 <__hexdig_fun>
 800b048:	4242      	negs	r2, r0
 800b04a:	4142      	adcs	r2, r0
 800b04c:	2301      	movs	r3, #1
 800b04e:	0035      	movs	r5, r6
 800b050:	9202      	str	r2, [sp, #8]
 800b052:	9305      	str	r3, [sp, #20]
 800b054:	9c00      	ldr	r4, [sp, #0]
 800b056:	e004      	b.n	800b062 <__gethex+0x7e>
 800b058:	9b00      	ldr	r3, [sp, #0]
 800b05a:	3301      	adds	r3, #1
 800b05c:	9300      	str	r3, [sp, #0]
 800b05e:	e7ed      	b.n	800b03c <__gethex+0x58>
 800b060:	3401      	adds	r4, #1
 800b062:	7820      	ldrb	r0, [r4, #0]
 800b064:	f7ff ffa8 	bl	800afb8 <__hexdig_fun>
 800b068:	1e07      	subs	r7, r0, #0
 800b06a:	d1f9      	bne.n	800b060 <__gethex+0x7c>
 800b06c:	2201      	movs	r2, #1
 800b06e:	0020      	movs	r0, r4
 800b070:	4990      	ldr	r1, [pc, #576]	; (800b2b4 <__gethex+0x2d0>)
 800b072:	f7ff feaa 	bl	800adca <strncmp>
 800b076:	2800      	cmp	r0, #0
 800b078:	d10d      	bne.n	800b096 <__gethex+0xb2>
 800b07a:	2d00      	cmp	r5, #0
 800b07c:	d106      	bne.n	800b08c <__gethex+0xa8>
 800b07e:	3401      	adds	r4, #1
 800b080:	0025      	movs	r5, r4
 800b082:	7820      	ldrb	r0, [r4, #0]
 800b084:	f7ff ff98 	bl	800afb8 <__hexdig_fun>
 800b088:	2800      	cmp	r0, #0
 800b08a:	d102      	bne.n	800b092 <__gethex+0xae>
 800b08c:	1b2d      	subs	r5, r5, r4
 800b08e:	00af      	lsls	r7, r5, #2
 800b090:	e003      	b.n	800b09a <__gethex+0xb6>
 800b092:	3401      	adds	r4, #1
 800b094:	e7f5      	b.n	800b082 <__gethex+0x9e>
 800b096:	2d00      	cmp	r5, #0
 800b098:	d1f8      	bne.n	800b08c <__gethex+0xa8>
 800b09a:	2220      	movs	r2, #32
 800b09c:	7823      	ldrb	r3, [r4, #0]
 800b09e:	0026      	movs	r6, r4
 800b0a0:	4393      	bics	r3, r2
 800b0a2:	2b50      	cmp	r3, #80	; 0x50
 800b0a4:	d11d      	bne.n	800b0e2 <__gethex+0xfe>
 800b0a6:	7863      	ldrb	r3, [r4, #1]
 800b0a8:	2b2b      	cmp	r3, #43	; 0x2b
 800b0aa:	d02c      	beq.n	800b106 <__gethex+0x122>
 800b0ac:	2b2d      	cmp	r3, #45	; 0x2d
 800b0ae:	d02e      	beq.n	800b10e <__gethex+0x12a>
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	1c66      	adds	r6, r4, #1
 800b0b4:	9304      	str	r3, [sp, #16]
 800b0b6:	7830      	ldrb	r0, [r6, #0]
 800b0b8:	f7ff ff7e 	bl	800afb8 <__hexdig_fun>
 800b0bc:	1e43      	subs	r3, r0, #1
 800b0be:	b2db      	uxtb	r3, r3
 800b0c0:	2b18      	cmp	r3, #24
 800b0c2:	d82b      	bhi.n	800b11c <__gethex+0x138>
 800b0c4:	3810      	subs	r0, #16
 800b0c6:	0005      	movs	r5, r0
 800b0c8:	7870      	ldrb	r0, [r6, #1]
 800b0ca:	f7ff ff75 	bl	800afb8 <__hexdig_fun>
 800b0ce:	1e43      	subs	r3, r0, #1
 800b0d0:	b2db      	uxtb	r3, r3
 800b0d2:	3601      	adds	r6, #1
 800b0d4:	2b18      	cmp	r3, #24
 800b0d6:	d91c      	bls.n	800b112 <__gethex+0x12e>
 800b0d8:	9b04      	ldr	r3, [sp, #16]
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d000      	beq.n	800b0e0 <__gethex+0xfc>
 800b0de:	426d      	negs	r5, r5
 800b0e0:	197f      	adds	r7, r7, r5
 800b0e2:	9b06      	ldr	r3, [sp, #24]
 800b0e4:	601e      	str	r6, [r3, #0]
 800b0e6:	9b02      	ldr	r3, [sp, #8]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d019      	beq.n	800b120 <__gethex+0x13c>
 800b0ec:	2600      	movs	r6, #0
 800b0ee:	9b05      	ldr	r3, [sp, #20]
 800b0f0:	42b3      	cmp	r3, r6
 800b0f2:	d100      	bne.n	800b0f6 <__gethex+0x112>
 800b0f4:	3606      	adds	r6, #6
 800b0f6:	0030      	movs	r0, r6
 800b0f8:	b009      	add	sp, #36	; 0x24
 800b0fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b0fc:	2301      	movs	r3, #1
 800b0fe:	2700      	movs	r7, #0
 800b100:	9c00      	ldr	r4, [sp, #0]
 800b102:	9302      	str	r3, [sp, #8]
 800b104:	e7c9      	b.n	800b09a <__gethex+0xb6>
 800b106:	2300      	movs	r3, #0
 800b108:	9304      	str	r3, [sp, #16]
 800b10a:	1ca6      	adds	r6, r4, #2
 800b10c:	e7d3      	b.n	800b0b6 <__gethex+0xd2>
 800b10e:	2301      	movs	r3, #1
 800b110:	e7fa      	b.n	800b108 <__gethex+0x124>
 800b112:	230a      	movs	r3, #10
 800b114:	435d      	muls	r5, r3
 800b116:	182d      	adds	r5, r5, r0
 800b118:	3d10      	subs	r5, #16
 800b11a:	e7d5      	b.n	800b0c8 <__gethex+0xe4>
 800b11c:	0026      	movs	r6, r4
 800b11e:	e7e0      	b.n	800b0e2 <__gethex+0xfe>
 800b120:	9b00      	ldr	r3, [sp, #0]
 800b122:	9902      	ldr	r1, [sp, #8]
 800b124:	1ae3      	subs	r3, r4, r3
 800b126:	3b01      	subs	r3, #1
 800b128:	2b07      	cmp	r3, #7
 800b12a:	dc0a      	bgt.n	800b142 <__gethex+0x15e>
 800b12c:	9803      	ldr	r0, [sp, #12]
 800b12e:	f7fe f815 	bl	800915c <_Balloc>
 800b132:	1e05      	subs	r5, r0, #0
 800b134:	d108      	bne.n	800b148 <__gethex+0x164>
 800b136:	002a      	movs	r2, r5
 800b138:	21e4      	movs	r1, #228	; 0xe4
 800b13a:	4b5f      	ldr	r3, [pc, #380]	; (800b2b8 <__gethex+0x2d4>)
 800b13c:	485f      	ldr	r0, [pc, #380]	; (800b2bc <__gethex+0x2d8>)
 800b13e:	f7ff fe9b 	bl	800ae78 <__assert_func>
 800b142:	3101      	adds	r1, #1
 800b144:	105b      	asrs	r3, r3, #1
 800b146:	e7ef      	b.n	800b128 <__gethex+0x144>
 800b148:	0003      	movs	r3, r0
 800b14a:	3314      	adds	r3, #20
 800b14c:	9302      	str	r3, [sp, #8]
 800b14e:	9305      	str	r3, [sp, #20]
 800b150:	2300      	movs	r3, #0
 800b152:	001e      	movs	r6, r3
 800b154:	9304      	str	r3, [sp, #16]
 800b156:	9b00      	ldr	r3, [sp, #0]
 800b158:	42a3      	cmp	r3, r4
 800b15a:	d33f      	bcc.n	800b1dc <__gethex+0x1f8>
 800b15c:	9c05      	ldr	r4, [sp, #20]
 800b15e:	9b02      	ldr	r3, [sp, #8]
 800b160:	c440      	stmia	r4!, {r6}
 800b162:	1ae4      	subs	r4, r4, r3
 800b164:	10a4      	asrs	r4, r4, #2
 800b166:	0030      	movs	r0, r6
 800b168:	612c      	str	r4, [r5, #16]
 800b16a:	f7fe f8ef 	bl	800934c <__hi0bits>
 800b16e:	9b01      	ldr	r3, [sp, #4]
 800b170:	0164      	lsls	r4, r4, #5
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	1a26      	subs	r6, r4, r0
 800b176:	9300      	str	r3, [sp, #0]
 800b178:	429e      	cmp	r6, r3
 800b17a:	dd51      	ble.n	800b220 <__gethex+0x23c>
 800b17c:	1af6      	subs	r6, r6, r3
 800b17e:	0031      	movs	r1, r6
 800b180:	0028      	movs	r0, r5
 800b182:	f7fe fc83 	bl	8009a8c <__any_on>
 800b186:	1e04      	subs	r4, r0, #0
 800b188:	d016      	beq.n	800b1b8 <__gethex+0x1d4>
 800b18a:	2401      	movs	r4, #1
 800b18c:	231f      	movs	r3, #31
 800b18e:	0020      	movs	r0, r4
 800b190:	1e72      	subs	r2, r6, #1
 800b192:	4013      	ands	r3, r2
 800b194:	4098      	lsls	r0, r3
 800b196:	0003      	movs	r3, r0
 800b198:	1151      	asrs	r1, r2, #5
 800b19a:	9802      	ldr	r0, [sp, #8]
 800b19c:	0089      	lsls	r1, r1, #2
 800b19e:	5809      	ldr	r1, [r1, r0]
 800b1a0:	4219      	tst	r1, r3
 800b1a2:	d009      	beq.n	800b1b8 <__gethex+0x1d4>
 800b1a4:	42a2      	cmp	r2, r4
 800b1a6:	dd06      	ble.n	800b1b6 <__gethex+0x1d2>
 800b1a8:	0028      	movs	r0, r5
 800b1aa:	1eb1      	subs	r1, r6, #2
 800b1ac:	f7fe fc6e 	bl	8009a8c <__any_on>
 800b1b0:	3402      	adds	r4, #2
 800b1b2:	2800      	cmp	r0, #0
 800b1b4:	d100      	bne.n	800b1b8 <__gethex+0x1d4>
 800b1b6:	2402      	movs	r4, #2
 800b1b8:	0031      	movs	r1, r6
 800b1ba:	0028      	movs	r0, r5
 800b1bc:	f7ff fea7 	bl	800af0e <rshift>
 800b1c0:	19bf      	adds	r7, r7, r6
 800b1c2:	9b01      	ldr	r3, [sp, #4]
 800b1c4:	689b      	ldr	r3, [r3, #8]
 800b1c6:	42bb      	cmp	r3, r7
 800b1c8:	da3a      	bge.n	800b240 <__gethex+0x25c>
 800b1ca:	0029      	movs	r1, r5
 800b1cc:	9803      	ldr	r0, [sp, #12]
 800b1ce:	f7fe f809 	bl	80091e4 <_Bfree>
 800b1d2:	2300      	movs	r3, #0
 800b1d4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b1d6:	26a3      	movs	r6, #163	; 0xa3
 800b1d8:	6013      	str	r3, [r2, #0]
 800b1da:	e78c      	b.n	800b0f6 <__gethex+0x112>
 800b1dc:	3c01      	subs	r4, #1
 800b1de:	7823      	ldrb	r3, [r4, #0]
 800b1e0:	2b2e      	cmp	r3, #46	; 0x2e
 800b1e2:	d012      	beq.n	800b20a <__gethex+0x226>
 800b1e4:	9b04      	ldr	r3, [sp, #16]
 800b1e6:	2b20      	cmp	r3, #32
 800b1e8:	d104      	bne.n	800b1f4 <__gethex+0x210>
 800b1ea:	9b05      	ldr	r3, [sp, #20]
 800b1ec:	c340      	stmia	r3!, {r6}
 800b1ee:	2600      	movs	r6, #0
 800b1f0:	9305      	str	r3, [sp, #20]
 800b1f2:	9604      	str	r6, [sp, #16]
 800b1f4:	7820      	ldrb	r0, [r4, #0]
 800b1f6:	f7ff fedf 	bl	800afb8 <__hexdig_fun>
 800b1fa:	230f      	movs	r3, #15
 800b1fc:	4018      	ands	r0, r3
 800b1fe:	9b04      	ldr	r3, [sp, #16]
 800b200:	4098      	lsls	r0, r3
 800b202:	3304      	adds	r3, #4
 800b204:	4306      	orrs	r6, r0
 800b206:	9304      	str	r3, [sp, #16]
 800b208:	e7a5      	b.n	800b156 <__gethex+0x172>
 800b20a:	9b00      	ldr	r3, [sp, #0]
 800b20c:	42a3      	cmp	r3, r4
 800b20e:	d8e9      	bhi.n	800b1e4 <__gethex+0x200>
 800b210:	2201      	movs	r2, #1
 800b212:	0020      	movs	r0, r4
 800b214:	4927      	ldr	r1, [pc, #156]	; (800b2b4 <__gethex+0x2d0>)
 800b216:	f7ff fdd8 	bl	800adca <strncmp>
 800b21a:	2800      	cmp	r0, #0
 800b21c:	d1e2      	bne.n	800b1e4 <__gethex+0x200>
 800b21e:	e79a      	b.n	800b156 <__gethex+0x172>
 800b220:	9b00      	ldr	r3, [sp, #0]
 800b222:	2400      	movs	r4, #0
 800b224:	429e      	cmp	r6, r3
 800b226:	dacc      	bge.n	800b1c2 <__gethex+0x1de>
 800b228:	1b9e      	subs	r6, r3, r6
 800b22a:	0029      	movs	r1, r5
 800b22c:	0032      	movs	r2, r6
 800b22e:	9803      	ldr	r0, [sp, #12]
 800b230:	f7fe f9f8 	bl	8009624 <__lshift>
 800b234:	0003      	movs	r3, r0
 800b236:	3314      	adds	r3, #20
 800b238:	0005      	movs	r5, r0
 800b23a:	1bbf      	subs	r7, r7, r6
 800b23c:	9302      	str	r3, [sp, #8]
 800b23e:	e7c0      	b.n	800b1c2 <__gethex+0x1de>
 800b240:	9b01      	ldr	r3, [sp, #4]
 800b242:	685e      	ldr	r6, [r3, #4]
 800b244:	42be      	cmp	r6, r7
 800b246:	dd70      	ble.n	800b32a <__gethex+0x346>
 800b248:	9b00      	ldr	r3, [sp, #0]
 800b24a:	1bf6      	subs	r6, r6, r7
 800b24c:	42b3      	cmp	r3, r6
 800b24e:	dc37      	bgt.n	800b2c0 <__gethex+0x2dc>
 800b250:	9b01      	ldr	r3, [sp, #4]
 800b252:	68db      	ldr	r3, [r3, #12]
 800b254:	2b02      	cmp	r3, #2
 800b256:	d024      	beq.n	800b2a2 <__gethex+0x2be>
 800b258:	2b03      	cmp	r3, #3
 800b25a:	d026      	beq.n	800b2aa <__gethex+0x2c6>
 800b25c:	2b01      	cmp	r3, #1
 800b25e:	d117      	bne.n	800b290 <__gethex+0x2ac>
 800b260:	9b00      	ldr	r3, [sp, #0]
 800b262:	42b3      	cmp	r3, r6
 800b264:	d114      	bne.n	800b290 <__gethex+0x2ac>
 800b266:	2b01      	cmp	r3, #1
 800b268:	d10b      	bne.n	800b282 <__gethex+0x29e>
 800b26a:	9b01      	ldr	r3, [sp, #4]
 800b26c:	9a07      	ldr	r2, [sp, #28]
 800b26e:	685b      	ldr	r3, [r3, #4]
 800b270:	2662      	movs	r6, #98	; 0x62
 800b272:	6013      	str	r3, [r2, #0]
 800b274:	2301      	movs	r3, #1
 800b276:	9a02      	ldr	r2, [sp, #8]
 800b278:	612b      	str	r3, [r5, #16]
 800b27a:	6013      	str	r3, [r2, #0]
 800b27c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b27e:	601d      	str	r5, [r3, #0]
 800b280:	e739      	b.n	800b0f6 <__gethex+0x112>
 800b282:	9900      	ldr	r1, [sp, #0]
 800b284:	0028      	movs	r0, r5
 800b286:	3901      	subs	r1, #1
 800b288:	f7fe fc00 	bl	8009a8c <__any_on>
 800b28c:	2800      	cmp	r0, #0
 800b28e:	d1ec      	bne.n	800b26a <__gethex+0x286>
 800b290:	0029      	movs	r1, r5
 800b292:	9803      	ldr	r0, [sp, #12]
 800b294:	f7fd ffa6 	bl	80091e4 <_Bfree>
 800b298:	2300      	movs	r3, #0
 800b29a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b29c:	2650      	movs	r6, #80	; 0x50
 800b29e:	6013      	str	r3, [r2, #0]
 800b2a0:	e729      	b.n	800b0f6 <__gethex+0x112>
 800b2a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d1f3      	bne.n	800b290 <__gethex+0x2ac>
 800b2a8:	e7df      	b.n	800b26a <__gethex+0x286>
 800b2aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d1dc      	bne.n	800b26a <__gethex+0x286>
 800b2b0:	e7ee      	b.n	800b290 <__gethex+0x2ac>
 800b2b2:	46c0      	nop			; (mov r8, r8)
 800b2b4:	0800c03c 	.word	0x0800c03c
 800b2b8:	0800bed5 	.word	0x0800bed5
 800b2bc:	0800c1e6 	.word	0x0800c1e6
 800b2c0:	1e77      	subs	r7, r6, #1
 800b2c2:	2c00      	cmp	r4, #0
 800b2c4:	d12f      	bne.n	800b326 <__gethex+0x342>
 800b2c6:	2f00      	cmp	r7, #0
 800b2c8:	d004      	beq.n	800b2d4 <__gethex+0x2f0>
 800b2ca:	0039      	movs	r1, r7
 800b2cc:	0028      	movs	r0, r5
 800b2ce:	f7fe fbdd 	bl	8009a8c <__any_on>
 800b2d2:	0004      	movs	r4, r0
 800b2d4:	231f      	movs	r3, #31
 800b2d6:	117a      	asrs	r2, r7, #5
 800b2d8:	401f      	ands	r7, r3
 800b2da:	3b1e      	subs	r3, #30
 800b2dc:	40bb      	lsls	r3, r7
 800b2de:	9902      	ldr	r1, [sp, #8]
 800b2e0:	0092      	lsls	r2, r2, #2
 800b2e2:	5852      	ldr	r2, [r2, r1]
 800b2e4:	421a      	tst	r2, r3
 800b2e6:	d001      	beq.n	800b2ec <__gethex+0x308>
 800b2e8:	2302      	movs	r3, #2
 800b2ea:	431c      	orrs	r4, r3
 800b2ec:	9b00      	ldr	r3, [sp, #0]
 800b2ee:	0031      	movs	r1, r6
 800b2f0:	1b9b      	subs	r3, r3, r6
 800b2f2:	2602      	movs	r6, #2
 800b2f4:	0028      	movs	r0, r5
 800b2f6:	9300      	str	r3, [sp, #0]
 800b2f8:	f7ff fe09 	bl	800af0e <rshift>
 800b2fc:	9b01      	ldr	r3, [sp, #4]
 800b2fe:	685f      	ldr	r7, [r3, #4]
 800b300:	2c00      	cmp	r4, #0
 800b302:	d041      	beq.n	800b388 <__gethex+0x3a4>
 800b304:	9b01      	ldr	r3, [sp, #4]
 800b306:	68db      	ldr	r3, [r3, #12]
 800b308:	2b02      	cmp	r3, #2
 800b30a:	d010      	beq.n	800b32e <__gethex+0x34a>
 800b30c:	2b03      	cmp	r3, #3
 800b30e:	d012      	beq.n	800b336 <__gethex+0x352>
 800b310:	2b01      	cmp	r3, #1
 800b312:	d106      	bne.n	800b322 <__gethex+0x33e>
 800b314:	07a2      	lsls	r2, r4, #30
 800b316:	d504      	bpl.n	800b322 <__gethex+0x33e>
 800b318:	9a02      	ldr	r2, [sp, #8]
 800b31a:	6812      	ldr	r2, [r2, #0]
 800b31c:	4314      	orrs	r4, r2
 800b31e:	421c      	tst	r4, r3
 800b320:	d10c      	bne.n	800b33c <__gethex+0x358>
 800b322:	2310      	movs	r3, #16
 800b324:	e02f      	b.n	800b386 <__gethex+0x3a2>
 800b326:	2401      	movs	r4, #1
 800b328:	e7d4      	b.n	800b2d4 <__gethex+0x2f0>
 800b32a:	2601      	movs	r6, #1
 800b32c:	e7e8      	b.n	800b300 <__gethex+0x31c>
 800b32e:	2301      	movs	r3, #1
 800b330:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b332:	1a9b      	subs	r3, r3, r2
 800b334:	930f      	str	r3, [sp, #60]	; 0x3c
 800b336:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d0f2      	beq.n	800b322 <__gethex+0x33e>
 800b33c:	692b      	ldr	r3, [r5, #16]
 800b33e:	2000      	movs	r0, #0
 800b340:	9302      	str	r3, [sp, #8]
 800b342:	009b      	lsls	r3, r3, #2
 800b344:	9304      	str	r3, [sp, #16]
 800b346:	002b      	movs	r3, r5
 800b348:	9a04      	ldr	r2, [sp, #16]
 800b34a:	3314      	adds	r3, #20
 800b34c:	1899      	adds	r1, r3, r2
 800b34e:	681a      	ldr	r2, [r3, #0]
 800b350:	1c54      	adds	r4, r2, #1
 800b352:	d01e      	beq.n	800b392 <__gethex+0x3ae>
 800b354:	3201      	adds	r2, #1
 800b356:	601a      	str	r2, [r3, #0]
 800b358:	002b      	movs	r3, r5
 800b35a:	3314      	adds	r3, #20
 800b35c:	2e02      	cmp	r6, #2
 800b35e:	d141      	bne.n	800b3e4 <__gethex+0x400>
 800b360:	9a01      	ldr	r2, [sp, #4]
 800b362:	9900      	ldr	r1, [sp, #0]
 800b364:	6812      	ldr	r2, [r2, #0]
 800b366:	3a01      	subs	r2, #1
 800b368:	428a      	cmp	r2, r1
 800b36a:	d10b      	bne.n	800b384 <__gethex+0x3a0>
 800b36c:	221f      	movs	r2, #31
 800b36e:	9800      	ldr	r0, [sp, #0]
 800b370:	1149      	asrs	r1, r1, #5
 800b372:	4002      	ands	r2, r0
 800b374:	2001      	movs	r0, #1
 800b376:	0004      	movs	r4, r0
 800b378:	4094      	lsls	r4, r2
 800b37a:	0089      	lsls	r1, r1, #2
 800b37c:	58cb      	ldr	r3, [r1, r3]
 800b37e:	4223      	tst	r3, r4
 800b380:	d000      	beq.n	800b384 <__gethex+0x3a0>
 800b382:	2601      	movs	r6, #1
 800b384:	2320      	movs	r3, #32
 800b386:	431e      	orrs	r6, r3
 800b388:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b38a:	601d      	str	r5, [r3, #0]
 800b38c:	9b07      	ldr	r3, [sp, #28]
 800b38e:	601f      	str	r7, [r3, #0]
 800b390:	e6b1      	b.n	800b0f6 <__gethex+0x112>
 800b392:	c301      	stmia	r3!, {r0}
 800b394:	4299      	cmp	r1, r3
 800b396:	d8da      	bhi.n	800b34e <__gethex+0x36a>
 800b398:	68ab      	ldr	r3, [r5, #8]
 800b39a:	9a02      	ldr	r2, [sp, #8]
 800b39c:	429a      	cmp	r2, r3
 800b39e:	db18      	blt.n	800b3d2 <__gethex+0x3ee>
 800b3a0:	6869      	ldr	r1, [r5, #4]
 800b3a2:	9803      	ldr	r0, [sp, #12]
 800b3a4:	3101      	adds	r1, #1
 800b3a6:	f7fd fed9 	bl	800915c <_Balloc>
 800b3aa:	1e04      	subs	r4, r0, #0
 800b3ac:	d104      	bne.n	800b3b8 <__gethex+0x3d4>
 800b3ae:	0022      	movs	r2, r4
 800b3b0:	2184      	movs	r1, #132	; 0x84
 800b3b2:	4b1c      	ldr	r3, [pc, #112]	; (800b424 <__gethex+0x440>)
 800b3b4:	481c      	ldr	r0, [pc, #112]	; (800b428 <__gethex+0x444>)
 800b3b6:	e6c2      	b.n	800b13e <__gethex+0x15a>
 800b3b8:	0029      	movs	r1, r5
 800b3ba:	692a      	ldr	r2, [r5, #16]
 800b3bc:	310c      	adds	r1, #12
 800b3be:	3202      	adds	r2, #2
 800b3c0:	0092      	lsls	r2, r2, #2
 800b3c2:	300c      	adds	r0, #12
 800b3c4:	f7ff fd48 	bl	800ae58 <memcpy>
 800b3c8:	0029      	movs	r1, r5
 800b3ca:	9803      	ldr	r0, [sp, #12]
 800b3cc:	f7fd ff0a 	bl	80091e4 <_Bfree>
 800b3d0:	0025      	movs	r5, r4
 800b3d2:	692b      	ldr	r3, [r5, #16]
 800b3d4:	1c5a      	adds	r2, r3, #1
 800b3d6:	612a      	str	r2, [r5, #16]
 800b3d8:	2201      	movs	r2, #1
 800b3da:	3304      	adds	r3, #4
 800b3dc:	009b      	lsls	r3, r3, #2
 800b3de:	18eb      	adds	r3, r5, r3
 800b3e0:	605a      	str	r2, [r3, #4]
 800b3e2:	e7b9      	b.n	800b358 <__gethex+0x374>
 800b3e4:	692a      	ldr	r2, [r5, #16]
 800b3e6:	9902      	ldr	r1, [sp, #8]
 800b3e8:	428a      	cmp	r2, r1
 800b3ea:	dd09      	ble.n	800b400 <__gethex+0x41c>
 800b3ec:	2101      	movs	r1, #1
 800b3ee:	0028      	movs	r0, r5
 800b3f0:	f7ff fd8d 	bl	800af0e <rshift>
 800b3f4:	9b01      	ldr	r3, [sp, #4]
 800b3f6:	3701      	adds	r7, #1
 800b3f8:	689b      	ldr	r3, [r3, #8]
 800b3fa:	42bb      	cmp	r3, r7
 800b3fc:	dac1      	bge.n	800b382 <__gethex+0x39e>
 800b3fe:	e6e4      	b.n	800b1ca <__gethex+0x1e6>
 800b400:	221f      	movs	r2, #31
 800b402:	9c00      	ldr	r4, [sp, #0]
 800b404:	9900      	ldr	r1, [sp, #0]
 800b406:	2601      	movs	r6, #1
 800b408:	4014      	ands	r4, r2
 800b40a:	4211      	tst	r1, r2
 800b40c:	d0ba      	beq.n	800b384 <__gethex+0x3a0>
 800b40e:	9a04      	ldr	r2, [sp, #16]
 800b410:	189b      	adds	r3, r3, r2
 800b412:	3b04      	subs	r3, #4
 800b414:	6818      	ldr	r0, [r3, #0]
 800b416:	f7fd ff99 	bl	800934c <__hi0bits>
 800b41a:	2320      	movs	r3, #32
 800b41c:	1b1b      	subs	r3, r3, r4
 800b41e:	4298      	cmp	r0, r3
 800b420:	dbe4      	blt.n	800b3ec <__gethex+0x408>
 800b422:	e7af      	b.n	800b384 <__gethex+0x3a0>
 800b424:	0800bed5 	.word	0x0800bed5
 800b428:	0800c1e6 	.word	0x0800c1e6

0800b42c <L_shift>:
 800b42c:	2308      	movs	r3, #8
 800b42e:	b570      	push	{r4, r5, r6, lr}
 800b430:	2520      	movs	r5, #32
 800b432:	1a9a      	subs	r2, r3, r2
 800b434:	0092      	lsls	r2, r2, #2
 800b436:	1aad      	subs	r5, r5, r2
 800b438:	6843      	ldr	r3, [r0, #4]
 800b43a:	6804      	ldr	r4, [r0, #0]
 800b43c:	001e      	movs	r6, r3
 800b43e:	40ae      	lsls	r6, r5
 800b440:	40d3      	lsrs	r3, r2
 800b442:	4334      	orrs	r4, r6
 800b444:	6004      	str	r4, [r0, #0]
 800b446:	6043      	str	r3, [r0, #4]
 800b448:	3004      	adds	r0, #4
 800b44a:	4288      	cmp	r0, r1
 800b44c:	d3f4      	bcc.n	800b438 <L_shift+0xc>
 800b44e:	bd70      	pop	{r4, r5, r6, pc}

0800b450 <__match>:
 800b450:	b530      	push	{r4, r5, lr}
 800b452:	6803      	ldr	r3, [r0, #0]
 800b454:	780c      	ldrb	r4, [r1, #0]
 800b456:	3301      	adds	r3, #1
 800b458:	2c00      	cmp	r4, #0
 800b45a:	d102      	bne.n	800b462 <__match+0x12>
 800b45c:	6003      	str	r3, [r0, #0]
 800b45e:	2001      	movs	r0, #1
 800b460:	bd30      	pop	{r4, r5, pc}
 800b462:	781a      	ldrb	r2, [r3, #0]
 800b464:	0015      	movs	r5, r2
 800b466:	3d41      	subs	r5, #65	; 0x41
 800b468:	2d19      	cmp	r5, #25
 800b46a:	d800      	bhi.n	800b46e <__match+0x1e>
 800b46c:	3220      	adds	r2, #32
 800b46e:	3101      	adds	r1, #1
 800b470:	42a2      	cmp	r2, r4
 800b472:	d0ef      	beq.n	800b454 <__match+0x4>
 800b474:	2000      	movs	r0, #0
 800b476:	e7f3      	b.n	800b460 <__match+0x10>

0800b478 <__hexnan>:
 800b478:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b47a:	680b      	ldr	r3, [r1, #0]
 800b47c:	b08b      	sub	sp, #44	; 0x2c
 800b47e:	9201      	str	r2, [sp, #4]
 800b480:	9901      	ldr	r1, [sp, #4]
 800b482:	115a      	asrs	r2, r3, #5
 800b484:	0092      	lsls	r2, r2, #2
 800b486:	188a      	adds	r2, r1, r2
 800b488:	9202      	str	r2, [sp, #8]
 800b48a:	0019      	movs	r1, r3
 800b48c:	221f      	movs	r2, #31
 800b48e:	4011      	ands	r1, r2
 800b490:	9008      	str	r0, [sp, #32]
 800b492:	9106      	str	r1, [sp, #24]
 800b494:	4213      	tst	r3, r2
 800b496:	d002      	beq.n	800b49e <__hexnan+0x26>
 800b498:	9b02      	ldr	r3, [sp, #8]
 800b49a:	3304      	adds	r3, #4
 800b49c:	9302      	str	r3, [sp, #8]
 800b49e:	9b02      	ldr	r3, [sp, #8]
 800b4a0:	2500      	movs	r5, #0
 800b4a2:	1f1f      	subs	r7, r3, #4
 800b4a4:	003e      	movs	r6, r7
 800b4a6:	003c      	movs	r4, r7
 800b4a8:	9b08      	ldr	r3, [sp, #32]
 800b4aa:	603d      	str	r5, [r7, #0]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	9507      	str	r5, [sp, #28]
 800b4b0:	9305      	str	r3, [sp, #20]
 800b4b2:	9503      	str	r5, [sp, #12]
 800b4b4:	9b05      	ldr	r3, [sp, #20]
 800b4b6:	3301      	adds	r3, #1
 800b4b8:	9309      	str	r3, [sp, #36]	; 0x24
 800b4ba:	9b05      	ldr	r3, [sp, #20]
 800b4bc:	785b      	ldrb	r3, [r3, #1]
 800b4be:	9304      	str	r3, [sp, #16]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d028      	beq.n	800b516 <__hexnan+0x9e>
 800b4c4:	9804      	ldr	r0, [sp, #16]
 800b4c6:	f7ff fd77 	bl	800afb8 <__hexdig_fun>
 800b4ca:	2800      	cmp	r0, #0
 800b4cc:	d154      	bne.n	800b578 <__hexnan+0x100>
 800b4ce:	9b04      	ldr	r3, [sp, #16]
 800b4d0:	2b20      	cmp	r3, #32
 800b4d2:	d819      	bhi.n	800b508 <__hexnan+0x90>
 800b4d4:	9b03      	ldr	r3, [sp, #12]
 800b4d6:	9a07      	ldr	r2, [sp, #28]
 800b4d8:	4293      	cmp	r3, r2
 800b4da:	dd12      	ble.n	800b502 <__hexnan+0x8a>
 800b4dc:	42b4      	cmp	r4, r6
 800b4de:	d206      	bcs.n	800b4ee <__hexnan+0x76>
 800b4e0:	2d07      	cmp	r5, #7
 800b4e2:	dc04      	bgt.n	800b4ee <__hexnan+0x76>
 800b4e4:	002a      	movs	r2, r5
 800b4e6:	0031      	movs	r1, r6
 800b4e8:	0020      	movs	r0, r4
 800b4ea:	f7ff ff9f 	bl	800b42c <L_shift>
 800b4ee:	9b01      	ldr	r3, [sp, #4]
 800b4f0:	2508      	movs	r5, #8
 800b4f2:	429c      	cmp	r4, r3
 800b4f4:	d905      	bls.n	800b502 <__hexnan+0x8a>
 800b4f6:	1f26      	subs	r6, r4, #4
 800b4f8:	2500      	movs	r5, #0
 800b4fa:	0034      	movs	r4, r6
 800b4fc:	9b03      	ldr	r3, [sp, #12]
 800b4fe:	6035      	str	r5, [r6, #0]
 800b500:	9307      	str	r3, [sp, #28]
 800b502:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b504:	9305      	str	r3, [sp, #20]
 800b506:	e7d5      	b.n	800b4b4 <__hexnan+0x3c>
 800b508:	9b04      	ldr	r3, [sp, #16]
 800b50a:	2b29      	cmp	r3, #41	; 0x29
 800b50c:	d159      	bne.n	800b5c2 <__hexnan+0x14a>
 800b50e:	9b05      	ldr	r3, [sp, #20]
 800b510:	9a08      	ldr	r2, [sp, #32]
 800b512:	3302      	adds	r3, #2
 800b514:	6013      	str	r3, [r2, #0]
 800b516:	9b03      	ldr	r3, [sp, #12]
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d052      	beq.n	800b5c2 <__hexnan+0x14a>
 800b51c:	42b4      	cmp	r4, r6
 800b51e:	d206      	bcs.n	800b52e <__hexnan+0xb6>
 800b520:	2d07      	cmp	r5, #7
 800b522:	dc04      	bgt.n	800b52e <__hexnan+0xb6>
 800b524:	002a      	movs	r2, r5
 800b526:	0031      	movs	r1, r6
 800b528:	0020      	movs	r0, r4
 800b52a:	f7ff ff7f 	bl	800b42c <L_shift>
 800b52e:	9b01      	ldr	r3, [sp, #4]
 800b530:	429c      	cmp	r4, r3
 800b532:	d935      	bls.n	800b5a0 <__hexnan+0x128>
 800b534:	001a      	movs	r2, r3
 800b536:	0023      	movs	r3, r4
 800b538:	cb02      	ldmia	r3!, {r1}
 800b53a:	c202      	stmia	r2!, {r1}
 800b53c:	429f      	cmp	r7, r3
 800b53e:	d2fb      	bcs.n	800b538 <__hexnan+0xc0>
 800b540:	9b02      	ldr	r3, [sp, #8]
 800b542:	1c62      	adds	r2, r4, #1
 800b544:	1ed9      	subs	r1, r3, #3
 800b546:	2304      	movs	r3, #4
 800b548:	4291      	cmp	r1, r2
 800b54a:	d305      	bcc.n	800b558 <__hexnan+0xe0>
 800b54c:	9b02      	ldr	r3, [sp, #8]
 800b54e:	3b04      	subs	r3, #4
 800b550:	1b1b      	subs	r3, r3, r4
 800b552:	089b      	lsrs	r3, r3, #2
 800b554:	3301      	adds	r3, #1
 800b556:	009b      	lsls	r3, r3, #2
 800b558:	9a01      	ldr	r2, [sp, #4]
 800b55a:	18d3      	adds	r3, r2, r3
 800b55c:	2200      	movs	r2, #0
 800b55e:	c304      	stmia	r3!, {r2}
 800b560:	429f      	cmp	r7, r3
 800b562:	d2fc      	bcs.n	800b55e <__hexnan+0xe6>
 800b564:	683b      	ldr	r3, [r7, #0]
 800b566:	2b00      	cmp	r3, #0
 800b568:	d104      	bne.n	800b574 <__hexnan+0xfc>
 800b56a:	9b01      	ldr	r3, [sp, #4]
 800b56c:	429f      	cmp	r7, r3
 800b56e:	d126      	bne.n	800b5be <__hexnan+0x146>
 800b570:	2301      	movs	r3, #1
 800b572:	603b      	str	r3, [r7, #0]
 800b574:	2005      	movs	r0, #5
 800b576:	e025      	b.n	800b5c4 <__hexnan+0x14c>
 800b578:	9b03      	ldr	r3, [sp, #12]
 800b57a:	3501      	adds	r5, #1
 800b57c:	3301      	adds	r3, #1
 800b57e:	9303      	str	r3, [sp, #12]
 800b580:	2d08      	cmp	r5, #8
 800b582:	dd06      	ble.n	800b592 <__hexnan+0x11a>
 800b584:	9b01      	ldr	r3, [sp, #4]
 800b586:	429c      	cmp	r4, r3
 800b588:	d9bb      	bls.n	800b502 <__hexnan+0x8a>
 800b58a:	2300      	movs	r3, #0
 800b58c:	2501      	movs	r5, #1
 800b58e:	3c04      	subs	r4, #4
 800b590:	6023      	str	r3, [r4, #0]
 800b592:	220f      	movs	r2, #15
 800b594:	6823      	ldr	r3, [r4, #0]
 800b596:	4010      	ands	r0, r2
 800b598:	011b      	lsls	r3, r3, #4
 800b59a:	4303      	orrs	r3, r0
 800b59c:	6023      	str	r3, [r4, #0]
 800b59e:	e7b0      	b.n	800b502 <__hexnan+0x8a>
 800b5a0:	9b06      	ldr	r3, [sp, #24]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d0de      	beq.n	800b564 <__hexnan+0xec>
 800b5a6:	2320      	movs	r3, #32
 800b5a8:	9a06      	ldr	r2, [sp, #24]
 800b5aa:	9902      	ldr	r1, [sp, #8]
 800b5ac:	1a9b      	subs	r3, r3, r2
 800b5ae:	2201      	movs	r2, #1
 800b5b0:	4252      	negs	r2, r2
 800b5b2:	40da      	lsrs	r2, r3
 800b5b4:	3904      	subs	r1, #4
 800b5b6:	680b      	ldr	r3, [r1, #0]
 800b5b8:	4013      	ands	r3, r2
 800b5ba:	600b      	str	r3, [r1, #0]
 800b5bc:	e7d2      	b.n	800b564 <__hexnan+0xec>
 800b5be:	3f04      	subs	r7, #4
 800b5c0:	e7d0      	b.n	800b564 <__hexnan+0xec>
 800b5c2:	2004      	movs	r0, #4
 800b5c4:	b00b      	add	sp, #44	; 0x2c
 800b5c6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b5c8 <__ascii_mbtowc>:
 800b5c8:	b082      	sub	sp, #8
 800b5ca:	2900      	cmp	r1, #0
 800b5cc:	d100      	bne.n	800b5d0 <__ascii_mbtowc+0x8>
 800b5ce:	a901      	add	r1, sp, #4
 800b5d0:	1e10      	subs	r0, r2, #0
 800b5d2:	d006      	beq.n	800b5e2 <__ascii_mbtowc+0x1a>
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d006      	beq.n	800b5e6 <__ascii_mbtowc+0x1e>
 800b5d8:	7813      	ldrb	r3, [r2, #0]
 800b5da:	600b      	str	r3, [r1, #0]
 800b5dc:	7810      	ldrb	r0, [r2, #0]
 800b5de:	1e43      	subs	r3, r0, #1
 800b5e0:	4198      	sbcs	r0, r3
 800b5e2:	b002      	add	sp, #8
 800b5e4:	4770      	bx	lr
 800b5e6:	2002      	movs	r0, #2
 800b5e8:	4240      	negs	r0, r0
 800b5ea:	e7fa      	b.n	800b5e2 <__ascii_mbtowc+0x1a>

0800b5ec <_realloc_r>:
 800b5ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b5ee:	0007      	movs	r7, r0
 800b5f0:	000e      	movs	r6, r1
 800b5f2:	0014      	movs	r4, r2
 800b5f4:	2900      	cmp	r1, #0
 800b5f6:	d105      	bne.n	800b604 <_realloc_r+0x18>
 800b5f8:	0011      	movs	r1, r2
 800b5fa:	f7fd fd1d 	bl	8009038 <_malloc_r>
 800b5fe:	0005      	movs	r5, r0
 800b600:	0028      	movs	r0, r5
 800b602:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b604:	2a00      	cmp	r2, #0
 800b606:	d103      	bne.n	800b610 <_realloc_r+0x24>
 800b608:	f7fd fca0 	bl	8008f4c <_free_r>
 800b60c:	0025      	movs	r5, r4
 800b60e:	e7f7      	b.n	800b600 <_realloc_r+0x14>
 800b610:	f000 f83f 	bl	800b692 <_malloc_usable_size_r>
 800b614:	9001      	str	r0, [sp, #4]
 800b616:	4284      	cmp	r4, r0
 800b618:	d803      	bhi.n	800b622 <_realloc_r+0x36>
 800b61a:	0035      	movs	r5, r6
 800b61c:	0843      	lsrs	r3, r0, #1
 800b61e:	42a3      	cmp	r3, r4
 800b620:	d3ee      	bcc.n	800b600 <_realloc_r+0x14>
 800b622:	0021      	movs	r1, r4
 800b624:	0038      	movs	r0, r7
 800b626:	f7fd fd07 	bl	8009038 <_malloc_r>
 800b62a:	1e05      	subs	r5, r0, #0
 800b62c:	d0e8      	beq.n	800b600 <_realloc_r+0x14>
 800b62e:	9b01      	ldr	r3, [sp, #4]
 800b630:	0022      	movs	r2, r4
 800b632:	429c      	cmp	r4, r3
 800b634:	d900      	bls.n	800b638 <_realloc_r+0x4c>
 800b636:	001a      	movs	r2, r3
 800b638:	0031      	movs	r1, r6
 800b63a:	0028      	movs	r0, r5
 800b63c:	f7ff fc0c 	bl	800ae58 <memcpy>
 800b640:	0031      	movs	r1, r6
 800b642:	0038      	movs	r0, r7
 800b644:	f7fd fc82 	bl	8008f4c <_free_r>
 800b648:	e7da      	b.n	800b600 <_realloc_r+0x14>

0800b64a <__ascii_wctomb>:
 800b64a:	0003      	movs	r3, r0
 800b64c:	1e08      	subs	r0, r1, #0
 800b64e:	d005      	beq.n	800b65c <__ascii_wctomb+0x12>
 800b650:	2aff      	cmp	r2, #255	; 0xff
 800b652:	d904      	bls.n	800b65e <__ascii_wctomb+0x14>
 800b654:	228a      	movs	r2, #138	; 0x8a
 800b656:	2001      	movs	r0, #1
 800b658:	601a      	str	r2, [r3, #0]
 800b65a:	4240      	negs	r0, r0
 800b65c:	4770      	bx	lr
 800b65e:	2001      	movs	r0, #1
 800b660:	700a      	strb	r2, [r1, #0]
 800b662:	e7fb      	b.n	800b65c <__ascii_wctomb+0x12>

0800b664 <fiprintf>:
 800b664:	b40e      	push	{r1, r2, r3}
 800b666:	b517      	push	{r0, r1, r2, r4, lr}
 800b668:	4c05      	ldr	r4, [pc, #20]	; (800b680 <fiprintf+0x1c>)
 800b66a:	ab05      	add	r3, sp, #20
 800b66c:	cb04      	ldmia	r3!, {r2}
 800b66e:	0001      	movs	r1, r0
 800b670:	6820      	ldr	r0, [r4, #0]
 800b672:	9301      	str	r3, [sp, #4]
 800b674:	f000 f83c 	bl	800b6f0 <_vfiprintf_r>
 800b678:	bc1e      	pop	{r1, r2, r3, r4}
 800b67a:	bc08      	pop	{r3}
 800b67c:	b003      	add	sp, #12
 800b67e:	4718      	bx	r3
 800b680:	20000064 	.word	0x20000064

0800b684 <abort>:
 800b684:	2006      	movs	r0, #6
 800b686:	b510      	push	{r4, lr}
 800b688:	f000 f978 	bl	800b97c <raise>
 800b68c:	2001      	movs	r0, #1
 800b68e:	f7f7 ffab 	bl	80035e8 <_exit>

0800b692 <_malloc_usable_size_r>:
 800b692:	1f0b      	subs	r3, r1, #4
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	1f18      	subs	r0, r3, #4
 800b698:	2b00      	cmp	r3, #0
 800b69a:	da01      	bge.n	800b6a0 <_malloc_usable_size_r+0xe>
 800b69c:	580b      	ldr	r3, [r1, r0]
 800b69e:	18c0      	adds	r0, r0, r3
 800b6a0:	4770      	bx	lr

0800b6a2 <__sfputc_r>:
 800b6a2:	6893      	ldr	r3, [r2, #8]
 800b6a4:	b510      	push	{r4, lr}
 800b6a6:	3b01      	subs	r3, #1
 800b6a8:	6093      	str	r3, [r2, #8]
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	da04      	bge.n	800b6b8 <__sfputc_r+0x16>
 800b6ae:	6994      	ldr	r4, [r2, #24]
 800b6b0:	42a3      	cmp	r3, r4
 800b6b2:	db07      	blt.n	800b6c4 <__sfputc_r+0x22>
 800b6b4:	290a      	cmp	r1, #10
 800b6b6:	d005      	beq.n	800b6c4 <__sfputc_r+0x22>
 800b6b8:	6813      	ldr	r3, [r2, #0]
 800b6ba:	1c58      	adds	r0, r3, #1
 800b6bc:	6010      	str	r0, [r2, #0]
 800b6be:	7019      	strb	r1, [r3, #0]
 800b6c0:	0008      	movs	r0, r1
 800b6c2:	bd10      	pop	{r4, pc}
 800b6c4:	f7fc fc68 	bl	8007f98 <__swbuf_r>
 800b6c8:	0001      	movs	r1, r0
 800b6ca:	e7f9      	b.n	800b6c0 <__sfputc_r+0x1e>

0800b6cc <__sfputs_r>:
 800b6cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6ce:	0006      	movs	r6, r0
 800b6d0:	000f      	movs	r7, r1
 800b6d2:	0014      	movs	r4, r2
 800b6d4:	18d5      	adds	r5, r2, r3
 800b6d6:	42ac      	cmp	r4, r5
 800b6d8:	d101      	bne.n	800b6de <__sfputs_r+0x12>
 800b6da:	2000      	movs	r0, #0
 800b6dc:	e007      	b.n	800b6ee <__sfputs_r+0x22>
 800b6de:	7821      	ldrb	r1, [r4, #0]
 800b6e0:	003a      	movs	r2, r7
 800b6e2:	0030      	movs	r0, r6
 800b6e4:	f7ff ffdd 	bl	800b6a2 <__sfputc_r>
 800b6e8:	3401      	adds	r4, #1
 800b6ea:	1c43      	adds	r3, r0, #1
 800b6ec:	d1f3      	bne.n	800b6d6 <__sfputs_r+0xa>
 800b6ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b6f0 <_vfiprintf_r>:
 800b6f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b6f2:	b0a1      	sub	sp, #132	; 0x84
 800b6f4:	000f      	movs	r7, r1
 800b6f6:	0015      	movs	r5, r2
 800b6f8:	001e      	movs	r6, r3
 800b6fa:	9003      	str	r0, [sp, #12]
 800b6fc:	2800      	cmp	r0, #0
 800b6fe:	d004      	beq.n	800b70a <_vfiprintf_r+0x1a>
 800b700:	6a03      	ldr	r3, [r0, #32]
 800b702:	2b00      	cmp	r3, #0
 800b704:	d101      	bne.n	800b70a <_vfiprintf_r+0x1a>
 800b706:	f7fc fb3d 	bl	8007d84 <__sinit>
 800b70a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b70c:	07db      	lsls	r3, r3, #31
 800b70e:	d405      	bmi.n	800b71c <_vfiprintf_r+0x2c>
 800b710:	89bb      	ldrh	r3, [r7, #12]
 800b712:	059b      	lsls	r3, r3, #22
 800b714:	d402      	bmi.n	800b71c <_vfiprintf_r+0x2c>
 800b716:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b718:	f7fc fd69 	bl	80081ee <__retarget_lock_acquire_recursive>
 800b71c:	89bb      	ldrh	r3, [r7, #12]
 800b71e:	071b      	lsls	r3, r3, #28
 800b720:	d502      	bpl.n	800b728 <_vfiprintf_r+0x38>
 800b722:	693b      	ldr	r3, [r7, #16]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d113      	bne.n	800b750 <_vfiprintf_r+0x60>
 800b728:	0039      	movs	r1, r7
 800b72a:	9803      	ldr	r0, [sp, #12]
 800b72c:	f7fc fc76 	bl	800801c <__swsetup_r>
 800b730:	2800      	cmp	r0, #0
 800b732:	d00d      	beq.n	800b750 <_vfiprintf_r+0x60>
 800b734:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b736:	07db      	lsls	r3, r3, #31
 800b738:	d503      	bpl.n	800b742 <_vfiprintf_r+0x52>
 800b73a:	2001      	movs	r0, #1
 800b73c:	4240      	negs	r0, r0
 800b73e:	b021      	add	sp, #132	; 0x84
 800b740:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b742:	89bb      	ldrh	r3, [r7, #12]
 800b744:	059b      	lsls	r3, r3, #22
 800b746:	d4f8      	bmi.n	800b73a <_vfiprintf_r+0x4a>
 800b748:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b74a:	f7fc fd51 	bl	80081f0 <__retarget_lock_release_recursive>
 800b74e:	e7f4      	b.n	800b73a <_vfiprintf_r+0x4a>
 800b750:	2300      	movs	r3, #0
 800b752:	ac08      	add	r4, sp, #32
 800b754:	6163      	str	r3, [r4, #20]
 800b756:	3320      	adds	r3, #32
 800b758:	7663      	strb	r3, [r4, #25]
 800b75a:	3310      	adds	r3, #16
 800b75c:	76a3      	strb	r3, [r4, #26]
 800b75e:	9607      	str	r6, [sp, #28]
 800b760:	002e      	movs	r6, r5
 800b762:	7833      	ldrb	r3, [r6, #0]
 800b764:	2b00      	cmp	r3, #0
 800b766:	d001      	beq.n	800b76c <_vfiprintf_r+0x7c>
 800b768:	2b25      	cmp	r3, #37	; 0x25
 800b76a:	d148      	bne.n	800b7fe <_vfiprintf_r+0x10e>
 800b76c:	1b73      	subs	r3, r6, r5
 800b76e:	9305      	str	r3, [sp, #20]
 800b770:	42ae      	cmp	r6, r5
 800b772:	d00b      	beq.n	800b78c <_vfiprintf_r+0x9c>
 800b774:	002a      	movs	r2, r5
 800b776:	0039      	movs	r1, r7
 800b778:	9803      	ldr	r0, [sp, #12]
 800b77a:	f7ff ffa7 	bl	800b6cc <__sfputs_r>
 800b77e:	3001      	adds	r0, #1
 800b780:	d100      	bne.n	800b784 <_vfiprintf_r+0x94>
 800b782:	e0af      	b.n	800b8e4 <_vfiprintf_r+0x1f4>
 800b784:	6963      	ldr	r3, [r4, #20]
 800b786:	9a05      	ldr	r2, [sp, #20]
 800b788:	189b      	adds	r3, r3, r2
 800b78a:	6163      	str	r3, [r4, #20]
 800b78c:	7833      	ldrb	r3, [r6, #0]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d100      	bne.n	800b794 <_vfiprintf_r+0xa4>
 800b792:	e0a7      	b.n	800b8e4 <_vfiprintf_r+0x1f4>
 800b794:	2201      	movs	r2, #1
 800b796:	2300      	movs	r3, #0
 800b798:	4252      	negs	r2, r2
 800b79a:	6062      	str	r2, [r4, #4]
 800b79c:	a904      	add	r1, sp, #16
 800b79e:	3254      	adds	r2, #84	; 0x54
 800b7a0:	1852      	adds	r2, r2, r1
 800b7a2:	1c75      	adds	r5, r6, #1
 800b7a4:	6023      	str	r3, [r4, #0]
 800b7a6:	60e3      	str	r3, [r4, #12]
 800b7a8:	60a3      	str	r3, [r4, #8]
 800b7aa:	7013      	strb	r3, [r2, #0]
 800b7ac:	65a3      	str	r3, [r4, #88]	; 0x58
 800b7ae:	4b59      	ldr	r3, [pc, #356]	; (800b914 <_vfiprintf_r+0x224>)
 800b7b0:	2205      	movs	r2, #5
 800b7b2:	0018      	movs	r0, r3
 800b7b4:	7829      	ldrb	r1, [r5, #0]
 800b7b6:	9305      	str	r3, [sp, #20]
 800b7b8:	f7fc fd1b 	bl	80081f2 <memchr>
 800b7bc:	1c6e      	adds	r6, r5, #1
 800b7be:	2800      	cmp	r0, #0
 800b7c0:	d11f      	bne.n	800b802 <_vfiprintf_r+0x112>
 800b7c2:	6822      	ldr	r2, [r4, #0]
 800b7c4:	06d3      	lsls	r3, r2, #27
 800b7c6:	d504      	bpl.n	800b7d2 <_vfiprintf_r+0xe2>
 800b7c8:	2353      	movs	r3, #83	; 0x53
 800b7ca:	a904      	add	r1, sp, #16
 800b7cc:	185b      	adds	r3, r3, r1
 800b7ce:	2120      	movs	r1, #32
 800b7d0:	7019      	strb	r1, [r3, #0]
 800b7d2:	0713      	lsls	r3, r2, #28
 800b7d4:	d504      	bpl.n	800b7e0 <_vfiprintf_r+0xf0>
 800b7d6:	2353      	movs	r3, #83	; 0x53
 800b7d8:	a904      	add	r1, sp, #16
 800b7da:	185b      	adds	r3, r3, r1
 800b7dc:	212b      	movs	r1, #43	; 0x2b
 800b7de:	7019      	strb	r1, [r3, #0]
 800b7e0:	782b      	ldrb	r3, [r5, #0]
 800b7e2:	2b2a      	cmp	r3, #42	; 0x2a
 800b7e4:	d016      	beq.n	800b814 <_vfiprintf_r+0x124>
 800b7e6:	002e      	movs	r6, r5
 800b7e8:	2100      	movs	r1, #0
 800b7ea:	200a      	movs	r0, #10
 800b7ec:	68e3      	ldr	r3, [r4, #12]
 800b7ee:	7832      	ldrb	r2, [r6, #0]
 800b7f0:	1c75      	adds	r5, r6, #1
 800b7f2:	3a30      	subs	r2, #48	; 0x30
 800b7f4:	2a09      	cmp	r2, #9
 800b7f6:	d94e      	bls.n	800b896 <_vfiprintf_r+0x1a6>
 800b7f8:	2900      	cmp	r1, #0
 800b7fa:	d111      	bne.n	800b820 <_vfiprintf_r+0x130>
 800b7fc:	e017      	b.n	800b82e <_vfiprintf_r+0x13e>
 800b7fe:	3601      	adds	r6, #1
 800b800:	e7af      	b.n	800b762 <_vfiprintf_r+0x72>
 800b802:	9b05      	ldr	r3, [sp, #20]
 800b804:	6822      	ldr	r2, [r4, #0]
 800b806:	1ac0      	subs	r0, r0, r3
 800b808:	2301      	movs	r3, #1
 800b80a:	4083      	lsls	r3, r0
 800b80c:	4313      	orrs	r3, r2
 800b80e:	0035      	movs	r5, r6
 800b810:	6023      	str	r3, [r4, #0]
 800b812:	e7cc      	b.n	800b7ae <_vfiprintf_r+0xbe>
 800b814:	9b07      	ldr	r3, [sp, #28]
 800b816:	1d19      	adds	r1, r3, #4
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	9107      	str	r1, [sp, #28]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	db01      	blt.n	800b824 <_vfiprintf_r+0x134>
 800b820:	930b      	str	r3, [sp, #44]	; 0x2c
 800b822:	e004      	b.n	800b82e <_vfiprintf_r+0x13e>
 800b824:	425b      	negs	r3, r3
 800b826:	60e3      	str	r3, [r4, #12]
 800b828:	2302      	movs	r3, #2
 800b82a:	4313      	orrs	r3, r2
 800b82c:	6023      	str	r3, [r4, #0]
 800b82e:	7833      	ldrb	r3, [r6, #0]
 800b830:	2b2e      	cmp	r3, #46	; 0x2e
 800b832:	d10a      	bne.n	800b84a <_vfiprintf_r+0x15a>
 800b834:	7873      	ldrb	r3, [r6, #1]
 800b836:	2b2a      	cmp	r3, #42	; 0x2a
 800b838:	d135      	bne.n	800b8a6 <_vfiprintf_r+0x1b6>
 800b83a:	9b07      	ldr	r3, [sp, #28]
 800b83c:	3602      	adds	r6, #2
 800b83e:	1d1a      	adds	r2, r3, #4
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	9207      	str	r2, [sp, #28]
 800b844:	2b00      	cmp	r3, #0
 800b846:	db2b      	blt.n	800b8a0 <_vfiprintf_r+0x1b0>
 800b848:	9309      	str	r3, [sp, #36]	; 0x24
 800b84a:	4d33      	ldr	r5, [pc, #204]	; (800b918 <_vfiprintf_r+0x228>)
 800b84c:	2203      	movs	r2, #3
 800b84e:	0028      	movs	r0, r5
 800b850:	7831      	ldrb	r1, [r6, #0]
 800b852:	f7fc fcce 	bl	80081f2 <memchr>
 800b856:	2800      	cmp	r0, #0
 800b858:	d006      	beq.n	800b868 <_vfiprintf_r+0x178>
 800b85a:	2340      	movs	r3, #64	; 0x40
 800b85c:	1b40      	subs	r0, r0, r5
 800b85e:	4083      	lsls	r3, r0
 800b860:	6822      	ldr	r2, [r4, #0]
 800b862:	3601      	adds	r6, #1
 800b864:	4313      	orrs	r3, r2
 800b866:	6023      	str	r3, [r4, #0]
 800b868:	7831      	ldrb	r1, [r6, #0]
 800b86a:	2206      	movs	r2, #6
 800b86c:	482b      	ldr	r0, [pc, #172]	; (800b91c <_vfiprintf_r+0x22c>)
 800b86e:	1c75      	adds	r5, r6, #1
 800b870:	7621      	strb	r1, [r4, #24]
 800b872:	f7fc fcbe 	bl	80081f2 <memchr>
 800b876:	2800      	cmp	r0, #0
 800b878:	d043      	beq.n	800b902 <_vfiprintf_r+0x212>
 800b87a:	4b29      	ldr	r3, [pc, #164]	; (800b920 <_vfiprintf_r+0x230>)
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d125      	bne.n	800b8cc <_vfiprintf_r+0x1dc>
 800b880:	2207      	movs	r2, #7
 800b882:	9b07      	ldr	r3, [sp, #28]
 800b884:	3307      	adds	r3, #7
 800b886:	4393      	bics	r3, r2
 800b888:	3308      	adds	r3, #8
 800b88a:	9307      	str	r3, [sp, #28]
 800b88c:	6963      	ldr	r3, [r4, #20]
 800b88e:	9a04      	ldr	r2, [sp, #16]
 800b890:	189b      	adds	r3, r3, r2
 800b892:	6163      	str	r3, [r4, #20]
 800b894:	e764      	b.n	800b760 <_vfiprintf_r+0x70>
 800b896:	4343      	muls	r3, r0
 800b898:	002e      	movs	r6, r5
 800b89a:	2101      	movs	r1, #1
 800b89c:	189b      	adds	r3, r3, r2
 800b89e:	e7a6      	b.n	800b7ee <_vfiprintf_r+0xfe>
 800b8a0:	2301      	movs	r3, #1
 800b8a2:	425b      	negs	r3, r3
 800b8a4:	e7d0      	b.n	800b848 <_vfiprintf_r+0x158>
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	200a      	movs	r0, #10
 800b8aa:	001a      	movs	r2, r3
 800b8ac:	3601      	adds	r6, #1
 800b8ae:	6063      	str	r3, [r4, #4]
 800b8b0:	7831      	ldrb	r1, [r6, #0]
 800b8b2:	1c75      	adds	r5, r6, #1
 800b8b4:	3930      	subs	r1, #48	; 0x30
 800b8b6:	2909      	cmp	r1, #9
 800b8b8:	d903      	bls.n	800b8c2 <_vfiprintf_r+0x1d2>
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d0c5      	beq.n	800b84a <_vfiprintf_r+0x15a>
 800b8be:	9209      	str	r2, [sp, #36]	; 0x24
 800b8c0:	e7c3      	b.n	800b84a <_vfiprintf_r+0x15a>
 800b8c2:	4342      	muls	r2, r0
 800b8c4:	002e      	movs	r6, r5
 800b8c6:	2301      	movs	r3, #1
 800b8c8:	1852      	adds	r2, r2, r1
 800b8ca:	e7f1      	b.n	800b8b0 <_vfiprintf_r+0x1c0>
 800b8cc:	aa07      	add	r2, sp, #28
 800b8ce:	9200      	str	r2, [sp, #0]
 800b8d0:	0021      	movs	r1, r4
 800b8d2:	003a      	movs	r2, r7
 800b8d4:	4b13      	ldr	r3, [pc, #76]	; (800b924 <_vfiprintf_r+0x234>)
 800b8d6:	9803      	ldr	r0, [sp, #12]
 800b8d8:	f7fb fbe6 	bl	80070a8 <_printf_float>
 800b8dc:	9004      	str	r0, [sp, #16]
 800b8de:	9b04      	ldr	r3, [sp, #16]
 800b8e0:	3301      	adds	r3, #1
 800b8e2:	d1d3      	bne.n	800b88c <_vfiprintf_r+0x19c>
 800b8e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b8e6:	07db      	lsls	r3, r3, #31
 800b8e8:	d405      	bmi.n	800b8f6 <_vfiprintf_r+0x206>
 800b8ea:	89bb      	ldrh	r3, [r7, #12]
 800b8ec:	059b      	lsls	r3, r3, #22
 800b8ee:	d402      	bmi.n	800b8f6 <_vfiprintf_r+0x206>
 800b8f0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b8f2:	f7fc fc7d 	bl	80081f0 <__retarget_lock_release_recursive>
 800b8f6:	89bb      	ldrh	r3, [r7, #12]
 800b8f8:	065b      	lsls	r3, r3, #25
 800b8fa:	d500      	bpl.n	800b8fe <_vfiprintf_r+0x20e>
 800b8fc:	e71d      	b.n	800b73a <_vfiprintf_r+0x4a>
 800b8fe:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b900:	e71d      	b.n	800b73e <_vfiprintf_r+0x4e>
 800b902:	aa07      	add	r2, sp, #28
 800b904:	9200      	str	r2, [sp, #0]
 800b906:	0021      	movs	r1, r4
 800b908:	003a      	movs	r2, r7
 800b90a:	4b06      	ldr	r3, [pc, #24]	; (800b924 <_vfiprintf_r+0x234>)
 800b90c:	9803      	ldr	r0, [sp, #12]
 800b90e:	f7fb fe91 	bl	8007634 <_printf_i>
 800b912:	e7e3      	b.n	800b8dc <_vfiprintf_r+0x1ec>
 800b914:	0800c191 	.word	0x0800c191
 800b918:	0800c197 	.word	0x0800c197
 800b91c:	0800c19b 	.word	0x0800c19b
 800b920:	080070a9 	.word	0x080070a9
 800b924:	0800b6cd 	.word	0x0800b6cd

0800b928 <_raise_r>:
 800b928:	b570      	push	{r4, r5, r6, lr}
 800b92a:	0004      	movs	r4, r0
 800b92c:	000d      	movs	r5, r1
 800b92e:	291f      	cmp	r1, #31
 800b930:	d904      	bls.n	800b93c <_raise_r+0x14>
 800b932:	2316      	movs	r3, #22
 800b934:	6003      	str	r3, [r0, #0]
 800b936:	2001      	movs	r0, #1
 800b938:	4240      	negs	r0, r0
 800b93a:	bd70      	pop	{r4, r5, r6, pc}
 800b93c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d004      	beq.n	800b94c <_raise_r+0x24>
 800b942:	008a      	lsls	r2, r1, #2
 800b944:	189b      	adds	r3, r3, r2
 800b946:	681a      	ldr	r2, [r3, #0]
 800b948:	2a00      	cmp	r2, #0
 800b94a:	d108      	bne.n	800b95e <_raise_r+0x36>
 800b94c:	0020      	movs	r0, r4
 800b94e:	f000 f831 	bl	800b9b4 <_getpid_r>
 800b952:	002a      	movs	r2, r5
 800b954:	0001      	movs	r1, r0
 800b956:	0020      	movs	r0, r4
 800b958:	f000 f81a 	bl	800b990 <_kill_r>
 800b95c:	e7ed      	b.n	800b93a <_raise_r+0x12>
 800b95e:	2000      	movs	r0, #0
 800b960:	2a01      	cmp	r2, #1
 800b962:	d0ea      	beq.n	800b93a <_raise_r+0x12>
 800b964:	1c51      	adds	r1, r2, #1
 800b966:	d103      	bne.n	800b970 <_raise_r+0x48>
 800b968:	2316      	movs	r3, #22
 800b96a:	3001      	adds	r0, #1
 800b96c:	6023      	str	r3, [r4, #0]
 800b96e:	e7e4      	b.n	800b93a <_raise_r+0x12>
 800b970:	2400      	movs	r4, #0
 800b972:	0028      	movs	r0, r5
 800b974:	601c      	str	r4, [r3, #0]
 800b976:	4790      	blx	r2
 800b978:	0020      	movs	r0, r4
 800b97a:	e7de      	b.n	800b93a <_raise_r+0x12>

0800b97c <raise>:
 800b97c:	b510      	push	{r4, lr}
 800b97e:	4b03      	ldr	r3, [pc, #12]	; (800b98c <raise+0x10>)
 800b980:	0001      	movs	r1, r0
 800b982:	6818      	ldr	r0, [r3, #0]
 800b984:	f7ff ffd0 	bl	800b928 <_raise_r>
 800b988:	bd10      	pop	{r4, pc}
 800b98a:	46c0      	nop			; (mov r8, r8)
 800b98c:	20000064 	.word	0x20000064

0800b990 <_kill_r>:
 800b990:	2300      	movs	r3, #0
 800b992:	b570      	push	{r4, r5, r6, lr}
 800b994:	4d06      	ldr	r5, [pc, #24]	; (800b9b0 <_kill_r+0x20>)
 800b996:	0004      	movs	r4, r0
 800b998:	0008      	movs	r0, r1
 800b99a:	0011      	movs	r1, r2
 800b99c:	602b      	str	r3, [r5, #0]
 800b99e:	f7f7 fe13 	bl	80035c8 <_kill>
 800b9a2:	1c43      	adds	r3, r0, #1
 800b9a4:	d103      	bne.n	800b9ae <_kill_r+0x1e>
 800b9a6:	682b      	ldr	r3, [r5, #0]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d000      	beq.n	800b9ae <_kill_r+0x1e>
 800b9ac:	6023      	str	r3, [r4, #0]
 800b9ae:	bd70      	pop	{r4, r5, r6, pc}
 800b9b0:	20000528 	.word	0x20000528

0800b9b4 <_getpid_r>:
 800b9b4:	b510      	push	{r4, lr}
 800b9b6:	f7f7 fe01 	bl	80035bc <_getpid>
 800b9ba:	bd10      	pop	{r4, pc}

0800b9bc <_init>:
 800b9bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9be:	46c0      	nop			; (mov r8, r8)
 800b9c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9c2:	bc08      	pop	{r3}
 800b9c4:	469e      	mov	lr, r3
 800b9c6:	4770      	bx	lr

0800b9c8 <_fini>:
 800b9c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9ca:	46c0      	nop			; (mov r8, r8)
 800b9cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9ce:	bc08      	pop	{r3}
 800b9d0:	469e      	mov	lr, r3
 800b9d2:	4770      	bx	lr
