

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Oct 30 11:40:54 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        FIR_AXI4_new
* Solution:       Solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  606|  606|  606|  606|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- STREAM_LOOP  |  604|  604|         6|          1|          1|   600|    yes   |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|     30|      0|    706|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|      -|    416|    680|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    402|
|Register         |        0|      -|   1850|    224|
+-----------------+---------+-------+-------+-------+
|Total            |        0|     30|   2266|   2012|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|     37|      6|     11|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------+------------------+---------+-------+-----+-----+
    |      Instance      |      Module      | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------+------------------+---------+-------+-----+-----+
    |fir_bundle_s_axi_U  |fir_bundle_s_axi  |        0|      0|  416|  680|
    +--------------------+------------------+---------+-------+-----+-----+
    |Total               |                  |        0|      0|  416|  680|
    +--------------------+------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |p_1_1_fu_289_p2                       |     *    |      3|  0|  20|          32|          32|
    |p_1_2_fu_304_p2                       |     *    |      3|  0|  20|          32|          32|
    |p_1_3_fu_319_p2                       |     *    |      3|  0|  20|          32|          32|
    |p_1_4_fu_334_p2                       |     *    |      3|  0|  20|          32|          32|
    |p_1_5_fu_349_p2                       |     *    |      3|  0|  20|          32|          32|
    |p_1_6_fu_364_p2                       |     *    |      3|  0|  20|          32|          32|
    |p_1_7_fu_379_p2                       |     *    |      3|  0|  20|          32|          32|
    |p_1_8_fu_394_p2                       |     *    |      3|  0|  20|          32|          32|
    |p_1_fu_274_p2                         |     *    |      3|  0|  20|          32|          32|
    |p_2_fu_404_p2                         |     *    |      3|  0|  20|          32|          32|
    |acc_V_fu_444_p2                       |     +    |      0|  0|  32|          32|          32|
    |j_1_fu_236_p2                         |     +    |      0|  0|  14|          10|           1|
    |tmp1_fu_440_p2                        |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_408_p2                        |     +    |      0|  0|  39|          32|          32|
    |tmp3_fu_416_p2                        |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_412_p2                        |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_434_p2                        |     +    |      0|  0|  32|          32|          32|
    |tmp6_fu_421_p2                        |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_429_p2                        |     +    |      0|  0|  32|          32|          32|
    |tmp8_fu_425_p2                        |     +    |      0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_io                    |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_230_p2                    |   icmp   |      0|  0|  13|          10|          10|
    |stream_in_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state8                       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1               |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |     30|  0| 706|         693|         670|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5         |   9|          2|    1|          2|
    |j_reg_219                       |   9|          2|   10|         20|
    |stream_in_TDATA_blk_n           |   9|          2|    1|          2|
    |stream_in_V_data_V_0_data_out   |   9|          2|   32|         64|
    |stream_in_V_data_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_dest_V_0_data_out   |   9|          2|    6|         12|
    |stream_in_V_dest_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_id_V_0_data_out     |   9|          2|    5|         10|
    |stream_in_V_id_V_0_state        |  15|          3|    2|          6|
    |stream_in_V_keep_V_0_data_out   |   9|          2|    4|          8|
    |stream_in_V_keep_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_last_V_0_data_out   |   9|          2|    1|          2|
    |stream_in_V_last_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_strb_V_0_data_out   |   9|          2|    4|          8|
    |stream_in_V_strb_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_user_V_0_data_out   |   9|          2|    2|          4|
    |stream_in_V_user_V_0_state      |  15|          3|    2|          6|
    |stream_out_TDATA_blk_n          |   9|          2|    1|          2|
    |stream_out_V_data_V_1_data_out  |   9|          2|   32|         64|
    |stream_out_V_data_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_dest_V_1_data_out  |   9|          2|    6|         12|
    |stream_out_V_dest_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_id_V_1_data_out    |   9|          2|    5|         10|
    |stream_out_V_id_V_1_state       |  15|          3|    2|          6|
    |stream_out_V_keep_V_1_data_out  |   9|          2|    4|          8|
    |stream_out_V_keep_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_last_V_1_data_out  |   9|          2|    1|          2|
    |stream_out_V_last_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_strb_V_1_data_out  |   9|          2|    4|          8|
    |stream_out_V_strb_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_user_V_1_data_out  |   9|          2|    2|          4|
    |stream_out_V_user_V_1_state     |  15|          3|    2|          6|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 402|         84|  151|        332|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |coeff_0_V_read_reg_540            |  32|   0|   32|          0|
    |coeff_1_V_read_reg_535            |  32|   0|   32|          0|
    |coeff_2_V_read_reg_530            |  32|   0|   32|          0|
    |coeff_3_V_read_reg_525            |  32|   0|   32|          0|
    |coeff_4_V_read_reg_520            |  32|   0|   32|          0|
    |coeff_5_V_read_reg_515            |  32|   0|   32|          0|
    |coeff_6_V_read_reg_510            |  32|   0|   32|          0|
    |coeff_7_V_read_reg_505            |  32|   0|   32|          0|
    |coeff_8_V_read_reg_500            |  32|   0|   32|          0|
    |coeff_9_V_read_reg_495            |  32|   0|   32|          0|
    |data_in_V_0                       |  32|   0|   32|          0|
    |data_in_V_1                       |  32|   0|   32|          0|
    |data_in_V_2                       |  32|   0|   32|          0|
    |data_in_V_3                       |  32|   0|   32|          0|
    |data_in_V_4                       |  32|   0|   32|          0|
    |data_in_V_5                       |  32|   0|   32|          0|
    |data_in_V_6                       |  32|   0|   32|          0|
    |data_in_V_7                       |  32|   0|   32|          0|
    |data_in_V_8                       |  32|   0|   32|          0|
    |exitcond_reg_450                  |   1|   0|    1|          0|
    |j_reg_219                         |  10|   0|   10|          0|
    |p_1_1_reg_550                     |  32|   0|   32|          0|
    |p_1_2_reg_555                     |  32|   0|   32|          0|
    |p_1_3_reg_560                     |  32|   0|   32|          0|
    |p_1_4_reg_565                     |  32|   0|   32|          0|
    |p_1_5_reg_570                     |  32|   0|   32|          0|
    |p_1_6_reg_575                     |  32|   0|   32|          0|
    |p_1_7_reg_580                     |  32|   0|   32|          0|
    |p_1_8_reg_585                     |  32|   0|   32|          0|
    |p_1_reg_545                       |  32|   0|   32|          0|
    |p_2_reg_590                       |  32|   0|   32|          0|
    |stream_in_V_data_V_0_payload_A    |  32|   0|   32|          0|
    |stream_in_V_data_V_0_payload_B    |  32|   0|   32|          0|
    |stream_in_V_data_V_0_sel_rd       |   1|   0|    1|          0|
    |stream_in_V_data_V_0_sel_wr       |   1|   0|    1|          0|
    |stream_in_V_data_V_0_state        |   2|   0|    2|          0|
    |stream_in_V_dest_V_0_payload_A    |   6|   0|    6|          0|
    |stream_in_V_dest_V_0_payload_B    |   6|   0|    6|          0|
    |stream_in_V_dest_V_0_sel_rd       |   1|   0|    1|          0|
    |stream_in_V_dest_V_0_sel_wr       |   1|   0|    1|          0|
    |stream_in_V_dest_V_0_state        |   2|   0|    2|          0|
    |stream_in_V_id_V_0_payload_A      |   5|   0|    5|          0|
    |stream_in_V_id_V_0_payload_B      |   5|   0|    5|          0|
    |stream_in_V_id_V_0_sel_rd         |   1|   0|    1|          0|
    |stream_in_V_id_V_0_sel_wr         |   1|   0|    1|          0|
    |stream_in_V_id_V_0_state          |   2|   0|    2|          0|
    |stream_in_V_keep_V_0_payload_A    |   4|   0|    4|          0|
    |stream_in_V_keep_V_0_payload_B    |   4|   0|    4|          0|
    |stream_in_V_keep_V_0_sel_rd       |   1|   0|    1|          0|
    |stream_in_V_keep_V_0_sel_wr       |   1|   0|    1|          0|
    |stream_in_V_keep_V_0_state        |   2|   0|    2|          0|
    |stream_in_V_last_V_0_payload_A    |   1|   0|    1|          0|
    |stream_in_V_last_V_0_payload_B    |   1|   0|    1|          0|
    |stream_in_V_last_V_0_sel_rd       |   1|   0|    1|          0|
    |stream_in_V_last_V_0_sel_wr       |   1|   0|    1|          0|
    |stream_in_V_last_V_0_state        |   2|   0|    2|          0|
    |stream_in_V_strb_V_0_payload_A    |   4|   0|    4|          0|
    |stream_in_V_strb_V_0_payload_B    |   4|   0|    4|          0|
    |stream_in_V_strb_V_0_sel_rd       |   1|   0|    1|          0|
    |stream_in_V_strb_V_0_sel_wr       |   1|   0|    1|          0|
    |stream_in_V_strb_V_0_state        |   2|   0|    2|          0|
    |stream_in_V_user_V_0_payload_A    |   2|   0|    2|          0|
    |stream_in_V_user_V_0_payload_B    |   2|   0|    2|          0|
    |stream_in_V_user_V_0_sel_rd       |   1|   0|    1|          0|
    |stream_in_V_user_V_0_sel_wr       |   1|   0|    1|          0|
    |stream_in_V_user_V_0_state        |   2|   0|    2|          0|
    |stream_out_V_data_V_1_payload_A   |  32|   0|   32|          0|
    |stream_out_V_data_V_1_payload_B   |  32|   0|   32|          0|
    |stream_out_V_data_V_1_sel_rd      |   1|   0|    1|          0|
    |stream_out_V_data_V_1_sel_wr      |   1|   0|    1|          0|
    |stream_out_V_data_V_1_state       |   2|   0|    2|          0|
    |stream_out_V_dest_V_1_payload_A   |   6|   0|    6|          0|
    |stream_out_V_dest_V_1_payload_B   |   6|   0|    6|          0|
    |stream_out_V_dest_V_1_sel_rd      |   1|   0|    1|          0|
    |stream_out_V_dest_V_1_sel_wr      |   1|   0|    1|          0|
    |stream_out_V_dest_V_1_state       |   2|   0|    2|          0|
    |stream_out_V_id_V_1_payload_A     |   5|   0|    5|          0|
    |stream_out_V_id_V_1_payload_B     |   5|   0|    5|          0|
    |stream_out_V_id_V_1_sel_rd        |   1|   0|    1|          0|
    |stream_out_V_id_V_1_sel_wr        |   1|   0|    1|          0|
    |stream_out_V_id_V_1_state         |   2|   0|    2|          0|
    |stream_out_V_keep_V_1_payload_A   |   4|   0|    4|          0|
    |stream_out_V_keep_V_1_payload_B   |   4|   0|    4|          0|
    |stream_out_V_keep_V_1_sel_rd      |   1|   0|    1|          0|
    |stream_out_V_keep_V_1_sel_wr      |   1|   0|    1|          0|
    |stream_out_V_keep_V_1_state       |   2|   0|    2|          0|
    |stream_out_V_last_V_1_payload_A   |   1|   0|    1|          0|
    |stream_out_V_last_V_1_payload_B   |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_rd      |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_wr      |   1|   0|    1|          0|
    |stream_out_V_last_V_1_state       |   2|   0|    2|          0|
    |stream_out_V_strb_V_1_payload_A   |   4|   0|    4|          0|
    |stream_out_V_strb_V_1_payload_B   |   4|   0|    4|          0|
    |stream_out_V_strb_V_1_sel_rd      |   1|   0|    1|          0|
    |stream_out_V_strb_V_1_sel_wr      |   1|   0|    1|          0|
    |stream_out_V_strb_V_1_state       |   2|   0|    2|          0|
    |stream_out_V_user_V_1_payload_A   |   2|   0|    2|          0|
    |stream_out_V_user_V_1_payload_B   |   2|   0|    2|          0|
    |stream_out_V_user_V_1_sel_rd      |   1|   0|    1|          0|
    |stream_out_V_user_V_1_sel_wr      |   1|   0|    1|          0|
    |stream_out_V_user_V_1_state       |   2|   0|    2|          0|
    |tmp2_reg_595                      |  32|   0|   32|          0|
    |tmp3_reg_600                      |  32|   0|   32|          0|
    |tmp5_reg_605                      |  32|   0|   32|          0|
    |tmp_data_V_reg_459                |  32|   0|   32|          0|
    |tmp_data_V_reg_459_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_dest_V_reg_490                |   6|   0|    6|          0|
    |tmp_id_V_reg_485                  |   5|   0|    5|          0|
    |tmp_keep_V_reg_465                |   4|   0|    4|          0|
    |tmp_last_V_reg_480                |   1|   0|    1|          0|
    |tmp_strb_V_reg_470                |   4|   0|    4|          0|
    |tmp_user_V_reg_475                |   2|   0|    2|          0|
    |exitcond_reg_450                  |  64|  32|    1|          0|
    |tmp_dest_V_reg_490                |  64|  32|    6|          0|
    |tmp_id_V_reg_485                  |  64|  32|    5|          0|
    |tmp_keep_V_reg_465                |  64|  32|    4|          0|
    |tmp_last_V_reg_480                |  64|  32|    1|          0|
    |tmp_strb_V_reg_470                |  64|  32|    4|          0|
    |tmp_user_V_reg_475                |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1850| 224| 1425|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------+-----+-----+------------+---------------------+--------------+
|s_axi_bundle_AWVALID  |  in |    1|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_AWREADY  | out |    1|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_AWADDR   |  in |    7|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_WVALID   |  in |    1|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_WREADY   | out |    1|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_WDATA    |  in |   32|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_WSTRB    |  in |    4|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_ARVALID  |  in |    1|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_ARREADY  | out |    1|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_ARADDR   |  in |    7|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_RVALID   | out |    1|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_RREADY   |  in |    1|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_RDATA    | out |   32|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_RRESP    | out |    2|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_BVALID   | out |    1|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_BREADY   |  in |    1|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_BRESP    | out |    2|    s_axi   |        bundle       |    pointer   |
|ap_clk                |  in |    1| ap_ctrl_hs |         fir         | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |         fir         | return value |
|interrupt             | out |    1| ap_ctrl_hs |         fir         | return value |
|stream_in_TDATA       |  in |   32|    axis    |  stream_in_V_data_V |    pointer   |
|stream_in_TVALID      |  in |    1|    axis    |  stream_in_V_dest_V |    pointer   |
|stream_in_TREADY      | out |    1|    axis    |  stream_in_V_dest_V |    pointer   |
|stream_in_TDEST       |  in |    6|    axis    |  stream_in_V_dest_V |    pointer   |
|stream_in_TKEEP       |  in |    4|    axis    |  stream_in_V_keep_V |    pointer   |
|stream_in_TSTRB       |  in |    4|    axis    |  stream_in_V_strb_V |    pointer   |
|stream_in_TUSER       |  in |    2|    axis    |  stream_in_V_user_V |    pointer   |
|stream_in_TLAST       |  in |    1|    axis    |  stream_in_V_last_V |    pointer   |
|stream_in_TID         |  in |    5|    axis    |   stream_in_V_id_V  |    pointer   |
|stream_out_TDATA      | out |   32|    axis    | stream_out_V_data_V |    pointer   |
|stream_out_TREADY     |  in |    1|    axis    | stream_out_V_data_V |    pointer   |
|stream_out_TVALID     | out |    1|    axis    | stream_out_V_dest_V |    pointer   |
|stream_out_TDEST      | out |    6|    axis    | stream_out_V_dest_V |    pointer   |
|stream_out_TKEEP      | out |    4|    axis    | stream_out_V_keep_V |    pointer   |
|stream_out_TSTRB      | out |    4|    axis    | stream_out_V_strb_V |    pointer   |
|stream_out_TUSER      | out |    2|    axis    | stream_out_V_user_V |    pointer   |
|stream_out_TLAST      | out |    1|    axis    | stream_out_V_last_V |    pointer   |
|stream_out_TID        | out |    5|    axis    |  stream_out_V_id_V  |    pointer   |
+----------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_9_V), !map !49"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_8_V), !map !55"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_7_V), !map !61"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_6_V), !map !67"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_5_V), !map !73"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_4_V), !map !79"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_3_V), !map !85"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_2_V), !map !91"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_1_V), !map !97"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_0_V), !map !103"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stream_in_V_data_V), !map !109"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %stream_in_V_keep_V), !map !115"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %stream_in_V_strb_V), !map !119"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %stream_in_V_user_V), !map !123"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_V_last_V), !map !127"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %stream_in_V_id_V), !map !131"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %stream_in_V_dest_V), !map !135"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stream_out_V_data_V), !map !139"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %stream_out_V_keep_V), !map !143"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %stream_out_V_strb_V), !map !147"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %stream_out_V_user_V), !map !151"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_V_last_V), !map !155"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %stream_out_V_id_V), !map !159"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %stream_out_V_dest_V), !map !163"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 33 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FIR_AXI4/.settings/fir.cpp:7]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %coeff_0_V, i32* %coeff_1_V, i32* %coeff_2_V, i32* %coeff_3_V, i32* %coeff_4_V, i32* %coeff_5_V, i32* %coeff_6_V, i32* %coeff_7_V, i32* %coeff_8_V, i32* %coeff_9_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FIR_AXI4/.settings/fir.cpp:8]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i2* %stream_out_V_user_V, i1* %stream_out_V_last_V, i5* %stream_out_V_id_V, i6* %stream_out_V_dest_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FIR_AXI4/.settings/fir.cpp:9]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_in_V_data_V, i4* %stream_in_V_keep_V, i4* %stream_in_V_strb_V, i2* %stream_in_V_user_V, i1* %stream_in_V_last_V, i5* %stream_in_V_id_V, i6* %stream_in_V_dest_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FIR_AXI4/.settings/fir.cpp:10]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "br label %0" [FIR_AXI4/.settings/fir.cpp:21]   --->   Operation 38 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%j = phi i10 [ 0, %codeRepl ], [ %j_1, %1 ]"   --->   Operation 39 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %j, -424" [FIR_AXI4/.settings/fir.cpp:21]   --->   Operation 40 'icmp' 'exitcond' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 600, i64 600, i64 600)"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.73ns)   --->   "%j_1 = add i10 %j, 1" [FIR_AXI4/.settings/fir.cpp:21]   --->   Operation 42 'add' 'j_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %1" [FIR_AXI4/.settings/fir.cpp:21]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty_2 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %stream_in_V_data_V, i4* %stream_in_V_keep_V, i4* %stream_in_V_strb_V, i2* %stream_in_V_user_V, i1* %stream_in_V_last_V, i5* %stream_in_V_id_V, i6* %stream_in_V_dest_V)" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 44 'read' 'empty_2' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 0" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 45 'extractvalue' 'tmp_data_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 1" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 46 'extractvalue' 'tmp_keep_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 2" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 47 'extractvalue' 'tmp_strb_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 3" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 48 'extractvalue' 'tmp_user_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 4" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 49 'extractvalue' 'tmp_last_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 5" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 50 'extractvalue' 'tmp_id_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 6" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 51 'extractvalue' 'tmp_dest_V' <Predicate = (!exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 52 [1/1] (1.00ns)   --->   "%coeff_9_V_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %coeff_9_V)" [FIR_AXI4/.settings/fir.cpp:31]   --->   Operation 52 'read' 'coeff_9_V_read' <Predicate = (!exitcond)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 53 [1/1] (1.00ns)   --->   "%coeff_8_V_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %coeff_8_V)" [FIR_AXI4/.settings/fir.cpp:31]   --->   Operation 53 'read' 'coeff_8_V_read' <Predicate = (!exitcond)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 54 [1/1] (1.00ns)   --->   "%coeff_7_V_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %coeff_7_V)" [FIR_AXI4/.settings/fir.cpp:31]   --->   Operation 54 'read' 'coeff_7_V_read' <Predicate = (!exitcond)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 55 [1/1] (1.00ns)   --->   "%coeff_6_V_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %coeff_6_V)" [FIR_AXI4/.settings/fir.cpp:31]   --->   Operation 55 'read' 'coeff_6_V_read' <Predicate = (!exitcond)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 56 [1/1] (1.00ns)   --->   "%coeff_5_V_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %coeff_5_V)" [FIR_AXI4/.settings/fir.cpp:31]   --->   Operation 56 'read' 'coeff_5_V_read' <Predicate = (!exitcond)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 57 [1/1] (1.00ns)   --->   "%coeff_4_V_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %coeff_4_V)" [FIR_AXI4/.settings/fir.cpp:31]   --->   Operation 57 'read' 'coeff_4_V_read' <Predicate = (!exitcond)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 58 [1/1] (1.00ns)   --->   "%coeff_3_V_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %coeff_3_V)" [FIR_AXI4/.settings/fir.cpp:31]   --->   Operation 58 'read' 'coeff_3_V_read' <Predicate = (!exitcond)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 59 [1/1] (1.00ns)   --->   "%coeff_2_V_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %coeff_2_V)" [FIR_AXI4/.settings/fir.cpp:31]   --->   Operation 59 'read' 'coeff_2_V_read' <Predicate = (!exitcond)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 60 [1/1] (1.00ns)   --->   "%coeff_1_V_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %coeff_1_V)" [FIR_AXI4/.settings/fir.cpp:31]   --->   Operation 60 'read' 'coeff_1_V_read' <Predicate = (!exitcond)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 61 [1/1] (1.00ns)   --->   "%coeff_0_V_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %coeff_0_V)" [FIR_AXI4/.settings/fir.cpp:35]   --->   Operation 61 'read' 'coeff_0_V_read' <Predicate = (!exitcond)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%data_in_V_8_load = load i32* @data_in_V_8, align 16" [FIR_AXI4/.settings/fir.cpp:30]   --->   Operation 62 'load' 'data_in_V_8_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (8.51ns)   --->   "%p_1 = mul i32 %data_in_V_8_load, %coeff_9_V_read" [FIR_AXI4/.settings/fir.cpp:31]   --->   Operation 63 'mul' 'p_1' <Predicate = (!exitcond)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%data_in_V_7_load = load i32* @data_in_V_7, align 4" [FIR_AXI4/.settings/fir.cpp:30]   --->   Operation 64 'load' 'data_in_V_7_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "store i32 %data_in_V_7_load, i32* @data_in_V_8, align 16" [FIR_AXI4/.settings/fir.cpp:30]   --->   Operation 65 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (8.51ns)   --->   "%p_1_1 = mul i32 %data_in_V_7_load, %coeff_8_V_read" [FIR_AXI4/.settings/fir.cpp:31]   --->   Operation 66 'mul' 'p_1_1' <Predicate = (!exitcond)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%data_in_V_6_load = load i32* @data_in_V_6, align 8" [FIR_AXI4/.settings/fir.cpp:30]   --->   Operation 67 'load' 'data_in_V_6_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "store i32 %data_in_V_6_load, i32* @data_in_V_7, align 4" [FIR_AXI4/.settings/fir.cpp:30]   --->   Operation 68 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (8.51ns)   --->   "%p_1_2 = mul i32 %data_in_V_6_load, %coeff_7_V_read" [FIR_AXI4/.settings/fir.cpp:31]   --->   Operation 69 'mul' 'p_1_2' <Predicate = (!exitcond)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%data_in_V_5_load = load i32* @data_in_V_5, align 4" [FIR_AXI4/.settings/fir.cpp:30]   --->   Operation 70 'load' 'data_in_V_5_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "store i32 %data_in_V_5_load, i32* @data_in_V_6, align 8" [FIR_AXI4/.settings/fir.cpp:30]   --->   Operation 71 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (8.51ns)   --->   "%p_1_3 = mul i32 %data_in_V_5_load, %coeff_6_V_read" [FIR_AXI4/.settings/fir.cpp:31]   --->   Operation 72 'mul' 'p_1_3' <Predicate = (!exitcond)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%data_in_V_4_load = load i32* @data_in_V_4, align 16" [FIR_AXI4/.settings/fir.cpp:30]   --->   Operation 73 'load' 'data_in_V_4_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "store i32 %data_in_V_4_load, i32* @data_in_V_5, align 4" [FIR_AXI4/.settings/fir.cpp:30]   --->   Operation 74 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (8.51ns)   --->   "%p_1_4 = mul i32 %data_in_V_4_load, %coeff_5_V_read" [FIR_AXI4/.settings/fir.cpp:31]   --->   Operation 75 'mul' 'p_1_4' <Predicate = (!exitcond)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%data_in_V_3_load = load i32* @data_in_V_3, align 4" [FIR_AXI4/.settings/fir.cpp:30]   --->   Operation 76 'load' 'data_in_V_3_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "store i32 %data_in_V_3_load, i32* @data_in_V_4, align 16" [FIR_AXI4/.settings/fir.cpp:30]   --->   Operation 77 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (8.51ns)   --->   "%p_1_5 = mul i32 %data_in_V_3_load, %coeff_4_V_read" [FIR_AXI4/.settings/fir.cpp:31]   --->   Operation 78 'mul' 'p_1_5' <Predicate = (!exitcond)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%data_in_V_2_load = load i32* @data_in_V_2, align 8" [FIR_AXI4/.settings/fir.cpp:30]   --->   Operation 79 'load' 'data_in_V_2_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "store i32 %data_in_V_2_load, i32* @data_in_V_3, align 4" [FIR_AXI4/.settings/fir.cpp:30]   --->   Operation 80 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (8.51ns)   --->   "%p_1_6 = mul i32 %data_in_V_2_load, %coeff_3_V_read" [FIR_AXI4/.settings/fir.cpp:31]   --->   Operation 81 'mul' 'p_1_6' <Predicate = (!exitcond)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%data_in_V_1_load = load i32* @data_in_V_1, align 4" [FIR_AXI4/.settings/fir.cpp:30]   --->   Operation 82 'load' 'data_in_V_1_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "store i32 %data_in_V_1_load, i32* @data_in_V_2, align 8" [FIR_AXI4/.settings/fir.cpp:30]   --->   Operation 83 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (8.51ns)   --->   "%p_1_7 = mul i32 %data_in_V_1_load, %coeff_2_V_read" [FIR_AXI4/.settings/fir.cpp:31]   --->   Operation 84 'mul' 'p_1_7' <Predicate = (!exitcond)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%data_in_V_0_load = load i32* @data_in_V_0, align 16" [FIR_AXI4/.settings/fir.cpp:30]   --->   Operation 85 'load' 'data_in_V_0_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "store i32 %data_in_V_0_load, i32* @data_in_V_1, align 4" [FIR_AXI4/.settings/fir.cpp:30]   --->   Operation 86 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (8.51ns)   --->   "%p_1_8 = mul i32 %data_in_V_0_load, %coeff_1_V_read" [FIR_AXI4/.settings/fir.cpp:31]   --->   Operation 87 'mul' 'p_1_8' <Predicate = (!exitcond)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "store i32 %tmp_data_V, i32* @data_in_V_0, align 16" [FIR_AXI4/.settings/fir.cpp:34]   --->   Operation 88 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (8.51ns)   --->   "%p_2 = mul i32 %coeff_0_V_read, %tmp_data_V" [FIR_AXI4/.settings/fir.cpp:35]   --->   Operation 89 'mul' 'p_2' <Predicate = (!exitcond)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.74>
ST_5 : Operation 90 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %p_1, %p_1_1" [FIR_AXI4/.settings/fir.cpp:35]   --->   Operation 90 'add' 'tmp2' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 %p_1_3, %p_1_4" [FIR_AXI4/.settings/fir.cpp:35]   --->   Operation 91 'add' 'tmp4' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp3 = add i32 %tmp4, %p_1_2" [FIR_AXI4/.settings/fir.cpp:35]   --->   Operation 92 'add' 'tmp3' <Predicate = (!exitcond)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i32 %p_1_5, %p_1_6" [FIR_AXI4/.settings/fir.cpp:35]   --->   Operation 93 'add' 'tmp6' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i32 %p_1_8, %p_2" [FIR_AXI4/.settings/fir.cpp:35]   --->   Operation 94 'add' 'tmp8' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp7 = add i32 %tmp8, %p_1_7" [FIR_AXI4/.settings/fir.cpp:35]   --->   Operation 95 'add' 'tmp7' <Predicate = (!exitcond)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 96 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp5 = add i32 %tmp7, %tmp6" [FIR_AXI4/.settings/fir.cpp:35]   --->   Operation 96 'add' 'tmp5' <Predicate = (!exitcond)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %tmp3, %tmp2" [FIR_AXI4/.settings/fir.cpp:35]   --->   Operation 97 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 98 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%acc_V = add i32 %tmp5, %tmp1" [FIR_AXI4/.settings/fir.cpp:35]   --->   Operation 98 'add' 'acc_V' <Predicate = (!exitcond)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 99 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i2* %stream_out_V_user_V, i1* %stream_out_V_last_V, i5* %stream_out_V_id_V, i6* %stream_out_V_dest_V, i32 %acc_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)" [FIR_AXI4/.settings/fir.cpp:45]   --->   Operation 99 'write' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str6) nounwind" [FIR_AXI4/.settings/fir.cpp:21]   --->   Operation 100 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [FIR_AXI4/.settings/fir.cpp:21]   --->   Operation 101 'specregionbegin' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FIR_AXI4/.settings/fir.cpp:22]   --->   Operation 102 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 103 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i2* %stream_out_V_user_V, i1* %stream_out_V_last_V, i5* %stream_out_V_id_V, i6* %stream_out_V_dest_V, i32 %acc_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)" [FIR_AXI4/.settings/fir.cpp:45]   --->   Operation 103 'write' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)" [FIR_AXI4/.settings/fir.cpp:46]   --->   Operation 104 'specregionend' 'empty_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "br label %0" [FIR_AXI4/.settings/fir.cpp:21]   --->   Operation 105 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "ret void" [FIR_AXI4/.settings/fir.cpp:47]   --->   Operation 106 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ coeff_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_6_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_7_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_8_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_9_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_in_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9       (specbitsmap      ) [ 000000000]
StgValue_10      (specbitsmap      ) [ 000000000]
StgValue_11      (specbitsmap      ) [ 000000000]
StgValue_12      (specbitsmap      ) [ 000000000]
StgValue_13      (specbitsmap      ) [ 000000000]
StgValue_14      (specbitsmap      ) [ 000000000]
StgValue_15      (specbitsmap      ) [ 000000000]
StgValue_16      (specbitsmap      ) [ 000000000]
StgValue_17      (specbitsmap      ) [ 000000000]
StgValue_18      (specbitsmap      ) [ 000000000]
StgValue_19      (specbitsmap      ) [ 000000000]
StgValue_20      (specbitsmap      ) [ 000000000]
StgValue_21      (specbitsmap      ) [ 000000000]
StgValue_22      (specbitsmap      ) [ 000000000]
StgValue_23      (specbitsmap      ) [ 000000000]
StgValue_24      (specbitsmap      ) [ 000000000]
StgValue_25      (specbitsmap      ) [ 000000000]
StgValue_26      (specbitsmap      ) [ 000000000]
StgValue_27      (specbitsmap      ) [ 000000000]
StgValue_28      (specbitsmap      ) [ 000000000]
StgValue_29      (specbitsmap      ) [ 000000000]
StgValue_30      (specbitsmap      ) [ 000000000]
StgValue_31      (specbitsmap      ) [ 000000000]
StgValue_32      (specbitsmap      ) [ 000000000]
StgValue_33      (spectopmodule    ) [ 000000000]
StgValue_34      (specinterface    ) [ 000000000]
StgValue_35      (specinterface    ) [ 000000000]
StgValue_36      (specinterface    ) [ 000000000]
StgValue_37      (specinterface    ) [ 000000000]
StgValue_38      (br               ) [ 011111110]
j                (phi              ) [ 001000000]
exitcond         (icmp             ) [ 001111110]
empty            (speclooptripcount) [ 000000000]
j_1              (add              ) [ 011111110]
StgValue_43      (br               ) [ 000000000]
empty_2          (read             ) [ 000000000]
tmp_data_V       (extractvalue     ) [ 001110000]
tmp_keep_V       (extractvalue     ) [ 001111110]
tmp_strb_V       (extractvalue     ) [ 001111110]
tmp_user_V       (extractvalue     ) [ 001111110]
tmp_last_V       (extractvalue     ) [ 001111110]
tmp_id_V         (extractvalue     ) [ 001111110]
tmp_dest_V       (extractvalue     ) [ 001111110]
coeff_9_V_read   (read             ) [ 001010000]
coeff_8_V_read   (read             ) [ 001010000]
coeff_7_V_read   (read             ) [ 001010000]
coeff_6_V_read   (read             ) [ 001010000]
coeff_5_V_read   (read             ) [ 001010000]
coeff_4_V_read   (read             ) [ 001010000]
coeff_3_V_read   (read             ) [ 001010000]
coeff_2_V_read   (read             ) [ 001010000]
coeff_1_V_read   (read             ) [ 001010000]
coeff_0_V_read   (read             ) [ 001010000]
data_in_V_8_load (load             ) [ 000000000]
p_1              (mul              ) [ 001001000]
data_in_V_7_load (load             ) [ 000000000]
StgValue_65      (store            ) [ 000000000]
p_1_1            (mul              ) [ 001001000]
data_in_V_6_load (load             ) [ 000000000]
StgValue_68      (store            ) [ 000000000]
p_1_2            (mul              ) [ 001001000]
data_in_V_5_load (load             ) [ 000000000]
StgValue_71      (store            ) [ 000000000]
p_1_3            (mul              ) [ 001001000]
data_in_V_4_load (load             ) [ 000000000]
StgValue_74      (store            ) [ 000000000]
p_1_4            (mul              ) [ 001001000]
data_in_V_3_load (load             ) [ 000000000]
StgValue_77      (store            ) [ 000000000]
p_1_5            (mul              ) [ 001001000]
data_in_V_2_load (load             ) [ 000000000]
StgValue_80      (store            ) [ 000000000]
p_1_6            (mul              ) [ 001001000]
data_in_V_1_load (load             ) [ 000000000]
StgValue_83      (store            ) [ 000000000]
p_1_7            (mul              ) [ 001001000]
data_in_V_0_load (load             ) [ 000000000]
StgValue_86      (store            ) [ 000000000]
p_1_8            (mul              ) [ 001001000]
StgValue_88      (store            ) [ 000000000]
p_2              (mul              ) [ 001001000]
tmp2             (add              ) [ 001000100]
tmp4             (add              ) [ 000000000]
tmp3             (add              ) [ 001000100]
tmp6             (add              ) [ 000000000]
tmp8             (add              ) [ 000000000]
tmp7             (add              ) [ 000000000]
tmp5             (add              ) [ 001000100]
tmp1             (add              ) [ 000000000]
acc_V            (add              ) [ 001000010]
StgValue_100     (specloopname     ) [ 000000000]
tmp              (specregionbegin  ) [ 000000000]
StgValue_102     (specpipeline     ) [ 000000000]
StgValue_103     (write            ) [ 000000000]
empty_3          (specregionend    ) [ 000000000]
StgValue_105     (br               ) [ 011111110]
StgValue_106     (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_in_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_in_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_out_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_out_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stream_out_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="stream_out_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="stream_out_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="stream_out_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="stream_out_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="coeff_0_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_0_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="coeff_1_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_1_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="coeff_2_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_2_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="coeff_3_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_3_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="coeff_4_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_4_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="coeff_5_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_5_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="coeff_6_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_6_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="coeff_7_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_7_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="coeff_8_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_8_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="coeff_9_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_9_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="data_in_V_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="data_in_V_7">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="data_in_V_6">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="data_in_V_5">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="data_in_V_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="data_in_V_3">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="data_in_V_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="data_in_V_1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="data_in_V_0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="empty_2_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="54" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="0" index="3" bw="4" slack="0"/>
<pin id="121" dir="0" index="4" bw="2" slack="0"/>
<pin id="122" dir="0" index="5" bw="1" slack="0"/>
<pin id="123" dir="0" index="6" bw="5" slack="0"/>
<pin id="124" dir="0" index="7" bw="6" slack="0"/>
<pin id="125" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="coeff_9_V_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_9_V_read/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="coeff_8_V_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_8_V_read/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="coeff_7_V_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_7_V_read/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="coeff_6_V_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_6_V_read/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="coeff_5_V_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_5_V_read/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="coeff_4_V_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_4_V_read/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="coeff_3_V_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_3_V_read/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="coeff_2_V_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_2_V_read/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="coeff_1_V_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_1_V_read/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="coeff_0_V_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_0_V_read/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="4" slack="0"/>
<pin id="198" dir="0" index="3" bw="4" slack="0"/>
<pin id="199" dir="0" index="4" bw="2" slack="0"/>
<pin id="200" dir="0" index="5" bw="1" slack="0"/>
<pin id="201" dir="0" index="6" bw="5" slack="0"/>
<pin id="202" dir="0" index="7" bw="6" slack="0"/>
<pin id="203" dir="0" index="8" bw="32" slack="0"/>
<pin id="204" dir="0" index="9" bw="4" slack="4"/>
<pin id="205" dir="0" index="10" bw="4" slack="4"/>
<pin id="206" dir="0" index="11" bw="2" slack="4"/>
<pin id="207" dir="0" index="12" bw="1" slack="4"/>
<pin id="208" dir="0" index="13" bw="5" slack="4"/>
<pin id="209" dir="0" index="14" bw="6" slack="4"/>
<pin id="210" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_99/6 "/>
</bind>
</comp>

<comp id="219" class="1005" name="j_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="1"/>
<pin id="221" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="j_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="10" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="exitcond_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="0" index="1" bw="10" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="j_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_data_V_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="54" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_keep_V_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="54" slack="0"/>
<pin id="248" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_strb_V_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="54" slack="0"/>
<pin id="252" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_user_V_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="54" slack="0"/>
<pin id="256" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_last_V_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="54" slack="0"/>
<pin id="260" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_id_V_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="54" slack="0"/>
<pin id="264" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_dest_V_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="54" slack="0"/>
<pin id="268" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="data_in_V_8_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_V_8_load/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="1"/>
<pin id="277" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="data_in_V_7_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_V_7_load/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="StgValue_65_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_1_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="1"/>
<pin id="292" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1_1/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="data_in_V_6_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_V_6_load/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="StgValue_68_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_1_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="1"/>
<pin id="307" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1_2/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="data_in_V_5_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_V_5_load/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="StgValue_71_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_71/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_1_3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="1"/>
<pin id="322" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1_3/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="data_in_V_4_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_V_4_load/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="StgValue_74_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_1_4_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="1"/>
<pin id="337" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1_4/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="data_in_V_3_load_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_V_3_load/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="StgValue_77_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_1_5_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="1"/>
<pin id="352" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1_5/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="data_in_V_2_load_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_V_2_load/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="StgValue_80_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_80/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_1_6_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="1"/>
<pin id="367" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1_6/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="data_in_V_1_load_load_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_V_1_load/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="StgValue_83_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_83/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_1_7_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="1"/>
<pin id="382" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1_7/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="data_in_V_0_load_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_V_0_load/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="StgValue_86_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_86/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_1_8_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="1"/>
<pin id="397" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1_8/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="StgValue_88_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="2"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_88/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="0" index="1" bw="32" slack="2"/>
<pin id="407" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_2/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="0" index="1" bw="32" slack="1"/>
<pin id="411" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp4_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="0" index="1" bw="32" slack="1"/>
<pin id="415" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp3_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="1"/>
<pin id="419" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp6_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="0" index="1" bw="32" slack="1"/>
<pin id="424" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp8_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="0" index="1" bw="32" slack="1"/>
<pin id="428" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp7_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="1"/>
<pin id="432" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp5_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="0" index="1" bw="32" slack="1"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="acc_V_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_V/6 "/>
</bind>
</comp>

<comp id="450" class="1005" name="exitcond_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="454" class="1005" name="j_1_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="10" slack="0"/>
<pin id="456" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="459" class="1005" name="tmp_data_V_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="2"/>
<pin id="461" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="465" class="1005" name="tmp_keep_V_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="4"/>
<pin id="467" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_strb_V_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="4"/>
<pin id="472" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="475" class="1005" name="tmp_user_V_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="2" slack="4"/>
<pin id="477" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="480" class="1005" name="tmp_last_V_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="4"/>
<pin id="482" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="485" class="1005" name="tmp_id_V_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="5" slack="4"/>
<pin id="487" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="490" class="1005" name="tmp_dest_V_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="4"/>
<pin id="492" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="495" class="1005" name="coeff_9_V_read_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_9_V_read "/>
</bind>
</comp>

<comp id="500" class="1005" name="coeff_8_V_read_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_8_V_read "/>
</bind>
</comp>

<comp id="505" class="1005" name="coeff_7_V_read_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_7_V_read "/>
</bind>
</comp>

<comp id="510" class="1005" name="coeff_6_V_read_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_6_V_read "/>
</bind>
</comp>

<comp id="515" class="1005" name="coeff_5_V_read_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_5_V_read "/>
</bind>
</comp>

<comp id="520" class="1005" name="coeff_4_V_read_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_4_V_read "/>
</bind>
</comp>

<comp id="525" class="1005" name="coeff_3_V_read_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_3_V_read "/>
</bind>
</comp>

<comp id="530" class="1005" name="coeff_2_V_read_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_2_V_read "/>
</bind>
</comp>

<comp id="535" class="1005" name="coeff_1_V_read_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_1_V_read "/>
</bind>
</comp>

<comp id="540" class="1005" name="coeff_0_V_read_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_0_V_read "/>
</bind>
</comp>

<comp id="545" class="1005" name="p_1_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="550" class="1005" name="p_1_1_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1_1 "/>
</bind>
</comp>

<comp id="555" class="1005" name="p_1_2_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1_2 "/>
</bind>
</comp>

<comp id="560" class="1005" name="p_1_3_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1_3 "/>
</bind>
</comp>

<comp id="565" class="1005" name="p_1_4_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1_4 "/>
</bind>
</comp>

<comp id="570" class="1005" name="p_1_5_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1_5 "/>
</bind>
</comp>

<comp id="575" class="1005" name="p_1_6_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1_6 "/>
</bind>
</comp>

<comp id="580" class="1005" name="p_1_7_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1_7 "/>
</bind>
</comp>

<comp id="585" class="1005" name="p_1_8_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1_8 "/>
</bind>
</comp>

<comp id="590" class="1005" name="p_2_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="595" class="1005" name="tmp2_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="600" class="1005" name="tmp3_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="605" class="1005" name="tmp5_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="610" class="1005" name="acc_V_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="126"><net_src comp="98" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="116" pin=5"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="116" pin=6"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="116" pin=7"/></net>

<net id="138"><net_src comp="100" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="100" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="100" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="100" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="100" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="100" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="100" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="100" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="100" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="100" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="211"><net_src comp="102" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="212"><net_src comp="14" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="215"><net_src comp="20" pin="0"/><net_sink comp="194" pin=4"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="194" pin=5"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="194" pin=6"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="194" pin=7"/></net>

<net id="222"><net_src comp="88" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="223" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="90" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="223" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="96" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="116" pin="8"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="116" pin="8"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="116" pin="8"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="116" pin="8"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="116" pin="8"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="116" pin="8"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="116" pin="8"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="48" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="279" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="52" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="50" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="294" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="54" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="52" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="309" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="56" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="54" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="324" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="58" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="56" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="339" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="60" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="58" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="354" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="62" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="60" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="369" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="64" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="62" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="384" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="64" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="420"><net_src comp="412" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="433"><net_src comp="425" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="429" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="421" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="448"><net_src comp="440" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="449"><net_src comp="444" pin="2"/><net_sink comp="194" pin=8"/></net>

<net id="453"><net_src comp="230" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="236" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="462"><net_src comp="242" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="468"><net_src comp="246" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="194" pin=9"/></net>

<net id="473"><net_src comp="250" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="194" pin=10"/></net>

<net id="478"><net_src comp="254" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="194" pin=11"/></net>

<net id="483"><net_src comp="258" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="194" pin=12"/></net>

<net id="488"><net_src comp="262" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="194" pin=13"/></net>

<net id="493"><net_src comp="266" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="194" pin=14"/></net>

<net id="498"><net_src comp="134" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="503"><net_src comp="140" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="508"><net_src comp="146" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="513"><net_src comp="152" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="518"><net_src comp="158" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="523"><net_src comp="164" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="528"><net_src comp="170" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="533"><net_src comp="176" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="538"><net_src comp="182" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="543"><net_src comp="188" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="548"><net_src comp="274" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="553"><net_src comp="289" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="558"><net_src comp="304" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="563"><net_src comp="319" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="568"><net_src comp="334" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="573"><net_src comp="349" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="578"><net_src comp="364" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="583"><net_src comp="379" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="588"><net_src comp="394" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="593"><net_src comp="404" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="598"><net_src comp="408" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="603"><net_src comp="416" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="608"><net_src comp="434" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="613"><net_src comp="444" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="194" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_V_data_V | {7 }
	Port: stream_out_V_keep_V | {7 }
	Port: stream_out_V_strb_V | {7 }
	Port: stream_out_V_user_V | {7 }
	Port: stream_out_V_last_V | {7 }
	Port: stream_out_V_id_V | {7 }
	Port: stream_out_V_dest_V | {7 }
	Port: data_in_V_8 | {4 }
	Port: data_in_V_7 | {4 }
	Port: data_in_V_6 | {4 }
	Port: data_in_V_5 | {4 }
	Port: data_in_V_4 | {4 }
	Port: data_in_V_3 | {4 }
	Port: data_in_V_2 | {4 }
	Port: data_in_V_1 | {4 }
	Port: data_in_V_0 | {4 }
 - Input state : 
	Port: fir : stream_in_V_data_V | {2 }
	Port: fir : stream_in_V_keep_V | {2 }
	Port: fir : stream_in_V_strb_V | {2 }
	Port: fir : stream_in_V_user_V | {2 }
	Port: fir : stream_in_V_last_V | {2 }
	Port: fir : stream_in_V_id_V | {2 }
	Port: fir : stream_in_V_dest_V | {2 }
	Port: fir : coeff_0_V | {3 }
	Port: fir : coeff_1_V | {3 }
	Port: fir : coeff_2_V | {3 }
	Port: fir : coeff_3_V | {3 }
	Port: fir : coeff_4_V | {3 }
	Port: fir : coeff_5_V | {3 }
	Port: fir : coeff_6_V | {3 }
	Port: fir : coeff_7_V | {3 }
	Port: fir : coeff_8_V | {3 }
	Port: fir : coeff_9_V | {3 }
	Port: fir : data_in_V_8 | {4 }
	Port: fir : data_in_V_7 | {4 }
	Port: fir : data_in_V_6 | {4 }
	Port: fir : data_in_V_5 | {4 }
	Port: fir : data_in_V_4 | {4 }
	Port: fir : data_in_V_3 | {4 }
	Port: fir : data_in_V_2 | {4 }
	Port: fir : data_in_V_1 | {4 }
	Port: fir : data_in_V_0 | {4 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		j_1 : 1
		StgValue_43 : 2
	State 3
	State 4
		p_1 : 1
		StgValue_65 : 1
		p_1_1 : 1
		StgValue_68 : 1
		p_1_2 : 1
		StgValue_71 : 1
		p_1_3 : 1
		StgValue_74 : 1
		p_1_4 : 1
		StgValue_77 : 1
		p_1_5 : 1
		StgValue_80 : 1
		p_1_6 : 1
		StgValue_83 : 1
		p_1_7 : 1
		StgValue_86 : 1
		p_1_8 : 1
	State 5
		tmp3 : 1
		tmp7 : 1
		tmp5 : 2
	State 6
		acc_V : 1
		StgValue_99 : 2
	State 7
		empty_3 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         j_1_fu_236         |    0    |    0    |    14   |
|          |         tmp2_fu_408        |    0    |    0    |    39   |
|          |         tmp4_fu_412        |    0    |    0    |    32   |
|          |         tmp3_fu_416        |    0    |    0    |    32   |
|    add   |         tmp6_fu_421        |    0    |    0    |    32   |
|          |         tmp8_fu_425        |    0    |    0    |    32   |
|          |         tmp7_fu_429        |    0    |    0    |    32   |
|          |         tmp5_fu_434        |    0    |    0    |    32   |
|          |         tmp1_fu_440        |    0    |    0    |    32   |
|          |        acc_V_fu_444        |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |         p_1_fu_274         |    3    |    0    |    20   |
|          |        p_1_1_fu_289        |    3    |    0    |    20   |
|          |        p_1_2_fu_304        |    3    |    0    |    20   |
|          |        p_1_3_fu_319        |    3    |    0    |    20   |
|    mul   |        p_1_4_fu_334        |    3    |    0    |    20   |
|          |        p_1_5_fu_349        |    3    |    0    |    20   |
|          |        p_1_6_fu_364        |    3    |    0    |    20   |
|          |        p_1_7_fu_379        |    3    |    0    |    20   |
|          |        p_1_8_fu_394        |    3    |    0    |    20   |
|          |         p_2_fu_404         |    3    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |       exitcond_fu_230      |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|          |     empty_2_read_fu_116    |    0    |    0    |    0    |
|          | coeff_9_V_read_read_fu_134 |    0    |    0    |    0    |
|          | coeff_8_V_read_read_fu_140 |    0    |    0    |    0    |
|          | coeff_7_V_read_read_fu_146 |    0    |    0    |    0    |
|          | coeff_6_V_read_read_fu_152 |    0    |    0    |    0    |
|   read   | coeff_5_V_read_read_fu_158 |    0    |    0    |    0    |
|          | coeff_4_V_read_read_fu_164 |    0    |    0    |    0    |
|          | coeff_3_V_read_read_fu_170 |    0    |    0    |    0    |
|          | coeff_2_V_read_read_fu_176 |    0    |    0    |    0    |
|          | coeff_1_V_read_read_fu_182 |    0    |    0    |    0    |
|          | coeff_0_V_read_read_fu_188 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |      grp_write_fu_194      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      tmp_data_V_fu_242     |    0    |    0    |    0    |
|          |      tmp_keep_V_fu_246     |    0    |    0    |    0    |
|          |      tmp_strb_V_fu_250     |    0    |    0    |    0    |
|extractvalue|      tmp_user_V_fu_254     |    0    |    0    |    0    |
|          |      tmp_last_V_fu_258     |    0    |    0    |    0    |
|          |       tmp_id_V_fu_262      |    0    |    0    |    0    |
|          |      tmp_dest_V_fu_266     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    30   |    0    |   522   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     acc_V_reg_610    |   32   |
|coeff_0_V_read_reg_540|   32   |
|coeff_1_V_read_reg_535|   32   |
|coeff_2_V_read_reg_530|   32   |
|coeff_3_V_read_reg_525|   32   |
|coeff_4_V_read_reg_520|   32   |
|coeff_5_V_read_reg_515|   32   |
|coeff_6_V_read_reg_510|   32   |
|coeff_7_V_read_reg_505|   32   |
|coeff_8_V_read_reg_500|   32   |
|coeff_9_V_read_reg_495|   32   |
|   exitcond_reg_450   |    1   |
|      j_1_reg_454     |   10   |
|       j_reg_219      |   10   |
|     p_1_1_reg_550    |   32   |
|     p_1_2_reg_555    |   32   |
|     p_1_3_reg_560    |   32   |
|     p_1_4_reg_565    |   32   |
|     p_1_5_reg_570    |   32   |
|     p_1_6_reg_575    |   32   |
|     p_1_7_reg_580    |   32   |
|     p_1_8_reg_585    |   32   |
|      p_1_reg_545     |   32   |
|      p_2_reg_590     |   32   |
|     tmp2_reg_595     |   32   |
|     tmp3_reg_600     |   32   |
|     tmp5_reg_605     |   32   |
|  tmp_data_V_reg_459  |   32   |
|  tmp_dest_V_reg_490  |    6   |
|   tmp_id_V_reg_485   |    5   |
|  tmp_keep_V_reg_465  |    4   |
|  tmp_last_V_reg_480  |    1   |
|  tmp_strb_V_reg_470  |    4   |
|  tmp_user_V_reg_475  |    2   |
+----------------------+--------+
|         Total        |   843  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_194 |  p8  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   30   |    -   |    0   |   522  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   843  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   30   |    1   |   843  |   531  |
+-----------+--------+--------+--------+--------+
