$date
	Sun Oct 23 08:55:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#523433
b111 !
1"
#523434
b111 &
b111 %
1$
#523435
0"
#523438
b10110 &
b10110 %
#523442
b1011 &
b1011 %
#523446
b100010 &
b100010 %
#523450
b10001 &
b10001 %
#523454
b110100 &
b110100 %
#523458
b11010 &
b11010 %
#523462
b1101 &
b1101 %
#523466
b101000 &
b101000 %
#523470
b10100 &
b10100 %
#523474
b1010 &
b1010 %
#523478
b101 &
b101 %
#523482
b10000 &
b10000 %
#523486
b1000 &
b1000 %
#523490
b100 &
b100 %
#523494
b10 &
b10 %
#523498
b1 &
b1 %
1#
#523502
b0 &
0#
b0 %
0$
#1540908
b11010 !
1"
#1540910
b11010 &
b11010 %
1$
#1540911
0"
#1540914
b1101 &
b1101 %
#1540918
b101000 &
b101000 %
#1540922
b10100 &
b10100 %
#1540926
b1010 &
b1010 %
#1540930
b101 &
b101 %
#1540934
b10000 &
b10000 %
#1540938
b1000 &
b1000 %
#1540942
b100 &
b100 %
#1540946
b10 &
b10 %
#1540950
b1 &
1#
b1 %
#1540954
b0 &
b0 %
0#
0$
#2545281
b1100 !
1"
#2545282
b1100 &
b1100 %
1$
#2545283
0"
#2545286
b110 &
b110 %
#2545290
b11 &
b11 %
#2545294
b1010 &
b1010 %
#2545298
b101 &
b101 %
#2545302
b10000 &
b10000 %
#2545306
b1000 &
b1000 %
#2545310
b100 &
b100 %
#2545314
b10 &
b10 %
#2545318
b1 &
1#
b1 %
#2545322
b0 &
b0 %
0#
0$
#4500012
