// Seed: 928524513
module module_0 (
    id_1
);
  output wire id_1;
  supply1 id_3 = 1'h0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wor   id_1,
    input wand  id_2,
    input tri   id_3,
    input wand  id_4
);
  wire id_6;
  module_0 modCall_1 (id_6);
  wire id_7 = ~|id_1;
endmodule
module module_2 (
    input wire id_0,
    input supply0 id_1,
    input uwire id_2,
    input supply1 id_3,
    output supply1 id_4,
    output tri0 id_5,
    input wor id_6,
    output supply1 id_7,
    output wire id_8
);
  uwire id_10, id_11;
  or primCall (id_8, id_3, id_6, id_10, id_1);
  assign id_7 = id_6 ? 1 : 1;
  module_0 modCall_1 (id_11);
  assign modCall_1.id_3 = 0;
  assign id_10 = 1;
endmodule
