==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:104:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.61 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.71 seconds; current allocated memory: 418.836 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.30)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.7)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12)' (../src/ban.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:120:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.46 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.57 seconds; current allocated memory: 418.836 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.836 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 420.875 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Ban::_sum' into 'main' (../src/ban.cpp:142) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 422.680 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_1' (../src/ban.cpp:108) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'b.num' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'Ban::_sum' into 'main' (../src/ban.cpp:142) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 445.891 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 436.141 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 436.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 436.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 436.141 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 441.102 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 442.984 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.57 seconds. CPU system time: 0.58 seconds. Elapsed time: 6.81 seconds; current allocated memory: -912.566 MB.
INFO: [HLS 200-112] Total CPU user time: 8.98 seconds. Total CPU system time: 0.9 seconds. Total elapsed time: 8.43 seconds; peak allocated memory: 1.324 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.69 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.79 seconds; current allocated memory: 418.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:120:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:168:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:168:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:168:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:188:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:233:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:233:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.83 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.04 seconds; current allocated memory: 418.812 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.812 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.664 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 424.859 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_1' (../src/ban.cpp:108) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_1' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_3' (../src/ban.cpp:85) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_192_1' (../src/ban.cpp:192) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_2' (../src/ban.cpp:161) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_2' (../src/ban.cpp:198) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_2' (../src/ban.cpp:161) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_221_6' (../src/ban.cpp:221) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_227_7' (../src/ban.cpp:227) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_1' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_3' (../src/ban.cpp:85) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_2' (../src/ban.cpp:161) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_1' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_3' (../src/ban.cpp:85) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:243) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:190) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:190) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:190) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:169) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:243) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:190) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:190) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:190) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:192:33) in function 'Ban::_div_body'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 450.137 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_159_1' (../src/ban.cpp:159:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_159_1' (../src/ban.cpp:159:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 575.996 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_108_1' to 'p_sum_Pipeline_VITIS_LOOP_108_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_80_1' to 'p_sum_Pipeline_VITIS_LOOP_80_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_86_2' to 'p_sum_Pipeline_VITIS_LOOP_86_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_98_3' to 'p_sum_Pipeline_VITIS_LOOP_98_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_192_1' to 'p_div_body_Pipeline_VITIS_LOOP_192_1'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_161_2' to 'p_div_body_Pipeline_VITIS_LOOP_161_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_198_2' to 'p_div_body_Pipeline_VITIS_LOOP_198_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_161_22' to 'p_div_body_Pipeline_VITIS_LOOP_161_22'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_221_6' to 'p_div_body_Pipeline_VITIS_LOOP_221_6'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_227_7' to 'p_div_body_Pipeline_VITIS_LOOP_227_7'.
WARNING: [SYN 201-103] Legalizing function name '_div_body' to 'p_div_body'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_80_1' to 'operator_Pipeline_VITIS_LOOP_80_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_1'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_108_1' (loop 'VITIS_LOOP_108_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_4_write_ln110', ../src/ban.cpp:110) of variable 'tmp', ../src/ban.cpp:109 on local variable 'tmp' and 'load' operation ('tmp_4_load', ../src/ban.cpp:109) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_108_1' (loop 'VITIS_LOOP_108_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_4_write_ln110', ../src/ban.cpp:110) of variable 'tmp', ../src/ban.cpp:109 on local variable 'tmp' and 'load' operation ('tmp_4_load', ../src/ban.cpp:109) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_108_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 578.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 578.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_80_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln81', ../src/ban.cpp:81)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_80_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 578.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 578.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_86_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_86_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 578.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 578.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_98_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_98_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 579.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 579.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 579.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 579.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_192_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 579.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 579.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_161_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_161_2' (loop 'VITIS_LOOP_161_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln162', ../src/ban.cpp:162) of variable 'tmp', ../src/ban.cpp:162 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:162) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_161_2' (loop 'VITIS_LOOP_161_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln162', ../src/ban.cpp:162) of variable 'tmp', ../src/ban.cpp:162 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:162) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_161_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 580.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 580.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_198_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_198_2' (loop 'VITIS_LOOP_198_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln200', ../src/ban.cpp:200) of variable 'tmp', ../src/ban.cpp:199 on local variable 'tmp' and 'load' operation ('num_res_2_0_load7', ../src/ban.cpp:199) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_198_2' (loop 'VITIS_LOOP_198_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln200', ../src/ban.cpp:200) of variable 'tmp', ../src/ban.cpp:199 on local variable 'tmp' and 'load' operation ('num_res_2_0_load7', ../src/ban.cpp:199) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_198_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 580.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 580.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_161_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_161_22' (loop 'VITIS_LOOP_161_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln162', ../src/ban.cpp:162) of variable 'tmp', ../src/ban.cpp:162 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:162) on local variable 'eps_tmp[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_161_22' (loop 'VITIS_LOOP_161_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln162', ../src/ban.cpp:162) of variable 'tmp', ../src/ban.cpp:162 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:162) on local variable 'eps_tmp[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_161_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 581.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 581.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_221_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_221_6'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_221_6' (loop 'VITIS_LOOP_221_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln223', ../src/ban.cpp:223) of variable 'tmp', ../src/ban.cpp:222 on local variable 'tmp' and 'load' operation ('num_res_2_2_load10', ../src/ban.cpp:222) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_221_6' (loop 'VITIS_LOOP_221_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln223', ../src/ban.cpp:223) of variable 'tmp', ../src/ban.cpp:222 on local variable 'tmp' and 'load' operation ('num_res_2_2_load10', ../src/ban.cpp:222) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_221_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 581.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 581.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_227_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_227_7'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_227_7' (loop 'VITIS_LOOP_227_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln229', ../src/ban.cpp:229) of variable 'tmp', ../src/ban.cpp:228 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:228) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_227_7' (loop 'VITIS_LOOP_227_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln229', ../src/ban.cpp:229) of variable 'tmp', ../src/ban.cpp:228 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:228) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_227_7' (loop 'VITIS_LOOP_227_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln229', ../src/ban.cpp:229) of variable 'tmp', ../src/ban.cpp:228 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:228) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_227_7' (loop 'VITIS_LOOP_227_7'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln229', ../src/ban.cpp:229) of variable 'tmp', ../src/ban.cpp:228 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:228) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_227_7' (loop 'VITIS_LOOP_227_7'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln229', ../src/ban.cpp:229) of variable 'tmp', ../src/ban.cpp:228 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:228) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_227_7' (loop 'VITIS_LOOP_227_7'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln229', ../src/ban.cpp:229) of variable 'tmp', ../src/ban.cpp:228 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:228) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'VITIS_LOOP_227_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 581.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 581.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 582.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 582.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_80_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln81', ../src/ban.cpp:81)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_80_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 583.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 583.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 583.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 583.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 583.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 583.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_108_1' pipeline 'VITIS_LOOP_108_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_108_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 583.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_80_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_80_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 585.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_86_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_86_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 586.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_98_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_98_3' pipeline 'VITIS_LOOP_98_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_98_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 586.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 587.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_192_1' pipeline 'VITIS_LOOP_192_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_192_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 589.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_161_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_161_2' pipeline 'VITIS_LOOP_161_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_161_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 591.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_198_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_198_2' pipeline 'VITIS_LOOP_198_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_198_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 592.348 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.67 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.81 seconds; current allocated memory: 418.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:237:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:237:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/ban.cpp:83:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.71 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.92 seconds; current allocated memory: 418.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.766 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.613 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 424.812 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_1' (../src/ban.cpp:196) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_202_2' (../src/ban.cpp:202) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_225_6' (../src/ban.cpp:225) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_231_7' (../src/ban.cpp:231) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:247) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:173) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:247) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:173) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:196:33) in function 'Ban::_div_body'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 450.090 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::operator*' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 644.645 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_112_1' to 'p_sum_Pipeline_VITIS_LOOP_112_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_165_2' to 'operator_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_196_1' to 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_2' to 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_202_2' to 'p_div_body_Pipeline_VITIS_LOOP_202_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_23' to 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_225_6' to 'p_div_body_Pipeline_VITIS_LOOP_225_6'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_231_7' to 'p_div_body_Pipeline_VITIS_LOOP_231_7'.
WARNING: [SYN 201-103] Legalizing function name '_div_body' to 'p_div_body'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 646.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 646.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 647.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 647.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 647.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 647.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 648.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 648.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 648.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 648.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 648.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 648.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 649.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 649.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 649.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 649.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 649.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 649.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 650.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 650.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 650.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 650.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_196_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 651.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 651.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 651.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 651.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_202_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_202_2' (loop 'VITIS_LOOP_202_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln204', ../src/ban.cpp:204) of variable 'tmp', ../src/ban.cpp:203 on local variable 'tmp' and 'load' operation ('num_res_2_0_load7', ../src/ban.cpp:203) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_202_2' (loop 'VITIS_LOOP_202_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln204', ../src/ban.cpp:204) of variable 'tmp', ../src/ban.cpp:203 on local variable 'tmp' and 'load' operation ('num_res_2_0_load7', ../src/ban.cpp:203) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_202_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 652.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 652.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 652.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 652.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_225_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_6'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_225_6' (loop 'VITIS_LOOP_225_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln227', ../src/ban.cpp:227) of variable 'tmp', ../src/ban.cpp:226 on local variable 'tmp' and 'load' operation ('num_res_2_2_load10', ../src/ban.cpp:226) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_225_6' (loop 'VITIS_LOOP_225_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln227', ../src/ban.cpp:227) of variable 'tmp', ../src/ban.cpp:226 on local variable 'tmp' and 'load' operation ('num_res_2_2_load10', ../src/ban.cpp:226) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_225_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 653.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 653.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_231_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_231_7'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_231_7' (loop 'VITIS_LOOP_231_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln233', ../src/ban.cpp:233) of variable 'tmp', ../src/ban.cpp:232 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:232) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_231_7' (loop 'VITIS_LOOP_231_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln233', ../src/ban.cpp:233) of variable 'tmp', ../src/ban.cpp:232 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:232) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_231_7' (loop 'VITIS_LOOP_231_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln233', ../src/ban.cpp:233) of variable 'tmp', ../src/ban.cpp:232 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:232) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_231_7' (loop 'VITIS_LOOP_231_7'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln233', ../src/ban.cpp:233) of variable 'tmp', ../src/ban.cpp:232 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:232) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_231_7' (loop 'VITIS_LOOP_231_7'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln233', ../src/ban.cpp:233) of variable 'tmp', ../src/ban.cpp:232 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:232) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_231_7' (loop 'VITIS_LOOP_231_7'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln233', ../src/ban.cpp:233) of variable 'tmp', ../src/ban.cpp:232 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:232) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'VITIS_LOOP_231_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 653.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 653.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 654.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 654.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 654.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 654.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 655.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 655.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 655.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 655.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 655.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 655.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_112_1' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 655.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 657.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 658.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 659.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 660.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 662.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 663.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 664.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 665.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 666.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 668.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_196_1' pipeline 'VITIS_LOOP_196_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 670.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 671.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_202_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_202_2' pipeline 'VITIS_LOOP_202_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_202_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 673.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_23' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 674.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_225_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_225_6' pipeline 'VITIS_LOOP_225_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_225_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 675.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_231_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_231_7' pipeline 'VITIS_LOOP_231_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_231_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 676.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.81 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.88 seconds; current allocated memory: 418.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:236:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:236:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/ban.cpp:83:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.73 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.94 seconds; current allocated memory: 418.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.766 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.609 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 424.816 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_1' (../src/ban.cpp:196) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_2' (../src/ban.cpp:201) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_224_6' (../src/ban.cpp:224) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_7' (../src/ban.cpp:230) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:246) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:173) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:246) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:173) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:196:33) in function 'Ban::_div_body'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 450.340 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::operator*' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 644.641 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_112_1' to 'p_sum_Pipeline_VITIS_LOOP_112_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_165_2' to 'operator_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_196_1' to 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_2' to 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_201_2' to 'p_div_body_Pipeline_VITIS_LOOP_201_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_23' to 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_224_6' to 'p_div_body_Pipeline_VITIS_LOOP_224_6'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_230_7' to 'p_div_body_Pipeline_VITIS_LOOP_230_7'.
WARNING: [SYN 201-103] Legalizing function name '_div_body' to 'p_div_body'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 646.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 646.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 647.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 647.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 647.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 647.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 648.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 648.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 648.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 648.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 648.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 648.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 649.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 649.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 649.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 649.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 649.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 649.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 650.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 650.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 650.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 650.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_196_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 651.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 651.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 651.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 651.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_201_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_201_2' (loop 'VITIS_LOOP_201_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln203', ../src/ban.cpp:203) of variable 'tmp', ../src/ban.cpp:202 on local variable 'tmp' and 'load' operation ('num_res_2_0_load7', ../src/ban.cpp:202) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_201_2' (loop 'VITIS_LOOP_201_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln203', ../src/ban.cpp:203) of variable 'tmp', ../src/ban.cpp:202 on local variable 'tmp' and 'load' operation ('num_res_2_0_load7', ../src/ban.cpp:202) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_201_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 652.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 652.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 652.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 652.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_224_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_224_6'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_224_6' (loop 'VITIS_LOOP_224_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln226', ../src/ban.cpp:226) of variable 'tmp', ../src/ban.cpp:225 on local variable 'tmp' and 'load' operation ('num_res_2_2_load10', ../src/ban.cpp:225) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_224_6' (loop 'VITIS_LOOP_224_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln226', ../src/ban.cpp:226) of variable 'tmp', ../src/ban.cpp:225 on local variable 'tmp' and 'load' operation ('num_res_2_2_load10', ../src/ban.cpp:225) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_224_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 653.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 653.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_230_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_230_7'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'VITIS_LOOP_230_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 653.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 653.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 654.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 654.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 654.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 654.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 655.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 655.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 655.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 655.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 655.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 655.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_112_1' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 655.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 657.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 658.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 659.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 660.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 662.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 663.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 664.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 665.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 666.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 668.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_196_1' pipeline 'VITIS_LOOP_196_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 670.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 671.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_201_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_201_2' pipeline 'VITIS_LOOP_201_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_201_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 673.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_23' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 674.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_224_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_224_6' pipeline 'VITIS_LOOP_224_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_224_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 675.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_230_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_230_7' pipeline 'VITIS_LOOP_230_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_230_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 676.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.72 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.82 seconds; current allocated memory: 419.086 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:236:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:236:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/ban.cpp:83:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.55 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.73 seconds; current allocated memory: 419.086 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 419.086 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 421.598 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 424.816 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_1' (../src/ban.cpp:196) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_2' (../src/ban.cpp:201) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_224_6' (../src/ban.cpp:224) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_7' (../src/ban.cpp:230) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:246) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:173) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:246) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:173) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:196:33) in function 'Ban::_div_body'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 450.340 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::operator*' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 644.660 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_112_1' to 'p_sum_Pipeline_VITIS_LOOP_112_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_165_2' to 'operator_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_196_1' to 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_2' to 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_201_2' to 'p_div_body_Pipeline_VITIS_LOOP_201_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_23' to 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_224_6' to 'p_div_body_Pipeline_VITIS_LOOP_224_6'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_230_7' to 'p_div_body_Pipeline_VITIS_LOOP_230_7'.
WARNING: [SYN 201-103] Legalizing function name '_div_body' to 'p_div_body'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 646.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 646.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 647.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 647.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 647.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 647.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 648.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 648.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 648.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 648.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 648.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 648.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 649.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 649.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 649.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 649.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 649.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 649.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 650.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 650.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 650.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 650.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_196_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 651.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 651.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 651.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 651.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_201_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_201_2' (loop 'VITIS_LOOP_201_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln203', ../src/ban.cpp:203) of variable 'tmp', ../src/ban.cpp:202 on local variable 'tmp' and 'load' operation ('num_res_2_0_load7', ../src/ban.cpp:202) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_201_2' (loop 'VITIS_LOOP_201_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln203', ../src/ban.cpp:203) of variable 'tmp', ../src/ban.cpp:202 on local variable 'tmp' and 'load' operation ('num_res_2_0_load7', ../src/ban.cpp:202) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_201_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 652.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 652.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 652.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 652.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_224_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_224_6'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_224_6' (loop 'VITIS_LOOP_224_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln226', ../src/ban.cpp:226) of variable 'tmp', ../src/ban.cpp:225 on local variable 'tmp' and 'load' operation ('num_res_2_2_load10', ../src/ban.cpp:225) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_224_6' (loop 'VITIS_LOOP_224_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln226', ../src/ban.cpp:226) of variable 'tmp', ../src/ban.cpp:225 on local variable 'tmp' and 'load' operation ('num_res_2_2_load10', ../src/ban.cpp:225) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_224_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 653.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 653.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_230_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_230_7'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'VITIS_LOOP_230_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 653.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 653.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 654.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 654.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 654.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 654.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 655.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 655.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 655.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 655.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 655.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 655.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_112_1' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 655.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 657.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 658.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 659.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 660.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 662.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 663.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 664.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 665.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 666.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 668.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_196_1' pipeline 'VITIS_LOOP_196_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 670.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 671.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_201_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_201_2' pipeline 'VITIS_LOOP_201_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_201_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 672.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_23' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 674.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_224_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_224_6' pipeline 'VITIS_LOOP_224_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_224_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 675.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_230_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_230_7' pipeline 'VITIS_LOOP_230_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_230_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 676.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.74 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.84 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:240:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:240:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/ban.cpp:83:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.66 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.86 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 421.582 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 424.770 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_1' (../src/ban.cpp:196) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_228_5' (../src/ban.cpp:228) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_234_6' (../src/ban.cpp:234) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:250) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:173) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:250) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:173) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:196:33) in function 'Ban::_div_body'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 450.211 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::operator*' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 634.863 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_112_1' to 'p_sum_Pipeline_VITIS_LOOP_112_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_165_2' to 'operator_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_196_1' to 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_2' to 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_23' to 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_228_5' to 'p_div_body_Pipeline_VITIS_LOOP_228_5'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_234_6' to 'p_div_body_Pipeline_VITIS_LOOP_234_6'.
WARNING: [SYN 201-103] Legalizing function name '_div_body' to 'p_div_body'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 637.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 637.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 637.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 637.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 637.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 637.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 638.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 638.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 638.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 638.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 639.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 639.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 639.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 639.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 639.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 639.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 640.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 640.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 640.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 640.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 640.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 640.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_196_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 641.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 641.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 642.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 642.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 642.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 642.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_228_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_228_5'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_228_5' (loop 'VITIS_LOOP_228_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln230', ../src/ban.cpp:230) of variable 'tmp', ../src/ban.cpp:229 on local variable 'tmp' and 'load' operation ('p_load8', ../src/ban.cpp:229) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_228_5' (loop 'VITIS_LOOP_228_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln230', ../src/ban.cpp:230) of variable 'tmp', ../src/ban.cpp:229 on local variable 'tmp' and 'load' operation ('p_load8', ../src/ban.cpp:229) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_228_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 642.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 642.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_234_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_234_6'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_6' (loop 'VITIS_LOOP_234_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_6' (loop 'VITIS_LOOP_234_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_6' (loop 'VITIS_LOOP_234_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_6' (loop 'VITIS_LOOP_234_6'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_6' (loop 'VITIS_LOOP_234_6'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_6' (loop 'VITIS_LOOP_234_6'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'VITIS_LOOP_234_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 643.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 643.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 643.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 643.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 644.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 644.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 645.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 645.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 645.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 645.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 645.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 645.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_112_1' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 645.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 647.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 648.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 649.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 650.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 652.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 653.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 654.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 655.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 656.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 657.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_196_1' pipeline 'VITIS_LOOP_196_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 659.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 661.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_23' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 662.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_228_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_228_5' pipeline 'VITIS_LOOP_228_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_228_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 663.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_234_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_234_6' pipeline 'VITIS_LOOP_234_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_234_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 665.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 667.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1_s' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 670.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2_s' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 671.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 672.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 673.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.77 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.87 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:240:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:240:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:240:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/ban.cpp:83:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.63 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.8 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 421.500 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 424.680 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_1' (../src/ban.cpp:196) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_234_5' (../src/ban.cpp:234) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:250) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:173) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:250) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:173) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 449.832 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::operator*' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 546.664 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_112_1' to 'p_sum_Pipeline_VITIS_LOOP_112_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_165_2' to 'operator_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_4_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_4_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_4_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_4_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 548.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 548.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 549.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 549.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 549.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 549.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 549.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 549.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 550.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 550.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 550.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 550.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 551.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 551.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 551.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 551.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 551.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 551.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 552.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 552.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 552.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 552.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 552.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 552.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_112_1' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 552.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 554.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 555.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 556.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 557.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 559.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 560.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 561.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 562.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.83 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.91 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:240:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:240:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/ban.cpp:83:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.85 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.05 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 421.578 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 424.711 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_1' (../src/ban.cpp:196) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_3' (../src/ban.cpp:213) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_219_4' (../src/ban.cpp:219) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_234_5' (../src/ban.cpp:234) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:250) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:173) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:250) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:173) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:196:33) in function 'Ban::_div_body'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 450.316 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::operator*' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 654.973 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_112_1' to 'p_sum_Pipeline_VITIS_LOOP_112_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_165_2' to 'operator_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_196_1' to 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_2' to 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_23' to 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_213_3' to 'p_div_body_Pipeline_VITIS_LOOP_213_3'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_24' to 'p_div_body_Pipeline_VITIS_LOOP_165_24'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_219_4' to 'p_div_body_Pipeline_VITIS_LOOP_219_4'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_234_5' to 'p_div_body_Pipeline_VITIS_LOOP_234_5'.
WARNING: [SYN 201-103] Legalizing function name '_div_body' to 'p_div_body'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 657.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 657.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 657.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 657.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 658.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 658.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 658.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 658.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 658.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 658.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 659.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 659.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 659.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 659.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 659.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 659.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 660.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 660.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 660.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 660.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 661.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 661.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_196_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 661.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 661.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 662.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 662.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 662.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 662.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_213_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_3'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_213_3' (loop 'VITIS_LOOP_213_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln215', ../src/ban.cpp:215) of variable 'tmp', ../src/ban.cpp:214 on local variable 'tmp' and 'load' operation ('p_load8', ../src/ban.cpp:214) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_213_3' (loop 'VITIS_LOOP_213_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln215', ../src/ban.cpp:215) of variable 'tmp', ../src/ban.cpp:214 on local variable 'tmp' and 'load' operation ('p_load8', ../src/ban.cpp:214) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_213_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 663.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 663.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_24' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load_1', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_24' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load_1', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 663.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 663.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_219_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_4'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_219_4' (loop 'VITIS_LOOP_219_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln221', ../src/ban.cpp:221) of variable 'tmp', ../src/ban.cpp:220 on local variable 'tmp' and 'load' operation ('p_load11', ../src/ban.cpp:220) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_219_4' (loop 'VITIS_LOOP_219_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln221', ../src/ban.cpp:221) of variable 'tmp', ../src/ban.cpp:220 on local variable 'tmp' and 'load' operation ('p_load11', ../src/ban.cpp:220) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_219_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 663.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 663.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_234_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_234_5'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_5' (loop 'VITIS_LOOP_234_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_5' (loop 'VITIS_LOOP_234_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_5' (loop 'VITIS_LOOP_234_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_5' (loop 'VITIS_LOOP_234_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_5' (loop 'VITIS_LOOP_234_5'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_5' (loop 'VITIS_LOOP_234_5'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'VITIS_LOOP_234_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 664.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 664.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 665.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 665.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 665.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 665.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 666.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 666.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 666.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 666.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 666.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 666.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_112_1' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 667.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 668.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 669.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 670.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 671.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 673.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 674.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 675.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 676.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 677.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 679.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_196_1' pipeline 'VITIS_LOOP_196_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 681.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 682.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_23' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 684.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_213_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.6 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.78 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:244:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:244:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/ban.cpp:83:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.6 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.8 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.574 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 424.730 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_1' (../src/ban.cpp:196) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_217_3' (../src/ban.cpp:217) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_4' (../src/ban.cpp:223) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_238_5' (../src/ban.cpp:238) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:254) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:173) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:254) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:173) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:196:33) in function 'Ban::_div_body'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 450.352 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::operator*' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 655.160 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_112_1' to 'p_sum_Pipeline_VITIS_LOOP_112_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_165_2' to 'operator_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_196_1' to 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_2' to 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_23' to 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_217_3' to 'p_div_body_Pipeline_VITIS_LOOP_217_3'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_24' to 'p_div_body_Pipeline_VITIS_LOOP_165_24'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_223_4' to 'p_div_body_Pipeline_VITIS_LOOP_223_4'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_238_5' to 'p_div_body_Pipeline_VITIS_LOOP_238_5'.
WARNING: [SYN 201-103] Legalizing function name '_div_body' to 'p_div_body'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 657.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 657.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 657.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 657.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 658.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 658.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 658.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 658.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 658.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 658.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 659.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 659.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 659.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 659.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 660.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 660.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 660.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 660.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 661.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 661.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 661.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 661.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_196_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 661.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 661.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 662.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 662.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 662.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 662.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_217_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_217_3'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_217_3' (loop 'VITIS_LOOP_217_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln219', ../src/ban.cpp:219) of variable 'tmp', ../src/ban.cpp:218 on local variable 'tmp' and 'load' operation ('p_load14', ../src/ban.cpp:218) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_217_3' (loop 'VITIS_LOOP_217_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln219', ../src/ban.cpp:219) of variable 'tmp', ../src/ban.cpp:218 on local variable 'tmp' and 'load' operation ('p_load14', ../src/ban.cpp:218) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_217_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 663.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 663.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_24' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load_1', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_24' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load_1', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 663.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 663.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_223_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_4'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_223_4' (loop 'VITIS_LOOP_223_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln225', ../src/ban.cpp:225) of variable 'tmp', ../src/ban.cpp:224 on local variable 'tmp' and 'load' operation ('p_load19', ../src/ban.cpp:224) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_223_4' (loop 'VITIS_LOOP_223_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln225', ../src/ban.cpp:225) of variable 'tmp', ../src/ban.cpp:224 on local variable 'tmp' and 'load' operation ('p_load19', ../src/ban.cpp:224) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_223_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 664.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 664.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_238_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_238_5'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_238_5' (loop 'VITIS_LOOP_238_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln240', ../src/ban.cpp:240) of variable 'tmp', ../src/ban.cpp:239 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:239) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_238_5' (loop 'VITIS_LOOP_238_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln240', ../src/ban.cpp:240) of variable 'tmp', ../src/ban.cpp:239 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:239) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_238_5' (loop 'VITIS_LOOP_238_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln240', ../src/ban.cpp:240) of variable 'tmp', ../src/ban.cpp:239 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:239) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_238_5' (loop 'VITIS_LOOP_238_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln240', ../src/ban.cpp:240) of variable 'tmp', ../src/ban.cpp:239 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:239) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_238_5' (loop 'VITIS_LOOP_238_5'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln240', ../src/ban.cpp:240) of variable 'tmp', ../src/ban.cpp:239 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:239) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_238_5' (loop 'VITIS_LOOP_238_5'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln240', ../src/ban.cpp:240) of variable 'tmp', ../src/ban.cpp:239 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:239) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'VITIS_LOOP_238_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 664.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 664.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 665.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 665.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 666.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 666.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 666.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 666.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 667.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 667.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 667.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 667.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_112_1' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 667.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 669.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 670.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 671.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 672.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 674.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 675.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 676.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 677.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 678.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 679.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_196_1' pipeline 'VITIS_LOOP_196_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 681.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 683.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_23' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 684.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_217_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5565] '#pragma HLS unroll' can only be applied inside loop body (../src/ban.cpp:201:9)
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.73 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.81 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:245:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:245:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/ban.cpp:83:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.65 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.85 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.648 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 424.793 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_1' (../src/ban.cpp:196) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_202_2' (../src/ban.cpp:202) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_218_4' (../src/ban.cpp:218) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_224_5' (../src/ban.cpp:224) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_239_6' (../src/ban.cpp:239) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:255) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:173) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:255) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:173) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:196:33) in function 'Ban::_div_body'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 450.648 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::operator*' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.19 seconds; current allocated memory: 664.754 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_112_1' to 'p_sum_Pipeline_VITIS_LOOP_112_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_165_2' to 'operator_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_196_1' to 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_2' to 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_202_2' to 'p_div_body_Pipeline_VITIS_LOOP_202_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_23' to 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_218_4' to 'p_div_body_Pipeline_VITIS_LOOP_218_4'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_24' to 'p_div_body_Pipeline_VITIS_LOOP_165_24'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_224_5' to 'p_div_body_Pipeline_VITIS_LOOP_224_5'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_239_6' to 'p_div_body_Pipeline_VITIS_LOOP_239_6'.
WARNING: [SYN 201-103] Legalizing function name '_div_body' to 'p_div_body'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 666.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 666.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 667.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 667.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 668.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 668.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 668.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 668.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 668.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 668.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 669.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 669.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 669.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 669.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 669.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 669.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 670.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 670.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 670.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 670.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 670.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 670.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_196_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 671.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 671.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 671.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 671.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_202_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_202_2' (loop 'VITIS_LOOP_202_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln204', ../src/ban.cpp:204) of variable 'tmp', ../src/ban.cpp:203 on local variable 'tmp' and 'load' operation ('num_res_2_0_load7', ../src/ban.cpp:203) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_202_2' (loop 'VITIS_LOOP_202_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln204', ../src/ban.cpp:204) of variable 'tmp', ../src/ban.cpp:203 on local variable 'tmp' and 'load' operation ('num_res_2_0_load7', ../src/ban.cpp:203) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_202_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 671.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 671.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 672.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 672.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_218_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_218_4'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_218_4' (loop 'VITIS_LOOP_218_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln220', ../src/ban.cpp:220) of variable 'tmp', ../src/ban.cpp:219 on local variable 'tmp' and 'load' operation ('num_res_2_2_load10', ../src/ban.cpp:219) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_218_4' (loop 'VITIS_LOOP_218_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln220', ../src/ban.cpp:220) of variable 'tmp', ../src/ban.cpp:219 on local variable 'tmp' and 'load' operation ('num_res_2_2_load10', ../src/ban.cpp:219) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_218_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 673.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 673.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_24' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load_1', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_24' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load_1', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 673.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 673.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_224_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_224_5'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_224_5' (loop 'VITIS_LOOP_224_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln226', ../src/ban.cpp:226) of variable 'tmp', ../src/ban.cpp:225 on local variable 'tmp' and 'load' operation ('num_res_2_4_load10', ../src/ban.cpp:225) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_224_5' (loop 'VITIS_LOOP_224_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln226', ../src/ban.cpp:226) of variable 'tmp', ../src/ban.cpp:225 on local variable 'tmp' and 'load' operation ('num_res_2_4_load10', ../src/ban.cpp:225) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_224_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 674.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 674.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_239_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_239_6'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('num_res_2_6_load8', ../src/ban.cpp:240) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('num_res_2_6_load8', ../src/ban.cpp:240) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('num_res_2_6_load8', ../src/ban.cpp:240) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('num_res_2_6_load8', ../src/ban.cpp:240) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('num_res_2_6_load8', ../src/ban.cpp:240) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('num_res_2_6_load8', ../src/ban.cpp:240) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'VITIS_LOOP_239_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 674.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 674.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 675.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 675.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 676.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 676.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 676.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 676.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 676.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 676.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 676.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 676.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_112_1' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 677.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 678.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 679.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 680.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 682.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 683.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 684.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 685.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 687.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 688.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 689.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_196_1' pipeline 'VITIS_LOOP_196_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 691.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 693.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_202_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_202_2' pipeline 'VITIS_LOOP_202_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_202_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 694.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_23' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 695.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_218_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_218_4' pipeline 'VITIS_LOOP_218_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_218_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 697.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_24' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 698.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_224_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_224_5' pipeline 'VITIS_LOOP_224_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_224_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 699.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_239_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_239_6' pipeline 'VITIS_LOOP_239_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_239_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 701.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 703.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1_s' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 706.824 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.65 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.76 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_201_2' (../src/ban.cpp:201:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:245:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:245:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/ban.cpp:83:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.56 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.76 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 421.590 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 424.754 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_1' (../src/ban.cpp:196) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_218_4' (../src/ban.cpp:218) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_224_5' (../src/ban.cpp:224) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_239_6' (../src/ban.cpp:239) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:255) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:173) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:255) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:173) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:196:33) in function 'Ban::_div_body'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 450.602 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::operator*' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 655.148 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_112_1' to 'p_sum_Pipeline_VITIS_LOOP_112_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_165_2' to 'operator_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_196_1' to 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_2' to 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_23' to 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_218_4' to 'p_div_body_Pipeline_VITIS_LOOP_218_4'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_24' to 'p_div_body_Pipeline_VITIS_LOOP_165_24'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_224_5' to 'p_div_body_Pipeline_VITIS_LOOP_224_5'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_239_6' to 'p_div_body_Pipeline_VITIS_LOOP_239_6'.
WARNING: [SYN 201-103] Legalizing function name '_div_body' to 'p_div_body'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 657.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 657.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 657.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 657.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 658.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 658.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 658.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 658.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 658.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 658.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 659.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 659.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 659.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 659.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 660.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 660.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 660.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 660.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 660.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 660.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 661.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 661.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_196_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 661.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 661.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 662.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 662.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 662.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 662.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_218_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_218_4'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_218_4' (loop 'VITIS_LOOP_218_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln220', ../src/ban.cpp:220) of variable 'tmp', ../src/ban.cpp:219 on local variable 'tmp' and 'load' operation ('p_load15', ../src/ban.cpp:219) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_218_4' (loop 'VITIS_LOOP_218_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln220', ../src/ban.cpp:220) of variable 'tmp', ../src/ban.cpp:219 on local variable 'tmp' and 'load' operation ('p_load15', ../src/ban.cpp:219) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_218_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 663.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 663.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_24' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load_1', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_24' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load_1', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 663.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 663.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_224_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_224_5'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_224_5' (loop 'VITIS_LOOP_224_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln226', ../src/ban.cpp:226) of variable 'tmp', ../src/ban.cpp:225 on local variable 'tmp' and 'load' operation ('p_load19', ../src/ban.cpp:225) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_224_5' (loop 'VITIS_LOOP_224_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln226', ../src/ban.cpp:226) of variable 'tmp', ../src/ban.cpp:225 on local variable 'tmp' and 'load' operation ('p_load19', ../src/ban.cpp:225) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_224_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 664.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 664.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_239_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_239_6'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:240) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:240) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:240) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:240) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:240) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:240) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'VITIS_LOOP_239_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 664.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 664.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 665.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 665.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 666.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 666.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 667.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 667.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 667.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 667.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 667.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 667.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_112_1' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 667.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 669.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 670.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 671.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 672.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 674.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 675.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 676.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 677.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 678.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 679.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_196_1' pipeline 'VITIS_LOOP_196_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 681.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 683.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_23' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 684.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_218_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.75 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.78 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_244_6' (../src/ban.cpp:244:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:194:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_4' (../src/ban.cpp:220:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:194:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_5' (../src/ban.cpp:227:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:194:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_2' (../src/ban.cpp:203:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:194:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:125:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:186:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:186:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:194:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:251:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:251:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/ban.cpp:83:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.67 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.86 seconds; current allocated memory: 418.859 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.859 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 424.988 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_1' (../src/ban.cpp:198) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_2' (../src/ban.cpp:167) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_2' (../src/ban.cpp:167) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_2' (../src/ban.cpp:167) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_2' (../src/ban.cpp:167) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:261) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:196) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:196) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:196) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:175) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:261) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:196) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:196) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:196) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 450.102 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165:28) in function 'Ban::operator*' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 537.324 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_167_2' to 'operator_Pipeline_VITIS_LOOP_167_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 539.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 539.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 539.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 539.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 539.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 539.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 540.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 540.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_167_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_2'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_167_2' (loop 'VITIS_LOOP_167_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln168', ../src/ban.cpp:168) of variable 'tmp', ../src/ban.cpp:168 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:168) on local variable 'num_res[0]'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_167_2' (loop 'VITIS_LOOP_167_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln168', ../src/ban.cpp:168) of variable 'tmp', ../src/ban.cpp:168 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:168) on local variable 'num_res[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_167_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 541.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 541.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 541.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 541.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 541.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 541.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 542.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 542.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 542.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 542.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 542.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 542.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 542.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 542.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 543.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 544.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 545.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 546.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_167_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_167_2' pipeline 'VITIS_LOOP_167_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_167_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 548.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 549.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 550.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 551.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 552.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 554.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 555.945 MB.
INFO: [RTMG 210-279] Implementing memory 'main_operator_Pipeline_VITIS_LOOP_167_2_b_num_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'main_b_num_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 559.691 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 565.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.85 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.92 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_6' (../src/ban.cpp:237:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:195:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_4' (../src/ban.cpp:213:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:195:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_5' (../src/ban.cpp:220:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:195:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_204_2' (../src/ban.cpp:204:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:195:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:125:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:187:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:187:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:195:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:244:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:244:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/ban.cpp:83:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.53 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.73 seconds; current allocated memory: 418.859 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.859 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 421.777 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 424.996 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_199_1' (../src/ban.cpp:199) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_div_body' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_div_body' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_div_body' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::operator*' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_167_2' (../src/ban.cpp:167) in function 'Ban::_div_body': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_167_2' (../src/ban.cpp:167) in function 'Ban::_div_body': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_167_2' (../src/ban.cpp:167) in function 'Ban::_div_body': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_167_2' (../src/ban.cpp:167) in function 'Ban::operator*': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:254) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:197) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:197) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:197) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:176) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:254) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:197) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:197) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:197) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:176) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 449.867 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165:28) in function 'Ban::operator*' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 527.738 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 529.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 529.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 530.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 530.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 530.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 530.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 530.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 530.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 531.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 531.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 531.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 531.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 532.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 532.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 532.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 532.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_165_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 533.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 533.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 533.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 533.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.73 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.87 seconds; current allocated memory: 418.867 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.6)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.43 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.64 seconds; current allocated memory: 418.867 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.867 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.230 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 421.477 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 445.074 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 435.324 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.77 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.97 seconds; current allocated memory: 418.867 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.6)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.38 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.57 seconds; current allocated memory: 418.867 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.867 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.219 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 421.457 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 445.039 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 435.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.76 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.79 seconds; current allocated memory: 418.867 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_242_6' (../src/ban.cpp:242:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_218_4' (../src/ban.cpp:218:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_225_5' (../src/ban.cpp:225:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_209_2' (../src/ban.cpp:209:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_3' (../src/ban.cpp:169:21) in function 'Ban::_mul' completely with a factor of 3 (../src/ban.cpp:162:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:125:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.6 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.77 seconds; current allocated memory: 418.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.867 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 425.020 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_4' (../src/ban.cpp:176) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_4' (../src/ban.cpp:176) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_1' (../src/ban.cpp:204) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_4' (../src/ban.cpp:176) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:202) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:202) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:202) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:259) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:181) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:259) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:181) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::mul_body'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::_sum'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 450.188 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:166:10)
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:172:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 556.777 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 558.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 558.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 559.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 559.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 559.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 559.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_165_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 560.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 560.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_168_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_2'.
WARNING: [HLS 200-885] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to schedule 'store' operation ('aux_addr_2_write_ln172', ../src/ban.cpp:172) of variable 'tmp', ../src/ban.cpp:171 on array 'aux' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'aux'.
WARNING: [HLS 200-885] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to schedule 'store' operation ('aux_addr_2_write_ln172', ../src/ban.cpp:172) of variable 'tmp', ../src/ban.cpp:171 on array 'aux' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'aux'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 14, loop 'VITIS_LOOP_168_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 560.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 560.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_176_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_176_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 561.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 561.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 561.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 561.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 561.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 561.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 562.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 562.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 562.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 562.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 562.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 562.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 562.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 563.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 564.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 565.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 566.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_165_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 568.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_168_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_168_2' pipeline 'VITIS_LOOP_168_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_168_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 569.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_176_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_176_4' pipeline 'VITIS_LOOP_176_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_176_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 570.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 571.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k325t-ffg900-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k325tffg900-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.65 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.78 seconds; current allocated memory: 418.848 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_242_6' (../src/ban.cpp:242:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_218_4' (../src/ban.cpp:218:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_225_5' (../src/ban.cpp:225:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_209_2' (../src/ban.cpp:209:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_3' (../src/ban.cpp:169:21) in function 'Ban::_mul' completely with a factor of 3 (../src/ban.cpp:162:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:125:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.57 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.78 seconds; current allocated memory: 418.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 421.855 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 425.086 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_4' (../src/ban.cpp:176) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_4' (../src/ban.cpp:176) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_1' (../src/ban.cpp:204) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_4' (../src/ban.cpp:176) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:202) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:202) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:202) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:259) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:181) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:259) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:181) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::mul_body'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::_sum'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 449.910 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:166:10)
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:172:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 556.703 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 558.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 558.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 559.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 559.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 559.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 559.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_165_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 560.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 560.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_168_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_2'.
WARNING: [HLS 200-885] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to schedule 'store' operation ('aux_addr_2_write_ln172', ../src/ban.cpp:172) of variable 'tmp', ../src/ban.cpp:171 on array 'aux' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'aux'.
WARNING: [HLS 200-885] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to schedule 'store' operation ('aux_addr_2_write_ln172', ../src/ban.cpp:172) of variable 'tmp', ../src/ban.cpp:171 on array 'aux' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'aux'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 15, loop 'VITIS_LOOP_168_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 560.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 560.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_176_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_176_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 561.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 561.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 561.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 561.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 561.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 561.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 562.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 562.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 562.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 562.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 562.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 562.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 563.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 564.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 565.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 566.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_165_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 568.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_168_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_168_2' pipeline 'VITIS_LOOP_168_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_168_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 569.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_176_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_176_4' pipeline 'VITIS_LOOP_176_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_176_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 570.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 571.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k325t-ffg900-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k325tffg900-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.88 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.01 seconds; current allocated memory: 418.848 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_242_6' (../src/ban.cpp:242:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_218_4' (../src/ban.cpp:218:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_225_5' (../src/ban.cpp:225:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_209_2' (../src/ban.cpp:209:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:125:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.58 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.79 seconds; current allocated memory: 418.957 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.957 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.785 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 424.871 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_4' (../src/ban.cpp:176) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_4' (../src/ban.cpp:176) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_1' (../src/ban.cpp:204) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_4' (../src/ban.cpp:176) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168) in function 'Ban::_mul.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168) in function 'Ban::_mul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168) in function 'Ban::mul_body' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_169_3' (../src/ban.cpp:169) in function 'Ban::_mul.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_169_3' (../src/ban.cpp:169) in function 'Ban::_mul' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_169_3' (../src/ban.cpp:169) in function 'Ban::mul_body' completely with a factor of 3.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:202) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:202) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:202) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:259) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:181) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:259) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:181) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::mul_body'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::_sum'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 450.070 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:166:10)
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:172:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 556.633 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 558.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 558.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 558.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 558.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 559.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 559.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 559.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_165_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 560.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 560.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_168_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_2'.
WARNING: [HLS 200-885] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to schedule 'load' operation ('aux_load_1', ../src/ban.cpp:171) on array 'aux' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'aux'.
WARNING: [HLS 200-885] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to schedule 'load' operation ('aux_load', ../src/ban.cpp:171) on array 'aux' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'aux'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 18, loop 'VITIS_LOOP_168_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 560.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 560.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_176_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_176_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 561.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 561.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 561.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 561.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 561.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 561.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 562.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 562.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 562.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 562.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 562.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 562.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 563.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 564.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 565.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 566.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_165_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 568.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_168_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_168_2' pipeline 'VITIS_LOOP_168_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_168_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 569.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_176_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_176_4' pipeline 'VITIS_LOOP_176_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_176_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 570.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k325t-ffg900-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k325tffg900-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.79 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.91 seconds; current allocated memory: 418.848 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_242_6' (../src/ban.cpp:242:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_218_4' (../src/ban.cpp:218:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_225_5' (../src/ban.cpp:225:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_209_2' (../src/ban.cpp:209:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_3' (../src/ban.cpp:169:21) in function 'Ban::_mul' completely with a factor of 3 (../src/ban.cpp:162:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:125:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.76 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.98 seconds; current allocated memory: 418.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.789 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 424.941 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_4' (../src/ban.cpp:176) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_4' (../src/ban.cpp:176) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_1' (../src/ban.cpp:204) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_4' (../src/ban.cpp:176) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:202) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:202) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:202) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:259) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:181) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:259) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:181) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::mul_body'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::_sum'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 449.867 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:166:10)
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:172:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 556.688 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 558.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 558.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 559.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 559.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 559.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 559.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_165_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 560.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 560.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_168_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_2'.
WARNING: [HLS 200-885] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to schedule 'store' operation ('aux_addr_2_write_ln172', ../src/ban.cpp:172) of variable 'tmp', ../src/ban.cpp:171 on array 'aux' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'aux'.
WARNING: [HLS 200-885] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to schedule 'store' operation ('aux_addr_2_write_ln172', ../src/ban.cpp:172) of variable 'tmp', ../src/ban.cpp:171 on array 'aux' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'aux'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 15, loop 'VITIS_LOOP_168_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 560.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 560.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_176_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_176_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 561.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 561.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 561.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 561.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 561.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 561.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 562.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 562.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 562.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 562.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 562.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 562.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 563.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 564.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 565.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 566.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_165_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 568.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_168_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_168_2' pipeline 'VITIS_LOOP_168_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_168_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 569.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_176_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_176_4' pipeline 'VITIS_LOOP_176_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_176_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 570.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 571.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k325t-ffg900-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k325tffg900-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.79 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.94 seconds; current allocated memory: 418.848 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_242_6' (../src/ban.cpp:242:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_218_4' (../src/ban.cpp:218:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_225_5' (../src/ban.cpp:225:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_209_2' (../src/ban.cpp:209:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:125:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.71 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.96 seconds; current allocated memory: 418.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.816 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 424.910 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_4' (../src/ban.cpp:176) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_4' (../src/ban.cpp:176) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_1' (../src/ban.cpp:204) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_4' (../src/ban.cpp:176) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:202) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:202) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:202) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:259) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:181) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:259) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:181) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::mul_body'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::_sum'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 449.934 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_2' (../src/ban.cpp:168:33) in function 'Ban::mul_body'.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:166:10)
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:172:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 556.668 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 558.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 558.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 558.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 558.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 559.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 559.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 559.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_165_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 560.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 560.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_168_2_VITIS_LOOP_169_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_2_VITIS_LOOP_169_3'.
WARNING: [HLS 200-880] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2_VITIS_LOOP_169_3' (loop 'VITIS_LOOP_168_2_VITIS_LOOP_169_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('aux_addr_write_ln172', ../src/ban.cpp:172) of variable 'tmp', ../src/ban.cpp:171 on array 'aux' and 'load' operation ('aux_load', ../src/ban.cpp:171) on array 'aux'.
WARNING: [HLS 200-880] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2_VITIS_LOOP_169_3' (loop 'VITIS_LOOP_168_2_VITIS_LOOP_169_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('aux_addr_write_ln172', ../src/ban.cpp:172) of variable 'tmp', ../src/ban.cpp:171 on array 'aux' and 'load' operation ('aux_load', ../src/ban.cpp:171) on array 'aux'.
WARNING: [HLS 200-880] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2_VITIS_LOOP_169_3' (loop 'VITIS_LOOP_168_2_VITIS_LOOP_169_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('aux_addr_write_ln172', ../src/ban.cpp:172) of variable 'tmp', ../src/ban.cpp:171 on array 'aux' and 'load' operation ('aux_load', ../src/ban.cpp:171) on array 'aux'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 11, loop 'VITIS_LOOP_168_2_VITIS_LOOP_169_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 560.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 560.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_176_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_176_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 561.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 561.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 561.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 561.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 561.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 561.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 562.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 562.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 562.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 562.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 562.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 562.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 563.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 564.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 565.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 566.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_165_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 568.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_168_2_VITIS_LOOP_169_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_168_2_VITIS_LOOP_169_3' pipeline 'VITIS_LOOP_168_2_VITIS_LOOP_169_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_168_2_VITIS_LOOP_169_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 569.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_176_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_176_4' pipeline 'VITIS_LOOP_176_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_176_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 571.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 572.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k325t-ffg900-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k325tffg900-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.87 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.02 seconds; current allocated memory: 418.848 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_170_3' is marked as complete unroll implied by the pipeline pragma (../src/ban.cpp:170:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_6' (../src/ban.cpp:243:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:201:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_219_4' (../src/ban.cpp:219:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:201:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_226_5' (../src/ban.cpp:226:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:201:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_2' (../src/ban.cpp:210:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:201:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_170_3' (../src/ban.cpp:170:20) in function 'Ban::_mul' completely with a factor of 3 (../src/ban.cpp:162:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:125:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:181:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:181:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:181:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:193:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring complete partitioning for array 'aux' on dimension 1 (../src/ban.cpp:164:4)
INFO: [HLS 214-270] Inferring complete partitioning for array 'aux.i' on dimension 1 (../src/ban.cpp:164:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.82 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.01 seconds; current allocated memory: 419.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 419.016 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 421.836 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 424.984 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_4' (../src/ban.cpp:177) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_4' (../src/ban.cpp:177) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (../src/ban.cpp:205) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_4' (../src/ban.cpp:177) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:203) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:203) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:203) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:260) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:182) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'aux' (../src/ban.cpp:164) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aux' (../src/ban.cpp:164) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aux' (../src/ban.cpp:164) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:260) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:182) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::mul_body'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::_sum'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 450.449 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 557.117 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 559.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 559.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 559.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 559.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 559.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 560.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 560.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_165_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 560.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 560.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_168_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_2'.
WARNING: [HLS 200-880] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('aux_1_2_write_ln172', ../src/ban.cpp:172) of variable 'aux[2]' on local variable 'aux[1]' and 'load' operation ('aux_1_2_load') on local variable 'aux[1]'.
WARNING: [HLS 200-880] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('aux_1_2_write_ln172', ../src/ban.cpp:172) of variable 'aux[2]' on local variable 'aux[1]' and 'load' operation ('aux_1_2_load') on local variable 'aux[1]'.
WARNING: [HLS 200-880] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('aux_1_2_write_ln172', ../src/ban.cpp:172) of variable 'aux[2]' on local variable 'aux[1]' and 'load' operation ('aux_1_2_load') on local variable 'aux[1]'.
WARNING: [HLS 200-880] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('aux_1_3_write_ln172', ../src/ban.cpp:172) of variable 'aux[3]' on local variable 'aux[1]' and 'load' operation ('aux_1_3_load') on local variable 'aux[1]'.
WARNING: [HLS 200-880] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('aux_1_3_write_ln172', ../src/ban.cpp:172) of variable 'aux[3]' on local variable 'aux[1]' and 'load' operation ('aux_1_3_load') on local variable 'aux[1]'.
WARNING: [HLS 200-880] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 0) between 'store' operation ('aux_1_3_write_ln172', ../src/ban.cpp:172) of variable 'aux[3]' on local variable 'aux[1]' and 'load' operation ('aux_1_3_load') on local variable 'aux[1]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 15, loop 'VITIS_LOOP_168_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 561.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 561.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_177_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_177_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_177_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 562.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 562.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 562.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 562.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 563.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 563.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 563.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 563.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 563.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 563.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 563.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 563.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 564.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 565.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 566.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 567.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_165_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 569.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_168_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_168_2' pipeline 'VITIS_LOOP_168_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k325t-ffg900-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k325tffg900-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.81 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.89 seconds; current allocated memory: 418.848 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_170_3' is marked as complete unroll implied by the pipeline pragma (../src/ban.cpp:170:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_6' (../src/ban.cpp:243:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:201:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_219_4' (../src/ban.cpp:219:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:201:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_226_5' (../src/ban.cpp:226:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:201:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_2' (../src/ban.cpp:210:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:201:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_170_3' (../src/ban.cpp:170:20) in function 'Ban::_mul' completely with a factor of 3 (../src/ban.cpp:162:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:125:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:181:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:181:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:181:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:193:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring complete partitioning for array 'aux' on dimension 1 (../src/ban.cpp:164:4)
INFO: [HLS 214-270] Inferring complete partitioning for array 'aux.i' on dimension 1 (../src/ban.cpp:164:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.6 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.79 seconds; current allocated memory: 418.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 425.082 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_4' (../src/ban.cpp:177) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_4' (../src/ban.cpp:177) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (../src/ban.cpp:205) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_4' (../src/ban.cpp:177) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:203) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:203) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:203) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:260) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:182) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'aux' (../src/ban.cpp:164) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aux' (../src/ban.cpp:164) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'aux' (../src/ban.cpp:164) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:260) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:182) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::mul_body'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::_sum'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 450.211 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 557.098 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 559.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 559.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 559.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 559.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 559.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 560.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 560.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_165_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 560.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 560.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_168_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_2'.
WARNING: [HLS 200-880] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('aux_1_2_write_ln172', ../src/ban.cpp:172) of variable 'aux[2]' on local variable 'aux[1]' and 'load' operation ('aux_1_2_load') on local variable 'aux[1]'.
WARNING: [HLS 200-880] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('aux_1_2_write_ln172', ../src/ban.cpp:172) of variable 'aux[2]' on local variable 'aux[1]' and 'load' operation ('aux_1_2_load') on local variable 'aux[1]'.
WARNING: [HLS 200-880] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('aux_1_2_write_ln172', ../src/ban.cpp:172) of variable 'aux[2]' on local variable 'aux[1]' and 'load' operation ('aux_1_2_load') on local variable 'aux[1]'.
WARNING: [HLS 200-880] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('aux_1_3_write_ln172', ../src/ban.cpp:172) of variable 'aux[3]' on local variable 'aux[1]' and 'load' operation ('aux_1_3_load') on local variable 'aux[1]'.
WARNING: [HLS 200-880] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('aux_1_3_write_ln172', ../src/ban.cpp:172) of variable 'aux[3]' on local variable 'aux[1]' and 'load' operation ('aux_1_3_load') on local variable 'aux[1]'.
WARNING: [HLS 200-880] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 0) between 'store' operation ('aux_1_3_write_ln172', ../src/ban.cpp:172) of variable 'aux[3]' on local variable 'aux[1]' and 'load' operation ('aux_1_3_load') on local variable 'aux[1]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 15, loop 'VITIS_LOOP_168_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 561.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 561.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_177_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_177_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_177_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 562.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 562.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 562.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 562.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 562.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 563.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 563.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 563.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 563.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 563.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 563.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 563.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 563.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 564.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 565.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 566.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 567.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_165_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 569.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_168_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_168_2' pipeline 'VITIS_LOOP_168_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu19p-fsva3824-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsva3824-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.88 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.98 seconds; current allocated memory: 418.750 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_242_6' (../src/ban.cpp:242:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_218_4' (../src/ban.cpp:218:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_225_5' (../src/ban.cpp:225:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_209_2' (../src/ban.cpp:209:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_3' (../src/ban.cpp:169:21) in function 'Ban::_mul' completely with a factor of 3 (../src/ban.cpp:162:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:125:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.74 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.93 seconds; current allocated memory: 418.957 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.957 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.883 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 425.148 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_4' (../src/ban.cpp:176) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_4' (../src/ban.cpp:176) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_1' (../src/ban.cpp:204) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_4' (../src/ban.cpp:176) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:202) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:202) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:202) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:259) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:181) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:259) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:181) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::mul_body'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::_sum'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 449.941 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:166:10)
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:172:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 556.777 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 558.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 558.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 559.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 559.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 559.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 559.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_165_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 560.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 560.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_168_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_2'.
WARNING: [HLS 200-885] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to schedule 'store' operation ('aux_addr_2_write_ln172', ../src/ban.cpp:172) of variable 'tmp', ../src/ban.cpp:171 on array 'aux' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'aux'.
WARNING: [HLS 200-885] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to schedule 'store' operation ('aux_addr_2_write_ln172', ../src/ban.cpp:172) of variable 'tmp', ../src/ban.cpp:171 on array 'aux' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'aux'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 12, loop 'VITIS_LOOP_168_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 560.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 560.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_176_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_176_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 561.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 561.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 561.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 561.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 561.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 561.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 562.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 562.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 562.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 562.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 562.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 562.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 563.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 564.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 565.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 566.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_165_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 568.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_168_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_168_2' pipeline 'VITIS_LOOP_168_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_168_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 569.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_176_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_176_4' pipeline 'VITIS_LOOP_176_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_176_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 570.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 571.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu19p-fsva3824-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsva3824-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.67 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.75 seconds; current allocated memory: 418.770 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_242_6' (../src/ban.cpp:242:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_218_4' (../src/ban.cpp:218:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_225_5' (../src/ban.cpp:225:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_209_2' (../src/ban.cpp:209:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_3' (../src/ban.cpp:169:21) in function 'Ban::_mul' completely with a factor of 3 (../src/ban.cpp:162:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:125:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.55 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.78 seconds; current allocated memory: 418.930 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.930 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.891 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 425.020 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_4' (../src/ban.cpp:176) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_4' (../src/ban.cpp:176) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_1' (../src/ban.cpp:204) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_4' (../src/ban.cpp:176) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:202) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:202) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:202) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:259) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:181) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:259) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:181) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::mul_body'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::_sum'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 449.941 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:166:10)
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:172:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 556.777 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 558.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 558.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 559.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 559.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 559.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 559.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_165_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 560.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 560.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_168_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_2'.
WARNING: [HLS 200-885] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to schedule 'store' operation ('aux_addr_2_write_ln172', ../src/ban.cpp:172) of variable 'tmp', ../src/ban.cpp:171 on array 'aux' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'aux'.
WARNING: [HLS 200-885] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_168_2' (loop 'VITIS_LOOP_168_2'): Unable to schedule 'store' operation ('aux_addr_2_write_ln172', ../src/ban.cpp:172) of variable 'tmp', ../src/ban.cpp:171 on array 'aux' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'aux'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 12, loop 'VITIS_LOOP_168_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 560.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 560.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_176_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_176_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 561.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 561.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 561.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 561.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 561.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 561.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 562.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 562.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 562.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 562.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 562.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 562.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 562.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 563.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 564.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 565.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 566.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_165_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 568.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_168_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_168_2' pipeline 'VITIS_LOOP_168_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_168_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 569.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_176_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_176_4' pipeline 'VITIS_LOOP_176_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_176_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 570.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 571.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu19p-fsva3824-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsva3824-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.87 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.95 seconds; current allocated memory: 418.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_244_6' (../src/ban.cpp:244:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:202:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_4' (../src/ban.cpp:220:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:202:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_5' (../src/ban.cpp:227:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:202:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_211_2' (../src/ban.cpp:211:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:202:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_3' (../src/ban.cpp:171:21) in function 'Ban::_mul' completely with a factor of 3 (../src/ban.cpp:164:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112:20) in function 'Ban::_sum' completely with a factor of 3 (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:194:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:251:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:251:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:251:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.66 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.9 seconds; current allocated memory: 418.957 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.957 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.906 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 425.027 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_2' (../src/ban.cpp:170) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_178_4' (../src/ban.cpp:178) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_2' (../src/ban.cpp:170) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_178_4' (../src/ban.cpp:178) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_1' (../src/ban.cpp:206) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_2' (../src/ban.cpp:170) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_178_4' (../src/ban.cpp:178) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:204) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:204) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:204) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:261) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:183) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:261) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:183) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::mul_body'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::_sum'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 450.328 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:168:10)
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:174:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 556.719 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 558.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 558.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 559.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 559.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 559.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 559.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 560.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 560.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_170_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_2'.
WARNING: [HLS 200-885] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_170_2' (loop 'VITIS_LOOP_170_2'): Unable to schedule 'store' operation ('aux_addr_2_write_ln174', ../src/ban.cpp:174) of variable 'tmp', ../src/ban.cpp:173 on array 'aux' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'aux'.
WARNING: [HLS 200-885] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_170_2' (loop 'VITIS_LOOP_170_2'): Unable to schedule 'store' operation ('aux_addr_2_write_ln174', ../src/ban.cpp:174) of variable 'tmp', ../src/ban.cpp:173 on array 'aux' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'aux'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 12, loop 'VITIS_LOOP_170_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 560.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 560.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_178_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_178_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 561.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 561.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 561.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 561.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 561.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 561.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 562.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 562.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 562.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 562.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 562.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 562.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 562.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 564.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 565.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 566.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 568.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_170_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_170_2' pipeline 'VITIS_LOOP_170_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_170_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 569.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_178_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_178_4' pipeline 'VITIS_LOOP_178_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_178_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 570.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 571.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.81 seconds. CPU system time: 0.54 seconds. Elapsed time: 4.01 seconds; current allocated memory: 418.844 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_245_6' (../src/ban.cpp:245:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:203:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_221_4' (../src/ban.cpp:221:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:203:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_228_5' (../src/ban.cpp:228:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:203:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_2' (../src/ban.cpp:212:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:203:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_3' (../src/ban.cpp:171:21) in function 'Ban::_mul' completely with a factor of 3 (../src/ban.cpp:164:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112:20) in function 'Ban::_sum' completely with a factor of 3 (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:183:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:183:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:183:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:195:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:252:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:252:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:252:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.85 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.02 seconds; current allocated memory: 418.949 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 418.949 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 421.875 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 425.031 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_2' (../src/ban.cpp:170) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_179_4' (../src/ban.cpp:179) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_2' (../src/ban.cpp:170) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_179_4' (../src/ban.cpp:179) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_207_1' (../src/ban.cpp:207) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_2' (../src/ban.cpp:170) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_179_4' (../src/ban.cpp:179) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:205) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:205) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:205) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:262) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:184) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:205) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:205) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:205) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:262) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:184) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::mul_body'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::_sum'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 449.965 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:168:10)
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:175:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 556.707 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 558.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 558.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 559.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 559.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 559.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 559.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 560.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 560.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_170_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_2'.
WARNING: [HLS 200-885] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_170_2' (loop 'VITIS_LOOP_170_2'): Unable to schedule 'store' operation ('aux_addr_2_write_ln175', ../src/ban.cpp:175) of variable 'tmp', ../src/ban.cpp:174 on array 'aux' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'aux'.
WARNING: [HLS 200-885] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_170_2' (loop 'VITIS_LOOP_170_2'): Unable to schedule 'store' operation ('aux_addr_2_write_ln175', ../src/ban.cpp:175) of variable 'tmp', ../src/ban.cpp:174 on array 'aux' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'aux'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 14, loop 'VITIS_LOOP_170_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 560.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 560.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 561.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 561.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 561.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 561.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 561.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 561.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 562.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 562.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 562.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 562.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 562.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 562.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 562.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 563.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 564.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 565.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 566.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 568.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_170_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_170_2' pipeline 'VITIS_LOOP_170_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_170_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 569.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 570.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 571.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.77 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.91 seconds; current allocated memory: 418.863 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_245_6' (../src/ban.cpp:245:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:203:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_221_4' (../src/ban.cpp:221:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:203:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_228_5' (../src/ban.cpp:228:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:203:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_2' (../src/ban.cpp:212:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:203:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_3' (../src/ban.cpp:171:21) in function 'Ban::_mul' completely with a factor of 3 (../src/ban.cpp:164:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112:20) in function 'Ban::_sum' completely with a factor of 3 (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:183:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:183:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:183:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:195:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:252:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:252:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:252:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.66 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.89 seconds; current allocated memory: 418.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.977 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.859 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 425.164 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_2' (../src/ban.cpp:170) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_179_4' (../src/ban.cpp:179) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_2' (../src/ban.cpp:170) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_179_4' (../src/ban.cpp:179) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_207_1' (../src/ban.cpp:207) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_2' (../src/ban.cpp:170) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_179_4' (../src/ban.cpp:179) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:205) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:205) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:205) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:262) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:184) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:205) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:205) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:205) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:262) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:184) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::mul_body'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::_sum'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 450.098 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:168:10)
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:175:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 556.762 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 558.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 558.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 559.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 559.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 559.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 559.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 560.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 560.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_170_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_2'.
WARNING: [HLS 200-885] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_170_2' (loop 'VITIS_LOOP_170_2'): Unable to schedule 'store' operation ('aux_addr_2_write_ln175', ../src/ban.cpp:175) of variable 'tmp2', ../src/ban.cpp:174 on array 'aux' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'aux'.
WARNING: [HLS 200-885] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_170_2' (loop 'VITIS_LOOP_170_2'): Unable to schedule 'store' operation ('aux_addr_2_write_ln175', ../src/ban.cpp:175) of variable 'tmp2', ../src/ban.cpp:174 on array 'aux' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'aux'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 14, loop 'VITIS_LOOP_170_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 560.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 560.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 561.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 561.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 561.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 561.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 561.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 561.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 562.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 562.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 562.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 562.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 562.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 562.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 562.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 562.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 563.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 564.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 565.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 566.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 568.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_170_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_170_2' pipeline 'VITIS_LOOP_170_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_170_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 569.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 570.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 571.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.83 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.96 seconds; current allocated memory: 418.863 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_249_6' (../src/ban.cpp:249:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:207:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_225_4' (../src/ban.cpp:225:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:207:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_232_5' (../src/ban.cpp:232:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:207:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_216_2' (../src/ban.cpp:216:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:207:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_2' (../src/ban.cpp:173:21) in function 'Ban::_mul' completely with a factor of 3 (../src/ban.cpp:164:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112:20) in function 'Ban::_sum' completely with a factor of 3 (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:187:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:187:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:187:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:199:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:256:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:256:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:256:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.8 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.03 seconds; current allocated memory: 419.133 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 419.133 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 422.070 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 425.188 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_1' (../src/ban.cpp:165) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_3' (../src/ban.cpp:183) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_1' (../src/ban.cpp:165) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_3' (../src/ban.cpp:183) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_1' (../src/ban.cpp:211) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_1' (../src/ban.cpp:165) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_3' (../src/ban.cpp:183) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:209) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:209) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:209) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:266) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:188) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:266) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:188) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:165:13) in function 'Ban::mul_body'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::mul_body'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::_sum'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 450.332 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:179:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 547.246 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 549.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 549.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 549.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 549.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 549.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 549.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 550.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 550.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_172_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_172_1'.
WARNING: [HLS 200-880] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_172_1' (loop 'VITIS_LOOP_172_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln175', ../src/ban.cpp:175) of variable 'tmp2', ../src/ban.cpp:175 on local variable 'tmp2' and 'load' operation ('tmp2_load', ../src/ban.cpp:175) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_172_1' (loop 'VITIS_LOOP_172_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln175', ../src/ban.cpp:175) of variable 'tmp2', ../src/ban.cpp:175 on local variable 'tmp2' and 'load' operation ('tmp2_load', ../src/ban.cpp:175) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_172_1' (loop 'VITIS_LOOP_172_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln175', ../src/ban.cpp:175) of variable 'tmp2', ../src/ban.cpp:175 on local variable 'tmp2' and 'load' operation ('tmp2_load', ../src/ban.cpp:175) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_172_1' (loop 'VITIS_LOOP_172_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln175', ../src/ban.cpp:175) of variable 'tmp2', ../src/ban.cpp:175 on local variable 'tmp2' and 'load' operation ('tmp2_load', ../src/ban.cpp:175) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'mul_body_Pipeline_VITIS_LOOP_172_1' (loop 'VITIS_LOOP_172_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln175', ../src/ban.cpp:175) of variable 'tmp2', ../src/ban.cpp:175 on local variable 'tmp2' and 'load' operation ('tmp2_load', ../src/ban.cpp:175) on local variable 'tmp2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 18, loop 'VITIS_LOOP_172_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 551.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 551.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_183_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_183_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 551.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 551.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 551.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 551.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 552.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 552.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 552.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 552.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 552.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 552.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 553.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 553.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 553.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 553.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 553.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 554.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 555.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 556.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_172_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_172_1' pipeline 'VITIS_LOOP_172_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_172_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 558.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_183_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_183_3' pipeline 'VITIS_LOOP_183_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_183_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 560.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 561.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 562.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_90_2' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.75 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.87 seconds; current allocated memory: 418.863 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_250_6' (../src/ban.cpp:250:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:208:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_226_4' (../src/ban.cpp:226:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:208:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_5' (../src/ban.cpp:233:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:208:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_217_2' (../src/ban.cpp:217:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:208:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_2' (../src/ban.cpp:173:21) in function 'Ban::_mul' completely with a factor of 3 (../src/ban.cpp:164:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112:20) in function 'Ban::_sum' completely with a factor of 3 (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:188:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:188:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:188:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:200:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:257:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:257:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:257:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.78 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.01 seconds; current allocated memory: 419.133 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 419.133 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 422.070 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 425.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_1' (../src/ban.cpp:172) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_184_3' (../src/ban.cpp:184) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_1' (../src/ban.cpp:172) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_184_3' (../src/ban.cpp:184) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_212_1' (../src/ban.cpp:212) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_1' (../src/ban.cpp:172) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_184_3' (../src/ban.cpp:184) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:210) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:210) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:210) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:267) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:189) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:210) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:210) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:210) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:267) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:172:33) in function 'Ban::mul_body'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::mul_body'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::_sum'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 450.359 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:180:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 547.227 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 549.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 549.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 549.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 549.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 549.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 549.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 550.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 550.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_172_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_172_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'VITIS_LOOP_172_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 550.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 550.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_184_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 551.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 551.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 551.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 551.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 551.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 551.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 552.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 552.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 552.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 552.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 552.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 552.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 552.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 552.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 553.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 554.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 555.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 556.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_172_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_172_1' pipeline 'VITIS_LOOP_172_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_172_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 558.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_184_3' pipeline 'VITIS_LOOP_184_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_184_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 560.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 561.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 562.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 563.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 564.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 565.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.63 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.78 seconds; current allocated memory: 418.863 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_246_6' (../src/ban.cpp:246:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_4' (../src/ban.cpp:222:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_5' (../src/ban.cpp:229:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_2' (../src/ban.cpp:213:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_2' (../src/ban.cpp:169:21) in function 'Ban::_mul' completely with a factor of 3 (../src/ban.cpp:164:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112:20) in function 'Ban::_sum' completely with a factor of 3 (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:196:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.56 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.8 seconds; current allocated memory: 419.121 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 419.121 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 422.023 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 425.160 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_1' (../src/ban.cpp:168) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (../src/ban.cpp:180) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_1' (../src/ban.cpp:168) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (../src/ban.cpp:180) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_1' (../src/ban.cpp:208) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_1' (../src/ban.cpp:168) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (../src/ban.cpp:180) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:263) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:185) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:263) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:185) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:168:33) in function 'Ban::mul_body'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::mul_body'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::_sum'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 450.074 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:176:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 547.188 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 549.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 549.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 549.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 549.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 549.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 549.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 550.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 550.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'VITIS_LOOP_168_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 550.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 550.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 551.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 551.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 551.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 551.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 551.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 551.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 552.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 552.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 552.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 552.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 552.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 552.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 552.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 552.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 553.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 554.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 555.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 556.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_168_1' pipeline 'VITIS_LOOP_168_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_168_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 558.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_180_3' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_180_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 560.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 561.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 562.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 563.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 564.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 565.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.71 seconds. CPU system time: 0.58 seconds. Elapsed time: 3.91 seconds; current allocated memory: 418.863 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_246_6' (../src/ban.cpp:246:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_4' (../src/ban.cpp:222:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_5' (../src/ban.cpp:229:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_2' (../src/ban.cpp:213:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_2' (../src/ban.cpp:169:21) in function 'Ban::_mul' completely with a factor of 3 (../src/ban.cpp:164:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.22)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.14)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.51 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.77 seconds; current allocated memory: 418.984 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 421.207 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 423.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_1' (../src/ban.cpp:168) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (../src/ban.cpp:180) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_1' (../src/ban.cpp:168) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (../src/ban.cpp:180) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_1' (../src/ban.cpp:208) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:263) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:263) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 446.898 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 437.148 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcku5p-ffvb676-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.79 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.93 seconds; current allocated memory: 418.844 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_246_6' (../src/ban.cpp:246:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_4' (../src/ban.cpp:222:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_5' (../src/ban.cpp:229:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_2' (../src/ban.cpp:213:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_2' (../src/ban.cpp:169:21) in function 'Ban::_mul' completely with a factor of 3 (../src/ban.cpp:164:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.22)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.14)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.64 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.87 seconds; current allocated memory: 418.969 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.969 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 421.168 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 423.180 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_1' (../src/ban.cpp:168) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (../src/ban.cpp:180) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_1' (../src/ban.cpp:168) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (../src/ban.cpp:180) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_1' (../src/ban.cpp:208) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:263) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:263) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 446.902 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 437.152 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcku5p-ffvb676-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.68 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.8 seconds; current allocated memory: 418.863 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_762_1' (../src/ban.cpp:762:20) in function 'Ban::operator/=' completely with a factor of 3 (../src/ban.cpp:752:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_246_6' (../src/ban.cpp:246:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_4' (../src/ban.cpp:222:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_5' (../src/ban.cpp:229:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_2' (../src/ban.cpp:213:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_2' (../src/ban.cpp:169:21) in function 'Ban::_mul' completely with a factor of 3 (../src/ban.cpp:164:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.28)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.7)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(float)' (../src/ban.cpp:708:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+=(float)' (../src/ban.cpp:708:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.7)' into 'Ban::operator/=(float)' (../src/ban.cpp:752:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/=(float)' (../src/ban.cpp:752:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.68 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.84 seconds; current allocated memory: 419.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 419.062 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 424.059 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_1' (../src/ban.cpp:168) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (../src/ban.cpp:180) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_1' (../src/ban.cpp:168) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (../src/ban.cpp:180) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_1' (../src/ban.cpp:208) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_628_1' (../src/ban.cpp:628) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_632_2' (../src/ban.cpp:632) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb2.num' (../test/vivado_main.cpp:66) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb4.num' (../test/vivado_main.cpp:69) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:263) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb4.num' (../test/vivado_main.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:263) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban.cpp:632:20) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:722:3) to (../src/ban.cpp:75:5) in function 'main'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator/'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:168:33) in function 'Ban::_mul.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:168:33) in function 'Ban::_mul'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 449.004 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:176:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 595.188 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_208_1' to 'operator_Pipeline_VITIS_LOOP_208_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_168_1' to 'p_mul_Pipeline_VITIS_LOOP_168_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_180_3' to 'p_mul_Pipeline_VITIS_LOOP_180_3'.
WARNING: [SYN 201-103] Legalizing function name '_mul' to 'p_mul'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_168_1' to 'p_mul_1_Pipeline_VITIS_LOOP_168_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_180_3' to 'p_mul_1_Pipeline_VITIS_LOOP_180_3'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1' to 'p_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_208_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 597.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 597.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_168_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 597.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 597.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 598.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 598.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 598.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 598.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_168_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 598.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 598.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 599.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 599.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 599.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 599.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 600.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 600.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 600.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 600.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 601.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 601.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 601.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 601.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 602.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 602.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 603.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 603.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_628_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_628_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_628_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 603.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 603.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 603.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 603.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 604.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 604.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 604.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 604.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_208_1' pipeline 'VITIS_LOOP_208_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_208_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 605.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_168_1' pipeline 'VITIS_LOOP_168_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_168_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 607.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_180_3' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_180_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 608.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 609.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_168_1' pipeline 'VITIS_LOOP_168_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_168_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 611.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_180_3' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_180_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 612.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 613.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 614.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 616.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 617.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 619.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 622.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 623.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_628_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_628_1' pipeline 'VITIS_LOOP_628_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_628_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 624.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_13' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcku5p-ffvb676-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.77 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.92 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_761_1' (../src/ban.cpp:761:20) in function 'Ban::operator/=' completely with a factor of 3 (../src/ban.cpp:751:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_246_6' (../src/ban.cpp:246:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_4' (../src/ban.cpp:222:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_5' (../src/ban.cpp:229:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_2' (../src/ban.cpp:213:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_2' (../src/ban.cpp:169:21) in function 'Ban::_mul' completely with a factor of 3 (../src/ban.cpp:164:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.30)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.7)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(float)' (../src/ban.cpp:707:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+=(float)' (../src/ban.cpp:707:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.7)' into 'Ban::operator/=(float)' (../src/ban.cpp:751:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/=(float)' (../src/ban.cpp:751:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.7)' into 'Ban::operator+=(Ban const&)' (../src/ban.cpp:277:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(Ban const&)' (../src/ban.cpp:277:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.88 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.11 seconds; current allocated memory: 419.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 419.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 422.105 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 424.910 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_1' (../src/ban.cpp:168) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (../src/ban.cpp:180) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_1' (../src/ban.cpp:168) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (../src/ban.cpp:180) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_1' (../src/ban.cpp:208) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_304_1' (../src/ban.cpp:304) in function 'Ban::operator+=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_2' (../src/ban.cpp:308) in function 'Ban::operator+=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator+=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator+=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator+=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_627_1' (../src/ban.cpp:627) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_631_2' (../src/ban.cpp:631) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_318_3' (../src/ban.cpp:318) in function 'Ban::operator+=' completely: variable loop bound.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb2.num' (../test/vivado_main.cpp:66) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb4.num' (../test/vivado_main.cpp:69) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_aux' (../src/ban.cpp:303) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:263) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb4.num' (../test/vivado_main.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_aux' (../src/ban.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:263) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator/'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:308:34) to (../src/ban.cpp:310:12) in function 'Ban::operator+='... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator+='... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:168:33) in function 'Ban::_mul.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:168:33) in function 'Ban::_mul'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 450.605 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:176:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.21 seconds; current allocated memory: 684.742 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_208_1' to 'operator_Pipeline_VITIS_LOOP_208_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_168_1' to 'p_mul_Pipeline_VITIS_LOOP_168_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_180_3' to 'p_mul_Pipeline_VITIS_LOOP_180_3'.
WARNING: [SYN 201-103] Legalizing function name '_mul' to 'p_mul'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_168_1' to 'p_mul_1_Pipeline_VITIS_LOOP_168_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_180_3' to 'p_mul_1_Pipeline_VITIS_LOOP_180_3'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1' to 'p_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=_Pipeline_VITIS_LOOP_304_1' to 'operator_Pipeline_VITIS_LOOP_304_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=_Pipeline_VITIS_LOOP_308_2' to 'operator_Pipeline_VITIS_LOOP_308_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=' to 'operator_add_assign'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_208_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.12 seconds; current allocated memory: 686.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 686.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_168_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 687.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 687.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 688.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 688.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 688.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 688.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_168_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 688.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 688.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 689.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 689.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 689.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 689.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 689.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 689.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 690.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 690.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 690.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 690.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 691.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 691.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 692.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 692.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 692.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 692.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 693.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 693.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_627_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_627_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 693.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 693.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_631_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_631_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_631_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 693.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 693.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 694.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 694.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 694.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 694.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 695.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 695.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_304_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_304_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 695.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 695.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_308_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_308_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 696.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 696.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 696.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 696.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 696.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 696.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 697.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 697.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add_assign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 698.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 698.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 699.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 699.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_208_1' pipeline 'VITIS_LOOP_208_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_208_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 699.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_168_1' pipeline 'VITIS_LOOP_168_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_168_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 701.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_180_3' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_180_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 703.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 704.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_168_1' pipeline 'VITIS_LOOP_168_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_168_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 705.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_180_3' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_180_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 707.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 708.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 709.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 710.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 712.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 714.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 717.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 718.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 719.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_627_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_627_1' pipeline 'VITIS_LOOP_627_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_627_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 720.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_631_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_631_2' pipeline 'VITIS_LOOP_631_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_631_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 722.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_13' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 723.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_24' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 724.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_102_35' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 725.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_304_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 726.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_308_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_308_2' pipeline 'VITIS_LOOP_308_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_308_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 728.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1_s' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcku5p-ffvb676-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.76 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.93 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_761_1' (../src/ban.cpp:761:20) in function 'Ban::operator/=' completely with a factor of 3 (../src/ban.cpp:751:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_246_6' (../src/ban.cpp:246:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_4' (../src/ban.cpp:222:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_5' (../src/ban.cpp:229:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_2' (../src/ban.cpp:213:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_2' (../src/ban.cpp:169:21) in function 'Ban::_mul' completely with a factor of 3 (../src/ban.cpp:164:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.35)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.9)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator+=(float)' (../src/ban.cpp:707:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+=(float)' (../src/ban.cpp:707:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.9)' into 'Ban::operator/=(float)' (../src/ban.cpp:751:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/=(float)' (../src/ban.cpp:751:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.9)' into 'Ban::operator+=(Ban const&) (.6)' (../src/ban.cpp:277:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator+=(Ban const&) (.6)' (../src/ban.cpp:277:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.94 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.15 seconds; current allocated memory: 419.176 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 419.176 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 422.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 425.059 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_1' (../src/ban.cpp:168) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (../src/ban.cpp:180) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_1' (../src/ban.cpp:168) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (../src/ban.cpp:180) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_1' (../src/ban.cpp:208) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_304_1' (../src/ban.cpp:304) in function 'Ban::operator+=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_2' (../src/ban.cpp:308) in function 'Ban::operator+=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator+=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator+=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator+=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_627_1' (../src/ban.cpp:627) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_631_2' (../src/ban.cpp:631) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_318_3' (../src/ban.cpp:318) in function 'Ban::operator+=' completely: variable loop bound.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb2.num' (../test/vivado_main.cpp:66) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb4.num' (../test/vivado_main.cpp:69) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_aux' (../src/ban.cpp:303) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:263) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb4.num' (../test/vivado_main.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_aux' (../src/ban.cpp:303) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:263) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator/'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:308:34) to (../src/ban.cpp:310:12) in function 'Ban::operator+='... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator+='... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:168:33) in function 'Ban::_mul.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:168:33) in function 'Ban::_mul'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 450.793 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:176:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.23 seconds; current allocated memory: 685.398 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_208_1' to 'operator_Pipeline_VITIS_LOOP_208_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_168_1' to 'p_mul_Pipeline_VITIS_LOOP_168_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_180_3' to 'p_mul_Pipeline_VITIS_LOOP_180_3'.
WARNING: [SYN 201-103] Legalizing function name '_mul' to 'p_mul'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_168_1' to 'p_mul_1_Pipeline_VITIS_LOOP_168_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_180_3' to 'p_mul_1_Pipeline_VITIS_LOOP_180_3'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1' to 'p_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=_Pipeline_VITIS_LOOP_304_1' to 'operator_Pipeline_VITIS_LOOP_304_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=_Pipeline_VITIS_LOOP_308_2' to 'operator_Pipeline_VITIS_LOOP_308_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=' to 'operator_add_assign'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_208_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 687.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 687.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_168_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 688.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 688.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 688.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 688.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 688.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 688.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_168_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 689.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 689.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 689.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 689.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 689.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 689.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 690.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 690.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 691.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 691.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 691.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 691.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 692.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 692.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 693.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 693.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 693.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 693.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 693.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 693.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_627_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_627_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 694.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 694.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_631_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_631_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_631_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 694.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 694.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 694.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 694.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 695.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 695.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 695.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 695.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_304_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_304_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 696.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 696.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_308_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_308_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 696.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 696.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 697.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 697.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 697.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 697.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 697.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 697.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add_assign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 699.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 699.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 700.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 700.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_208_1' pipeline 'VITIS_LOOP_208_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_208_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 700.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_168_1' pipeline 'VITIS_LOOP_168_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_168_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 702.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_180_3' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_180_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 704.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 705.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_168_1' pipeline 'VITIS_LOOP_168_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_168_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 706.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_180_3' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_180_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 708.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 709.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 710.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 712.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 713.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 715.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 718.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 719.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 720.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_627_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_627_1' pipeline 'VITIS_LOOP_627_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_627_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 722.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_631_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_631_2' pipeline 'VITIS_LOOP_631_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_631_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 723.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_13' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 724.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_24' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 725.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_102_35' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 727.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_304_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 728.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_308_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_308_2' pipeline 'VITIS_LOOP_308_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_308_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 729.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcku5p-ffvb676-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.81 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.95 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_335_1' (../src/ban.cpp:335:20) in function 'Ban::_mul_overwriting' completely with a factor of 3 (../src/ban.cpp:333:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_761_1' (../src/ban.cpp:761:20) in function 'Ban::operator/=' completely with a factor of 3 (../src/ban.cpp:751:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_246_6' (../src/ban.cpp:246:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_4' (../src/ban.cpp:222:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_5' (../src/ban.cpp:229:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_2' (../src/ban.cpp:213:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_2' (../src/ban.cpp:169:21) in function 'Ban::_mul' completely with a factor of 3 (../src/ban.cpp:164:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.20)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(float)' (../src/ban.cpp:707:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+=(float)' (../src/ban.cpp:707:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/=(float)' (../src/ban.cpp:751:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/=(float)' (../src/ban.cpp:751:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/=(Ban const&)' (../src/ban.cpp:380:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/=(Ban const&)' (../src/ban.cpp:380:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/=(Ban const&)' (../src/ban.cpp:380:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:349:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_overwriting(float*, float const*)' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:349:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:349:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.87 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.16 seconds; current allocated memory: 419.145 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 419.145 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 421.887 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 424.508 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_1' (../src/ban.cpp:168) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (../src/ban.cpp:180) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_1' (../src/ban.cpp:168) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (../src/ban.cpp:180) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_1' (../src/ban.cpp:208) in function 'Ban::operator/=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_1' (../src/ban.cpp:208) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_362_1' (../src/ban.cpp:362) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_342_2' (../src/ban.cpp:342) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_342_2' (../src/ban.cpp:342) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_627_1' (../src/ban.cpp:628) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_631_2' (../src/ban.cpp:631) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb2.num' (../test/vivado_main.cpp:66) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb4.num' (../test/vivado_main.cpp:69) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_aux' (../src/ban.cpp:361) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:263) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb4.num' (../test/vivado_main.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_aux' (../src/ban.cpp:361) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:263) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator/='... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator/'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator*='... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:168:33) in function 'Ban::_mul.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:168:33) in function 'Ban::_mul'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 449.938 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:176:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.25 seconds; current allocated memory: 742.844 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_208_1' to 'operator_Pipeline_VITIS_LOOP_208_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_168_1' to 'p_mul_Pipeline_VITIS_LOOP_168_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_180_3' to 'p_mul_Pipeline_VITIS_LOOP_180_3'.
WARNING: [SYN 201-103] Legalizing function name '_mul' to 'p_mul'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_168_1' to 'p_mul_1_Pipeline_VITIS_LOOP_168_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_180_3' to 'p_mul_1_Pipeline_VITIS_LOOP_180_3'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1' to 'p_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
WARNING: [SYN 201-103] Legalizing function name 'operator/=_Pipeline_VITIS_LOOP_208_1' to 'operator_Pipeline_VITIS_LOOP_208_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/=_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/=_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/=_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/=' to 'operator_div_assign'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_342_25' to 'operator_Pipeline_VITIS_LOOP_342_25'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_362_1' to 'operator_Pipeline_VITIS_LOOP_362_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_342_2' to 'operator_Pipeline_VITIS_LOOP_342_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3_s_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=' to 'operator_mul_assign'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_208_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 745.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 745.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_168_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 745.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 745.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 746.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 746.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 746.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 746.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_168_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 746.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 746.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 747.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 747.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 747.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 747.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 748.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 748.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 748.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 748.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 749.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 749.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 749.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 749.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 750.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 750.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 751.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 751.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 751.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 751.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_627_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_627_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 752.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 752.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_631_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_631_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_631_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 752.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 752.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 752.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 752.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 753.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 753.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 753.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 753.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_208_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_208_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 754.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 754.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 754.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 754.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 755.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 755.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 755.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 755.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div_assign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 756.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 756.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_342_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_2'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_342_25' (loop 'VITIS_LOOP_342_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln343', ../src/ban.cpp:343) of variable 'tmp', ../src/ban.cpp:343 on local variable 'tmp' and 'load' operation ('this_1210_1_load', ../src/ban.cpp:343) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_342_25' (loop 'VITIS_LOOP_342_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln343', ../src/ban.cpp:343) of variable 'tmp', ../src/ban.cpp:343 on local variable 'tmp' and 'load' operation ('this_1210_1_load', ../src/ban.cpp:343) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_342_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 757.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 757.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_362_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_362_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 757.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 757.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_342_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_2'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_342_2' (loop 'VITIS_LOOP_342_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln343', ../src/ban.cpp:343) of variable 'tmp', ../src/ban.cpp:343 on local variable 'tmp' and 'load' operation ('this_1210_0_load', ../src/ban.cpp:343) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_342_2' (loop 'VITIS_LOOP_342_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln343', ../src/ban.cpp:343) of variable 'tmp', ../src/ban.cpp:343 on local variable 'tmp' and 'load' operation ('this_1210_0_load', ../src/ban.cpp:343) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_342_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 757.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 757.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 758.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 758.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 758.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 758.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3_s_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 759.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 759.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul_assign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 759.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 759.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 761.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 761.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_208_1' pipeline 'VITIS_LOOP_208_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_208_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 761.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_168_1' pipeline 'VITIS_LOOP_168_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_168_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 763.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_180_3' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_180_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 765.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 766.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_168_1' pipeline 'VITIS_LOOP_168_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_168_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 767.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_180_3' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_180_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 769.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 770.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 771.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 773.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 774.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 776.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 779.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 780.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 782.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_627_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_627_1' pipeline 'VITIS_LOOP_627_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_627_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 783.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_631_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_631_2' pipeline 'VITIS_LOOP_631_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_631_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 785.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_16' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 786.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_27' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 787.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_102_38' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 789.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_208_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_208_1_s' pipeline 'VITIS_LOOP_208_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_208_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 790.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1_s' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 791.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2_s' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 793.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3_s' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 794.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div_assign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div_assign'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 796.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_342_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_342_25' pipeline 'VITIS_LOOP_342_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_342_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 799.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_362_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_362_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 800.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_342_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_342_2' pipeline 'VITIS_LOOP_342_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_342_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 801.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1_s_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1_s_s' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1_s_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 803.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2_s_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2_s_s' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2_s_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 804.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcku5p-ffvb676-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.9 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.16 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_743_1' (../src/ban.cpp:743:20) in function 'Ban::operator/=' completely with a factor of 3 (../src/ban.cpp:733:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_246_6' (../src/ban.cpp:246:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_4' (../src/ban.cpp:222:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_5' (../src/ban.cpp:229:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_2' (../src/ban.cpp:213:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_2' (../src/ban.cpp:169:21) in function 'Ban::_mul' completely with a factor of 3 (../src/ban.cpp:164:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.20)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(float)' (../src/ban.cpp:689:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+=(float)' (../src/ban.cpp:689:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/=(float)' (../src/ban.cpp:733:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/=(float)' (../src/ban.cpp:733:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/=(Ban const&)' (../src/ban.cpp:362:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/=(Ban const&)' (../src/ban.cpp:362:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/=(Ban const&)' (../src/ban.cpp:362:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:331:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:331:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:331:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.86 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.11 seconds; current allocated memory: 419.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 419.180 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 421.973 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 424.617 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_1' (../src/ban.cpp:168) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (../src/ban.cpp:180) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_1' (../src/ban.cpp:168) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (../src/ban.cpp:180) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_1' (../src/ban.cpp:208) in function 'Ban::operator/=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_1' (../src/ban.cpp:208) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_344_1' (../src/ban.cpp:344) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_1' (../src/ban.cpp:168) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (../src/ban.cpp:180) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_1' (../src/ban.cpp:168) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (../src/ban.cpp:180) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_609_1' (../src/ban.cpp:610) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_613_2' (../src/ban.cpp:613) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb2.num' (../test/vivado_main.cpp:66) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb4.num' (../test/vivado_main.cpp:69) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_aux' (../src/ban.cpp:343) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:263) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb4.num' (../test/vivado_main.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_aux' (../src/ban.cpp:343) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:263) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator/='... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator/'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:168:33) in function 'Ban::operator*='... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:168:33) in function 'Ban::operator*='... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator*='... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:168:33) in function 'Ban::_mul.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:168:33) in function 'Ban::_mul'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 450.258 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux.1' (../src/ban.cpp:176:10)
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:176:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.26 seconds; current allocated memory: 762.496 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_208_1' to 'operator_Pipeline_VITIS_LOOP_208_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_168_1' to 'p_mul_Pipeline_VITIS_LOOP_168_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_180_3' to 'p_mul_Pipeline_VITIS_LOOP_180_3'.
WARNING: [SYN 201-103] Legalizing function name '_mul' to 'p_mul'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_168_1' to 'p_mul_1_Pipeline_VITIS_LOOP_168_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_180_3' to 'p_mul_1_Pipeline_VITIS_LOOP_180_3'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1' to 'p_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
WARNING: [SYN 201-103] Legalizing function name 'operator/=_Pipeline_VITIS_LOOP_208_1' to 'operator_Pipeline_VITIS_LOOP_208_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/=_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/=_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/=_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/=' to 'operator_div_assign'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_168_16' to 'operator_Pipeline_VITIS_LOOP_168_16'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_180_37' to 'operator_Pipeline_VITIS_LOOP_180_37'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_344_1' to 'operator_Pipeline_VITIS_LOOP_344_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_168_1' to 'operator_Pipeline_VITIS_LOOP_168_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_180_3' to 'operator_Pipeline_VITIS_LOOP_180_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3_s_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=' to 'operator_mul_assign'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_208_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 764.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 764.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_168_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 765.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 765.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 766.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 766.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 766.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 766.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_168_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 766.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 766.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 767.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 767.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 767.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 767.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 768.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 768.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 768.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 768.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 768.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 768.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 769.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 769.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 770.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 770.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 770.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 770.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 771.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 771.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_609_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_609_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_609_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 771.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 771.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_613_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_613_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_613_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 772.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 772.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 772.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 772.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 773.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 773.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 773.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 773.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_208_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_208_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 773.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 773.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 774.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 774.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 774.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 774.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 775.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 775.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div_assign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 776.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 776.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_168_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_168_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 776.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 776.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_180_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 777.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 777.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_344_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_344_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_344_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 777.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 777.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_168_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 778.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 778.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 778.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 778.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 779.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 779.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 779.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 779.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3_s_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 779.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 779.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul_assign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 780.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 780.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 782.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 782.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_208_1' pipeline 'VITIS_LOOP_208_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_208_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 782.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_168_1' pipeline 'VITIS_LOOP_168_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_168_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 784.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_180_3' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_180_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 785.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 787.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_168_1' pipeline 'VITIS_LOOP_168_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_168_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 788.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_180_3' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_180_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 790.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 791.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 792.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 793.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 795.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 797.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 800.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 801.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 803.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_609_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_609_1' pipeline 'VITIS_LOOP_609_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_609_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 804.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_613_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_613_2' pipeline 'VITIS_LOOP_613_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_613_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 805.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_18' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 807.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_29' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 808.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_102_310' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_310'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 809.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_208_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_208_1_s' pipeline 'VITIS_LOOP_208_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_208_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 811.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1_s' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 812.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2_s' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 813.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3_s' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 815.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div_assign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div_assign'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 817.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_168_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_168_16' pipeline 'VITIS_LOOP_168_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_168_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 821.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_180_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_180_37' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_180_37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 822.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_344_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_344_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 823.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_168_1' pipeline 'VITIS_LOOP_168_1' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcku5p-ffvb676-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.77 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.86 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_246_6' (../src/ban.cpp:246:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_4' (../src/ban.cpp:222:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_5' (../src/ban.cpp:229:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_2' (../src/ban.cpp:213:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_2' (../src/ban.cpp:169:21) in function 'Ban::_mul' completely with a factor of 3 (../src/ban.cpp:164:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.20)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(float)' (../src/ban.cpp:706:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+=(float)' (../src/ban.cpp:706:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:351:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:351:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:351:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.82 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.02 seconds; current allocated memory: 419.191 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 419.191 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.750 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 424.234 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_1' (../src/ban.cpp:168) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (../src/ban.cpp:180) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_1' (../src/ban.cpp:168) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (../src/ban.cpp:180) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_1' (../src/ban.cpp:208) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_364_1' (../src/ban.cpp:364) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_1' (../src/ban.cpp:168) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (../src/ban.cpp:180) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_1' (../src/ban.cpp:168) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_3' (../src/ban.cpp:180) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_624_1' (../src/ban.cpp:624) in function 'main' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb2.num' (../test/vivado_main.cpp:66) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb4.num' (../test/vivado_main.cpp:69) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_aux' (../src/ban.cpp:363) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:206) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:263) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb4.num' (../test/vivado_main.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_aux' (../src/ban.cpp:363) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:263) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:624:33) to (../src/ban.cpp:627:15) in function 'main'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator/'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:168:33) in function 'Ban::operator*='... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:168:33) in function 'Ban::operator*='... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator*='... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:168:33) in function 'Ban::_mul.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:168:33) in function 'Ban::_mul'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 449.434 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux.1' (../src/ban.cpp:176:10)
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:176:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 673.359 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_208_1' to 'operator_Pipeline_VITIS_LOOP_208_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_168_1' to 'p_mul_Pipeline_VITIS_LOOP_168_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_180_3' to 'p_mul_Pipeline_VITIS_LOOP_180_3'.
WARNING: [SYN 201-103] Legalizing function name '_mul' to 'p_mul'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_168_1' to 'p_mul_1_Pipeline_VITIS_LOOP_168_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_180_3' to 'p_mul_1_Pipeline_VITIS_LOOP_180_3'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1' to 'p_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_168_14' to 'operator_Pipeline_VITIS_LOOP_168_14'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_180_35' to 'operator_Pipeline_VITIS_LOOP_180_35'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_364_1' to 'operator_Pipeline_VITIS_LOOP_364_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_168_1' to 'operator_Pipeline_VITIS_LOOP_168_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_180_3' to 'operator_Pipeline_VITIS_LOOP_180_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=' to 'operator_mul_assign'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_208_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 675.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 675.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_168_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 676.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 676.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 676.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 676.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 676.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 676.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_168_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 677.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 677.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 677.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 677.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 677.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 677.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 678.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 678.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 678.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 678.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 679.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 679.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 680.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 680.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 680.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 680.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 681.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 681.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 681.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 681.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_624_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_624_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_624_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 682.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 682.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_168_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_168_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 682.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 682.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_180_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 683.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 683.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_364_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_364_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_364_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 683.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 683.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_168_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 683.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 683.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 684.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 684.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 684.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 684.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 685.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 685.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 685.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 685.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul_assign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 685.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 685.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 687.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 687.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_208_1' pipeline 'VITIS_LOOP_208_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_208_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 687.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_168_1' pipeline 'VITIS_LOOP_168_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_168_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 689.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_180_3' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_180_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 690.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 691.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_168_1' pipeline 'VITIS_LOOP_168_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_168_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 693.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_180_3' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_180_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 694.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 696.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 697.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 698.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 699.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 702.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 704.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 706.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 707.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_624_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_624_1' pipeline 'VITIS_LOOP_624_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_624_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 708.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_168_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_168_14' pipeline 'VITIS_LOOP_168_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_168_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 710.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_180_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_180_35' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_180_35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 711.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_364_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_364_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 712.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_168_1' pipeline 'VITIS_LOOP_168_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_168_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 714.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_180_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_180_3' pipeline 'VITIS_LOOP_180_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_180_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 716.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1_s' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 717.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2_s' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 718.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3_s' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 719.570 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcku5p-ffvb676-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.81 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.97 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_251_6' (../src/ban.cpp:251:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_4' (../src/ban.cpp:227:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_5' (../src/ban.cpp:234:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_218_2' (../src/ban.cpp:218:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168:21) in function 'Ban::_mul_conv' completely with a factor of 3 (../src/ban.cpp:164:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.20)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_conv(float const*, float const*, float*)' into 'Ban::_mul(float const*, float const*, float*)' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(float)' (../src/ban.cpp:700:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+=(float)' (../src/ban.cpp:700:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:345:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:345:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:345:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.7 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.95 seconds; current allocated memory: 419.156 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 419.156 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.750 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 424.250 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_1' (../src/ban.cpp:213) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_358_1' (../src/ban.cpp:358) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_618_1' (../src/ban.cpp:618) in function 'main' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb2.num' (../test/vivado_main.cpp:66) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb4.num' (../test/vivado_main.cpp:69) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_aux' (../src/ban.cpp:357) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:268) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb4.num' (../test/vivado_main.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_aux' (../src/ban.cpp:357) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:268) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:618:33) to (../src/ban.cpp:621:15) in function 'main'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator/'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::operator*='... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::operator*='... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator*='... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::_mul.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::_mul'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 449.469 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux.1' (../src/ban.cpp:175:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 673.402 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_213_1' to 'operator_Pipeline_VITIS_LOOP_213_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_167_1' to 'p_mul_Pipeline_VITIS_LOOP_167_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_185_1' to 'p_mul_Pipeline_VITIS_LOOP_185_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul' to 'p_mul'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_167_1' to 'p_mul_1_Pipeline_VITIS_LOOP_167_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_185_1' to 'p_mul_1_Pipeline_VITIS_LOOP_185_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1' to 'p_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_167_14' to 'operator_Pipeline_VITIS_LOOP_167_14'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_185_15' to 'operator_Pipeline_VITIS_LOOP_185_15'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_358_1' to 'operator_Pipeline_VITIS_LOOP_358_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_167_1' to 'operator_Pipeline_VITIS_LOOP_167_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_185_1' to 'operator_Pipeline_VITIS_LOOP_185_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=' to 'operator_mul_assign'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_213_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 675.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 675.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 676.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 676.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 676.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 676.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 676.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 676.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 677.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 677.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 677.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 677.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 677.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 677.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 678.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 678.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 679.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 679.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 679.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 679.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 680.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 680.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 680.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 680.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 681.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 681.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 681.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 681.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_618_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_618_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_618_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 682.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 682.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_167_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 682.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 682.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_185_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 683.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 683.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_358_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_358_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_358_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 683.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 683.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 683.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 683.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 684.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 684.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 684.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 684.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 685.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 685.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 685.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 685.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul_assign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 686.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 686.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 687.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 687.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_213_1' pipeline 'VITIS_LOOP_213_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_213_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 687.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_167_1' pipeline 'VITIS_LOOP_167_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 689.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_185_1' pipeline 'VITIS_LOOP_185_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 690.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 691.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_167_1' pipeline 'VITIS_LOOP_167_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 693.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_185_1' pipeline 'VITIS_LOOP_185_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 694.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 696.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 697.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 698.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 699.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 702.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 704.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 706.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 707.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_618_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_618_1' pipeline 'VITIS_LOOP_618_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_618_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 708.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_167_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_167_14' pipeline 'VITIS_LOOP_167_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_167_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 710.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_185_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_185_15' pipeline 'VITIS_LOOP_185_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_185_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 711.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_358_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_358_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 713.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_167_1' pipeline 'VITIS_LOOP_167_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 714.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_185_1' pipeline 'VITIS_LOOP_185_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 716.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1_s' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 717.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2_s' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 718.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3_s' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcku5p-ffvb676-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.59 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.91 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_821_6' (../src/ban.cpp:821:20) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:766:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_797_4' (../src/ban.cpp:797:21) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:766:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_804_5' (../src/ban.cpp:804:21) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:766:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_788_2' (../src/ban.cpp:788:20) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:766:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_251_6' (../src/ban.cpp:251:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_4' (../src/ban.cpp:227:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_5' (../src/ban.cpp:234:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_218_2' (../src/ban.cpp:218:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168:21) in function 'Ban::_mul_conv' completely with a factor of 3 (../src/ban.cpp:164:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.7)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_conv(float const*, float const*, float*)' into 'Ban::_mul(float const*, float const*, float*)' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.25)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(float)' (../src/ban.cpp:700:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+=(float)' (../src/ban.cpp:700:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.7)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'operator/(float, Ban const&)' (../src/ban.cpp:766:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_trivial(float const*, float, float*)' into 'operator/(float, Ban const&)' (../src/ban.cpp:766:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'operator/(float, Ban const&)' (../src/ban.cpp:766:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'operator/(float, Ban const&)' (../src/ban.cpp:766:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.76 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.97 seconds; current allocated memory: 419.227 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 419.227 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 422.164 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 424.906 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_782_1' (../src/ban.cpp:782) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (../src/ban.h:34) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_1' (../src/ban.cpp:213) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_618_1' (../src/ban.cpp:618) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '_' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:776) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_norm' (../src/ban.cpp:780) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:780) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:780) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb2.num' (../test/vivado_main.cpp:66) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb4.num' (../test/vivado_main.cpp:69) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:268) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:776) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_norm' (../src/ban.cpp:780) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:780) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:780) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb4.num' (../test/vivado_main.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:268) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:618:33) in function 'main'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:714:3) to (../src/ban.cpp:75:5) in function 'main'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator/'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::_mul.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::_mul'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 450.031 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:175:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 575.973 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_213_1' to 'operator_Pipeline_VITIS_LOOP_213_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_167_1' to 'p_mul_Pipeline_VITIS_LOOP_167_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_185_1' to 'p_mul_Pipeline_VITIS_LOOP_185_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul' to 'p_mul'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_167_1' to 'p_mul_1_Pipeline_VITIS_LOOP_167_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_185_1' to 'p_mul_1_Pipeline_VITIS_LOOP_185_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1' to 'p_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_213_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 578.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 578.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 578.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 578.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 579.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 579.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 579.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 579.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 579.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 579.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 580.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 580.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 580.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 580.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 580.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 580.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 581.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 581.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 581.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 581.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 582.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 582.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 583.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 583.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 583.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 583.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_618_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_618_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_618_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 583.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 583.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 584.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 584.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_213_1' pipeline 'VITIS_LOOP_213_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_213_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 584.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_167_1' pipeline 'VITIS_LOOP_167_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 586.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_185_1' pipeline 'VITIS_LOOP_185_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 587.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'p_mul/grp_fu_728_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 588.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_167_1' pipeline 'VITIS_LOOP_167_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 590.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_185_1' pipeline 'VITIS_LOOP_185_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 591.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 593.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 594.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 595.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 597.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'operator_div/grp_fu_86_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 599.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 601.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 602.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_618_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_618_1' pipeline 'VITIS_LOOP_618_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_618_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 604.113 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcku5p-ffvb676-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.83 seconds. CPU system time: 0.51 seconds. Elapsed time: 4 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_608_3' (../src/ban.cpp:608:20) in function 'sqrt' completely with a factor of 3 (../src/ban.cpp:539:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_598_2' (../src/ban.cpp:598:22) in function 'sqrt' completely with a factor of 3 (../src/ban.cpp:539:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_251_6' (../src/ban.cpp:251:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_4' (../src/ban.cpp:227:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_5' (../src/ban.cpp:234:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_218_2' (../src/ban.cpp:218:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168:21) in function 'Ban::_mul_conv' completely with a factor of 3 (../src/ban.cpp:164:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.10)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_conv(float const*, float const*, float*)' into 'Ban::_mul(float const*, float const*, float*)' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.14)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(float)' (../src/ban.cpp:700:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+=(float)' (../src/ban.cpp:700:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.14)' into 'sqrt(Ban const&)' (../src/ban.cpp:539:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban.cpp:539:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban.cpp:539:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*)' into 'sqrt(Ban const&)' (../src/ban.cpp:539:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.76 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.98 seconds; current allocated memory: 419.125 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 419.125 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 422.035 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 424.809 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_1' (../src/ban.cpp:66) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_556_1' (../src/ban.cpp:556) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_1' (../src/ban.cpp:213) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_618_1' (../src/ban.cpp:618) in function 'main' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:553) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_1' (../src/ban.cpp:553) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_2' (../src/ban.cpp:553) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_3' (../src/ban.cpp:553) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb2.num' (../test/vivado_main.cpp:66) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb4.num' (../test/vivado_main.cpp:69) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'tmp.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:268) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:553) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_1' (../src/ban.cpp:553) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_2' (../src/ban.cpp:553) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_3' (../src/ban.cpp:553) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb4.num' (../test/vivado_main.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:268) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:618:33) in function 'main'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:714:3) to (../src/ban.cpp:75:5) in function 'main'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator/'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::_mul.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::_mul'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 449.594 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:175:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 575.961 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_213_1' to 'operator_Pipeline_VITIS_LOOP_213_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_167_1' to 'p_mul_Pipeline_VITIS_LOOP_167_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_185_1' to 'p_mul_Pipeline_VITIS_LOOP_185_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul' to 'p_mul'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_167_1' to 'p_mul_1_Pipeline_VITIS_LOOP_167_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_185_1' to 'p_mul_1_Pipeline_VITIS_LOOP_185_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1' to 'p_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_213_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 578.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 578.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 578.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 578.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 579.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 579.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 579.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 579.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 579.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 579.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 580.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 580.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 580.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 580.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 580.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 580.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 581.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 581.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 581.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 581.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 582.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 582.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 583.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 583.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 583.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 583.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_618_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_618_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_618_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 583.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 583.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 584.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 584.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_213_1' pipeline 'VITIS_LOOP_213_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_213_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 584.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_167_1' pipeline 'VITIS_LOOP_167_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 586.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_185_1' pipeline 'VITIS_LOOP_185_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 587.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'p_mul/grp_fu_728_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 588.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_167_1' pipeline 'VITIS_LOOP_167_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 590.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_185_1' pipeline 'VITIS_LOOP_185_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 591.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 593.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 594.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 595.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 596.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'operator_div/grp_fu_86_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 599.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 601.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 602.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_618_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_618_1' pipeline 'VITIS_LOOP_618_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_618_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 604.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 605.621 MB.
INFO: [RTMG 210-278] Implementing memory 'main_p_mul_aux_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_p_mul_1_aux_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'main_operator_div_b_num_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 610.949 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-5277] equality comparison result unused (../test/vivado_main.cpp:93:17)
INFO: [HLS 207-4182] use '=' to turn this equality comparison into an assignment (../test/vivado_main.cpp:93:17)
WARNING: [HLS 207-5277] relational comparison result unused (../test/vivado_main.cpp:94:17)
WARNING: [HLS 207-5277] equality comparison result unused (../test/vivado_main.cpp:101:17)
INFO: [HLS 207-4182] use '=' to turn this equality comparison into an assignment (../test/vivado_main.cpp:101:17)
WARNING: [HLS 207-5277] relational comparison result unused (../test/vivado_main.cpp:102:17)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.72 seconds. CPU system time: 0.58 seconds. Elapsed time: 3.97 seconds; current allocated memory: 418.852 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_733_1' (../src/ban.cpp:733:20) in function 'Ban::operator*=' completely with a factor of 3 (../src/ban.cpp:726:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112:20) in function 'Ban::_sum' completely with a factor of 3 (../src/ban.cpp:108:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_821_6' (../src/ban.cpp:821:20) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:766:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_797_4' (../src/ban.cpp:797:21) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:766:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_804_5' (../src/ban.cpp:804:21) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:766:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_788_2' (../src/ban.cpp:788:20) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:766:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_754_1' (../src/ban.cpp:754:20) in function 'Ban::operator/=' completely with a factor of 3 (../src/ban.cpp:744:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (../src/ban.cpp:689:20) in function 'Ban::operator/' completely with a factor of 3 (../src/ban.cpp:678:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_667_1' (../src/ban.cpp:667:20) in function 'Ban::operator*' completely with a factor of 3 (../src/ban.cpp:658:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_251_6' (../src/ban.cpp:251:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_4' (../src/ban.cpp:227:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_5' (../src/ban.cpp:234:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_218_2' (../src/ban.cpp:218:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_608_3' (../src/ban.cpp:608:20) in function 'sqrt' completely with a factor of 3 (../src/ban.cpp:539:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_598_2' (../src/ban.cpp:598:22) in function 'sqrt' completely with a factor of 3 (../src/ban.cpp:539:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168:21) in function 'Ban::_mul_conv' completely with a factor of 3 (../src/ban.cpp:164:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_155_1' (../src/ban.cpp:155:20) in function 'Ban::operator-' completely with a factor of 3 (../src/ban.cpp:152:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.24)' into 'Ban::Ban(int, float const*) (.43)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban.cpp:532:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_conv(float const*, float const*, float*)' into 'Ban::_mul(float const*, float const*, float*)' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'sqrt(Ban const&)' (../src/ban.cpp:539:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban.cpp:539:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban.cpp:539:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.43)' into 'sqrt(Ban const&)' (../src/ban.cpp:539:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.49)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.9.81)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.6.78)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.9.81)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../test/../src/ban.h:61:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.24)' into 'Ban::Ban(int, float const*, bool) (.21)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const (.36)' (../src/ban.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool) (.21)' into 'Ban::mul_body(Ban const&) const (.36)' (../src/ban.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::mul_body(Ban const&) const (.36)' (../src/ban.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:201:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const' (../src/ban.cpp:630:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+(float) const' (../src/ban.cpp:630:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.43)' into 'Ban::operator+(float) const' (../src/ban.cpp:630:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator*(float) const' (../src/ban.cpp:658:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(float) const' (../src/ban.cpp:678:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(float) const' (../src/ban.cpp:678:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool) (.21)' into 'operator/(float, Ban const&)' (../src/ban.cpp:766:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_trivial(float const*, float, float*)' into 'operator/(float, Ban const&)' (../src/ban.cpp:766:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'operator/(float, Ban const&)' (../src/ban.cpp:766:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'operator/(float, Ban const&)' (../src/ban.cpp:766:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+=(Ban const&)' (../src/ban.cpp:282:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(Ban const&)' (../src/ban.cpp:282:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+=(Ban const&) (.27)' (../src/ban.cpp:282:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+=(Ban const&) (.27)' (../src/ban.cpp:282:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(Ban const&) (.27)' (../src/ban.cpp:282:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-=(Ban const&)' (../test/../src/ban.h:65:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:345:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:345:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:345:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/=(Ban const&)' (../src/ban.cpp:372:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/=(Ban const&)' (../src/ban.cpp:372:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/=(Ban const&)' (../src/ban.cpp:372:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(float)' (../src/ban.cpp:700:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+=(float)' (../src/ban.cpp:700:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'Ban::operator-=(float)' (../test/../src/ban.h:92:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator*=(float)' (../src/ban.cpp:726:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/=(float)' (../src/ban.cpp:744:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/=(float)' (../src/ban.cpp:744:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const (.36.64)' (../src/ban.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool) (.21)' into 'Ban::mul_body(Ban const&) const (.36.64)' (../src/ban.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::mul_body(Ban const&) const (.36.64)' (../src/ban.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*(Ban const&) const (.33.61)' (../src/ban.cpp:201:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator*(Ban const&) const (.33.61)' (../src/ban.cpp:201:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool) (.21)' into 'operator/(float, Ban const&) (.52)' (../src/ban.cpp:766:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_trivial(float const*, float, float*)' into 'operator/(float, Ban const&) (.52)' (../src/ban.cpp:766:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'operator/(float, Ban const&) (.52)' (../src/ban.cpp:766:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'operator/(float, Ban const&) (.52)' (../src/ban.cpp:766:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(Ban const&) const (.30.58)' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const (.30.58)' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const (.30.58)' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.9.81.107)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.98)' (../src/ban.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const (.92)' (../src/ban.cpp:630:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const (.95)' into 'Ban::operator+(float) const (.92)' (../src/ban.cpp:630:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.43)' into 'Ban::operator+(float) const (.92)' (../src/ban.cpp:630:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator*=(float) (.88)' (../src/ban.cpp:726:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const (.36.64.113)' (../src/ban.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool) (.21)' into 'Ban::mul_body(Ban const&) const (.36.64.113)' (../src/ban.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::mul_body(Ban const&) const (.36.64.113)' (../src/ban.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator*(Ban const&) const (.33.61.110)' (../src/ban.cpp:201:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator/(Ban const&) const (.30.58.101)' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const (.30.58.101)' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const (.30.58.101)' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-=(Ban const&)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const (.33.61)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+(Ban const&) const (.98)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'operator+(float, Ban const&)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*=(float) (.88)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const (.33.61.110)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.21 seconds. CPU system time: 0.26 seconds. Elapsed time: 4.45 seconds; current allocated memory: 421.215 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 421.215 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 429.977 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Ban::operator+.3' into 'main' (../test/../src/ban.h:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Ban::operator/.3' into 'main' (../test/vivado_main.cpp:141) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 438.996 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::_sum.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_782_1' (../src/ban.cpp:782) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (../src/ban.h:34) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_1' (../src/ban.cpp:213) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator+=.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator+=.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator+=.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator+=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator+=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator+=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator+' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator+' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator+' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_618_1' (../src/ban.cpp:618) in function 'Ban::operator+' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator+' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_358_1' (../src/ban.cpp:358) in function 'Ban::operator*=.155' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::operator*=.155' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'Ban::operator*=.155' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::operator*=.155' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'Ban::operator*=.155' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator*=.155' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*=.155' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*=.155' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_358_1' (../src/ban.cpp:358) in function 'Ban::operator*=.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::operator*=.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'Ban::operator*=.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator*=.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*=.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*=.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_618_1' (../src/ban.cpp:618) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_618_1' (../src/ban.cpp:618) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_323_3' (../src/ban.cpp:323) in function 'Ban::operator+=.1' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_323_3' (../src/ban.cpp:323) in function 'Ban::operator+=' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'tmp61.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp90.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp95.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp161.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp162.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp166.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp169.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1503' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1502' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1501' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1500' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '_' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:776) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_norm' (../src/ban.cpp:780) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:780) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:780) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.num' (../src/ban.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.num.1' (../src/ban.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'tmp40.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'tmp46.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'tmp51.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'tmp56.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'tmp75.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'tmp80.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res.num' (../src/ban.cpp:665) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1500.num' (../test/vivado_main.cpp:118) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1501.num' (../test/vivado_main.cpp:120) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1502.num' (../test/vivado_main.cpp:122) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'tmp158.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1503.num' (../test/vivado_main.cpp:128) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:268) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_aux' (../src/ban.cpp:357) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:190) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_aux' (../src/ban.cpp:357) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_aux' (../src/ban.cpp:357) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_aux' (../src/ban.cpp:308) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_aux' (../src/ban.cpp:308) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:776) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_norm' (../src/ban.cpp:780) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:780) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:780) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res.num' (../src/ban.cpp:687) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:652) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:268) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:190) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:553) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_1' (../src/ban.cpp:553) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_2' (../src/ban.cpp:553) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_3' (../src/ban.cpp:553) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1503' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1502' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1501' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1500' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:776) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_norm' (../src/ban.cpp:780) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:780) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:780) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.num' (../src/ban.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.num.1' (../src/ban.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp40.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp46.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp51.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp56.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp75.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp80.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.num' (../src/ban.cpp:665) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1500.num' (../test/vivado_main.cpp:118) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1501.num' (../test/vivado_main.cpp:120) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1502.num' (../test/vivado_main.cpp:122) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp158.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1503.num' (../test/vivado_main.cpp:128) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:268) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_aux' (../src/ban.cpp:357) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:190) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_aux' (../src/ban.cpp:357) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_aux' (../src/ban.cpp:357) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_aux' (../src/ban.cpp:308) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_aux' (../src/ban.cpp:308) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:776) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_norm' (../src/ban.cpp:780) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:780) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:780) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.num' (../src/ban.cpp:687) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:652) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:268) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:190) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:553) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_1' (../src/ban.cpp:553) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_2' (../src/ban.cpp:553) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_3' (../src/ban.cpp:553) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::operator/=.1' into 'main' (../test/vivado_main.cpp:136) automatically.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+.3' into 'main' (../test/../src/ban.h:96) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:556:33) in function 'sqrt'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'sqrt'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:618:33) in function 'main'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:618:33) in function 'main'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator/='... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:313:34) in function 'Ban::operator+=.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator+=.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:313:34) in function 'Ban::operator+='... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator+='... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator+.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator+'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:618:33) in function 'Ban::operator+'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::operator*=.155'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::operator*=.155'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator*=.155'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::operator*=.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator*=.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::operator*='... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::operator*='... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator*='... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::mul_body.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::mul_body.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::mul_body'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::mul_body'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::_sum.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:115:28) to (../src/ban.cpp:117:3) in function 'Ban::_sum.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::_sum'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::_mul.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::_mul'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.05 seconds; current allocated memory: 472.582 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_2' (../test/vivado_main.cpp:88:39) in function 'main' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_78_1' (../test/vivado_main.cpp:78:35) in function 'main' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'b.0' (../src/ban.cpp:384:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b.0' (../src/ban.cpp:391:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b.1' (../src/ban.cpp:254:14)
INFO: [HLS 200-472] Inferring partial write operation for 'b.0' (../src/ban.cpp:99:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b.0' (../src/ban.cpp:96:5)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (../src/ban.cpp:288:9)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (../src/ban.cpp:302:9)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (../src/ban.cpp:315:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (../src/ban.cpp:326:11)
INFO: [HLS 200-472] Inferring partial write operation for 'b.1' (../src/ban.cpp:288:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b.1' (../src/ban.cpp:302:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b.1' (../src/ban.cpp:315:12)
INFO: [HLS 200-472] Inferring partial write operation for 'b.1' (../src/ban.cpp:326:11)
INFO: [HLS 200-472] Inferring partial write operation for 'b.0' (../src/ban.cpp:350:9)
INFO: [HLS 200-472] Inferring partial write operation for 'aux.2' (../src/ban.cpp:175:10)
INFO: [HLS 200-472] Inferring partial write operation for 'b.1' (../src/ban.cpp:186:14)
INFO: [HLS 200-472] Inferring partial write operation for 'b.0' (../src/ban.cpp:366:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:51:18)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:51:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:51:26)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:51:30)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:51:34)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:51:38)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:51:42)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:51:46)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:51:50)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:51:54)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:51:58)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:52:18)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:52:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:52:26)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:52:30)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:52:34)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:52:38)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:52:42)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:52:46)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:52:50)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:104:17)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/../src/ban.h:65:51)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:714:10)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:627:13)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:721:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:736:10)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:757:10)
INFO: [HLS 200-472] Inferring partial write operation for 'b.1' (../src/ban.cpp:91:15)
INFO: [HLS 200-472] Inferring partial write operation for 'b.1' (../src/ban.cpp:103:15)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:621:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.44 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.57 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1_Pipeline_VITIS_LOOP_82_1' to 'p_sum_1_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1_Pipeline_VITIS_LOOP_90_2' to 'p_sum_1_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1_Pipeline_VITIS_LOOP_102_3' to 'p_sum_1_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1' to 'p_sum_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_82_1' to 'operator_2_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_90_2' to 'operator_2_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_102_3' to 'operator_2_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator+_Pipeline_VITIS_LOOP_618_1' to 'operator_Pipeline_VITIS_LOOP_618_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=' to 'operator_add_assign'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=.1_Pipeline_VITIS_LOOP_82_1' to 'operator_1_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=.1_Pipeline_VITIS_LOOP_90_2' to 'operator_1_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=.1_Pipeline_VITIS_LOOP_102_3' to 'operator_1_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=.1' to 'operator_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3_s_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=' to 'operator_mul_assign'.
WARNING: [SYN 201-103] Legalizing function name '_mul' to 'p_mul'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1' to 'p_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/=_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s_s_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/=_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s_s_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/=_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3_s_s_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/=' to 'operator_div_assign'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_167_1' to 'mul_body_1_Pipeline_VITIS_LOOP_167_1'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_185_1' to 'mul_body_1_Pipeline_VITIS_LOOP_185_1'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_21_1' to 'mul_body_1_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_82_1' to 'mul_body_1_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_90_2' to 'mul_body_1_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_102_3' to 'mul_body_1_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1' to 'mul_body_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=.155_Pipeline_VITIS_LOOP_167_118' to 'operator_155_Pipeline_VITIS_LOOP_167_118'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=.155_Pipeline_VITIS_LOOP_185_119' to 'operator_155_Pipeline_VITIS_LOOP_185_119'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=.155_Pipeline_VITIS_LOOP_82_1' to 'operator_155_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=.155_Pipeline_VITIS_LOOP_90_2' to 'operator_155_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=.155_Pipeline_VITIS_LOOP_102_3' to 'operator_155_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=.155' to 'operator_155'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=.1_Pipeline_VITIS_LOOP_358_1' to 'operator_1_Pipeline_VITIS_LOOP_358_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=.1_Pipeline_VITIS_LOOP_167_1' to 'operator_1_Pipeline_VITIS_LOOP_167_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=.1_Pipeline_VITIS_LOOP_185_1' to 'operator_1_Pipeline_VITIS_LOOP_185_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=.1_Pipeline_VITIS_LOOP_82_1' to 'operator_1_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=.1_Pipeline_VITIS_LOOP_90_2' to 'operator_1_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=.1_Pipeline_VITIS_LOOP_102_3' to 'operator_1_Pipeline_VITIS_LOOP_102_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=.1' to 'operator_1_s_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.432 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.433 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.433 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.441 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.441 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_618_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_618_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_618_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add_assign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.456 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3_s_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul_assign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s_s_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s_s_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3_s_s_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div_assign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.463 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_618_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_618_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_618_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.466 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.466 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_618_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_618_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_618_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.466 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.467 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.467 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_347' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.468 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.468 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.468 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.469 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.469 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.469 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.470 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.470 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.470 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.471 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.471 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.471 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.472 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.472 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_155_Pipeline_VITIS_LOOP_167_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.472 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_155_Pipeline_VITIS_LOOP_185_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.473 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_155_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.473 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_155_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.474 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_155_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.474 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.474 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_358_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_358_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_358_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.475 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.476 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.476 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.476 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.476 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.476 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.477 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_102_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.477 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_s_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.477 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.478 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_255' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.478 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.484 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.44 seconds. CPU system time: 0 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.484 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.44 seconds; current allocated memory: 1.484 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.487 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_123'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_127'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_129'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.494 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_130'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_131'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_132'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_133'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_134'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_135'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.499 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_136'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.500 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_137'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.501 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_138'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.502 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.505 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_1_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.512 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_1_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_1_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.520 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.521 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.526 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.528 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.530 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.534 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.535 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_618_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_618_1' pipeline 'VITIS_LOOP_618_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_618_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.545 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1_s' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.546 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2_s' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3_s' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.549 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add_assign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add_assign'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.555 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.558 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.560 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1_s_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1_s_s' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1_s_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2_s_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2_s_s' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2_s_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3_s_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3_s_s' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3_s_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.566 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul_assign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul_assign'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.569 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.574 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1_s_s_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1_s_s_s' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1_s_s_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.579 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2_s_s_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2_s_s_s' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2_s_s_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.580 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3_s_s_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3_s_s_s' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3_s_s_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.581 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div_assign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div_assign'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_139' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_139'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.587 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_240' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_240'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.589 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_618_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_618_1' pipeline 'VITIS_LOOP_618_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_618_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_141' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_141'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_242' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_242'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_343'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_618_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_618_144' pipeline 'VITIS_LOOP_618_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_618_144'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_145' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_145'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_246' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_246'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_347' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_347'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_148' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_148'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_249' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_249'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_350'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.605 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_153'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_1_Pipeline_VITIS_LOOP_167_1' pipeline 'VITIS_LOOP_167_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.607 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_1_Pipeline_VITIS_LOOP_185_1' pipeline 'VITIS_LOOP_185_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.609 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.610 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_1_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_1_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.612 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_1_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_body_1/grp_fu_5030_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_body_1/grp_fu_5038_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_155_Pipeline_VITIS_LOOP_167_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_155_Pipeline_VITIS_LOOP_167_118' pipeline 'VITIS_LOOP_167_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_155_Pipeline_VITIS_LOOP_167_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_155_Pipeline_VITIS_LOOP_185_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_155_Pipeline_VITIS_LOOP_185_119' pipeline 'VITIS_LOOP_185_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_155_Pipeline_VITIS_LOOP_185_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.619 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_155_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_155_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_155_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_155_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_155_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_155_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.622 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_155_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_155_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_155_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.623 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'operator_155/grp_fu_5030_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'operator_155/grp_fu_5038_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_155'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.624 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_358_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_358_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_167_1' pipeline 'VITIS_LOOP_167_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_185_1' pipeline 'VITIS_LOOP_185_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.629 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_82_1_s' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_82_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.631 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_90_2_s' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_90_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.632 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_102_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_102_3_s' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_102_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.67 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.89 seconds; current allocated memory: 418.863 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_756_1' (../src/ban.cpp:756:20) in function 'Ban::operator/=' completely with a factor of 3 (../src/ban.cpp:746:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_251_6' (../src/ban.cpp:251:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_4' (../src/ban.cpp:227:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_5' (../src/ban.cpp:234:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_218_2' (../src/ban.cpp:218:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168:21) in function 'Ban::_mul_conv' completely with a factor of 3 (../src/ban.cpp:164:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.28)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_conv(float const*, float const*, float*)' into 'Ban::_mul(float const*, float const*, float*)' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.7)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(float)' (../src/ban.cpp:702:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+=(float)' (../src/ban.cpp:702:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.7)' into 'Ban::operator/=(float)' (../src/ban.cpp:746:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/=(float)' (../src/ban.cpp:746:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.53 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.77 seconds; current allocated memory: 419.102 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 419.102 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 421.719 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 424.172 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_1' (../src/ban.cpp:213) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_620_1' (../src/ban.cpp:620) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb2.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb4.num' (../test/vivado_main.cpp:70) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:268) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb2.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb4.num' (../test/vivado_main.cpp:70) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:268) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:620:33) in function 'main'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:716:3) to (../src/ban.cpp:75:5) in function 'main'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator/'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::_mul.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::_mul'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 449.125 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:175:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 595.297 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_213_1' to 'operator_Pipeline_VITIS_LOOP_213_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_167_1' to 'p_mul_Pipeline_VITIS_LOOP_167_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_185_1' to 'p_mul_Pipeline_VITIS_LOOP_185_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul' to 'p_mul'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_167_1' to 'p_mul_1_Pipeline_VITIS_LOOP_167_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_185_1' to 'p_mul_1_Pipeline_VITIS_LOOP_185_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1' to 'p_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_213_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 597.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 597.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 597.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 597.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 598.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 598.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 598.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 598.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 598.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 598.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 599.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 599.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 599.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 599.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 600.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 600.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 600.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 600.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 601.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 601.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 601.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 601.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 602.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 602.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 603.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 603.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_620_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_620_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_620_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 603.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 603.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 603.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 603.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 604.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 604.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 604.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 604.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_213_1' pipeline 'VITIS_LOOP_213_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_213_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 605.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_167_1' pipeline 'VITIS_LOOP_167_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 607.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_185_1' pipeline 'VITIS_LOOP_185_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 608.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 609.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_167_1' pipeline 'VITIS_LOOP_167_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 611.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_185_1' pipeline 'VITIS_LOOP_185_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 612.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 613.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 615.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 616.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 617.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 619.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 622.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 623.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_620_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_620_1' pipeline 'VITIS_LOOP_620_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_620_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 624.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_13' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.66 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.76 seconds; current allocated memory: 418.695 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_610_3' (../src/ban.cpp:610:20) in function 'sqrt' completely with a factor of 3 (../src/ban.cpp:541:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_600_2' (../src/ban.cpp:600:22) in function 'sqrt' completely with a factor of 3 (../src/ban.cpp:541:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_823_6' (../src/ban.cpp:823:20) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:768:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_799_4' (../src/ban.cpp:799:21) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:768:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_806_5' (../src/ban.cpp:806:21) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:768:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_790_2' (../src/ban.cpp:790:20) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:768:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_756_1' (../src/ban.cpp:756:20) in function 'Ban::operator/=' completely with a factor of 3 (../src/ban.cpp:746:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_251_6' (../src/ban.cpp:251:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_4' (../src/ban.cpp:227:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_5' (../src/ban.cpp:234:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_218_2' (../src/ban.cpp:218:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168:21) in function 'Ban::_mul_conv' completely with a factor of 3 (../src/ban.cpp:164:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.7)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_conv(float const*, float const*, float*)' into 'Ban::_mul(float const*, float const*, float*)' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.21)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(float)' (../src/ban.cpp:702:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+=(float)' (../src/ban.cpp:702:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/=(float)' (../src/ban.cpp:746:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/=(float)' (../src/ban.cpp:746:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:347:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:347:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:347:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.7)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'operator/(float, Ban const&)' (../src/ban.cpp:768:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_trivial(float const*, float, float*)' into 'operator/(float, Ban const&)' (../src/ban.cpp:768:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'operator/(float, Ban const&)' (../src/ban.cpp:768:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'operator/(float, Ban const&)' (../src/ban.cpp:768:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'sqrt(Ban const&)' (../src/ban.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*)' into 'sqrt(Ban const&)' (../src/ban.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.85 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.04 seconds; current allocated memory: 419.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 419.539 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 422.891 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 426.445 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'Ban::_mul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'Ban::_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_1' (../src/ban.cpp:66) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_558_1' (../src/ban.cpp:558) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'sqrt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_784_1' (../src/ban.cpp:784) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (../src/ban.h:34) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_1' (../src/ban.cpp:213) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_360_1' (../src/ban.cpp:360) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*=' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_620_1' (../src/ban.cpp:620) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '_' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:555) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_1' (../src/ban.cpp:555) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_2' (../src/ban.cpp:555) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_3' (../src/ban.cpp:555) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:778) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_norm' (../src/ban.cpp:782) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:782) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:782) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb2.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb4.num' (../test/vivado_main.cpp:70) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'tmp.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_aux' (../src/ban.cpp:359) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:268) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:555) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_1' (../src/ban.cpp:555) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_2' (../src/ban.cpp:555) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_3' (../src/ban.cpp:555) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:778) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_norm' (../src/ban.cpp:782) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:782) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:782) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb2.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb4.num' (../test/vivado_main.cpp:70) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_aux' (../src/ban.cpp:359) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:268) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:620:33) to (../src/ban.cpp:623:15) in function 'main'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator/'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::operator*='... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::operator*='... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator*='... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::_mul.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::_mul'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 452.043 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'aux.1' (../src/ban.cpp:175:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.23 seconds; current allocated memory: 704.871 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_213_1' to 'operator_Pipeline_VITIS_LOOP_213_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_167_1' to 'p_mul_Pipeline_VITIS_LOOP_167_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul_Pipeline_VITIS_LOOP_185_1' to 'p_mul_Pipeline_VITIS_LOOP_185_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul' to 'p_mul'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_167_1' to 'p_mul_1_Pipeline_VITIS_LOOP_167_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1_Pipeline_VITIS_LOOP_185_1' to 'p_mul_1_Pipeline_VITIS_LOOP_185_1'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1' to 'p_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_167_14' to 'operator_Pipeline_VITIS_LOOP_167_14'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_185_15' to 'operator_Pipeline_VITIS_LOOP_185_15'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_360_1' to 'operator_Pipeline_VITIS_LOOP_360_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_167_1' to 'operator_Pipeline_VITIS_LOOP_167_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_185_1' to 'operator_Pipeline_VITIS_LOOP_185_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=' to 'operator_mul_assign'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_213_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 707.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 707.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 707.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 707.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 708.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 708.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 708.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 708.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 708.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 708.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 709.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 709.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 709.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 709.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 710.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 710.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 710.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 710.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 711.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 711.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 711.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 711.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 712.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 712.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 713.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 713.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 713.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 713.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_620_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_620_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_620_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 713.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 713.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 714.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 714.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 714.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 714.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 715.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 715.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_167_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 715.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 715.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_185_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 715.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 715.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_360_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_360_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_360_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 716.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 716.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 716.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 716.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 717.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 717.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 717.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 717.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 718.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 718.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 718.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 718.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul_assign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 718.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 718.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 720.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 720.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_213_1' pipeline 'VITIS_LOOP_213_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_213_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 720.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_167_1' pipeline 'VITIS_LOOP_167_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 722.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_Pipeline_VITIS_LOOP_185_1' pipeline 'VITIS_LOOP_185_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_Pipeline_VITIS_LOOP_185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 724.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 725.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_167_1' pipeline 'VITIS_LOOP_167_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 726.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_mul_1_Pipeline_VITIS_LOOP_185_1' pipeline 'VITIS_LOOP_185_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1_Pipeline_VITIS_LOOP_185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 728.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 729.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 730.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 732.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 733.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 735.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 738.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 739.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 740.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_620_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_620_1' pipeline 'VITIS_LOOP_620_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_620_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 742.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_16' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 743.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_27' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 744.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_102_38' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 746.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_167_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_167_14' pipeline 'VITIS_LOOP_167_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_167_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 747.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_185_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_185_15' pipeline 'VITIS_LOOP_185_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_185_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 749.363 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.57 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.81 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112:20) in function 'Ban::_sum' completely with a factor of 3 (../src/ban.cpp:108:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_823_6' (../src/ban.cpp:823:20) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:768:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_799_4' (../src/ban.cpp:799:21) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:768:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_806_5' (../src/ban.cpp:806:21) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:768:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_790_2' (../src/ban.cpp:790:20) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:768:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_756_1' (../src/ban.cpp:756:20) in function 'Ban::operator/=' completely with a factor of 3 (../src/ban.cpp:746:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_735_1' (../src/ban.cpp:735:20) in function 'Ban::operator*=' completely with a factor of 3 (../src/ban.cpp:728:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_323_3' (../src/ban.cpp:323:21) in function 'Ban::operator+=' completely with a factor of 3 (../src/ban.cpp:282:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_691_1' (../src/ban.cpp:691:20) in function 'Ban::operator/' completely with a factor of 3 (../src/ban.cpp:680:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_669_1' (../src/ban.cpp:669:20) in function 'Ban::operator*' completely with a factor of 3 (../src/ban.cpp:660:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_251_6' (../src/ban.cpp:251:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_4' (../src/ban.cpp:227:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_5' (../src/ban.cpp:234:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_218_2' (../src/ban.cpp:218:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:209:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_610_3' (../src/ban.cpp:610:20) in function 'sqrt' completely with a factor of 3 (../src/ban.cpp:541:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_600_2' (../src/ban.cpp:600:22) in function 'sqrt' completely with a factor of 3 (../src/ban.cpp:541:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_2' (../src/ban.cpp:168:21) in function 'Ban::_mul_conv' completely with a factor of 3 (../src/ban.cpp:164:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_155_1' (../src/ban.cpp:155:20) in function 'Ban::operator-' completely with a factor of 3 (../src/ban.cpp:152:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.24)' into 'Ban::Ban(int, float const*) (.61)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban.cpp:534:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_conv(float const*, float const*, float*)' into 'Ban::_mul(float const*, float const*, float*)' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'sqrt(Ban const&)' (../src/ban.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.61)' into 'sqrt(Ban const&)' (../src/ban.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.33)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.33.39)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.33.42)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.33.39)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../test/../src/ban.h:62:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.24)' into 'Ban::Ban(int, float const*, bool) (.21)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const (.54)' (../src/ban.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool) (.21)' into 'Ban::mul_body(Ban const&) const (.54)' (../src/ban.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::mul_body(Ban const&) const (.54)' (../src/ban.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:201:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const' (../src/ban.cpp:632:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+(float) const' (../src/ban.cpp:632:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.61)' into 'Ban::operator+(float) const' (../src/ban.cpp:632:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator*(float) const' (../src/ban.cpp:660:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(float) const' (../src/ban.cpp:680:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(float) const' (../src/ban.cpp:680:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool) (.21)' into 'operator/(float, Ban const&)' (../src/ban.cpp:768:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_trivial(float const*, float, float*)' into 'operator/(float, Ban const&)' (../src/ban.cpp:768:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'operator/(float, Ban const&)' (../src/ban.cpp:768:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'operator/(float, Ban const&)' (../src/ban.cpp:768:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+=(Ban const&)' (../src/ban.cpp:282:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(Ban const&)' (../src/ban.cpp:282:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+=(Ban const&) (.27)' (../src/ban.cpp:282:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+=(Ban const&) (.27)' (../src/ban.cpp:282:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(Ban const&) (.27)' (../src/ban.cpp:282:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-=(Ban const&)' (../test/../src/ban.h:66:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(Ban const&) (.27)' into 'Ban::operator-=(Ban const&)' (../test/../src/ban.h:66:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:347:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:347:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:347:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/=(Ban const&)' (../src/ban.cpp:374:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/=(Ban const&)' (../src/ban.cpp:374:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/=(Ban const&)' (../src/ban.cpp:374:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(float)' (../src/ban.cpp:702:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+=(float)' (../src/ban.cpp:702:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'Ban::operator-=(float)' (../test/../src/ban.h:93:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator*=(float)' (../src/ban.cpp:728:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/=(float)' (../src/ban.cpp:746:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/=(float)' (../src/ban.cpp:746:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const (.54.76)' (../src/ban.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool) (.21)' into 'Ban::mul_body(Ban const&) const (.54.76)' (../src/ban.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::mul_body(Ban const&) const (.54.76)' (../src/ban.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*(Ban const&) const (.51.73)' (../src/ban.cpp:201:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator*(Ban const&) const (.51.73)' (../src/ban.cpp:201:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool) (.21)' into 'operator/(float, Ban const&) (.64)' (../src/ban.cpp:768:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_trivial(float const*, float, float*)' into 'operator/(float, Ban const&) (.64)' (../src/ban.cpp:768:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'operator/(float, Ban const&) (.64)' (../src/ban.cpp:768:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'operator/(float, Ban const&) (.64)' (../src/ban.cpp:768:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(Ban const&) const (.48.70)' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const (.48.70)' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const (.48.70)' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.33.39.98)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.30.95)' (../src/ban.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const (.102)' (../src/ban.cpp:632:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const (.105)' into 'Ban::operator+(float) const (.102)' (../src/ban.cpp:632:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.61)' into 'Ban::operator+(float) const (.102)' (../src/ban.cpp:632:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const (.54.76.115)' (../src/ban.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool) (.21)' into 'Ban::mul_body(Ban const&) const (.54.76.115)' (../src/ban.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::mul_body(Ban const&) const (.54.76.115)' (../src/ban.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator*(Ban const&) const (.51.73.112)' (../src/ban.cpp:201:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator/(Ban const&) const (.48.70.108)' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const (.48.70.108)' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const (.48.70.108)' (../src/ban.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(Ban const&)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-=(Ban const&)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*=(Ban const&)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(Ban const&)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const (.51.73)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'operator+(float, Ban const&)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const (.51.73.112)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.43 seconds. CPU system time: 0.22 seconds. Elapsed time: 4.65 seconds; current allocated memory: 421.273 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 421.273 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 433.648 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Ban::operator+.4' into 'main' (../test/../src/ban.h:97) automatically.
INFO: [XFORM 203-602] Inlining function 'Ban::operator/.3' into 'main' (../test/vivado_main.cpp:107) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 442.598 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::_sum.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::_sum.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::_sum.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::_sum.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_784_1' (../src/ban.cpp:784) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (../src/ban.h:34) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_1' (../src/ban.cpp:213) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::operator+.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator+.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator+.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_620_1' (../src/ban.cpp:620) in function 'Ban::operator+.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator+.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (../test/vivado_main.cpp:45) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_1' (../src/ban.cpp:66) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (../src/ban.cpp:44) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_490_1' (../src/ban.cpp:490) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (../src/ban.cpp:44) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_309_1' (../src/ban.cpp:309) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_313_2' (../src/ban.cpp:313) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_309_1' (../src/ban.cpp:309) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_313_2' (../src/ban.cpp:313) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_1' (../src/ban.cpp:213) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_620_1' (../src/ban.cpp:620) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_620_1' (../src/ban.cpp:620) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_1' (../src/ban.cpp:52) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (../src/ban.cpp:44) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_455_1' (../src/ban.cpp:455) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (../src/ban.cpp:44) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_360_1' (../src/ban.cpp:360) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_1' (../src/ban.cpp:167) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (../src/ban.cpp:185) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:83) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (../src/ban.cpp:44) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp61.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp111.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp119.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp233.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp237.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp253.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp265.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1503' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1502' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1501' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1500' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '_' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ZERO.num' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:778) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_norm' (../src/ban.cpp:782) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:782) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:782) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_aux' (../src/ban.cpp:359) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_aux.1' (../src/ban.cpp:308) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.num' (../src/ban.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_aux.2' (../src/ban.cpp:308) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.num.1' (../src/ban.cpp:153) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp30.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp37.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp45.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp53.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'this.num.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'this.num.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp87.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp95.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res.num' (../src/ban.cpp:667) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'this.num.9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'this.num.10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1500.num' (../test/vivado_main.cpp:84) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1501.num' (../test/vivado_main.cpp:86) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1502.num' (../test/vivado_main.cpp:88) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp224.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1503.num' (../test/vivado_main.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp241.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'f.num' (../test/vivado_main.cpp:109) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp271.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:268) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:190) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:778) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_norm' (../src/ban.cpp:782) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:782) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:782) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res.num' (../src/ban.cpp:689) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:654) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:211) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:268) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:190) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:555) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_1' (../src/ban.cpp:555) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_2' (../src/ban.cpp:555) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_3' (../src/ban.cpp:555) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1503' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1502' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1501' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1500' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ZERO.num' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:778) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_norm' (../src/ban.cpp:782) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:782) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:782) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_aux' (../src/ban.cpp:359) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_aux.1' (../src/ban.cpp:308) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.num' (../src/ban.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_aux.2' (../src/ban.cpp:308) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.num.1' (../src/ban.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp30.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp37.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp45.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp53.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp87.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp95.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.num' (../src/ban.cpp:667) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1500.num' (../test/vivado_main.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1501.num' (../test/vivado_main.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1502.num' (../test/vivado_main.cpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp224.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1503.num' (../test/vivado_main.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp241.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'f.num' (../test/vivado_main.cpp:109) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp271.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:268) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:190) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:778) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_norm' (../src/ban.cpp:782) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:782) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:782) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.num' (../src/ban.cpp:689) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:654) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:211) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:268) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:190) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:555) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_1' (../src/ban.cpp:555) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_2' (../src/ban.cpp:555) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_3' (../src/ban.cpp:555) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+.448' into 'main' (../test/vivado_main.cpp:101) automatically.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+.4' into 'main' (../test/../src/ban.h:97) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:558:33) in function 'sqrt'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'sqrt'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:784:33) in function 'operator/.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'operator/.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'operator/.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'operator/.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:784:33) in function 'operator/'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'operator/'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'operator/'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'operator/'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:313:34) in function 'main'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:313:34) in function 'main'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'main'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:620:33) in function 'main'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:620:33) in function 'main'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../test/vivado_main.cpp:50:35) to (../test/vivado_main.cpp:54:26) in function 'main'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'main'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'main'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator/.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator/.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator/'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator+.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::operator+.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:620:33) in function 'Ban::operator+.1'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::mul_body.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::mul_body.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::mul_body'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::mul_body'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:15) to (../src/ban.cpp:82:19) in function 'Ban::_sum.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban.cpp:114:5) in function 'Ban::_sum.3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:115:28) to (../src/ban.cpp:117:3) in function 'Ban::_sum.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::_sum.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::_sum.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:115:28) to (../src/ban.cpp:117:3) in function 'Ban::_sum.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:83:7) to (../src/ban.cpp:82:19) in function 'Ban::_sum'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::_mul.161'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::_mul.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:167:33) in function 'Ban::_mul'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::_sum.3' into 'Ban::operator+.3' (../src/ban.cpp:147) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.64 seconds; current allocated memory: 478.523 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_3' (../test/vivado_main.cpp:54:39) in function 'main' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_50_2' (../test/vivado_main.cpp:50:35) in function 'main' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:175:10)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:18)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:26)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:30)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:34)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:38)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:42)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:46)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:50)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:54)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:58)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:36:18)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:51:18)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:52:18)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:55:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:56:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:57:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:58:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:59:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:60:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:62:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:63:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:64:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:65:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:66:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:67:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:68:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:288:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:302:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:319:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:327:12)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:99:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:96:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:70:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:288:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:302:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:319:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:327:12)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:71:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:352:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:368:4)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:72:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:393:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:254:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:73:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:716:10)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:629:13)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:723:4)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:75:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:76:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:738:10)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:77:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:759:10)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:78:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:90:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:91:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:96:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:97:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:101:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:102:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:103:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:104:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:105:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:106:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:107:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:46:11)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:91:15)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:623:15)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:315:12)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:315:12)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:186:14)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:103:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8.5 seconds. CPU system time: 0.19 seconds. Elapsed time: 8.69 seconds; current allocated memory: 1.797 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1_Pipeline_VITIS_LOOP_82_1' to 'p_sum_1_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1_Pipeline_VITIS_LOOP_90_2' to 'p_sum_1_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1_Pipeline_VITIS_LOOP_102_3' to 'p_sum_1_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1' to 'p_sum_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_82_1' to 'operator_2_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_90_2' to 'operator_2_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_102_3' to 'operator_2_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name '_mul' to 'p_mul'.
WARNING: [SYN 201-103] Legalizing function name '_mul.161' to 'p_mul_161'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.1_Pipeline_VITIS_LOOP_82_1' to 'operator_1_1_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.1_Pipeline_VITIS_LOOP_90_2' to 'operator_1_1_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.1_Pipeline_VITIS_LOOP_102_3' to 'operator_1_1_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.1' to 'operator_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1_Pipeline_VITIS_LOOP_82_1' to 'operator_1_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1_Pipeline_VITIS_LOOP_90_2' to 'operator_1_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1_Pipeline_VITIS_LOOP_102_3' to 'operator_1_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1_Pipeline_VITIS_LOOP_620_1' to 'operator_1_Pipeline_VITIS_LOOP_620_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1_Pipeline_VITIS_LOOP_21_1' to 'operator_1_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.2_Pipeline_VITIS_LOOP_82_1' to 'operator_1_2_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.2_Pipeline_VITIS_LOOP_90_2' to 'operator_1_2_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.2_Pipeline_VITIS_LOOP_102_3' to 'operator_1_2_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.2' to 'operator_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1' to 'p_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_167_1' to 'mul_body_1_Pipeline_VITIS_LOOP_167_1'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_185_1' to 'mul_body_1_Pipeline_VITIS_LOOP_185_1'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_21_1' to 'mul_body_1_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_82_1' to 'mul_body_1_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_90_2' to 'mul_body_1_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_102_3' to 'mul_body_1_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1' to 'mul_body_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_21_1' to 'operator_1_Pipeline_VITIS_LOOP_21_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_784_1' to 'operator_1_Pipeline_VITIS_LOOP_784_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_34_1' to 'operator_1_Pipeline_VITIS_LOOP_34_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_167_1' to 'operator_1_Pipeline_VITIS_LOOP_167_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_185_1' to 'operator_1_Pipeline_VITIS_LOOP_185_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_167_123' to 'operator_1_Pipeline_VITIS_LOOP_167_123'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_185_124' to 'operator_1_Pipeline_VITIS_LOOP_185_124'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_82_1' to 'operator_1_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_90_2' to 'operator_1_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_102_3' to 'operator_1_Pipeline_VITIS_LOOP_102_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1' to 'operator_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2_Pipeline_VITIS_LOOP_213_1' to 'operator_2_Pipeline_VITIS_LOOP_213_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2_Pipeline_VITIS_LOOP_82_1' to 'operator_2_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2_Pipeline_VITIS_LOOP_90_2' to 'operator_2_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2_Pipeline_VITIS_LOOP_102_3' to 'operator_2_Pipeline_VITIS_LOOP_102_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2' to 'operator_2_s'.
WARNING: [SYN 201-103] Legalizing function name '_sum.2_Pipeline_VITIS_LOOP_82_1' to 'p_sum_2_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum.2_Pipeline_VITIS_LOOP_90_2' to 'p_sum_2_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum.2_Pipeline_VITIS_LOOP_102_3' to 'p_sum_2_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum.2' to 'p_sum_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.3' to 'operator_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.806 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.806 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.807 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.807 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.807 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.807 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.808 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.808 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.808 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.809 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.809 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.809 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.809 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.809 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.809 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.810 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.810 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
WARNING: [HLS 200-885] The II Violation in module 'main_Pipeline_VITIS_LOOP_45_1' (loop 'VITIS_LOOP_45_1'): Unable to schedule 'store' operation ('r_num_addr_1_write_ln46', ../test/vivado_main.cpp:46) of constant 0 on array 'r_num' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'r_num'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.810 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.810 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.811 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.811 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.812 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.812 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.813 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.813 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.813 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.813 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.814 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.814 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.814 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.814 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.815 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.815 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.815 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.815 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.816 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.816 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.817 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.817 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.817 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.817 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.817 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.817 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.818 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.818 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'this_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.821 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'num_b'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.822 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.822 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.823 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.823 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_1_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.824 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_1_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.824 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_1_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.825 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.825 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.826 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.826 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln53_1', ../src/ban.cpp:53)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln53_1', ../src/ban.cpp:53)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-885] The II Violation in module 'main_Pipeline_VITIS_LOOP_52_1' (loop 'VITIS_LOOP_52_1'): Unable to schedule 'load' operation ('b_num_load', ../src/ban.cpp:53) on array 'b_num' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'b_num'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_52_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.826 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.826 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_455_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_455_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln456_1', ../src/ban.cpp:456)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln456_1', ../src/ban.cpp:456)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln459', ../src/ban.cpp:459)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-885] The II Violation in module 'main_Pipeline_VITIS_LOOP_455_1' (loop 'VITIS_LOOP_455_1'): Unable to schedule 'load' operation ('b_num_load', ../src/ban.cpp:456) on array 'b_num' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'b_num'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'VITIS_LOOP_455_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.827 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.827 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_620_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'this_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_620_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_620_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'this_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.831 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.831 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.831 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.831 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_2_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_2_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_2_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.833 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.833 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'this_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.833 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.833 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.834 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.835 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.835 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.837 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.837 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_66_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln67', ../src/ban.cpp:67)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln67', ../src/ban.cpp:67)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_66_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_490_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_490_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln491', ../src/ban.cpp:491)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln491', ../src/ban.cpp:491)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_490_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_309_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_309_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_309_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.839 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_313_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_313_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_313_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.839 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.839 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.840 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.840 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.840 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.840 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_309_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_309_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_309_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.840 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.840 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_313_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_313_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_313_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.841 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.841 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.841 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.842 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.842 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.843 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.843 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.843 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.843 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_245' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.844 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.844 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.844 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.844 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_213_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.844 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.844 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'num_b'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.845 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.846 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.846 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.846 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.847 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_251' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.847 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.847 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_620_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_620_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_620_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.848 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.848 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.848 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.848 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.848 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.848 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.849 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_620_156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_620_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_620_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.849 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.850 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_258' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.850 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_359' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.850 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.850 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_261' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.851 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.851 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.851 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.851 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.851 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.852 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.852 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.852 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.852 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.852 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.852 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.853 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.853 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.853 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.853 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.853 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.854 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.854 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.854 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.854 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.855 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.855 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.855 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.855 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_167_166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.856 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_185_167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.856 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.857 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.857 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.858 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.858 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.858 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.858 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_21_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.858 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.858 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_784_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_784_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_784_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.859 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.859 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.859 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.859 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.860 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.860 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.860 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.860 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_167_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.860 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.860 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_185_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.861 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.861 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.861 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.861 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.862 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.862 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_102_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.862 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.862 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_213_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.864 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.864 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.864 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.864 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.864 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.865 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_102_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.865 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.865 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.865 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_360_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_360_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_360_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.866 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_167_172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.866 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_185_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.868 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.868 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_275' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.868 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.868 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_376' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.868 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.868 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_82_177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.869 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.869 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_90_278' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.869 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.869 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_102_379' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.870 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.870 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.870 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.870 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_2_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.870 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.870 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_2_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.871 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.871 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_2_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.871 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.871 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.872 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.872 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.873 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.873 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.3 seconds; current allocated memory: 1.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.96 seconds; current allocated memory: 1.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.25 seconds; current allocated memory: 1.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_127'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_129'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_130'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_131'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.895 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_132'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.896 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_133'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_134'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_135'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_45_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.908 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.912 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.915 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_1_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.917 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_1_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.918 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_1_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.920 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.924 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.925 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.927 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.933 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.934 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.938 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.942 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_161'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_1_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_1_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_1_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.947 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_1_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_1_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_1_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.948 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_1_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_1_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_1_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'operator_1_1/grp_fu_12738_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_52_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_455_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_455_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.960 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.962 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_620_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_620_1' pipeline 'VITIS_LOOP_620_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_620_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.967 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.970 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.971 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.972 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_2_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_2_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_2_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.974 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_2_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_2_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_2_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.976 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_2_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_2_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_2_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.981 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.983 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.984 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_66_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_66_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.993 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_490_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_490_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.994 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_309_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_309_1' pipeline 'VITIS_LOOP_309_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_309_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.995 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_313_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_313_2' pipeline 'VITIS_LOOP_313_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_313_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_136' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_136'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.998 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_237' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_237'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.999 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_338'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_309_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_309_139' pipeline 'VITIS_LOOP_309_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_309_139'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_313_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_313_240' pipeline 'VITIS_LOOP_313_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_313_240'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_141' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_141'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_242' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_242'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_343'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_167_1' pipeline 'VITIS_LOOP_167_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_185_1' pipeline 'VITIS_LOOP_185_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_144' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_144'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_245' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_245' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_245'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_346'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_213_1' pipeline 'VITIS_LOOP_213_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_213_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_147' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_147'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_248' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_248'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_349'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_150' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_251' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_251' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_251'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_352'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_620_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_620_1' pipeline 'VITIS_LOOP_620_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_620_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_153' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_153'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_254' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_254'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_355'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_620_156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_620_156' pipeline 'VITIS_LOOP_620_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_620_156'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_157' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_157'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_258' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_258' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_258'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_359' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_359'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_160' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_160'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_261' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_261' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_261'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_362'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_163'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_164'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_165'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_1_Pipeline_VITIS_LOOP_167_1' pipeline 'VITIS_LOOP_167_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_1_Pipeline_VITIS_LOOP_185_1' pipeline 'VITIS_LOOP_185_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_1_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_1_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_1_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_body_1/grp_fu_12738_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_body_1/grp_fu_4185_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_167_166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_167_166' pipeline 'VITIS_LOOP_167_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_167_166'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_185_167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_185_167' pipeline 'VITIS_LOOP_185_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_185_167'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_168' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_168'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_269' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_269'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_102_370' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_370'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_171'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_21_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_21_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_784_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_784_1' pipeline 'VITIS_LOOP_784_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_784_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_34_1' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_34_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_167_1' pipeline 'VITIS_LOOP_167_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_185_1' pipeline 'VITIS_LOOP_185_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_167_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_167_123' pipeline 'VITIS_LOOP_167_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_167_123'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_185_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_185_124' pipeline 'VITIS_LOOP_185_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_185_124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_82_1_s' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_82_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_90_2_s' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_90_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_102_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_102_3_s' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_102_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'operator_1_s/grp_fu_4189_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_213_1' pipeline 'VITIS_LOOP_213_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_213_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_82_1_s' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_82_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_90_2_s' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_90_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_102_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_102_3_s' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_102_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_360_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_360_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_167_172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_167_172' pipeline 'VITIS_LOOP_167_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_167_172'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_185_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_185_173' pipeline 'VITIS_LOOP_185_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_185_173'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_174' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_174'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_275' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_275' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_275'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_376' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_102_376' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_376'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_82_177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_82_177' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_82_177'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_90_278' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_90_278' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_90_278'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_102_379' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_102_379' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_102_379'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_44_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_2_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_2_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_2_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_2_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_2_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_2_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_2_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_2_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_2_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name main main 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.67 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.83 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_114_1' (../src/ban.cpp:114:20) in function 'Ban::_sum' completely with a factor of 3 (../src/ban.cpp:110:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_830_6' (../src/ban.cpp:830:20) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:775:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_806_4' (../src/ban.cpp:806:21) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:775:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_813_5' (../src/ban.cpp:813:21) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:775:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_797_2' (../src/ban.cpp:797:20) in function 'operator/' completely with a factor of 3 (../src/ban.cpp:775:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_763_1' (../src/ban.cpp:763:20) in function 'Ban::operator/=' completely with a factor of 3 (../src/ban.cpp:753:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_742_1' (../src/ban.cpp:742:20) in function 'Ban::operator*=' completely with a factor of 3 (../src/ban.cpp:735:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_325_3' (../src/ban.cpp:325:21) in function 'Ban::operator+=' completely with a factor of 3 (../src/ban.cpp:284:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_698_1' (../src/ban.cpp:698:20) in function 'Ban::operator/' completely with a factor of 3 (../src/ban.cpp:687:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_676_1' (../src/ban.cpp:676:20) in function 'Ban::operator*' completely with a factor of 3 (../src/ban.cpp:667:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_253_6' (../src/ban.cpp:253:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_4' (../src/ban.cpp:229:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_236_5' (../src/ban.cpp:236:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_2' (../src/ban.cpp:220:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_617_3' (../src/ban.cpp:617:20) in function 'sqrt' completely with a factor of 3 (../src/ban.cpp:548:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_607_2' (../src/ban.cpp:607:22) in function 'sqrt' completely with a factor of 3 (../src/ban.cpp:548:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_170_2' (../src/ban.cpp:170:21) in function 'Ban::_mul_conv' completely with a factor of 3 (../src/ban.cpp:166:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_157_1' (../src/ban.cpp:157:20) in function 'Ban::operator-' completely with a factor of 3 (../src/ban.cpp:154:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.24)' into 'Ban::Ban(int, float const*) (.61)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_conv(float const*, float const*, float*)' into 'Ban::_mul(float const*, float const*, float*)' (../src/ban.cpp:182:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'sqrt(Ban const&)' (../src/ban.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.61)' into 'sqrt(Ban const&)' (../src/ban.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.33)' (../src/ban.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.33.39)' (../src/ban.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.33.42)' (../src/ban.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.33.39)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../test/../src/ban.h:62:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.24)' into 'Ban::Ban(int, float const*, bool) (.21)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const (.54)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool) (.21)' into 'Ban::mul_body(Ban const&) const (.54)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::mul_body(Ban const&) const (.54)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:203:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const' (../src/ban.cpp:639:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+(float) const' (../src/ban.cpp:639:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.61)' into 'Ban::operator+(float) const' (../src/ban.cpp:639:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator*(float) const' (../src/ban.cpp:667:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(float) const' (../src/ban.cpp:687:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(float) const' (../src/ban.cpp:687:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool) (.21)' into 'operator/(float, Ban const&)' (../src/ban.cpp:775:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_trivial(float const*, float, float*)' into 'operator/(float, Ban const&)' (../src/ban.cpp:775:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'operator/(float, Ban const&)' (../src/ban.cpp:775:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'operator/(float, Ban const&)' (../src/ban.cpp:775:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+=(Ban const&)' (../src/ban.cpp:284:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(Ban const&)' (../src/ban.cpp:284:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+=(Ban const&) (.27)' (../src/ban.cpp:284:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+=(Ban const&) (.27)' (../src/ban.cpp:284:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(Ban const&) (.27)' (../src/ban.cpp:284:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-=(Ban const&)' (../test/../src/ban.h:66:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(Ban const&) (.27)' into 'Ban::operator-=(Ban const&)' (../test/../src/ban.h:66:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:349:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:349:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator*=(Ban const&)' (../src/ban.cpp:349:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/=(Ban const&)' (../src/ban.cpp:376:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/=(Ban const&)' (../src/ban.cpp:376:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/=(Ban const&)' (../src/ban.cpp:376:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator+=(float)' (../src/ban.cpp:709:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const' into 'Ban::operator+=(float)' (../src/ban.cpp:709:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'Ban::operator-=(float)' (../test/../src/ban.h:93:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator*=(float)' (../src/ban.cpp:735:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/=(float)' (../src/ban.cpp:753:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form()' into 'Ban::operator/=(float)' (../src/ban.cpp:753:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const (.54.76)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool) (.21)' into 'Ban::mul_body(Ban const&) const (.54.76)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::mul_body(Ban const&) const (.54.76)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*(Ban const&) const (.51.73)' (../src/ban.cpp:203:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator*(Ban const&) const (.51.73)' (../src/ban.cpp:203:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool) (.21)' into 'operator/(float, Ban const&) (.64)' (../src/ban.cpp:775:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul_trivial(float const*, float, float*)' into 'operator/(float, Ban const&) (.64)' (../src/ban.cpp:775:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'operator/(float, Ban const&) (.64)' (../src/ban.cpp:775:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'operator/(float, Ban const&) (.64)' (../src/ban.cpp:775:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(Ban const&) const (.48.70)' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const (.48.70)' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const (.48.70)' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.33.39.98)' (../src/ban.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.30.95)' (../src/ban.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const (.102)' (../src/ban.cpp:639:0)
INFO: [HLS 214-178] Inlining function 'Ban::sum_infinitesimal_real(float*, float) const (.105)' into 'Ban::operator+(float) const (.102)' (../src/ban.cpp:639:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.61)' into 'Ban::operator+(float) const (.102)' (../src/ban.cpp:639:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const (.54.76.115)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool) (.21)' into 'Ban::mul_body(Ban const&) const (.54.76.115)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::mul_body(Ban const&) const (.54.76.115)' (../src/ban.cpp:191:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator*(Ban const&) const (.51.73.112)' (../src/ban.cpp:203:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator/(Ban const&) const (.48.70.108)' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const (.48.70.108)' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const (.48.70.108)' (../src/ban.cpp:260:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(Ban const&)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-=(Ban const&)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*=(Ban const&)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(Ban const&)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(float)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const (.51.73)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'operator+(float, Ban const&)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const (.51.73.112)' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.65 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.95 seconds; current allocated memory: 421.434 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 421.434 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 433.898 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Ban::operator+.4' into 'main' (../test/../src/ban.h:97) automatically.
INFO: [XFORM 203-602] Inlining function 'Ban::operator/.3' into 'main' (../test/vivado_main.cpp:107) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 442.844 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::_sum.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::_sum.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::_sum.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::_sum.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::_sum.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::_sum.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::_sum.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::_sum.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::_sum.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::_sum.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::_sum.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::_sum.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_791_1' (../src/ban.cpp:791) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (../src/ban.h:34) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_1' (../src/ban.cpp:215) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator/.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator/.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator+.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::operator+.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::operator+.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::operator+.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_627_1' (../src/ban.cpp:627) in function 'Ban::operator+.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator+.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::mul_body.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'Ban::mul_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (../test/vivado_main.cpp:45) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (../src/ban.cpp:67) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (../src/ban.cpp:44) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_497_1' (../src/ban.cpp:495) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (../src/ban.cpp:44) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_311_1' (../src/ban.cpp:311) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_315_2' (../src/ban.cpp:315) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_311_1' (../src/ban.cpp:311) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_315_2' (../src/ban.cpp:315) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_1' (../src/ban.cpp:215) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_627_1' (../src/ban.cpp:627) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_627_1' (../src/ban.cpp:627) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (../src/ban.cpp:52) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (../src/ban.cpp:44) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_458_1' (../src/ban.cpp:457) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (../src/ban.cpp:44) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_362_1' (../src/ban.cpp:362) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../src/ban.cpp:169) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../src/ban.cpp:187) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (../src/ban.cpp:85) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_2' (../src/ban.cpp:81) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (../src/ban.cpp:91) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (../src/ban.cpp:44) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp61.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp111.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp119.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp233.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp237.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp253.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp265.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1503' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1502' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1501' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1500' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '_' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ZERO.num' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:785) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_norm' (../src/ban.cpp:789) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:789) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:789) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_aux' (../src/ban.cpp:361) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_aux.1' (../src/ban.cpp:310) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.num' (../src/ban.cpp:155) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_aux.2' (../src/ban.cpp:310) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.num.1' (../src/ban.cpp:155) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp30.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp37.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp45.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp53.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'this.num.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'this.num.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp87.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp95.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res.num' (../src/ban.cpp:674) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'this.num.9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'this.num.10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1500.num' (../test/vivado_main.cpp:84) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1501.num' (../test/vivado_main.cpp:86) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1502.num' (../test/vivado_main.cpp:88) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp224.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1503.num' (../test/vivado_main.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp241.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'f.num' (../test/vivado_main.cpp:109) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp271.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:270) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:785) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_norm' (../src/ban.cpp:789) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:789) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:789) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'res.num' (../src/ban.cpp:696) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:661) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:213) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:270) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:192) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:562) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_1' (../src/ban.cpp:562) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_2' (../src/ban.cpp:562) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_3' (../src/ban.cpp:562) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1503' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1502' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1501' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1500' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ZERO.num' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:785) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_norm' (../src/ban.cpp:789) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:789) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:789) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_aux' (../src/ban.cpp:361) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_aux.1' (../src/ban.cpp:310) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.num' (../src/ban.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_aux.2' (../src/ban.cpp:310) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.num.1' (../src/ban.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp30.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp37.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp45.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp53.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp87.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp95.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.num' (../src/ban.cpp:674) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1500.num' (../test/vivado_main.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1501.num' (../test/vivado_main.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1502.num' (../test/vivado_main.cpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp224.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1503.num' (../test/vivado_main.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp241.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'f.num' (../test/vivado_main.cpp:109) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp271.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:270) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:785) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_norm' (../src/ban.cpp:789) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:789) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:789) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.num' (../src/ban.cpp:696) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:661) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:270) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:562) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_1' (../src/ban.cpp:562) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_2' (../src/ban.cpp:562) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_3' (../src/ban.cpp:562) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+.448' into 'main' (../test/vivado_main.cpp:101) automatically.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+.4' into 'main' (../test/../src/ban.h:97) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:67:7) in function 'sqrt'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:565:33) in function 'sqrt'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'sqrt'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:791:33) in function 'operator/.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'operator/.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'operator/.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'operator/.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:791:33) in function 'operator/'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'operator/'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'operator/'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'operator/'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:52:7) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:457:7) in function 'main'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:67:7) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:495:7) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:315:34) in function 'main'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:315:34) in function 'main'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'main'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:627:33) in function 'main'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:627:33) in function 'main'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../test/vivado_main.cpp:50:35) to (../test/vivado_main.cpp:54:26) in function 'main'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'main'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'main'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'main'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator/.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator/.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator/'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator+.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::operator+.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:627:33) in function 'Ban::operator+.1'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'Ban::mul_body.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::mul_body.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'Ban::mul_body'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::mul_body'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:15) to (../src/ban.cpp:84:19) in function 'Ban::_sum.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban.cpp:116:5) in function 'Ban::_sum.3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:117:28) to (../src/ban.cpp:119:3) in function 'Ban::_sum.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::_sum.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::_sum.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:117:28) to (../src/ban.cpp:119:3) in function 'Ban::_sum.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:85:7) to (../src/ban.cpp:84:19) in function 'Ban::_sum'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'Ban::_mul.161'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'Ban::_mul.1'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:169:33) in function 'Ban::_mul'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::_sum.3' into 'Ban::operator+.3' (../src/ban.cpp:149) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.74 seconds; current allocated memory: 478.707 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_3' (../test/vivado_main.cpp:54:39) in function 'main' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_50_2' (../test/vivado_main.cpp:50:35) in function 'main' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'aux' (../src/ban.cpp:177:10)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:18)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:26)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:30)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:34)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:38)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:42)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:46)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:50)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:54)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:35:58)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../test/vivado_main.cpp:36:18)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:51:18)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:52:18)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:55:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:56:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:57:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:58:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:59:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:60:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:62:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:63:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:64:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:65:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:66:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:67:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:68:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:290:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:304:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:321:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:329:12)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:101:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:98:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:70:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:290:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:304:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:321:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:329:12)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:71:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:354:9)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:370:4)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:72:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:395:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:256:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:73:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:723:10)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:636:13)
INFO: [HLS 200-472] Inferring partial write operation for 'b.p' (../src/ban.cpp:730:4)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:75:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:76:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:745:10)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:77:22)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:766:10)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:78:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:90:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:91:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:96:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:97:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:101:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:102:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:103:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:104:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:105:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:106:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:107:14)
INFO: [HLS 200-472] Inferring partial write operation for 'r.p' (../test/vivado_main.cpp:46:11)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:93:15)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:630:15)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:317:12)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:317:12)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:188:14)
INFO: [HLS 200-472] Inferring partial write operation for 'b.num' (../src/ban.cpp:105:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8.81 seconds. CPU system time: 0.22 seconds. Elapsed time: 9.03 seconds; current allocated memory: 1.797 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_84_1' to 'p_sum_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_92_2' to 'p_sum_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_104_3' to 'p_sum_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1_Pipeline_VITIS_LOOP_84_1' to 'p_sum_1_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1_Pipeline_VITIS_LOOP_92_2' to 'p_sum_1_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1_Pipeline_VITIS_LOOP_104_3' to 'p_sum_1_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum.1' to 'p_sum_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_84_1' to 'operator_2_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_92_2' to 'operator_2_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2_Pipeline_VITIS_LOOP_104_3' to 'operator_2_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name '_mul' to 'p_mul'.
WARNING: [SYN 201-103] Legalizing function name '_mul.161' to 'p_mul_161'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.1_Pipeline_VITIS_LOOP_84_1' to 'operator_1_1_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.1_Pipeline_VITIS_LOOP_92_2' to 'operator_1_1_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.1_Pipeline_VITIS_LOOP_104_3' to 'operator_1_1_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.1' to 'operator_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1_Pipeline_VITIS_LOOP_84_1' to 'operator_1_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1_Pipeline_VITIS_LOOP_92_2' to 'operator_1_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1_Pipeline_VITIS_LOOP_104_3' to 'operator_1_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1_Pipeline_VITIS_LOOP_627_1' to 'operator_1_Pipeline_VITIS_LOOP_627_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1_Pipeline_VITIS_LOOP_21_1' to 'operator_1_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.2_Pipeline_VITIS_LOOP_84_1' to 'operator_1_2_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.2_Pipeline_VITIS_LOOP_92_2' to 'operator_1_2_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.2_Pipeline_VITIS_LOOP_104_3' to 'operator_1_2_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1.2' to 'operator_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_84_1' to 'operator_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_92_2' to 'operator_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_104_3' to 'operator_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
WARNING: [SYN 201-103] Legalizing function name '_mul.1' to 'p_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_169_1' to 'mul_body_1_Pipeline_VITIS_LOOP_169_1'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_187_1' to 'mul_body_1_Pipeline_VITIS_LOOP_187_1'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_21_1' to 'mul_body_1_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_84_1' to 'mul_body_1_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_92_2' to 'mul_body_1_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1_Pipeline_VITIS_LOOP_104_3' to 'mul_body_1_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name 'mul_body.1' to 'mul_body_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_21_1' to 'operator_1_Pipeline_VITIS_LOOP_21_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_791_1' to 'operator_1_Pipeline_VITIS_LOOP_791_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_34_1' to 'operator_1_Pipeline_VITIS_LOOP_34_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_169_1' to 'operator_1_Pipeline_VITIS_LOOP_169_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_187_1' to 'operator_1_Pipeline_VITIS_LOOP_187_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_169_123' to 'operator_1_Pipeline_VITIS_LOOP_169_123'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_187_124' to 'operator_1_Pipeline_VITIS_LOOP_187_124'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_84_1' to 'operator_1_Pipeline_VITIS_LOOP_84_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_92_2' to 'operator_1_Pipeline_VITIS_LOOP_92_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1_Pipeline_VITIS_LOOP_104_3' to 'operator_1_Pipeline_VITIS_LOOP_104_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.1' to 'operator_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2_Pipeline_VITIS_LOOP_215_1' to 'operator_2_Pipeline_VITIS_LOOP_215_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2_Pipeline_VITIS_LOOP_84_1' to 'operator_2_Pipeline_VITIS_LOOP_84_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2_Pipeline_VITIS_LOOP_92_2' to 'operator_2_Pipeline_VITIS_LOOP_92_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2_Pipeline_VITIS_LOOP_104_3' to 'operator_2_Pipeline_VITIS_LOOP_104_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/.2' to 'operator_2_s'.
WARNING: [SYN 201-103] Legalizing function name '_sum.2_Pipeline_VITIS_LOOP_84_1' to 'p_sum_2_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum.2_Pipeline_VITIS_LOOP_92_2' to 'p_sum_2_Pipeline_VITIS_LOOP_92_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum.2_Pipeline_VITIS_LOOP_104_3' to 'p_sum_2_Pipeline_VITIS_LOOP_104_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum.2' to 'p_sum_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.3' to 'operator_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.806 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.806 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.807 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.807 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.808 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.808 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.808 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.808 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.809 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.809 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.809 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.809 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.809 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.809 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.810 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.810 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.810 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.810 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
WARNING: [HLS 200-885] The II Violation in module 'main_Pipeline_VITIS_LOOP_45_1' (loop 'VITIS_LOOP_45_1'): Unable to schedule 'store' operation ('r_num_addr_1_write_ln46', ../test/vivado_main.cpp:46) of constant 0 on array 'r_num' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'r_num'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.810 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.810 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.811 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.811 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.812 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.812 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.813 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.813 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.813 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.813 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.814 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.814 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.815 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.815 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.815 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.815 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.816 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.816 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.816 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.816 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.817 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.817 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.817 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.817 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.818 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.818 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.818 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.818 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'this_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.821 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.822 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.822 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'num_b'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.822 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.822 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.823 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.823 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.824 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.824 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.825 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.825 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.826 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.826 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.827 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_458_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_458_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_458_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.827 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.827 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.828 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_627_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'this_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_627_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.829 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'this_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.831 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.831 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.831 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.831 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_2_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_2_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.832 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_2_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.833 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.833 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'this_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.833 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.833 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.834 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.834 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.835 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.837 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.837 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_497_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_497_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_497_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_311_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_311_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_311_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.839 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_315_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_315_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_315_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.839 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.839 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.840 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.840 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.840 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.840 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_311_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_311_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_311_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.840 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.840 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_315_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_315_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_315_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.841 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.841 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.842 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.842 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.842 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.843 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.843 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.843 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.843 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_245' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.844 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.844 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.844 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.844 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_215_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.844 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.844 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'num_b'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.845 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.845 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.846 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.846 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.847 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_251' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.847 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.847 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_627_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_627_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.848 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.848 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.848 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.848 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.848 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.848 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.849 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_627_156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_627_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_627_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.849 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.849 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_258' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.850 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_359' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.850 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.850 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_261' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.851 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.851 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.851 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.851 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.851 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.851 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.852 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.852 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.852 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.852 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.852 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.853 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.853 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.853 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.853 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.853 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.854 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.854 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.854 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.854 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.855 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.855 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_body_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.855 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.855 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_169_166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.856 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_187_167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.856 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.856 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.857 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.857 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_21_171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.858 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.858 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_21_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.858 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.858 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_791_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_791_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_791_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.858 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.859 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.859 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.859 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.860 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.860 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.860 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.860 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_169_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.860 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.860 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_187_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.861 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.861 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_84_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.861 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.861 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_92_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.862 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.862 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_VITIS_LOOP_104_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.862 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.862 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.863 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_215_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.864 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.864 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_84_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.864 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.864 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_92_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.864 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.864 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_Pipeline_VITIS_LOOP_104_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.865 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.865 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.865 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_362_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_362_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.866 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_169_172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_187_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.867 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_275' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.868 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.868 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_376' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.868 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.868 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_84_177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.869 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.869 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_92_278' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.869 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.869 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_104_379' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.870 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.870 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.870 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.870 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_2_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.870 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.870 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_2_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.871 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.871 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_2_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.871 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.871 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.872 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.872 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.873 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.873 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_num'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.33 seconds. CPU system time: 0 seconds. Elapsed time: 2.33 seconds; current allocated memory: 1.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.96 seconds; current allocated memory: 1.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.21 seconds; current allocated memory: 1.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_127'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_129'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_130'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_131'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.895 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_132'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.896 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_133'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_134'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_135'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_45_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.908 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.912 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.915 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_1_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.917 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_1_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.918 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_1_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.920 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.924 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.925 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.927 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.933 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.934 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.938 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.942 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_161'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_1_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_1_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.947 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_1_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_1_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.948 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_1_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_1_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'operator_1_1/grp_fu_12725_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_53_1' pipeline 'VITIS_LOOP_53_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_458_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_458_1' pipeline 'VITIS_LOOP_458_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_458_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.960 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.962 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_627_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_627_1' pipeline 'VITIS_LOOP_627_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_627_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.967 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.970 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.971 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.973 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_2_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_2_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_2_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.974 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_2_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_2_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_2_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.975 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_2_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_2_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_2_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.981 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.982 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.984 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_68_1' pipeline 'VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_68_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.993 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_497_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_497_1' pipeline 'VITIS_LOOP_497_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_497_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.994 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_311_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_311_1' pipeline 'VITIS_LOOP_311_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_311_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.996 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_315_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_315_2' pipeline 'VITIS_LOOP_315_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_315_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.998 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_136' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_136'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.999 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_237' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_237'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_338'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_311_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_311_139' pipeline 'VITIS_LOOP_311_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_311_139'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_315_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_315_240' pipeline 'VITIS_LOOP_315_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_315_240'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_141' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_141'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_242' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_242'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_343'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_169_1' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_187_1' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_144' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_144'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_245' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_245' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_245'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_346'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_215_1' pipeline 'VITIS_LOOP_215_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_215_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_mul_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_147' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_147'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_248' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_248'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_349'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_150' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_251' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_251' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_251'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_352'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_627_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_627_1' pipeline 'VITIS_LOOP_627_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_627_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_153' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_153'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_254' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_254'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_355'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_627_156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_627_156' pipeline 'VITIS_LOOP_627_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_627_156'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_157' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_157'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_258' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_258' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_258'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_359' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_359'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_160' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_160'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_261' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_261' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_261'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_362'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_163'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_164'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_165'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_1_Pipeline_VITIS_LOOP_169_1' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_1_Pipeline_VITIS_LOOP_187_1' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_1_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_1_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mul_body_1_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_body_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_body_1/grp_fu_12725_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul_body_1/grp_fu_4190_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_body_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_169_166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_169_166' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_169_166'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_187_167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_187_167' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_187_167'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_168' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_168'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_269' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_269'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_104_370' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_370'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_21_171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_21_171'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_21_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_21_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_791_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_791_1' pipeline 'VITIS_LOOP_791_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_791_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_34_1' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_34_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_169_1' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_187_1' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_169_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_169_123' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_169_123'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_187_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_187_124' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_187_124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_84_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_84_1_s' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_84_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_92_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_92_2_s' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_92_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_VITIS_LOOP_104_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_VITIS_LOOP_104_3_s' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_VITIS_LOOP_104_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'operator_1_s/grp_fu_4194_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_215_1' pipeline 'VITIS_LOOP_215_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_215_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_84_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_84_1_s' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_84_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_92_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_92_2_s' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_92_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_Pipeline_VITIS_LOOP_104_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_2_Pipeline_VITIS_LOOP_104_3_s' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_Pipeline_VITIS_LOOP_104_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_362_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_362_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_169_172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_169_172' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_169_172'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_187_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_187_173' pipeline 'VITIS_LOOP_187_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_187_173'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_174' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_174'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_275' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_275' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_275'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_376' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_104_376' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_376'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_84_177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_84_177' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_84_177'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_92_278' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_92_278' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_92_278'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_104_379' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_Pipeline_VITIS_LOOP_104_379' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_104_379'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_Pipeline_VITIS_LOOP_44_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_2_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_2_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_2_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_2_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_2_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_2_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_2_Pipeline_VITIS_LOOP_104_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_2_Pipeline_VITIS_LOOP_104_3' pipeline 'VITIS_LOOP_104_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_2_Pipeline_VITIS_LOOP_104_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
