// Seed: 1576900555
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  assign id_6 = id_4;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input supply1 id_2,
    input wand id_3,
    input wire id_4
);
  assign id_6 = id_0 >= "";
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6
  );
endmodule
module module_2;
  wire id_1;
  wire id_3;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_1,
      id_4
  );
endmodule
