==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2014.4
Copyright (C) 2014 Xilinx Inc. All rights reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z010clg400-1'
@I [SYN-201] Setting up clock 'default' with a period of 20ns.
@I [HLS-10] Analyzing design file './C/xapp_pid.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-101] Partitioning array 'dout.V' (./C/xapp_pid.cpp:42) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'coeff.V' (./C/xapp_pid.cpp:42) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'din.V' (./C/xapp_pid.cpp:42) in dimension 1 completely.
@I [HLS-111] Elapsed time: 2.54 seconds; current memory usage: 66.5 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'PID_Controller' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'PID_Controller' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.13 seconds; current memory usage: 66.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'PID_Controller' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Starting global binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 67.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'PID_Controller' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'PID_Controller/InitN' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'PID_Controller/coeff_0_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'PID_Controller/coeff_1_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'PID_Controller/coeff_2_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'PID_Controller/coeff_3_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'PID_Controller/coeff_4_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'PID_Controller/coeff_5_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'PID_Controller/din_0_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'PID_Controller/din_1_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'PID_Controller/dout_0_V' to 'ap_none'.
@W [RTGEN-101] Port 'dout_0_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
@I [RTGEN-500] Setting interface mode on port 'PID_Controller/dout_1_V' to 'ap_none'.
@W [RTGEN-101] Port 'dout_1_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
@I [RTGEN-500] Setting interface mode on function 'PID_Controller' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'PID_Controller'.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 67.6 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'PID_Controller'.
@I [WVHDL-304] Generating RTL VHDL for 'PID_Controller'.
@I [WVLOG-307] Generating RTL Verilog for 'PID_Controller'.
@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
@I [IMPL-8] Exporting RTL as an IP for System Generator for DSP (Vivado).
@I [IMPL-8] Starting RTL evaluation using Vivado ...
@I [HLS-112] Total elapsed time: 231.344 seconds; peak memory usage: 67.6 MB.
@I [LIC-101] Checked in feature [HLS]
