
ubuntu-preinstalled/sg_referrals:     file format elf32-littlearm


Disassembly of section .init:

000007a4 <.init>:
 7a4:	push	{r3, lr}
 7a8:	bl	f7c <abort@plt+0x6a4>
 7ac:	pop	{r3, pc}

Disassembly of section .plt:

000007b0 <sg_set_binary_mode@plt-0x14>:
 7b0:	push	{lr}		; (str lr, [sp, #-4]!)
 7b4:	ldr	lr, [pc, #4]	; 7c0 <sg_set_binary_mode@plt-0x4>
 7b8:	add	lr, pc, lr
 7bc:	ldr	pc, [lr, #8]!
 7c0:	andeq	r1, r1, ip, lsr #15

000007c4 <sg_set_binary_mode@plt>:
 7c4:	add	ip, pc, #0, 12
 7c8:	add	ip, ip, #69632	; 0x11000
 7cc:	ldr	pc, [ip, #1964]!	; 0x7ac

000007d0 <__cxa_finalize@plt>:
 7d0:	add	ip, pc, #0, 12
 7d4:	add	ip, ip, #69632	; 0x11000
 7d8:	ldr	pc, [ip, #1956]!	; 0x7a4

000007dc <free@plt>:
 7dc:	add	ip, pc, #0, 12
 7e0:	add	ip, ip, #69632	; 0x11000
 7e4:	ldr	pc, [ip, #1948]!	; 0x79c

000007e8 <sg_cmds_close_device@plt>:
 7e8:	add	ip, pc, #0, 12
 7ec:	add	ip, ip, #69632	; 0x11000
 7f0:	ldr	pc, [ip, #1940]!	; 0x794

000007f4 <__stack_chk_fail@plt>:
 7f4:	add	ip, pc, #0, 12
 7f8:	add	ip, ip, #69632	; 0x11000
 7fc:	ldr	pc, [ip, #1932]!	; 0x78c

00000800 <pr2serr@plt>:
 800:	add	ip, pc, #0, 12
 804:	add	ip, ip, #69632	; 0x11000
 808:	ldr	pc, [ip, #1924]!	; 0x784

0000080c <perror@plt>:
 80c:	add	ip, pc, #0, 12
 810:	add	ip, ip, #69632	; 0x11000
 814:	ldr	pc, [ip, #1916]!	; 0x77c

00000818 <hex2stdout@plt>:
 818:	add	ip, pc, #0, 12
 81c:	add	ip, ip, #69632	; 0x11000
 820:	ldr	pc, [ip, #1908]!	; 0x774

00000824 <puts@plt>:
 824:	add	ip, pc, #0, 12
 828:	add	ip, ip, #69632	; 0x11000
 82c:	ldr	pc, [ip, #1900]!	; 0x76c

00000830 <__libc_start_main@plt>:
 830:	add	ip, pc, #0, 12
 834:	add	ip, ip, #69632	; 0x11000
 838:	ldr	pc, [ip, #1892]!	; 0x764

0000083c <__gmon_start__@plt>:
 83c:	add	ip, pc, #0, 12
 840:	add	ip, ip, #69632	; 0x11000
 844:	ldr	pc, [ip, #1884]!	; 0x75c

00000848 <getopt_long@plt>:
 848:	add	ip, pc, #0, 12
 84c:	add	ip, ip, #69632	; 0x11000
 850:	ldr	pc, [ip, #1876]!	; 0x754

00000854 <sg_if_can2stderr@plt>:
 854:	add	ip, pc, #0, 12
 858:	add	ip, ip, #69632	; 0x11000
 85c:	ldr	pc, [ip, #1868]!	; 0x74c

00000860 <putchar@plt>:
 860:	add	ip, pc, #0, 12
 864:	add	ip, ip, #69632	; 0x11000
 868:	ldr	pc, [ip, #1860]!	; 0x744

0000086c <__printf_chk@plt>:
 86c:	add	ip, pc, #0, 12
 870:	add	ip, ip, #69632	; 0x11000
 874:	ldr	pc, [ip, #1852]!	; 0x73c

00000878 <sg_get_llnum@plt>:
 878:	add	ip, pc, #0, 12
 87c:	add	ip, ip, #69632	; 0x11000
 880:	ldr	pc, [ip, #1844]!	; 0x734

00000884 <sg_convert_errno@plt>:
 884:	add	ip, pc, #0, 12
 888:	add	ip, ip, #69632	; 0x11000
 88c:	ldr	pc, [ip, #1836]!	; 0x72c

00000890 <safe_strerror@plt>:
 890:	add	ip, pc, #0, 12
 894:	add	ip, ip, #69632	; 0x11000
 898:	ldr	pc, [ip, #1828]!	; 0x724

0000089c <sg_get_category_sense_str@plt>:
 89c:	add	ip, pc, #0, 12
 8a0:	add	ip, ip, #69632	; 0x11000
 8a4:	ldr	pc, [ip, #1820]!	; 0x71c

000008a8 <sg_ll_report_referrals@plt>:
 8a8:	add	ip, pc, #0, 12
 8ac:	add	ip, ip, #69632	; 0x11000
 8b0:	ldr	pc, [ip, #1812]!	; 0x714

000008b4 <sg_get_num@plt>:
 8b4:	add	ip, pc, #0, 12
 8b8:	add	ip, ip, #69632	; 0x11000
 8bc:	ldr	pc, [ip, #1804]!	; 0x70c

000008c0 <sg_cmds_open_device@plt>:
 8c0:	add	ip, pc, #0, 12
 8c4:	add	ip, ip, #69632	; 0x11000
 8c8:	ldr	pc, [ip, #1796]!	; 0x704

000008cc <sg_memalign@plt>:
 8cc:	add	ip, pc, #0, 12
 8d0:	add	ip, ip, #69632	; 0x11000
 8d4:	ldr	pc, [ip, #1788]!	; 0x6fc

000008d8 <abort@plt>:
 8d8:	add	ip, pc, #0, 12
 8dc:	add	ip, ip, #69632	; 0x11000
 8e0:	ldr	pc, [ip, #1780]!	; 0x6f4

Disassembly of section .text:

000008e4 <.text>:
     8e4:	svcmi	0x00f0e92d
     8e8:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
     8ec:			; <UNDEFINED> instruction: 0xf44f8b02
     8f0:			; <UNDEFINED> instruction: 0xf8df7280
     8f4:			; <UNDEFINED> instruction: 0xf04f1570
     8f8:			; <UNDEFINED> instruction: 0xf8df0c00
     8fc:	strbtmi	r3, [r4], -ip, ror #10
     900:			; <UNDEFINED> instruction: 0xf8df4479
     904:	adclt	sl, fp, r8, ror #10
     908:	ldrbtmi	r4, [sl], #1147	; 0x47b
     90c:	bleq	123cd48 <abort@plt+0x123c470>
     910:	strmi	r9, [r5], -r9, lsl #4
     914:	ldrbcs	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
     918:			; <UNDEFINED> instruction: 0xf8cd4667
     91c:	strbtmi	ip, [r0], r0, lsr #32
     920:			; <UNDEFINED> instruction: 0xcc0ae9cd
     924:			; <UNDEFINED> instruction: 0xf8cd46e1
     928:	stmib	sp, {r4, r5, lr, pc}^
     92c:	stmpl	sl, {r0, r2, r3, sl, fp, lr, pc}
     930:	eorls	r6, r9, #1179648	; 0x120000
     934:	andeq	pc, r0, #79	; 0x4f
     938:	ldrcs	pc, [r8, #-2271]!	; 0xfffff721
     93c:	subgt	pc, r4, sp, asr #17
     940:	andls	r4, r7, #2046820352	; 0x7a000000
     944:			; <UNDEFINED> instruction: 0x46524631
     948:			; <UNDEFINED> instruction: 0xf8cd4628
     94c:	movwls	fp, #24576	; 0x6000
     950:	subls	pc, r8, sp, asr #17
     954:	svc	0x0078f7ff
     958:			; <UNDEFINED> instruction: 0xf0001c41
     95c:			; <UNDEFINED> instruction: 0xf1a08093
     960:	blls	180e64 <abort@plt+0x18058c>
     964:	ldmdale	r8!, {r0, r1, r2, r4, r5, r8, fp, sp}^
     968:			; <UNDEFINED> instruction: 0xf001e8df
     96c:			; <UNDEFINED> instruction: 0x77777758
     970:			; <UNDEFINED> instruction: 0x77777777
     974:			; <UNDEFINED> instruction: 0x77775477
     978:			; <UNDEFINED> instruction: 0x77777777
     97c:	mrcne	7, 3, r7, cr7, cr7, {3}
     980:	cmnpl	r7, r7, ror r7
     984:			; <UNDEFINED> instruction: 0x77777777
     988:			; <UNDEFINED> instruction: 0x77777777
     98c:			; <UNDEFINED> instruction: 0x77777777
     990:			; <UNDEFINED> instruction: 0x77777777
     994:			; <UNDEFINED> instruction: 0x77775877
     998:			; <UNDEFINED> instruction: 0x77283f77
     99c:	ldclne	7, cr7, [r7], #-476	; 0xfffffe24
     9a0:	cmncs	r7, r5, lsr #14
     9a4:	strb	r2, [sp, r1, lsl #14]
     9a8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     9ac:	andcs	lr, r1, #52953088	; 0x3280000
     9b0:	andls	r3, fp, #16777216	; 0x1000000
     9b4:	andcs	lr, r1, #51904512	; 0x3180000
     9b8:	strb	r9, [r3, ip, lsl #4]
     9bc:			; <UNDEFINED> instruction: 0xf8df9306
     9c0:	blls	1c9ca8 <abort@plt+0x1c93d0>
     9c4:	stmdavs	r8, {r0, r3, r4, r7, fp, ip, lr}
     9c8:	svc	0x0074f7ff
     9cc:			; <UNDEFINED> instruction: 0xf5b09b06
     9d0:	andls	r1, r9, r0, lsl #31
     9d4:			; <UNDEFINED> instruction: 0xf8dfd9b6
     9d8:	vst3.32	{d16-d18}, [pc :128], r4
     9dc:			; <UNDEFINED> instruction: 0xf04f1180
     9e0:	ldrbtmi	r0, [r8], #-2305	; 0xfffff6ff
     9e4:	svc	0x000cf7ff
     9e8:			; <UNDEFINED> instruction: 0xf8dfe026
     9ec:	movwls	r2, #25740	; 0x648c
     9f0:	ldmpl	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
     9f4:			; <UNDEFINED> instruction: 0xf7ff6808
     9f8:	blls	1bc700 <abort@plt+0x1bbe28>
     9fc:	svclt	0x00081c4a
     a00:	svccc	0x00fff1b0
     a04:	bicshi	pc, r4, r0
     a08:	smlabteq	sp, sp, r9, lr
     a0c:	andcs	lr, r1, #40370176	; 0x2680000
     a10:	ldr	r9, [r7, sl, lsl #4]
     a14:	andcc	r9, r1, #8, 20	; 0x8000
     a18:	ldr	r9, [r3, r8, lsl #4]
     a1c:	strbteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     a20:	orrvc	pc, r0, pc, asr #8
     a24:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     a28:			; <UNDEFINED> instruction: 0xf7ff4478
     a2c:			; <UNDEFINED> instruction: 0xf8dfeeea
     a30:	ldrbtmi	r0, [r8], #-1108	; 0xfffffbac
     a34:	mcr	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     a38:	strbcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     a3c:	ldrtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     a40:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     a44:	blls	a5aab4 <abort@plt+0xa5a1dc>
     a48:			; <UNDEFINED> instruction: 0xf040405a
     a4c:	strbmi	r8, [r8], -r9, lsl #4
     a50:	ldc	0, cr11, [sp], #172	; 0xac
     a54:	pop	{r1, r8, r9, fp, pc}
     a58:			; <UNDEFINED> instruction: 0x46018ff0
     a5c:	strteq	pc, [ip], #-2271	; 0xfffff721
     a60:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     a64:			; <UNDEFINED> instruction: 0xf7ff4478
     a68:			; <UNDEFINED> instruction: 0xf8dfeecc
     a6c:	vst3.8	{d16-d18}, [pc :128], r4
     a70:	ldrbtmi	r7, [r8], #-384	; 0xfffffe80
     a74:	mcr	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     a78:	ldreq	pc, [r8], #-2271	; 0xfffff721
     a7c:			; <UNDEFINED> instruction: 0xf7ff4478
     a80:	ldrb	lr, [r9, r0, asr #29]
     a84:			; <UNDEFINED> instruction: 0xf8df9a07
     a88:			; <UNDEFINED> instruction: 0xf8523410
     a8c:			; <UNDEFINED> instruction: 0xf8daa003
     a90:	adcmi	r2, sl, #0
     a94:			; <UNDEFINED> instruction: 0xf04fdb12
     a98:	blls	2c2ea0 <abort@plt+0x2c25c8>
     a9c:	blls	2ad8b0 <abort@plt+0x2acfd8>
     aa0:	ldmmi	lr!, {r0, r1, r3, r7, r8, r9, ip, sp, pc}^
     aa4:			; <UNDEFINED> instruction: 0xf7ff4478
     aa8:	ldmibmi	sp!, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}^
     aac:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     ab0:	ldrbtmi	r4, [r9], #-2300	; 0xfffff704
     ab4:			; <UNDEFINED> instruction: 0xf7ff4478
     ab8:	ldr	lr, [sp, r4, lsr #29]!
     abc:			; <UNDEFINED> instruction: 0xf8561c53
     ac0:	adcmi	r9, fp, #34	; 0x22
     ac4:	andcc	pc, r0, sl, asr #17
     ac8:	vldmiami	r7!, {s27-s257}
     acc:			; <UNDEFINED> instruction: 0xf856447c
     ad0:	strtmi	r1, [r0], -r3, lsr #32
     ad4:	mrc	7, 4, APSR_nzcv, cr4, cr15, {7}
     ad8:	ldrdcc	pc, [r0], -sl
     adc:			; <UNDEFINED> instruction: 0xf8ca3301
     ae0:	adcmi	r3, fp, #0
     ae4:	ldmmi	r1!, {r0, r1, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}^
     ae8:	orrvc	pc, r0, pc, asr #8
     aec:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     af0:			; <UNDEFINED> instruction: 0xf7ff4478
     af4:	stmiami	lr!, {r1, r2, r7, r9, sl, fp, sp, lr, pc}^
     af8:			; <UNDEFINED> instruction: 0xf7ff4478
     afc:	ldr	lr, [fp, r2, lsl #29]
     b00:	blcs	27730 <abort@plt+0x26e58>
     b04:			; <UNDEFINED> instruction: 0xf1b9d1d1
     b08:			; <UNDEFINED> instruction: 0xf0000f00
     b0c:	blls	2610c4 <abort@plt+0x2607ec>
     b10:	svcvc	0x0080f5b3
     b14:	mrshi	pc, SP_hyp	; <UNPREDICTABLE>
     b18:	ldrbtmi	r4, [fp], #-3046	; 0xfffff41a
     b1c:			; <UNDEFINED> instruction: 0xb12f9306
     b20:			; <UNDEFINED> instruction: 0xf7ff2001
     b24:	stmdacs	r0, {r4, r6, r9, sl, fp, sp, lr, pc}
     b28:	msrhi	SPSR_fiq, r0
     b2c:	strtmi	r4, [r2], -r1, asr #12
     b30:			; <UNDEFINED> instruction: 0xf7ff4648
     b34:	cdpne	14, 0, cr14, cr3, cr6, {6}
     b38:	vsubw.s8	<illegal reg q12.5>, q0, d11
     b3c:	stcls	0, cr8, [r9, #-976]	; 0xfffffc30
     b40:	stceq	0, cr15, [r1], {79}	; 0x4f
     b44:	stmdbls	ip, {r1, r2, r9, sl, fp, ip, pc}
     b48:	blls	3a7384 <abort@plt+0x3a6aac>
     b4c:	strls	r9, [r2, #-1028]	; 0xfffffbfc
     b50:	tstls	r0, r1, lsl #12
     b54:	andgt	pc, ip, sp, asr #17
     b58:	mcr	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     b5c:	stmdacs	r0, {r0, r7, r9, sl, lr}
     b60:	tsthi	sp, r0, asr #32	; <UNPREDICTABLE>
     b64:	blls	24bf78 <abort@plt+0x24b6a0>
     b68:	ldmdavs	r6!, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}
     b6c:	blt	da8398 <abort@plt+0xda7ac0>
     b70:	adcsmi	r3, r3, #4, 12	; 0x400000
     b74:	ldrtmi	fp, [r3], -r8, lsr #31
     b78:	svccs	0x0000461d
     b7c:	msrhi	CPSR_fc, r0, asr #32
     b80:	blcs	277a8 <abort@plt+0x26ed0>
     b84:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
     b88:	blcs	e77b4 <abort@plt+0xe6edc>
     b8c:	cmphi	r0, r0, asr #6	; <UNPREDICTABLE>
     b90:			; <UNDEFINED> instruction: 0xf3002c01
     b94:	blls	2610a8 <abort@plt+0x2607d0>
     b98:	sfmle	f4, 4, [fp, #-632]	; 0xfffffd88
     b9c:	strle	r0, [r9, #-2019]	; 0xfffff81d
     ba0:	ldrtmi	r4, [r1], -r5, asr #17
     ba4:			; <UNDEFINED> instruction: 0xf7ff4478
     ba8:	stmiami	r4, {r2, r3, r5, r9, sl, fp, sp, lr, pc}^
     bac:	ldrbtmi	r9, [r8], #-2313	; 0xfffff6f7
     bb0:	mcr	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     bb4:	movwcs	r4, #2242	; 0x8c2
     bb8:	svcne	0x002b461e
     bbc:	movwls	r4, #29816	; 0x7478
     bc0:	mrc	7, 1, APSR_nzcv, cr0, cr15, {7}
     bc4:			; <UNDEFINED> instruction: 0xf8df49bf
     bc8:	ldrtmi	sl, [r0], r0, lsl #6
     bcc:			; <UNDEFINED> instruction: 0xf8cd4479
     bd0:	ldrbtmi	fp, [sl], #48	; 0x30
     bd4:	mcr	6, 0, r4, cr8, cr3, {5}
     bd8:	ldmibmi	ip!, {r4, r9, fp, ip}
     bdc:	eorsls	pc, ip, sp, asr #17
     be0:	mcr	4, 0, r4, cr8, cr9, {3}
     be4:	ldmibmi	sl!, {r4, r7, r9, fp, ip}
     be8:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
     bec:	blls	1c5c28 <abort@plt+0x1c5350>
     bf0:	vqrshl.u8	q10, <illegal reg q5.5>, q0
     bf4:	blls	1e103c <abort@plt+0x1e0764>
     bf8:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx2
     bfc:	andcs	r1, r1, r0, lsl sl
     c00:	stmdbeq	fp, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
     c04:	mrc	7, 1, APSR_nzcv, cr2, cr15, {7}
     c08:			; <UNDEFINED> instruction: 0xf1b99b06
     c0c:			; <UNDEFINED> instruction: 0xf10b0f13
     c10:	ldrmi	r0, [lr], #-1540	; 0xfffff9fc
     c14:			; <UNDEFINED> instruction: 0x4632dd70
     c18:			; <UNDEFINED> instruction: 0xf8529f0c
     c1c:	ldrtmi	r0, [r4], r4, lsl #30
     c20:	ldreq	pc, [r6, #-262]	; 0xfffffefa
     c24:	ldrtmi	r2, [fp], -r0, lsl #8
     c28:	movwgt	r6, #14417	; 0x3851
     c2c:	svceq	0x000cf85c
     c30:	andscc	lr, r2, #3620864	; 0x374000
     c34:	ldrdne	pc, [r4], -ip
     c38:	movwls	fp, #43547	; 0xaa1b
     c3c:	movwls	fp, #35347	; 0x8a13
     c40:	andcs	ip, r1, r3, lsl #14
     c44:	vmov.32	r9, d8[0]
     c48:	ldmvc	r2!, {r4, r7, r9, fp, ip}^
     c4c:	svcls	0x0013ba1b
     c50:			; <UNDEFINED> instruction: 0xf7ff9309
     c54:	stmdbls	r9, {r2, r3, r9, sl, fp, sp, lr, pc}
     c58:	bls	22f55c <abort@plt+0x22ec84>
     c5c:	strls	r2, [r0, -r1]
     c60:	ldreq	pc, [r4, -r9, lsr #3]
     c64:	ldmibmi	fp, {r0, r8, ip, pc}
     c68:	blls	282f6c <abort@plt+0x282694>
     c6c:			; <UNDEFINED> instruction: 0xf8df4479
     c70:			; <UNDEFINED> instruction: 0xf7ff9268
     c74:	ldrbtmi	lr, [r9], #3580	; 0xdfc
     c78:	strdeq	r7, [r3], r2	; <UNPREDICTABLE>
     c7c:	addsmi	r3, r4, #20, 6	; 0x50000000
     c80:	adcmi	sp, r7, #221184	; 0x36000
     c84:			; <UNDEFINED> instruction: 0x4622d038
     c88:	andcs	r4, r1, r1, asr r6
     c8c:	stcl	7, cr15, [lr, #1020]!	; 0x3fc
     c90:			; <UNDEFINED> instruction: 0xf815882a
     c94:	blt	148fca4 <abort@plt+0x148f3cc>
     c98:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
     c9c:	blcs	3ed6ec <abort@plt+0x3ece14>
     ca0:	ldm	pc, {r0, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
     ca4:	eorcs	pc, r0, #3
     ca8:	ldmdaeq	r7, {r0, r2, r3, r4, r9, fp, ip}
     cac:	stmdaeq	r8, {r3, fp}
     cb0:	stmdaeq	r8, {r3, fp}
     cb4:			; <UNDEFINED> instruction: 0x464b1114
     cb8:	andcs	r4, r1, r8, lsl #19
     cbc:	strcc	r3, [r4, #-1025]	; 0xfffffbff
     cc0:			; <UNDEFINED> instruction: 0xf7ff4479
     cc4:			; <UNDEFINED> instruction: 0xe7d7edd4
     cc8:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
     ccc:	blmi	fe17aca4 <abort@plt+0xfe17a3cc>
     cd0:			; <UNDEFINED> instruction: 0xe7f1447b
     cd4:	ldrbtmi	r4, [fp], #-2948	; 0xfffff47c
     cd8:	blmi	fe13ac98 <abort@plt+0xfe13a3c0>
     cdc:			; <UNDEFINED> instruction: 0xe7eb447b
     ce0:	ldrbtmi	r4, [fp], #-2947	; 0xfffff47d
     ce4:	blls	37ac8c <abort@plt+0x37a3b4>
     ce8:	blmi	fe0bac88 <abort@plt+0xfe0ba3b0>
     cec:			; <UNDEFINED> instruction: 0xe7e3447b
     cf0:			; <UNDEFINED> instruction: 0xf108449b
     cf4:	ldrb	r0, [sl, -r1, lsl #16]!
     cf8:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, fp, lr}^
     cfc:	ldrbtmi	r4, [r8], #-2318	; 0xfffff6f2
     d00:	ldcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
     d04:			; <UNDEFINED> instruction: 0xf7ff980b
     d08:	stmdacs	r0, {r4, r5, r6, r8, sl, fp, sp, lr, pc}
     d0c:	addshi	pc, lr, r0, asr #5
     d10:	tstlt	r8, r1, lsl r8
     d14:	stcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
     d18:			; <UNDEFINED> instruction: 0xf1b9b32c
     d1c:	svclt	0x00b80f00
     d20:	stmdbeq	r3!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
     d24:	subsmi	lr, sp, #136, 12	; 0x8800000
     d28:	cmple	r8, r0, lsl #24
     d2c:			; <UNDEFINED> instruction: 0xf7ff4628
     d30:	strmi	lr, [r1], sl, lsr #27
     d34:	stccs	7, cr14, [r3], {236}	; 0xec
     d38:	bge	466d64 <abort@plt+0x46648c>
     d3c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
     d40:	movwcs	fp, #4052	; 0xfd4
     d44:			; <UNDEFINED> instruction: 0xf7ff2301
     d48:	andls	lr, r6, r2, asr #27
     d4c:			; <UNDEFINED> instruction: 0xf47f2800
     d50:	stmdami	sl!, {r1, r2, r5, r6, r7, r9, sl, fp, sp, pc}^
     d54:	ldrbtmi	r9, [r8], #-2313	; 0xfffff6f7
     d58:	ldcl	7, cr15, [r2, #-1020]	; 0xfffffc04
     d5c:			; <UNDEFINED> instruction: 0xf7ff200c
     d60:	pkhbtmi	lr, r1, r2, lsl #27
     d64:	stmdami	r6!, {r3, r5, r6, r9, sl, sp, lr, pc}^
     d68:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
     d6c:	ldcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
     d70:	bicsle	r2, r2, r0, lsl #16
     d74:	ldrbtmi	r4, [r8], #-2147	; 0xfffff79d
     d78:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
     d7c:	ldcge	7, cr14, [r5, #-820]	; 0xfffffccc
     d80:	cmpcs	r0, r3, lsr #12
     d84:			; <UNDEFINED> instruction: 0xf7ff462a
     d88:	ldmdami	pc, {r1, r3, r7, r8, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
     d8c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
     d90:	ldc	7, cr15, [r6, #-1020]!	; 0xfffffc04
     d94:			; <UNDEFINED> instruction: 0xf7ff980b
     d98:	stmdacs	r0, {r3, r5, r8, sl, fp, sp, lr, pc}
     d9c:	submi	sp, r0, #184, 20	; 0xb8000
     da0:	ldcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
     da4:	ldmdami	r9, {r0, r9, sl, lr}^
     da8:			; <UNDEFINED> instruction: 0xf7ff4478
     dac:	str	lr, [pc, sl, lsr #26]!
     db0:			; <UNDEFINED> instruction: 0xf04f4857
     db4:	ldrbtmi	r0, [r8], #-2305	; 0xfffff6ff
     db8:	stc	7, cr15, [r2, #-1020]!	; 0xfffffc04
     dbc:			; <UNDEFINED> instruction: 0x4628e63c
     dc0:	stcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
     dc4:	strmi	r4, [r2], -r9, asr #12
     dc8:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
     dcc:	ldc	7, cr15, [r8, #-1020]	; 0xfffffc04
     dd0:	svcls	0x0006e7ac
     dd4:	and	r2, r3, r0, lsl #12
     dd8:			; <UNDEFINED> instruction: 0x36015db8
     ddc:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
     de0:	lfmle	f4, 2, [r9], #724	; 0x2d4
     de4:	stmdami	ip, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}^
     de8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     dec:			; <UNDEFINED> instruction: 0xf7ff4478
     df0:	stmdami	sl, {r3, r8, sl, fp, sp, lr, pc}^
     df4:	orrvc	pc, r0, pc, asr #8
     df8:			; <UNDEFINED> instruction: 0xf7ff4478
     dfc:	stmdami	r8, {r1, r8, sl, fp, sp, lr, pc}^
     e00:			; <UNDEFINED> instruction: 0xf7ff4478
     e04:			; <UNDEFINED> instruction: 0xe617ecfe
     e08:			; <UNDEFINED> instruction: 0xf04f4846
     e0c:	ldrbtmi	r0, [r8], #-2319	; 0xfffff6f1
     e10:	ldcl	7, cr15, [ip], #1020	; 0x3fc
     e14:	ldmib	sp, {r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
     e18:	ldrb	r4, [r3, -lr, lsl #18]!
     e1c:	ldrtmi	r4, [r1], -r2, asr #16
     e20:			; <UNDEFINED> instruction: 0xf7ff4478
     e24:	blls	27c1e4 <abort@plt+0x27b90c>
     e28:			; <UNDEFINED> instruction: 0xf77f429e
     e2c:	ldrt	sl, [ip], r3, asr #29
     e30:			; <UNDEFINED> instruction: 0xf43f2c00
     e34:	ldmdami	sp!, {r0, r1, r2, r5, r6, r8, r9, sl, fp, sp, pc}
     e38:			; <UNDEFINED> instruction: 0xf7ff4478
     e3c:	strb	lr, [r1, -r2, ror #25]!
     e40:	strtmi	r9, [r9], -r6, lsl #16
     e44:			; <UNDEFINED> instruction: 0xf7ff2201
     e48:	ldrb	lr, [fp, -r8, ror #25]
     e4c:	strtmi	r4, [r8], -r5, asr #4
     e50:	ldc	7, cr15, [lr, #-1020]	; 0xfffffc04
     e54:	ldmdami	r6!, {r0, r9, sl, lr}
     e58:			; <UNDEFINED> instruction: 0xf7ff4478
     e5c:			; <UNDEFINED> instruction: 0xe765ecd2
     e60:	stcl	7, cr15, [r8], {255}	; 0xff
     e64:	andeq	r1, r1, r8, ror #12
     e68:	strdeq	r1, [r1], -ip
     e6c:	andeq	r0, r0, lr, lsl #16
     e70:	andeq	r0, r0, r8, ror r0
     e74:	andeq	r1, r1, r8, lsr #12
     e78:	muleq	r0, r0, r0
     e7c:	andeq	r0, r0, r6, lsr sl
     e80:	strdeq	r0, [r0], -ip
     e84:	andeq	r0, r0, r6, asr #17
     e88:	andeq	r1, r1, r8, lsr #10
     e8c:	andeq	r0, r0, r4, ror #19
     e90:			; <UNDEFINED> instruction: 0x000006b2
     e94:	andeq	r0, r0, ip, ror r8
     e98:	andeq	r0, r0, ip, ror r0
     e9c:	andeq	r0, r0, r8, ror #19
     ea0:	andeq	r0, r0, lr, lsl #20
     ea4:	andeq	r0, r0, ip, lsl sl
     ea8:	andeq	r0, r0, r0, lsr #19
     eac:	andeq	r0, r0, r4, lsr r6
     eb0:	andeq	r0, r0, r0, lsl #16
     eb4:	muleq	r1, lr, r5
     eb8:	andeq	r0, r0, r4, ror #19
     ebc:	strdeq	r0, [r0], -r6
     ec0:	andeq	r0, r0, r0, lsr sl
     ec4:	andeq	r0, r0, r4, lsr sl
     ec8:	muleq	r0, lr, sl
     ecc:	andeq	r0, r0, r4, lsr sl
     ed0:			; <UNDEFINED> instruction: 0x000004b0
     ed4:	andeq	r0, r0, ip, asr #19
     ed8:	andeq	r0, r0, sl, lsl r4
     edc:	ldrdeq	r0, [r0], -r4
     ee0:	andeq	r0, r0, r6, lsl r4
     ee4:	andeq	r0, r0, r8, lsl #8
     ee8:	andeq	r0, r0, sl, ror #7
     eec:	ldrdeq	r0, [r0], -r8
     ef0:	andeq	r0, r0, sl, asr #7
     ef4:	andeq	r0, r0, r4, lsl r4
     ef8:			; <UNDEFINED> instruction: 0x000009ba
     efc:	andeq	r0, r0, r6, lsr #15
     f00:	andeq	r0, r0, r2, lsr #19
     f04:	andeq	r0, r0, lr, lsr #19
     f08:	andeq	r0, r0, r6, asr r9
     f0c:	andeq	r0, r0, r4, asr #19
     f10:	andeq	r0, r0, r6, asr #12
     f14:	andeq	r0, r0, lr, ror #14
     f18:	strdeq	r0, [r0], -r4
     f1c:	andeq	r0, r0, ip, lsr #6
     f20:	strdeq	r0, [r0], -r8
     f24:	andeq	r0, r0, r6, lsl r7
     f28:	andeq	r0, r0, r8, ror #14
     f2c:	andeq	r0, r0, r4, lsl r7
     f30:	andeq	r0, r0, r4, lsl r9
     f34:	bleq	3d078 <abort@plt+0x3c7a0>
     f38:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     f3c:	strbtmi	fp, [sl], -r2, lsl #24
     f40:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     f44:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     f48:	ldrmi	sl, [sl], #776	; 0x308
     f4c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     f50:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     f54:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     f58:			; <UNDEFINED> instruction: 0xf85a4b06
     f5c:	stmdami	r6, {r0, r1, ip, sp}
     f60:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     f64:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
     f68:	ldc	7, cr15, [r6], #1020	; 0x3fc
     f6c:	andeq	r1, r1, r0
     f70:	andeq	r0, r0, ip, rrx
     f74:	andeq	r0, r0, r4, lsl #1
     f78:	andeq	r0, r0, r8, lsl #1
     f7c:	ldr	r3, [pc, #20]	; f98 <abort@plt+0x6c0>
     f80:	ldr	r2, [pc, #20]	; f9c <abort@plt+0x6c4>
     f84:	add	r3, pc, r3
     f88:	ldr	r2, [r3, r2]
     f8c:	cmp	r2, #0
     f90:	bxeq	lr
     f94:	b	83c <__gmon_start__@plt>
     f98:	andeq	r0, r1, r0, ror #31
     f9c:	andeq	r0, r0, r0, lsl #1
     fa0:	blmi	1d2fc0 <abort@plt+0x1d26e8>
     fa4:	bmi	1d218c <abort@plt+0x1d18b4>
     fa8:	addmi	r4, r3, #2063597568	; 0x7b000000
     fac:	andle	r4, r3, sl, ror r4
     fb0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     fb4:	ldrmi	fp, [r8, -r3, lsl #2]
     fb8:	svclt	0x00004770
     fbc:	andeq	r1, r1, r0, lsl r1
     fc0:	andeq	r1, r1, ip, lsl #2
     fc4:			; <UNDEFINED> instruction: 0x00010fbc
     fc8:	andeq	r0, r0, r4, ror r0
     fcc:	stmdbmi	r9, {r3, fp, lr}
     fd0:	bmi	2521b8 <abort@plt+0x2518e0>
     fd4:	bne	2521c0 <abort@plt+0x2518e8>
     fd8:	svceq	0x00cb447a
     fdc:			; <UNDEFINED> instruction: 0x01a1eb03
     fe0:	andle	r1, r3, r9, asr #32
     fe4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     fe8:	ldrmi	fp, [r8, -r3, lsl #2]
     fec:	svclt	0x00004770
     ff0:	andeq	r1, r1, r4, ror #1
     ff4:	andeq	r1, r1, r0, ror #1
     ff8:	muleq	r1, r0, pc	; <UNPREDICTABLE>
     ffc:	andeq	r0, r0, ip, lsl #1
    1000:	blmi	2ae428 <abort@plt+0x2adb50>
    1004:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1008:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    100c:	blmi	26f5c0 <abort@plt+0x26ece8>
    1010:	ldrdlt	r5, [r3, -r3]!
    1014:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1018:			; <UNDEFINED> instruction: 0xf7ff6818
    101c:			; <UNDEFINED> instruction: 0xf7ffebda
    1020:	blmi	1c0f24 <abort@plt+0x1c064c>
    1024:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1028:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    102c:	andeq	r1, r1, lr, lsr #1
    1030:	andeq	r0, r1, r0, ror #30
    1034:	andeq	r0, r0, r0, ror r0
    1038:	andeq	r0, r1, sl, ror #31
    103c:	andeq	r1, r1, lr, lsl #1
    1040:	svclt	0x0000e7c4
    1044:	mvnsmi	lr, #737280	; 0xb4000
    1048:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    104c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1050:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1054:	bl	fe9bf058 <abort@plt+0xfe9be780>
    1058:	blne	1d92254 <abort@plt+0x1d9197c>
    105c:	strhle	r1, [sl], -r6
    1060:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1064:	svccc	0x0004f855
    1068:	strbmi	r3, [sl], -r1, lsl #8
    106c:	ldrtmi	r4, [r8], -r1, asr #12
    1070:	adcmi	r4, r6, #152, 14	; 0x2600000
    1074:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1078:	svclt	0x000083f8
    107c:	andeq	r0, r1, sl, lsl #28
    1080:	andeq	r0, r1, r0, lsl #28
    1084:	svclt	0x00004770

Disassembly of section .fini:

00001088 <.fini>:
    1088:	push	{r3, lr}
    108c:	pop	{r3, pc}
