Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jul  1 22:37:50 2020
| Host         : wpc running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s15-ftgb196
| Speed File   : -1IL  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.007        0.000                      0                  476        0.144        0.000                      0                  476        3.000        0.000                       0                   228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_i                 {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz_0   {5.000 10.000}     10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out_clk_wiz_0         2.007        0.000                      0                  476        0.144        0.000                      0                  476        4.500        0.000                       0                   224  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_tx_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.772ns (32.717%)  route 1.588ns (67.283%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 3.645 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         1.607    -0.749    spi_driver_inst/clk_out
    SLICE_X28Y27         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.524    -0.225 r  spi_driver_inst/nss_reg/Q
                         net (fo=17, routed)          0.528     0.303    spi_driver_inst/nss
    SLICE_X30Y26         LUT6 (Prop_lut6_I2_O)        0.124     0.427 f  spi_driver_inst/data_tx[6]_i_3/O
                         net (fo=1, routed)           0.452     0.879    spi_driver_inst/data_tx[6]_i_3_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.003 r  spi_driver_inst/data_tx[6]_i_1/O
                         net (fo=4, routed)           0.608     1.611    spi_driver_inst/data_tx[6]_i_1_n_0
    SLICE_X30Y27         FDSE                                         r  spi_driver_inst/data_tx_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         1.492     3.645    spi_driver_inst/clk_out
    SLICE_X30Y27         FDSE                                         r  spi_driver_inst/data_tx_reg[2]/C
                         clock pessimism              0.571     4.216    
                         clock uncertainty           -0.074     4.142    
    SLICE_X30Y27         FDSE (Setup_fdse_C_S)       -0.524     3.618    spi_driver_inst/data_tx_reg[2]
  -------------------------------------------------------------------
                         required time                          3.618    
                         arrival time                          -1.611    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_tx_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.772ns (32.717%)  route 1.588ns (67.283%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 3.645 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         1.607    -0.749    spi_driver_inst/clk_out
    SLICE_X28Y27         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.524    -0.225 r  spi_driver_inst/nss_reg/Q
                         net (fo=17, routed)          0.528     0.303    spi_driver_inst/nss
    SLICE_X30Y26         LUT6 (Prop_lut6_I2_O)        0.124     0.427 f  spi_driver_inst/data_tx[6]_i_3/O
                         net (fo=1, routed)           0.452     0.879    spi_driver_inst/data_tx[6]_i_3_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.003 r  spi_driver_inst/data_tx[6]_i_1/O
                         net (fo=4, routed)           0.608     1.611    spi_driver_inst/data_tx[6]_i_1_n_0
    SLICE_X30Y27         FDSE                                         r  spi_driver_inst/data_tx_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         1.492     3.645    spi_driver_inst/clk_out
    SLICE_X30Y27         FDSE                                         r  spi_driver_inst/data_tx_reg[4]/C
                         clock pessimism              0.571     4.216    
                         clock uncertainty           -0.074     4.142    
    SLICE_X30Y27         FDSE (Setup_fdse_C_S)       -0.524     3.618    spi_driver_inst/data_tx_reg[4]
  -------------------------------------------------------------------
                         required time                          3.618    
                         arrival time                          -1.611    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_tx_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.772ns (32.717%)  route 1.588ns (67.283%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 3.645 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         1.607    -0.749    spi_driver_inst/clk_out
    SLICE_X28Y27         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.524    -0.225 r  spi_driver_inst/nss_reg/Q
                         net (fo=17, routed)          0.528     0.303    spi_driver_inst/nss
    SLICE_X30Y26         LUT6 (Prop_lut6_I2_O)        0.124     0.427 f  spi_driver_inst/data_tx[6]_i_3/O
                         net (fo=1, routed)           0.452     0.879    spi_driver_inst/data_tx[6]_i_3_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.003 r  spi_driver_inst/data_tx[6]_i_1/O
                         net (fo=4, routed)           0.608     1.611    spi_driver_inst/data_tx[6]_i_1_n_0
    SLICE_X30Y27         FDSE                                         r  spi_driver_inst/data_tx_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         1.492     3.645    spi_driver_inst/clk_out
    SLICE_X30Y27         FDSE                                         r  spi_driver_inst/data_tx_reg[6]/C
                         clock pessimism              0.571     4.216    
                         clock uncertainty           -0.074     4.142    
    SLICE_X30Y27         FDSE (Setup_fdse_C_S)       -0.524     3.618    spi_driver_inst/data_tx_reg[6]
  -------------------------------------------------------------------
                         required time                          3.618    
                         arrival time                          -1.611    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/miso_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.772ns (32.717%)  route 1.588ns (67.283%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 3.645 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         1.607    -0.749    spi_driver_inst/clk_out
    SLICE_X28Y27         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.524    -0.225 r  spi_driver_inst/nss_reg/Q
                         net (fo=17, routed)          0.528     0.303    spi_driver_inst/nss
    SLICE_X30Y26         LUT6 (Prop_lut6_I2_O)        0.124     0.427 f  spi_driver_inst/data_tx[6]_i_3/O
                         net (fo=1, routed)           0.452     0.879    spi_driver_inst/data_tx[6]_i_3_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.003 r  spi_driver_inst/data_tx[6]_i_1/O
                         net (fo=4, routed)           0.608     1.611    spi_driver_inst/data_tx[6]_i_1_n_0
    SLICE_X30Y27         FDSE                                         r  spi_driver_inst/miso_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         1.492     3.645    spi_driver_inst/clk_out
    SLICE_X30Y27         FDSE                                         r  spi_driver_inst/miso_reg/C
                         clock pessimism              0.571     4.216    
                         clock uncertainty           -0.074     4.142    
    SLICE_X30Y27         FDSE (Setup_fdse_C_S)       -0.524     3.618    spi_driver_inst/miso_reg
  -------------------------------------------------------------------
                         required time                          3.618    
                         arrival time                          -1.611    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/tx_empty_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.648ns (26.662%)  route 1.782ns (73.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 3.642 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         1.607    -0.749    spi_driver_inst/clk_out
    SLICE_X28Y27         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.524    -0.225 r  spi_driver_inst/nss_reg/Q
                         net (fo=17, routed)          0.979     0.755    rst_driver_inst/nss
    SLICE_X32Y24         LUT3 (Prop_lut3_I2_O)        0.124     0.879 r  rst_driver_inst/tx_empty_i_1/O
                         net (fo=3, routed)           0.803     1.682    spi_driver_inst/tx_empty_reg_0
    SLICE_X31Y24         FDSE                                         r  spi_driver_inst/tx_empty_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         1.489     3.642    spi_driver_inst/clk_out
    SLICE_X31Y24         FDSE                                         r  spi_driver_inst/tx_empty_reg/C
                         clock pessimism              0.571     4.213    
                         clock uncertainty           -0.074     4.139    
    SLICE_X31Y24         FDSE (Setup_fdse_C_S)       -0.429     3.710    spi_driver_inst/tx_empty_reg
  -------------------------------------------------------------------
                         required time                          3.710    
                         arrival time                          -1.682    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.648ns (25.186%)  route 1.925ns (74.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 3.645 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         1.607    -0.749    spi_driver_inst/clk_out
    SLICE_X28Y27         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.524    -0.225 f  spi_driver_inst/nss_reg/Q
                         net (fo=17, routed)          1.172     0.947    spi_driver_inst/nss
    SLICE_X33Y26         LUT5 (Prop_lut5_I2_O)        0.124     1.071 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.753     1.824    spi_driver_inst/data_rx
    SLICE_X31Y22         FDRE                                         r  spi_driver_inst/data_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         1.492     3.645    spi_driver_inst/clk_out
    SLICE_X31Y22         FDRE                                         r  spi_driver_inst/data_rx_reg[0]/C
                         clock pessimism              0.571     4.216    
                         clock uncertainty           -0.074     4.142    
    SLICE_X31Y22         FDRE (Setup_fdre_C_CE)      -0.205     3.937    spi_driver_inst/data_rx_reg[0]
  -------------------------------------------------------------------
                         required time                          3.937    
                         arrival time                          -1.824    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.648ns (25.186%)  route 1.925ns (74.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 3.645 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         1.607    -0.749    spi_driver_inst/clk_out
    SLICE_X28Y27         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.524    -0.225 f  spi_driver_inst/nss_reg/Q
                         net (fo=17, routed)          1.172     0.947    spi_driver_inst/nss
    SLICE_X33Y26         LUT5 (Prop_lut5_I2_O)        0.124     1.071 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.753     1.824    spi_driver_inst/data_rx
    SLICE_X31Y22         FDRE                                         r  spi_driver_inst/data_rx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         1.492     3.645    spi_driver_inst/clk_out
    SLICE_X31Y22         FDRE                                         r  spi_driver_inst/data_rx_reg[6]/C
                         clock pessimism              0.571     4.216    
                         clock uncertainty           -0.074     4.142    
    SLICE_X31Y22         FDRE (Setup_fdre_C_CE)      -0.205     3.937    spi_driver_inst/data_rx_reg[6]
  -------------------------------------------------------------------
                         required time                          3.937    
                         arrival time                          -1.824    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.648ns (25.186%)  route 1.925ns (74.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 3.645 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         1.607    -0.749    spi_driver_inst/clk_out
    SLICE_X28Y27         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.524    -0.225 f  spi_driver_inst/nss_reg/Q
                         net (fo=17, routed)          1.172     0.947    spi_driver_inst/nss
    SLICE_X33Y26         LUT5 (Prop_lut5_I2_O)        0.124     1.071 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.753     1.824    spi_driver_inst/data_rx
    SLICE_X31Y22         FDRE                                         r  spi_driver_inst/data_rx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         1.492     3.645    spi_driver_inst/clk_out
    SLICE_X31Y22         FDRE                                         r  spi_driver_inst/data_rx_reg[7]/C
                         clock pessimism              0.571     4.216    
                         clock uncertainty           -0.074     4.142    
    SLICE_X31Y22         FDRE (Setup_fdre_C_CE)      -0.205     3.937    spi_driver_inst/data_rx_reg[7]
  -------------------------------------------------------------------
                         required time                          3.937    
                         arrival time                          -1.824    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/first_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.429ns  (logic 0.670ns (27.581%)  route 1.759ns (72.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 3.641 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         1.607    -0.749    spi_driver_inst/clk_out
    SLICE_X28Y27         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.524    -0.225 f  spi_driver_inst/nss_reg/Q
                         net (fo=17, routed)          1.228     1.003    spi_driver_inst/nss
    SLICE_X30Y23         LUT4 (Prop_lut4_I0_O)        0.146     1.149 r  spi_driver_inst/first_o_i_1/O
                         net (fo=1, routed)           0.531     1.681    spi_driver_inst/first_o_i_1_n_0
    SLICE_X29Y23         FDRE                                         r  spi_driver_inst/first_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         1.488     3.641    spi_driver_inst/clk_out
    SLICE_X29Y23         FDRE                                         r  spi_driver_inst/first_o_reg/C
                         clock pessimism              0.571     4.212    
                         clock uncertainty           -0.074     4.138    
    SLICE_X29Y23         FDRE (Setup_fdre_C_D)       -0.271     3.867    spi_driver_inst/first_o_reg
  -------------------------------------------------------------------
                         required time                          3.867    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.648ns (27.717%)  route 1.690ns (72.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( 3.718 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         1.607    -0.749    spi_driver_inst/clk_out
    SLICE_X28Y27         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.524    -0.225 f  spi_driver_inst/nss_reg/Q
                         net (fo=17, routed)          1.172     0.947    spi_driver_inst/nss
    SLICE_X33Y26         LUT5 (Prop_lut5_I2_O)        0.124     1.071 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.518     1.589    spi_driver_inst/data_rx
    SLICE_X33Y22         FDRE                                         r  spi_driver_inst/data_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         1.565     3.718    spi_driver_inst/clk_out
    SLICE_X33Y22         FDRE                                         r  spi_driver_inst/data_rx_reg[1]/C
                         clock pessimism              0.571     4.289    
                         clock uncertainty           -0.074     4.215    
    SLICE_X33Y22         FDRE (Setup_fdre_C_CE)      -0.205     4.010    spi_driver_inst/data_rx_reg[1]
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -1.589    
  -------------------------------------------------------------------
                         slack                                  2.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 spi_driver_inst/data_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_tx_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.598%)  route 0.111ns (37.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 4.455 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         0.556     4.455    spi_driver_inst/clk_out
    SLICE_X29Y27         FDRE                                         r  spi_driver_inst/data_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141     4.596 r  spi_driver_inst/data_tx_reg[1]/Q
                         net (fo=1, routed)           0.111     4.707    spi_driver_inst/data_tx_reg_n_0_[1]
    SLICE_X30Y27         LUT6 (Prop_lut6_I0_O)        0.045     4.752 r  spi_driver_inst/data_tx[2]_i_1/O
                         net (fo=1, routed)           0.000     4.752    spi_driver_inst/data_tx[2]_i_1_n_0
    SLICE_X30Y27         FDSE                                         r  spi_driver_inst/data_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         0.822     4.219    spi_driver_inst/clk_out
    SLICE_X30Y27         FDSE                                         r  spi_driver_inst/data_tx_reg[2]/C
                         clock pessimism              0.268     4.487    
    SLICE_X30Y27         FDSE (Hold_fdse_C_D)         0.121     4.608    spi_driver_inst/data_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.608    
                         arrival time                           4.752    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 control_inst/spi_byte_second_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/ram_start_read_address_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 4.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 4.483 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         0.584     4.483    control_inst/clk_out
    SLICE_X33Y20         FDRE                                         r  control_inst/spi_byte_second_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.141     4.624 r  control_inst/spi_byte_second_reg[6]/Q
                         net (fo=1, routed)           0.112     4.736    control_inst/spi_byte_second__0[6]
    SLICE_X33Y21         FDRE                                         r  control_inst/ram_start_read_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         0.851     4.248    control_inst/clk_out
    SLICE_X33Y21         FDRE                                         r  control_inst/ram_start_read_address_reg[6]/C
                         clock pessimism              0.248     4.496    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.078     4.574    control_inst/ram_start_read_address_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.574    
                         arrival time                           4.736    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 control_inst/spi_byte_second_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/ram_start_read_address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 4.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 4.483 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         0.584     4.483    control_inst/clk_out
    SLICE_X33Y20         FDRE                                         r  control_inst/spi_byte_second_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.141     4.624 r  control_inst/spi_byte_second_reg[4]/Q
                         net (fo=1, routed)           0.112     4.736    control_inst/spi_byte_second__0[4]
    SLICE_X33Y21         FDRE                                         r  control_inst/ram_start_read_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         0.851     4.248    control_inst/clk_out
    SLICE_X33Y21         FDRE                                         r  control_inst/ram_start_read_address_reg[4]/C
                         clock pessimism              0.248     4.496    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.076     4.572    control_inst/ram_start_read_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.572    
                         arrival time                           4.736    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 control_inst/spi_byte_second_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/ram_start_read_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 4.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 4.483 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         0.584     4.483    control_inst/clk_out
    SLICE_X33Y20         FDRE                                         r  control_inst/spi_byte_second_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.141     4.624 r  control_inst/spi_byte_second_reg[2]/Q
                         net (fo=1, routed)           0.112     4.736    control_inst/spi_byte_second__0[2]
    SLICE_X33Y21         FDRE                                         r  control_inst/ram_start_read_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         0.851     4.248    control_inst/clk_out
    SLICE_X33Y21         FDRE                                         r  control_inst/ram_start_read_address_reg[2]/C
                         clock pessimism              0.248     4.496    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.071     4.567    control_inst/ram_start_read_address_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.567    
                         arrival time                           4.736    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 spi_driver_inst/data_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/miso_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.877%)  route 0.141ns (43.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 4.455 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         0.556     4.455    spi_driver_inst/clk_out
    SLICE_X29Y27         FDRE                                         r  spi_driver_inst/data_tx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141     4.596 r  spi_driver_inst/data_tx_reg[7]/Q
                         net (fo=1, routed)           0.141     4.737    spi_driver_inst/data_tx_reg_n_0_[7]
    SLICE_X30Y27         LUT6 (Prop_lut6_I0_O)        0.045     4.782 r  spi_driver_inst/miso_i_1/O
                         net (fo=1, routed)           0.000     4.782    spi_driver_inst/miso_i_1_n_0
    SLICE_X30Y27         FDSE                                         r  spi_driver_inst/miso_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         0.822     4.219    spi_driver_inst/clk_out
    SLICE_X30Y27         FDSE                                         r  spi_driver_inst/miso_reg/C
                         clock pessimism              0.268     4.487    
    SLICE_X30Y27         FDSE (Hold_fdse_C_D)         0.121     4.608    spi_driver_inst/miso_reg
  -------------------------------------------------------------------
                         required time                         -4.608    
                         arrival time                           4.782    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 control_inst/sram_data_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_data_io_tristate_oe_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 4.246 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 4.480 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         0.581     4.480    control_inst/clk_out
    SLICE_X38Y23         FDRE                                         r  control_inst/sram_data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164     4.644 r  control_inst/sram_data_o_reg[9]/Q
                         net (fo=1, routed)           0.116     4.760    sram_driver_inst/sram_data_io_tristate_oe_reg[15]_1[9]
    SLICE_X39Y23         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         0.849     4.246    sram_driver_inst/clk_out
    SLICE_X39Y23         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[9]/C
                         clock pessimism              0.247     4.493    
    SLICE_X39Y23         FDRE (Hold_fdre_C_D)         0.071     4.564    sram_driver_inst/sram_data_io_tristate_oe_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.564    
                         arrival time                           4.760    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sram_driver_inst/FSM_onehot_opcode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/ready_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.821%)  route 0.120ns (39.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 4.246 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 4.480 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         0.581     4.480    sram_driver_inst/clk_out
    SLICE_X36Y26         FDRE                                         r  sram_driver_inst/FSM_onehot_opcode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141     4.621 r  sram_driver_inst/FSM_onehot_opcode_reg[1]/Q
                         net (fo=6, routed)           0.120     4.741    sram_driver_inst/opcode_reg[0]
    SLICE_X37Y26         LUT4 (Prop_lut4_I2_O)        0.045     4.786 r  sram_driver_inst/ready_o_i_1/O
                         net (fo=1, routed)           0.000     4.786    sram_driver_inst/ready_o_i_1_n_0
    SLICE_X37Y26         FDRE                                         r  sram_driver_inst/ready_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         0.849     4.246    sram_driver_inst/clk_out
    SLICE_X37Y26         FDRE                                         r  sram_driver_inst/ready_o_reg/C
                         clock pessimism              0.247     4.493    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.091     4.584    sram_driver_inst/ready_o_reg
  -------------------------------------------------------------------
                         required time                         -4.584    
                         arrival time                           4.786    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 control_inst/sram_address_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/address_old_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.472%)  route 0.144ns (50.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 4.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 4.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         0.580     4.479    control_inst/clk_out
    SLICE_X36Y24         FDRE                                         r  control_inst/sram_address_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     4.620 r  control_inst/sram_address_o_reg[14]/Q
                         net (fo=3, routed)           0.144     4.764    sram_driver_inst/D[14]
    SLICE_X37Y24         FDRE                                         r  sram_driver_inst/address_old_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         0.848     4.245    sram_driver_inst/clk_out
    SLICE_X37Y24         FDRE                                         r  sram_driver_inst/address_old_reg[14]/C
                         clock pessimism              0.247     4.492    
    SLICE_X37Y24         FDRE (Hold_fdre_C_D)         0.070     4.562    sram_driver_inst/address_old_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.562    
                         arrival time                           4.764    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 control_inst/sram_address_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_address_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.780%)  route 0.174ns (55.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 4.249 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 4.482 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         0.583     4.482    control_inst/clk_out
    SLICE_X35Y22         FDRE                                         r  control_inst/sram_address_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141     4.623 r  control_inst/sram_address_o_reg[5]/Q
                         net (fo=3, routed)           0.174     4.797    sram_driver_inst/D[5]
    SLICE_X38Y21         FDRE                                         r  sram_driver_inst/sram_address_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         0.852     4.249    sram_driver_inst/clk_out
    SLICE_X38Y21         FDRE                                         r  sram_driver_inst/sram_address_o_reg[5]/C
                         clock pessimism              0.268     4.517    
    SLICE_X38Y21         FDRE (Hold_fdre_C_D)         0.076     4.593    sram_driver_inst/sram_address_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.593    
                         arrival time                           4.797    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 control_inst/sram_address_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/sram_data_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.677%)  route 0.147ns (47.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 4.246 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 4.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         0.580     4.479    control_inst/clk_out
    SLICE_X34Y24         FDRE                                         r  control_inst/sram_address_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164     4.643 r  control_inst/sram_address_cnt_reg[15]/Q
                         net (fo=4, routed)           0.147     4.790    control_inst/sram_address_cnt_reg_n_0_[15]
    SLICE_X36Y23         FDRE                                         r  control_inst/sram_data_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=222, routed)         0.849     4.246    control_inst/clk_out
    SLICE_X36Y23         FDRE                                         r  control_inst/sram_data_o_reg[15]/C
                         clock pessimism              0.268     4.514    
    SLICE_X36Y23         FDRE (Hold_fdre_C_D)         0.070     4.584    control_inst/sram_data_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.584    
                         arrival time                           4.790    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         10.000      8.526      ILOGIC_X0Y8      adc_driver_inst/adc_ovrng_reg/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y8       adc_driver_inst/data_o_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y24     control_inst/FSM_onehot_opcode_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y24     control_inst/FSM_onehot_opcode_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y24     control_inst/FSM_onehot_opcode_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y22     control_inst/FSM_onehot_opcode_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y24     control_inst/FSM_onehot_opcode_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y24     control_inst/FSM_onehot_opcode_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y22     control_inst/FSM_onehot_opcode_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y23     control_inst/ram_start_read_address_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y21     control_inst/ram_start_read_address_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y23     control_inst/ram_start_read_address_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y21     control_inst/ram_start_read_address_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y21     control_inst/ram_start_read_address_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y23     control_inst/spi_byte_cmd_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y23     control_inst/spi_byte_cmd_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y23     control_inst/spi_byte_cmd_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y21     control_inst/spi_byte_first_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y8       adc_driver_inst/data_o_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y21     control_inst/ram_start_read_address_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y21     control_inst/ram_start_read_address_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y21     control_inst/ram_start_read_address_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y21     control_inst/spi_byte_first_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y21     control_inst/spi_byte_first_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y21     control_inst/spi_byte_first_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y21     control_inst/spi_byte_first_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y21     control_inst/spi_byte_first_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y20     control_inst/spi_byte_second_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



