Classic Timing Analyzer report for D
Fri Sep 22 13:00:55 2017
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.004 ns    ; D     ; inst9 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 5.887 ns    ; inst9 ; nQ    ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.480 ns    ; D     ; nQ    ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.997 ns   ; D     ; inst9 ; --         ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T100I7        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 100                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 5.004 ns   ; D    ; inst9 ; CLK      ;
+-------+--------------+------------+------+-------+----------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 5.887 ns   ; inst9 ; nQ ; CLK        ;
; N/A   ; None         ; 5.087 ns   ; inst9 ; Q  ; CLK        ;
+-------+--------------+------------+-------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 9.480 ns        ; D    ; nQ ;
; N/A   ; None              ; 8.912 ns        ; CLK  ; nQ ;
+-------+-------------------+-----------------+------+----+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; -3.997 ns ; D    ; inst9 ; CLK      ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Sep 22 13:00:54 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off D -c D --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst9" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is a latch enable. Will not compute fmax for this pin.
Info: tsu for register "inst9" (data pin = "D", clock pin = "CLK") is 5.004 ns
    Info: + Longest pin to register delay is 6.083 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_24; Fanout = 2; PIN Node = 'D'
        Info: 2: + IC(4.526 ns) + CELL(0.258 ns) = 6.083 ns; Loc. = LC_X1_Y2_N2; Fanout = 2; REG Node = 'inst9'
        Info: Total cell delay = 1.557 ns ( 25.60 % )
        Info: Total interconnect delay = 4.526 ns ( 74.40 % )
    Info: + Micro setup delay of destination is 1.007 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.086 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'
        Info: 2: + IC(0.686 ns) + CELL(0.101 ns) = 2.086 ns; Loc. = LC_X1_Y2_N2; Fanout = 2; REG Node = 'inst9'
        Info: Total cell delay = 1.400 ns ( 67.11 % )
        Info: Total interconnect delay = 0.686 ns ( 32.89 % )
Info: tco from clock "CLK" to destination pin "nQ" through register "inst9" is 5.887 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.086 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'
        Info: 2: + IC(0.686 ns) + CELL(0.101 ns) = 2.086 ns; Loc. = LC_X1_Y2_N2; Fanout = 2; REG Node = 'inst9'
        Info: Total cell delay = 1.400 ns ( 67.11 % )
        Info: Total interconnect delay = 0.686 ns ( 32.89 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 3.801 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y2_N2; Fanout = 2; REG Node = 'inst9'
        Info: 2: + IC(0.397 ns) + CELL(0.258 ns) = 0.655 ns; Loc. = LC_X1_Y2_N4; Fanout = 1; COMB Node = 'inst10~0'
        Info: 3: + IC(1.267 ns) + CELL(1.879 ns) = 3.801 ns; Loc. = PIN_25; Fanout = 0; PIN Node = 'nQ'
        Info: Total cell delay = 2.137 ns ( 56.22 % )
        Info: Total interconnect delay = 1.664 ns ( 43.78 % )
Info: Longest tpd from source pin "D" to destination pin "nQ" is 9.480 ns
    Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_24; Fanout = 2; PIN Node = 'D'
    Info: 2: + IC(4.513 ns) + CELL(0.522 ns) = 6.334 ns; Loc. = LC_X1_Y2_N4; Fanout = 1; COMB Node = 'inst10~0'
    Info: 3: + IC(1.267 ns) + CELL(1.879 ns) = 9.480 ns; Loc. = PIN_25; Fanout = 0; PIN Node = 'nQ'
    Info: Total cell delay = 3.700 ns ( 39.03 % )
    Info: Total interconnect delay = 5.780 ns ( 60.97 % )
Info: th for register "inst9" (data pin = "D", clock pin = "CLK") is -3.997 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.086 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'
        Info: 2: + IC(0.686 ns) + CELL(0.101 ns) = 2.086 ns; Loc. = LC_X1_Y2_N2; Fanout = 2; REG Node = 'inst9'
        Info: Total cell delay = 1.400 ns ( 67.11 % )
        Info: Total interconnect delay = 0.686 ns ( 32.89 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 6.083 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_24; Fanout = 2; PIN Node = 'D'
        Info: 2: + IC(4.526 ns) + CELL(0.258 ns) = 6.083 ns; Loc. = LC_X1_Y2_N2; Fanout = 2; REG Node = 'inst9'
        Info: Total cell delay = 1.557 ns ( 25.60 % )
        Info: Total interconnect delay = 4.526 ns ( 74.40 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Fri Sep 22 13:00:55 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


