module Benchmark_rules{
	define GATE_NODE_N [ gateType : String , connected : int , graph_num : int ](  OUT1 : out , IN1 : in , IN2 : in , IN3 : in);
	define DFF_G  [gateType : String , connected : int , graph_num : int ](IN1 : in, CLK : in, RST : in, OUT1 : out);
	define INPUT_G  [gateType : String , connected : int ](OUT1 : out);
	define R_G  [gateType : String](OUT1 : out , IN1 : in);
	define CLK_G  [gateType : String ](OUT1 : out);
	define RST_G  [gateType : String ](OUT1 : out);
	define PAT_0  [ connected : int ] (G18_1_l_0 : in , G15_1_l_0 : in , IN_1_1_l_0 : in , IN_4_1_l_0 : in , IN_5_1_l_0 : in , IN_7_1_l_0 : in , IN_9_1_l_0 : in , IN_10_1_l_0 : in , IN_1_3_l_0 : in , IN_2_3_l_0 : in , IN_4_3_l_0 : in , G42_1_r_0 : out , n_572_1_r_0 : out , n_573_1_r_0 : out , n_549_1_r_0 : out , n_42_2_r_0 : out , G199_2_r_0 : out , G199_4_r_0 : out , G214_4_r_0 : out , CLK : in , RST : in);
	define PAT_1  [ connected : int ] (IN_1_2_l_1 : in , IN_2_2_l_1 : in , IN_3_2_l_1 : in , IN_6_2_l_1 : in , IN_1_3_l_1 : in , IN_2_3_l_1 : in , IN_4_3_l_1 : in , IN_1_4_l_1 : in , IN_2_4_l_1 : in , IN_3_4_l_1 : in , IN_6_4_l_1 : in , G42_1_r_1 : out , n_572_1_r_1 : out , n_573_1_r_1 : out , n_549_1_r_1 : out , n_452_1_r_1 : out , ACVQN2_3_r_1 : out , n_266_and_0_3_r_1 : out , G199_4_r_1 : out , G214_4_r_1 : out , CLK : in , RST : in);
	define PAT_2  [ connected : int ] (IN_1_2_l_2 : in , IN_2_2_l_2 : in , IN_3_2_l_2 : in , IN_6_2_l_2 : in , IN_1_3_l_2 : in , IN_2_3_l_2 : in , IN_4_3_l_2 : in , IN_1_4_l_2 : in , IN_2_4_l_2 : in , IN_3_4_l_2 : in , IN_6_4_l_2 : in , G42_1_r_2 : out , n_572_1_r_2 : out , n_549_1_r_2 : out , n_569_1_r_2 : out , n_452_1_r_2 : out , n_42_2_r_2 : out , G199_2_r_2 : out , ACVQN1_5_r_2 : out , P6_5_r_2 : out , CLK : in , RST : in);
	define PAT_3  [ connected : int ] (G18_1_l_3 : in , G15_1_l_3 : in , IN_1_1_l_3 : in , IN_4_1_l_3 : in , IN_5_1_l_3 : in , IN_7_1_l_3 : in , IN_9_1_l_3 : in , IN_10_1_l_3 : in , IN_1_3_l_3 : in , IN_2_3_l_3 : in , IN_4_3_l_3 : in , G42_1_r_3 : out , n_572_1_r_3 : out , n_573_1_r_3 : out , n_549_1_r_3 : out , n_569_1_r_3 : out , n_452_1_r_3 : out , n_42_2_r_3 : out , G199_2_r_3 : out , ACVQN2_3_r_3 : out , n_266_and_0_3_r_3 : out , CLK : in , RST : in);
	define PAT_4  [ connected : int ] (G1_0_l_4 : in , G2_0_l_4 : in , IN_2_0_l_4 : in , IN_4_0_l_4 : in , IN_5_0_l_4 : in , IN_7_0_l_4 : in , IN_8_0_l_4 : in , IN_10_0_l_4 : in , IN_11_0_l_4 : in , IN_1_5_l_4 : in , IN_2_5_l_4 : in , G42_1_r_4 : out , n_572_1_r_4 : out , n_573_1_r_4 : out , n_549_1_r_4 : out , n_569_1_r_4 : out , ACVQN2_3_r_4 : out , n_266_and_0_3_r_4 : out , ACVQN1_5_r_4 : out , P6_5_r_4 : out , CLK : in , RST : in);
	define PAT_5  [ connected : int ] (IN_1_2_l_5 : in , IN_2_2_l_5 : in , IN_3_2_l_5 : in , IN_6_2_l_5 : in , IN_1_3_l_5 : in , IN_2_3_l_5 : in , IN_4_3_l_5 : in , IN_1_4_l_5 : in , IN_2_4_l_5 : in , IN_3_4_l_5 : in , IN_6_4_l_5 : in , G42_1_r_5 : out , n_572_1_r_5 : out , n_573_1_r_5 : out , n_549_1_r_5 : out , n_569_1_r_5 : out , n_452_1_r_5 : out , ACVQN2_3_r_5 : out , n_266_and_0_3_r_5 : out , ACVQN1_5_r_5 : out , P6_5_r_5 : out , CLK : in , RST : in);
	define PAT_6  [ connected : int ] (IN_1_2_l_6 : in , IN_2_2_l_6 : in , IN_3_2_l_6 : in , IN_6_2_l_6 : in , IN_1_3_l_6 : in , IN_2_3_l_6 : in , IN_4_3_l_6 : in , IN_1_4_l_6 : in , IN_2_4_l_6 : in , IN_3_4_l_6 : in , IN_6_4_l_6 : in , G42_1_r_6 : out , n_572_1_r_6 : out , n_573_1_r_6 : out , n_549_1_r_6 : out , n_569_1_r_6 : out , n_452_1_r_6 : out , G199_4_r_6 : out , G214_4_r_6 : out , ACVQN1_5_r_6 : out , P6_5_r_6 : out , CLK : in , RST : in);
	define PAT_7  [ connected : int ] (G1_0_l_7 : in , G2_0_l_7 : in , IN_2_0_l_7 : in , IN_4_0_l_7 : in , IN_5_0_l_7 : in , IN_7_0_l_7 : in , IN_8_0_l_7 : in , IN_10_0_l_7 : in , IN_11_0_l_7 : in , IN_1_5_l_7 : in , IN_2_5_l_7 : in , G42_1_r_7 : out , n_572_1_r_7 : out , n_573_1_r_7 : out , n_549_1_r_7 : out , n_569_1_r_7 : out , G199_4_r_7 : out , G214_4_r_7 : out , ACVQN1_5_r_7 : out , P6_5_r_7 : out , CLK : in , RST : in);
	define PAT_8  [ connected : int ] (G1_0_l_8 : in , G2_0_l_8 : in , IN_2_0_l_8 : in , IN_4_0_l_8 : in , IN_5_0_l_8 : in , IN_7_0_l_8 : in , IN_8_0_l_8 : in , IN_10_0_l_8 : in , IN_11_0_l_8 : in , IN_1_5_l_8 : in , IN_2_5_l_8 : in , G42_1_r_8 : out , n_572_1_r_8 : out , n_549_1_r_8 : out , n_569_1_r_8 : out , n_452_1_r_8 : out , n_42_2_r_8 : out , G199_2_r_8 : out , G199_4_r_8 : out , G214_4_r_8 : out , CLK : in , RST : in);
	define PAT_9  [ connected : int ] (IN_1_2_l_9 : in , IN_2_2_l_9 : in , IN_3_2_l_9 : in , IN_6_2_l_9 : in , IN_1_3_l_9 : in , IN_2_3_l_9 : in , IN_4_3_l_9 : in , IN_1_4_l_9 : in , IN_2_4_l_9 : in , IN_3_4_l_9 : in , IN_6_4_l_9 : in , G42_1_r_9 : out , n_572_1_r_9 : out , n_573_1_r_9 : out , n_549_1_r_9 : out , n_569_1_r_9 : out , n_42_2_r_9 : out , G199_2_r_9 : out , G199_4_r_9 : out , G214_4_r_9 : out , CLK : in , RST : in);
	define PAT_10  [ connected : int ] (IN_1_2_l_10 : in , IN_2_2_l_10 : in , IN_3_2_l_10 : in , IN_6_2_l_10 : in , IN_1_3_l_10 : in , IN_2_3_l_10 : in , IN_4_3_l_10 : in , IN_1_4_l_10 : in , IN_2_4_l_10 : in , IN_3_4_l_10 : in , IN_6_4_l_10 : in , G42_1_r_10 : out , n_572_1_r_10 : out , n_573_1_r_10 : out , n_549_1_r_10 : out , n_42_2_r_10 : out , G199_2_r_10 : out , ACVQN2_3_r_10 : out , n_266_and_0_3_r_10 : out , CLK : in , RST : in);
	define PAT_11  [ connected : int ] (G1_0_l_11 : in , G2_0_l_11 : in , IN_2_0_l_11 : in , IN_4_0_l_11 : in , IN_5_0_l_11 : in , IN_7_0_l_11 : in , IN_8_0_l_11 : in , IN_10_0_l_11 : in , IN_11_0_l_11 : in , IN_1_5_l_11 : in , IN_2_5_l_11 : in , G42_1_r_11 : out , n_572_1_r_11 : out , n_573_1_r_11 : out , n_549_1_r_11 : out , n_569_1_r_11 : out , n_452_1_r_11 : out , n_42_2_r_11 : out , G199_2_r_11 : out , ACVQN2_3_r_11 : out , n_266_and_0_3_r_11 : out , CLK : in , RST : in);
	define PAT_12  [ connected : int ] (G1_0_l_12 : in , G2_0_l_12 : in , IN_2_0_l_12 : in , IN_4_0_l_12 : in , IN_5_0_l_12 : in , IN_7_0_l_12 : in , IN_8_0_l_12 : in , IN_10_0_l_12 : in , IN_11_0_l_12 : in , IN_1_5_l_12 : in , IN_2_5_l_12 : in , G42_1_r_12 : out , n_572_1_r_12 : out , n_573_1_r_12 : out , n_549_1_r_12 : out , n_42_2_r_12 : out , G199_2_r_12 : out , ACVQN1_5_r_12 : out , P6_5_r_12 : out , CLK : in , RST : in);
	define PAT_13  [ connected : int ] (G18_1_l_13 : in , G15_1_l_13 : in , IN_1_1_l_13 : in , IN_4_1_l_13 : in , IN_5_1_l_13 : in , IN_7_1_l_13 : in , IN_9_1_l_13 : in , IN_10_1_l_13 : in , IN_1_3_l_13 : in , IN_2_3_l_13 : in , IN_4_3_l_13 : in , G42_1_r_13 : out , n_572_1_r_13 : out , n_573_1_r_13 : out , n_549_1_r_13 : out , n_452_1_r_13 : out , ACVQN2_3_r_13 : out , n_266_and_0_3_r_13 : out , ACVQN1_5_r_13 : out , P6_5_r_13 : out , CLK : in , RST : in);
	define PAT_14  [ connected : int ] (G18_1_l_14 : in , G15_1_l_14 : in , IN_1_1_l_14 : in , IN_4_1_l_14 : in , IN_5_1_l_14 : in , IN_7_1_l_14 : in , IN_9_1_l_14 : in , IN_10_1_l_14 : in , IN_1_3_l_14 : in , IN_2_3_l_14 : in , IN_4_3_l_14 : in , G42_1_r_14 : out , n_572_1_r_14 : out , n_573_1_r_14 : out , n_549_1_r_14 : out , n_569_1_r_14 : out , n_42_2_r_14 : out , G199_2_r_14 : out , ACVQN1_5_r_14 : out , P6_5_r_14 : out , CLK : in , RST : in);
	define PAT_15  [ connected : int ] (G18_1_l_15 : in , G15_1_l_15 : in , IN_1_1_l_15 : in , IN_4_1_l_15 : in , IN_5_1_l_15 : in , IN_7_1_l_15 : in , IN_9_1_l_15 : in , IN_10_1_l_15 : in , IN_1_3_l_15 : in , IN_2_3_l_15 : in , IN_4_3_l_15 : in , G42_1_r_15 : out , n_572_1_r_15 : out , n_573_1_r_15 : out , n_549_1_r_15 : out , n_569_1_r_15 : out , ACVQN2_3_r_15 : out , n_266_and_0_3_r_15 : out , G199_4_r_15 : out , G214_4_r_15 : out , CLK : in , RST : in);
	define PAT_16  [ connected : int ] (G18_1_l_16 : in , G15_1_l_16 : in , IN_1_1_l_16 : in , IN_4_1_l_16 : in , IN_5_1_l_16 : in , IN_7_1_l_16 : in , IN_9_1_l_16 : in , IN_10_1_l_16 : in , IN_1_3_l_16 : in , IN_2_3_l_16 : in , IN_4_3_l_16 : in , G42_1_r_16 : out , n_572_1_r_16 : out , n_573_1_r_16 : out , n_549_1_r_16 : out , n_569_1_r_16 : out , n_452_1_r_16 : out , G199_4_r_16 : out , G214_4_r_16 : out , ACVQN1_5_r_16 : out , P6_5_r_16 : out , CLK : in , RST : in);
	define PAT_17  [ connected : int ] (G1_0_l_17 : in , G2_0_l_17 : in , IN_2_0_l_17 : in , IN_4_0_l_17 : in , IN_5_0_l_17 : in , IN_7_0_l_17 : in , IN_8_0_l_17 : in , IN_10_0_l_17 : in , IN_11_0_l_17 : in , IN_1_5_l_17 : in , IN_2_5_l_17 : in , G42_1_r_17 : out , n_572_1_r_17 : out , n_573_1_r_17 : out , n_549_1_r_17 : out , n_569_1_r_17 : out , n_452_1_r_17 : out , ACVQN2_3_r_17 : out , n_266_and_0_3_r_17 : out , G199_4_r_17 : out , G214_4_r_17 : out , CLK : in , RST : in);

	Benchmark_rules {}

	rule Input_Init {
		sub {}
		add IN_1 INPUT_G [ gateType = "INPUT" , connected = "0"];
	}

	rule Clock_Init {
		sub {}
		add IN_1 CLK_G [ gateType = "INPUT"];
	}

	rule Reset_Init {
		sub {}
		add IN_1 RST_G [ gateType = "INPUT"];
	}

	rule input_connect_0 {
		sub {
			G18_1_l_0 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G15_1_l_0 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_1_l_0 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_1_l_0 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_5_1_l_0 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_7_1_l_0 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_9_1_l_0 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_10_1_l_0 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_3_l_0 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_3_l_0 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_3_l_0 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		G18_1_l_0[ gateType = "INPUT" , connected = "1"];
		G15_1_l_0[ gateType = "INPUT" , connected = "1"];
		IN_1_1_l_0[ gateType = "INPUT" , connected = "1"];
		IN_4_1_l_0[ gateType = "INPUT" , connected = "1"];
		IN_5_1_l_0[ gateType = "INPUT" , connected = "1"];
		IN_7_1_l_0[ gateType = "INPUT" , connected = "1"];
		IN_9_1_l_0[ gateType = "INPUT" , connected = "1"];
		IN_10_1_l_0[ gateType = "INPUT" , connected = "1"];
		IN_1_3_l_0[ gateType = "INPUT" , connected = "1"];
		IN_2_3_l_0[ gateType = "INPUT" , connected = "1"];
		IN_4_3_l_0[ gateType = "INPUT" , connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](G18_1_l_0.OUT1 -> G18_1_l_0 , G15_1_l_0.OUT1 -> G15_1_l_0 , IN_1_1_l_0.OUT1 -> IN_1_1_l_0 , IN_4_1_l_0.OUT1 -> IN_4_1_l_0 , IN_5_1_l_0.OUT1 -> IN_5_1_l_0 , IN_7_1_l_0.OUT1 -> IN_7_1_l_0 , IN_9_1_l_0.OUT1 -> IN_9_1_l_0 , IN_10_1_l_0.OUT1 -> IN_10_1_l_0 , IN_1_3_l_0.OUT1 -> IN_1_3_l_0 , IN_2_3_l_0.OUT1 -> IN_2_3_l_0 , IN_4_3_l_0.OUT1 -> IN_4_3_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_0.G42_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_0.n_572_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_0.n_573_1_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_0.n_549_1_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_0.n_42_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_0.G199_2_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_0.G199_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_0.G214_4_r_0 -> IN1);
		}

	rule input_connect_1 {
		sub {
			IN_1_2_l_1 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_2_l_1 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_3_2_l_1 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_6_2_l_1 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_3_l_1 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_3_l_1 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_3_l_1 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_4_l_1 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_4_l_1 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_3_4_l_1 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_6_4_l_1 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		IN_1_2_l_1[ gateType = "INPUT" , connected = "1"];
		IN_2_2_l_1[ gateType = "INPUT" , connected = "1"];
		IN_3_2_l_1[ gateType = "INPUT" , connected = "1"];
		IN_6_2_l_1[ gateType = "INPUT" , connected = "1"];
		IN_1_3_l_1[ gateType = "INPUT" , connected = "1"];
		IN_2_3_l_1[ gateType = "INPUT" , connected = "1"];
		IN_4_3_l_1[ gateType = "INPUT" , connected = "1"];
		IN_1_4_l_1[ gateType = "INPUT" , connected = "1"];
		IN_2_4_l_1[ gateType = "INPUT" , connected = "1"];
		IN_3_4_l_1[ gateType = "INPUT" , connected = "1"];
		IN_6_4_l_1[ gateType = "INPUT" , connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](IN_1_2_l_1.OUT1 -> IN_1_2_l_1 , IN_2_2_l_1.OUT1 -> IN_2_2_l_1 , IN_3_2_l_1.OUT1 -> IN_3_2_l_1 , IN_6_2_l_1.OUT1 -> IN_6_2_l_1 , IN_1_3_l_1.OUT1 -> IN_1_3_l_1 , IN_2_3_l_1.OUT1 -> IN_2_3_l_1 , IN_4_3_l_1.OUT1 -> IN_4_3_l_1 , IN_1_4_l_1.OUT1 -> IN_1_4_l_1 , IN_2_4_l_1.OUT1 -> IN_2_4_l_1 , IN_3_4_l_1.OUT1 -> IN_3_4_l_1 , IN_6_4_l_1.OUT1 -> IN_6_4_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_1.G42_1_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_1.n_572_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_1.n_573_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_1.n_549_1_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_1.n_452_1_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_1.ACVQN2_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_1.G199_4_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_1.G214_4_r_1 -> IN1);
		}

	rule input_connect_2 {
		sub {
			IN_1_2_l_2 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_2_l_2 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_3_2_l_2 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_6_2_l_2 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_3_l_2 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_3_l_2 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_3_l_2 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_4_l_2 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_4_l_2 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_3_4_l_2 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_6_4_l_2 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		IN_1_2_l_2[ gateType = "INPUT" , connected = "1"];
		IN_2_2_l_2[ gateType = "INPUT" , connected = "1"];
		IN_3_2_l_2[ gateType = "INPUT" , connected = "1"];
		IN_6_2_l_2[ gateType = "INPUT" , connected = "1"];
		IN_1_3_l_2[ gateType = "INPUT" , connected = "1"];
		IN_2_3_l_2[ gateType = "INPUT" , connected = "1"];
		IN_4_3_l_2[ gateType = "INPUT" , connected = "1"];
		IN_1_4_l_2[ gateType = "INPUT" , connected = "1"];
		IN_2_4_l_2[ gateType = "INPUT" , connected = "1"];
		IN_3_4_l_2[ gateType = "INPUT" , connected = "1"];
		IN_6_4_l_2[ gateType = "INPUT" , connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](IN_1_2_l_2.OUT1 -> IN_1_2_l_2 , IN_2_2_l_2.OUT1 -> IN_2_2_l_2 , IN_3_2_l_2.OUT1 -> IN_3_2_l_2 , IN_6_2_l_2.OUT1 -> IN_6_2_l_2 , IN_1_3_l_2.OUT1 -> IN_1_3_l_2 , IN_2_3_l_2.OUT1 -> IN_2_3_l_2 , IN_4_3_l_2.OUT1 -> IN_4_3_l_2 , IN_1_4_l_2.OUT1 -> IN_1_4_l_2 , IN_2_4_l_2.OUT1 -> IN_2_4_l_2 , IN_3_4_l_2.OUT1 -> IN_3_4_l_2 , IN_6_4_l_2.OUT1 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_2.G42_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_2.n_572_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_2.n_549_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_2.n_569_1_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_2.n_452_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_2.n_42_2_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_2.G199_2_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_2.ACVQN1_5_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_2.P6_5_r_2 -> IN1);
		}

	rule input_connect_3 {
		sub {
			G18_1_l_3 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G15_1_l_3 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_1_l_3 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_1_l_3 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_5_1_l_3 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_7_1_l_3 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_9_1_l_3 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_10_1_l_3 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_3_l_3 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_3_l_3 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_3_l_3 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		G18_1_l_3[ gateType = "INPUT" , connected = "1"];
		G15_1_l_3[ gateType = "INPUT" , connected = "1"];
		IN_1_1_l_3[ gateType = "INPUT" , connected = "1"];
		IN_4_1_l_3[ gateType = "INPUT" , connected = "1"];
		IN_5_1_l_3[ gateType = "INPUT" , connected = "1"];
		IN_7_1_l_3[ gateType = "INPUT" , connected = "1"];
		IN_9_1_l_3[ gateType = "INPUT" , connected = "1"];
		IN_10_1_l_3[ gateType = "INPUT" , connected = "1"];
		IN_1_3_l_3[ gateType = "INPUT" , connected = "1"];
		IN_2_3_l_3[ gateType = "INPUT" , connected = "1"];
		IN_4_3_l_3[ gateType = "INPUT" , connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](G18_1_l_3.OUT1 -> G18_1_l_3 , G15_1_l_3.OUT1 -> G15_1_l_3 , IN_1_1_l_3.OUT1 -> IN_1_1_l_3 , IN_4_1_l_3.OUT1 -> IN_4_1_l_3 , IN_5_1_l_3.OUT1 -> IN_5_1_l_3 , IN_7_1_l_3.OUT1 -> IN_7_1_l_3 , IN_9_1_l_3.OUT1 -> IN_9_1_l_3 , IN_10_1_l_3.OUT1 -> IN_10_1_l_3 , IN_1_3_l_3.OUT1 -> IN_1_3_l_3 , IN_2_3_l_3.OUT1 -> IN_2_3_l_3 , IN_4_3_l_3.OUT1 -> IN_4_3_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_3.G42_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_3.n_572_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_3.n_573_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_3.n_549_1_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_3.n_569_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_3.n_452_1_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_3.n_42_2_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_3.G199_2_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_3.ACVQN2_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
		}

	rule input_connect_4 {
		sub {
			G1_0_l_4 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G2_0_l_4 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_0_l_4 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_0_l_4 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_5_0_l_4 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_7_0_l_4 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_8_0_l_4 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_10_0_l_4 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_11_0_l_4 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_5_l_4 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_5_l_4 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		G1_0_l_4[ gateType = "INPUT" , connected = "1"];
		G2_0_l_4[ gateType = "INPUT" , connected = "1"];
		IN_2_0_l_4[ gateType = "INPUT" , connected = "1"];
		IN_4_0_l_4[ gateType = "INPUT" , connected = "1"];
		IN_5_0_l_4[ gateType = "INPUT" , connected = "1"];
		IN_7_0_l_4[ gateType = "INPUT" , connected = "1"];
		IN_8_0_l_4[ gateType = "INPUT" , connected = "1"];
		IN_10_0_l_4[ gateType = "INPUT" , connected = "1"];
		IN_11_0_l_4[ gateType = "INPUT" , connected = "1"];
		IN_1_5_l_4[ gateType = "INPUT" , connected = "1"];
		IN_2_5_l_4[ gateType = "INPUT" , connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](G1_0_l_4.OUT1 -> G1_0_l_4 , G2_0_l_4.OUT1 -> G2_0_l_4 , IN_2_0_l_4.OUT1 -> IN_2_0_l_4 , IN_4_0_l_4.OUT1 -> IN_4_0_l_4 , IN_5_0_l_4.OUT1 -> IN_5_0_l_4 , IN_7_0_l_4.OUT1 -> IN_7_0_l_4 , IN_8_0_l_4.OUT1 -> IN_8_0_l_4 , IN_10_0_l_4.OUT1 -> IN_10_0_l_4 , IN_11_0_l_4.OUT1 -> IN_11_0_l_4 , IN_1_5_l_4.OUT1 -> IN_1_5_l_4 , IN_2_5_l_4.OUT1 -> IN_2_5_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_4.G42_1_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_4.n_572_1_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_4.n_573_1_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_4.n_549_1_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_4.n_569_1_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_4.ACVQN2_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_4.ACVQN1_5_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_4.P6_5_r_4 -> IN1);
		}

	rule input_connect_5 {
		sub {
			IN_1_2_l_5 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_2_l_5 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_3_2_l_5 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_6_2_l_5 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_3_l_5 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_3_l_5 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_3_l_5 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_4_l_5 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_4_l_5 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_3_4_l_5 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_6_4_l_5 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		IN_1_2_l_5[ gateType = "INPUT" , connected = "1"];
		IN_2_2_l_5[ gateType = "INPUT" , connected = "1"];
		IN_3_2_l_5[ gateType = "INPUT" , connected = "1"];
		IN_6_2_l_5[ gateType = "INPUT" , connected = "1"];
		IN_1_3_l_5[ gateType = "INPUT" , connected = "1"];
		IN_2_3_l_5[ gateType = "INPUT" , connected = "1"];
		IN_4_3_l_5[ gateType = "INPUT" , connected = "1"];
		IN_1_4_l_5[ gateType = "INPUT" , connected = "1"];
		IN_2_4_l_5[ gateType = "INPUT" , connected = "1"];
		IN_3_4_l_5[ gateType = "INPUT" , connected = "1"];
		IN_6_4_l_5[ gateType = "INPUT" , connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](IN_1_2_l_5.OUT1 -> IN_1_2_l_5 , IN_2_2_l_5.OUT1 -> IN_2_2_l_5 , IN_3_2_l_5.OUT1 -> IN_3_2_l_5 , IN_6_2_l_5.OUT1 -> IN_6_2_l_5 , IN_1_3_l_5.OUT1 -> IN_1_3_l_5 , IN_2_3_l_5.OUT1 -> IN_2_3_l_5 , IN_4_3_l_5.OUT1 -> IN_4_3_l_5 , IN_1_4_l_5.OUT1 -> IN_1_4_l_5 , IN_2_4_l_5.OUT1 -> IN_2_4_l_5 , IN_3_4_l_5.OUT1 -> IN_3_4_l_5 , IN_6_4_l_5.OUT1 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_5.G42_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_5.n_572_1_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_5.n_573_1_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_5.n_549_1_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_5.n_569_1_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_5.n_452_1_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_5.ACVQN2_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_5.ACVQN1_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_5.P6_5_r_5 -> IN1);
		}

	rule input_connect_6 {
		sub {
			IN_1_2_l_6 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_2_l_6 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_3_2_l_6 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_6_2_l_6 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_3_l_6 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_3_l_6 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_3_l_6 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_4_l_6 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_4_l_6 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_3_4_l_6 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_6_4_l_6 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		IN_1_2_l_6[ gateType = "INPUT" , connected = "1"];
		IN_2_2_l_6[ gateType = "INPUT" , connected = "1"];
		IN_3_2_l_6[ gateType = "INPUT" , connected = "1"];
		IN_6_2_l_6[ gateType = "INPUT" , connected = "1"];
		IN_1_3_l_6[ gateType = "INPUT" , connected = "1"];
		IN_2_3_l_6[ gateType = "INPUT" , connected = "1"];
		IN_4_3_l_6[ gateType = "INPUT" , connected = "1"];
		IN_1_4_l_6[ gateType = "INPUT" , connected = "1"];
		IN_2_4_l_6[ gateType = "INPUT" , connected = "1"];
		IN_3_4_l_6[ gateType = "INPUT" , connected = "1"];
		IN_6_4_l_6[ gateType = "INPUT" , connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](IN_1_2_l_6.OUT1 -> IN_1_2_l_6 , IN_2_2_l_6.OUT1 -> IN_2_2_l_6 , IN_3_2_l_6.OUT1 -> IN_3_2_l_6 , IN_6_2_l_6.OUT1 -> IN_6_2_l_6 , IN_1_3_l_6.OUT1 -> IN_1_3_l_6 , IN_2_3_l_6.OUT1 -> IN_2_3_l_6 , IN_4_3_l_6.OUT1 -> IN_4_3_l_6 , IN_1_4_l_6.OUT1 -> IN_1_4_l_6 , IN_2_4_l_6.OUT1 -> IN_2_4_l_6 , IN_3_4_l_6.OUT1 -> IN_3_4_l_6 , IN_6_4_l_6.OUT1 -> IN_6_4_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_6.G42_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_6.n_572_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_6.n_573_1_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_6.n_549_1_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_6.n_569_1_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_6.n_452_1_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_6.G199_4_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_6.G214_4_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_6.ACVQN1_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_6.P6_5_r_6 -> IN1);
		}

	rule input_connect_7 {
		sub {
			G1_0_l_7 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G2_0_l_7 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_0_l_7 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_0_l_7 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_5_0_l_7 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_7_0_l_7 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_8_0_l_7 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_10_0_l_7 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_11_0_l_7 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_5_l_7 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_5_l_7 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		G1_0_l_7[ gateType = "INPUT" , connected = "1"];
		G2_0_l_7[ gateType = "INPUT" , connected = "1"];
		IN_2_0_l_7[ gateType = "INPUT" , connected = "1"];
		IN_4_0_l_7[ gateType = "INPUT" , connected = "1"];
		IN_5_0_l_7[ gateType = "INPUT" , connected = "1"];
		IN_7_0_l_7[ gateType = "INPUT" , connected = "1"];
		IN_8_0_l_7[ gateType = "INPUT" , connected = "1"];
		IN_10_0_l_7[ gateType = "INPUT" , connected = "1"];
		IN_11_0_l_7[ gateType = "INPUT" , connected = "1"];
		IN_1_5_l_7[ gateType = "INPUT" , connected = "1"];
		IN_2_5_l_7[ gateType = "INPUT" , connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](G1_0_l_7.OUT1 -> G1_0_l_7 , G2_0_l_7.OUT1 -> G2_0_l_7 , IN_2_0_l_7.OUT1 -> IN_2_0_l_7 , IN_4_0_l_7.OUT1 -> IN_4_0_l_7 , IN_5_0_l_7.OUT1 -> IN_5_0_l_7 , IN_7_0_l_7.OUT1 -> IN_7_0_l_7 , IN_8_0_l_7.OUT1 -> IN_8_0_l_7 , IN_10_0_l_7.OUT1 -> IN_10_0_l_7 , IN_11_0_l_7.OUT1 -> IN_11_0_l_7 , IN_1_5_l_7.OUT1 -> IN_1_5_l_7 , IN_2_5_l_7.OUT1 -> IN_2_5_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_7.G42_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_7.n_572_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_7.n_573_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_7.n_549_1_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_7.n_569_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_7.G199_4_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_7.G214_4_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_7.ACVQN1_5_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_7.P6_5_r_7 -> IN1);
		}

	rule input_connect_8 {
		sub {
			G1_0_l_8 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G2_0_l_8 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_0_l_8 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_0_l_8 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_5_0_l_8 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_7_0_l_8 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_8_0_l_8 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_10_0_l_8 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_11_0_l_8 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_5_l_8 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_5_l_8 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		G1_0_l_8[ gateType = "INPUT" , connected = "1"];
		G2_0_l_8[ gateType = "INPUT" , connected = "1"];
		IN_2_0_l_8[ gateType = "INPUT" , connected = "1"];
		IN_4_0_l_8[ gateType = "INPUT" , connected = "1"];
		IN_5_0_l_8[ gateType = "INPUT" , connected = "1"];
		IN_7_0_l_8[ gateType = "INPUT" , connected = "1"];
		IN_8_0_l_8[ gateType = "INPUT" , connected = "1"];
		IN_10_0_l_8[ gateType = "INPUT" , connected = "1"];
		IN_11_0_l_8[ gateType = "INPUT" , connected = "1"];
		IN_1_5_l_8[ gateType = "INPUT" , connected = "1"];
		IN_2_5_l_8[ gateType = "INPUT" , connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](G1_0_l_8.OUT1 -> G1_0_l_8 , G2_0_l_8.OUT1 -> G2_0_l_8 , IN_2_0_l_8.OUT1 -> IN_2_0_l_8 , IN_4_0_l_8.OUT1 -> IN_4_0_l_8 , IN_5_0_l_8.OUT1 -> IN_5_0_l_8 , IN_7_0_l_8.OUT1 -> IN_7_0_l_8 , IN_8_0_l_8.OUT1 -> IN_8_0_l_8 , IN_10_0_l_8.OUT1 -> IN_10_0_l_8 , IN_11_0_l_8.OUT1 -> IN_11_0_l_8 , IN_1_5_l_8.OUT1 -> IN_1_5_l_8 , IN_2_5_l_8.OUT1 -> IN_2_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_8.G42_1_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_8.n_572_1_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_8.n_549_1_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_8.n_569_1_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_8.n_452_1_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_8.n_42_2_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_8.G199_2_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_8.G199_4_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_8.G214_4_r_8 -> IN1);
		}

	rule input_connect_9 {
		sub {
			IN_1_2_l_9 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_2_l_9 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_3_2_l_9 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_6_2_l_9 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_3_l_9 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_3_l_9 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_3_l_9 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_4_l_9 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_4_l_9 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_3_4_l_9 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_6_4_l_9 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		IN_1_2_l_9[ gateType = "INPUT" , connected = "1"];
		IN_2_2_l_9[ gateType = "INPUT" , connected = "1"];
		IN_3_2_l_9[ gateType = "INPUT" , connected = "1"];
		IN_6_2_l_9[ gateType = "INPUT" , connected = "1"];
		IN_1_3_l_9[ gateType = "INPUT" , connected = "1"];
		IN_2_3_l_9[ gateType = "INPUT" , connected = "1"];
		IN_4_3_l_9[ gateType = "INPUT" , connected = "1"];
		IN_1_4_l_9[ gateType = "INPUT" , connected = "1"];
		IN_2_4_l_9[ gateType = "INPUT" , connected = "1"];
		IN_3_4_l_9[ gateType = "INPUT" , connected = "1"];
		IN_6_4_l_9[ gateType = "INPUT" , connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](IN_1_2_l_9.OUT1 -> IN_1_2_l_9 , IN_2_2_l_9.OUT1 -> IN_2_2_l_9 , IN_3_2_l_9.OUT1 -> IN_3_2_l_9 , IN_6_2_l_9.OUT1 -> IN_6_2_l_9 , IN_1_3_l_9.OUT1 -> IN_1_3_l_9 , IN_2_3_l_9.OUT1 -> IN_2_3_l_9 , IN_4_3_l_9.OUT1 -> IN_4_3_l_9 , IN_1_4_l_9.OUT1 -> IN_1_4_l_9 , IN_2_4_l_9.OUT1 -> IN_2_4_l_9 , IN_3_4_l_9.OUT1 -> IN_3_4_l_9 , IN_6_4_l_9.OUT1 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_9.G42_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_9.n_572_1_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_9.n_573_1_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_9.n_549_1_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_9.n_569_1_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_9.n_42_2_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_9.G199_2_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_9.G199_4_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_9.G214_4_r_9 -> IN1);
		}

	rule input_connect_10 {
		sub {
			IN_1_2_l_10 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_2_l_10 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_3_2_l_10 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_6_2_l_10 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_3_l_10 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_3_l_10 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_3_l_10 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_4_l_10 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_4_l_10 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_3_4_l_10 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_6_4_l_10 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		IN_1_2_l_10[ gateType = "INPUT" , connected = "1"];
		IN_2_2_l_10[ gateType = "INPUT" , connected = "1"];
		IN_3_2_l_10[ gateType = "INPUT" , connected = "1"];
		IN_6_2_l_10[ gateType = "INPUT" , connected = "1"];
		IN_1_3_l_10[ gateType = "INPUT" , connected = "1"];
		IN_2_3_l_10[ gateType = "INPUT" , connected = "1"];
		IN_4_3_l_10[ gateType = "INPUT" , connected = "1"];
		IN_1_4_l_10[ gateType = "INPUT" , connected = "1"];
		IN_2_4_l_10[ gateType = "INPUT" , connected = "1"];
		IN_3_4_l_10[ gateType = "INPUT" , connected = "1"];
		IN_6_4_l_10[ gateType = "INPUT" , connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](IN_1_2_l_10.OUT1 -> IN_1_2_l_10 , IN_2_2_l_10.OUT1 -> IN_2_2_l_10 , IN_3_2_l_10.OUT1 -> IN_3_2_l_10 , IN_6_2_l_10.OUT1 -> IN_6_2_l_10 , IN_1_3_l_10.OUT1 -> IN_1_3_l_10 , IN_2_3_l_10.OUT1 -> IN_2_3_l_10 , IN_4_3_l_10.OUT1 -> IN_4_3_l_10 , IN_1_4_l_10.OUT1 -> IN_1_4_l_10 , IN_2_4_l_10.OUT1 -> IN_2_4_l_10 , IN_3_4_l_10.OUT1 -> IN_3_4_l_10 , IN_6_4_l_10.OUT1 -> IN_6_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_10.G42_1_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_10.n_572_1_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_10.n_573_1_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_10.n_549_1_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_10.n_42_2_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_10.G199_2_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_10.ACVQN2_3_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
		}

	rule input_connect_11 {
		sub {
			G1_0_l_11 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G2_0_l_11 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_0_l_11 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_0_l_11 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_5_0_l_11 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_7_0_l_11 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_8_0_l_11 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_10_0_l_11 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_11_0_l_11 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_5_l_11 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_5_l_11 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		G1_0_l_11[ gateType = "INPUT" , connected = "1"];
		G2_0_l_11[ gateType = "INPUT" , connected = "1"];
		IN_2_0_l_11[ gateType = "INPUT" , connected = "1"];
		IN_4_0_l_11[ gateType = "INPUT" , connected = "1"];
		IN_5_0_l_11[ gateType = "INPUT" , connected = "1"];
		IN_7_0_l_11[ gateType = "INPUT" , connected = "1"];
		IN_8_0_l_11[ gateType = "INPUT" , connected = "1"];
		IN_10_0_l_11[ gateType = "INPUT" , connected = "1"];
		IN_11_0_l_11[ gateType = "INPUT" , connected = "1"];
		IN_1_5_l_11[ gateType = "INPUT" , connected = "1"];
		IN_2_5_l_11[ gateType = "INPUT" , connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](G1_0_l_11.OUT1 -> G1_0_l_11 , G2_0_l_11.OUT1 -> G2_0_l_11 , IN_2_0_l_11.OUT1 -> IN_2_0_l_11 , IN_4_0_l_11.OUT1 -> IN_4_0_l_11 , IN_5_0_l_11.OUT1 -> IN_5_0_l_11 , IN_7_0_l_11.OUT1 -> IN_7_0_l_11 , IN_8_0_l_11.OUT1 -> IN_8_0_l_11 , IN_10_0_l_11.OUT1 -> IN_10_0_l_11 , IN_11_0_l_11.OUT1 -> IN_11_0_l_11 , IN_1_5_l_11.OUT1 -> IN_1_5_l_11 , IN_2_5_l_11.OUT1 -> IN_2_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_11.G42_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_11.n_572_1_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_11.n_573_1_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_11.n_549_1_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_11.n_569_1_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_11.n_452_1_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_11.n_42_2_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_11.G199_2_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_11.ACVQN2_3_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
		}

	rule input_connect_12 {
		sub {
			G1_0_l_12 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G2_0_l_12 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_0_l_12 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_0_l_12 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_5_0_l_12 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_7_0_l_12 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_8_0_l_12 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_10_0_l_12 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_11_0_l_12 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_5_l_12 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_5_l_12 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		G1_0_l_12[ gateType = "INPUT" , connected = "1"];
		G2_0_l_12[ gateType = "INPUT" , connected = "1"];
		IN_2_0_l_12[ gateType = "INPUT" , connected = "1"];
		IN_4_0_l_12[ gateType = "INPUT" , connected = "1"];
		IN_5_0_l_12[ gateType = "INPUT" , connected = "1"];
		IN_7_0_l_12[ gateType = "INPUT" , connected = "1"];
		IN_8_0_l_12[ gateType = "INPUT" , connected = "1"];
		IN_10_0_l_12[ gateType = "INPUT" , connected = "1"];
		IN_11_0_l_12[ gateType = "INPUT" , connected = "1"];
		IN_1_5_l_12[ gateType = "INPUT" , connected = "1"];
		IN_2_5_l_12[ gateType = "INPUT" , connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](G1_0_l_12.OUT1 -> G1_0_l_12 , G2_0_l_12.OUT1 -> G2_0_l_12 , IN_2_0_l_12.OUT1 -> IN_2_0_l_12 , IN_4_0_l_12.OUT1 -> IN_4_0_l_12 , IN_5_0_l_12.OUT1 -> IN_5_0_l_12 , IN_7_0_l_12.OUT1 -> IN_7_0_l_12 , IN_8_0_l_12.OUT1 -> IN_8_0_l_12 , IN_10_0_l_12.OUT1 -> IN_10_0_l_12 , IN_11_0_l_12.OUT1 -> IN_11_0_l_12 , IN_1_5_l_12.OUT1 -> IN_1_5_l_12 , IN_2_5_l_12.OUT1 -> IN_2_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_12.G42_1_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_12.n_572_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_12.n_573_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_12.n_549_1_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_12.n_42_2_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_12.G199_2_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_12.ACVQN1_5_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_12.P6_5_r_12 -> IN1);
		}

	rule input_connect_13 {
		sub {
			G18_1_l_13 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G15_1_l_13 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_1_l_13 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_1_l_13 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_5_1_l_13 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_7_1_l_13 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_9_1_l_13 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_10_1_l_13 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_3_l_13 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_3_l_13 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_3_l_13 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		G18_1_l_13[ gateType = "INPUT" , connected = "1"];
		G15_1_l_13[ gateType = "INPUT" , connected = "1"];
		IN_1_1_l_13[ gateType = "INPUT" , connected = "1"];
		IN_4_1_l_13[ gateType = "INPUT" , connected = "1"];
		IN_5_1_l_13[ gateType = "INPUT" , connected = "1"];
		IN_7_1_l_13[ gateType = "INPUT" , connected = "1"];
		IN_9_1_l_13[ gateType = "INPUT" , connected = "1"];
		IN_10_1_l_13[ gateType = "INPUT" , connected = "1"];
		IN_1_3_l_13[ gateType = "INPUT" , connected = "1"];
		IN_2_3_l_13[ gateType = "INPUT" , connected = "1"];
		IN_4_3_l_13[ gateType = "INPUT" , connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](G18_1_l_13.OUT1 -> G18_1_l_13 , G15_1_l_13.OUT1 -> G15_1_l_13 , IN_1_1_l_13.OUT1 -> IN_1_1_l_13 , IN_4_1_l_13.OUT1 -> IN_4_1_l_13 , IN_5_1_l_13.OUT1 -> IN_5_1_l_13 , IN_7_1_l_13.OUT1 -> IN_7_1_l_13 , IN_9_1_l_13.OUT1 -> IN_9_1_l_13 , IN_10_1_l_13.OUT1 -> IN_10_1_l_13 , IN_1_3_l_13.OUT1 -> IN_1_3_l_13 , IN_2_3_l_13.OUT1 -> IN_2_3_l_13 , IN_4_3_l_13.OUT1 -> IN_4_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_13.G42_1_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_13.n_572_1_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_13.n_573_1_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_13.n_549_1_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_13.n_452_1_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_13.ACVQN2_3_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_13.ACVQN1_5_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_13.P6_5_r_13 -> IN1);
		}

	rule input_connect_14 {
		sub {
			G18_1_l_14 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G15_1_l_14 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_1_l_14 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_1_l_14 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_5_1_l_14 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_7_1_l_14 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_9_1_l_14 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_10_1_l_14 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_3_l_14 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_3_l_14 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_3_l_14 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		G18_1_l_14[ gateType = "INPUT" , connected = "1"];
		G15_1_l_14[ gateType = "INPUT" , connected = "1"];
		IN_1_1_l_14[ gateType = "INPUT" , connected = "1"];
		IN_4_1_l_14[ gateType = "INPUT" , connected = "1"];
		IN_5_1_l_14[ gateType = "INPUT" , connected = "1"];
		IN_7_1_l_14[ gateType = "INPUT" , connected = "1"];
		IN_9_1_l_14[ gateType = "INPUT" , connected = "1"];
		IN_10_1_l_14[ gateType = "INPUT" , connected = "1"];
		IN_1_3_l_14[ gateType = "INPUT" , connected = "1"];
		IN_2_3_l_14[ gateType = "INPUT" , connected = "1"];
		IN_4_3_l_14[ gateType = "INPUT" , connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](G18_1_l_14.OUT1 -> G18_1_l_14 , G15_1_l_14.OUT1 -> G15_1_l_14 , IN_1_1_l_14.OUT1 -> IN_1_1_l_14 , IN_4_1_l_14.OUT1 -> IN_4_1_l_14 , IN_5_1_l_14.OUT1 -> IN_5_1_l_14 , IN_7_1_l_14.OUT1 -> IN_7_1_l_14 , IN_9_1_l_14.OUT1 -> IN_9_1_l_14 , IN_10_1_l_14.OUT1 -> IN_10_1_l_14 , IN_1_3_l_14.OUT1 -> IN_1_3_l_14 , IN_2_3_l_14.OUT1 -> IN_2_3_l_14 , IN_4_3_l_14.OUT1 -> IN_4_3_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_14.G42_1_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_14.n_572_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_14.n_573_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_14.n_549_1_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_14.n_569_1_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_14.n_42_2_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_14.G199_2_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_14.ACVQN1_5_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_14.P6_5_r_14 -> IN1);
		}

	rule input_connect_15 {
		sub {
			G18_1_l_15 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G15_1_l_15 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_1_l_15 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_1_l_15 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_5_1_l_15 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_7_1_l_15 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_9_1_l_15 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_10_1_l_15 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_3_l_15 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_3_l_15 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_3_l_15 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		G18_1_l_15[ gateType = "INPUT" , connected = "1"];
		G15_1_l_15[ gateType = "INPUT" , connected = "1"];
		IN_1_1_l_15[ gateType = "INPUT" , connected = "1"];
		IN_4_1_l_15[ gateType = "INPUT" , connected = "1"];
		IN_5_1_l_15[ gateType = "INPUT" , connected = "1"];
		IN_7_1_l_15[ gateType = "INPUT" , connected = "1"];
		IN_9_1_l_15[ gateType = "INPUT" , connected = "1"];
		IN_10_1_l_15[ gateType = "INPUT" , connected = "1"];
		IN_1_3_l_15[ gateType = "INPUT" , connected = "1"];
		IN_2_3_l_15[ gateType = "INPUT" , connected = "1"];
		IN_4_3_l_15[ gateType = "INPUT" , connected = "1"];
		add P_inst_15 PAT_15[ connected = "0"](G18_1_l_15.OUT1 -> G18_1_l_15 , G15_1_l_15.OUT1 -> G15_1_l_15 , IN_1_1_l_15.OUT1 -> IN_1_1_l_15 , IN_4_1_l_15.OUT1 -> IN_4_1_l_15 , IN_5_1_l_15.OUT1 -> IN_5_1_l_15 , IN_7_1_l_15.OUT1 -> IN_7_1_l_15 , IN_9_1_l_15.OUT1 -> IN_9_1_l_15 , IN_10_1_l_15.OUT1 -> IN_10_1_l_15 , IN_1_3_l_15.OUT1 -> IN_1_3_l_15 , IN_2_3_l_15.OUT1 -> IN_2_3_l_15 , IN_4_3_l_15.OUT1 -> IN_4_3_l_15 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_15.G42_1_r_15 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_15.n_572_1_r_15 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_15.n_573_1_r_15 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_15.n_549_1_r_15 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_15.n_569_1_r_15 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_15.ACVQN2_3_r_15 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_15.G199_4_r_15 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_15.G214_4_r_15 -> IN1);
		}

	rule input_connect_16 {
		sub {
			G18_1_l_16 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G15_1_l_16 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_1_l_16 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_1_l_16 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_5_1_l_16 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_7_1_l_16 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_9_1_l_16 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_10_1_l_16 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_3_l_16 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_3_l_16 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_3_l_16 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		G18_1_l_16[ gateType = "INPUT" , connected = "1"];
		G15_1_l_16[ gateType = "INPUT" , connected = "1"];
		IN_1_1_l_16[ gateType = "INPUT" , connected = "1"];
		IN_4_1_l_16[ gateType = "INPUT" , connected = "1"];
		IN_5_1_l_16[ gateType = "INPUT" , connected = "1"];
		IN_7_1_l_16[ gateType = "INPUT" , connected = "1"];
		IN_9_1_l_16[ gateType = "INPUT" , connected = "1"];
		IN_10_1_l_16[ gateType = "INPUT" , connected = "1"];
		IN_1_3_l_16[ gateType = "INPUT" , connected = "1"];
		IN_2_3_l_16[ gateType = "INPUT" , connected = "1"];
		IN_4_3_l_16[ gateType = "INPUT" , connected = "1"];
		add P_inst_16 PAT_16[ connected = "0"](G18_1_l_16.OUT1 -> G18_1_l_16 , G15_1_l_16.OUT1 -> G15_1_l_16 , IN_1_1_l_16.OUT1 -> IN_1_1_l_16 , IN_4_1_l_16.OUT1 -> IN_4_1_l_16 , IN_5_1_l_16.OUT1 -> IN_5_1_l_16 , IN_7_1_l_16.OUT1 -> IN_7_1_l_16 , IN_9_1_l_16.OUT1 -> IN_9_1_l_16 , IN_10_1_l_16.OUT1 -> IN_10_1_l_16 , IN_1_3_l_16.OUT1 -> IN_1_3_l_16 , IN_2_3_l_16.OUT1 -> IN_2_3_l_16 , IN_4_3_l_16.OUT1 -> IN_4_3_l_16 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_16.G42_1_r_16 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_16.n_572_1_r_16 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_16.n_573_1_r_16 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_16.n_549_1_r_16 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_16.n_569_1_r_16 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_16.n_452_1_r_16 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_16.G199_4_r_16 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_16.G214_4_r_16 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_16.ACVQN1_5_r_16 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_16.P6_5_r_16 -> IN1);
		}

	rule input_connect_17 {
		sub {
			G1_0_l_17 INPUT_G[ gateType = "INPUT" , connected = "0"];
			G2_0_l_17 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_0_l_17 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_4_0_l_17 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_5_0_l_17 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_7_0_l_17 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_8_0_l_17 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_10_0_l_17 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_11_0_l_17 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_1_5_l_17 INPUT_G[ gateType = "INPUT" , connected = "0"];
			IN_2_5_l_17 INPUT_G[ gateType = "INPUT" , connected = "0"];
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		G1_0_l_17[ gateType = "INPUT" , connected = "1"];
		G2_0_l_17[ gateType = "INPUT" , connected = "1"];
		IN_2_0_l_17[ gateType = "INPUT" , connected = "1"];
		IN_4_0_l_17[ gateType = "INPUT" , connected = "1"];
		IN_5_0_l_17[ gateType = "INPUT" , connected = "1"];
		IN_7_0_l_17[ gateType = "INPUT" , connected = "1"];
		IN_8_0_l_17[ gateType = "INPUT" , connected = "1"];
		IN_10_0_l_17[ gateType = "INPUT" , connected = "1"];
		IN_11_0_l_17[ gateType = "INPUT" , connected = "1"];
		IN_1_5_l_17[ gateType = "INPUT" , connected = "1"];
		IN_2_5_l_17[ gateType = "INPUT" , connected = "1"];
		add P_inst_17 PAT_17[ connected = "0"](G1_0_l_17.OUT1 -> G1_0_l_17 , G2_0_l_17.OUT1 -> G2_0_l_17 , IN_2_0_l_17.OUT1 -> IN_2_0_l_17 , IN_4_0_l_17.OUT1 -> IN_4_0_l_17 , IN_5_0_l_17.OUT1 -> IN_5_0_l_17 , IN_7_0_l_17.OUT1 -> IN_7_0_l_17 , IN_8_0_l_17.OUT1 -> IN_8_0_l_17 , IN_10_0_l_17.OUT1 -> IN_10_0_l_17 , IN_11_0_l_17.OUT1 -> IN_11_0_l_17 , IN_1_5_l_17.OUT1 -> IN_1_5_l_17 , IN_2_5_l_17.OUT1 -> IN_2_5_l_17 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_17.G42_1_r_17 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_17.n_572_1_r_17 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_17.n_573_1_r_17 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_17.n_549_1_r_17 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_17.n_569_1_r_17 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_17.n_452_1_r_17 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_17.ACVQN2_3_r_17 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_17.G199_4_r_17 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_17.G214_4_r_17 -> IN1);
		}

	rule pattern_connect_0_1 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_0.G42_1_r_0 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_0.n_572_1_r_0 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_0.n_573_1_r_0 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_0.n_549_1_r_0 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_0.n_42_2_r_0 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_0.G199_2_r_0 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_0.G199_4_r_0 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_0.G214_4_r_0 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](P_inst_0.n_572_1_r_0 -> IN_1_2_l_1 , P_inst_0.G42_1_r_0 -> IN_2_2_l_1 , P_inst_0.G42_1_r_0 -> IN_3_2_l_1 , P_inst_0.G199_4_r_0 -> IN_6_2_l_1 , P_inst_0.n_572_1_r_0 -> IN_1_3_l_1 , P_inst_0.n_42_2_r_0 -> IN_2_3_l_1 , P_inst_0.n_573_1_r_0 -> IN_4_3_l_1 , P_inst_0.G199_2_r_0 -> IN_1_4_l_1 , P_inst_0.n_549_1_r_0 -> IN_2_4_l_1 , P_inst_0.G214_4_r_0 -> IN_3_4_l_1 , P_inst_0.n_573_1_r_0 -> IN_6_4_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_1.G42_1_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_1.n_572_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_1.n_573_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_1.n_549_1_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_1.n_452_1_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_1.ACVQN2_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_1.G199_4_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_1.G214_4_r_1 -> IN1);
		}

	rule pattern_connect_0_2 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_0.G42_1_r_0 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_0.n_572_1_r_0 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_0.n_573_1_r_0 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_0.n_549_1_r_0 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_0.n_42_2_r_0 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_0.G199_2_r_0 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_0.G199_4_r_0 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_0.G214_4_r_0 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](P_inst_0.n_573_1_r_0 -> IN_1_2_l_2 , P_inst_0.n_549_1_r_0 -> IN_2_2_l_2 , P_inst_0.G199_4_r_0 -> IN_3_2_l_2 , P_inst_0.n_572_1_r_0 -> IN_6_2_l_2 , P_inst_0.n_573_1_r_0 -> IN_1_3_l_2 , P_inst_0.n_572_1_r_0 -> IN_2_3_l_2 , P_inst_0.n_42_2_r_0 -> IN_4_3_l_2 , P_inst_0.G42_1_r_0 -> IN_1_4_l_2 , P_inst_0.G42_1_r_0 -> IN_2_4_l_2 , P_inst_0.G199_2_r_0 -> IN_3_4_l_2 , P_inst_0.G214_4_r_0 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_2.G42_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_2.n_572_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_2.n_549_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_2.n_569_1_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_2.n_452_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_2.n_42_2_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_2.G199_2_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_2.ACVQN1_5_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_2.P6_5_r_2 -> IN1);
		}

	rule pattern_connect_0_3 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_0.G42_1_r_0 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_0.n_572_1_r_0 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_0.n_573_1_r_0 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_0.n_549_1_r_0 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_0.n_42_2_r_0 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_0.G199_2_r_0 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_0.G199_4_r_0 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_0.G214_4_r_0 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](P_inst_0.n_572_1_r_0 -> G18_1_l_3 , P_inst_0.n_572_1_r_0 -> G15_1_l_3 , P_inst_0.G199_4_r_0 -> IN_1_1_l_3 , P_inst_0.n_573_1_r_0 -> IN_4_1_l_3 , P_inst_0.n_42_2_r_0 -> IN_5_1_l_3 , P_inst_0.G42_1_r_0 -> IN_7_1_l_3 , P_inst_0.n_549_1_r_0 -> IN_9_1_l_3 , P_inst_0.G199_2_r_0 -> IN_10_1_l_3 , P_inst_0.G214_4_r_0 -> IN_1_3_l_3 , P_inst_0.G42_1_r_0 -> IN_2_3_l_3 , P_inst_0.n_573_1_r_0 -> IN_4_3_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_3.G42_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_3.n_572_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_3.n_573_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_3.n_549_1_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_3.n_569_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_3.n_452_1_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_3.n_42_2_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_3.G199_2_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_3.ACVQN2_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
		}

	rule pattern_connect_0_4 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_0.G42_1_r_0 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_0.n_572_1_r_0 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_0.n_573_1_r_0 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_0.n_549_1_r_0 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_0.n_42_2_r_0 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_0.G199_2_r_0 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_0.G199_4_r_0 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_0.G214_4_r_0 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](P_inst_0.n_549_1_r_0 -> G1_0_l_4 , P_inst_0.G42_1_r_0 -> G2_0_l_4 , P_inst_0.n_573_1_r_0 -> IN_2_0_l_4 , P_inst_0.G214_4_r_0 -> IN_4_0_l_4 , P_inst_0.n_572_1_r_0 -> IN_5_0_l_4 , P_inst_0.n_42_2_r_0 -> IN_7_0_l_4 , P_inst_0.G42_1_r_0 -> IN_8_0_l_4 , P_inst_0.n_572_1_r_0 -> IN_10_0_l_4 , P_inst_0.n_573_1_r_0 -> IN_11_0_l_4 , P_inst_0.G199_2_r_0 -> IN_1_5_l_4 , P_inst_0.G199_4_r_0 -> IN_2_5_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_4.G42_1_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_4.n_572_1_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_4.n_573_1_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_4.n_549_1_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_4.n_569_1_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_4.ACVQN2_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_4.ACVQN1_5_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_4.P6_5_r_4 -> IN1);
		}

	rule pattern_connect_0_5 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_0.G42_1_r_0 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_0.n_572_1_r_0 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_0.n_573_1_r_0 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_0.n_549_1_r_0 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_0.n_42_2_r_0 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_0.G199_2_r_0 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_0.G199_4_r_0 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_0.G214_4_r_0 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](P_inst_0.G214_4_r_0 -> IN_1_2_l_5 , P_inst_0.n_572_1_r_0 -> IN_2_2_l_5 , P_inst_0.G199_4_r_0 -> IN_3_2_l_5 , P_inst_0.G42_1_r_0 -> IN_6_2_l_5 , P_inst_0.n_572_1_r_0 -> IN_1_3_l_5 , P_inst_0.n_573_1_r_0 -> IN_2_3_l_5 , P_inst_0.n_42_2_r_0 -> IN_4_3_l_5 , P_inst_0.n_573_1_r_0 -> IN_1_4_l_5 , P_inst_0.n_549_1_r_0 -> IN_2_4_l_5 , P_inst_0.G199_2_r_0 -> IN_3_4_l_5 , P_inst_0.G42_1_r_0 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_5.G42_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_5.n_572_1_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_5.n_573_1_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_5.n_549_1_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_5.n_569_1_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_5.n_452_1_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_5.ACVQN2_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_5.ACVQN1_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_5.P6_5_r_5 -> IN1);
		}

	rule pattern_connect_0_6 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_0.G42_1_r_0 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_0.n_572_1_r_0 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_0.n_573_1_r_0 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_0.n_549_1_r_0 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_0.n_42_2_r_0 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_0.G199_2_r_0 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_0.G199_4_r_0 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_0.G214_4_r_0 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](P_inst_0.n_42_2_r_0 -> IN_1_2_l_6 , P_inst_0.n_573_1_r_0 -> IN_2_2_l_6 , P_inst_0.n_572_1_r_0 -> IN_3_2_l_6 , P_inst_0.G42_1_r_0 -> IN_6_2_l_6 , P_inst_0.n_573_1_r_0 -> IN_1_3_l_6 , P_inst_0.n_572_1_r_0 -> IN_2_3_l_6 , P_inst_0.G42_1_r_0 -> IN_4_3_l_6 , P_inst_0.G214_4_r_0 -> IN_1_4_l_6 , P_inst_0.n_549_1_r_0 -> IN_2_4_l_6 , P_inst_0.G199_4_r_0 -> IN_3_4_l_6 , P_inst_0.G199_2_r_0 -> IN_6_4_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_6.G42_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_6.n_572_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_6.n_573_1_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_6.n_549_1_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_6.n_569_1_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_6.n_452_1_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_6.G199_4_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_6.G214_4_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_6.ACVQN1_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_6.P6_5_r_6 -> IN1);
		}

	rule pattern_connect_0_7 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_0.G42_1_r_0 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_0.n_572_1_r_0 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_0.n_573_1_r_0 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_0.n_549_1_r_0 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_0.n_42_2_r_0 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_0.G199_2_r_0 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_0.G199_4_r_0 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_0.G214_4_r_0 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](P_inst_0.G214_4_r_0 -> G1_0_l_7 , P_inst_0.G42_1_r_0 -> G2_0_l_7 , P_inst_0.n_42_2_r_0 -> IN_2_0_l_7 , P_inst_0.n_572_1_r_0 -> IN_4_0_l_7 , P_inst_0.G199_2_r_0 -> IN_5_0_l_7 , P_inst_0.n_572_1_r_0 -> IN_7_0_l_7 , P_inst_0.n_573_1_r_0 -> IN_8_0_l_7 , P_inst_0.n_573_1_r_0 -> IN_10_0_l_7 , P_inst_0.G199_4_r_0 -> IN_11_0_l_7 , P_inst_0.G42_1_r_0 -> IN_1_5_l_7 , P_inst_0.n_549_1_r_0 -> IN_2_5_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_7.G42_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_7.n_572_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_7.n_573_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_7.n_549_1_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_7.n_569_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_7.G199_4_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_7.G214_4_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_7.ACVQN1_5_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_7.P6_5_r_7 -> IN1);
		}

	rule pattern_connect_0_8 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_0.G42_1_r_0 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_0.n_572_1_r_0 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_0.n_573_1_r_0 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_0.n_549_1_r_0 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_0.n_42_2_r_0 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_0.G199_2_r_0 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_0.G199_4_r_0 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_0.G214_4_r_0 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](P_inst_0.G214_4_r_0 -> G1_0_l_8 , P_inst_0.G199_2_r_0 -> G2_0_l_8 , P_inst_0.G199_4_r_0 -> IN_2_0_l_8 , P_inst_0.n_572_1_r_0 -> IN_4_0_l_8 , P_inst_0.n_572_1_r_0 -> IN_5_0_l_8 , P_inst_0.n_573_1_r_0 -> IN_7_0_l_8 , P_inst_0.G42_1_r_0 -> IN_8_0_l_8 , P_inst_0.n_549_1_r_0 -> IN_10_0_l_8 , P_inst_0.n_573_1_r_0 -> IN_11_0_l_8 , P_inst_0.G42_1_r_0 -> IN_1_5_l_8 , P_inst_0.n_42_2_r_0 -> IN_2_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_8.G42_1_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_8.n_572_1_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_8.n_549_1_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_8.n_569_1_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_8.n_452_1_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_8.n_42_2_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_8.G199_2_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_8.G199_4_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_8.G214_4_r_8 -> IN1);
		}

	rule pattern_connect_0_9 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_0.G42_1_r_0 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_0.n_572_1_r_0 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_0.n_573_1_r_0 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_0.n_549_1_r_0 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_0.n_42_2_r_0 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_0.G199_2_r_0 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_0.G199_4_r_0 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_0.G214_4_r_0 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](P_inst_0.n_573_1_r_0 -> IN_1_2_l_9 , P_inst_0.G199_4_r_0 -> IN_2_2_l_9 , P_inst_0.n_572_1_r_0 -> IN_3_2_l_9 , P_inst_0.n_42_2_r_0 -> IN_6_2_l_9 , P_inst_0.G199_2_r_0 -> IN_1_3_l_9 , P_inst_0.n_572_1_r_0 -> IN_2_3_l_9 , P_inst_0.G42_1_r_0 -> IN_4_3_l_9 , P_inst_0.n_549_1_r_0 -> IN_1_4_l_9 , P_inst_0.G214_4_r_0 -> IN_2_4_l_9 , P_inst_0.n_573_1_r_0 -> IN_3_4_l_9 , P_inst_0.G42_1_r_0 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_9.G42_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_9.n_572_1_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_9.n_573_1_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_9.n_549_1_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_9.n_569_1_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_9.n_42_2_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_9.G199_2_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_9.G199_4_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_9.G214_4_r_9 -> IN1);
		}

	rule pattern_connect_0_10 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_0.G42_1_r_0 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_0.n_572_1_r_0 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_0.n_573_1_r_0 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_0.n_549_1_r_0 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_0.n_42_2_r_0 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_0.G199_2_r_0 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_0.G199_4_r_0 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_0.G214_4_r_0 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](P_inst_0.G42_1_r_0 -> IN_1_2_l_10 , P_inst_0.n_549_1_r_0 -> IN_2_2_l_10 , P_inst_0.G199_4_r_0 -> IN_3_2_l_10 , P_inst_0.G42_1_r_0 -> IN_6_2_l_10 , P_inst_0.n_573_1_r_0 -> IN_1_3_l_10 , P_inst_0.n_572_1_r_0 -> IN_2_3_l_10 , P_inst_0.n_573_1_r_0 -> IN_4_3_l_10 , P_inst_0.G214_4_r_0 -> IN_1_4_l_10 , P_inst_0.n_572_1_r_0 -> IN_2_4_l_10 , P_inst_0.G199_2_r_0 -> IN_3_4_l_10 , P_inst_0.n_42_2_r_0 -> IN_6_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_10.G42_1_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_10.n_572_1_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_10.n_573_1_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_10.n_549_1_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_10.n_42_2_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_10.G199_2_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_10.ACVQN2_3_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
		}

	rule pattern_connect_0_11 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_0.G42_1_r_0 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_0.n_572_1_r_0 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_0.n_573_1_r_0 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_0.n_549_1_r_0 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_0.n_42_2_r_0 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_0.G199_2_r_0 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_0.G199_4_r_0 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_0.G214_4_r_0 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](P_inst_0.n_573_1_r_0 -> G1_0_l_11 , P_inst_0.G199_2_r_0 -> G2_0_l_11 , P_inst_0.G214_4_r_0 -> IN_2_0_l_11 , P_inst_0.G42_1_r_0 -> IN_4_0_l_11 , P_inst_0.G199_4_r_0 -> IN_5_0_l_11 , P_inst_0.n_573_1_r_0 -> IN_7_0_l_11 , P_inst_0.n_572_1_r_0 -> IN_8_0_l_11 , P_inst_0.n_549_1_r_0 -> IN_10_0_l_11 , P_inst_0.n_42_2_r_0 -> IN_11_0_l_11 , P_inst_0.G42_1_r_0 -> IN_1_5_l_11 , P_inst_0.n_572_1_r_0 -> IN_2_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_11.G42_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_11.n_572_1_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_11.n_573_1_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_11.n_549_1_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_11.n_569_1_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_11.n_452_1_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_11.n_42_2_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_11.G199_2_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_11.ACVQN2_3_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
		}

	rule pattern_connect_0_12 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_0.G42_1_r_0 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_0.n_572_1_r_0 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_0.n_573_1_r_0 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_0.n_549_1_r_0 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_0.n_42_2_r_0 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_0.G199_2_r_0 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_0.G199_4_r_0 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_0.G214_4_r_0 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](P_inst_0.n_42_2_r_0 -> G1_0_l_12 , P_inst_0.G214_4_r_0 -> G2_0_l_12 , P_inst_0.n_572_1_r_0 -> IN_2_0_l_12 , P_inst_0.n_572_1_r_0 -> IN_4_0_l_12 , P_inst_0.G42_1_r_0 -> IN_5_0_l_12 , P_inst_0.G42_1_r_0 -> IN_7_0_l_12 , P_inst_0.n_549_1_r_0 -> IN_8_0_l_12 , P_inst_0.n_573_1_r_0 -> IN_10_0_l_12 , P_inst_0.G199_2_r_0 -> IN_11_0_l_12 , P_inst_0.G199_4_r_0 -> IN_1_5_l_12 , P_inst_0.n_573_1_r_0 -> IN_2_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_12.G42_1_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_12.n_572_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_12.n_573_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_12.n_549_1_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_12.n_42_2_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_12.G199_2_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_12.ACVQN1_5_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_12.P6_5_r_12 -> IN1);
		}

	rule pattern_connect_0_13 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_0.G42_1_r_0 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_0.n_572_1_r_0 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_0.n_573_1_r_0 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_0.n_549_1_r_0 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_0.n_42_2_r_0 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_0.G199_2_r_0 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_0.G199_4_r_0 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_0.G214_4_r_0 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](P_inst_0.n_549_1_r_0 -> G18_1_l_13 , P_inst_0.G199_4_r_0 -> G15_1_l_13 , P_inst_0.G42_1_r_0 -> IN_1_1_l_13 , P_inst_0.n_572_1_r_0 -> IN_4_1_l_13 , P_inst_0.n_572_1_r_0 -> IN_5_1_l_13 , P_inst_0.n_573_1_r_0 -> IN_7_1_l_13 , P_inst_0.n_42_2_r_0 -> IN_9_1_l_13 , P_inst_0.n_573_1_r_0 -> IN_10_1_l_13 , P_inst_0.G42_1_r_0 -> IN_1_3_l_13 , P_inst_0.G199_2_r_0 -> IN_2_3_l_13 , P_inst_0.G214_4_r_0 -> IN_4_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_13.G42_1_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_13.n_572_1_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_13.n_573_1_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_13.n_549_1_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_13.n_452_1_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_13.ACVQN2_3_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_13.ACVQN1_5_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_13.P6_5_r_13 -> IN1);
		}

	rule pattern_connect_0_14 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_0.G42_1_r_0 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_0.n_572_1_r_0 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_0.n_573_1_r_0 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_0.n_549_1_r_0 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_0.n_42_2_r_0 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_0.G199_2_r_0 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_0.G199_4_r_0 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_0.G214_4_r_0 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](P_inst_0.G42_1_r_0 -> G18_1_l_14 , P_inst_0.n_572_1_r_0 -> G15_1_l_14 , P_inst_0.G199_2_r_0 -> IN_1_1_l_14 , P_inst_0.n_572_1_r_0 -> IN_4_1_l_14 , P_inst_0.G42_1_r_0 -> IN_5_1_l_14 , P_inst_0.n_42_2_r_0 -> IN_7_1_l_14 , P_inst_0.n_573_1_r_0 -> IN_9_1_l_14 , P_inst_0.n_573_1_r_0 -> IN_10_1_l_14 , P_inst_0.G199_4_r_0 -> IN_1_3_l_14 , P_inst_0.n_549_1_r_0 -> IN_2_3_l_14 , P_inst_0.G214_4_r_0 -> IN_4_3_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_14.G42_1_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_14.n_572_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_14.n_573_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_14.n_549_1_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_14.n_569_1_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_14.n_42_2_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_14.G199_2_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_14.ACVQN1_5_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_14.P6_5_r_14 -> IN1);
		}

	rule pattern_connect_0_15 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_0.G42_1_r_0 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_0.n_572_1_r_0 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_0.n_573_1_r_0 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_0.n_549_1_r_0 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_0.n_42_2_r_0 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_0.G199_2_r_0 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_0.G199_4_r_0 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_0.G214_4_r_0 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		add P_inst_15 PAT_15[ connected = "0"](P_inst_0.n_572_1_r_0 -> G18_1_l_15 , P_inst_0.n_42_2_r_0 -> G15_1_l_15 , P_inst_0.n_549_1_r_0 -> IN_1_1_l_15 , P_inst_0.G199_4_r_0 -> IN_4_1_l_15 , P_inst_0.G42_1_r_0 -> IN_5_1_l_15 , P_inst_0.n_573_1_r_0 -> IN_7_1_l_15 , P_inst_0.G199_2_r_0 -> IN_9_1_l_15 , P_inst_0.n_573_1_r_0 -> IN_10_1_l_15 , P_inst_0.G214_4_r_0 -> IN_1_3_l_15 , P_inst_0.n_572_1_r_0 -> IN_2_3_l_15 , P_inst_0.G42_1_r_0 -> IN_4_3_l_15 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_15.G42_1_r_15 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_15.n_572_1_r_15 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_15.n_573_1_r_15 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_15.n_549_1_r_15 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_15.n_569_1_r_15 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_15.ACVQN2_3_r_15 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_15.G199_4_r_15 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_15.G214_4_r_15 -> IN1);
		}

	rule pattern_connect_0_16 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_0.G42_1_r_0 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_0.n_572_1_r_0 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_0.n_573_1_r_0 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_0.n_549_1_r_0 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_0.n_42_2_r_0 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_0.G199_2_r_0 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_0.G199_4_r_0 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_0.G214_4_r_0 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		add P_inst_16 PAT_16[ connected = "0"](P_inst_0.n_549_1_r_0 -> G18_1_l_16 , P_inst_0.G42_1_r_0 -> G15_1_l_16 , P_inst_0.G42_1_r_0 -> IN_1_1_l_16 , P_inst_0.n_573_1_r_0 -> IN_4_1_l_16 , P_inst_0.G199_4_r_0 -> IN_5_1_l_16 , P_inst_0.n_42_2_r_0 -> IN_7_1_l_16 , P_inst_0.G214_4_r_0 -> IN_9_1_l_16 , P_inst_0.G199_2_r_0 -> IN_10_1_l_16 , P_inst_0.n_572_1_r_0 -> IN_1_3_l_16 , P_inst_0.n_573_1_r_0 -> IN_2_3_l_16 , P_inst_0.n_572_1_r_0 -> IN_4_3_l_16 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_16.G42_1_r_16 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_16.n_572_1_r_16 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_16.n_573_1_r_16 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_16.n_549_1_r_16 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_16.n_569_1_r_16 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_16.n_452_1_r_16 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_16.G199_4_r_16 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_16.G214_4_r_16 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_16.ACVQN1_5_r_16 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_16.P6_5_r_16 -> IN1);
		}

	rule pattern_connect_0_17 {
		sub {
			P_inst_0 PAT_0[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_0.G42_1_r_0 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_0.n_572_1_r_0 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_0.n_573_1_r_0 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_0.n_549_1_r_0 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_0.n_42_2_r_0 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_0.G199_2_r_0 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_0.G199_4_r_0 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_0.G214_4_r_0 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_0[ connected = "1"];
		add P_inst_17 PAT_17[ connected = "0"](P_inst_0.G214_4_r_0 -> G1_0_l_17 , P_inst_0.G199_4_r_0 -> G2_0_l_17 , P_inst_0.n_573_1_r_0 -> IN_2_0_l_17 , P_inst_0.G42_1_r_0 -> IN_4_0_l_17 , P_inst_0.n_572_1_r_0 -> IN_5_0_l_17 , P_inst_0.n_42_2_r_0 -> IN_7_0_l_17 , P_inst_0.n_549_1_r_0 -> IN_8_0_l_17 , P_inst_0.G199_2_r_0 -> IN_10_0_l_17 , P_inst_0.n_573_1_r_0 -> IN_11_0_l_17 , P_inst_0.G42_1_r_0 -> IN_1_5_l_17 , P_inst_0.n_572_1_r_0 -> IN_2_5_l_17 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_17.G42_1_r_17 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_17.n_572_1_r_17 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_17.n_573_1_r_17 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_17.n_549_1_r_17 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_17.n_569_1_r_17 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_17.n_452_1_r_17 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_17.ACVQN2_3_r_17 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_17.G199_4_r_17 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_17.G214_4_r_17 -> IN1);
		}

	rule pattern_connect_1_0 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_1.G42_1_r_1 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_1.n_572_1_r_1 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_1.n_573_1_r_1 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_1.n_549_1_r_1 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_1.n_452_1_r_1 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_1.ACVQN2_3_r_1 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_1.G199_4_r_1 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_1.G214_4_r_1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](P_inst_1.G42_1_r_1 -> G18_1_l_0 , P_inst_1.n_572_1_r_1 -> G15_1_l_0 , P_inst_1.n_572_1_r_1 -> IN_1_1_l_0 , P_inst_1.G199_4_r_1 -> IN_4_1_l_0 , P_inst_1.n_573_1_r_1 -> IN_5_1_l_0 , P_inst_1.n_452_1_r_1 -> IN_7_1_l_0 , P_inst_1.G42_1_r_1 -> IN_9_1_l_0 , P_inst_1.n_266_and_0_3_r_1 -> IN_10_1_l_0 , P_inst_1.G214_4_r_1 -> IN_1_3_l_0 , P_inst_1.ACVQN2_3_r_1 -> IN_2_3_l_0 , P_inst_1.n_549_1_r_1 -> IN_4_3_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_0.G42_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_0.n_572_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_0.n_573_1_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_0.n_549_1_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_0.n_42_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_0.G199_2_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_0.G199_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_0.G214_4_r_0 -> IN1);
		}

	rule pattern_connect_1_2 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_1.G42_1_r_1 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_1.n_572_1_r_1 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_1.n_573_1_r_1 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_1.n_549_1_r_1 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_1.n_452_1_r_1 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_1.ACVQN2_3_r_1 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_1.G199_4_r_1 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_1.G214_4_r_1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](P_inst_1.G42_1_r_1 -> IN_1_2_l_2 , P_inst_1.n_573_1_r_1 -> IN_2_2_l_2 , P_inst_1.G42_1_r_1 -> IN_3_2_l_2 , P_inst_1.ACVQN2_3_r_1 -> IN_6_2_l_2 , P_inst_1.n_572_1_r_1 -> IN_1_3_l_2 , P_inst_1.n_572_1_r_1 -> IN_2_3_l_2 , P_inst_1.n_549_1_r_1 -> IN_4_3_l_2 , P_inst_1.n_452_1_r_1 -> IN_1_4_l_2 , P_inst_1.n_266_and_0_3_r_1 -> IN_2_4_l_2 , P_inst_1.G214_4_r_1 -> IN_3_4_l_2 , P_inst_1.G199_4_r_1 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_2.G42_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_2.n_572_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_2.n_549_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_2.n_569_1_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_2.n_452_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_2.n_42_2_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_2.G199_2_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_2.ACVQN1_5_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_2.P6_5_r_2 -> IN1);
		}

	rule pattern_connect_1_3 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_1.G42_1_r_1 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_1.n_572_1_r_1 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_1.n_573_1_r_1 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_1.n_549_1_r_1 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_1.n_452_1_r_1 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_1.ACVQN2_3_r_1 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_1.G199_4_r_1 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_1.G214_4_r_1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](P_inst_1.n_549_1_r_1 -> G18_1_l_3 , P_inst_1.n_572_1_r_1 -> G15_1_l_3 , P_inst_1.n_572_1_r_1 -> IN_1_1_l_3 , P_inst_1.n_573_1_r_1 -> IN_4_1_l_3 , P_inst_1.n_266_and_0_3_r_1 -> IN_5_1_l_3 , P_inst_1.G199_4_r_1 -> IN_7_1_l_3 , P_inst_1.G214_4_r_1 -> IN_9_1_l_3 , P_inst_1.n_452_1_r_1 -> IN_10_1_l_3 , P_inst_1.G42_1_r_1 -> IN_1_3_l_3 , P_inst_1.G42_1_r_1 -> IN_2_3_l_3 , P_inst_1.ACVQN2_3_r_1 -> IN_4_3_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_3.G42_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_3.n_572_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_3.n_573_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_3.n_549_1_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_3.n_569_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_3.n_452_1_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_3.n_42_2_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_3.G199_2_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_3.ACVQN2_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
		}

	rule pattern_connect_1_4 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_1.G42_1_r_1 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_1.n_572_1_r_1 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_1.n_573_1_r_1 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_1.n_549_1_r_1 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_1.n_452_1_r_1 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_1.ACVQN2_3_r_1 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_1.G199_4_r_1 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_1.G214_4_r_1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](P_inst_1.n_452_1_r_1 -> G1_0_l_4 , P_inst_1.n_266_and_0_3_r_1 -> G2_0_l_4 , P_inst_1.G42_1_r_1 -> IN_2_0_l_4 , P_inst_1.n_572_1_r_1 -> IN_4_0_l_4 , P_inst_1.n_573_1_r_1 -> IN_5_0_l_4 , P_inst_1.n_549_1_r_1 -> IN_7_0_l_4 , P_inst_1.G199_4_r_1 -> IN_8_0_l_4 , P_inst_1.n_572_1_r_1 -> IN_10_0_l_4 , P_inst_1.ACVQN2_3_r_1 -> IN_11_0_l_4 , P_inst_1.G42_1_r_1 -> IN_1_5_l_4 , P_inst_1.G214_4_r_1 -> IN_2_5_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_4.G42_1_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_4.n_572_1_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_4.n_573_1_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_4.n_549_1_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_4.n_569_1_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_4.ACVQN2_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_4.ACVQN1_5_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_4.P6_5_r_4 -> IN1);
		}

	rule pattern_connect_1_5 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_1.G42_1_r_1 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_1.n_572_1_r_1 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_1.n_573_1_r_1 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_1.n_549_1_r_1 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_1.n_452_1_r_1 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_1.ACVQN2_3_r_1 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_1.G199_4_r_1 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_1.G214_4_r_1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](P_inst_1.n_266_and_0_3_r_1 -> IN_1_2_l_5 , P_inst_1.G199_4_r_1 -> IN_2_2_l_5 , P_inst_1.n_572_1_r_1 -> IN_3_2_l_5 , P_inst_1.n_452_1_r_1 -> IN_6_2_l_5 , P_inst_1.n_549_1_r_1 -> IN_1_3_l_5 , P_inst_1.n_573_1_r_1 -> IN_2_3_l_5 , P_inst_1.ACVQN2_3_r_1 -> IN_4_3_l_5 , P_inst_1.G214_4_r_1 -> IN_1_4_l_5 , P_inst_1.n_572_1_r_1 -> IN_2_4_l_5 , P_inst_1.G42_1_r_1 -> IN_3_4_l_5 , P_inst_1.G42_1_r_1 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_5.G42_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_5.n_572_1_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_5.n_573_1_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_5.n_549_1_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_5.n_569_1_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_5.n_452_1_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_5.ACVQN2_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_5.ACVQN1_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_5.P6_5_r_5 -> IN1);
		}

	rule pattern_connect_1_6 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_1.G42_1_r_1 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_1.n_572_1_r_1 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_1.n_573_1_r_1 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_1.n_549_1_r_1 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_1.n_452_1_r_1 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_1.ACVQN2_3_r_1 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_1.G199_4_r_1 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_1.G214_4_r_1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](P_inst_1.n_549_1_r_1 -> IN_1_2_l_6 , P_inst_1.G42_1_r_1 -> IN_2_2_l_6 , P_inst_1.n_572_1_r_1 -> IN_3_2_l_6 , P_inst_1.n_573_1_r_1 -> IN_6_2_l_6 , P_inst_1.G199_4_r_1 -> IN_1_3_l_6 , P_inst_1.G214_4_r_1 -> IN_2_3_l_6 , P_inst_1.n_266_and_0_3_r_1 -> IN_4_3_l_6 , P_inst_1.G42_1_r_1 -> IN_1_4_l_6 , P_inst_1.ACVQN2_3_r_1 -> IN_2_4_l_6 , P_inst_1.n_452_1_r_1 -> IN_3_4_l_6 , P_inst_1.n_572_1_r_1 -> IN_6_4_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_6.G42_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_6.n_572_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_6.n_573_1_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_6.n_549_1_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_6.n_569_1_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_6.n_452_1_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_6.G199_4_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_6.G214_4_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_6.ACVQN1_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_6.P6_5_r_6 -> IN1);
		}

	rule pattern_connect_1_7 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_1.G42_1_r_1 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_1.n_572_1_r_1 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_1.n_573_1_r_1 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_1.n_549_1_r_1 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_1.n_452_1_r_1 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_1.ACVQN2_3_r_1 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_1.G199_4_r_1 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_1.G214_4_r_1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](P_inst_1.n_572_1_r_1 -> G1_0_l_7 , P_inst_1.n_549_1_r_1 -> G2_0_l_7 , P_inst_1.n_573_1_r_1 -> IN_2_0_l_7 , P_inst_1.n_452_1_r_1 -> IN_4_0_l_7 , P_inst_1.n_266_and_0_3_r_1 -> IN_5_0_l_7 , P_inst_1.ACVQN2_3_r_1 -> IN_7_0_l_7 , P_inst_1.G214_4_r_1 -> IN_8_0_l_7 , P_inst_1.G199_4_r_1 -> IN_10_0_l_7 , P_inst_1.n_572_1_r_1 -> IN_11_0_l_7 , P_inst_1.G42_1_r_1 -> IN_1_5_l_7 , P_inst_1.G42_1_r_1 -> IN_2_5_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_7.G42_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_7.n_572_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_7.n_573_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_7.n_549_1_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_7.n_569_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_7.G199_4_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_7.G214_4_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_7.ACVQN1_5_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_7.P6_5_r_7 -> IN1);
		}

	rule pattern_connect_1_8 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_1.G42_1_r_1 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_1.n_572_1_r_1 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_1.n_573_1_r_1 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_1.n_549_1_r_1 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_1.n_452_1_r_1 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_1.ACVQN2_3_r_1 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_1.G199_4_r_1 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_1.G214_4_r_1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](P_inst_1.G199_4_r_1 -> G1_0_l_8 , P_inst_1.n_572_1_r_1 -> G2_0_l_8 , P_inst_1.n_549_1_r_1 -> IN_2_0_l_8 , P_inst_1.G42_1_r_1 -> IN_4_0_l_8 , P_inst_1.n_266_and_0_3_r_1 -> IN_5_0_l_8 , P_inst_1.n_452_1_r_1 -> IN_7_0_l_8 , P_inst_1.ACVQN2_3_r_1 -> IN_8_0_l_8 , P_inst_1.G42_1_r_1 -> IN_10_0_l_8 , P_inst_1.G214_4_r_1 -> IN_11_0_l_8 , P_inst_1.n_573_1_r_1 -> IN_1_5_l_8 , P_inst_1.n_572_1_r_1 -> IN_2_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_8.G42_1_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_8.n_572_1_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_8.n_549_1_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_8.n_569_1_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_8.n_452_1_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_8.n_42_2_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_8.G199_2_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_8.G199_4_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_8.G214_4_r_8 -> IN1);
		}

	rule pattern_connect_1_9 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_1.G42_1_r_1 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_1.n_572_1_r_1 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_1.n_573_1_r_1 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_1.n_549_1_r_1 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_1.n_452_1_r_1 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_1.ACVQN2_3_r_1 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_1.G199_4_r_1 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_1.G214_4_r_1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](P_inst_1.ACVQN2_3_r_1 -> IN_1_2_l_9 , P_inst_1.G199_4_r_1 -> IN_2_2_l_9 , P_inst_1.n_573_1_r_1 -> IN_3_2_l_9 , P_inst_1.G214_4_r_1 -> IN_6_2_l_9 , P_inst_1.n_572_1_r_1 -> IN_1_3_l_9 , P_inst_1.n_266_and_0_3_r_1 -> IN_2_3_l_9 , P_inst_1.n_572_1_r_1 -> IN_4_3_l_9 , P_inst_1.n_549_1_r_1 -> IN_1_4_l_9 , P_inst_1.G42_1_r_1 -> IN_2_4_l_9 , P_inst_1.n_452_1_r_1 -> IN_3_4_l_9 , P_inst_1.G42_1_r_1 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_9.G42_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_9.n_572_1_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_9.n_573_1_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_9.n_549_1_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_9.n_569_1_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_9.n_42_2_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_9.G199_2_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_9.G199_4_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_9.G214_4_r_9 -> IN1);
		}

	rule pattern_connect_1_10 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_1.G42_1_r_1 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_1.n_572_1_r_1 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_1.n_573_1_r_1 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_1.n_549_1_r_1 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_1.n_452_1_r_1 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_1.ACVQN2_3_r_1 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_1.G199_4_r_1 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_1.G214_4_r_1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](P_inst_1.ACVQN2_3_r_1 -> IN_1_2_l_10 , P_inst_1.n_452_1_r_1 -> IN_2_2_l_10 , P_inst_1.n_572_1_r_1 -> IN_3_2_l_10 , P_inst_1.G42_1_r_1 -> IN_6_2_l_10 , P_inst_1.n_572_1_r_1 -> IN_1_3_l_10 , P_inst_1.n_266_and_0_3_r_1 -> IN_2_3_l_10 , P_inst_1.n_573_1_r_1 -> IN_4_3_l_10 , P_inst_1.G199_4_r_1 -> IN_1_4_l_10 , P_inst_1.G214_4_r_1 -> IN_2_4_l_10 , P_inst_1.n_549_1_r_1 -> IN_3_4_l_10 , P_inst_1.G42_1_r_1 -> IN_6_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_10.G42_1_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_10.n_572_1_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_10.n_573_1_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_10.n_549_1_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_10.n_42_2_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_10.G199_2_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_10.ACVQN2_3_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
		}

	rule pattern_connect_1_11 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_1.G42_1_r_1 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_1.n_572_1_r_1 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_1.n_573_1_r_1 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_1.n_549_1_r_1 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_1.n_452_1_r_1 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_1.ACVQN2_3_r_1 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_1.G199_4_r_1 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_1.G214_4_r_1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](P_inst_1.n_572_1_r_1 -> G1_0_l_11 , P_inst_1.n_266_and_0_3_r_1 -> G2_0_l_11 , P_inst_1.ACVQN2_3_r_1 -> IN_2_0_l_11 , P_inst_1.G199_4_r_1 -> IN_4_0_l_11 , P_inst_1.G214_4_r_1 -> IN_5_0_l_11 , P_inst_1.n_572_1_r_1 -> IN_7_0_l_11 , P_inst_1.n_549_1_r_1 -> IN_8_0_l_11 , P_inst_1.n_452_1_r_1 -> IN_10_0_l_11 , P_inst_1.G42_1_r_1 -> IN_11_0_l_11 , P_inst_1.n_573_1_r_1 -> IN_1_5_l_11 , P_inst_1.G42_1_r_1 -> IN_2_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_11.G42_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_11.n_572_1_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_11.n_573_1_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_11.n_549_1_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_11.n_569_1_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_11.n_452_1_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_11.n_42_2_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_11.G199_2_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_11.ACVQN2_3_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
		}

	rule pattern_connect_1_12 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_1.G42_1_r_1 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_1.n_572_1_r_1 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_1.n_573_1_r_1 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_1.n_549_1_r_1 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_1.n_452_1_r_1 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_1.ACVQN2_3_r_1 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_1.G199_4_r_1 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_1.G214_4_r_1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](P_inst_1.n_452_1_r_1 -> G1_0_l_12 , P_inst_1.n_573_1_r_1 -> G2_0_l_12 , P_inst_1.G214_4_r_1 -> IN_2_0_l_12 , P_inst_1.G42_1_r_1 -> IN_4_0_l_12 , P_inst_1.n_549_1_r_1 -> IN_5_0_l_12 , P_inst_1.G42_1_r_1 -> IN_7_0_l_12 , P_inst_1.n_572_1_r_1 -> IN_8_0_l_12 , P_inst_1.G199_4_r_1 -> IN_10_0_l_12 , P_inst_1.ACVQN2_3_r_1 -> IN_11_0_l_12 , P_inst_1.n_572_1_r_1 -> IN_1_5_l_12 , P_inst_1.n_266_and_0_3_r_1 -> IN_2_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_12.G42_1_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_12.n_572_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_12.n_573_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_12.n_549_1_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_12.n_42_2_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_12.G199_2_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_12.ACVQN1_5_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_12.P6_5_r_12 -> IN1);
		}

	rule pattern_connect_1_13 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_1.G42_1_r_1 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_1.n_572_1_r_1 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_1.n_573_1_r_1 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_1.n_549_1_r_1 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_1.n_452_1_r_1 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_1.ACVQN2_3_r_1 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_1.G199_4_r_1 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_1.G214_4_r_1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](P_inst_1.n_549_1_r_1 -> G18_1_l_13 , P_inst_1.n_266_and_0_3_r_1 -> G15_1_l_13 , P_inst_1.G214_4_r_1 -> IN_1_1_l_13 , P_inst_1.G42_1_r_1 -> IN_4_1_l_13 , P_inst_1.ACVQN2_3_r_1 -> IN_5_1_l_13 , P_inst_1.n_452_1_r_1 -> IN_7_1_l_13 , P_inst_1.G199_4_r_1 -> IN_9_1_l_13 , P_inst_1.n_573_1_r_1 -> IN_10_1_l_13 , P_inst_1.n_572_1_r_1 -> IN_1_3_l_13 , P_inst_1.G42_1_r_1 -> IN_2_3_l_13 , P_inst_1.n_572_1_r_1 -> IN_4_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_13.G42_1_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_13.n_572_1_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_13.n_573_1_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_13.n_549_1_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_13.n_452_1_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_13.ACVQN2_3_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_13.ACVQN1_5_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_13.P6_5_r_13 -> IN1);
		}

	rule pattern_connect_1_14 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_1.G42_1_r_1 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_1.n_572_1_r_1 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_1.n_573_1_r_1 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_1.n_549_1_r_1 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_1.n_452_1_r_1 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_1.ACVQN2_3_r_1 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_1.G199_4_r_1 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_1.G214_4_r_1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](P_inst_1.n_572_1_r_1 -> G18_1_l_14 , P_inst_1.n_266_and_0_3_r_1 -> G15_1_l_14 , P_inst_1.ACVQN2_3_r_1 -> IN_1_1_l_14 , P_inst_1.n_573_1_r_1 -> IN_4_1_l_14 , P_inst_1.G42_1_r_1 -> IN_5_1_l_14 , P_inst_1.G42_1_r_1 -> IN_7_1_l_14 , P_inst_1.n_452_1_r_1 -> IN_9_1_l_14 , P_inst_1.G199_4_r_1 -> IN_10_1_l_14 , P_inst_1.G214_4_r_1 -> IN_1_3_l_14 , P_inst_1.n_549_1_r_1 -> IN_2_3_l_14 , P_inst_1.n_572_1_r_1 -> IN_4_3_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_14.G42_1_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_14.n_572_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_14.n_573_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_14.n_549_1_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_14.n_569_1_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_14.n_42_2_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_14.G199_2_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_14.ACVQN1_5_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_14.P6_5_r_14 -> IN1);
		}

	rule pattern_connect_1_15 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_1.G42_1_r_1 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_1.n_572_1_r_1 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_1.n_573_1_r_1 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_1.n_549_1_r_1 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_1.n_452_1_r_1 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_1.ACVQN2_3_r_1 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_1.G199_4_r_1 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_1.G214_4_r_1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		add P_inst_15 PAT_15[ connected = "0"](P_inst_1.n_572_1_r_1 -> G18_1_l_15 , P_inst_1.n_452_1_r_1 -> G15_1_l_15 , P_inst_1.G42_1_r_1 -> IN_1_1_l_15 , P_inst_1.ACVQN2_3_r_1 -> IN_4_1_l_15 , P_inst_1.n_549_1_r_1 -> IN_5_1_l_15 , P_inst_1.n_572_1_r_1 -> IN_7_1_l_15 , P_inst_1.G214_4_r_1 -> IN_9_1_l_15 , P_inst_1.G199_4_r_1 -> IN_10_1_l_15 , P_inst_1.n_266_and_0_3_r_1 -> IN_1_3_l_15 , P_inst_1.n_573_1_r_1 -> IN_2_3_l_15 , P_inst_1.G42_1_r_1 -> IN_4_3_l_15 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_15.G42_1_r_15 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_15.n_572_1_r_15 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_15.n_573_1_r_15 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_15.n_549_1_r_15 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_15.n_569_1_r_15 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_15.ACVQN2_3_r_15 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_15.G199_4_r_15 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_15.G214_4_r_15 -> IN1);
		}

	rule pattern_connect_1_16 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_1.G42_1_r_1 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_1.n_572_1_r_1 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_1.n_573_1_r_1 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_1.n_549_1_r_1 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_1.n_452_1_r_1 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_1.ACVQN2_3_r_1 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_1.G199_4_r_1 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_1.G214_4_r_1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		add P_inst_16 PAT_16[ connected = "0"](P_inst_1.G199_4_r_1 -> G18_1_l_16 , P_inst_1.G214_4_r_1 -> G15_1_l_16 , P_inst_1.ACVQN2_3_r_1 -> IN_1_1_l_16 , P_inst_1.G42_1_r_1 -> IN_4_1_l_16 , P_inst_1.n_266_and_0_3_r_1 -> IN_5_1_l_16 , P_inst_1.G42_1_r_1 -> IN_7_1_l_16 , P_inst_1.n_572_1_r_1 -> IN_9_1_l_16 , P_inst_1.n_549_1_r_1 -> IN_10_1_l_16 , P_inst_1.n_572_1_r_1 -> IN_1_3_l_16 , P_inst_1.n_452_1_r_1 -> IN_2_3_l_16 , P_inst_1.n_573_1_r_1 -> IN_4_3_l_16 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_16.G42_1_r_16 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_16.n_572_1_r_16 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_16.n_573_1_r_16 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_16.n_549_1_r_16 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_16.n_569_1_r_16 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_16.n_452_1_r_16 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_16.G199_4_r_16 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_16.G214_4_r_16 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_16.ACVQN1_5_r_16 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_16.P6_5_r_16 -> IN1);
		}

	rule pattern_connect_1_17 {
		sub {
			P_inst_1 PAT_1[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_1.G42_1_r_1 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_1.n_572_1_r_1 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_1.n_573_1_r_1 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_1.n_549_1_r_1 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_1.n_452_1_r_1 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_1.ACVQN2_3_r_1 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_1.G199_4_r_1 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_1.G214_4_r_1 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_1[ connected = "1"];
		add P_inst_17 PAT_17[ connected = "0"](P_inst_1.n_452_1_r_1 -> G1_0_l_17 , P_inst_1.G42_1_r_1 -> G2_0_l_17 , P_inst_1.G199_4_r_1 -> IN_2_0_l_17 , P_inst_1.G214_4_r_1 -> IN_4_0_l_17 , P_inst_1.n_572_1_r_1 -> IN_5_0_l_17 , P_inst_1.n_573_1_r_1 -> IN_7_0_l_17 , P_inst_1.n_572_1_r_1 -> IN_8_0_l_17 , P_inst_1.ACVQN2_3_r_1 -> IN_10_0_l_17 , P_inst_1.n_549_1_r_1 -> IN_11_0_l_17 , P_inst_1.G42_1_r_1 -> IN_1_5_l_17 , P_inst_1.n_266_and_0_3_r_1 -> IN_2_5_l_17 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_17.G42_1_r_17 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_17.n_572_1_r_17 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_17.n_573_1_r_17 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_17.n_549_1_r_17 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_17.n_569_1_r_17 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_17.n_452_1_r_17 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_17.ACVQN2_3_r_17 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_17.G199_4_r_17 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_17.G214_4_r_17 -> IN1);
		}

	rule pattern_connect_2_0 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_2.G42_1_r_2 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_2.n_572_1_r_2 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_2.n_549_1_r_2 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_2.n_569_1_r_2 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_2.n_452_1_r_2 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_2.n_42_2_r_2 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_2.G199_2_r_2 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_2.ACVQN1_5_r_2 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_2.P6_5_r_2 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](P_inst_2.n_42_2_r_2 -> G18_1_l_0 , P_inst_2.ACVQN1_5_r_2 -> G15_1_l_0 , P_inst_2.n_549_1_r_2 -> IN_1_1_l_0 , P_inst_2.G199_2_r_2 -> IN_4_1_l_0 , P_inst_2.n_569_1_r_2 -> IN_5_1_l_0 , P_inst_2.n_572_1_r_2 -> IN_7_1_l_0 , P_inst_2.G42_1_r_2 -> IN_9_1_l_0 , P_inst_2.G42_1_r_2 -> IN_10_1_l_0 , P_inst_2.P6_5_r_2 -> IN_1_3_l_0 , P_inst_2.n_452_1_r_2 -> IN_2_3_l_0 , P_inst_2.n_572_1_r_2 -> IN_4_3_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_0.G42_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_0.n_572_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_0.n_573_1_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_0.n_549_1_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_0.n_42_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_0.G199_2_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_0.G199_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_0.G214_4_r_0 -> IN1);
		}

	rule pattern_connect_2_1 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_2.G42_1_r_2 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_2.n_572_1_r_2 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_2.n_549_1_r_2 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_2.n_569_1_r_2 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_2.n_452_1_r_2 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_2.n_42_2_r_2 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_2.G199_2_r_2 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_2.ACVQN1_5_r_2 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_2.P6_5_r_2 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](P_inst_2.n_452_1_r_2 -> IN_1_2_l_1 , P_inst_2.G42_1_r_2 -> IN_2_2_l_1 , P_inst_2.n_549_1_r_2 -> IN_3_2_l_1 , P_inst_2.n_569_1_r_2 -> IN_6_2_l_1 , P_inst_2.G42_1_r_2 -> IN_1_3_l_1 , P_inst_2.n_42_2_r_2 -> IN_2_3_l_1 , P_inst_2.P6_5_r_2 -> IN_4_3_l_1 , P_inst_2.n_572_1_r_2 -> IN_1_4_l_1 , P_inst_2.G199_2_r_2 -> IN_2_4_l_1 , P_inst_2.n_572_1_r_2 -> IN_3_4_l_1 , P_inst_2.ACVQN1_5_r_2 -> IN_6_4_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_1.G42_1_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_1.n_572_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_1.n_573_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_1.n_549_1_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_1.n_452_1_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_1.ACVQN2_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_1.G199_4_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_1.G214_4_r_1 -> IN1);
		}

	rule pattern_connect_2_3 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_2.G42_1_r_2 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_2.n_572_1_r_2 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_2.n_549_1_r_2 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_2.n_569_1_r_2 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_2.n_452_1_r_2 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_2.n_42_2_r_2 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_2.G199_2_r_2 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_2.ACVQN1_5_r_2 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_2.P6_5_r_2 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](P_inst_2.n_572_1_r_2 -> G18_1_l_3 , P_inst_2.n_572_1_r_2 -> G15_1_l_3 , P_inst_2.n_452_1_r_2 -> IN_1_1_l_3 , P_inst_2.G42_1_r_2 -> IN_4_1_l_3 , P_inst_2.G42_1_r_2 -> IN_5_1_l_3 , P_inst_2.G199_2_r_2 -> IN_7_1_l_3 , P_inst_2.n_569_1_r_2 -> IN_9_1_l_3 , P_inst_2.P6_5_r_2 -> IN_10_1_l_3 , P_inst_2.n_42_2_r_2 -> IN_1_3_l_3 , P_inst_2.ACVQN1_5_r_2 -> IN_2_3_l_3 , P_inst_2.n_549_1_r_2 -> IN_4_3_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_3.G42_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_3.n_572_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_3.n_573_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_3.n_549_1_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_3.n_569_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_3.n_452_1_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_3.n_42_2_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_3.G199_2_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_3.ACVQN2_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
		}

	rule pattern_connect_2_4 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_2.G42_1_r_2 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_2.n_572_1_r_2 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_2.n_549_1_r_2 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_2.n_569_1_r_2 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_2.n_452_1_r_2 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_2.n_42_2_r_2 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_2.G199_2_r_2 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_2.ACVQN1_5_r_2 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_2.P6_5_r_2 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](P_inst_2.G42_1_r_2 -> G1_0_l_4 , P_inst_2.n_549_1_r_2 -> G2_0_l_4 , P_inst_2.P6_5_r_2 -> IN_2_0_l_4 , P_inst_2.G199_2_r_2 -> IN_4_0_l_4 , P_inst_2.n_42_2_r_2 -> IN_5_0_l_4 , P_inst_2.n_452_1_r_2 -> IN_7_0_l_4 , P_inst_2.n_572_1_r_2 -> IN_8_0_l_4 , P_inst_2.ACVQN1_5_r_2 -> IN_10_0_l_4 , P_inst_2.G42_1_r_2 -> IN_11_0_l_4 , P_inst_2.n_572_1_r_2 -> IN_1_5_l_4 , P_inst_2.n_569_1_r_2 -> IN_2_5_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_4.G42_1_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_4.n_572_1_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_4.n_573_1_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_4.n_549_1_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_4.n_569_1_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_4.ACVQN2_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_4.ACVQN1_5_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_4.P6_5_r_4 -> IN1);
		}

	rule pattern_connect_2_5 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_2.G42_1_r_2 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_2.n_572_1_r_2 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_2.n_549_1_r_2 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_2.n_569_1_r_2 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_2.n_452_1_r_2 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_2.n_42_2_r_2 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_2.G199_2_r_2 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_2.ACVQN1_5_r_2 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_2.P6_5_r_2 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](P_inst_2.ACVQN1_5_r_2 -> IN_1_2_l_5 , P_inst_2.G42_1_r_2 -> IN_2_2_l_5 , P_inst_2.G42_1_r_2 -> IN_3_2_l_5 , P_inst_2.n_452_1_r_2 -> IN_6_2_l_5 , P_inst_2.n_569_1_r_2 -> IN_1_3_l_5 , P_inst_2.G199_2_r_2 -> IN_2_3_l_5 , P_inst_2.n_549_1_r_2 -> IN_4_3_l_5 , P_inst_2.n_42_2_r_2 -> IN_1_4_l_5 , P_inst_2.P6_5_r_2 -> IN_2_4_l_5 , P_inst_2.n_572_1_r_2 -> IN_3_4_l_5 , P_inst_2.n_572_1_r_2 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_5.G42_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_5.n_572_1_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_5.n_573_1_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_5.n_549_1_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_5.n_569_1_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_5.n_452_1_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_5.ACVQN2_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_5.ACVQN1_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_5.P6_5_r_5 -> IN1);
		}

	rule pattern_connect_2_6 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_2.G42_1_r_2 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_2.n_572_1_r_2 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_2.n_549_1_r_2 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_2.n_569_1_r_2 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_2.n_452_1_r_2 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_2.n_42_2_r_2 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_2.G199_2_r_2 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_2.ACVQN1_5_r_2 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_2.P6_5_r_2 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](P_inst_2.P6_5_r_2 -> IN_1_2_l_6 , P_inst_2.G42_1_r_2 -> IN_2_2_l_6 , P_inst_2.n_42_2_r_2 -> IN_3_2_l_6 , P_inst_2.n_452_1_r_2 -> IN_6_2_l_6 , P_inst_2.G199_2_r_2 -> IN_1_3_l_6 , P_inst_2.n_569_1_r_2 -> IN_2_3_l_6 , P_inst_2.n_572_1_r_2 -> IN_4_3_l_6 , P_inst_2.ACVQN1_5_r_2 -> IN_1_4_l_6 , P_inst_2.G42_1_r_2 -> IN_2_4_l_6 , P_inst_2.n_549_1_r_2 -> IN_3_4_l_6 , P_inst_2.n_572_1_r_2 -> IN_6_4_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_6.G42_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_6.n_572_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_6.n_573_1_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_6.n_549_1_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_6.n_569_1_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_6.n_452_1_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_6.G199_4_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_6.G214_4_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_6.ACVQN1_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_6.P6_5_r_6 -> IN1);
		}

	rule pattern_connect_2_7 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_2.G42_1_r_2 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_2.n_572_1_r_2 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_2.n_549_1_r_2 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_2.n_569_1_r_2 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_2.n_452_1_r_2 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_2.n_42_2_r_2 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_2.G199_2_r_2 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_2.ACVQN1_5_r_2 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_2.P6_5_r_2 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](P_inst_2.P6_5_r_2 -> G1_0_l_7 , P_inst_2.G42_1_r_2 -> G2_0_l_7 , P_inst_2.n_549_1_r_2 -> IN_2_0_l_7 , P_inst_2.n_572_1_r_2 -> IN_4_0_l_7 , P_inst_2.n_572_1_r_2 -> IN_5_0_l_7 , P_inst_2.n_452_1_r_2 -> IN_7_0_l_7 , P_inst_2.n_42_2_r_2 -> IN_8_0_l_7 , P_inst_2.G42_1_r_2 -> IN_10_0_l_7 , P_inst_2.G199_2_r_2 -> IN_11_0_l_7 , P_inst_2.ACVQN1_5_r_2 -> IN_1_5_l_7 , P_inst_2.n_569_1_r_2 -> IN_2_5_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_7.G42_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_7.n_572_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_7.n_573_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_7.n_549_1_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_7.n_569_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_7.G199_4_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_7.G214_4_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_7.ACVQN1_5_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_7.P6_5_r_7 -> IN1);
		}

	rule pattern_connect_2_8 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_2.G42_1_r_2 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_2.n_572_1_r_2 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_2.n_549_1_r_2 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_2.n_569_1_r_2 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_2.n_452_1_r_2 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_2.n_42_2_r_2 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_2.G199_2_r_2 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_2.ACVQN1_5_r_2 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_2.P6_5_r_2 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](P_inst_2.n_452_1_r_2 -> G1_0_l_8 , P_inst_2.n_572_1_r_2 -> G2_0_l_8 , P_inst_2.n_569_1_r_2 -> IN_2_0_l_8 , P_inst_2.G42_1_r_2 -> IN_4_0_l_8 , P_inst_2.n_549_1_r_2 -> IN_5_0_l_8 , P_inst_2.ACVQN1_5_r_2 -> IN_7_0_l_8 , P_inst_2.G199_2_r_2 -> IN_8_0_l_8 , P_inst_2.G42_1_r_2 -> IN_10_0_l_8 , P_inst_2.n_42_2_r_2 -> IN_11_0_l_8 , P_inst_2.n_572_1_r_2 -> IN_1_5_l_8 , P_inst_2.P6_5_r_2 -> IN_2_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_8.G42_1_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_8.n_572_1_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_8.n_549_1_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_8.n_569_1_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_8.n_452_1_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_8.n_42_2_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_8.G199_2_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_8.G199_4_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_8.G214_4_r_8 -> IN1);
		}

	rule pattern_connect_2_9 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_2.G42_1_r_2 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_2.n_572_1_r_2 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_2.n_549_1_r_2 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_2.n_569_1_r_2 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_2.n_452_1_r_2 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_2.n_42_2_r_2 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_2.G199_2_r_2 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_2.ACVQN1_5_r_2 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_2.P6_5_r_2 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](P_inst_2.n_42_2_r_2 -> IN_1_2_l_9 , P_inst_2.P6_5_r_2 -> IN_2_2_l_9 , P_inst_2.G42_1_r_2 -> IN_3_2_l_9 , P_inst_2.n_549_1_r_2 -> IN_6_2_l_9 , P_inst_2.n_569_1_r_2 -> IN_1_3_l_9 , P_inst_2.G199_2_r_2 -> IN_2_3_l_9 , P_inst_2.n_572_1_r_2 -> IN_4_3_l_9 , P_inst_2.n_452_1_r_2 -> IN_1_4_l_9 , P_inst_2.ACVQN1_5_r_2 -> IN_2_4_l_9 , P_inst_2.n_572_1_r_2 -> IN_3_4_l_9 , P_inst_2.G42_1_r_2 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_9.G42_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_9.n_572_1_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_9.n_573_1_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_9.n_549_1_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_9.n_569_1_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_9.n_42_2_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_9.G199_2_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_9.G199_4_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_9.G214_4_r_9 -> IN1);
		}

	rule pattern_connect_2_10 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_2.G42_1_r_2 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_2.n_572_1_r_2 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_2.n_549_1_r_2 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_2.n_569_1_r_2 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_2.n_452_1_r_2 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_2.n_42_2_r_2 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_2.G199_2_r_2 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_2.ACVQN1_5_r_2 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_2.P6_5_r_2 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](P_inst_2.G42_1_r_2 -> IN_1_2_l_10 , P_inst_2.G199_2_r_2 -> IN_2_2_l_10 , P_inst_2.n_42_2_r_2 -> IN_3_2_l_10 , P_inst_2.n_572_1_r_2 -> IN_6_2_l_10 , P_inst_2.n_549_1_r_2 -> IN_1_3_l_10 , P_inst_2.ACVQN1_5_r_2 -> IN_2_3_l_10 , P_inst_2.n_452_1_r_2 -> IN_4_3_l_10 , P_inst_2.G42_1_r_2 -> IN_1_4_l_10 , P_inst_2.n_569_1_r_2 -> IN_2_4_l_10 , P_inst_2.P6_5_r_2 -> IN_3_4_l_10 , P_inst_2.n_572_1_r_2 -> IN_6_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_10.G42_1_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_10.n_572_1_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_10.n_573_1_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_10.n_549_1_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_10.n_42_2_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_10.G199_2_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_10.ACVQN2_3_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
		}

	rule pattern_connect_2_11 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_2.G42_1_r_2 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_2.n_572_1_r_2 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_2.n_549_1_r_2 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_2.n_569_1_r_2 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_2.n_452_1_r_2 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_2.n_42_2_r_2 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_2.G199_2_r_2 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_2.ACVQN1_5_r_2 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_2.P6_5_r_2 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](P_inst_2.n_572_1_r_2 -> G1_0_l_11 , P_inst_2.n_42_2_r_2 -> G2_0_l_11 , P_inst_2.G42_1_r_2 -> IN_2_0_l_11 , P_inst_2.n_452_1_r_2 -> IN_4_0_l_11 , P_inst_2.n_569_1_r_2 -> IN_5_0_l_11 , P_inst_2.ACVQN1_5_r_2 -> IN_7_0_l_11 , P_inst_2.G199_2_r_2 -> IN_8_0_l_11 , P_inst_2.n_572_1_r_2 -> IN_10_0_l_11 , P_inst_2.P6_5_r_2 -> IN_11_0_l_11 , P_inst_2.n_549_1_r_2 -> IN_1_5_l_11 , P_inst_2.G42_1_r_2 -> IN_2_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_11.G42_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_11.n_572_1_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_11.n_573_1_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_11.n_549_1_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_11.n_569_1_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_11.n_452_1_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_11.n_42_2_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_11.G199_2_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_11.ACVQN2_3_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
		}

	rule pattern_connect_2_12 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_2.G42_1_r_2 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_2.n_572_1_r_2 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_2.n_549_1_r_2 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_2.n_569_1_r_2 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_2.n_452_1_r_2 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_2.n_42_2_r_2 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_2.G199_2_r_2 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_2.ACVQN1_5_r_2 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_2.P6_5_r_2 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](P_inst_2.n_569_1_r_2 -> G1_0_l_12 , P_inst_2.n_549_1_r_2 -> G2_0_l_12 , P_inst_2.G42_1_r_2 -> IN_2_0_l_12 , P_inst_2.n_572_1_r_2 -> IN_4_0_l_12 , P_inst_2.P6_5_r_2 -> IN_5_0_l_12 , P_inst_2.G199_2_r_2 -> IN_7_0_l_12 , P_inst_2.ACVQN1_5_r_2 -> IN_8_0_l_12 , P_inst_2.n_572_1_r_2 -> IN_10_0_l_12 , P_inst_2.n_42_2_r_2 -> IN_11_0_l_12 , P_inst_2.G42_1_r_2 -> IN_1_5_l_12 , P_inst_2.n_452_1_r_2 -> IN_2_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_12.G42_1_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_12.n_572_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_12.n_573_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_12.n_549_1_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_12.n_42_2_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_12.G199_2_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_12.ACVQN1_5_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_12.P6_5_r_12 -> IN1);
		}

	rule pattern_connect_2_13 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_2.G42_1_r_2 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_2.n_572_1_r_2 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_2.n_549_1_r_2 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_2.n_569_1_r_2 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_2.n_452_1_r_2 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_2.n_42_2_r_2 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_2.G199_2_r_2 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_2.ACVQN1_5_r_2 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_2.P6_5_r_2 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](P_inst_2.n_569_1_r_2 -> G18_1_l_13 , P_inst_2.n_572_1_r_2 -> G15_1_l_13 , P_inst_2.G42_1_r_2 -> IN_1_1_l_13 , P_inst_2.ACVQN1_5_r_2 -> IN_4_1_l_13 , P_inst_2.n_452_1_r_2 -> IN_5_1_l_13 , P_inst_2.n_42_2_r_2 -> IN_7_1_l_13 , P_inst_2.n_572_1_r_2 -> IN_9_1_l_13 , P_inst_2.n_549_1_r_2 -> IN_10_1_l_13 , P_inst_2.G199_2_r_2 -> IN_1_3_l_13 , P_inst_2.P6_5_r_2 -> IN_2_3_l_13 , P_inst_2.G42_1_r_2 -> IN_4_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_13.G42_1_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_13.n_572_1_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_13.n_573_1_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_13.n_549_1_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_13.n_452_1_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_13.ACVQN2_3_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_13.ACVQN1_5_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_13.P6_5_r_13 -> IN1);
		}

	rule pattern_connect_2_14 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_2.G42_1_r_2 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_2.n_572_1_r_2 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_2.n_549_1_r_2 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_2.n_569_1_r_2 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_2.n_452_1_r_2 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_2.n_42_2_r_2 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_2.G199_2_r_2 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_2.ACVQN1_5_r_2 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_2.P6_5_r_2 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](P_inst_2.n_549_1_r_2 -> G18_1_l_14 , P_inst_2.n_569_1_r_2 -> G15_1_l_14 , P_inst_2.P6_5_r_2 -> IN_1_1_l_14 , P_inst_2.n_42_2_r_2 -> IN_4_1_l_14 , P_inst_2.G42_1_r_2 -> IN_5_1_l_14 , P_inst_2.n_572_1_r_2 -> IN_7_1_l_14 , P_inst_2.G199_2_r_2 -> IN_9_1_l_14 , P_inst_2.n_452_1_r_2 -> IN_10_1_l_14 , P_inst_2.G42_1_r_2 -> IN_1_3_l_14 , P_inst_2.ACVQN1_5_r_2 -> IN_2_3_l_14 , P_inst_2.n_572_1_r_2 -> IN_4_3_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_14.G42_1_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_14.n_572_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_14.n_573_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_14.n_549_1_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_14.n_569_1_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_14.n_42_2_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_14.G199_2_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_14.ACVQN1_5_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_14.P6_5_r_14 -> IN1);
		}

	rule pattern_connect_2_15 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_2.G42_1_r_2 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_2.n_572_1_r_2 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_2.n_549_1_r_2 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_2.n_569_1_r_2 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_2.n_452_1_r_2 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_2.n_42_2_r_2 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_2.G199_2_r_2 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_2.ACVQN1_5_r_2 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_2.P6_5_r_2 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		add P_inst_15 PAT_15[ connected = "0"](P_inst_2.n_572_1_r_2 -> G18_1_l_15 , P_inst_2.n_42_2_r_2 -> G15_1_l_15 , P_inst_2.ACVQN1_5_r_2 -> IN_1_1_l_15 , P_inst_2.P6_5_r_2 -> IN_4_1_l_15 , P_inst_2.n_549_1_r_2 -> IN_5_1_l_15 , P_inst_2.G199_2_r_2 -> IN_7_1_l_15 , P_inst_2.G42_1_r_2 -> IN_9_1_l_15 , P_inst_2.n_569_1_r_2 -> IN_10_1_l_15 , P_inst_2.G42_1_r_2 -> IN_1_3_l_15 , P_inst_2.n_452_1_r_2 -> IN_2_3_l_15 , P_inst_2.n_572_1_r_2 -> IN_4_3_l_15 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_15.G42_1_r_15 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_15.n_572_1_r_15 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_15.n_573_1_r_15 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_15.n_549_1_r_15 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_15.n_569_1_r_15 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_15.ACVQN2_3_r_15 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_15.G199_4_r_15 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_15.G214_4_r_15 -> IN1);
		}

	rule pattern_connect_2_16 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_2.G42_1_r_2 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_2.n_572_1_r_2 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_2.n_549_1_r_2 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_2.n_569_1_r_2 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_2.n_452_1_r_2 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_2.n_42_2_r_2 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_2.G199_2_r_2 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_2.ACVQN1_5_r_2 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_2.P6_5_r_2 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		add P_inst_16 PAT_16[ connected = "0"](P_inst_2.G199_2_r_2 -> G18_1_l_16 , P_inst_2.G42_1_r_2 -> G15_1_l_16 , P_inst_2.ACVQN1_5_r_2 -> IN_1_1_l_16 , P_inst_2.n_569_1_r_2 -> IN_4_1_l_16 , P_inst_2.G42_1_r_2 -> IN_5_1_l_16 , P_inst_2.n_452_1_r_2 -> IN_7_1_l_16 , P_inst_2.n_549_1_r_2 -> IN_9_1_l_16 , P_inst_2.n_572_1_r_2 -> IN_10_1_l_16 , P_inst_2.n_572_1_r_2 -> IN_1_3_l_16 , P_inst_2.P6_5_r_2 -> IN_2_3_l_16 , P_inst_2.n_42_2_r_2 -> IN_4_3_l_16 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_16.G42_1_r_16 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_16.n_572_1_r_16 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_16.n_573_1_r_16 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_16.n_549_1_r_16 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_16.n_569_1_r_16 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_16.n_452_1_r_16 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_16.G199_4_r_16 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_16.G214_4_r_16 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_16.ACVQN1_5_r_16 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_16.P6_5_r_16 -> IN1);
		}

	rule pattern_connect_2_17 {
		sub {
			P_inst_2 PAT_2[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_2.G42_1_r_2 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_2.n_572_1_r_2 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_2.n_549_1_r_2 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_2.n_569_1_r_2 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_2.n_452_1_r_2 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_2.n_42_2_r_2 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_2.G199_2_r_2 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_2.ACVQN1_5_r_2 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_2.P6_5_r_2 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_2[ connected = "1"];
		add P_inst_17 PAT_17[ connected = "0"](P_inst_2.G42_1_r_2 -> G1_0_l_17 , P_inst_2.G42_1_r_2 -> G2_0_l_17 , P_inst_2.n_452_1_r_2 -> IN_2_0_l_17 , P_inst_2.n_572_1_r_2 -> IN_4_0_l_17 , P_inst_2.n_549_1_r_2 -> IN_5_0_l_17 , P_inst_2.G199_2_r_2 -> IN_7_0_l_17 , P_inst_2.n_42_2_r_2 -> IN_8_0_l_17 , P_inst_2.P6_5_r_2 -> IN_10_0_l_17 , P_inst_2.n_572_1_r_2 -> IN_11_0_l_17 , P_inst_2.n_569_1_r_2 -> IN_1_5_l_17 , P_inst_2.ACVQN1_5_r_2 -> IN_2_5_l_17 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_17.G42_1_r_17 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_17.n_572_1_r_17 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_17.n_573_1_r_17 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_17.n_549_1_r_17 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_17.n_569_1_r_17 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_17.n_452_1_r_17 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_17.ACVQN2_3_r_17 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_17.G199_4_r_17 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_17.G214_4_r_17 -> IN1);
		}

	rule pattern_connect_3_0 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_3.G42_1_r_3 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_3.n_572_1_r_3 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_3.n_573_1_r_3 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_3.n_549_1_r_3 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_3.n_569_1_r_3 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_3.n_452_1_r_3 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_3.n_42_2_r_3 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_3.G199_2_r_3 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_3.ACVQN2_3_r_3 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](P_inst_3.ACVQN2_3_r_3 -> G18_1_l_0 , P_inst_3.n_266_and_0_3_r_3 -> G15_1_l_0 , P_inst_3.n_42_2_r_3 -> IN_1_1_l_0 , P_inst_3.G42_1_r_3 -> IN_4_1_l_0 , P_inst_3.n_569_1_r_3 -> IN_5_1_l_0 , P_inst_3.n_452_1_r_3 -> IN_7_1_l_0 , P_inst_3.n_572_1_r_3 -> IN_9_1_l_0 , P_inst_3.n_549_1_r_3 -> IN_10_1_l_0 , P_inst_3.n_573_1_r_3 -> IN_1_3_l_0 , P_inst_3.G199_2_r_3 -> IN_2_3_l_0 , P_inst_3.G42_1_r_3 -> IN_4_3_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_0.G42_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_0.n_572_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_0.n_573_1_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_0.n_549_1_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_0.n_42_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_0.G199_2_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_0.G199_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_0.G214_4_r_0 -> IN1);
		}

	rule pattern_connect_3_1 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_3.G42_1_r_3 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_3.n_572_1_r_3 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_3.n_573_1_r_3 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_3.n_549_1_r_3 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_3.n_569_1_r_3 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_3.n_452_1_r_3 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_3.n_42_2_r_3 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_3.G199_2_r_3 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_3.ACVQN2_3_r_3 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](P_inst_3.n_266_and_0_3_r_3 -> IN_1_2_l_1 , P_inst_3.ACVQN2_3_r_3 -> IN_2_2_l_1 , P_inst_3.n_569_1_r_3 -> IN_3_2_l_1 , P_inst_3.n_572_1_r_3 -> IN_6_2_l_1 , P_inst_3.G199_2_r_3 -> IN_1_3_l_1 , P_inst_3.n_549_1_r_3 -> IN_2_3_l_1 , P_inst_3.G42_1_r_3 -> IN_4_3_l_1 , P_inst_3.n_42_2_r_3 -> IN_1_4_l_1 , P_inst_3.G42_1_r_3 -> IN_2_4_l_1 , P_inst_3.n_452_1_r_3 -> IN_3_4_l_1 , P_inst_3.n_573_1_r_3 -> IN_6_4_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_1.G42_1_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_1.n_572_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_1.n_573_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_1.n_549_1_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_1.n_452_1_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_1.ACVQN2_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_1.G199_4_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_1.G214_4_r_1 -> IN1);
		}

	rule pattern_connect_3_2 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_3.G42_1_r_3 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_3.n_572_1_r_3 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_3.n_573_1_r_3 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_3.n_549_1_r_3 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_3.n_569_1_r_3 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_3.n_452_1_r_3 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_3.n_42_2_r_3 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_3.G199_2_r_3 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_3.ACVQN2_3_r_3 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](P_inst_3.n_266_and_0_3_r_3 -> IN_1_2_l_2 , P_inst_3.n_569_1_r_3 -> IN_2_2_l_2 , P_inst_3.n_572_1_r_3 -> IN_3_2_l_2 , P_inst_3.G42_1_r_3 -> IN_6_2_l_2 , P_inst_3.ACVQN2_3_r_3 -> IN_1_3_l_2 , P_inst_3.n_452_1_r_3 -> IN_2_3_l_2 , P_inst_3.n_549_1_r_3 -> IN_4_3_l_2 , P_inst_3.n_42_2_r_3 -> IN_1_4_l_2 , P_inst_3.G42_1_r_3 -> IN_2_4_l_2 , P_inst_3.G199_2_r_3 -> IN_3_4_l_2 , P_inst_3.n_573_1_r_3 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_2.G42_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_2.n_572_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_2.n_549_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_2.n_569_1_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_2.n_452_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_2.n_42_2_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_2.G199_2_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_2.ACVQN1_5_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_2.P6_5_r_2 -> IN1);
		}

	rule pattern_connect_3_4 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_3.G42_1_r_3 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_3.n_572_1_r_3 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_3.n_573_1_r_3 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_3.n_549_1_r_3 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_3.n_569_1_r_3 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_3.n_452_1_r_3 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_3.n_42_2_r_3 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_3.G199_2_r_3 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_3.ACVQN2_3_r_3 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](P_inst_3.n_573_1_r_3 -> G1_0_l_4 , P_inst_3.n_569_1_r_3 -> G2_0_l_4 , P_inst_3.G42_1_r_3 -> IN_2_0_l_4 , P_inst_3.n_549_1_r_3 -> IN_4_0_l_4 , P_inst_3.G42_1_r_3 -> IN_5_0_l_4 , P_inst_3.n_266_and_0_3_r_3 -> IN_7_0_l_4 , P_inst_3.G199_2_r_3 -> IN_8_0_l_4 , P_inst_3.n_452_1_r_3 -> IN_10_0_l_4 , P_inst_3.ACVQN2_3_r_3 -> IN_11_0_l_4 , P_inst_3.n_572_1_r_3 -> IN_1_5_l_4 , P_inst_3.n_42_2_r_3 -> IN_2_5_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_4.G42_1_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_4.n_572_1_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_4.n_573_1_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_4.n_549_1_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_4.n_569_1_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_4.ACVQN2_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_4.ACVQN1_5_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_4.P6_5_r_4 -> IN1);
		}

	rule pattern_connect_3_5 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_3.G42_1_r_3 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_3.n_572_1_r_3 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_3.n_573_1_r_3 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_3.n_549_1_r_3 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_3.n_569_1_r_3 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_3.n_452_1_r_3 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_3.n_42_2_r_3 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_3.G199_2_r_3 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_3.ACVQN2_3_r_3 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](P_inst_3.G199_2_r_3 -> IN_1_2_l_5 , P_inst_3.n_569_1_r_3 -> IN_2_2_l_5 , P_inst_3.n_572_1_r_3 -> IN_3_2_l_5 , P_inst_3.G42_1_r_3 -> IN_6_2_l_5 , P_inst_3.n_573_1_r_3 -> IN_1_3_l_5 , P_inst_3.n_266_and_0_3_r_3 -> IN_2_3_l_5 , P_inst_3.n_42_2_r_3 -> IN_4_3_l_5 , P_inst_3.n_549_1_r_3 -> IN_1_4_l_5 , P_inst_3.G42_1_r_3 -> IN_2_4_l_5 , P_inst_3.ACVQN2_3_r_3 -> IN_3_4_l_5 , P_inst_3.n_452_1_r_3 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_5.G42_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_5.n_572_1_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_5.n_573_1_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_5.n_549_1_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_5.n_569_1_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_5.n_452_1_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_5.ACVQN2_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_5.ACVQN1_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_5.P6_5_r_5 -> IN1);
		}

	rule pattern_connect_3_6 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_3.G42_1_r_3 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_3.n_572_1_r_3 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_3.n_573_1_r_3 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_3.n_549_1_r_3 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_3.n_569_1_r_3 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_3.n_452_1_r_3 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_3.n_42_2_r_3 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_3.G199_2_r_3 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_3.ACVQN2_3_r_3 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](P_inst_3.n_266_and_0_3_r_3 -> IN_1_2_l_6 , P_inst_3.n_452_1_r_3 -> IN_2_2_l_6 , P_inst_3.n_549_1_r_3 -> IN_3_2_l_6 , P_inst_3.G42_1_r_3 -> IN_6_2_l_6 , P_inst_3.G42_1_r_3 -> IN_1_3_l_6 , P_inst_3.n_42_2_r_3 -> IN_2_3_l_6 , P_inst_3.n_573_1_r_3 -> IN_4_3_l_6 , P_inst_3.G199_2_r_3 -> IN_1_4_l_6 , P_inst_3.ACVQN2_3_r_3 -> IN_2_4_l_6 , P_inst_3.n_569_1_r_3 -> IN_3_4_l_6 , P_inst_3.n_572_1_r_3 -> IN_6_4_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_6.G42_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_6.n_572_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_6.n_573_1_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_6.n_549_1_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_6.n_569_1_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_6.n_452_1_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_6.G199_4_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_6.G214_4_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_6.ACVQN1_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_6.P6_5_r_6 -> IN1);
		}

	rule pattern_connect_3_7 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_3.G42_1_r_3 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_3.n_572_1_r_3 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_3.n_573_1_r_3 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_3.n_549_1_r_3 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_3.n_569_1_r_3 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_3.n_452_1_r_3 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_3.n_42_2_r_3 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_3.G199_2_r_3 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_3.ACVQN2_3_r_3 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](P_inst_3.n_452_1_r_3 -> G1_0_l_7 , P_inst_3.G199_2_r_3 -> G2_0_l_7 , P_inst_3.ACVQN2_3_r_3 -> IN_2_0_l_7 , P_inst_3.G42_1_r_3 -> IN_4_0_l_7 , P_inst_3.n_572_1_r_3 -> IN_5_0_l_7 , P_inst_3.n_569_1_r_3 -> IN_7_0_l_7 , P_inst_3.n_549_1_r_3 -> IN_8_0_l_7 , P_inst_3.G42_1_r_3 -> IN_10_0_l_7 , P_inst_3.n_266_and_0_3_r_3 -> IN_11_0_l_7 , P_inst_3.n_573_1_r_3 -> IN_1_5_l_7 , P_inst_3.n_42_2_r_3 -> IN_2_5_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_7.G42_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_7.n_572_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_7.n_573_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_7.n_549_1_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_7.n_569_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_7.G199_4_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_7.G214_4_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_7.ACVQN1_5_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_7.P6_5_r_7 -> IN1);
		}

	rule pattern_connect_3_8 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_3.G42_1_r_3 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_3.n_572_1_r_3 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_3.n_573_1_r_3 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_3.n_549_1_r_3 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_3.n_569_1_r_3 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_3.n_452_1_r_3 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_3.n_42_2_r_3 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_3.G199_2_r_3 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_3.ACVQN2_3_r_3 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](P_inst_3.n_549_1_r_3 -> G1_0_l_8 , P_inst_3.n_572_1_r_3 -> G2_0_l_8 , P_inst_3.n_569_1_r_3 -> IN_2_0_l_8 , P_inst_3.n_452_1_r_3 -> IN_4_0_l_8 , P_inst_3.ACVQN2_3_r_3 -> IN_5_0_l_8 , P_inst_3.n_573_1_r_3 -> IN_7_0_l_8 , P_inst_3.n_42_2_r_3 -> IN_8_0_l_8 , P_inst_3.G42_1_r_3 -> IN_10_0_l_8 , P_inst_3.n_266_and_0_3_r_3 -> IN_11_0_l_8 , P_inst_3.G42_1_r_3 -> IN_1_5_l_8 , P_inst_3.G199_2_r_3 -> IN_2_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_8.G42_1_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_8.n_572_1_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_8.n_549_1_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_8.n_569_1_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_8.n_452_1_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_8.n_42_2_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_8.G199_2_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_8.G199_4_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_8.G214_4_r_8 -> IN1);
		}

	rule pattern_connect_3_9 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_3.G42_1_r_3 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_3.n_572_1_r_3 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_3.n_573_1_r_3 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_3.n_549_1_r_3 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_3.n_569_1_r_3 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_3.n_452_1_r_3 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_3.n_42_2_r_3 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_3.G199_2_r_3 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_3.ACVQN2_3_r_3 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](P_inst_3.G42_1_r_3 -> IN_1_2_l_9 , P_inst_3.ACVQN2_3_r_3 -> IN_2_2_l_9 , P_inst_3.n_573_1_r_3 -> IN_3_2_l_9 , P_inst_3.G199_2_r_3 -> IN_6_2_l_9 , P_inst_3.n_549_1_r_3 -> IN_1_3_l_9 , P_inst_3.n_572_1_r_3 -> IN_2_3_l_9 , P_inst_3.n_42_2_r_3 -> IN_4_3_l_9 , P_inst_3.n_266_and_0_3_r_3 -> IN_1_4_l_9 , P_inst_3.G42_1_r_3 -> IN_2_4_l_9 , P_inst_3.n_569_1_r_3 -> IN_3_4_l_9 , P_inst_3.n_452_1_r_3 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_9.G42_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_9.n_572_1_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_9.n_573_1_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_9.n_549_1_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_9.n_569_1_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_9.n_42_2_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_9.G199_2_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_9.G199_4_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_9.G214_4_r_9 -> IN1);
		}

	rule pattern_connect_3_10 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_3.G42_1_r_3 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_3.n_572_1_r_3 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_3.n_573_1_r_3 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_3.n_549_1_r_3 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_3.n_569_1_r_3 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_3.n_452_1_r_3 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_3.n_42_2_r_3 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_3.G199_2_r_3 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_3.ACVQN2_3_r_3 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](P_inst_3.n_549_1_r_3 -> IN_1_2_l_10 , P_inst_3.n_569_1_r_3 -> IN_2_2_l_10 , P_inst_3.n_572_1_r_3 -> IN_3_2_l_10 , P_inst_3.n_266_and_0_3_r_3 -> IN_6_2_l_10 , P_inst_3.G42_1_r_3 -> IN_1_3_l_10 , P_inst_3.n_452_1_r_3 -> IN_2_3_l_10 , P_inst_3.G199_2_r_3 -> IN_4_3_l_10 , P_inst_3.G42_1_r_3 -> IN_1_4_l_10 , P_inst_3.n_42_2_r_3 -> IN_2_4_l_10 , P_inst_3.ACVQN2_3_r_3 -> IN_3_4_l_10 , P_inst_3.n_573_1_r_3 -> IN_6_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_10.G42_1_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_10.n_572_1_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_10.n_573_1_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_10.n_549_1_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_10.n_42_2_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_10.G199_2_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_10.ACVQN2_3_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
		}

	rule pattern_connect_3_11 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_3.G42_1_r_3 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_3.n_572_1_r_3 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_3.n_573_1_r_3 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_3.n_549_1_r_3 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_3.n_569_1_r_3 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_3.n_452_1_r_3 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_3.n_42_2_r_3 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_3.G199_2_r_3 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_3.ACVQN2_3_r_3 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](P_inst_3.n_572_1_r_3 -> G1_0_l_11 , P_inst_3.ACVQN2_3_r_3 -> G2_0_l_11 , P_inst_3.G42_1_r_3 -> IN_2_0_l_11 , P_inst_3.n_569_1_r_3 -> IN_4_0_l_11 , P_inst_3.n_549_1_r_3 -> IN_5_0_l_11 , P_inst_3.n_266_and_0_3_r_3 -> IN_7_0_l_11 , P_inst_3.n_452_1_r_3 -> IN_8_0_l_11 , P_inst_3.G42_1_r_3 -> IN_10_0_l_11 , P_inst_3.n_573_1_r_3 -> IN_11_0_l_11 , P_inst_3.G199_2_r_3 -> IN_1_5_l_11 , P_inst_3.n_42_2_r_3 -> IN_2_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_11.G42_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_11.n_572_1_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_11.n_573_1_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_11.n_549_1_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_11.n_569_1_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_11.n_452_1_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_11.n_42_2_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_11.G199_2_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_11.ACVQN2_3_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
		}

	rule pattern_connect_3_12 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_3.G42_1_r_3 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_3.n_572_1_r_3 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_3.n_573_1_r_3 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_3.n_549_1_r_3 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_3.n_569_1_r_3 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_3.n_452_1_r_3 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_3.n_42_2_r_3 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_3.G199_2_r_3 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_3.ACVQN2_3_r_3 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](P_inst_3.n_452_1_r_3 -> G1_0_l_12 , P_inst_3.G199_2_r_3 -> G2_0_l_12 , P_inst_3.G42_1_r_3 -> IN_2_0_l_12 , P_inst_3.n_266_and_0_3_r_3 -> IN_4_0_l_12 , P_inst_3.n_42_2_r_3 -> IN_5_0_l_12 , P_inst_3.n_549_1_r_3 -> IN_7_0_l_12 , P_inst_3.n_569_1_r_3 -> IN_8_0_l_12 , P_inst_3.n_572_1_r_3 -> IN_10_0_l_12 , P_inst_3.G42_1_r_3 -> IN_11_0_l_12 , P_inst_3.n_573_1_r_3 -> IN_1_5_l_12 , P_inst_3.ACVQN2_3_r_3 -> IN_2_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_12.G42_1_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_12.n_572_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_12.n_573_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_12.n_549_1_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_12.n_42_2_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_12.G199_2_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_12.ACVQN1_5_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_12.P6_5_r_12 -> IN1);
		}

	rule pattern_connect_3_13 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_3.G42_1_r_3 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_3.n_572_1_r_3 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_3.n_573_1_r_3 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_3.n_549_1_r_3 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_3.n_569_1_r_3 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_3.n_452_1_r_3 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_3.n_42_2_r_3 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_3.G199_2_r_3 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_3.ACVQN2_3_r_3 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](P_inst_3.G199_2_r_3 -> G18_1_l_13 , P_inst_3.n_549_1_r_3 -> G15_1_l_13 , P_inst_3.n_266_and_0_3_r_3 -> IN_1_1_l_13 , P_inst_3.n_573_1_r_3 -> IN_4_1_l_13 , P_inst_3.n_569_1_r_3 -> IN_5_1_l_13 , P_inst_3.n_452_1_r_3 -> IN_7_1_l_13 , P_inst_3.n_572_1_r_3 -> IN_9_1_l_13 , P_inst_3.n_42_2_r_3 -> IN_10_1_l_13 , P_inst_3.G42_1_r_3 -> IN_1_3_l_13 , P_inst_3.G42_1_r_3 -> IN_2_3_l_13 , P_inst_3.ACVQN2_3_r_3 -> IN_4_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_13.G42_1_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_13.n_572_1_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_13.n_573_1_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_13.n_549_1_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_13.n_452_1_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_13.ACVQN2_3_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_13.ACVQN1_5_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_13.P6_5_r_13 -> IN1);
		}

	rule pattern_connect_3_14 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_3.G42_1_r_3 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_3.n_572_1_r_3 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_3.n_573_1_r_3 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_3.n_549_1_r_3 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_3.n_569_1_r_3 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_3.n_452_1_r_3 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_3.n_42_2_r_3 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_3.G199_2_r_3 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_3.ACVQN2_3_r_3 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](P_inst_3.n_573_1_r_3 -> G18_1_l_14 , P_inst_3.n_572_1_r_3 -> G15_1_l_14 , P_inst_3.n_549_1_r_3 -> IN_1_1_l_14 , P_inst_3.G199_2_r_3 -> IN_4_1_l_14 , P_inst_3.n_452_1_r_3 -> IN_5_1_l_14 , P_inst_3.ACVQN2_3_r_3 -> IN_7_1_l_14 , P_inst_3.n_569_1_r_3 -> IN_9_1_l_14 , P_inst_3.G42_1_r_3 -> IN_10_1_l_14 , P_inst_3.n_42_2_r_3 -> IN_1_3_l_14 , P_inst_3.n_266_and_0_3_r_3 -> IN_2_3_l_14 , P_inst_3.G42_1_r_3 -> IN_4_3_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_14.G42_1_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_14.n_572_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_14.n_573_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_14.n_549_1_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_14.n_569_1_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_14.n_42_2_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_14.G199_2_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_14.ACVQN1_5_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_14.P6_5_r_14 -> IN1);
		}

	rule pattern_connect_3_15 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_3.G42_1_r_3 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_3.n_572_1_r_3 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_3.n_573_1_r_3 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_3.n_549_1_r_3 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_3.n_569_1_r_3 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_3.n_452_1_r_3 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_3.n_42_2_r_3 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_3.G199_2_r_3 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_3.ACVQN2_3_r_3 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		add P_inst_15 PAT_15[ connected = "0"](P_inst_3.n_42_2_r_3 -> G18_1_l_15 , P_inst_3.n_266_and_0_3_r_3 -> G15_1_l_15 , P_inst_3.G42_1_r_3 -> IN_1_1_l_15 , P_inst_3.G42_1_r_3 -> IN_4_1_l_15 , P_inst_3.n_549_1_r_3 -> IN_5_1_l_15 , P_inst_3.n_572_1_r_3 -> IN_7_1_l_15 , P_inst_3.G199_2_r_3 -> IN_9_1_l_15 , P_inst_3.n_569_1_r_3 -> IN_10_1_l_15 , P_inst_3.n_573_1_r_3 -> IN_1_3_l_15 , P_inst_3.n_452_1_r_3 -> IN_2_3_l_15 , P_inst_3.ACVQN2_3_r_3 -> IN_4_3_l_15 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_15.G42_1_r_15 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_15.n_572_1_r_15 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_15.n_573_1_r_15 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_15.n_549_1_r_15 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_15.n_569_1_r_15 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_15.ACVQN2_3_r_15 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_15.G199_4_r_15 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_15.G214_4_r_15 -> IN1);
		}

	rule pattern_connect_3_16 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_3.G42_1_r_3 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_3.n_572_1_r_3 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_3.n_573_1_r_3 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_3.n_549_1_r_3 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_3.n_569_1_r_3 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_3.n_452_1_r_3 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_3.n_42_2_r_3 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_3.G199_2_r_3 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_3.ACVQN2_3_r_3 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		add P_inst_16 PAT_16[ connected = "0"](P_inst_3.n_42_2_r_3 -> G18_1_l_16 , P_inst_3.ACVQN2_3_r_3 -> G15_1_l_16 , P_inst_3.n_452_1_r_3 -> IN_1_1_l_16 , P_inst_3.G42_1_r_3 -> IN_4_1_l_16 , P_inst_3.n_569_1_r_3 -> IN_5_1_l_16 , P_inst_3.n_266_and_0_3_r_3 -> IN_7_1_l_16 , P_inst_3.n_572_1_r_3 -> IN_9_1_l_16 , P_inst_3.G199_2_r_3 -> IN_10_1_l_16 , P_inst_3.n_549_1_r_3 -> IN_1_3_l_16 , P_inst_3.n_573_1_r_3 -> IN_2_3_l_16 , P_inst_3.G42_1_r_3 -> IN_4_3_l_16 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_16.G42_1_r_16 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_16.n_572_1_r_16 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_16.n_573_1_r_16 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_16.n_549_1_r_16 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_16.n_569_1_r_16 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_16.n_452_1_r_16 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_16.G199_4_r_16 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_16.G214_4_r_16 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_16.ACVQN1_5_r_16 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_16.P6_5_r_16 -> IN1);
		}

	rule pattern_connect_3_17 {
		sub {
			P_inst_3 PAT_3[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_3.G42_1_r_3 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_3.n_572_1_r_3 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_3.n_573_1_r_3 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_3.n_549_1_r_3 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_3.n_569_1_r_3 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_3.n_452_1_r_3 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_3.n_42_2_r_3 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_3.G199_2_r_3 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_3.ACVQN2_3_r_3 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_3[ connected = "1"];
		add P_inst_17 PAT_17[ connected = "0"](P_inst_3.n_569_1_r_3 -> G1_0_l_17 , P_inst_3.n_266_and_0_3_r_3 -> G2_0_l_17 , P_inst_3.n_573_1_r_3 -> IN_2_0_l_17 , P_inst_3.n_452_1_r_3 -> IN_4_0_l_17 , P_inst_3.n_572_1_r_3 -> IN_5_0_l_17 , P_inst_3.n_42_2_r_3 -> IN_7_0_l_17 , P_inst_3.G42_1_r_3 -> IN_8_0_l_17 , P_inst_3.n_549_1_r_3 -> IN_10_0_l_17 , P_inst_3.G199_2_r_3 -> IN_11_0_l_17 , P_inst_3.G42_1_r_3 -> IN_1_5_l_17 , P_inst_3.ACVQN2_3_r_3 -> IN_2_5_l_17 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_17.G42_1_r_17 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_17.n_572_1_r_17 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_17.n_573_1_r_17 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_17.n_549_1_r_17 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_17.n_569_1_r_17 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_17.n_452_1_r_17 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_17.ACVQN2_3_r_17 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_17.G199_4_r_17 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_17.G214_4_r_17 -> IN1);
		}

	rule pattern_connect_4_0 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_4.G42_1_r_4 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_4.n_572_1_r_4 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_4.n_573_1_r_4 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_4.n_549_1_r_4 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_4.n_569_1_r_4 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_4.ACVQN2_3_r_4 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_4.ACVQN1_5_r_4 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_4.P6_5_r_4 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](P_inst_4.n_573_1_r_4 -> G18_1_l_0 , P_inst_4.P6_5_r_4 -> G15_1_l_0 , P_inst_4.G42_1_r_4 -> IN_1_1_l_0 , P_inst_4.G42_1_r_4 -> IN_4_1_l_0 , P_inst_4.ACVQN2_3_r_4 -> IN_5_1_l_0 , P_inst_4.ACVQN1_5_r_4 -> IN_7_1_l_0 , P_inst_4.n_569_1_r_4 -> IN_9_1_l_0 , P_inst_4.n_266_and_0_3_r_4 -> IN_10_1_l_0 , P_inst_4.n_549_1_r_4 -> IN_1_3_l_0 , P_inst_4.n_572_1_r_4 -> IN_2_3_l_0 , P_inst_4.n_572_1_r_4 -> IN_4_3_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_0.G42_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_0.n_572_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_0.n_573_1_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_0.n_549_1_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_0.n_42_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_0.G199_2_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_0.G199_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_0.G214_4_r_0 -> IN1);
		}

	rule pattern_connect_4_1 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_4.G42_1_r_4 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_4.n_572_1_r_4 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_4.n_573_1_r_4 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_4.n_549_1_r_4 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_4.n_569_1_r_4 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_4.ACVQN2_3_r_4 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_4.ACVQN1_5_r_4 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_4.P6_5_r_4 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](P_inst_4.G42_1_r_4 -> IN_1_2_l_1 , P_inst_4.ACVQN1_5_r_4 -> IN_2_2_l_1 , P_inst_4.n_266_and_0_3_r_4 -> IN_3_2_l_1 , P_inst_4.n_572_1_r_4 -> IN_6_2_l_1 , P_inst_4.ACVQN2_3_r_4 -> IN_1_3_l_1 , P_inst_4.G42_1_r_4 -> IN_2_3_l_1 , P_inst_4.n_572_1_r_4 -> IN_4_3_l_1 , P_inst_4.P6_5_r_4 -> IN_1_4_l_1 , P_inst_4.n_549_1_r_4 -> IN_2_4_l_1 , P_inst_4.n_573_1_r_4 -> IN_3_4_l_1 , P_inst_4.n_569_1_r_4 -> IN_6_4_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_1.G42_1_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_1.n_572_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_1.n_573_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_1.n_549_1_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_1.n_452_1_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_1.ACVQN2_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_1.G199_4_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_1.G214_4_r_1 -> IN1);
		}

	rule pattern_connect_4_2 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_4.G42_1_r_4 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_4.n_572_1_r_4 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_4.n_573_1_r_4 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_4.n_549_1_r_4 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_4.n_569_1_r_4 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_4.ACVQN2_3_r_4 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_4.ACVQN1_5_r_4 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_4.P6_5_r_4 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](P_inst_4.n_549_1_r_4 -> IN_1_2_l_2 , P_inst_4.n_572_1_r_4 -> IN_2_2_l_2 , P_inst_4.n_572_1_r_4 -> IN_3_2_l_2 , P_inst_4.P6_5_r_4 -> IN_6_2_l_2 , P_inst_4.G42_1_r_4 -> IN_1_3_l_2 , P_inst_4.n_266_and_0_3_r_4 -> IN_2_3_l_2 , P_inst_4.ACVQN2_3_r_4 -> IN_4_3_l_2 , P_inst_4.n_573_1_r_4 -> IN_1_4_l_2 , P_inst_4.G42_1_r_4 -> IN_2_4_l_2 , P_inst_4.n_569_1_r_4 -> IN_3_4_l_2 , P_inst_4.ACVQN1_5_r_4 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_2.G42_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_2.n_572_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_2.n_549_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_2.n_569_1_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_2.n_452_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_2.n_42_2_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_2.G199_2_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_2.ACVQN1_5_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_2.P6_5_r_2 -> IN1);
		}

	rule pattern_connect_4_3 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_4.G42_1_r_4 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_4.n_572_1_r_4 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_4.n_573_1_r_4 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_4.n_549_1_r_4 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_4.n_569_1_r_4 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_4.ACVQN2_3_r_4 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_4.ACVQN1_5_r_4 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_4.P6_5_r_4 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](P_inst_4.ACVQN2_3_r_4 -> G18_1_l_3 , P_inst_4.n_549_1_r_4 -> G15_1_l_3 , P_inst_4.n_572_1_r_4 -> IN_1_1_l_3 , P_inst_4.n_573_1_r_4 -> IN_4_1_l_3 , P_inst_4.G42_1_r_4 -> IN_5_1_l_3 , P_inst_4.ACVQN1_5_r_4 -> IN_7_1_l_3 , P_inst_4.n_569_1_r_4 -> IN_9_1_l_3 , P_inst_4.n_572_1_r_4 -> IN_10_1_l_3 , P_inst_4.n_266_and_0_3_r_4 -> IN_1_3_l_3 , P_inst_4.P6_5_r_4 -> IN_2_3_l_3 , P_inst_4.G42_1_r_4 -> IN_4_3_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_3.G42_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_3.n_572_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_3.n_573_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_3.n_549_1_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_3.n_569_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_3.n_452_1_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_3.n_42_2_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_3.G199_2_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_3.ACVQN2_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
		}

	rule pattern_connect_4_5 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_4.G42_1_r_4 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_4.n_572_1_r_4 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_4.n_573_1_r_4 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_4.n_549_1_r_4 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_4.n_569_1_r_4 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_4.ACVQN2_3_r_4 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_4.ACVQN1_5_r_4 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_4.P6_5_r_4 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](P_inst_4.ACVQN1_5_r_4 -> IN_1_2_l_5 , P_inst_4.n_572_1_r_4 -> IN_2_2_l_5 , P_inst_4.n_572_1_r_4 -> IN_3_2_l_5 , P_inst_4.ACVQN2_3_r_4 -> IN_6_2_l_5 , P_inst_4.n_266_and_0_3_r_4 -> IN_1_3_l_5 , P_inst_4.n_569_1_r_4 -> IN_2_3_l_5 , P_inst_4.n_549_1_r_4 -> IN_4_3_l_5 , P_inst_4.G42_1_r_4 -> IN_1_4_l_5 , P_inst_4.n_573_1_r_4 -> IN_2_4_l_5 , P_inst_4.G42_1_r_4 -> IN_3_4_l_5 , P_inst_4.P6_5_r_4 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_5.G42_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_5.n_572_1_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_5.n_573_1_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_5.n_549_1_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_5.n_569_1_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_5.n_452_1_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_5.ACVQN2_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_5.ACVQN1_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_5.P6_5_r_5 -> IN1);
		}

	rule pattern_connect_4_6 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_4.G42_1_r_4 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_4.n_572_1_r_4 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_4.n_573_1_r_4 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_4.n_549_1_r_4 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_4.n_569_1_r_4 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_4.ACVQN2_3_r_4 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_4.ACVQN1_5_r_4 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_4.P6_5_r_4 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](P_inst_4.G42_1_r_4 -> IN_1_2_l_6 , P_inst_4.n_573_1_r_4 -> IN_2_2_l_6 , P_inst_4.n_572_1_r_4 -> IN_3_2_l_6 , P_inst_4.ACVQN2_3_r_4 -> IN_6_2_l_6 , P_inst_4.n_266_and_0_3_r_4 -> IN_1_3_l_6 , P_inst_4.n_569_1_r_4 -> IN_2_3_l_6 , P_inst_4.P6_5_r_4 -> IN_4_3_l_6 , P_inst_4.ACVQN1_5_r_4 -> IN_1_4_l_6 , P_inst_4.G42_1_r_4 -> IN_2_4_l_6 , P_inst_4.n_549_1_r_4 -> IN_3_4_l_6 , P_inst_4.n_572_1_r_4 -> IN_6_4_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_6.G42_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_6.n_572_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_6.n_573_1_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_6.n_549_1_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_6.n_569_1_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_6.n_452_1_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_6.G199_4_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_6.G214_4_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_6.ACVQN1_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_6.P6_5_r_6 -> IN1);
		}

	rule pattern_connect_4_7 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_4.G42_1_r_4 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_4.n_572_1_r_4 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_4.n_573_1_r_4 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_4.n_549_1_r_4 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_4.n_569_1_r_4 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_4.ACVQN2_3_r_4 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_4.ACVQN1_5_r_4 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_4.P6_5_r_4 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](P_inst_4.ACVQN2_3_r_4 -> G1_0_l_7 , P_inst_4.n_549_1_r_4 -> G2_0_l_7 , P_inst_4.n_573_1_r_4 -> IN_2_0_l_7 , P_inst_4.G42_1_r_4 -> IN_4_0_l_7 , P_inst_4.n_569_1_r_4 -> IN_5_0_l_7 , P_inst_4.n_266_and_0_3_r_4 -> IN_7_0_l_7 , P_inst_4.n_572_1_r_4 -> IN_8_0_l_7 , P_inst_4.n_572_1_r_4 -> IN_10_0_l_7 , P_inst_4.ACVQN1_5_r_4 -> IN_11_0_l_7 , P_inst_4.P6_5_r_4 -> IN_1_5_l_7 , P_inst_4.G42_1_r_4 -> IN_2_5_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_7.G42_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_7.n_572_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_7.n_573_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_7.n_549_1_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_7.n_569_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_7.G199_4_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_7.G214_4_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_7.ACVQN1_5_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_7.P6_5_r_7 -> IN1);
		}

	rule pattern_connect_4_8 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_4.G42_1_r_4 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_4.n_572_1_r_4 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_4.n_573_1_r_4 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_4.n_549_1_r_4 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_4.n_569_1_r_4 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_4.ACVQN2_3_r_4 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_4.ACVQN1_5_r_4 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_4.P6_5_r_4 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](P_inst_4.n_569_1_r_4 -> G1_0_l_8 , P_inst_4.G42_1_r_4 -> G2_0_l_8 , P_inst_4.ACVQN1_5_r_4 -> IN_2_0_l_8 , P_inst_4.n_573_1_r_4 -> IN_4_0_l_8 , P_inst_4.n_572_1_r_4 -> IN_5_0_l_8 , P_inst_4.P6_5_r_4 -> IN_7_0_l_8 , P_inst_4.n_549_1_r_4 -> IN_8_0_l_8 , P_inst_4.n_266_and_0_3_r_4 -> IN_10_0_l_8 , P_inst_4.n_572_1_r_4 -> IN_11_0_l_8 , P_inst_4.G42_1_r_4 -> IN_1_5_l_8 , P_inst_4.ACVQN2_3_r_4 -> IN_2_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_8.G42_1_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_8.n_572_1_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_8.n_549_1_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_8.n_569_1_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_8.n_452_1_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_8.n_42_2_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_8.G199_2_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_8.G199_4_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_8.G214_4_r_8 -> IN1);
		}

	rule pattern_connect_4_9 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_4.G42_1_r_4 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_4.n_572_1_r_4 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_4.n_573_1_r_4 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_4.n_549_1_r_4 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_4.n_569_1_r_4 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_4.ACVQN2_3_r_4 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_4.ACVQN1_5_r_4 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_4.P6_5_r_4 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](P_inst_4.ACVQN1_5_r_4 -> IN_1_2_l_9 , P_inst_4.n_572_1_r_4 -> IN_2_2_l_9 , P_inst_4.n_573_1_r_4 -> IN_3_2_l_9 , P_inst_4.ACVQN2_3_r_4 -> IN_6_2_l_9 , P_inst_4.n_266_and_0_3_r_4 -> IN_1_3_l_9 , P_inst_4.G42_1_r_4 -> IN_2_3_l_9 , P_inst_4.n_549_1_r_4 -> IN_4_3_l_9 , P_inst_4.n_572_1_r_4 -> IN_1_4_l_9 , P_inst_4.P6_5_r_4 -> IN_2_4_l_9 , P_inst_4.G42_1_r_4 -> IN_3_4_l_9 , P_inst_4.n_569_1_r_4 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_9.G42_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_9.n_572_1_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_9.n_573_1_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_9.n_549_1_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_9.n_569_1_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_9.n_42_2_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_9.G199_2_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_9.G199_4_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_9.G214_4_r_9 -> IN1);
		}

	rule pattern_connect_4_10 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_4.G42_1_r_4 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_4.n_572_1_r_4 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_4.n_573_1_r_4 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_4.n_549_1_r_4 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_4.n_569_1_r_4 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_4.ACVQN2_3_r_4 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_4.ACVQN1_5_r_4 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_4.P6_5_r_4 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](P_inst_4.G42_1_r_4 -> IN_1_2_l_10 , P_inst_4.G42_1_r_4 -> IN_2_2_l_10 , P_inst_4.P6_5_r_4 -> IN_3_2_l_10 , P_inst_4.n_572_1_r_4 -> IN_6_2_l_10 , P_inst_4.n_549_1_r_4 -> IN_1_3_l_10 , P_inst_4.n_266_and_0_3_r_4 -> IN_2_3_l_10 , P_inst_4.ACVQN2_3_r_4 -> IN_4_3_l_10 , P_inst_4.n_572_1_r_4 -> IN_1_4_l_10 , P_inst_4.ACVQN1_5_r_4 -> IN_2_4_l_10 , P_inst_4.n_573_1_r_4 -> IN_3_4_l_10 , P_inst_4.n_569_1_r_4 -> IN_6_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_10.G42_1_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_10.n_572_1_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_10.n_573_1_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_10.n_549_1_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_10.n_42_2_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_10.G199_2_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_10.ACVQN2_3_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
		}

	rule pattern_connect_4_11 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_4.G42_1_r_4 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_4.n_572_1_r_4 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_4.n_573_1_r_4 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_4.n_549_1_r_4 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_4.n_569_1_r_4 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_4.ACVQN2_3_r_4 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_4.ACVQN1_5_r_4 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_4.P6_5_r_4 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](P_inst_4.n_569_1_r_4 -> G1_0_l_11 , P_inst_4.ACVQN1_5_r_4 -> G2_0_l_11 , P_inst_4.n_572_1_r_4 -> IN_2_0_l_11 , P_inst_4.ACVQN2_3_r_4 -> IN_4_0_l_11 , P_inst_4.G42_1_r_4 -> IN_5_0_l_11 , P_inst_4.n_572_1_r_4 -> IN_7_0_l_11 , P_inst_4.G42_1_r_4 -> IN_8_0_l_11 , P_inst_4.n_549_1_r_4 -> IN_10_0_l_11 , P_inst_4.P6_5_r_4 -> IN_11_0_l_11 , P_inst_4.n_266_and_0_3_r_4 -> IN_1_5_l_11 , P_inst_4.n_573_1_r_4 -> IN_2_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_11.G42_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_11.n_572_1_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_11.n_573_1_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_11.n_549_1_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_11.n_569_1_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_11.n_452_1_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_11.n_42_2_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_11.G199_2_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_11.ACVQN2_3_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
		}

	rule pattern_connect_4_12 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_4.G42_1_r_4 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_4.n_572_1_r_4 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_4.n_573_1_r_4 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_4.n_549_1_r_4 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_4.n_569_1_r_4 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_4.ACVQN2_3_r_4 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_4.ACVQN1_5_r_4 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_4.P6_5_r_4 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](P_inst_4.G42_1_r_4 -> G1_0_l_12 , P_inst_4.n_572_1_r_4 -> G2_0_l_12 , P_inst_4.ACVQN1_5_r_4 -> IN_2_0_l_12 , P_inst_4.P6_5_r_4 -> IN_4_0_l_12 , P_inst_4.ACVQN2_3_r_4 -> IN_5_0_l_12 , P_inst_4.n_573_1_r_4 -> IN_7_0_l_12 , P_inst_4.n_569_1_r_4 -> IN_8_0_l_12 , P_inst_4.n_549_1_r_4 -> IN_10_0_l_12 , P_inst_4.G42_1_r_4 -> IN_11_0_l_12 , P_inst_4.n_266_and_0_3_r_4 -> IN_1_5_l_12 , P_inst_4.n_572_1_r_4 -> IN_2_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_12.G42_1_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_12.n_572_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_12.n_573_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_12.n_549_1_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_12.n_42_2_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_12.G199_2_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_12.ACVQN1_5_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_12.P6_5_r_12 -> IN1);
		}

	rule pattern_connect_4_13 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_4.G42_1_r_4 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_4.n_572_1_r_4 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_4.n_573_1_r_4 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_4.n_549_1_r_4 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_4.n_569_1_r_4 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_4.ACVQN2_3_r_4 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_4.ACVQN1_5_r_4 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_4.P6_5_r_4 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](P_inst_4.ACVQN2_3_r_4 -> G18_1_l_13 , P_inst_4.n_549_1_r_4 -> G15_1_l_13 , P_inst_4.ACVQN1_5_r_4 -> IN_1_1_l_13 , P_inst_4.n_573_1_r_4 -> IN_4_1_l_13 , P_inst_4.n_569_1_r_4 -> IN_5_1_l_13 , P_inst_4.G42_1_r_4 -> IN_7_1_l_13 , P_inst_4.P6_5_r_4 -> IN_9_1_l_13 , P_inst_4.n_266_and_0_3_r_4 -> IN_10_1_l_13 , P_inst_4.n_572_1_r_4 -> IN_1_3_l_13 , P_inst_4.G42_1_r_4 -> IN_2_3_l_13 , P_inst_4.n_572_1_r_4 -> IN_4_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_13.G42_1_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_13.n_572_1_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_13.n_573_1_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_13.n_549_1_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_13.n_452_1_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_13.ACVQN2_3_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_13.ACVQN1_5_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_13.P6_5_r_13 -> IN1);
		}

	rule pattern_connect_4_14 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_4.G42_1_r_4 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_4.n_572_1_r_4 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_4.n_573_1_r_4 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_4.n_549_1_r_4 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_4.n_569_1_r_4 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_4.ACVQN2_3_r_4 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_4.ACVQN1_5_r_4 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_4.P6_5_r_4 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](P_inst_4.n_572_1_r_4 -> G18_1_l_14 , P_inst_4.n_266_and_0_3_r_4 -> G15_1_l_14 , P_inst_4.ACVQN2_3_r_4 -> IN_1_1_l_14 , P_inst_4.G42_1_r_4 -> IN_4_1_l_14 , P_inst_4.n_569_1_r_4 -> IN_5_1_l_14 , P_inst_4.n_572_1_r_4 -> IN_7_1_l_14 , P_inst_4.G42_1_r_4 -> IN_9_1_l_14 , P_inst_4.n_573_1_r_4 -> IN_10_1_l_14 , P_inst_4.ACVQN1_5_r_4 -> IN_1_3_l_14 , P_inst_4.n_549_1_r_4 -> IN_2_3_l_14 , P_inst_4.P6_5_r_4 -> IN_4_3_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_14.G42_1_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_14.n_572_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_14.n_573_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_14.n_549_1_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_14.n_569_1_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_14.n_42_2_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_14.G199_2_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_14.ACVQN1_5_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_14.P6_5_r_14 -> IN1);
		}

	rule pattern_connect_4_15 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_4.G42_1_r_4 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_4.n_572_1_r_4 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_4.n_573_1_r_4 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_4.n_549_1_r_4 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_4.n_569_1_r_4 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_4.ACVQN2_3_r_4 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_4.ACVQN1_5_r_4 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_4.P6_5_r_4 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		add P_inst_15 PAT_15[ connected = "0"](P_inst_4.G42_1_r_4 -> G18_1_l_15 , P_inst_4.n_572_1_r_4 -> G15_1_l_15 , P_inst_4.P6_5_r_4 -> IN_1_1_l_15 , P_inst_4.n_549_1_r_4 -> IN_4_1_l_15 , P_inst_4.n_266_and_0_3_r_4 -> IN_5_1_l_15 , P_inst_4.ACVQN1_5_r_4 -> IN_7_1_l_15 , P_inst_4.n_573_1_r_4 -> IN_9_1_l_15 , P_inst_4.ACVQN2_3_r_4 -> IN_10_1_l_15 , P_inst_4.n_569_1_r_4 -> IN_1_3_l_15 , P_inst_4.G42_1_r_4 -> IN_2_3_l_15 , P_inst_4.n_572_1_r_4 -> IN_4_3_l_15 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_15.G42_1_r_15 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_15.n_572_1_r_15 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_15.n_573_1_r_15 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_15.n_549_1_r_15 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_15.n_569_1_r_15 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_15.ACVQN2_3_r_15 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_15.G199_4_r_15 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_15.G214_4_r_15 -> IN1);
		}

	rule pattern_connect_4_16 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_4.G42_1_r_4 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_4.n_572_1_r_4 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_4.n_573_1_r_4 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_4.n_549_1_r_4 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_4.n_569_1_r_4 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_4.ACVQN2_3_r_4 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_4.ACVQN1_5_r_4 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_4.P6_5_r_4 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		add P_inst_16 PAT_16[ connected = "0"](P_inst_4.n_573_1_r_4 -> G18_1_l_16 , P_inst_4.n_266_and_0_3_r_4 -> G15_1_l_16 , P_inst_4.G42_1_r_4 -> IN_1_1_l_16 , P_inst_4.n_572_1_r_4 -> IN_4_1_l_16 , P_inst_4.ACVQN2_3_r_4 -> IN_5_1_l_16 , P_inst_4.n_549_1_r_4 -> IN_7_1_l_16 , P_inst_4.n_572_1_r_4 -> IN_9_1_l_16 , P_inst_4.ACVQN1_5_r_4 -> IN_10_1_l_16 , P_inst_4.n_569_1_r_4 -> IN_1_3_l_16 , P_inst_4.G42_1_r_4 -> IN_2_3_l_16 , P_inst_4.P6_5_r_4 -> IN_4_3_l_16 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_16.G42_1_r_16 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_16.n_572_1_r_16 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_16.n_573_1_r_16 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_16.n_549_1_r_16 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_16.n_569_1_r_16 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_16.n_452_1_r_16 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_16.G199_4_r_16 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_16.G214_4_r_16 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_16.ACVQN1_5_r_16 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_16.P6_5_r_16 -> IN1);
		}

	rule pattern_connect_4_17 {
		sub {
			P_inst_4 PAT_4[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_4.G42_1_r_4 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_4.n_572_1_r_4 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_4.n_573_1_r_4 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_4.n_549_1_r_4 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_4.n_569_1_r_4 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_4.ACVQN2_3_r_4 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_4.ACVQN1_5_r_4 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_4.P6_5_r_4 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_4[ connected = "1"];
		add P_inst_17 PAT_17[ connected = "0"](P_inst_4.n_569_1_r_4 -> G1_0_l_17 , P_inst_4.n_549_1_r_4 -> G2_0_l_17 , P_inst_4.ACVQN1_5_r_4 -> IN_2_0_l_17 , P_inst_4.ACVQN2_3_r_4 -> IN_4_0_l_17 , P_inst_4.G42_1_r_4 -> IN_5_0_l_17 , P_inst_4.n_266_and_0_3_r_4 -> IN_7_0_l_17 , P_inst_4.P6_5_r_4 -> IN_8_0_l_17 , P_inst_4.n_572_1_r_4 -> IN_10_0_l_17 , P_inst_4.n_573_1_r_4 -> IN_11_0_l_17 , P_inst_4.n_572_1_r_4 -> IN_1_5_l_17 , P_inst_4.G42_1_r_4 -> IN_2_5_l_17 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_17.G42_1_r_17 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_17.n_572_1_r_17 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_17.n_573_1_r_17 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_17.n_549_1_r_17 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_17.n_569_1_r_17 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_17.n_452_1_r_17 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_17.ACVQN2_3_r_17 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_17.G199_4_r_17 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_17.G214_4_r_17 -> IN1);
		}

	rule pattern_connect_5_0 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_5.G42_1_r_5 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_5.n_572_1_r_5 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_5.n_573_1_r_5 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_5.n_549_1_r_5 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_5.n_569_1_r_5 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_5.n_452_1_r_5 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_5.ACVQN2_3_r_5 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_5.ACVQN1_5_r_5 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_5.P6_5_r_5 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](P_inst_5.n_266_and_0_3_r_5 -> G18_1_l_0 , P_inst_5.G42_1_r_5 -> G15_1_l_0 , P_inst_5.P6_5_r_5 -> IN_1_1_l_0 , P_inst_5.ACVQN1_5_r_5 -> IN_4_1_l_0 , P_inst_5.G42_1_r_5 -> IN_5_1_l_0 , P_inst_5.ACVQN2_3_r_5 -> IN_7_1_l_0 , P_inst_5.n_569_1_r_5 -> IN_9_1_l_0 , P_inst_5.n_572_1_r_5 -> IN_10_1_l_0 , P_inst_5.n_549_1_r_5 -> IN_1_3_l_0 , P_inst_5.n_452_1_r_5 -> IN_2_3_l_0 , P_inst_5.n_573_1_r_5 -> IN_4_3_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_0.G42_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_0.n_572_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_0.n_573_1_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_0.n_549_1_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_0.n_42_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_0.G199_2_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_0.G199_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_0.G214_4_r_0 -> IN1);
		}

	rule pattern_connect_5_1 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_5.G42_1_r_5 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_5.n_572_1_r_5 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_5.n_573_1_r_5 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_5.n_549_1_r_5 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_5.n_569_1_r_5 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_5.n_452_1_r_5 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_5.ACVQN2_3_r_5 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_5.ACVQN1_5_r_5 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_5.P6_5_r_5 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](P_inst_5.n_452_1_r_5 -> IN_1_2_l_1 , P_inst_5.n_572_1_r_5 -> IN_2_2_l_1 , P_inst_5.n_266_and_0_3_r_5 -> IN_3_2_l_1 , P_inst_5.G42_1_r_5 -> IN_6_2_l_1 , P_inst_5.n_573_1_r_5 -> IN_1_3_l_1 , P_inst_5.G42_1_r_5 -> IN_2_3_l_1 , P_inst_5.n_549_1_r_5 -> IN_4_3_l_1 , P_inst_5.ACVQN1_5_r_5 -> IN_1_4_l_1 , P_inst_5.ACVQN2_3_r_5 -> IN_2_4_l_1 , P_inst_5.P6_5_r_5 -> IN_3_4_l_1 , P_inst_5.n_569_1_r_5 -> IN_6_4_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_1.G42_1_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_1.n_572_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_1.n_573_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_1.n_549_1_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_1.n_452_1_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_1.ACVQN2_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_1.G199_4_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_1.G214_4_r_1 -> IN1);
		}

	rule pattern_connect_5_2 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_5.G42_1_r_5 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_5.n_572_1_r_5 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_5.n_573_1_r_5 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_5.n_549_1_r_5 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_5.n_569_1_r_5 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_5.n_452_1_r_5 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_5.ACVQN2_3_r_5 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_5.ACVQN1_5_r_5 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_5.P6_5_r_5 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](P_inst_5.n_452_1_r_5 -> IN_1_2_l_2 , P_inst_5.G42_1_r_5 -> IN_2_2_l_2 , P_inst_5.n_569_1_r_5 -> IN_3_2_l_2 , P_inst_5.n_573_1_r_5 -> IN_6_2_l_2 , P_inst_5.n_266_and_0_3_r_5 -> IN_1_3_l_2 , P_inst_5.n_572_1_r_5 -> IN_2_3_l_2 , P_inst_5.ACVQN2_3_r_5 -> IN_4_3_l_2 , P_inst_5.n_549_1_r_5 -> IN_1_4_l_2 , P_inst_5.ACVQN1_5_r_5 -> IN_2_4_l_2 , P_inst_5.P6_5_r_5 -> IN_3_4_l_2 , P_inst_5.G42_1_r_5 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_2.G42_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_2.n_572_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_2.n_549_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_2.n_569_1_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_2.n_452_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_2.n_42_2_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_2.G199_2_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_2.ACVQN1_5_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_2.P6_5_r_2 -> IN1);
		}

	rule pattern_connect_5_3 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_5.G42_1_r_5 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_5.n_572_1_r_5 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_5.n_573_1_r_5 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_5.n_549_1_r_5 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_5.n_569_1_r_5 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_5.n_452_1_r_5 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_5.ACVQN2_3_r_5 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_5.ACVQN1_5_r_5 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_5.P6_5_r_5 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](P_inst_5.n_569_1_r_5 -> G18_1_l_3 , P_inst_5.G42_1_r_5 -> G15_1_l_3 , P_inst_5.P6_5_r_5 -> IN_1_1_l_3 , P_inst_5.n_266_and_0_3_r_5 -> IN_4_1_l_3 , P_inst_5.ACVQN1_5_r_5 -> IN_5_1_l_3 , P_inst_5.G42_1_r_5 -> IN_7_1_l_3 , P_inst_5.n_452_1_r_5 -> IN_9_1_l_3 , P_inst_5.n_572_1_r_5 -> IN_10_1_l_3 , P_inst_5.n_573_1_r_5 -> IN_1_3_l_3 , P_inst_5.n_549_1_r_5 -> IN_2_3_l_3 , P_inst_5.ACVQN2_3_r_5 -> IN_4_3_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_3.G42_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_3.n_572_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_3.n_573_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_3.n_549_1_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_3.n_569_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_3.n_452_1_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_3.n_42_2_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_3.G199_2_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_3.ACVQN2_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
		}

	rule pattern_connect_5_4 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_5.G42_1_r_5 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_5.n_572_1_r_5 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_5.n_573_1_r_5 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_5.n_549_1_r_5 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_5.n_569_1_r_5 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_5.n_452_1_r_5 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_5.ACVQN2_3_r_5 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_5.ACVQN1_5_r_5 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_5.P6_5_r_5 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](P_inst_5.ACVQN2_3_r_5 -> G1_0_l_4 , P_inst_5.ACVQN1_5_r_5 -> G2_0_l_4 , P_inst_5.P6_5_r_5 -> IN_2_0_l_4 , P_inst_5.n_573_1_r_5 -> IN_4_0_l_4 , P_inst_5.n_549_1_r_5 -> IN_5_0_l_4 , P_inst_5.n_266_and_0_3_r_5 -> IN_7_0_l_4 , P_inst_5.n_572_1_r_5 -> IN_8_0_l_4 , P_inst_5.G42_1_r_5 -> IN_10_0_l_4 , P_inst_5.n_569_1_r_5 -> IN_11_0_l_4 , P_inst_5.n_452_1_r_5 -> IN_1_5_l_4 , P_inst_5.G42_1_r_5 -> IN_2_5_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_4.G42_1_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_4.n_572_1_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_4.n_573_1_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_4.n_549_1_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_4.n_569_1_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_4.ACVQN2_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_4.ACVQN1_5_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_4.P6_5_r_4 -> IN1);
		}

	rule pattern_connect_5_6 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_5.G42_1_r_5 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_5.n_572_1_r_5 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_5.n_573_1_r_5 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_5.n_549_1_r_5 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_5.n_569_1_r_5 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_5.n_452_1_r_5 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_5.ACVQN2_3_r_5 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_5.ACVQN1_5_r_5 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_5.P6_5_r_5 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](P_inst_5.ACVQN2_3_r_5 -> IN_1_2_l_6 , P_inst_5.n_569_1_r_5 -> IN_2_2_l_6 , P_inst_5.G42_1_r_5 -> IN_3_2_l_6 , P_inst_5.n_573_1_r_5 -> IN_6_2_l_6 , P_inst_5.n_572_1_r_5 -> IN_1_3_l_6 , P_inst_5.n_549_1_r_5 -> IN_2_3_l_6 , P_inst_5.n_452_1_r_5 -> IN_4_3_l_6 , P_inst_5.G42_1_r_5 -> IN_1_4_l_6 , P_inst_5.ACVQN1_5_r_5 -> IN_2_4_l_6 , P_inst_5.n_266_and_0_3_r_5 -> IN_3_4_l_6 , P_inst_5.P6_5_r_5 -> IN_6_4_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_6.G42_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_6.n_572_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_6.n_573_1_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_6.n_549_1_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_6.n_569_1_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_6.n_452_1_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_6.G199_4_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_6.G214_4_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_6.ACVQN1_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_6.P6_5_r_6 -> IN1);
		}

	rule pattern_connect_5_7 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_5.G42_1_r_5 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_5.n_572_1_r_5 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_5.n_573_1_r_5 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_5.n_549_1_r_5 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_5.n_569_1_r_5 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_5.n_452_1_r_5 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_5.ACVQN2_3_r_5 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_5.ACVQN1_5_r_5 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_5.P6_5_r_5 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](P_inst_5.ACVQN2_3_r_5 -> G1_0_l_7 , P_inst_5.n_266_and_0_3_r_5 -> G2_0_l_7 , P_inst_5.P6_5_r_5 -> IN_2_0_l_7 , P_inst_5.ACVQN1_5_r_5 -> IN_4_0_l_7 , P_inst_5.n_549_1_r_5 -> IN_5_0_l_7 , P_inst_5.n_573_1_r_5 -> IN_7_0_l_7 , P_inst_5.G42_1_r_5 -> IN_8_0_l_7 , P_inst_5.n_569_1_r_5 -> IN_10_0_l_7 , P_inst_5.G42_1_r_5 -> IN_11_0_l_7 , P_inst_5.n_572_1_r_5 -> IN_1_5_l_7 , P_inst_5.n_452_1_r_5 -> IN_2_5_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_7.G42_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_7.n_572_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_7.n_573_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_7.n_549_1_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_7.n_569_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_7.G199_4_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_7.G214_4_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_7.ACVQN1_5_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_7.P6_5_r_7 -> IN1);
		}

	rule pattern_connect_5_8 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_5.G42_1_r_5 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_5.n_572_1_r_5 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_5.n_573_1_r_5 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_5.n_549_1_r_5 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_5.n_569_1_r_5 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_5.n_452_1_r_5 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_5.ACVQN2_3_r_5 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_5.ACVQN1_5_r_5 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_5.P6_5_r_5 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](P_inst_5.G42_1_r_5 -> G1_0_l_8 , P_inst_5.P6_5_r_5 -> G2_0_l_8 , P_inst_5.ACVQN2_3_r_5 -> IN_2_0_l_8 , P_inst_5.n_452_1_r_5 -> IN_4_0_l_8 , P_inst_5.n_549_1_r_5 -> IN_5_0_l_8 , P_inst_5.G42_1_r_5 -> IN_7_0_l_8 , P_inst_5.n_569_1_r_5 -> IN_8_0_l_8 , P_inst_5.ACVQN1_5_r_5 -> IN_10_0_l_8 , P_inst_5.n_572_1_r_5 -> IN_11_0_l_8 , P_inst_5.n_266_and_0_3_r_5 -> IN_1_5_l_8 , P_inst_5.n_573_1_r_5 -> IN_2_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_8.G42_1_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_8.n_572_1_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_8.n_549_1_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_8.n_569_1_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_8.n_452_1_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_8.n_42_2_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_8.G199_2_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_8.G199_4_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_8.G214_4_r_8 -> IN1);
		}

	rule pattern_connect_5_9 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_5.G42_1_r_5 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_5.n_572_1_r_5 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_5.n_573_1_r_5 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_5.n_549_1_r_5 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_5.n_569_1_r_5 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_5.n_452_1_r_5 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_5.ACVQN2_3_r_5 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_5.ACVQN1_5_r_5 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_5.P6_5_r_5 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](P_inst_5.n_452_1_r_5 -> IN_1_2_l_9 , P_inst_5.n_569_1_r_5 -> IN_2_2_l_9 , P_inst_5.n_266_and_0_3_r_5 -> IN_3_2_l_9 , P_inst_5.ACVQN2_3_r_5 -> IN_6_2_l_9 , P_inst_5.n_549_1_r_5 -> IN_1_3_l_9 , P_inst_5.G42_1_r_5 -> IN_2_3_l_9 , P_inst_5.n_573_1_r_5 -> IN_4_3_l_9 , P_inst_5.P6_5_r_5 -> IN_1_4_l_9 , P_inst_5.n_572_1_r_5 -> IN_2_4_l_9 , P_inst_5.ACVQN1_5_r_5 -> IN_3_4_l_9 , P_inst_5.G42_1_r_5 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_9.G42_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_9.n_572_1_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_9.n_573_1_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_9.n_549_1_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_9.n_569_1_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_9.n_42_2_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_9.G199_2_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_9.G199_4_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_9.G214_4_r_9 -> IN1);
		}

	rule pattern_connect_5_10 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_5.G42_1_r_5 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_5.n_572_1_r_5 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_5.n_573_1_r_5 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_5.n_549_1_r_5 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_5.n_569_1_r_5 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_5.n_452_1_r_5 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_5.ACVQN2_3_r_5 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_5.ACVQN1_5_r_5 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_5.P6_5_r_5 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](P_inst_5.ACVQN1_5_r_5 -> IN_1_2_l_10 , P_inst_5.P6_5_r_5 -> IN_2_2_l_10 , P_inst_5.n_573_1_r_5 -> IN_3_2_l_10 , P_inst_5.n_569_1_r_5 -> IN_6_2_l_10 , P_inst_5.n_452_1_r_5 -> IN_1_3_l_10 , P_inst_5.n_266_and_0_3_r_5 -> IN_2_3_l_10 , P_inst_5.n_572_1_r_5 -> IN_4_3_l_10 , P_inst_5.G42_1_r_5 -> IN_1_4_l_10 , P_inst_5.G42_1_r_5 -> IN_2_4_l_10 , P_inst_5.n_549_1_r_5 -> IN_3_4_l_10 , P_inst_5.ACVQN2_3_r_5 -> IN_6_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_10.G42_1_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_10.n_572_1_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_10.n_573_1_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_10.n_549_1_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_10.n_42_2_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_10.G199_2_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_10.ACVQN2_3_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
		}

	rule pattern_connect_5_11 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_5.G42_1_r_5 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_5.n_572_1_r_5 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_5.n_573_1_r_5 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_5.n_549_1_r_5 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_5.n_569_1_r_5 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_5.n_452_1_r_5 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_5.ACVQN2_3_r_5 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_5.ACVQN1_5_r_5 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_5.P6_5_r_5 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](P_inst_5.n_569_1_r_5 -> G1_0_l_11 , P_inst_5.n_549_1_r_5 -> G2_0_l_11 , P_inst_5.n_572_1_r_5 -> IN_2_0_l_11 , P_inst_5.n_266_and_0_3_r_5 -> IN_4_0_l_11 , P_inst_5.ACVQN1_5_r_5 -> IN_5_0_l_11 , P_inst_5.G42_1_r_5 -> IN_7_0_l_11 , P_inst_5.ACVQN2_3_r_5 -> IN_8_0_l_11 , P_inst_5.n_452_1_r_5 -> IN_10_0_l_11 , P_inst_5.P6_5_r_5 -> IN_11_0_l_11 , P_inst_5.n_573_1_r_5 -> IN_1_5_l_11 , P_inst_5.G42_1_r_5 -> IN_2_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_11.G42_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_11.n_572_1_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_11.n_573_1_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_11.n_549_1_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_11.n_569_1_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_11.n_452_1_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_11.n_42_2_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_11.G199_2_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_11.ACVQN2_3_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
		}

	rule pattern_connect_5_12 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_5.G42_1_r_5 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_5.n_572_1_r_5 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_5.n_573_1_r_5 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_5.n_549_1_r_5 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_5.n_569_1_r_5 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_5.n_452_1_r_5 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_5.ACVQN2_3_r_5 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_5.ACVQN1_5_r_5 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_5.P6_5_r_5 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](P_inst_5.P6_5_r_5 -> G1_0_l_12 , P_inst_5.n_452_1_r_5 -> G2_0_l_12 , P_inst_5.G42_1_r_5 -> IN_2_0_l_12 , P_inst_5.ACVQN1_5_r_5 -> IN_4_0_l_12 , P_inst_5.n_572_1_r_5 -> IN_5_0_l_12 , P_inst_5.G42_1_r_5 -> IN_7_0_l_12 , P_inst_5.n_573_1_r_5 -> IN_8_0_l_12 , P_inst_5.n_549_1_r_5 -> IN_10_0_l_12 , P_inst_5.n_569_1_r_5 -> IN_11_0_l_12 , P_inst_5.ACVQN2_3_r_5 -> IN_1_5_l_12 , P_inst_5.n_266_and_0_3_r_5 -> IN_2_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_12.G42_1_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_12.n_572_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_12.n_573_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_12.n_549_1_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_12.n_42_2_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_12.G199_2_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_12.ACVQN1_5_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_12.P6_5_r_12 -> IN1);
		}

	rule pattern_connect_5_13 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_5.G42_1_r_5 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_5.n_572_1_r_5 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_5.n_573_1_r_5 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_5.n_549_1_r_5 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_5.n_569_1_r_5 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_5.n_452_1_r_5 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_5.ACVQN2_3_r_5 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_5.ACVQN1_5_r_5 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_5.P6_5_r_5 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](P_inst_5.n_573_1_r_5 -> G18_1_l_13 , P_inst_5.n_452_1_r_5 -> G15_1_l_13 , P_inst_5.G42_1_r_5 -> IN_1_1_l_13 , P_inst_5.n_572_1_r_5 -> IN_4_1_l_13 , P_inst_5.ACVQN1_5_r_5 -> IN_5_1_l_13 , P_inst_5.n_549_1_r_5 -> IN_7_1_l_13 , P_inst_5.n_266_and_0_3_r_5 -> IN_9_1_l_13 , P_inst_5.G42_1_r_5 -> IN_10_1_l_13 , P_inst_5.ACVQN2_3_r_5 -> IN_1_3_l_13 , P_inst_5.P6_5_r_5 -> IN_2_3_l_13 , P_inst_5.n_569_1_r_5 -> IN_4_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_13.G42_1_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_13.n_572_1_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_13.n_573_1_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_13.n_549_1_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_13.n_452_1_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_13.ACVQN2_3_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_13.ACVQN1_5_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_13.P6_5_r_13 -> IN1);
		}

	rule pattern_connect_5_14 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_5.G42_1_r_5 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_5.n_572_1_r_5 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_5.n_573_1_r_5 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_5.n_549_1_r_5 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_5.n_569_1_r_5 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_5.n_452_1_r_5 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_5.ACVQN2_3_r_5 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_5.ACVQN1_5_r_5 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_5.P6_5_r_5 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](P_inst_5.n_266_and_0_3_r_5 -> G18_1_l_14 , P_inst_5.n_573_1_r_5 -> G15_1_l_14 , P_inst_5.G42_1_r_5 -> IN_1_1_l_14 , P_inst_5.ACVQN1_5_r_5 -> IN_4_1_l_14 , P_inst_5.P6_5_r_5 -> IN_5_1_l_14 , P_inst_5.G42_1_r_5 -> IN_7_1_l_14 , P_inst_5.ACVQN2_3_r_5 -> IN_9_1_l_14 , P_inst_5.n_572_1_r_5 -> IN_10_1_l_14 , P_inst_5.n_549_1_r_5 -> IN_1_3_l_14 , P_inst_5.n_569_1_r_5 -> IN_2_3_l_14 , P_inst_5.n_452_1_r_5 -> IN_4_3_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_14.G42_1_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_14.n_572_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_14.n_573_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_14.n_549_1_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_14.n_569_1_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_14.n_42_2_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_14.G199_2_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_14.ACVQN1_5_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_14.P6_5_r_14 -> IN1);
		}

	rule pattern_connect_5_15 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_5.G42_1_r_5 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_5.n_572_1_r_5 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_5.n_573_1_r_5 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_5.n_549_1_r_5 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_5.n_569_1_r_5 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_5.n_452_1_r_5 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_5.ACVQN2_3_r_5 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_5.ACVQN1_5_r_5 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_5.P6_5_r_5 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		add P_inst_15 PAT_15[ connected = "0"](P_inst_5.ACVQN2_3_r_5 -> G18_1_l_15 , P_inst_5.n_572_1_r_5 -> G15_1_l_15 , P_inst_5.G42_1_r_5 -> IN_1_1_l_15 , P_inst_5.G42_1_r_5 -> IN_4_1_l_15 , P_inst_5.n_452_1_r_5 -> IN_5_1_l_15 , P_inst_5.n_569_1_r_5 -> IN_7_1_l_15 , P_inst_5.ACVQN1_5_r_5 -> IN_9_1_l_15 , P_inst_5.n_549_1_r_5 -> IN_10_1_l_15 , P_inst_5.n_266_and_0_3_r_5 -> IN_1_3_l_15 , P_inst_5.n_573_1_r_5 -> IN_2_3_l_15 , P_inst_5.P6_5_r_5 -> IN_4_3_l_15 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_15.G42_1_r_15 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_15.n_572_1_r_15 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_15.n_573_1_r_15 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_15.n_549_1_r_15 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_15.n_569_1_r_15 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_15.ACVQN2_3_r_15 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_15.G199_4_r_15 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_15.G214_4_r_15 -> IN1);
		}

	rule pattern_connect_5_16 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_5.G42_1_r_5 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_5.n_572_1_r_5 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_5.n_573_1_r_5 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_5.n_549_1_r_5 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_5.n_569_1_r_5 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_5.n_452_1_r_5 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_5.ACVQN2_3_r_5 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_5.ACVQN1_5_r_5 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_5.P6_5_r_5 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		add P_inst_16 PAT_16[ connected = "0"](P_inst_5.ACVQN2_3_r_5 -> G18_1_l_16 , P_inst_5.n_569_1_r_5 -> G15_1_l_16 , P_inst_5.ACVQN1_5_r_5 -> IN_1_1_l_16 , P_inst_5.P6_5_r_5 -> IN_4_1_l_16 , P_inst_5.n_573_1_r_5 -> IN_5_1_l_16 , P_inst_5.G42_1_r_5 -> IN_7_1_l_16 , P_inst_5.n_572_1_r_5 -> IN_9_1_l_16 , P_inst_5.n_452_1_r_5 -> IN_10_1_l_16 , P_inst_5.n_549_1_r_5 -> IN_1_3_l_16 , P_inst_5.n_266_and_0_3_r_5 -> IN_2_3_l_16 , P_inst_5.G42_1_r_5 -> IN_4_3_l_16 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_16.G42_1_r_16 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_16.n_572_1_r_16 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_16.n_573_1_r_16 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_16.n_549_1_r_16 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_16.n_569_1_r_16 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_16.n_452_1_r_16 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_16.G199_4_r_16 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_16.G214_4_r_16 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_16.ACVQN1_5_r_16 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_16.P6_5_r_16 -> IN1);
		}

	rule pattern_connect_5_17 {
		sub {
			P_inst_5 PAT_5[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_5.G42_1_r_5 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_5.n_572_1_r_5 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_5.n_573_1_r_5 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_5.n_549_1_r_5 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_5.n_569_1_r_5 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_5.n_452_1_r_5 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_5.ACVQN2_3_r_5 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_5.ACVQN1_5_r_5 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_5.P6_5_r_5 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_5[ connected = "1"];
		add P_inst_17 PAT_17[ connected = "0"](P_inst_5.P6_5_r_5 -> G1_0_l_17 , P_inst_5.n_572_1_r_5 -> G2_0_l_17 , P_inst_5.n_573_1_r_5 -> IN_2_0_l_17 , P_inst_5.n_549_1_r_5 -> IN_4_0_l_17 , P_inst_5.G42_1_r_5 -> IN_5_0_l_17 , P_inst_5.n_569_1_r_5 -> IN_7_0_l_17 , P_inst_5.G42_1_r_5 -> IN_8_0_l_17 , P_inst_5.ACVQN1_5_r_5 -> IN_10_0_l_17 , P_inst_5.ACVQN2_3_r_5 -> IN_11_0_l_17 , P_inst_5.n_452_1_r_5 -> IN_1_5_l_17 , P_inst_5.n_266_and_0_3_r_5 -> IN_2_5_l_17 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_17.G42_1_r_17 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_17.n_572_1_r_17 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_17.n_573_1_r_17 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_17.n_549_1_r_17 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_17.n_569_1_r_17 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_17.n_452_1_r_17 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_17.ACVQN2_3_r_17 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_17.G199_4_r_17 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_17.G214_4_r_17 -> IN1);
		}

	rule pattern_connect_6_0 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_6.G42_1_r_6 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_6.n_572_1_r_6 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_6.n_573_1_r_6 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_6.n_549_1_r_6 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_6.n_569_1_r_6 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_6.n_452_1_r_6 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_6.G199_4_r_6 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_6.G214_4_r_6 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_6.ACVQN1_5_r_6 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_6.P6_5_r_6 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](P_inst_6.G42_1_r_6 -> G18_1_l_0 , P_inst_6.G199_4_r_6 -> G15_1_l_0 , P_inst_6.n_569_1_r_6 -> IN_1_1_l_0 , P_inst_6.ACVQN1_5_r_6 -> IN_4_1_l_0 , P_inst_6.n_573_1_r_6 -> IN_5_1_l_0 , P_inst_6.P6_5_r_6 -> IN_7_1_l_0 , P_inst_6.n_549_1_r_6 -> IN_9_1_l_0 , P_inst_6.G42_1_r_6 -> IN_10_1_l_0 , P_inst_6.n_452_1_r_6 -> IN_1_3_l_0 , P_inst_6.G214_4_r_6 -> IN_2_3_l_0 , P_inst_6.n_572_1_r_6 -> IN_4_3_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_0.G42_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_0.n_572_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_0.n_573_1_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_0.n_549_1_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_0.n_42_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_0.G199_2_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_0.G199_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_0.G214_4_r_0 -> IN1);
		}

	rule pattern_connect_6_1 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_6.G42_1_r_6 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_6.n_572_1_r_6 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_6.n_573_1_r_6 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_6.n_549_1_r_6 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_6.n_569_1_r_6 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_6.n_452_1_r_6 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_6.G199_4_r_6 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_6.G214_4_r_6 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_6.ACVQN1_5_r_6 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_6.P6_5_r_6 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](P_inst_6.P6_5_r_6 -> IN_1_2_l_1 , P_inst_6.G199_4_r_6 -> IN_2_2_l_1 , P_inst_6.n_573_1_r_6 -> IN_3_2_l_1 , P_inst_6.n_549_1_r_6 -> IN_6_2_l_1 , P_inst_6.G214_4_r_6 -> IN_1_3_l_1 , P_inst_6.n_569_1_r_6 -> IN_2_3_l_1 , P_inst_6.n_452_1_r_6 -> IN_4_3_l_1 , P_inst_6.G42_1_r_6 -> IN_1_4_l_1 , P_inst_6.n_572_1_r_6 -> IN_2_4_l_1 , P_inst_6.G42_1_r_6 -> IN_3_4_l_1 , P_inst_6.ACVQN1_5_r_6 -> IN_6_4_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_1.G42_1_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_1.n_572_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_1.n_573_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_1.n_549_1_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_1.n_452_1_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_1.ACVQN2_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_1.G199_4_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_1.G214_4_r_1 -> IN1);
		}

	rule pattern_connect_6_2 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_6.G42_1_r_6 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_6.n_572_1_r_6 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_6.n_573_1_r_6 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_6.n_549_1_r_6 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_6.n_569_1_r_6 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_6.n_452_1_r_6 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_6.G199_4_r_6 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_6.G214_4_r_6 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_6.ACVQN1_5_r_6 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_6.P6_5_r_6 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](P_inst_6.G214_4_r_6 -> IN_1_2_l_2 , P_inst_6.P6_5_r_6 -> IN_2_2_l_2 , P_inst_6.n_549_1_r_6 -> IN_3_2_l_2 , P_inst_6.n_452_1_r_6 -> IN_6_2_l_2 , P_inst_6.G42_1_r_6 -> IN_1_3_l_2 , P_inst_6.n_573_1_r_6 -> IN_2_3_l_2 , P_inst_6.G42_1_r_6 -> IN_4_3_l_2 , P_inst_6.n_569_1_r_6 -> IN_1_4_l_2 , P_inst_6.n_572_1_r_6 -> IN_2_4_l_2 , P_inst_6.G199_4_r_6 -> IN_3_4_l_2 , P_inst_6.ACVQN1_5_r_6 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_2.G42_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_2.n_572_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_2.n_549_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_2.n_569_1_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_2.n_452_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_2.n_42_2_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_2.G199_2_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_2.ACVQN1_5_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_2.P6_5_r_2 -> IN1);
		}

	rule pattern_connect_6_3 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_6.G42_1_r_6 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_6.n_572_1_r_6 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_6.n_573_1_r_6 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_6.n_549_1_r_6 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_6.n_569_1_r_6 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_6.n_452_1_r_6 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_6.G199_4_r_6 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_6.G214_4_r_6 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_6.ACVQN1_5_r_6 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_6.P6_5_r_6 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](P_inst_6.n_572_1_r_6 -> G18_1_l_3 , P_inst_6.G42_1_r_6 -> G15_1_l_3 , P_inst_6.G42_1_r_6 -> IN_1_1_l_3 , P_inst_6.n_569_1_r_6 -> IN_4_1_l_3 , P_inst_6.n_549_1_r_6 -> IN_5_1_l_3 , P_inst_6.P6_5_r_6 -> IN_7_1_l_3 , P_inst_6.n_573_1_r_6 -> IN_9_1_l_3 , P_inst_6.n_452_1_r_6 -> IN_10_1_l_3 , P_inst_6.G199_4_r_6 -> IN_1_3_l_3 , P_inst_6.ACVQN1_5_r_6 -> IN_2_3_l_3 , P_inst_6.G214_4_r_6 -> IN_4_3_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_3.G42_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_3.n_572_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_3.n_573_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_3.n_549_1_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_3.n_569_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_3.n_452_1_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_3.n_42_2_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_3.G199_2_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_3.ACVQN2_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
		}

	rule pattern_connect_6_4 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_6.G42_1_r_6 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_6.n_572_1_r_6 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_6.n_573_1_r_6 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_6.n_549_1_r_6 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_6.n_569_1_r_6 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_6.n_452_1_r_6 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_6.G199_4_r_6 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_6.G214_4_r_6 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_6.ACVQN1_5_r_6 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_6.P6_5_r_6 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](P_inst_6.G42_1_r_6 -> G1_0_l_4 , P_inst_6.n_452_1_r_6 -> G2_0_l_4 , P_inst_6.n_572_1_r_6 -> IN_2_0_l_4 , P_inst_6.n_573_1_r_6 -> IN_4_0_l_4 , P_inst_6.n_549_1_r_6 -> IN_5_0_l_4 , P_inst_6.G42_1_r_6 -> IN_7_0_l_4 , P_inst_6.P6_5_r_6 -> IN_8_0_l_4 , P_inst_6.G199_4_r_6 -> IN_10_0_l_4 , P_inst_6.G214_4_r_6 -> IN_11_0_l_4 , P_inst_6.n_569_1_r_6 -> IN_1_5_l_4 , P_inst_6.ACVQN1_5_r_6 -> IN_2_5_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_4.G42_1_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_4.n_572_1_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_4.n_573_1_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_4.n_549_1_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_4.n_569_1_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_4.ACVQN2_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_4.ACVQN1_5_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_4.P6_5_r_4 -> IN1);
		}

	rule pattern_connect_6_5 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_6.G42_1_r_6 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_6.n_572_1_r_6 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_6.n_573_1_r_6 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_6.n_549_1_r_6 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_6.n_569_1_r_6 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_6.n_452_1_r_6 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_6.G199_4_r_6 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_6.G214_4_r_6 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_6.ACVQN1_5_r_6 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_6.P6_5_r_6 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](P_inst_6.G214_4_r_6 -> IN_1_2_l_5 , P_inst_6.G42_1_r_6 -> IN_2_2_l_5 , P_inst_6.n_573_1_r_6 -> IN_3_2_l_5 , P_inst_6.n_549_1_r_6 -> IN_6_2_l_5 , P_inst_6.n_452_1_r_6 -> IN_1_3_l_5 , P_inst_6.G199_4_r_6 -> IN_2_3_l_5 , P_inst_6.G42_1_r_6 -> IN_4_3_l_5 , P_inst_6.ACVQN1_5_r_6 -> IN_1_4_l_5 , P_inst_6.n_572_1_r_6 -> IN_2_4_l_5 , P_inst_6.n_569_1_r_6 -> IN_3_4_l_5 , P_inst_6.P6_5_r_6 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_5.G42_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_5.n_572_1_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_5.n_573_1_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_5.n_549_1_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_5.n_569_1_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_5.n_452_1_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_5.ACVQN2_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_5.ACVQN1_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_5.P6_5_r_5 -> IN1);
		}

	rule pattern_connect_6_7 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_6.G42_1_r_6 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_6.n_572_1_r_6 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_6.n_573_1_r_6 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_6.n_549_1_r_6 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_6.n_569_1_r_6 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_6.n_452_1_r_6 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_6.G199_4_r_6 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_6.G214_4_r_6 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_6.ACVQN1_5_r_6 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_6.P6_5_r_6 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](P_inst_6.n_573_1_r_6 -> G1_0_l_7 , P_inst_6.n_452_1_r_6 -> G2_0_l_7 , P_inst_6.G199_4_r_6 -> IN_2_0_l_7 , P_inst_6.G42_1_r_6 -> IN_4_0_l_7 , P_inst_6.n_549_1_r_6 -> IN_5_0_l_7 , P_inst_6.n_572_1_r_6 -> IN_7_0_l_7 , P_inst_6.n_569_1_r_6 -> IN_8_0_l_7 , P_inst_6.P6_5_r_6 -> IN_10_0_l_7 , P_inst_6.G214_4_r_6 -> IN_11_0_l_7 , P_inst_6.ACVQN1_5_r_6 -> IN_1_5_l_7 , P_inst_6.G42_1_r_6 -> IN_2_5_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_7.G42_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_7.n_572_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_7.n_573_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_7.n_549_1_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_7.n_569_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_7.G199_4_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_7.G214_4_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_7.ACVQN1_5_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_7.P6_5_r_7 -> IN1);
		}

	rule pattern_connect_6_8 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_6.G42_1_r_6 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_6.n_572_1_r_6 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_6.n_573_1_r_6 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_6.n_549_1_r_6 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_6.n_569_1_r_6 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_6.n_452_1_r_6 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_6.G199_4_r_6 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_6.G214_4_r_6 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_6.ACVQN1_5_r_6 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_6.P6_5_r_6 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](P_inst_6.n_549_1_r_6 -> G1_0_l_8 , P_inst_6.n_452_1_r_6 -> G2_0_l_8 , P_inst_6.n_573_1_r_6 -> IN_2_0_l_8 , P_inst_6.G199_4_r_6 -> IN_4_0_l_8 , P_inst_6.G42_1_r_6 -> IN_5_0_l_8 , P_inst_6.n_572_1_r_6 -> IN_7_0_l_8 , P_inst_6.G214_4_r_6 -> IN_8_0_l_8 , P_inst_6.G42_1_r_6 -> IN_10_0_l_8 , P_inst_6.P6_5_r_6 -> IN_11_0_l_8 , P_inst_6.ACVQN1_5_r_6 -> IN_1_5_l_8 , P_inst_6.n_569_1_r_6 -> IN_2_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_8.G42_1_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_8.n_572_1_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_8.n_549_1_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_8.n_569_1_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_8.n_452_1_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_8.n_42_2_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_8.G199_2_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_8.G199_4_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_8.G214_4_r_8 -> IN1);
		}

	rule pattern_connect_6_9 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_6.G42_1_r_6 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_6.n_572_1_r_6 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_6.n_573_1_r_6 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_6.n_549_1_r_6 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_6.n_569_1_r_6 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_6.n_452_1_r_6 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_6.G199_4_r_6 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_6.G214_4_r_6 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_6.ACVQN1_5_r_6 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_6.P6_5_r_6 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](P_inst_6.G42_1_r_6 -> IN_1_2_l_9 , P_inst_6.P6_5_r_6 -> IN_2_2_l_9 , P_inst_6.ACVQN1_5_r_6 -> IN_3_2_l_9 , P_inst_6.n_573_1_r_6 -> IN_6_2_l_9 , P_inst_6.n_569_1_r_6 -> IN_1_3_l_9 , P_inst_6.n_572_1_r_6 -> IN_2_3_l_9 , P_inst_6.n_452_1_r_6 -> IN_4_3_l_9 , P_inst_6.G42_1_r_6 -> IN_1_4_l_9 , P_inst_6.G199_4_r_6 -> IN_2_4_l_9 , P_inst_6.n_549_1_r_6 -> IN_3_4_l_9 , P_inst_6.G214_4_r_6 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_9.G42_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_9.n_572_1_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_9.n_573_1_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_9.n_549_1_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_9.n_569_1_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_9.n_42_2_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_9.G199_2_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_9.G199_4_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_9.G214_4_r_9 -> IN1);
		}

	rule pattern_connect_6_10 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_6.G42_1_r_6 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_6.n_572_1_r_6 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_6.n_573_1_r_6 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_6.n_549_1_r_6 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_6.n_569_1_r_6 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_6.n_452_1_r_6 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_6.G199_4_r_6 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_6.G214_4_r_6 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_6.ACVQN1_5_r_6 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_6.P6_5_r_6 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](P_inst_6.G42_1_r_6 -> IN_1_2_l_10 , P_inst_6.n_452_1_r_6 -> IN_2_2_l_10 , P_inst_6.G199_4_r_6 -> IN_3_2_l_10 , P_inst_6.n_549_1_r_6 -> IN_6_2_l_10 , P_inst_6.G42_1_r_6 -> IN_1_3_l_10 , P_inst_6.ACVQN1_5_r_6 -> IN_2_3_l_10 , P_inst_6.P6_5_r_6 -> IN_4_3_l_10 , P_inst_6.n_572_1_r_6 -> IN_1_4_l_10 , P_inst_6.n_569_1_r_6 -> IN_2_4_l_10 , P_inst_6.n_573_1_r_6 -> IN_3_4_l_10 , P_inst_6.G214_4_r_6 -> IN_6_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_10.G42_1_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_10.n_572_1_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_10.n_573_1_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_10.n_549_1_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_10.n_42_2_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_10.G199_2_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_10.ACVQN2_3_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
		}

	rule pattern_connect_6_11 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_6.G42_1_r_6 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_6.n_572_1_r_6 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_6.n_573_1_r_6 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_6.n_549_1_r_6 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_6.n_569_1_r_6 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_6.n_452_1_r_6 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_6.G199_4_r_6 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_6.G214_4_r_6 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_6.ACVQN1_5_r_6 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_6.P6_5_r_6 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](P_inst_6.G42_1_r_6 -> G1_0_l_11 , P_inst_6.n_452_1_r_6 -> G2_0_l_11 , P_inst_6.G42_1_r_6 -> IN_2_0_l_11 , P_inst_6.n_569_1_r_6 -> IN_4_0_l_11 , P_inst_6.n_549_1_r_6 -> IN_5_0_l_11 , P_inst_6.P6_5_r_6 -> IN_7_0_l_11 , P_inst_6.ACVQN1_5_r_6 -> IN_8_0_l_11 , P_inst_6.G214_4_r_6 -> IN_10_0_l_11 , P_inst_6.G199_4_r_6 -> IN_11_0_l_11 , P_inst_6.n_572_1_r_6 -> IN_1_5_l_11 , P_inst_6.n_573_1_r_6 -> IN_2_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_11.G42_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_11.n_572_1_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_11.n_573_1_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_11.n_549_1_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_11.n_569_1_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_11.n_452_1_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_11.n_42_2_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_11.G199_2_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_11.ACVQN2_3_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
		}

	rule pattern_connect_6_12 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_6.G42_1_r_6 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_6.n_572_1_r_6 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_6.n_573_1_r_6 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_6.n_549_1_r_6 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_6.n_569_1_r_6 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_6.n_452_1_r_6 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_6.G199_4_r_6 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_6.G214_4_r_6 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_6.ACVQN1_5_r_6 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_6.P6_5_r_6 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](P_inst_6.G42_1_r_6 -> G1_0_l_12 , P_inst_6.P6_5_r_6 -> G2_0_l_12 , P_inst_6.n_573_1_r_6 -> IN_2_0_l_12 , P_inst_6.n_549_1_r_6 -> IN_4_0_l_12 , P_inst_6.n_572_1_r_6 -> IN_5_0_l_12 , P_inst_6.G42_1_r_6 -> IN_7_0_l_12 , P_inst_6.G214_4_r_6 -> IN_8_0_l_12 , P_inst_6.n_452_1_r_6 -> IN_10_0_l_12 , P_inst_6.G199_4_r_6 -> IN_11_0_l_12 , P_inst_6.n_569_1_r_6 -> IN_1_5_l_12 , P_inst_6.ACVQN1_5_r_6 -> IN_2_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_12.G42_1_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_12.n_572_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_12.n_573_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_12.n_549_1_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_12.n_42_2_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_12.G199_2_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_12.ACVQN1_5_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_12.P6_5_r_12 -> IN1);
		}

	rule pattern_connect_6_13 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_6.G42_1_r_6 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_6.n_572_1_r_6 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_6.n_573_1_r_6 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_6.n_549_1_r_6 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_6.n_569_1_r_6 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_6.n_452_1_r_6 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_6.G199_4_r_6 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_6.G214_4_r_6 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_6.ACVQN1_5_r_6 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_6.P6_5_r_6 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](P_inst_6.ACVQN1_5_r_6 -> G18_1_l_13 , P_inst_6.n_573_1_r_6 -> G15_1_l_13 , P_inst_6.G214_4_r_6 -> IN_1_1_l_13 , P_inst_6.G42_1_r_6 -> IN_4_1_l_13 , P_inst_6.n_572_1_r_6 -> IN_5_1_l_13 , P_inst_6.n_549_1_r_6 -> IN_7_1_l_13 , P_inst_6.P6_5_r_6 -> IN_9_1_l_13 , P_inst_6.n_569_1_r_6 -> IN_10_1_l_13 , P_inst_6.G199_4_r_6 -> IN_1_3_l_13 , P_inst_6.G42_1_r_6 -> IN_2_3_l_13 , P_inst_6.n_452_1_r_6 -> IN_4_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_13.G42_1_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_13.n_572_1_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_13.n_573_1_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_13.n_549_1_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_13.n_452_1_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_13.ACVQN2_3_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_13.ACVQN1_5_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_13.P6_5_r_13 -> IN1);
		}

	rule pattern_connect_6_14 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_6.G42_1_r_6 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_6.n_572_1_r_6 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_6.n_573_1_r_6 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_6.n_549_1_r_6 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_6.n_569_1_r_6 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_6.n_452_1_r_6 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_6.G199_4_r_6 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_6.G214_4_r_6 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_6.ACVQN1_5_r_6 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_6.P6_5_r_6 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](P_inst_6.n_569_1_r_6 -> G18_1_l_14 , P_inst_6.n_573_1_r_6 -> G15_1_l_14 , P_inst_6.G42_1_r_6 -> IN_1_1_l_14 , P_inst_6.P6_5_r_6 -> IN_4_1_l_14 , P_inst_6.n_549_1_r_6 -> IN_5_1_l_14 , P_inst_6.n_572_1_r_6 -> IN_7_1_l_14 , P_inst_6.n_452_1_r_6 -> IN_9_1_l_14 , P_inst_6.G199_4_r_6 -> IN_10_1_l_14 , P_inst_6.G42_1_r_6 -> IN_1_3_l_14 , P_inst_6.ACVQN1_5_r_6 -> IN_2_3_l_14 , P_inst_6.G214_4_r_6 -> IN_4_3_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_14.G42_1_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_14.n_572_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_14.n_573_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_14.n_549_1_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_14.n_569_1_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_14.n_42_2_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_14.G199_2_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_14.ACVQN1_5_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_14.P6_5_r_14 -> IN1);
		}

	rule pattern_connect_6_15 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_6.G42_1_r_6 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_6.n_572_1_r_6 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_6.n_573_1_r_6 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_6.n_549_1_r_6 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_6.n_569_1_r_6 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_6.n_452_1_r_6 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_6.G199_4_r_6 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_6.G214_4_r_6 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_6.ACVQN1_5_r_6 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_6.P6_5_r_6 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		add P_inst_15 PAT_15[ connected = "0"](P_inst_6.G199_4_r_6 -> G18_1_l_15 , P_inst_6.n_549_1_r_6 -> G15_1_l_15 , P_inst_6.G214_4_r_6 -> IN_1_1_l_15 , P_inst_6.ACVQN1_5_r_6 -> IN_4_1_l_15 , P_inst_6.n_452_1_r_6 -> IN_5_1_l_15 , P_inst_6.P6_5_r_6 -> IN_7_1_l_15 , P_inst_6.G42_1_r_6 -> IN_9_1_l_15 , P_inst_6.n_573_1_r_6 -> IN_10_1_l_15 , P_inst_6.G42_1_r_6 -> IN_1_3_l_15 , P_inst_6.n_572_1_r_6 -> IN_2_3_l_15 , P_inst_6.n_569_1_r_6 -> IN_4_3_l_15 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_15.G42_1_r_15 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_15.n_572_1_r_15 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_15.n_573_1_r_15 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_15.n_549_1_r_15 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_15.n_569_1_r_15 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_15.ACVQN2_3_r_15 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_15.G199_4_r_15 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_15.G214_4_r_15 -> IN1);
		}

	rule pattern_connect_6_16 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_6.G42_1_r_6 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_6.n_572_1_r_6 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_6.n_573_1_r_6 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_6.n_549_1_r_6 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_6.n_569_1_r_6 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_6.n_452_1_r_6 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_6.G199_4_r_6 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_6.G214_4_r_6 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_6.ACVQN1_5_r_6 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_6.P6_5_r_6 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		add P_inst_16 PAT_16[ connected = "0"](P_inst_6.G199_4_r_6 -> G18_1_l_16 , P_inst_6.P6_5_r_6 -> G15_1_l_16 , P_inst_6.ACVQN1_5_r_6 -> IN_1_1_l_16 , P_inst_6.n_452_1_r_6 -> IN_4_1_l_16 , P_inst_6.n_549_1_r_6 -> IN_5_1_l_16 , P_inst_6.n_569_1_r_6 -> IN_7_1_l_16 , P_inst_6.n_573_1_r_6 -> IN_9_1_l_16 , P_inst_6.G42_1_r_6 -> IN_10_1_l_16 , P_inst_6.G42_1_r_6 -> IN_1_3_l_16 , P_inst_6.G214_4_r_6 -> IN_2_3_l_16 , P_inst_6.n_572_1_r_6 -> IN_4_3_l_16 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_16.G42_1_r_16 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_16.n_572_1_r_16 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_16.n_573_1_r_16 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_16.n_549_1_r_16 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_16.n_569_1_r_16 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_16.n_452_1_r_16 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_16.G199_4_r_16 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_16.G214_4_r_16 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_16.ACVQN1_5_r_16 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_16.P6_5_r_16 -> IN1);
		}

	rule pattern_connect_6_17 {
		sub {
			P_inst_6 PAT_6[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_6.G42_1_r_6 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_6.n_572_1_r_6 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_6.n_573_1_r_6 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_6.n_549_1_r_6 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_6.n_569_1_r_6 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_6.n_452_1_r_6 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_6.G199_4_r_6 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_6.G214_4_r_6 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_6.ACVQN1_5_r_6 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_6.P6_5_r_6 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_6[ connected = "1"];
		add P_inst_17 PAT_17[ connected = "0"](P_inst_6.n_569_1_r_6 -> G1_0_l_17 , P_inst_6.n_452_1_r_6 -> G2_0_l_17 , P_inst_6.G214_4_r_6 -> IN_2_0_l_17 , P_inst_6.n_549_1_r_6 -> IN_4_0_l_17 , P_inst_6.n_572_1_r_6 -> IN_5_0_l_17 , P_inst_6.ACVQN1_5_r_6 -> IN_7_0_l_17 , P_inst_6.G199_4_r_6 -> IN_8_0_l_17 , P_inst_6.G42_1_r_6 -> IN_10_0_l_17 , P_inst_6.P6_5_r_6 -> IN_11_0_l_17 , P_inst_6.n_573_1_r_6 -> IN_1_5_l_17 , P_inst_6.G42_1_r_6 -> IN_2_5_l_17 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_17.G42_1_r_17 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_17.n_572_1_r_17 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_17.n_573_1_r_17 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_17.n_549_1_r_17 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_17.n_569_1_r_17 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_17.n_452_1_r_17 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_17.ACVQN2_3_r_17 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_17.G199_4_r_17 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_17.G214_4_r_17 -> IN1);
		}

	rule pattern_connect_7_0 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_7.G42_1_r_7 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_7.n_572_1_r_7 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_7.n_573_1_r_7 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_7.n_549_1_r_7 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_7.n_569_1_r_7 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_7.G199_4_r_7 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_7.G214_4_r_7 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_7.ACVQN1_5_r_7 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_7.P6_5_r_7 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](P_inst_7.n_572_1_r_7 -> G18_1_l_0 , P_inst_7.n_572_1_r_7 -> G15_1_l_0 , P_inst_7.n_549_1_r_7 -> IN_1_1_l_0 , P_inst_7.n_573_1_r_7 -> IN_4_1_l_0 , P_inst_7.G199_4_r_7 -> IN_5_1_l_0 , P_inst_7.P6_5_r_7 -> IN_7_1_l_0 , P_inst_7.n_569_1_r_7 -> IN_9_1_l_0 , P_inst_7.G42_1_r_7 -> IN_10_1_l_0 , P_inst_7.G214_4_r_7 -> IN_1_3_l_0 , P_inst_7.G42_1_r_7 -> IN_2_3_l_0 , P_inst_7.ACVQN1_5_r_7 -> IN_4_3_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_0.G42_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_0.n_572_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_0.n_573_1_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_0.n_549_1_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_0.n_42_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_0.G199_2_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_0.G199_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_0.G214_4_r_0 -> IN1);
		}

	rule pattern_connect_7_1 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_7.G42_1_r_7 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_7.n_572_1_r_7 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_7.n_573_1_r_7 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_7.n_549_1_r_7 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_7.n_569_1_r_7 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_7.G199_4_r_7 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_7.G214_4_r_7 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_7.ACVQN1_5_r_7 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_7.P6_5_r_7 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](P_inst_7.G42_1_r_7 -> IN_1_2_l_1 , P_inst_7.G214_4_r_7 -> IN_2_2_l_1 , P_inst_7.ACVQN1_5_r_7 -> IN_3_2_l_1 , P_inst_7.n_572_1_r_7 -> IN_6_2_l_1 , P_inst_7.P6_5_r_7 -> IN_1_3_l_1 , P_inst_7.n_569_1_r_7 -> IN_2_3_l_1 , P_inst_7.n_573_1_r_7 -> IN_4_3_l_1 , P_inst_7.G199_4_r_7 -> IN_1_4_l_1 , P_inst_7.n_572_1_r_7 -> IN_2_4_l_1 , P_inst_7.n_549_1_r_7 -> IN_3_4_l_1 , P_inst_7.G42_1_r_7 -> IN_6_4_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_1.G42_1_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_1.n_572_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_1.n_573_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_1.n_549_1_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_1.n_452_1_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_1.ACVQN2_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_1.G199_4_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_1.G214_4_r_1 -> IN1);
		}

	rule pattern_connect_7_2 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_7.G42_1_r_7 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_7.n_572_1_r_7 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_7.n_573_1_r_7 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_7.n_549_1_r_7 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_7.n_569_1_r_7 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_7.G199_4_r_7 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_7.G214_4_r_7 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_7.ACVQN1_5_r_7 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_7.P6_5_r_7 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](P_inst_7.ACVQN1_5_r_7 -> IN_1_2_l_2 , P_inst_7.G199_4_r_7 -> IN_2_2_l_2 , P_inst_7.n_573_1_r_7 -> IN_3_2_l_2 , P_inst_7.G42_1_r_7 -> IN_6_2_l_2 , P_inst_7.n_549_1_r_7 -> IN_1_3_l_2 , P_inst_7.n_572_1_r_7 -> IN_2_3_l_2 , P_inst_7.n_569_1_r_7 -> IN_4_3_l_2 , P_inst_7.P6_5_r_7 -> IN_1_4_l_2 , P_inst_7.G214_4_r_7 -> IN_2_4_l_2 , P_inst_7.n_572_1_r_7 -> IN_3_4_l_2 , P_inst_7.G42_1_r_7 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_2.G42_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_2.n_572_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_2.n_549_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_2.n_569_1_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_2.n_452_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_2.n_42_2_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_2.G199_2_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_2.ACVQN1_5_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_2.P6_5_r_2 -> IN1);
		}

	rule pattern_connect_7_3 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_7.G42_1_r_7 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_7.n_572_1_r_7 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_7.n_573_1_r_7 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_7.n_549_1_r_7 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_7.n_569_1_r_7 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_7.G199_4_r_7 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_7.G214_4_r_7 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_7.ACVQN1_5_r_7 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_7.P6_5_r_7 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](P_inst_7.ACVQN1_5_r_7 -> G18_1_l_3 , P_inst_7.n_549_1_r_7 -> G15_1_l_3 , P_inst_7.G42_1_r_7 -> IN_1_1_l_3 , P_inst_7.n_573_1_r_7 -> IN_4_1_l_3 , P_inst_7.G199_4_r_7 -> IN_5_1_l_3 , P_inst_7.n_572_1_r_7 -> IN_7_1_l_3 , P_inst_7.P6_5_r_7 -> IN_9_1_l_3 , P_inst_7.G42_1_r_7 -> IN_10_1_l_3 , P_inst_7.G214_4_r_7 -> IN_1_3_l_3 , P_inst_7.n_569_1_r_7 -> IN_2_3_l_3 , P_inst_7.n_572_1_r_7 -> IN_4_3_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_3.G42_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_3.n_572_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_3.n_573_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_3.n_549_1_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_3.n_569_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_3.n_452_1_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_3.n_42_2_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_3.G199_2_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_3.ACVQN2_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
		}

	rule pattern_connect_7_4 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_7.G42_1_r_7 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_7.n_572_1_r_7 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_7.n_573_1_r_7 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_7.n_549_1_r_7 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_7.n_569_1_r_7 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_7.G199_4_r_7 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_7.G214_4_r_7 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_7.ACVQN1_5_r_7 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_7.P6_5_r_7 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](P_inst_7.P6_5_r_7 -> G1_0_l_4 , P_inst_7.G42_1_r_7 -> G2_0_l_4 , P_inst_7.G42_1_r_7 -> IN_2_0_l_4 , P_inst_7.G199_4_r_7 -> IN_4_0_l_4 , P_inst_7.n_549_1_r_7 -> IN_5_0_l_4 , P_inst_7.n_572_1_r_7 -> IN_7_0_l_4 , P_inst_7.n_572_1_r_7 -> IN_8_0_l_4 , P_inst_7.G214_4_r_7 -> IN_10_0_l_4 , P_inst_7.ACVQN1_5_r_7 -> IN_11_0_l_4 , P_inst_7.n_573_1_r_7 -> IN_1_5_l_4 , P_inst_7.n_569_1_r_7 -> IN_2_5_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_4.G42_1_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_4.n_572_1_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_4.n_573_1_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_4.n_549_1_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_4.n_569_1_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_4.ACVQN2_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_4.ACVQN1_5_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_4.P6_5_r_4 -> IN1);
		}

	rule pattern_connect_7_5 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_7.G42_1_r_7 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_7.n_572_1_r_7 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_7.n_573_1_r_7 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_7.n_549_1_r_7 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_7.n_569_1_r_7 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_7.G199_4_r_7 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_7.G214_4_r_7 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_7.ACVQN1_5_r_7 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_7.P6_5_r_7 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](P_inst_7.n_573_1_r_7 -> IN_1_2_l_5 , P_inst_7.G42_1_r_7 -> IN_2_2_l_5 , P_inst_7.n_549_1_r_7 -> IN_3_2_l_5 , P_inst_7.G214_4_r_7 -> IN_6_2_l_5 , P_inst_7.n_569_1_r_7 -> IN_1_3_l_5 , P_inst_7.P6_5_r_7 -> IN_2_3_l_5 , P_inst_7.ACVQN1_5_r_7 -> IN_4_3_l_5 , P_inst_7.n_572_1_r_7 -> IN_1_4_l_5 , P_inst_7.G199_4_r_7 -> IN_2_4_l_5 , P_inst_7.n_572_1_r_7 -> IN_3_4_l_5 , P_inst_7.G42_1_r_7 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_5.G42_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_5.n_572_1_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_5.n_573_1_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_5.n_549_1_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_5.n_569_1_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_5.n_452_1_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_5.ACVQN2_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_5.ACVQN1_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_5.P6_5_r_5 -> IN1);
		}

	rule pattern_connect_7_6 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_7.G42_1_r_7 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_7.n_572_1_r_7 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_7.n_573_1_r_7 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_7.n_549_1_r_7 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_7.n_569_1_r_7 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_7.G199_4_r_7 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_7.G214_4_r_7 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_7.ACVQN1_5_r_7 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_7.P6_5_r_7 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](P_inst_7.G42_1_r_7 -> IN_1_2_l_6 , P_inst_7.G214_4_r_7 -> IN_2_2_l_6 , P_inst_7.G42_1_r_7 -> IN_3_2_l_6 , P_inst_7.n_549_1_r_7 -> IN_6_2_l_6 , P_inst_7.G199_4_r_7 -> IN_1_3_l_6 , P_inst_7.n_572_1_r_7 -> IN_2_3_l_6 , P_inst_7.ACVQN1_5_r_7 -> IN_4_3_l_6 , P_inst_7.n_573_1_r_7 -> IN_1_4_l_6 , P_inst_7.P6_5_r_7 -> IN_2_4_l_6 , P_inst_7.n_572_1_r_7 -> IN_3_4_l_6 , P_inst_7.n_569_1_r_7 -> IN_6_4_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_6.G42_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_6.n_572_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_6.n_573_1_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_6.n_549_1_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_6.n_569_1_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_6.n_452_1_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_6.G199_4_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_6.G214_4_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_6.ACVQN1_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_6.P6_5_r_6 -> IN1);
		}

	rule pattern_connect_7_8 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_7.G42_1_r_7 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_7.n_572_1_r_7 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_7.n_573_1_r_7 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_7.n_549_1_r_7 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_7.n_569_1_r_7 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_7.G199_4_r_7 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_7.G214_4_r_7 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_7.ACVQN1_5_r_7 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_7.P6_5_r_7 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](P_inst_7.n_573_1_r_7 -> G1_0_l_8 , P_inst_7.G214_4_r_7 -> G2_0_l_8 , P_inst_7.G42_1_r_7 -> IN_2_0_l_8 , P_inst_7.n_572_1_r_7 -> IN_4_0_l_8 , P_inst_7.n_549_1_r_7 -> IN_5_0_l_8 , P_inst_7.G42_1_r_7 -> IN_7_0_l_8 , P_inst_7.P6_5_r_7 -> IN_8_0_l_8 , P_inst_7.ACVQN1_5_r_7 -> IN_10_0_l_8 , P_inst_7.n_569_1_r_7 -> IN_11_0_l_8 , P_inst_7.G199_4_r_7 -> IN_1_5_l_8 , P_inst_7.n_572_1_r_7 -> IN_2_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_8.G42_1_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_8.n_572_1_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_8.n_549_1_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_8.n_569_1_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_8.n_452_1_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_8.n_42_2_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_8.G199_2_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_8.G199_4_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_8.G214_4_r_8 -> IN1);
		}

	rule pattern_connect_7_9 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_7.G42_1_r_7 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_7.n_572_1_r_7 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_7.n_573_1_r_7 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_7.n_549_1_r_7 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_7.n_569_1_r_7 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_7.G199_4_r_7 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_7.G214_4_r_7 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_7.ACVQN1_5_r_7 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_7.P6_5_r_7 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](P_inst_7.ACVQN1_5_r_7 -> IN_1_2_l_9 , P_inst_7.n_549_1_r_7 -> IN_2_2_l_9 , P_inst_7.G214_4_r_7 -> IN_3_2_l_9 , P_inst_7.P6_5_r_7 -> IN_6_2_l_9 , P_inst_7.n_573_1_r_7 -> IN_1_3_l_9 , P_inst_7.n_569_1_r_7 -> IN_2_3_l_9 , P_inst_7.n_572_1_r_7 -> IN_4_3_l_9 , P_inst_7.G199_4_r_7 -> IN_1_4_l_9 , P_inst_7.G42_1_r_7 -> IN_2_4_l_9 , P_inst_7.G42_1_r_7 -> IN_3_4_l_9 , P_inst_7.n_572_1_r_7 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_9.G42_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_9.n_572_1_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_9.n_573_1_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_9.n_549_1_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_9.n_569_1_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_9.n_42_2_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_9.G199_2_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_9.G199_4_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_9.G214_4_r_9 -> IN1);
		}

	rule pattern_connect_7_10 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_7.G42_1_r_7 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_7.n_572_1_r_7 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_7.n_573_1_r_7 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_7.n_549_1_r_7 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_7.n_569_1_r_7 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_7.G199_4_r_7 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_7.G214_4_r_7 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_7.ACVQN1_5_r_7 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_7.P6_5_r_7 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](P_inst_7.G42_1_r_7 -> IN_1_2_l_10 , P_inst_7.n_572_1_r_7 -> IN_2_2_l_10 , P_inst_7.G42_1_r_7 -> IN_3_2_l_10 , P_inst_7.ACVQN1_5_r_7 -> IN_6_2_l_10 , P_inst_7.n_549_1_r_7 -> IN_1_3_l_10 , P_inst_7.n_569_1_r_7 -> IN_2_3_l_10 , P_inst_7.n_572_1_r_7 -> IN_4_3_l_10 , P_inst_7.P6_5_r_7 -> IN_1_4_l_10 , P_inst_7.G199_4_r_7 -> IN_2_4_l_10 , P_inst_7.n_573_1_r_7 -> IN_3_4_l_10 , P_inst_7.G214_4_r_7 -> IN_6_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_10.G42_1_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_10.n_572_1_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_10.n_573_1_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_10.n_549_1_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_10.n_42_2_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_10.G199_2_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_10.ACVQN2_3_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
		}

	rule pattern_connect_7_11 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_7.G42_1_r_7 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_7.n_572_1_r_7 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_7.n_573_1_r_7 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_7.n_549_1_r_7 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_7.n_569_1_r_7 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_7.G199_4_r_7 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_7.G214_4_r_7 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_7.ACVQN1_5_r_7 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_7.P6_5_r_7 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](P_inst_7.n_569_1_r_7 -> G1_0_l_11 , P_inst_7.n_573_1_r_7 -> G2_0_l_11 , P_inst_7.G42_1_r_7 -> IN_2_0_l_11 , P_inst_7.ACVQN1_5_r_7 -> IN_4_0_l_11 , P_inst_7.P6_5_r_7 -> IN_5_0_l_11 , P_inst_7.n_549_1_r_7 -> IN_7_0_l_11 , P_inst_7.n_572_1_r_7 -> IN_8_0_l_11 , P_inst_7.G214_4_r_7 -> IN_10_0_l_11 , P_inst_7.G42_1_r_7 -> IN_11_0_l_11 , P_inst_7.G199_4_r_7 -> IN_1_5_l_11 , P_inst_7.n_572_1_r_7 -> IN_2_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_11.G42_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_11.n_572_1_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_11.n_573_1_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_11.n_549_1_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_11.n_569_1_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_11.n_452_1_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_11.n_42_2_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_11.G199_2_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_11.ACVQN2_3_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
		}

	rule pattern_connect_7_12 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_7.G42_1_r_7 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_7.n_572_1_r_7 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_7.n_573_1_r_7 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_7.n_549_1_r_7 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_7.n_569_1_r_7 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_7.G199_4_r_7 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_7.G214_4_r_7 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_7.ACVQN1_5_r_7 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_7.P6_5_r_7 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](P_inst_7.n_573_1_r_7 -> G1_0_l_12 , P_inst_7.G42_1_r_7 -> G2_0_l_12 , P_inst_7.n_569_1_r_7 -> IN_2_0_l_12 , P_inst_7.G42_1_r_7 -> IN_4_0_l_12 , P_inst_7.P6_5_r_7 -> IN_5_0_l_12 , P_inst_7.n_572_1_r_7 -> IN_7_0_l_12 , P_inst_7.n_572_1_r_7 -> IN_8_0_l_12 , P_inst_7.ACVQN1_5_r_7 -> IN_10_0_l_12 , P_inst_7.n_549_1_r_7 -> IN_11_0_l_12 , P_inst_7.G199_4_r_7 -> IN_1_5_l_12 , P_inst_7.G214_4_r_7 -> IN_2_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_12.G42_1_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_12.n_572_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_12.n_573_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_12.n_549_1_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_12.n_42_2_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_12.G199_2_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_12.ACVQN1_5_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_12.P6_5_r_12 -> IN1);
		}

	rule pattern_connect_7_13 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_7.G42_1_r_7 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_7.n_572_1_r_7 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_7.n_573_1_r_7 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_7.n_549_1_r_7 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_7.n_569_1_r_7 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_7.G199_4_r_7 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_7.G214_4_r_7 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_7.ACVQN1_5_r_7 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_7.P6_5_r_7 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](P_inst_7.n_573_1_r_7 -> G18_1_l_13 , P_inst_7.P6_5_r_7 -> G15_1_l_13 , P_inst_7.G199_4_r_7 -> IN_1_1_l_13 , P_inst_7.G42_1_r_7 -> IN_4_1_l_13 , P_inst_7.n_569_1_r_7 -> IN_5_1_l_13 , P_inst_7.G42_1_r_7 -> IN_7_1_l_13 , P_inst_7.ACVQN1_5_r_7 -> IN_9_1_l_13 , P_inst_7.n_572_1_r_7 -> IN_10_1_l_13 , P_inst_7.n_549_1_r_7 -> IN_1_3_l_13 , P_inst_7.n_572_1_r_7 -> IN_2_3_l_13 , P_inst_7.G214_4_r_7 -> IN_4_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_13.G42_1_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_13.n_572_1_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_13.n_573_1_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_13.n_549_1_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_13.n_452_1_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_13.ACVQN2_3_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_13.ACVQN1_5_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_13.P6_5_r_13 -> IN1);
		}

	rule pattern_connect_7_14 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_7.G42_1_r_7 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_7.n_572_1_r_7 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_7.n_573_1_r_7 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_7.n_549_1_r_7 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_7.n_569_1_r_7 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_7.G199_4_r_7 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_7.G214_4_r_7 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_7.ACVQN1_5_r_7 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_7.P6_5_r_7 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](P_inst_7.G199_4_r_7 -> G18_1_l_14 , P_inst_7.n_549_1_r_7 -> G15_1_l_14 , P_inst_7.G42_1_r_7 -> IN_1_1_l_14 , P_inst_7.n_572_1_r_7 -> IN_4_1_l_14 , P_inst_7.n_569_1_r_7 -> IN_5_1_l_14 , P_inst_7.G214_4_r_7 -> IN_7_1_l_14 , P_inst_7.n_573_1_r_7 -> IN_9_1_l_14 , P_inst_7.ACVQN1_5_r_7 -> IN_10_1_l_14 , P_inst_7.n_572_1_r_7 -> IN_1_3_l_14 , P_inst_7.G42_1_r_7 -> IN_2_3_l_14 , P_inst_7.P6_5_r_7 -> IN_4_3_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_14.G42_1_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_14.n_572_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_14.n_573_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_14.n_549_1_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_14.n_569_1_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_14.n_42_2_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_14.G199_2_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_14.ACVQN1_5_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_14.P6_5_r_14 -> IN1);
		}

	rule pattern_connect_7_15 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_7.G42_1_r_7 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_7.n_572_1_r_7 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_7.n_573_1_r_7 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_7.n_549_1_r_7 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_7.n_569_1_r_7 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_7.G199_4_r_7 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_7.G214_4_r_7 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_7.ACVQN1_5_r_7 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_7.P6_5_r_7 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		add P_inst_15 PAT_15[ connected = "0"](P_inst_7.G214_4_r_7 -> G18_1_l_15 , P_inst_7.n_572_1_r_7 -> G15_1_l_15 , P_inst_7.n_572_1_r_7 -> IN_1_1_l_15 , P_inst_7.G199_4_r_7 -> IN_4_1_l_15 , P_inst_7.G42_1_r_7 -> IN_5_1_l_15 , P_inst_7.P6_5_r_7 -> IN_7_1_l_15 , P_inst_7.n_573_1_r_7 -> IN_9_1_l_15 , P_inst_7.n_569_1_r_7 -> IN_10_1_l_15 , P_inst_7.ACVQN1_5_r_7 -> IN_1_3_l_15 , P_inst_7.G42_1_r_7 -> IN_2_3_l_15 , P_inst_7.n_549_1_r_7 -> IN_4_3_l_15 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_15.G42_1_r_15 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_15.n_572_1_r_15 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_15.n_573_1_r_15 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_15.n_549_1_r_15 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_15.n_569_1_r_15 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_15.ACVQN2_3_r_15 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_15.G199_4_r_15 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_15.G214_4_r_15 -> IN1);
		}

	rule pattern_connect_7_16 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_7.G42_1_r_7 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_7.n_572_1_r_7 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_7.n_573_1_r_7 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_7.n_549_1_r_7 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_7.n_569_1_r_7 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_7.G199_4_r_7 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_7.G214_4_r_7 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_7.ACVQN1_5_r_7 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_7.P6_5_r_7 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		add P_inst_16 PAT_16[ connected = "0"](P_inst_7.P6_5_r_7 -> G18_1_l_16 , P_inst_7.G42_1_r_7 -> G15_1_l_16 , P_inst_7.G214_4_r_7 -> IN_1_1_l_16 , P_inst_7.n_573_1_r_7 -> IN_4_1_l_16 , P_inst_7.G199_4_r_7 -> IN_5_1_l_16 , P_inst_7.n_549_1_r_7 -> IN_7_1_l_16 , P_inst_7.G42_1_r_7 -> IN_9_1_l_16 , P_inst_7.ACVQN1_5_r_7 -> IN_10_1_l_16 , P_inst_7.n_572_1_r_7 -> IN_1_3_l_16 , P_inst_7.n_569_1_r_7 -> IN_2_3_l_16 , P_inst_7.n_572_1_r_7 -> IN_4_3_l_16 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_16.G42_1_r_16 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_16.n_572_1_r_16 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_16.n_573_1_r_16 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_16.n_549_1_r_16 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_16.n_569_1_r_16 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_16.n_452_1_r_16 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_16.G199_4_r_16 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_16.G214_4_r_16 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_16.ACVQN1_5_r_16 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_16.P6_5_r_16 -> IN1);
		}

	rule pattern_connect_7_17 {
		sub {
			P_inst_7 PAT_7[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_7.G42_1_r_7 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_7.n_572_1_r_7 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_7.n_573_1_r_7 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_7.n_549_1_r_7 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_7.n_569_1_r_7 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_7.G199_4_r_7 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_7.G214_4_r_7 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_7.ACVQN1_5_r_7 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_7.P6_5_r_7 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_7[ connected = "1"];
		add P_inst_17 PAT_17[ connected = "0"](P_inst_7.n_569_1_r_7 -> G1_0_l_17 , P_inst_7.n_573_1_r_7 -> G2_0_l_17 , P_inst_7.G199_4_r_7 -> IN_2_0_l_17 , P_inst_7.G42_1_r_7 -> IN_4_0_l_17 , P_inst_7.G214_4_r_7 -> IN_5_0_l_17 , P_inst_7.ACVQN1_5_r_7 -> IN_7_0_l_17 , P_inst_7.n_572_1_r_7 -> IN_8_0_l_17 , P_inst_7.P6_5_r_7 -> IN_10_0_l_17 , P_inst_7.n_549_1_r_7 -> IN_11_0_l_17 , P_inst_7.n_572_1_r_7 -> IN_1_5_l_17 , P_inst_7.G42_1_r_7 -> IN_2_5_l_17 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_17.G42_1_r_17 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_17.n_572_1_r_17 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_17.n_573_1_r_17 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_17.n_549_1_r_17 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_17.n_569_1_r_17 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_17.n_452_1_r_17 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_17.ACVQN2_3_r_17 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_17.G199_4_r_17 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_17.G214_4_r_17 -> IN1);
		}

	rule pattern_connect_8_0 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_8.G42_1_r_8 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_8.n_572_1_r_8 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_8.n_549_1_r_8 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_8.n_569_1_r_8 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_8.n_452_1_r_8 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_8.n_42_2_r_8 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_8.G199_2_r_8 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_8.G199_4_r_8 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_8.G214_4_r_8 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](P_inst_8.G42_1_r_8 -> G18_1_l_0 , P_inst_8.G199_2_r_8 -> G15_1_l_0 , P_inst_8.n_569_1_r_8 -> IN_1_1_l_0 , P_inst_8.G214_4_r_8 -> IN_4_1_l_0 , P_inst_8.n_452_1_r_8 -> IN_5_1_l_0 , P_inst_8.G42_1_r_8 -> IN_7_1_l_0 , P_inst_8.n_572_1_r_8 -> IN_9_1_l_0 , P_inst_8.n_549_1_r_8 -> IN_10_1_l_0 , P_inst_8.n_42_2_r_8 -> IN_1_3_l_0 , P_inst_8.n_572_1_r_8 -> IN_2_3_l_0 , P_inst_8.G199_4_r_8 -> IN_4_3_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_0.G42_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_0.n_572_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_0.n_573_1_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_0.n_549_1_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_0.n_42_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_0.G199_2_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_0.G199_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_0.G214_4_r_0 -> IN1);
		}

	rule pattern_connect_8_1 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_8.G42_1_r_8 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_8.n_572_1_r_8 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_8.n_549_1_r_8 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_8.n_569_1_r_8 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_8.n_452_1_r_8 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_8.n_42_2_r_8 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_8.G199_2_r_8 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_8.G199_4_r_8 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_8.G214_4_r_8 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](P_inst_8.n_572_1_r_8 -> IN_1_2_l_1 , P_inst_8.G214_4_r_8 -> IN_2_2_l_1 , P_inst_8.n_549_1_r_8 -> IN_3_2_l_1 , P_inst_8.G199_4_r_8 -> IN_6_2_l_1 , P_inst_8.n_572_1_r_8 -> IN_1_3_l_1 , P_inst_8.n_569_1_r_8 -> IN_2_3_l_1 , P_inst_8.G42_1_r_8 -> IN_4_3_l_1 , P_inst_8.G42_1_r_8 -> IN_1_4_l_1 , P_inst_8.G199_2_r_8 -> IN_2_4_l_1 , P_inst_8.n_42_2_r_8 -> IN_3_4_l_1 , P_inst_8.n_452_1_r_8 -> IN_6_4_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_1.G42_1_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_1.n_572_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_1.n_573_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_1.n_549_1_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_1.n_452_1_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_1.ACVQN2_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_1.G199_4_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_1.G214_4_r_1 -> IN1);
		}

	rule pattern_connect_8_2 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_8.G42_1_r_8 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_8.n_572_1_r_8 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_8.n_549_1_r_8 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_8.n_569_1_r_8 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_8.n_452_1_r_8 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_8.n_42_2_r_8 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_8.G199_2_r_8 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_8.G199_4_r_8 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_8.G214_4_r_8 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](P_inst_8.n_572_1_r_8 -> IN_1_2_l_2 , P_inst_8.G199_2_r_8 -> IN_2_2_l_2 , P_inst_8.G214_4_r_8 -> IN_3_2_l_2 , P_inst_8.G42_1_r_8 -> IN_6_2_l_2 , P_inst_8.n_452_1_r_8 -> IN_1_3_l_2 , P_inst_8.n_42_2_r_8 -> IN_2_3_l_2 , P_inst_8.n_572_1_r_8 -> IN_4_3_l_2 , P_inst_8.G199_4_r_8 -> IN_1_4_l_2 , P_inst_8.n_549_1_r_8 -> IN_2_4_l_2 , P_inst_8.n_569_1_r_8 -> IN_3_4_l_2 , P_inst_8.G42_1_r_8 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_2.G42_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_2.n_572_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_2.n_549_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_2.n_569_1_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_2.n_452_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_2.n_42_2_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_2.G199_2_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_2.ACVQN1_5_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_2.P6_5_r_2 -> IN1);
		}

	rule pattern_connect_8_3 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_8.G42_1_r_8 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_8.n_572_1_r_8 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_8.n_549_1_r_8 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_8.n_569_1_r_8 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_8.n_452_1_r_8 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_8.n_42_2_r_8 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_8.G199_2_r_8 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_8.G199_4_r_8 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_8.G214_4_r_8 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](P_inst_8.G199_4_r_8 -> G18_1_l_3 , P_inst_8.n_452_1_r_8 -> G15_1_l_3 , P_inst_8.n_572_1_r_8 -> IN_1_1_l_3 , P_inst_8.n_569_1_r_8 -> IN_4_1_l_3 , P_inst_8.n_549_1_r_8 -> IN_5_1_l_3 , P_inst_8.G199_2_r_8 -> IN_7_1_l_3 , P_inst_8.n_572_1_r_8 -> IN_9_1_l_3 , P_inst_8.G214_4_r_8 -> IN_10_1_l_3 , P_inst_8.G42_1_r_8 -> IN_1_3_l_3 , P_inst_8.n_42_2_r_8 -> IN_2_3_l_3 , P_inst_8.G42_1_r_8 -> IN_4_3_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_3.G42_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_3.n_572_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_3.n_573_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_3.n_549_1_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_3.n_569_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_3.n_452_1_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_3.n_42_2_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_3.G199_2_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_3.ACVQN2_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
		}

	rule pattern_connect_8_4 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_8.G42_1_r_8 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_8.n_572_1_r_8 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_8.n_549_1_r_8 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_8.n_569_1_r_8 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_8.n_452_1_r_8 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_8.n_42_2_r_8 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_8.G199_2_r_8 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_8.G199_4_r_8 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_8.G214_4_r_8 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](P_inst_8.G199_2_r_8 -> G1_0_l_4 , P_inst_8.n_572_1_r_8 -> G2_0_l_4 , P_inst_8.n_569_1_r_8 -> IN_2_0_l_4 , P_inst_8.G42_1_r_8 -> IN_4_0_l_4 , P_inst_8.G42_1_r_8 -> IN_5_0_l_4 , P_inst_8.n_452_1_r_8 -> IN_7_0_l_4 , P_inst_8.n_572_1_r_8 -> IN_8_0_l_4 , P_inst_8.G199_4_r_8 -> IN_10_0_l_4 , P_inst_8.G214_4_r_8 -> IN_11_0_l_4 , P_inst_8.n_549_1_r_8 -> IN_1_5_l_4 , P_inst_8.n_42_2_r_8 -> IN_2_5_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_4.G42_1_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_4.n_572_1_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_4.n_573_1_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_4.n_549_1_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_4.n_569_1_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_4.ACVQN2_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_4.ACVQN1_5_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_4.P6_5_r_4 -> IN1);
		}

	rule pattern_connect_8_5 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_8.G42_1_r_8 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_8.n_572_1_r_8 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_8.n_549_1_r_8 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_8.n_569_1_r_8 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_8.n_452_1_r_8 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_8.n_42_2_r_8 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_8.G199_2_r_8 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_8.G199_4_r_8 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_8.G214_4_r_8 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](P_inst_8.n_549_1_r_8 -> IN_1_2_l_5 , P_inst_8.G214_4_r_8 -> IN_2_2_l_5 , P_inst_8.G42_1_r_8 -> IN_3_2_l_5 , P_inst_8.G199_4_r_8 -> IN_6_2_l_5 , P_inst_8.n_569_1_r_8 -> IN_1_3_l_5 , P_inst_8.n_452_1_r_8 -> IN_2_3_l_5 , P_inst_8.n_572_1_r_8 -> IN_4_3_l_5 , P_inst_8.G42_1_r_8 -> IN_1_4_l_5 , P_inst_8.n_572_1_r_8 -> IN_2_4_l_5 , P_inst_8.n_42_2_r_8 -> IN_3_4_l_5 , P_inst_8.G199_2_r_8 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_5.G42_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_5.n_572_1_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_5.n_573_1_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_5.n_549_1_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_5.n_569_1_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_5.n_452_1_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_5.ACVQN2_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_5.ACVQN1_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_5.P6_5_r_5 -> IN1);
		}

	rule pattern_connect_8_6 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_8.G42_1_r_8 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_8.n_572_1_r_8 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_8.n_549_1_r_8 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_8.n_569_1_r_8 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_8.n_452_1_r_8 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_8.n_42_2_r_8 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_8.G199_2_r_8 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_8.G199_4_r_8 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_8.G214_4_r_8 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](P_inst_8.n_572_1_r_8 -> IN_1_2_l_6 , P_inst_8.G42_1_r_8 -> IN_2_2_l_6 , P_inst_8.n_549_1_r_8 -> IN_3_2_l_6 , P_inst_8.G199_2_r_8 -> IN_6_2_l_6 , P_inst_8.n_42_2_r_8 -> IN_1_3_l_6 , P_inst_8.n_569_1_r_8 -> IN_2_3_l_6 , P_inst_8.n_452_1_r_8 -> IN_4_3_l_6 , P_inst_8.G42_1_r_8 -> IN_1_4_l_6 , P_inst_8.G199_4_r_8 -> IN_2_4_l_6 , P_inst_8.n_572_1_r_8 -> IN_3_4_l_6 , P_inst_8.G214_4_r_8 -> IN_6_4_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_6.G42_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_6.n_572_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_6.n_573_1_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_6.n_549_1_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_6.n_569_1_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_6.n_452_1_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_6.G199_4_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_6.G214_4_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_6.ACVQN1_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_6.P6_5_r_6 -> IN1);
		}

	rule pattern_connect_8_7 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_8.G42_1_r_8 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_8.n_572_1_r_8 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_8.n_549_1_r_8 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_8.n_569_1_r_8 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_8.n_452_1_r_8 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_8.n_42_2_r_8 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_8.G199_2_r_8 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_8.G199_4_r_8 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_8.G214_4_r_8 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](P_inst_8.G42_1_r_8 -> G1_0_l_7 , P_inst_8.n_569_1_r_8 -> G2_0_l_7 , P_inst_8.n_549_1_r_8 -> IN_2_0_l_7 , P_inst_8.n_452_1_r_8 -> IN_4_0_l_7 , P_inst_8.G199_2_r_8 -> IN_5_0_l_7 , P_inst_8.G42_1_r_8 -> IN_7_0_l_7 , P_inst_8.n_572_1_r_8 -> IN_8_0_l_7 , P_inst_8.G199_4_r_8 -> IN_10_0_l_7 , P_inst_8.G214_4_r_8 -> IN_11_0_l_7 , P_inst_8.n_42_2_r_8 -> IN_1_5_l_7 , P_inst_8.n_572_1_r_8 -> IN_2_5_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_7.G42_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_7.n_572_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_7.n_573_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_7.n_549_1_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_7.n_569_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_7.G199_4_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_7.G214_4_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_7.ACVQN1_5_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_7.P6_5_r_7 -> IN1);
		}

	rule pattern_connect_8_9 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_8.G42_1_r_8 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_8.n_572_1_r_8 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_8.n_549_1_r_8 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_8.n_569_1_r_8 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_8.n_452_1_r_8 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_8.n_42_2_r_8 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_8.G199_2_r_8 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_8.G199_4_r_8 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_8.G214_4_r_8 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](P_inst_8.n_572_1_r_8 -> IN_1_2_l_9 , P_inst_8.n_452_1_r_8 -> IN_2_2_l_9 , P_inst_8.n_572_1_r_8 -> IN_3_2_l_9 , P_inst_8.G42_1_r_8 -> IN_6_2_l_9 , P_inst_8.n_42_2_r_8 -> IN_1_3_l_9 , P_inst_8.n_549_1_r_8 -> IN_2_3_l_9 , P_inst_8.G199_4_r_8 -> IN_4_3_l_9 , P_inst_8.n_569_1_r_8 -> IN_1_4_l_9 , P_inst_8.G199_2_r_8 -> IN_2_4_l_9 , P_inst_8.G42_1_r_8 -> IN_3_4_l_9 , P_inst_8.G214_4_r_8 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_9.G42_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_9.n_572_1_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_9.n_573_1_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_9.n_549_1_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_9.n_569_1_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_9.n_42_2_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_9.G199_2_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_9.G199_4_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_9.G214_4_r_9 -> IN1);
		}

	rule pattern_connect_8_10 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_8.G42_1_r_8 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_8.n_572_1_r_8 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_8.n_549_1_r_8 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_8.n_569_1_r_8 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_8.n_452_1_r_8 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_8.n_42_2_r_8 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_8.G199_2_r_8 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_8.G199_4_r_8 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_8.G214_4_r_8 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](P_inst_8.n_549_1_r_8 -> IN_1_2_l_10 , P_inst_8.G42_1_r_8 -> IN_2_2_l_10 , P_inst_8.n_572_1_r_8 -> IN_3_2_l_10 , P_inst_8.G214_4_r_8 -> IN_6_2_l_10 , P_inst_8.G199_2_r_8 -> IN_1_3_l_10 , P_inst_8.n_572_1_r_8 -> IN_2_3_l_10 , P_inst_8.n_452_1_r_8 -> IN_4_3_l_10 , P_inst_8.G42_1_r_8 -> IN_1_4_l_10 , P_inst_8.G199_4_r_8 -> IN_2_4_l_10 , P_inst_8.n_42_2_r_8 -> IN_3_4_l_10 , P_inst_8.n_569_1_r_8 -> IN_6_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_10.G42_1_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_10.n_572_1_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_10.n_573_1_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_10.n_549_1_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_10.n_42_2_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_10.G199_2_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_10.ACVQN2_3_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
		}

	rule pattern_connect_8_11 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_8.G42_1_r_8 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_8.n_572_1_r_8 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_8.n_549_1_r_8 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_8.n_569_1_r_8 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_8.n_452_1_r_8 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_8.n_42_2_r_8 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_8.G199_2_r_8 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_8.G199_4_r_8 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_8.G214_4_r_8 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](P_inst_8.G199_4_r_8 -> G1_0_l_11 , P_inst_8.n_452_1_r_8 -> G2_0_l_11 , P_inst_8.G42_1_r_8 -> IN_2_0_l_11 , P_inst_8.n_572_1_r_8 -> IN_4_0_l_11 , P_inst_8.G199_2_r_8 -> IN_5_0_l_11 , P_inst_8.n_549_1_r_8 -> IN_7_0_l_11 , P_inst_8.n_569_1_r_8 -> IN_8_0_l_11 , P_inst_8.G42_1_r_8 -> IN_10_0_l_11 , P_inst_8.G214_4_r_8 -> IN_11_0_l_11 , P_inst_8.n_42_2_r_8 -> IN_1_5_l_11 , P_inst_8.n_572_1_r_8 -> IN_2_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_11.G42_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_11.n_572_1_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_11.n_573_1_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_11.n_549_1_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_11.n_569_1_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_11.n_452_1_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_11.n_42_2_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_11.G199_2_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_11.ACVQN2_3_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
		}

	rule pattern_connect_8_12 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_8.G42_1_r_8 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_8.n_572_1_r_8 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_8.n_549_1_r_8 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_8.n_569_1_r_8 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_8.n_452_1_r_8 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_8.n_42_2_r_8 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_8.G199_2_r_8 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_8.G199_4_r_8 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_8.G214_4_r_8 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](P_inst_8.G42_1_r_8 -> G1_0_l_12 , P_inst_8.n_572_1_r_8 -> G2_0_l_12 , P_inst_8.n_572_1_r_8 -> IN_2_0_l_12 , P_inst_8.G214_4_r_8 -> IN_4_0_l_12 , P_inst_8.n_569_1_r_8 -> IN_5_0_l_12 , P_inst_8.G199_2_r_8 -> IN_7_0_l_12 , P_inst_8.G199_4_r_8 -> IN_8_0_l_12 , P_inst_8.n_452_1_r_8 -> IN_10_0_l_12 , P_inst_8.n_549_1_r_8 -> IN_11_0_l_12 , P_inst_8.n_42_2_r_8 -> IN_1_5_l_12 , P_inst_8.G42_1_r_8 -> IN_2_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_12.G42_1_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_12.n_572_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_12.n_573_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_12.n_549_1_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_12.n_42_2_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_12.G199_2_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_12.ACVQN1_5_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_12.P6_5_r_12 -> IN1);
		}

	rule pattern_connect_8_13 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_8.G42_1_r_8 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_8.n_572_1_r_8 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_8.n_549_1_r_8 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_8.n_569_1_r_8 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_8.n_452_1_r_8 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_8.n_42_2_r_8 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_8.G199_2_r_8 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_8.G199_4_r_8 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_8.G214_4_r_8 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](P_inst_8.n_452_1_r_8 -> G18_1_l_13 , P_inst_8.G199_4_r_8 -> G15_1_l_13 , P_inst_8.n_572_1_r_8 -> IN_1_1_l_13 , P_inst_8.G214_4_r_8 -> IN_4_1_l_13 , P_inst_8.n_549_1_r_8 -> IN_5_1_l_13 , P_inst_8.G42_1_r_8 -> IN_7_1_l_13 , P_inst_8.G42_1_r_8 -> IN_9_1_l_13 , P_inst_8.n_569_1_r_8 -> IN_10_1_l_13 , P_inst_8.G199_2_r_8 -> IN_1_3_l_13 , P_inst_8.n_42_2_r_8 -> IN_2_3_l_13 , P_inst_8.n_572_1_r_8 -> IN_4_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_13.G42_1_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_13.n_572_1_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_13.n_573_1_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_13.n_549_1_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_13.n_452_1_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_13.ACVQN2_3_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_13.ACVQN1_5_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_13.P6_5_r_13 -> IN1);
		}

	rule pattern_connect_8_14 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_8.G42_1_r_8 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_8.n_572_1_r_8 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_8.n_549_1_r_8 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_8.n_569_1_r_8 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_8.n_452_1_r_8 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_8.n_42_2_r_8 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_8.G199_2_r_8 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_8.G199_4_r_8 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_8.G214_4_r_8 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](P_inst_8.n_549_1_r_8 -> G18_1_l_14 , P_inst_8.G199_2_r_8 -> G15_1_l_14 , P_inst_8.n_572_1_r_8 -> IN_1_1_l_14 , P_inst_8.G42_1_r_8 -> IN_4_1_l_14 , P_inst_8.n_572_1_r_8 -> IN_5_1_l_14 , P_inst_8.G214_4_r_8 -> IN_7_1_l_14 , P_inst_8.G42_1_r_8 -> IN_9_1_l_14 , P_inst_8.n_452_1_r_8 -> IN_10_1_l_14 , P_inst_8.n_42_2_r_8 -> IN_1_3_l_14 , P_inst_8.G199_4_r_8 -> IN_2_3_l_14 , P_inst_8.n_569_1_r_8 -> IN_4_3_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_14.G42_1_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_14.n_572_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_14.n_573_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_14.n_549_1_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_14.n_569_1_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_14.n_42_2_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_14.G199_2_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_14.ACVQN1_5_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_14.P6_5_r_14 -> IN1);
		}

	rule pattern_connect_8_15 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_8.G42_1_r_8 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_8.n_572_1_r_8 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_8.n_549_1_r_8 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_8.n_569_1_r_8 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_8.n_452_1_r_8 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_8.n_42_2_r_8 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_8.G199_2_r_8 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_8.G199_4_r_8 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_8.G214_4_r_8 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		add P_inst_15 PAT_15[ connected = "0"](P_inst_8.n_452_1_r_8 -> G18_1_l_15 , P_inst_8.G199_4_r_8 -> G15_1_l_15 , P_inst_8.n_42_2_r_8 -> IN_1_1_l_15 , P_inst_8.G214_4_r_8 -> IN_4_1_l_15 , P_inst_8.G42_1_r_8 -> IN_5_1_l_15 , P_inst_8.n_549_1_r_8 -> IN_7_1_l_15 , P_inst_8.n_572_1_r_8 -> IN_9_1_l_15 , P_inst_8.n_569_1_r_8 -> IN_10_1_l_15 , P_inst_8.G42_1_r_8 -> IN_1_3_l_15 , P_inst_8.n_572_1_r_8 -> IN_2_3_l_15 , P_inst_8.G199_2_r_8 -> IN_4_3_l_15 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_15.G42_1_r_15 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_15.n_572_1_r_15 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_15.n_573_1_r_15 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_15.n_549_1_r_15 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_15.n_569_1_r_15 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_15.ACVQN2_3_r_15 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_15.G199_4_r_15 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_15.G214_4_r_15 -> IN1);
		}

	rule pattern_connect_8_16 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_8.G42_1_r_8 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_8.n_572_1_r_8 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_8.n_549_1_r_8 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_8.n_569_1_r_8 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_8.n_452_1_r_8 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_8.n_42_2_r_8 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_8.G199_2_r_8 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_8.G199_4_r_8 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_8.G214_4_r_8 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		add P_inst_16 PAT_16[ connected = "0"](P_inst_8.G199_4_r_8 -> G18_1_l_16 , P_inst_8.G42_1_r_8 -> G15_1_l_16 , P_inst_8.G42_1_r_8 -> IN_1_1_l_16 , P_inst_8.n_569_1_r_8 -> IN_4_1_l_16 , P_inst_8.n_549_1_r_8 -> IN_5_1_l_16 , P_inst_8.G199_2_r_8 -> IN_7_1_l_16 , P_inst_8.n_572_1_r_8 -> IN_9_1_l_16 , P_inst_8.n_452_1_r_8 -> IN_10_1_l_16 , P_inst_8.n_42_2_r_8 -> IN_1_3_l_16 , P_inst_8.G214_4_r_8 -> IN_2_3_l_16 , P_inst_8.n_572_1_r_8 -> IN_4_3_l_16 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_16.G42_1_r_16 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_16.n_572_1_r_16 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_16.n_573_1_r_16 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_16.n_549_1_r_16 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_16.n_569_1_r_16 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_16.n_452_1_r_16 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_16.G199_4_r_16 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_16.G214_4_r_16 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_16.ACVQN1_5_r_16 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_16.P6_5_r_16 -> IN1);
		}

	rule pattern_connect_8_17 {
		sub {
			P_inst_8 PAT_8[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_8.G42_1_r_8 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_8.n_572_1_r_8 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_8.n_549_1_r_8 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_8.n_569_1_r_8 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_8.n_452_1_r_8 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_8.n_42_2_r_8 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_8.G199_2_r_8 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_8.G199_4_r_8 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_8.G214_4_r_8 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_8[ connected = "1"];
		add P_inst_17 PAT_17[ connected = "0"](P_inst_8.G214_4_r_8 -> G1_0_l_17 , P_inst_8.n_452_1_r_8 -> G2_0_l_17 , P_inst_8.n_569_1_r_8 -> IN_2_0_l_17 , P_inst_8.n_572_1_r_8 -> IN_4_0_l_17 , P_inst_8.n_549_1_r_8 -> IN_5_0_l_17 , P_inst_8.G199_2_r_8 -> IN_7_0_l_17 , P_inst_8.G42_1_r_8 -> IN_8_0_l_17 , P_inst_8.n_572_1_r_8 -> IN_10_0_l_17 , P_inst_8.G42_1_r_8 -> IN_11_0_l_17 , P_inst_8.n_42_2_r_8 -> IN_1_5_l_17 , P_inst_8.G199_4_r_8 -> IN_2_5_l_17 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_17.G42_1_r_17 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_17.n_572_1_r_17 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_17.n_573_1_r_17 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_17.n_549_1_r_17 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_17.n_569_1_r_17 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_17.n_452_1_r_17 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_17.ACVQN2_3_r_17 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_17.G199_4_r_17 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_17.G214_4_r_17 -> IN1);
		}

	rule pattern_connect_9_0 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_9.G42_1_r_9 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_9.n_572_1_r_9 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_9.n_573_1_r_9 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_9.n_549_1_r_9 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_9.n_569_1_r_9 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_9.n_42_2_r_9 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_9.G199_2_r_9 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_9.G199_4_r_9 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_9.G214_4_r_9 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](P_inst_9.n_549_1_r_9 -> G18_1_l_0 , P_inst_9.G199_4_r_9 -> G15_1_l_0 , P_inst_9.G42_1_r_9 -> IN_1_1_l_0 , P_inst_9.n_572_1_r_9 -> IN_4_1_l_0 , P_inst_9.n_573_1_r_9 -> IN_5_1_l_0 , P_inst_9.G42_1_r_9 -> IN_7_1_l_0 , P_inst_9.n_42_2_r_9 -> IN_9_1_l_0 , P_inst_9.G199_2_r_9 -> IN_10_1_l_0 , P_inst_9.n_569_1_r_9 -> IN_1_3_l_0 , P_inst_9.G214_4_r_9 -> IN_2_3_l_0 , P_inst_9.n_572_1_r_9 -> IN_4_3_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_0.G42_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_0.n_572_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_0.n_573_1_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_0.n_549_1_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_0.n_42_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_0.G199_2_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_0.G199_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_0.G214_4_r_0 -> IN1);
		}

	rule pattern_connect_9_1 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_9.G42_1_r_9 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_9.n_572_1_r_9 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_9.n_573_1_r_9 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_9.n_549_1_r_9 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_9.n_569_1_r_9 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_9.n_42_2_r_9 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_9.G199_2_r_9 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_9.G199_4_r_9 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_9.G214_4_r_9 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](P_inst_9.G42_1_r_9 -> IN_1_2_l_1 , P_inst_9.G199_2_r_9 -> IN_2_2_l_1 , P_inst_9.G42_1_r_9 -> IN_3_2_l_1 , P_inst_9.n_569_1_r_9 -> IN_6_2_l_1 , P_inst_9.n_572_1_r_9 -> IN_1_3_l_1 , P_inst_9.n_549_1_r_9 -> IN_2_3_l_1 , P_inst_9.n_42_2_r_9 -> IN_4_3_l_1 , P_inst_9.G199_4_r_9 -> IN_1_4_l_1 , P_inst_9.G214_4_r_9 -> IN_2_4_l_1 , P_inst_9.n_573_1_r_9 -> IN_3_4_l_1 , P_inst_9.n_572_1_r_9 -> IN_6_4_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_1.G42_1_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_1.n_572_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_1.n_573_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_1.n_549_1_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_1.n_452_1_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_1.ACVQN2_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_1.G199_4_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_1.G214_4_r_1 -> IN1);
		}

	rule pattern_connect_9_2 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_9.G42_1_r_9 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_9.n_572_1_r_9 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_9.n_573_1_r_9 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_9.n_549_1_r_9 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_9.n_569_1_r_9 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_9.n_42_2_r_9 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_9.G199_2_r_9 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_9.G199_4_r_9 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_9.G214_4_r_9 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](P_inst_9.n_42_2_r_9 -> IN_1_2_l_2 , P_inst_9.G199_2_r_9 -> IN_2_2_l_2 , P_inst_9.n_549_1_r_9 -> IN_3_2_l_2 , P_inst_9.G214_4_r_9 -> IN_6_2_l_2 , P_inst_9.G42_1_r_9 -> IN_1_3_l_2 , P_inst_9.n_572_1_r_9 -> IN_2_3_l_2 , P_inst_9.n_573_1_r_9 -> IN_4_3_l_2 , P_inst_9.n_572_1_r_9 -> IN_1_4_l_2 , P_inst_9.G199_4_r_9 -> IN_2_4_l_2 , P_inst_9.n_569_1_r_9 -> IN_3_4_l_2 , P_inst_9.G42_1_r_9 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_2.G42_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_2.n_572_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_2.n_549_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_2.n_569_1_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_2.n_452_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_2.n_42_2_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_2.G199_2_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_2.ACVQN1_5_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_2.P6_5_r_2 -> IN1);
		}

	rule pattern_connect_9_3 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_9.G42_1_r_9 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_9.n_572_1_r_9 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_9.n_573_1_r_9 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_9.n_549_1_r_9 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_9.n_569_1_r_9 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_9.n_42_2_r_9 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_9.G199_2_r_9 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_9.G199_4_r_9 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_9.G214_4_r_9 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](P_inst_9.G214_4_r_9 -> G18_1_l_3 , P_inst_9.n_572_1_r_9 -> G15_1_l_3 , P_inst_9.n_573_1_r_9 -> IN_1_1_l_3 , P_inst_9.G199_2_r_9 -> IN_4_1_l_3 , P_inst_9.n_549_1_r_9 -> IN_5_1_l_3 , P_inst_9.n_572_1_r_9 -> IN_7_1_l_3 , P_inst_9.n_569_1_r_9 -> IN_9_1_l_3 , P_inst_9.G42_1_r_9 -> IN_10_1_l_3 , P_inst_9.G199_4_r_9 -> IN_1_3_l_3 , P_inst_9.G42_1_r_9 -> IN_2_3_l_3 , P_inst_9.n_42_2_r_9 -> IN_4_3_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_3.G42_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_3.n_572_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_3.n_573_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_3.n_549_1_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_3.n_569_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_3.n_452_1_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_3.n_42_2_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_3.G199_2_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_3.ACVQN2_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
		}

	rule pattern_connect_9_4 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_9.G42_1_r_9 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_9.n_572_1_r_9 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_9.n_573_1_r_9 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_9.n_549_1_r_9 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_9.n_569_1_r_9 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_9.n_42_2_r_9 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_9.G199_2_r_9 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_9.G199_4_r_9 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_9.G214_4_r_9 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](P_inst_9.G42_1_r_9 -> G1_0_l_4 , P_inst_9.G214_4_r_9 -> G2_0_l_4 , P_inst_9.G199_2_r_9 -> IN_2_0_l_4 , P_inst_9.n_573_1_r_9 -> IN_4_0_l_4 , P_inst_9.n_572_1_r_9 -> IN_5_0_l_4 , P_inst_9.G199_4_r_9 -> IN_7_0_l_4 , P_inst_9.n_572_1_r_9 -> IN_8_0_l_4 , P_inst_9.G42_1_r_9 -> IN_10_0_l_4 , P_inst_9.n_42_2_r_9 -> IN_11_0_l_4 , P_inst_9.n_549_1_r_9 -> IN_1_5_l_4 , P_inst_9.n_569_1_r_9 -> IN_2_5_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_4.G42_1_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_4.n_572_1_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_4.n_573_1_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_4.n_549_1_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_4.n_569_1_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_4.ACVQN2_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_4.ACVQN1_5_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_4.P6_5_r_4 -> IN1);
		}

	rule pattern_connect_9_5 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_9.G42_1_r_9 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_9.n_572_1_r_9 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_9.n_573_1_r_9 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_9.n_549_1_r_9 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_9.n_569_1_r_9 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_9.n_42_2_r_9 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_9.G199_2_r_9 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_9.G199_4_r_9 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_9.G214_4_r_9 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](P_inst_9.G199_4_r_9 -> IN_1_2_l_5 , P_inst_9.G42_1_r_9 -> IN_2_2_l_5 , P_inst_9.n_42_2_r_9 -> IN_3_2_l_5 , P_inst_9.G42_1_r_9 -> IN_6_2_l_5 , P_inst_9.n_573_1_r_9 -> IN_1_3_l_5 , P_inst_9.n_549_1_r_9 -> IN_2_3_l_5 , P_inst_9.n_572_1_r_9 -> IN_4_3_l_5 , P_inst_9.n_572_1_r_9 -> IN_1_4_l_5 , P_inst_9.G199_2_r_9 -> IN_2_4_l_5 , P_inst_9.n_569_1_r_9 -> IN_3_4_l_5 , P_inst_9.G214_4_r_9 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_5.G42_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_5.n_572_1_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_5.n_573_1_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_5.n_549_1_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_5.n_569_1_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_5.n_452_1_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_5.ACVQN2_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_5.ACVQN1_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_5.P6_5_r_5 -> IN1);
		}

	rule pattern_connect_9_6 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_9.G42_1_r_9 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_9.n_572_1_r_9 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_9.n_573_1_r_9 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_9.n_549_1_r_9 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_9.n_569_1_r_9 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_9.n_42_2_r_9 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_9.G199_2_r_9 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_9.G199_4_r_9 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_9.G214_4_r_9 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](P_inst_9.G199_2_r_9 -> IN_1_2_l_6 , P_inst_9.G42_1_r_9 -> IN_2_2_l_6 , P_inst_9.n_569_1_r_9 -> IN_3_2_l_6 , P_inst_9.G199_4_r_9 -> IN_6_2_l_6 , P_inst_9.G42_1_r_9 -> IN_1_3_l_6 , P_inst_9.n_549_1_r_9 -> IN_2_3_l_6 , P_inst_9.n_573_1_r_9 -> IN_4_3_l_6 , P_inst_9.G214_4_r_9 -> IN_1_4_l_6 , P_inst_9.n_42_2_r_9 -> IN_2_4_l_6 , P_inst_9.n_572_1_r_9 -> IN_3_4_l_6 , P_inst_9.n_572_1_r_9 -> IN_6_4_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_6.G42_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_6.n_572_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_6.n_573_1_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_6.n_549_1_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_6.n_569_1_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_6.n_452_1_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_6.G199_4_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_6.G214_4_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_6.ACVQN1_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_6.P6_5_r_6 -> IN1);
		}

	rule pattern_connect_9_7 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_9.G42_1_r_9 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_9.n_572_1_r_9 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_9.n_573_1_r_9 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_9.n_549_1_r_9 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_9.n_569_1_r_9 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_9.n_42_2_r_9 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_9.G199_2_r_9 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_9.G199_4_r_9 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_9.G214_4_r_9 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](P_inst_9.n_573_1_r_9 -> G1_0_l_7 , P_inst_9.n_42_2_r_9 -> G2_0_l_7 , P_inst_9.G42_1_r_9 -> IN_2_0_l_7 , P_inst_9.G199_4_r_9 -> IN_4_0_l_7 , P_inst_9.n_569_1_r_9 -> IN_5_0_l_7 , P_inst_9.G42_1_r_9 -> IN_7_0_l_7 , P_inst_9.n_572_1_r_9 -> IN_8_0_l_7 , P_inst_9.G214_4_r_9 -> IN_10_0_l_7 , P_inst_9.G199_2_r_9 -> IN_11_0_l_7 , P_inst_9.n_572_1_r_9 -> IN_1_5_l_7 , P_inst_9.n_549_1_r_9 -> IN_2_5_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_7.G42_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_7.n_572_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_7.n_573_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_7.n_549_1_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_7.n_569_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_7.G199_4_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_7.G214_4_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_7.ACVQN1_5_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_7.P6_5_r_7 -> IN1);
		}

	rule pattern_connect_9_8 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_9.G42_1_r_9 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_9.n_572_1_r_9 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_9.n_573_1_r_9 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_9.n_549_1_r_9 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_9.n_569_1_r_9 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_9.n_42_2_r_9 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_9.G199_2_r_9 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_9.G199_4_r_9 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_9.G214_4_r_9 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](P_inst_9.G199_4_r_9 -> G1_0_l_8 , P_inst_9.n_549_1_r_9 -> G2_0_l_8 , P_inst_9.G199_2_r_9 -> IN_2_0_l_8 , P_inst_9.G42_1_r_9 -> IN_4_0_l_8 , P_inst_9.n_572_1_r_9 -> IN_5_0_l_8 , P_inst_9.n_42_2_r_9 -> IN_7_0_l_8 , P_inst_9.G214_4_r_9 -> IN_8_0_l_8 , P_inst_9.n_572_1_r_9 -> IN_10_0_l_8 , P_inst_9.n_573_1_r_9 -> IN_11_0_l_8 , P_inst_9.n_569_1_r_9 -> IN_1_5_l_8 , P_inst_9.G42_1_r_9 -> IN_2_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_8.G42_1_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_8.n_572_1_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_8.n_549_1_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_8.n_569_1_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_8.n_452_1_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_8.n_42_2_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_8.G199_2_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_8.G199_4_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_8.G214_4_r_8 -> IN1);
		}

	rule pattern_connect_9_10 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_9.G42_1_r_9 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_9.n_572_1_r_9 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_9.n_573_1_r_9 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_9.n_549_1_r_9 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_9.n_569_1_r_9 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_9.n_42_2_r_9 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_9.G199_2_r_9 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_9.G199_4_r_9 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_9.G214_4_r_9 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](P_inst_9.G199_4_r_9 -> IN_1_2_l_10 , P_inst_9.G199_2_r_9 -> IN_2_2_l_10 , P_inst_9.n_573_1_r_9 -> IN_3_2_l_10 , P_inst_9.n_572_1_r_9 -> IN_6_2_l_10 , P_inst_9.G214_4_r_9 -> IN_1_3_l_10 , P_inst_9.n_549_1_r_9 -> IN_2_3_l_10 , P_inst_9.n_42_2_r_9 -> IN_4_3_l_10 , P_inst_9.n_572_1_r_9 -> IN_1_4_l_10 , P_inst_9.G42_1_r_9 -> IN_2_4_l_10 , P_inst_9.G42_1_r_9 -> IN_3_4_l_10 , P_inst_9.n_569_1_r_9 -> IN_6_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_10.G42_1_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_10.n_572_1_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_10.n_573_1_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_10.n_549_1_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_10.n_42_2_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_10.G199_2_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_10.ACVQN2_3_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
		}

	rule pattern_connect_9_11 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_9.G42_1_r_9 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_9.n_572_1_r_9 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_9.n_573_1_r_9 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_9.n_549_1_r_9 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_9.n_569_1_r_9 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_9.n_42_2_r_9 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_9.G199_2_r_9 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_9.G199_4_r_9 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_9.G214_4_r_9 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](P_inst_9.n_569_1_r_9 -> G1_0_l_11 , P_inst_9.G199_2_r_9 -> G2_0_l_11 , P_inst_9.G214_4_r_9 -> IN_2_0_l_11 , P_inst_9.G199_4_r_9 -> IN_4_0_l_11 , P_inst_9.n_549_1_r_9 -> IN_5_0_l_11 , P_inst_9.n_572_1_r_9 -> IN_7_0_l_11 , P_inst_9.n_572_1_r_9 -> IN_8_0_l_11 , P_inst_9.G42_1_r_9 -> IN_10_0_l_11 , P_inst_9.n_42_2_r_9 -> IN_11_0_l_11 , P_inst_9.G42_1_r_9 -> IN_1_5_l_11 , P_inst_9.n_573_1_r_9 -> IN_2_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_11.G42_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_11.n_572_1_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_11.n_573_1_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_11.n_549_1_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_11.n_569_1_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_11.n_452_1_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_11.n_42_2_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_11.G199_2_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_11.ACVQN2_3_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
		}

	rule pattern_connect_9_12 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_9.G42_1_r_9 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_9.n_572_1_r_9 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_9.n_573_1_r_9 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_9.n_549_1_r_9 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_9.n_569_1_r_9 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_9.n_42_2_r_9 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_9.G199_2_r_9 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_9.G199_4_r_9 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_9.G214_4_r_9 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](P_inst_9.G199_4_r_9 -> G1_0_l_12 , P_inst_9.G199_2_r_9 -> G2_0_l_12 , P_inst_9.n_569_1_r_9 -> IN_2_0_l_12 , P_inst_9.G42_1_r_9 -> IN_4_0_l_12 , P_inst_9.n_549_1_r_9 -> IN_5_0_l_12 , P_inst_9.G42_1_r_9 -> IN_7_0_l_12 , P_inst_9.n_572_1_r_9 -> IN_8_0_l_12 , P_inst_9.n_573_1_r_9 -> IN_10_0_l_12 , P_inst_9.G214_4_r_9 -> IN_11_0_l_12 , P_inst_9.n_42_2_r_9 -> IN_1_5_l_12 , P_inst_9.n_572_1_r_9 -> IN_2_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_12.G42_1_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_12.n_572_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_12.n_573_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_12.n_549_1_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_12.n_42_2_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_12.G199_2_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_12.ACVQN1_5_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_12.P6_5_r_12 -> IN1);
		}

	rule pattern_connect_9_13 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_9.G42_1_r_9 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_9.n_572_1_r_9 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_9.n_573_1_r_9 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_9.n_549_1_r_9 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_9.n_569_1_r_9 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_9.n_42_2_r_9 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_9.G199_2_r_9 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_9.G199_4_r_9 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_9.G214_4_r_9 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](P_inst_9.G42_1_r_9 -> G18_1_l_13 , P_inst_9.G199_4_r_9 -> G15_1_l_13 , P_inst_9.n_572_1_r_9 -> IN_1_1_l_13 , P_inst_9.G199_2_r_9 -> IN_4_1_l_13 , P_inst_9.n_569_1_r_9 -> IN_5_1_l_13 , P_inst_9.n_549_1_r_9 -> IN_7_1_l_13 , P_inst_9.G214_4_r_9 -> IN_9_1_l_13 , P_inst_9.G42_1_r_9 -> IN_10_1_l_13 , P_inst_9.n_573_1_r_9 -> IN_1_3_l_13 , P_inst_9.n_42_2_r_9 -> IN_2_3_l_13 , P_inst_9.n_572_1_r_9 -> IN_4_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_13.G42_1_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_13.n_572_1_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_13.n_573_1_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_13.n_549_1_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_13.n_452_1_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_13.ACVQN2_3_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_13.ACVQN1_5_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_13.P6_5_r_13 -> IN1);
		}

	rule pattern_connect_9_14 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_9.G42_1_r_9 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_9.n_572_1_r_9 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_9.n_573_1_r_9 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_9.n_549_1_r_9 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_9.n_569_1_r_9 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_9.n_42_2_r_9 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_9.G199_2_r_9 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_9.G199_4_r_9 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_9.G214_4_r_9 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](P_inst_9.n_549_1_r_9 -> G18_1_l_14 , P_inst_9.G42_1_r_9 -> G15_1_l_14 , P_inst_9.G214_4_r_9 -> IN_1_1_l_14 , P_inst_9.n_573_1_r_9 -> IN_4_1_l_14 , P_inst_9.n_572_1_r_9 -> IN_5_1_l_14 , P_inst_9.G42_1_r_9 -> IN_7_1_l_14 , P_inst_9.n_42_2_r_9 -> IN_9_1_l_14 , P_inst_9.G199_4_r_9 -> IN_10_1_l_14 , P_inst_9.n_569_1_r_9 -> IN_1_3_l_14 , P_inst_9.n_572_1_r_9 -> IN_2_3_l_14 , P_inst_9.G199_2_r_9 -> IN_4_3_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_14.G42_1_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_14.n_572_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_14.n_573_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_14.n_549_1_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_14.n_569_1_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_14.n_42_2_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_14.G199_2_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_14.ACVQN1_5_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_14.P6_5_r_14 -> IN1);
		}

	rule pattern_connect_9_15 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_9.G42_1_r_9 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_9.n_572_1_r_9 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_9.n_573_1_r_9 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_9.n_549_1_r_9 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_9.n_569_1_r_9 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_9.n_42_2_r_9 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_9.G199_2_r_9 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_9.G199_4_r_9 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_9.G214_4_r_9 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		add P_inst_15 PAT_15[ connected = "0"](P_inst_9.n_569_1_r_9 -> G18_1_l_15 , P_inst_9.G199_4_r_9 -> G15_1_l_15 , P_inst_9.G214_4_r_9 -> IN_1_1_l_15 , P_inst_9.n_572_1_r_9 -> IN_4_1_l_15 , P_inst_9.G199_2_r_9 -> IN_5_1_l_15 , P_inst_9.n_573_1_r_9 -> IN_7_1_l_15 , P_inst_9.n_549_1_r_9 -> IN_9_1_l_15 , P_inst_9.G42_1_r_9 -> IN_10_1_l_15 , P_inst_9.n_42_2_r_9 -> IN_1_3_l_15 , P_inst_9.G42_1_r_9 -> IN_2_3_l_15 , P_inst_9.n_572_1_r_9 -> IN_4_3_l_15 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_15.G42_1_r_15 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_15.n_572_1_r_15 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_15.n_573_1_r_15 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_15.n_549_1_r_15 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_15.n_569_1_r_15 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_15.ACVQN2_3_r_15 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_15.G199_4_r_15 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_15.G214_4_r_15 -> IN1);
		}

	rule pattern_connect_9_16 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_9.G42_1_r_9 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_9.n_572_1_r_9 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_9.n_573_1_r_9 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_9.n_549_1_r_9 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_9.n_569_1_r_9 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_9.n_42_2_r_9 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_9.G199_2_r_9 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_9.G199_4_r_9 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_9.G214_4_r_9 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		add P_inst_16 PAT_16[ connected = "0"](P_inst_9.n_573_1_r_9 -> G18_1_l_16 , P_inst_9.n_549_1_r_9 -> G15_1_l_16 , P_inst_9.G214_4_r_9 -> IN_1_1_l_16 , P_inst_9.G42_1_r_9 -> IN_4_1_l_16 , P_inst_9.n_569_1_r_9 -> IN_5_1_l_16 , P_inst_9.n_572_1_r_9 -> IN_7_1_l_16 , P_inst_9.G42_1_r_9 -> IN_9_1_l_16 , P_inst_9.n_42_2_r_9 -> IN_10_1_l_16 , P_inst_9.G199_4_r_9 -> IN_1_3_l_16 , P_inst_9.G199_2_r_9 -> IN_2_3_l_16 , P_inst_9.n_572_1_r_9 -> IN_4_3_l_16 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_16.G42_1_r_16 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_16.n_572_1_r_16 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_16.n_573_1_r_16 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_16.n_549_1_r_16 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_16.n_569_1_r_16 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_16.n_452_1_r_16 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_16.G199_4_r_16 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_16.G214_4_r_16 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_16.ACVQN1_5_r_16 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_16.P6_5_r_16 -> IN1);
		}

	rule pattern_connect_9_17 {
		sub {
			P_inst_9 PAT_9[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_9.G42_1_r_9 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_9.n_572_1_r_9 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_9.n_573_1_r_9 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_9.n_549_1_r_9 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_9.n_569_1_r_9 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_9.n_42_2_r_9 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_9.G199_2_r_9 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_9.G199_4_r_9 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_9.G214_4_r_9 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_9[ connected = "1"];
		add P_inst_17 PAT_17[ connected = "0"](P_inst_9.n_572_1_r_9 -> G1_0_l_17 , P_inst_9.n_549_1_r_9 -> G2_0_l_17 , P_inst_9.G214_4_r_9 -> IN_2_0_l_17 , P_inst_9.n_42_2_r_9 -> IN_4_0_l_17 , P_inst_9.G199_2_r_9 -> IN_5_0_l_17 , P_inst_9.n_573_1_r_9 -> IN_7_0_l_17 , P_inst_9.G42_1_r_9 -> IN_8_0_l_17 , P_inst_9.n_569_1_r_9 -> IN_10_0_l_17 , P_inst_9.G42_1_r_9 -> IN_11_0_l_17 , P_inst_9.n_572_1_r_9 -> IN_1_5_l_17 , P_inst_9.G199_4_r_9 -> IN_2_5_l_17 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_17.G42_1_r_17 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_17.n_572_1_r_17 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_17.n_573_1_r_17 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_17.n_549_1_r_17 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_17.n_569_1_r_17 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_17.n_452_1_r_17 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_17.ACVQN2_3_r_17 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_17.G199_4_r_17 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_17.G214_4_r_17 -> IN1);
		}

	rule pattern_connect_10_0 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_10.G42_1_r_10 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_10.n_572_1_r_10 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_10.n_573_1_r_10 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_10.n_549_1_r_10 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_10.n_42_2_r_10 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_10.G199_2_r_10 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_10.ACVQN2_3_r_10 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](P_inst_10.n_572_1_r_10 -> G18_1_l_0 , P_inst_10.n_573_1_r_10 -> G15_1_l_0 , P_inst_10.G199_2_r_10 -> IN_1_1_l_0 , P_inst_10.n_572_1_r_10 -> IN_4_1_l_0 , P_inst_10.n_266_and_0_3_r_10 -> IN_5_1_l_0 , P_inst_10.ACVQN2_3_r_10 -> IN_7_1_l_0 , P_inst_10.n_42_2_r_10 -> IN_9_1_l_0 , P_inst_10.G42_1_r_10 -> IN_10_1_l_0 , P_inst_10.n_573_1_r_10 -> IN_1_3_l_0 , P_inst_10.n_549_1_r_10 -> IN_2_3_l_0 , P_inst_10.G42_1_r_10 -> IN_4_3_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_0.G42_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_0.n_572_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_0.n_573_1_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_0.n_549_1_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_0.n_42_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_0.G199_2_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_0.G199_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_0.G214_4_r_0 -> IN1);
		}

	rule pattern_connect_10_1 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_10.G42_1_r_10 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_10.n_572_1_r_10 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_10.n_573_1_r_10 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_10.n_549_1_r_10 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_10.n_42_2_r_10 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_10.G199_2_r_10 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_10.ACVQN2_3_r_10 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](P_inst_10.n_573_1_r_10 -> IN_1_2_l_1 , P_inst_10.n_573_1_r_10 -> IN_2_2_l_1 , P_inst_10.G199_2_r_10 -> IN_3_2_l_1 , P_inst_10.G42_1_r_10 -> IN_6_2_l_1 , P_inst_10.n_42_2_r_10 -> IN_1_3_l_1 , P_inst_10.n_572_1_r_10 -> IN_2_3_l_1 , P_inst_10.ACVQN2_3_r_10 -> IN_4_3_l_1 , P_inst_10.G42_1_r_10 -> IN_1_4_l_1 , P_inst_10.n_266_and_0_3_r_10 -> IN_2_4_l_1 , P_inst_10.n_549_1_r_10 -> IN_3_4_l_1 , P_inst_10.n_572_1_r_10 -> IN_6_4_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_1.G42_1_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_1.n_572_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_1.n_573_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_1.n_549_1_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_1.n_452_1_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_1.ACVQN2_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_1.G199_4_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_1.G214_4_r_1 -> IN1);
		}

	rule pattern_connect_10_2 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_10.G42_1_r_10 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_10.n_572_1_r_10 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_10.n_573_1_r_10 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_10.n_549_1_r_10 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_10.n_42_2_r_10 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_10.G199_2_r_10 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_10.ACVQN2_3_r_10 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](P_inst_10.n_42_2_r_10 -> IN_1_2_l_2 , P_inst_10.G199_2_r_10 -> IN_2_2_l_2 , P_inst_10.n_573_1_r_10 -> IN_3_2_l_2 , P_inst_10.ACVQN2_3_r_10 -> IN_6_2_l_2 , P_inst_10.n_572_1_r_10 -> IN_1_3_l_2 , P_inst_10.G42_1_r_10 -> IN_2_3_l_2 , P_inst_10.G42_1_r_10 -> IN_4_3_l_2 , P_inst_10.n_573_1_r_10 -> IN_1_4_l_2 , P_inst_10.n_266_and_0_3_r_10 -> IN_2_4_l_2 , P_inst_10.n_549_1_r_10 -> IN_3_4_l_2 , P_inst_10.n_572_1_r_10 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_2.G42_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_2.n_572_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_2.n_549_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_2.n_569_1_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_2.n_452_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_2.n_42_2_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_2.G199_2_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_2.ACVQN1_5_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_2.P6_5_r_2 -> IN1);
		}

	rule pattern_connect_10_3 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_10.G42_1_r_10 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_10.n_572_1_r_10 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_10.n_573_1_r_10 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_10.n_549_1_r_10 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_10.n_42_2_r_10 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_10.G199_2_r_10 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_10.ACVQN2_3_r_10 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](P_inst_10.n_572_1_r_10 -> G18_1_l_3 , P_inst_10.n_42_2_r_10 -> G15_1_l_3 , P_inst_10.G42_1_r_10 -> IN_1_1_l_3 , P_inst_10.n_266_and_0_3_r_10 -> IN_4_1_l_3 , P_inst_10.n_549_1_r_10 -> IN_5_1_l_3 , P_inst_10.G42_1_r_10 -> IN_7_1_l_3 , P_inst_10.G199_2_r_10 -> IN_9_1_l_3 , P_inst_10.n_572_1_r_10 -> IN_10_1_l_3 , P_inst_10.n_573_1_r_10 -> IN_1_3_l_3 , P_inst_10.n_573_1_r_10 -> IN_2_3_l_3 , P_inst_10.ACVQN2_3_r_10 -> IN_4_3_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_3.G42_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_3.n_572_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_3.n_573_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_3.n_549_1_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_3.n_569_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_3.n_452_1_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_3.n_42_2_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_3.G199_2_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_3.ACVQN2_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
		}

	rule pattern_connect_10_4 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_10.G42_1_r_10 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_10.n_572_1_r_10 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_10.n_573_1_r_10 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_10.n_549_1_r_10 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_10.n_42_2_r_10 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_10.G199_2_r_10 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_10.ACVQN2_3_r_10 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](P_inst_10.G199_2_r_10 -> G1_0_l_4 , P_inst_10.n_42_2_r_10 -> G2_0_l_4 , P_inst_10.n_572_1_r_10 -> IN_2_0_l_4 , P_inst_10.n_266_and_0_3_r_10 -> IN_4_0_l_4 , P_inst_10.G42_1_r_10 -> IN_5_0_l_4 , P_inst_10.n_572_1_r_10 -> IN_7_0_l_4 , P_inst_10.n_549_1_r_10 -> IN_8_0_l_4 , P_inst_10.n_573_1_r_10 -> IN_10_0_l_4 , P_inst_10.ACVQN2_3_r_10 -> IN_11_0_l_4 , P_inst_10.G42_1_r_10 -> IN_1_5_l_4 , P_inst_10.n_573_1_r_10 -> IN_2_5_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_4.G42_1_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_4.n_572_1_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_4.n_573_1_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_4.n_549_1_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_4.n_569_1_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_4.ACVQN2_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_4.ACVQN1_5_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_4.P6_5_r_4 -> IN1);
		}

	rule pattern_connect_10_5 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_10.G42_1_r_10 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_10.n_572_1_r_10 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_10.n_573_1_r_10 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_10.n_549_1_r_10 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_10.n_42_2_r_10 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_10.G199_2_r_10 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_10.ACVQN2_3_r_10 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](P_inst_10.n_266_and_0_3_r_10 -> IN_1_2_l_5 , P_inst_10.G42_1_r_10 -> IN_2_2_l_5 , P_inst_10.n_549_1_r_10 -> IN_3_2_l_5 , P_inst_10.n_572_1_r_10 -> IN_6_2_l_5 , P_inst_10.ACVQN2_3_r_10 -> IN_1_3_l_5 , P_inst_10.G199_2_r_10 -> IN_2_3_l_5 , P_inst_10.n_573_1_r_10 -> IN_4_3_l_5 , P_inst_10.n_573_1_r_10 -> IN_1_4_l_5 , P_inst_10.G42_1_r_10 -> IN_2_4_l_5 , P_inst_10.n_572_1_r_10 -> IN_3_4_l_5 , P_inst_10.n_42_2_r_10 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_5.G42_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_5.n_572_1_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_5.n_573_1_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_5.n_549_1_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_5.n_569_1_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_5.n_452_1_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_5.ACVQN2_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_5.ACVQN1_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_5.P6_5_r_5 -> IN1);
		}

	rule pattern_connect_10_6 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_10.G42_1_r_10 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_10.n_572_1_r_10 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_10.n_573_1_r_10 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_10.n_549_1_r_10 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_10.n_42_2_r_10 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_10.G199_2_r_10 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_10.ACVQN2_3_r_10 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](P_inst_10.n_266_and_0_3_r_10 -> IN_1_2_l_6 , P_inst_10.G199_2_r_10 -> IN_2_2_l_6 , P_inst_10.n_549_1_r_10 -> IN_3_2_l_6 , P_inst_10.n_572_1_r_10 -> IN_6_2_l_6 , P_inst_10.G42_1_r_10 -> IN_1_3_l_6 , P_inst_10.n_573_1_r_10 -> IN_2_3_l_6 , P_inst_10.G42_1_r_10 -> IN_4_3_l_6 , P_inst_10.n_573_1_r_10 -> IN_1_4_l_6 , P_inst_10.n_572_1_r_10 -> IN_2_4_l_6 , P_inst_10.n_42_2_r_10 -> IN_3_4_l_6 , P_inst_10.ACVQN2_3_r_10 -> IN_6_4_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_6.G42_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_6.n_572_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_6.n_573_1_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_6.n_549_1_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_6.n_569_1_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_6.n_452_1_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_6.G199_4_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_6.G214_4_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_6.ACVQN1_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_6.P6_5_r_6 -> IN1);
		}

	rule pattern_connect_10_7 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_10.G42_1_r_10 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_10.n_572_1_r_10 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_10.n_573_1_r_10 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_10.n_549_1_r_10 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_10.n_42_2_r_10 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_10.G199_2_r_10 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_10.ACVQN2_3_r_10 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](P_inst_10.n_266_and_0_3_r_10 -> G1_0_l_7 , P_inst_10.ACVQN2_3_r_10 -> G2_0_l_7 , P_inst_10.G199_2_r_10 -> IN_2_0_l_7 , P_inst_10.G42_1_r_10 -> IN_4_0_l_7 , P_inst_10.n_572_1_r_10 -> IN_5_0_l_7 , P_inst_10.n_573_1_r_10 -> IN_7_0_l_7 , P_inst_10.n_572_1_r_10 -> IN_8_0_l_7 , P_inst_10.n_42_2_r_10 -> IN_10_0_l_7 , P_inst_10.G42_1_r_10 -> IN_11_0_l_7 , P_inst_10.n_573_1_r_10 -> IN_1_5_l_7 , P_inst_10.n_549_1_r_10 -> IN_2_5_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_7.G42_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_7.n_572_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_7.n_573_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_7.n_549_1_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_7.n_569_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_7.G199_4_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_7.G214_4_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_7.ACVQN1_5_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_7.P6_5_r_7 -> IN1);
		}

	rule pattern_connect_10_8 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_10.G42_1_r_10 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_10.n_572_1_r_10 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_10.n_573_1_r_10 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_10.n_549_1_r_10 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_10.n_42_2_r_10 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_10.G199_2_r_10 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_10.ACVQN2_3_r_10 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](P_inst_10.n_266_and_0_3_r_10 -> G1_0_l_8 , P_inst_10.n_42_2_r_10 -> G2_0_l_8 , P_inst_10.n_572_1_r_10 -> IN_2_0_l_8 , P_inst_10.G42_1_r_10 -> IN_4_0_l_8 , P_inst_10.n_549_1_r_10 -> IN_5_0_l_8 , P_inst_10.G42_1_r_10 -> IN_7_0_l_8 , P_inst_10.G199_2_r_10 -> IN_8_0_l_8 , P_inst_10.n_572_1_r_10 -> IN_10_0_l_8 , P_inst_10.ACVQN2_3_r_10 -> IN_11_0_l_8 , P_inst_10.n_573_1_r_10 -> IN_1_5_l_8 , P_inst_10.n_573_1_r_10 -> IN_2_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_8.G42_1_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_8.n_572_1_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_8.n_549_1_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_8.n_569_1_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_8.n_452_1_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_8.n_42_2_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_8.G199_2_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_8.G199_4_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_8.G214_4_r_8 -> IN1);
		}

	rule pattern_connect_10_9 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_10.G42_1_r_10 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_10.n_572_1_r_10 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_10.n_573_1_r_10 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_10.n_549_1_r_10 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_10.n_42_2_r_10 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_10.G199_2_r_10 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_10.ACVQN2_3_r_10 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](P_inst_10.n_42_2_r_10 -> IN_1_2_l_9 , P_inst_10.G42_1_r_10 -> IN_2_2_l_9 , P_inst_10.n_572_1_r_10 -> IN_3_2_l_9 , P_inst_10.n_573_1_r_10 -> IN_6_2_l_9 , P_inst_10.G42_1_r_10 -> IN_1_3_l_9 , P_inst_10.n_573_1_r_10 -> IN_2_3_l_9 , P_inst_10.n_549_1_r_10 -> IN_4_3_l_9 , P_inst_10.n_572_1_r_10 -> IN_1_4_l_9 , P_inst_10.n_266_and_0_3_r_10 -> IN_2_4_l_9 , P_inst_10.G199_2_r_10 -> IN_3_4_l_9 , P_inst_10.ACVQN2_3_r_10 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_9.G42_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_9.n_572_1_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_9.n_573_1_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_9.n_549_1_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_9.n_569_1_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_9.n_42_2_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_9.G199_2_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_9.G199_4_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_9.G214_4_r_9 -> IN1);
		}

	rule pattern_connect_10_11 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_10.G42_1_r_10 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_10.n_572_1_r_10 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_10.n_573_1_r_10 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_10.n_549_1_r_10 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_10.n_42_2_r_10 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_10.G199_2_r_10 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_10.ACVQN2_3_r_10 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](P_inst_10.n_549_1_r_10 -> G1_0_l_11 , P_inst_10.n_42_2_r_10 -> G2_0_l_11 , P_inst_10.n_266_and_0_3_r_10 -> IN_2_0_l_11 , P_inst_10.G199_2_r_10 -> IN_4_0_l_11 , P_inst_10.ACVQN2_3_r_10 -> IN_5_0_l_11 , P_inst_10.G42_1_r_10 -> IN_7_0_l_11 , P_inst_10.G42_1_r_10 -> IN_8_0_l_11 , P_inst_10.n_573_1_r_10 -> IN_10_0_l_11 , P_inst_10.n_572_1_r_10 -> IN_11_0_l_11 , P_inst_10.n_572_1_r_10 -> IN_1_5_l_11 , P_inst_10.n_573_1_r_10 -> IN_2_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_11.G42_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_11.n_572_1_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_11.n_573_1_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_11.n_549_1_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_11.n_569_1_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_11.n_452_1_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_11.n_42_2_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_11.G199_2_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_11.ACVQN2_3_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
		}

	rule pattern_connect_10_12 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_10.G42_1_r_10 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_10.n_572_1_r_10 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_10.n_573_1_r_10 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_10.n_549_1_r_10 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_10.n_42_2_r_10 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_10.G199_2_r_10 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_10.ACVQN2_3_r_10 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](P_inst_10.n_573_1_r_10 -> G1_0_l_12 , P_inst_10.G42_1_r_10 -> G2_0_l_12 , P_inst_10.G42_1_r_10 -> IN_2_0_l_12 , P_inst_10.n_42_2_r_10 -> IN_4_0_l_12 , P_inst_10.G199_2_r_10 -> IN_5_0_l_12 , P_inst_10.n_572_1_r_10 -> IN_7_0_l_12 , P_inst_10.n_572_1_r_10 -> IN_8_0_l_12 , P_inst_10.ACVQN2_3_r_10 -> IN_10_0_l_12 , P_inst_10.n_266_and_0_3_r_10 -> IN_11_0_l_12 , P_inst_10.n_573_1_r_10 -> IN_1_5_l_12 , P_inst_10.n_549_1_r_10 -> IN_2_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_12.G42_1_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_12.n_572_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_12.n_573_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_12.n_549_1_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_12.n_42_2_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_12.G199_2_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_12.ACVQN1_5_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_12.P6_5_r_12 -> IN1);
		}

	rule pattern_connect_10_13 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_10.G42_1_r_10 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_10.n_572_1_r_10 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_10.n_573_1_r_10 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_10.n_549_1_r_10 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_10.n_42_2_r_10 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_10.G199_2_r_10 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_10.ACVQN2_3_r_10 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](P_inst_10.n_573_1_r_10 -> G18_1_l_13 , P_inst_10.n_42_2_r_10 -> G15_1_l_13 , P_inst_10.n_573_1_r_10 -> IN_1_1_l_13 , P_inst_10.n_572_1_r_10 -> IN_4_1_l_13 , P_inst_10.ACVQN2_3_r_10 -> IN_5_1_l_13 , P_inst_10.n_266_and_0_3_r_10 -> IN_7_1_l_13 , P_inst_10.G42_1_r_10 -> IN_9_1_l_13 , P_inst_10.G42_1_r_10 -> IN_10_1_l_13 , P_inst_10.G199_2_r_10 -> IN_1_3_l_13 , P_inst_10.n_572_1_r_10 -> IN_2_3_l_13 , P_inst_10.n_549_1_r_10 -> IN_4_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_13.G42_1_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_13.n_572_1_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_13.n_573_1_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_13.n_549_1_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_13.n_452_1_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_13.ACVQN2_3_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_13.ACVQN1_5_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_13.P6_5_r_13 -> IN1);
		}

	rule pattern_connect_10_14 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_10.G42_1_r_10 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_10.n_572_1_r_10 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_10.n_573_1_r_10 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_10.n_549_1_r_10 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_10.n_42_2_r_10 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_10.G199_2_r_10 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_10.ACVQN2_3_r_10 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](P_inst_10.G42_1_r_10 -> G18_1_l_14 , P_inst_10.n_266_and_0_3_r_10 -> G15_1_l_14 , P_inst_10.n_573_1_r_10 -> IN_1_1_l_14 , P_inst_10.G199_2_r_10 -> IN_4_1_l_14 , P_inst_10.n_42_2_r_10 -> IN_5_1_l_14 , P_inst_10.ACVQN2_3_r_10 -> IN_7_1_l_14 , P_inst_10.n_549_1_r_10 -> IN_9_1_l_14 , P_inst_10.n_572_1_r_10 -> IN_10_1_l_14 , P_inst_10.n_572_1_r_10 -> IN_1_3_l_14 , P_inst_10.n_573_1_r_10 -> IN_2_3_l_14 , P_inst_10.G42_1_r_10 -> IN_4_3_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_14.G42_1_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_14.n_572_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_14.n_573_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_14.n_549_1_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_14.n_569_1_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_14.n_42_2_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_14.G199_2_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_14.ACVQN1_5_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_14.P6_5_r_14 -> IN1);
		}

	rule pattern_connect_10_15 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_10.G42_1_r_10 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_10.n_572_1_r_10 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_10.n_573_1_r_10 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_10.n_549_1_r_10 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_10.n_42_2_r_10 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_10.G199_2_r_10 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_10.ACVQN2_3_r_10 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		add P_inst_15 PAT_15[ connected = "0"](P_inst_10.G199_2_r_10 -> G18_1_l_15 , P_inst_10.ACVQN2_3_r_10 -> G15_1_l_15 , P_inst_10.n_573_1_r_10 -> IN_1_1_l_15 , P_inst_10.n_42_2_r_10 -> IN_4_1_l_15 , P_inst_10.G42_1_r_10 -> IN_5_1_l_15 , P_inst_10.G42_1_r_10 -> IN_7_1_l_15 , P_inst_10.n_573_1_r_10 -> IN_9_1_l_15 , P_inst_10.n_266_and_0_3_r_10 -> IN_10_1_l_15 , P_inst_10.n_549_1_r_10 -> IN_1_3_l_15 , P_inst_10.n_572_1_r_10 -> IN_2_3_l_15 , P_inst_10.n_572_1_r_10 -> IN_4_3_l_15 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_15.G42_1_r_15 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_15.n_572_1_r_15 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_15.n_573_1_r_15 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_15.n_549_1_r_15 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_15.n_569_1_r_15 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_15.ACVQN2_3_r_15 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_15.G199_4_r_15 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_15.G214_4_r_15 -> IN1);
		}

	rule pattern_connect_10_16 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_10.G42_1_r_10 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_10.n_572_1_r_10 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_10.n_573_1_r_10 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_10.n_549_1_r_10 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_10.n_42_2_r_10 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_10.G199_2_r_10 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_10.ACVQN2_3_r_10 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		add P_inst_16 PAT_16[ connected = "0"](P_inst_10.n_572_1_r_10 -> G18_1_l_16 , P_inst_10.n_42_2_r_10 -> G15_1_l_16 , P_inst_10.ACVQN2_3_r_10 -> IN_1_1_l_16 , P_inst_10.n_573_1_r_10 -> IN_4_1_l_16 , P_inst_10.n_573_1_r_10 -> IN_5_1_l_16 , P_inst_10.G42_1_r_10 -> IN_7_1_l_16 , P_inst_10.G199_2_r_10 -> IN_9_1_l_16 , P_inst_10.n_549_1_r_10 -> IN_10_1_l_16 , P_inst_10.G42_1_r_10 -> IN_1_3_l_16 , P_inst_10.n_572_1_r_10 -> IN_2_3_l_16 , P_inst_10.n_266_and_0_3_r_10 -> IN_4_3_l_16 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_16.G42_1_r_16 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_16.n_572_1_r_16 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_16.n_573_1_r_16 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_16.n_549_1_r_16 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_16.n_569_1_r_16 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_16.n_452_1_r_16 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_16.G199_4_r_16 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_16.G214_4_r_16 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_16.ACVQN1_5_r_16 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_16.P6_5_r_16 -> IN1);
		}

	rule pattern_connect_10_17 {
		sub {
			P_inst_10 PAT_10[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_10.G42_1_r_10 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_10.n_572_1_r_10 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_10.n_573_1_r_10 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_10.n_549_1_r_10 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_10.n_42_2_r_10 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_10.G199_2_r_10 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_10.ACVQN2_3_r_10 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_10[ connected = "1"];
		add P_inst_17 PAT_17[ connected = "0"](P_inst_10.n_42_2_r_10 -> G1_0_l_17 , P_inst_10.n_266_and_0_3_r_10 -> G2_0_l_17 , P_inst_10.G199_2_r_10 -> IN_2_0_l_17 , P_inst_10.G42_1_r_10 -> IN_4_0_l_17 , P_inst_10.n_573_1_r_10 -> IN_5_0_l_17 , P_inst_10.ACVQN2_3_r_10 -> IN_7_0_l_17 , P_inst_10.n_572_1_r_10 -> IN_8_0_l_17 , P_inst_10.n_572_1_r_10 -> IN_10_0_l_17 , P_inst_10.G42_1_r_10 -> IN_11_0_l_17 , P_inst_10.n_573_1_r_10 -> IN_1_5_l_17 , P_inst_10.n_549_1_r_10 -> IN_2_5_l_17 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_17.G42_1_r_17 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_17.n_572_1_r_17 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_17.n_573_1_r_17 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_17.n_549_1_r_17 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_17.n_569_1_r_17 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_17.n_452_1_r_17 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_17.ACVQN2_3_r_17 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_17.G199_4_r_17 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_17.G214_4_r_17 -> IN1);
		}

	rule pattern_connect_11_0 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_11.G42_1_r_11 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_11.n_572_1_r_11 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_11.n_573_1_r_11 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_11.n_549_1_r_11 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_11.n_569_1_r_11 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_11.n_452_1_r_11 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_11.n_42_2_r_11 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_11.G199_2_r_11 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_11.ACVQN2_3_r_11 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](P_inst_11.G42_1_r_11 -> G18_1_l_0 , P_inst_11.n_549_1_r_11 -> G15_1_l_0 , P_inst_11.n_572_1_r_11 -> IN_1_1_l_0 , P_inst_11.G42_1_r_11 -> IN_4_1_l_0 , P_inst_11.n_42_2_r_11 -> IN_5_1_l_0 , P_inst_11.ACVQN2_3_r_11 -> IN_7_1_l_0 , P_inst_11.n_573_1_r_11 -> IN_9_1_l_0 , P_inst_11.n_266_and_0_3_r_11 -> IN_10_1_l_0 , P_inst_11.n_452_1_r_11 -> IN_1_3_l_0 , P_inst_11.G199_2_r_11 -> IN_2_3_l_0 , P_inst_11.n_569_1_r_11 -> IN_4_3_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_0.G42_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_0.n_572_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_0.n_573_1_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_0.n_549_1_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_0.n_42_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_0.G199_2_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_0.G199_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_0.G214_4_r_0 -> IN1);
		}

	rule pattern_connect_11_1 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_11.G42_1_r_11 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_11.n_572_1_r_11 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_11.n_573_1_r_11 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_11.n_549_1_r_11 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_11.n_569_1_r_11 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_11.n_452_1_r_11 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_11.n_42_2_r_11 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_11.G199_2_r_11 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_11.ACVQN2_3_r_11 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](P_inst_11.n_452_1_r_11 -> IN_1_2_l_1 , P_inst_11.n_573_1_r_11 -> IN_2_2_l_1 , P_inst_11.n_549_1_r_11 -> IN_3_2_l_1 , P_inst_11.G42_1_r_11 -> IN_6_2_l_1 , P_inst_11.G199_2_r_11 -> IN_1_3_l_1 , P_inst_11.n_42_2_r_11 -> IN_2_3_l_1 , P_inst_11.n_572_1_r_11 -> IN_4_3_l_1 , P_inst_11.G42_1_r_11 -> IN_1_4_l_1 , P_inst_11.n_266_and_0_3_r_11 -> IN_2_4_l_1 , P_inst_11.ACVQN2_3_r_11 -> IN_3_4_l_1 , P_inst_11.n_569_1_r_11 -> IN_6_4_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_1.G42_1_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_1.n_572_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_1.n_573_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_1.n_549_1_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_1.n_452_1_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_1.ACVQN2_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_1.G199_4_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_1.G214_4_r_1 -> IN1);
		}

	rule pattern_connect_11_2 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_11.G42_1_r_11 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_11.n_572_1_r_11 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_11.n_573_1_r_11 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_11.n_549_1_r_11 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_11.n_569_1_r_11 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_11.n_452_1_r_11 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_11.n_42_2_r_11 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_11.G199_2_r_11 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_11.ACVQN2_3_r_11 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](P_inst_11.G42_1_r_11 -> IN_1_2_l_2 , P_inst_11.ACVQN2_3_r_11 -> IN_2_2_l_2 , P_inst_11.n_569_1_r_11 -> IN_3_2_l_2 , P_inst_11.n_573_1_r_11 -> IN_6_2_l_2 , P_inst_11.n_452_1_r_11 -> IN_1_3_l_2 , P_inst_11.n_42_2_r_11 -> IN_2_3_l_2 , P_inst_11.n_572_1_r_11 -> IN_4_3_l_2 , P_inst_11.n_266_and_0_3_r_11 -> IN_1_4_l_2 , P_inst_11.G199_2_r_11 -> IN_2_4_l_2 , P_inst_11.n_549_1_r_11 -> IN_3_4_l_2 , P_inst_11.G42_1_r_11 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_2.G42_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_2.n_572_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_2.n_549_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_2.n_569_1_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_2.n_452_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_2.n_42_2_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_2.G199_2_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_2.ACVQN1_5_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_2.P6_5_r_2 -> IN1);
		}

	rule pattern_connect_11_3 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_11.G42_1_r_11 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_11.n_572_1_r_11 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_11.n_573_1_r_11 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_11.n_549_1_r_11 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_11.n_569_1_r_11 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_11.n_452_1_r_11 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_11.n_42_2_r_11 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_11.G199_2_r_11 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_11.ACVQN2_3_r_11 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](P_inst_11.n_452_1_r_11 -> G18_1_l_3 , P_inst_11.G199_2_r_11 -> G15_1_l_3 , P_inst_11.n_42_2_r_11 -> IN_1_1_l_3 , P_inst_11.n_572_1_r_11 -> IN_4_1_l_3 , P_inst_11.n_569_1_r_11 -> IN_5_1_l_3 , P_inst_11.ACVQN2_3_r_11 -> IN_7_1_l_3 , P_inst_11.G42_1_r_11 -> IN_9_1_l_3 , P_inst_11.n_549_1_r_11 -> IN_10_1_l_3 , P_inst_11.n_266_and_0_3_r_11 -> IN_1_3_l_3 , P_inst_11.n_573_1_r_11 -> IN_2_3_l_3 , P_inst_11.G42_1_r_11 -> IN_4_3_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_3.G42_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_3.n_572_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_3.n_573_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_3.n_549_1_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_3.n_569_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_3.n_452_1_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_3.n_42_2_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_3.G199_2_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_3.ACVQN2_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
		}

	rule pattern_connect_11_4 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_11.G42_1_r_11 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_11.n_572_1_r_11 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_11.n_573_1_r_11 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_11.n_549_1_r_11 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_11.n_569_1_r_11 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_11.n_452_1_r_11 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_11.n_42_2_r_11 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_11.G199_2_r_11 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_11.ACVQN2_3_r_11 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](P_inst_11.n_573_1_r_11 -> G1_0_l_4 , P_inst_11.n_266_and_0_3_r_11 -> G2_0_l_4 , P_inst_11.G42_1_r_11 -> IN_2_0_l_4 , P_inst_11.n_42_2_r_11 -> IN_4_0_l_4 , P_inst_11.n_549_1_r_11 -> IN_5_0_l_4 , P_inst_11.G42_1_r_11 -> IN_7_0_l_4 , P_inst_11.G199_2_r_11 -> IN_8_0_l_4 , P_inst_11.n_572_1_r_11 -> IN_10_0_l_4 , P_inst_11.n_569_1_r_11 -> IN_11_0_l_4 , P_inst_11.ACVQN2_3_r_11 -> IN_1_5_l_4 , P_inst_11.n_452_1_r_11 -> IN_2_5_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_4.G42_1_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_4.n_572_1_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_4.n_573_1_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_4.n_549_1_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_4.n_569_1_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_4.ACVQN2_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_4.ACVQN1_5_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_4.P6_5_r_4 -> IN1);
		}

	rule pattern_connect_11_5 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_11.G42_1_r_11 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_11.n_572_1_r_11 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_11.n_573_1_r_11 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_11.n_549_1_r_11 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_11.n_569_1_r_11 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_11.n_452_1_r_11 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_11.n_42_2_r_11 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_11.G199_2_r_11 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_11.ACVQN2_3_r_11 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](P_inst_11.G199_2_r_11 -> IN_1_2_l_5 , P_inst_11.G42_1_r_11 -> IN_2_2_l_5 , P_inst_11.n_266_and_0_3_r_11 -> IN_3_2_l_5 , P_inst_11.n_452_1_r_11 -> IN_6_2_l_5 , P_inst_11.n_569_1_r_11 -> IN_1_3_l_5 , P_inst_11.ACVQN2_3_r_11 -> IN_2_3_l_5 , P_inst_11.n_573_1_r_11 -> IN_4_3_l_5 , P_inst_11.G42_1_r_11 -> IN_1_4_l_5 , P_inst_11.n_42_2_r_11 -> IN_2_4_l_5 , P_inst_11.n_572_1_r_11 -> IN_3_4_l_5 , P_inst_11.n_549_1_r_11 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_5.G42_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_5.n_572_1_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_5.n_573_1_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_5.n_549_1_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_5.n_569_1_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_5.n_452_1_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_5.ACVQN2_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_5.ACVQN1_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_5.P6_5_r_5 -> IN1);
		}

	rule pattern_connect_11_6 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_11.G42_1_r_11 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_11.n_572_1_r_11 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_11.n_573_1_r_11 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_11.n_549_1_r_11 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_11.n_569_1_r_11 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_11.n_452_1_r_11 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_11.n_42_2_r_11 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_11.G199_2_r_11 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_11.ACVQN2_3_r_11 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](P_inst_11.G42_1_r_11 -> IN_1_2_l_6 , P_inst_11.n_266_and_0_3_r_11 -> IN_2_2_l_6 , P_inst_11.n_452_1_r_11 -> IN_3_2_l_6 , P_inst_11.ACVQN2_3_r_11 -> IN_6_2_l_6 , P_inst_11.n_42_2_r_11 -> IN_1_3_l_6 , P_inst_11.n_569_1_r_11 -> IN_2_3_l_6 , P_inst_11.n_572_1_r_11 -> IN_4_3_l_6 , P_inst_11.G199_2_r_11 -> IN_1_4_l_6 , P_inst_11.n_549_1_r_11 -> IN_2_4_l_6 , P_inst_11.n_573_1_r_11 -> IN_3_4_l_6 , P_inst_11.G42_1_r_11 -> IN_6_4_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_6.G42_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_6.n_572_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_6.n_573_1_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_6.n_549_1_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_6.n_569_1_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_6.n_452_1_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_6.G199_4_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_6.G214_4_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_6.ACVQN1_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_6.P6_5_r_6 -> IN1);
		}

	rule pattern_connect_11_7 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_11.G42_1_r_11 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_11.n_572_1_r_11 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_11.n_573_1_r_11 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_11.n_549_1_r_11 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_11.n_569_1_r_11 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_11.n_452_1_r_11 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_11.n_42_2_r_11 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_11.G199_2_r_11 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_11.ACVQN2_3_r_11 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](P_inst_11.ACVQN2_3_r_11 -> G1_0_l_7 , P_inst_11.n_549_1_r_11 -> G2_0_l_7 , P_inst_11.n_573_1_r_11 -> IN_2_0_l_7 , P_inst_11.n_266_and_0_3_r_11 -> IN_4_0_l_7 , P_inst_11.n_569_1_r_11 -> IN_5_0_l_7 , P_inst_11.G42_1_r_11 -> IN_7_0_l_7 , P_inst_11.G42_1_r_11 -> IN_8_0_l_7 , P_inst_11.n_42_2_r_11 -> IN_10_0_l_7 , P_inst_11.G199_2_r_11 -> IN_11_0_l_7 , P_inst_11.n_572_1_r_11 -> IN_1_5_l_7 , P_inst_11.n_452_1_r_11 -> IN_2_5_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_7.G42_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_7.n_572_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_7.n_573_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_7.n_549_1_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_7.n_569_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_7.G199_4_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_7.G214_4_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_7.ACVQN1_5_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_7.P6_5_r_7 -> IN1);
		}

	rule pattern_connect_11_8 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_11.G42_1_r_11 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_11.n_572_1_r_11 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_11.n_573_1_r_11 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_11.n_549_1_r_11 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_11.n_569_1_r_11 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_11.n_452_1_r_11 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_11.n_42_2_r_11 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_11.G199_2_r_11 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_11.ACVQN2_3_r_11 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](P_inst_11.n_549_1_r_11 -> G1_0_l_8 , P_inst_11.n_452_1_r_11 -> G2_0_l_8 , P_inst_11.n_42_2_r_11 -> IN_2_0_l_8 , P_inst_11.ACVQN2_3_r_11 -> IN_4_0_l_8 , P_inst_11.G199_2_r_11 -> IN_5_0_l_8 , P_inst_11.n_569_1_r_11 -> IN_7_0_l_8 , P_inst_11.G42_1_r_11 -> IN_8_0_l_8 , P_inst_11.G42_1_r_11 -> IN_10_0_l_8 , P_inst_11.n_266_and_0_3_r_11 -> IN_11_0_l_8 , P_inst_11.n_572_1_r_11 -> IN_1_5_l_8 , P_inst_11.n_573_1_r_11 -> IN_2_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_8.G42_1_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_8.n_572_1_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_8.n_549_1_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_8.n_569_1_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_8.n_452_1_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_8.n_42_2_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_8.G199_2_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_8.G199_4_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_8.G214_4_r_8 -> IN1);
		}

	rule pattern_connect_11_9 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_11.G42_1_r_11 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_11.n_572_1_r_11 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_11.n_573_1_r_11 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_11.n_549_1_r_11 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_11.n_569_1_r_11 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_11.n_452_1_r_11 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_11.n_42_2_r_11 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_11.G199_2_r_11 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_11.ACVQN2_3_r_11 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](P_inst_11.n_573_1_r_11 -> IN_1_2_l_9 , P_inst_11.n_42_2_r_11 -> IN_2_2_l_9 , P_inst_11.n_549_1_r_11 -> IN_3_2_l_9 , P_inst_11.G199_2_r_11 -> IN_6_2_l_9 , P_inst_11.G42_1_r_11 -> IN_1_3_l_9 , P_inst_11.n_572_1_r_11 -> IN_2_3_l_9 , P_inst_11.n_569_1_r_11 -> IN_4_3_l_9 , P_inst_11.G42_1_r_11 -> IN_1_4_l_9 , P_inst_11.n_452_1_r_11 -> IN_2_4_l_9 , P_inst_11.ACVQN2_3_r_11 -> IN_3_4_l_9 , P_inst_11.n_266_and_0_3_r_11 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_9.G42_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_9.n_572_1_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_9.n_573_1_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_9.n_549_1_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_9.n_569_1_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_9.n_42_2_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_9.G199_2_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_9.G199_4_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_9.G214_4_r_9 -> IN1);
		}

	rule pattern_connect_11_10 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_11.G42_1_r_11 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_11.n_572_1_r_11 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_11.n_573_1_r_11 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_11.n_549_1_r_11 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_11.n_569_1_r_11 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_11.n_452_1_r_11 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_11.n_42_2_r_11 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_11.G199_2_r_11 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_11.ACVQN2_3_r_11 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](P_inst_11.n_452_1_r_11 -> IN_1_2_l_10 , P_inst_11.G199_2_r_11 -> IN_2_2_l_10 , P_inst_11.n_569_1_r_11 -> IN_3_2_l_10 , P_inst_11.n_573_1_r_11 -> IN_6_2_l_10 , P_inst_11.ACVQN2_3_r_11 -> IN_1_3_l_10 , P_inst_11.n_549_1_r_11 -> IN_2_3_l_10 , P_inst_11.n_266_and_0_3_r_11 -> IN_4_3_l_10 , P_inst_11.n_42_2_r_11 -> IN_1_4_l_10 , P_inst_11.G42_1_r_11 -> IN_2_4_l_10 , P_inst_11.n_572_1_r_11 -> IN_3_4_l_10 , P_inst_11.G42_1_r_11 -> IN_6_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_10.G42_1_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_10.n_572_1_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_10.n_573_1_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_10.n_549_1_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_10.n_42_2_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_10.G199_2_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_10.ACVQN2_3_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
		}

	rule pattern_connect_11_12 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_11.G42_1_r_11 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_11.n_572_1_r_11 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_11.n_573_1_r_11 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_11.n_549_1_r_11 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_11.n_569_1_r_11 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_11.n_452_1_r_11 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_11.n_42_2_r_11 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_11.G199_2_r_11 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_11.ACVQN2_3_r_11 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](P_inst_11.n_549_1_r_11 -> G1_0_l_12 , P_inst_11.ACVQN2_3_r_11 -> G2_0_l_12 , P_inst_11.n_573_1_r_11 -> IN_2_0_l_12 , P_inst_11.n_572_1_r_11 -> IN_4_0_l_12 , P_inst_11.n_569_1_r_11 -> IN_5_0_l_12 , P_inst_11.n_452_1_r_11 -> IN_7_0_l_12 , P_inst_11.G199_2_r_11 -> IN_8_0_l_12 , P_inst_11.G42_1_r_11 -> IN_10_0_l_12 , P_inst_11.n_42_2_r_11 -> IN_11_0_l_12 , P_inst_11.n_266_and_0_3_r_11 -> IN_1_5_l_12 , P_inst_11.G42_1_r_11 -> IN_2_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_12.G42_1_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_12.n_572_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_12.n_573_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_12.n_549_1_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_12.n_42_2_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_12.G199_2_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_12.ACVQN1_5_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_12.P6_5_r_12 -> IN1);
		}

	rule pattern_connect_11_13 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_11.G42_1_r_11 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_11.n_572_1_r_11 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_11.n_573_1_r_11 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_11.n_549_1_r_11 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_11.n_569_1_r_11 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_11.n_452_1_r_11 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_11.n_42_2_r_11 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_11.G199_2_r_11 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_11.ACVQN2_3_r_11 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](P_inst_11.G42_1_r_11 -> G18_1_l_13 , P_inst_11.n_572_1_r_11 -> G15_1_l_13 , P_inst_11.n_569_1_r_11 -> IN_1_1_l_13 , P_inst_11.ACVQN2_3_r_11 -> IN_4_1_l_13 , P_inst_11.n_266_and_0_3_r_11 -> IN_5_1_l_13 , P_inst_11.n_452_1_r_11 -> IN_7_1_l_13 , P_inst_11.G199_2_r_11 -> IN_9_1_l_13 , P_inst_11.n_549_1_r_11 -> IN_10_1_l_13 , P_inst_11.n_42_2_r_11 -> IN_1_3_l_13 , P_inst_11.n_573_1_r_11 -> IN_2_3_l_13 , P_inst_11.G42_1_r_11 -> IN_4_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_13.G42_1_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_13.n_572_1_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_13.n_573_1_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_13.n_549_1_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_13.n_452_1_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_13.ACVQN2_3_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_13.ACVQN1_5_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_13.P6_5_r_13 -> IN1);
		}

	rule pattern_connect_11_14 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_11.G42_1_r_11 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_11.n_572_1_r_11 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_11.n_573_1_r_11 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_11.n_549_1_r_11 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_11.n_569_1_r_11 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_11.n_452_1_r_11 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_11.n_42_2_r_11 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_11.G199_2_r_11 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_11.ACVQN2_3_r_11 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](P_inst_11.G199_2_r_11 -> G18_1_l_14 , P_inst_11.n_549_1_r_11 -> G15_1_l_14 , P_inst_11.n_572_1_r_11 -> IN_1_1_l_14 , P_inst_11.ACVQN2_3_r_11 -> IN_4_1_l_14 , P_inst_11.n_452_1_r_11 -> IN_5_1_l_14 , P_inst_11.n_42_2_r_11 -> IN_7_1_l_14 , P_inst_11.n_573_1_r_11 -> IN_9_1_l_14 , P_inst_11.n_266_and_0_3_r_11 -> IN_10_1_l_14 , P_inst_11.n_569_1_r_11 -> IN_1_3_l_14 , P_inst_11.G42_1_r_11 -> IN_2_3_l_14 , P_inst_11.G42_1_r_11 -> IN_4_3_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_14.G42_1_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_14.n_572_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_14.n_573_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_14.n_549_1_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_14.n_569_1_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_14.n_42_2_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_14.G199_2_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_14.ACVQN1_5_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_14.P6_5_r_14 -> IN1);
		}

	rule pattern_connect_11_15 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_11.G42_1_r_11 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_11.n_572_1_r_11 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_11.n_573_1_r_11 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_11.n_549_1_r_11 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_11.n_569_1_r_11 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_11.n_452_1_r_11 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_11.n_42_2_r_11 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_11.G199_2_r_11 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_11.ACVQN2_3_r_11 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		add P_inst_15 PAT_15[ connected = "0"](P_inst_11.ACVQN2_3_r_11 -> G18_1_l_15 , P_inst_11.n_572_1_r_11 -> G15_1_l_15 , P_inst_11.n_549_1_r_11 -> IN_1_1_l_15 , P_inst_11.n_42_2_r_11 -> IN_4_1_l_15 , P_inst_11.n_452_1_r_11 -> IN_5_1_l_15 , P_inst_11.G42_1_r_11 -> IN_7_1_l_15 , P_inst_11.n_569_1_r_11 -> IN_9_1_l_15 , P_inst_11.G199_2_r_11 -> IN_10_1_l_15 , P_inst_11.G42_1_r_11 -> IN_1_3_l_15 , P_inst_11.n_573_1_r_11 -> IN_2_3_l_15 , P_inst_11.n_266_and_0_3_r_11 -> IN_4_3_l_15 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_15.G42_1_r_15 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_15.n_572_1_r_15 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_15.n_573_1_r_15 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_15.n_549_1_r_15 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_15.n_569_1_r_15 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_15.ACVQN2_3_r_15 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_15.G199_4_r_15 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_15.G214_4_r_15 -> IN1);
		}

	rule pattern_connect_11_16 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_11.G42_1_r_11 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_11.n_572_1_r_11 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_11.n_573_1_r_11 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_11.n_549_1_r_11 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_11.n_569_1_r_11 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_11.n_452_1_r_11 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_11.n_42_2_r_11 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_11.G199_2_r_11 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_11.ACVQN2_3_r_11 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		add P_inst_16 PAT_16[ connected = "0"](P_inst_11.n_549_1_r_11 -> G18_1_l_16 , P_inst_11.n_452_1_r_11 -> G15_1_l_16 , P_inst_11.G199_2_r_11 -> IN_1_1_l_16 , P_inst_11.n_266_and_0_3_r_11 -> IN_4_1_l_16 , P_inst_11.n_569_1_r_11 -> IN_5_1_l_16 , P_inst_11.n_572_1_r_11 -> IN_7_1_l_16 , P_inst_11.G42_1_r_11 -> IN_9_1_l_16 , P_inst_11.G42_1_r_11 -> IN_10_1_l_16 , P_inst_11.n_42_2_r_11 -> IN_1_3_l_16 , P_inst_11.ACVQN2_3_r_11 -> IN_2_3_l_16 , P_inst_11.n_573_1_r_11 -> IN_4_3_l_16 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_16.G42_1_r_16 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_16.n_572_1_r_16 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_16.n_573_1_r_16 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_16.n_549_1_r_16 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_16.n_569_1_r_16 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_16.n_452_1_r_16 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_16.G199_4_r_16 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_16.G214_4_r_16 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_16.ACVQN1_5_r_16 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_16.P6_5_r_16 -> IN1);
		}

	rule pattern_connect_11_17 {
		sub {
			P_inst_11 PAT_11[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_11.G42_1_r_11 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_11.n_572_1_r_11 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_11.n_573_1_r_11 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_11.n_549_1_r_11 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_11.n_569_1_r_11 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_11.n_452_1_r_11 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_11.n_42_2_r_11 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_11.G199_2_r_11 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_11.ACVQN2_3_r_11 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_11[ connected = "1"];
		add P_inst_17 PAT_17[ connected = "0"](P_inst_11.n_569_1_r_11 -> G1_0_l_17 , P_inst_11.n_572_1_r_11 -> G2_0_l_17 , P_inst_11.n_266_and_0_3_r_11 -> IN_2_0_l_17 , P_inst_11.G42_1_r_11 -> IN_4_0_l_17 , P_inst_11.n_549_1_r_11 -> IN_5_0_l_17 , P_inst_11.G199_2_r_11 -> IN_7_0_l_17 , P_inst_11.n_42_2_r_11 -> IN_8_0_l_17 , P_inst_11.n_452_1_r_11 -> IN_10_0_l_17 , P_inst_11.G42_1_r_11 -> IN_11_0_l_17 , P_inst_11.ACVQN2_3_r_11 -> IN_1_5_l_17 , P_inst_11.n_573_1_r_11 -> IN_2_5_l_17 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_17.G42_1_r_17 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_17.n_572_1_r_17 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_17.n_573_1_r_17 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_17.n_549_1_r_17 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_17.n_569_1_r_17 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_17.n_452_1_r_17 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_17.ACVQN2_3_r_17 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_17.G199_4_r_17 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_17.G214_4_r_17 -> IN1);
		}

	rule pattern_connect_12_0 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_12.G42_1_r_12 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_12.n_572_1_r_12 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_12.n_573_1_r_12 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_12.n_549_1_r_12 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_12.n_42_2_r_12 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_12.G199_2_r_12 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_12.ACVQN1_5_r_12 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_12.P6_5_r_12 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](P_inst_12.n_42_2_r_12 -> G18_1_l_0 , P_inst_12.G199_2_r_12 -> G15_1_l_0 , P_inst_12.P6_5_r_12 -> IN_1_1_l_0 , P_inst_12.G42_1_r_12 -> IN_4_1_l_0 , P_inst_12.n_549_1_r_12 -> IN_5_1_l_0 , P_inst_12.n_572_1_r_12 -> IN_7_1_l_0 , P_inst_12.G42_1_r_12 -> IN_9_1_l_0 , P_inst_12.n_573_1_r_12 -> IN_10_1_l_0 , P_inst_12.n_572_1_r_12 -> IN_1_3_l_0 , P_inst_12.n_573_1_r_12 -> IN_2_3_l_0 , P_inst_12.ACVQN1_5_r_12 -> IN_4_3_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_0.G42_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_0.n_572_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_0.n_573_1_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_0.n_549_1_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_0.n_42_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_0.G199_2_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_0.G199_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_0.G214_4_r_0 -> IN1);
		}

	rule pattern_connect_12_1 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_12.G42_1_r_12 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_12.n_572_1_r_12 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_12.n_573_1_r_12 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_12.n_549_1_r_12 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_12.n_42_2_r_12 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_12.G199_2_r_12 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_12.ACVQN1_5_r_12 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_12.P6_5_r_12 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](P_inst_12.G199_2_r_12 -> IN_1_2_l_1 , P_inst_12.n_572_1_r_12 -> IN_2_2_l_1 , P_inst_12.ACVQN1_5_r_12 -> IN_3_2_l_1 , P_inst_12.n_549_1_r_12 -> IN_6_2_l_1 , P_inst_12.G42_1_r_12 -> IN_1_3_l_1 , P_inst_12.n_572_1_r_12 -> IN_2_3_l_1 , P_inst_12.n_42_2_r_12 -> IN_4_3_l_1 , P_inst_12.G42_1_r_12 -> IN_1_4_l_1 , P_inst_12.P6_5_r_12 -> IN_2_4_l_1 , P_inst_12.n_573_1_r_12 -> IN_3_4_l_1 , P_inst_12.n_573_1_r_12 -> IN_6_4_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_1.G42_1_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_1.n_572_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_1.n_573_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_1.n_549_1_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_1.n_452_1_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_1.ACVQN2_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_1.G199_4_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_1.G214_4_r_1 -> IN1);
		}

	rule pattern_connect_12_2 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_12.G42_1_r_12 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_12.n_572_1_r_12 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_12.n_573_1_r_12 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_12.n_549_1_r_12 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_12.n_42_2_r_12 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_12.G199_2_r_12 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_12.ACVQN1_5_r_12 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_12.P6_5_r_12 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](P_inst_12.ACVQN1_5_r_12 -> IN_1_2_l_2 , P_inst_12.n_42_2_r_12 -> IN_2_2_l_2 , P_inst_12.P6_5_r_12 -> IN_3_2_l_2 , P_inst_12.G199_2_r_12 -> IN_6_2_l_2 , P_inst_12.n_549_1_r_12 -> IN_1_3_l_2 , P_inst_12.n_573_1_r_12 -> IN_2_3_l_2 , P_inst_12.G42_1_r_12 -> IN_4_3_l_2 , P_inst_12.G42_1_r_12 -> IN_1_4_l_2 , P_inst_12.n_573_1_r_12 -> IN_2_4_l_2 , P_inst_12.n_572_1_r_12 -> IN_3_4_l_2 , P_inst_12.n_572_1_r_12 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_2.G42_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_2.n_572_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_2.n_549_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_2.n_569_1_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_2.n_452_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_2.n_42_2_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_2.G199_2_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_2.ACVQN1_5_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_2.P6_5_r_2 -> IN1);
		}

	rule pattern_connect_12_3 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_12.G42_1_r_12 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_12.n_572_1_r_12 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_12.n_573_1_r_12 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_12.n_549_1_r_12 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_12.n_42_2_r_12 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_12.G199_2_r_12 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_12.ACVQN1_5_r_12 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_12.P6_5_r_12 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](P_inst_12.G42_1_r_12 -> G18_1_l_3 , P_inst_12.G42_1_r_12 -> G15_1_l_3 , P_inst_12.n_573_1_r_12 -> IN_1_1_l_3 , P_inst_12.n_42_2_r_12 -> IN_4_1_l_3 , P_inst_12.n_573_1_r_12 -> IN_5_1_l_3 , P_inst_12.ACVQN1_5_r_12 -> IN_7_1_l_3 , P_inst_12.P6_5_r_12 -> IN_9_1_l_3 , P_inst_12.n_572_1_r_12 -> IN_10_1_l_3 , P_inst_12.n_572_1_r_12 -> IN_1_3_l_3 , P_inst_12.n_549_1_r_12 -> IN_2_3_l_3 , P_inst_12.G199_2_r_12 -> IN_4_3_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_3.G42_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_3.n_572_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_3.n_573_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_3.n_549_1_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_3.n_569_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_3.n_452_1_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_3.n_42_2_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_3.G199_2_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_3.ACVQN2_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
		}

	rule pattern_connect_12_4 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_12.G42_1_r_12 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_12.n_572_1_r_12 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_12.n_573_1_r_12 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_12.n_549_1_r_12 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_12.n_42_2_r_12 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_12.G199_2_r_12 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_12.ACVQN1_5_r_12 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_12.P6_5_r_12 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](P_inst_12.n_573_1_r_12 -> G1_0_l_4 , P_inst_12.n_572_1_r_12 -> G2_0_l_4 , P_inst_12.ACVQN1_5_r_12 -> IN_2_0_l_4 , P_inst_12.P6_5_r_12 -> IN_4_0_l_4 , P_inst_12.G199_2_r_12 -> IN_5_0_l_4 , P_inst_12.n_549_1_r_12 -> IN_7_0_l_4 , P_inst_12.G42_1_r_12 -> IN_8_0_l_4 , P_inst_12.G42_1_r_12 -> IN_10_0_l_4 , P_inst_12.n_573_1_r_12 -> IN_11_0_l_4 , P_inst_12.n_42_2_r_12 -> IN_1_5_l_4 , P_inst_12.n_572_1_r_12 -> IN_2_5_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_4.G42_1_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_4.n_572_1_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_4.n_573_1_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_4.n_549_1_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_4.n_569_1_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_4.ACVQN2_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_4.ACVQN1_5_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_4.P6_5_r_4 -> IN1);
		}

	rule pattern_connect_12_5 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_12.G42_1_r_12 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_12.n_572_1_r_12 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_12.n_573_1_r_12 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_12.n_549_1_r_12 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_12.n_42_2_r_12 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_12.G199_2_r_12 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_12.ACVQN1_5_r_12 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_12.P6_5_r_12 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](P_inst_12.n_549_1_r_12 -> IN_1_2_l_5 , P_inst_12.G199_2_r_12 -> IN_2_2_l_5 , P_inst_12.P6_5_r_12 -> IN_3_2_l_5 , P_inst_12.n_573_1_r_12 -> IN_6_2_l_5 , P_inst_12.n_573_1_r_12 -> IN_1_3_l_5 , P_inst_12.G42_1_r_12 -> IN_2_3_l_5 , P_inst_12.ACVQN1_5_r_12 -> IN_4_3_l_5 , P_inst_12.G42_1_r_12 -> IN_1_4_l_5 , P_inst_12.n_572_1_r_12 -> IN_2_4_l_5 , P_inst_12.n_572_1_r_12 -> IN_3_4_l_5 , P_inst_12.n_42_2_r_12 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_5.G42_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_5.n_572_1_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_5.n_573_1_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_5.n_549_1_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_5.n_569_1_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_5.n_452_1_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_5.ACVQN2_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_5.ACVQN1_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_5.P6_5_r_5 -> IN1);
		}

	rule pattern_connect_12_6 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_12.G42_1_r_12 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_12.n_572_1_r_12 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_12.n_573_1_r_12 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_12.n_549_1_r_12 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_12.n_42_2_r_12 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_12.G199_2_r_12 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_12.ACVQN1_5_r_12 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_12.P6_5_r_12 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](P_inst_12.n_549_1_r_12 -> IN_1_2_l_6 , P_inst_12.n_572_1_r_12 -> IN_2_2_l_6 , P_inst_12.P6_5_r_12 -> IN_3_2_l_6 , P_inst_12.n_573_1_r_12 -> IN_6_2_l_6 , P_inst_12.n_572_1_r_12 -> IN_1_3_l_6 , P_inst_12.n_573_1_r_12 -> IN_2_3_l_6 , P_inst_12.G199_2_r_12 -> IN_4_3_l_6 , P_inst_12.G42_1_r_12 -> IN_1_4_l_6 , P_inst_12.ACVQN1_5_r_12 -> IN_2_4_l_6 , P_inst_12.G42_1_r_12 -> IN_3_4_l_6 , P_inst_12.n_42_2_r_12 -> IN_6_4_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_6.G42_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_6.n_572_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_6.n_573_1_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_6.n_549_1_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_6.n_569_1_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_6.n_452_1_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_6.G199_4_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_6.G214_4_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_6.ACVQN1_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_6.P6_5_r_6 -> IN1);
		}

	rule pattern_connect_12_7 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_12.G42_1_r_12 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_12.n_572_1_r_12 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_12.n_573_1_r_12 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_12.n_549_1_r_12 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_12.n_42_2_r_12 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_12.G199_2_r_12 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_12.ACVQN1_5_r_12 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_12.P6_5_r_12 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](P_inst_12.n_573_1_r_12 -> G1_0_l_7 , P_inst_12.n_549_1_r_12 -> G2_0_l_7 , P_inst_12.G42_1_r_12 -> IN_2_0_l_7 , P_inst_12.n_42_2_r_12 -> IN_4_0_l_7 , P_inst_12.ACVQN1_5_r_12 -> IN_5_0_l_7 , P_inst_12.n_573_1_r_12 -> IN_7_0_l_7 , P_inst_12.P6_5_r_12 -> IN_8_0_l_7 , P_inst_12.G199_2_r_12 -> IN_10_0_l_7 , P_inst_12.n_572_1_r_12 -> IN_11_0_l_7 , P_inst_12.n_572_1_r_12 -> IN_1_5_l_7 , P_inst_12.G42_1_r_12 -> IN_2_5_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_7.G42_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_7.n_572_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_7.n_573_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_7.n_549_1_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_7.n_569_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_7.G199_4_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_7.G214_4_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_7.ACVQN1_5_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_7.P6_5_r_7 -> IN1);
		}

	rule pattern_connect_12_8 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_12.G42_1_r_12 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_12.n_572_1_r_12 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_12.n_573_1_r_12 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_12.n_549_1_r_12 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_12.n_42_2_r_12 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_12.G199_2_r_12 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_12.ACVQN1_5_r_12 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_12.P6_5_r_12 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](P_inst_12.G42_1_r_12 -> G1_0_l_8 , P_inst_12.n_549_1_r_12 -> G2_0_l_8 , P_inst_12.n_573_1_r_12 -> IN_2_0_l_8 , P_inst_12.n_572_1_r_12 -> IN_4_0_l_8 , P_inst_12.G199_2_r_12 -> IN_5_0_l_8 , P_inst_12.G42_1_r_12 -> IN_7_0_l_8 , P_inst_12.n_572_1_r_12 -> IN_8_0_l_8 , P_inst_12.n_573_1_r_12 -> IN_10_0_l_8 , P_inst_12.ACVQN1_5_r_12 -> IN_11_0_l_8 , P_inst_12.n_42_2_r_12 -> IN_1_5_l_8 , P_inst_12.P6_5_r_12 -> IN_2_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_8.G42_1_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_8.n_572_1_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_8.n_549_1_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_8.n_569_1_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_8.n_452_1_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_8.n_42_2_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_8.G199_2_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_8.G199_4_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_8.G214_4_r_8 -> IN1);
		}

	rule pattern_connect_12_9 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_12.G42_1_r_12 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_12.n_572_1_r_12 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_12.n_573_1_r_12 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_12.n_549_1_r_12 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_12.n_42_2_r_12 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_12.G199_2_r_12 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_12.ACVQN1_5_r_12 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_12.P6_5_r_12 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](P_inst_12.n_549_1_r_12 -> IN_1_2_l_9 , P_inst_12.G199_2_r_12 -> IN_2_2_l_9 , P_inst_12.G42_1_r_12 -> IN_3_2_l_9 , P_inst_12.n_573_1_r_12 -> IN_6_2_l_9 , P_inst_12.n_42_2_r_12 -> IN_1_3_l_9 , P_inst_12.n_572_1_r_12 -> IN_2_3_l_9 , P_inst_12.G42_1_r_12 -> IN_4_3_l_9 , P_inst_12.n_572_1_r_12 -> IN_1_4_l_9 , P_inst_12.P6_5_r_12 -> IN_2_4_l_9 , P_inst_12.n_573_1_r_12 -> IN_3_4_l_9 , P_inst_12.ACVQN1_5_r_12 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_9.G42_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_9.n_572_1_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_9.n_573_1_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_9.n_549_1_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_9.n_569_1_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_9.n_42_2_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_9.G199_2_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_9.G199_4_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_9.G214_4_r_9 -> IN1);
		}

	rule pattern_connect_12_10 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_12.G42_1_r_12 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_12.n_572_1_r_12 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_12.n_573_1_r_12 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_12.n_549_1_r_12 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_12.n_42_2_r_12 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_12.G199_2_r_12 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_12.ACVQN1_5_r_12 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_12.P6_5_r_12 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](P_inst_12.G42_1_r_12 -> IN_1_2_l_10 , P_inst_12.P6_5_r_12 -> IN_2_2_l_10 , P_inst_12.n_42_2_r_12 -> IN_3_2_l_10 , P_inst_12.G199_2_r_12 -> IN_6_2_l_10 , P_inst_12.n_573_1_r_12 -> IN_1_3_l_10 , P_inst_12.n_572_1_r_12 -> IN_2_3_l_10 , P_inst_12.G42_1_r_12 -> IN_4_3_l_10 , P_inst_12.ACVQN1_5_r_12 -> IN_1_4_l_10 , P_inst_12.n_573_1_r_12 -> IN_2_4_l_10 , P_inst_12.n_549_1_r_12 -> IN_3_4_l_10 , P_inst_12.n_572_1_r_12 -> IN_6_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_10.G42_1_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_10.n_572_1_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_10.n_573_1_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_10.n_549_1_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_10.n_42_2_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_10.G199_2_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_10.ACVQN2_3_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
		}

	rule pattern_connect_12_11 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_12.G42_1_r_12 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_12.n_572_1_r_12 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_12.n_573_1_r_12 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_12.n_549_1_r_12 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_12.n_42_2_r_12 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_12.G199_2_r_12 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_12.ACVQN1_5_r_12 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_12.P6_5_r_12 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](P_inst_12.n_573_1_r_12 -> G1_0_l_11 , P_inst_12.n_549_1_r_12 -> G2_0_l_11 , P_inst_12.n_573_1_r_12 -> IN_2_0_l_11 , P_inst_12.ACVQN1_5_r_12 -> IN_4_0_l_11 , P_inst_12.P6_5_r_12 -> IN_5_0_l_11 , P_inst_12.G199_2_r_12 -> IN_7_0_l_11 , P_inst_12.n_572_1_r_12 -> IN_8_0_l_11 , P_inst_12.n_42_2_r_12 -> IN_10_0_l_11 , P_inst_12.G42_1_r_12 -> IN_11_0_l_11 , P_inst_12.n_572_1_r_12 -> IN_1_5_l_11 , P_inst_12.G42_1_r_12 -> IN_2_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_11.G42_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_11.n_572_1_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_11.n_573_1_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_11.n_549_1_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_11.n_569_1_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_11.n_452_1_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_11.n_42_2_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_11.G199_2_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_11.ACVQN2_3_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
		}

	rule pattern_connect_12_13 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_12.G42_1_r_12 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_12.n_572_1_r_12 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_12.n_573_1_r_12 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_12.n_549_1_r_12 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_12.n_42_2_r_12 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_12.G199_2_r_12 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_12.ACVQN1_5_r_12 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_12.P6_5_r_12 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](P_inst_12.n_42_2_r_12 -> G18_1_l_13 , P_inst_12.G199_2_r_12 -> G15_1_l_13 , P_inst_12.n_573_1_r_12 -> IN_1_1_l_13 , P_inst_12.P6_5_r_12 -> IN_4_1_l_13 , P_inst_12.ACVQN1_5_r_12 -> IN_5_1_l_13 , P_inst_12.G42_1_r_12 -> IN_7_1_l_13 , P_inst_12.n_572_1_r_12 -> IN_9_1_l_13 , P_inst_12.n_549_1_r_12 -> IN_10_1_l_13 , P_inst_12.n_573_1_r_12 -> IN_1_3_l_13 , P_inst_12.n_572_1_r_12 -> IN_2_3_l_13 , P_inst_12.G42_1_r_12 -> IN_4_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_13.G42_1_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_13.n_572_1_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_13.n_573_1_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_13.n_549_1_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_13.n_452_1_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_13.ACVQN2_3_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_13.ACVQN1_5_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_13.P6_5_r_13 -> IN1);
		}

	rule pattern_connect_12_14 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_12.G42_1_r_12 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_12.n_572_1_r_12 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_12.n_573_1_r_12 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_12.n_549_1_r_12 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_12.n_42_2_r_12 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_12.G199_2_r_12 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_12.ACVQN1_5_r_12 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_12.P6_5_r_12 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](P_inst_12.n_573_1_r_12 -> G18_1_l_14 , P_inst_12.n_572_1_r_12 -> G15_1_l_14 , P_inst_12.n_572_1_r_12 -> IN_1_1_l_14 , P_inst_12.G199_2_r_12 -> IN_4_1_l_14 , P_inst_12.n_549_1_r_12 -> IN_5_1_l_14 , P_inst_12.P6_5_r_12 -> IN_7_1_l_14 , P_inst_12.G42_1_r_12 -> IN_9_1_l_14 , P_inst_12.n_42_2_r_12 -> IN_10_1_l_14 , P_inst_12.G42_1_r_12 -> IN_1_3_l_14 , P_inst_12.ACVQN1_5_r_12 -> IN_2_3_l_14 , P_inst_12.n_573_1_r_12 -> IN_4_3_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_14.G42_1_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_14.n_572_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_14.n_573_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_14.n_549_1_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_14.n_569_1_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_14.n_42_2_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_14.G199_2_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_14.ACVQN1_5_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_14.P6_5_r_14 -> IN1);
		}

	rule pattern_connect_12_15 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_12.G42_1_r_12 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_12.n_572_1_r_12 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_12.n_573_1_r_12 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_12.n_549_1_r_12 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_12.n_42_2_r_12 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_12.G199_2_r_12 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_12.ACVQN1_5_r_12 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_12.P6_5_r_12 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		add P_inst_15 PAT_15[ connected = "0"](P_inst_12.P6_5_r_12 -> G18_1_l_15 , P_inst_12.n_572_1_r_12 -> G15_1_l_15 , P_inst_12.G42_1_r_12 -> IN_1_1_l_15 , P_inst_12.G42_1_r_12 -> IN_4_1_l_15 , P_inst_12.G199_2_r_12 -> IN_5_1_l_15 , P_inst_12.ACVQN1_5_r_12 -> IN_7_1_l_15 , P_inst_12.n_42_2_r_12 -> IN_9_1_l_15 , P_inst_12.n_572_1_r_12 -> IN_10_1_l_15 , P_inst_12.n_573_1_r_12 -> IN_1_3_l_15 , P_inst_12.n_549_1_r_12 -> IN_2_3_l_15 , P_inst_12.n_573_1_r_12 -> IN_4_3_l_15 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_15.G42_1_r_15 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_15.n_572_1_r_15 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_15.n_573_1_r_15 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_15.n_549_1_r_15 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_15.n_569_1_r_15 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_15.ACVQN2_3_r_15 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_15.G199_4_r_15 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_15.G214_4_r_15 -> IN1);
		}

	rule pattern_connect_12_16 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_12.G42_1_r_12 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_12.n_572_1_r_12 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_12.n_573_1_r_12 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_12.n_549_1_r_12 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_12.n_42_2_r_12 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_12.G199_2_r_12 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_12.ACVQN1_5_r_12 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_12.P6_5_r_12 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		add P_inst_16 PAT_16[ connected = "0"](P_inst_12.n_549_1_r_12 -> G18_1_l_16 , P_inst_12.n_572_1_r_12 -> G15_1_l_16 , P_inst_12.n_573_1_r_12 -> IN_1_1_l_16 , P_inst_12.G42_1_r_12 -> IN_4_1_l_16 , P_inst_12.G42_1_r_12 -> IN_5_1_l_16 , P_inst_12.n_573_1_r_12 -> IN_7_1_l_16 , P_inst_12.P6_5_r_12 -> IN_9_1_l_16 , P_inst_12.ACVQN1_5_r_12 -> IN_10_1_l_16 , P_inst_12.n_572_1_r_12 -> IN_1_3_l_16 , P_inst_12.n_42_2_r_12 -> IN_2_3_l_16 , P_inst_12.G199_2_r_12 -> IN_4_3_l_16 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_16.G42_1_r_16 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_16.n_572_1_r_16 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_16.n_573_1_r_16 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_16.n_549_1_r_16 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_16.n_569_1_r_16 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_16.n_452_1_r_16 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_16.G199_4_r_16 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_16.G214_4_r_16 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_16.ACVQN1_5_r_16 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_16.P6_5_r_16 -> IN1);
		}

	rule pattern_connect_12_17 {
		sub {
			P_inst_12 PAT_12[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_12.G42_1_r_12 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_12.n_572_1_r_12 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_12.n_573_1_r_12 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_12.n_549_1_r_12 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_12.n_42_2_r_12 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_12.G199_2_r_12 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_12.ACVQN1_5_r_12 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_12.P6_5_r_12 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_12[ connected = "1"];
		add P_inst_17 PAT_17[ connected = "0"](P_inst_12.G199_2_r_12 -> G1_0_l_17 , P_inst_12.n_549_1_r_12 -> G2_0_l_17 , P_inst_12.n_572_1_r_12 -> IN_2_0_l_17 , P_inst_12.G42_1_r_12 -> IN_4_0_l_17 , P_inst_12.G42_1_r_12 -> IN_5_0_l_17 , P_inst_12.n_573_1_r_12 -> IN_7_0_l_17 , P_inst_12.n_573_1_r_12 -> IN_8_0_l_17 , P_inst_12.ACVQN1_5_r_12 -> IN_10_0_l_17 , P_inst_12.P6_5_r_12 -> IN_11_0_l_17 , P_inst_12.n_572_1_r_12 -> IN_1_5_l_17 , P_inst_12.n_42_2_r_12 -> IN_2_5_l_17 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_17.G42_1_r_17 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_17.n_572_1_r_17 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_17.n_573_1_r_17 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_17.n_549_1_r_17 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_17.n_569_1_r_17 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_17.n_452_1_r_17 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_17.ACVQN2_3_r_17 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_17.G199_4_r_17 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_17.G214_4_r_17 -> IN1);
		}

	rule pattern_connect_13_0 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_13.G42_1_r_13 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_13.n_572_1_r_13 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_13.n_573_1_r_13 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_13.n_549_1_r_13 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_13.n_452_1_r_13 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_13.ACVQN2_3_r_13 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_13.ACVQN1_5_r_13 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_13.P6_5_r_13 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](P_inst_13.n_573_1_r_13 -> G18_1_l_0 , P_inst_13.n_549_1_r_13 -> G15_1_l_0 , P_inst_13.G42_1_r_13 -> IN_1_1_l_0 , P_inst_13.G42_1_r_13 -> IN_4_1_l_0 , P_inst_13.n_452_1_r_13 -> IN_5_1_l_0 , P_inst_13.ACVQN1_5_r_13 -> IN_7_1_l_0 , P_inst_13.P6_5_r_13 -> IN_9_1_l_0 , P_inst_13.ACVQN2_3_r_13 -> IN_10_1_l_0 , P_inst_13.n_266_and_0_3_r_13 -> IN_1_3_l_0 , P_inst_13.n_572_1_r_13 -> IN_2_3_l_0 , P_inst_13.n_572_1_r_13 -> IN_4_3_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_0.G42_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_0.n_572_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_0.n_573_1_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_0.n_549_1_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_0.n_42_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_0.G199_2_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_0.G199_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_0.G214_4_r_0 -> IN1);
		}

	rule pattern_connect_13_1 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_13.G42_1_r_13 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_13.n_572_1_r_13 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_13.n_573_1_r_13 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_13.n_549_1_r_13 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_13.n_452_1_r_13 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_13.ACVQN2_3_r_13 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_13.ACVQN1_5_r_13 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_13.P6_5_r_13 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](P_inst_13.G42_1_r_13 -> IN_1_2_l_1 , P_inst_13.n_549_1_r_13 -> IN_2_2_l_1 , P_inst_13.n_572_1_r_13 -> IN_3_2_l_1 , P_inst_13.ACVQN1_5_r_13 -> IN_6_2_l_1 , P_inst_13.ACVQN2_3_r_13 -> IN_1_3_l_1 , P_inst_13.n_573_1_r_13 -> IN_2_3_l_1 , P_inst_13.n_266_and_0_3_r_13 -> IN_4_3_l_1 , P_inst_13.n_452_1_r_13 -> IN_1_4_l_1 , P_inst_13.n_572_1_r_13 -> IN_2_4_l_1 , P_inst_13.P6_5_r_13 -> IN_3_4_l_1 , P_inst_13.G42_1_r_13 -> IN_6_4_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_1.G42_1_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_1.n_572_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_1.n_573_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_1.n_549_1_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_1.n_452_1_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_1.ACVQN2_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_1.G199_4_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_1.G214_4_r_1 -> IN1);
		}

	rule pattern_connect_13_2 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_13.G42_1_r_13 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_13.n_572_1_r_13 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_13.n_573_1_r_13 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_13.n_549_1_r_13 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_13.n_452_1_r_13 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_13.ACVQN2_3_r_13 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_13.ACVQN1_5_r_13 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_13.P6_5_r_13 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](P_inst_13.n_266_and_0_3_r_13 -> IN_1_2_l_2 , P_inst_13.n_452_1_r_13 -> IN_2_2_l_2 , P_inst_13.n_549_1_r_13 -> IN_3_2_l_2 , P_inst_13.ACVQN2_3_r_13 -> IN_6_2_l_2 , P_inst_13.G42_1_r_13 -> IN_1_3_l_2 , P_inst_13.P6_5_r_13 -> IN_2_3_l_2 , P_inst_13.n_572_1_r_13 -> IN_4_3_l_2 , P_inst_13.ACVQN1_5_r_13 -> IN_1_4_l_2 , P_inst_13.G42_1_r_13 -> IN_2_4_l_2 , P_inst_13.n_573_1_r_13 -> IN_3_4_l_2 , P_inst_13.n_572_1_r_13 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_2.G42_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_2.n_572_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_2.n_549_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_2.n_569_1_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_2.n_452_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_2.n_42_2_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_2.G199_2_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_2.ACVQN1_5_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_2.P6_5_r_2 -> IN1);
		}

	rule pattern_connect_13_3 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_13.G42_1_r_13 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_13.n_572_1_r_13 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_13.n_573_1_r_13 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_13.n_549_1_r_13 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_13.n_452_1_r_13 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_13.ACVQN2_3_r_13 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_13.ACVQN1_5_r_13 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_13.P6_5_r_13 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](P_inst_13.P6_5_r_13 -> G18_1_l_3 , P_inst_13.n_572_1_r_13 -> G15_1_l_3 , P_inst_13.n_266_and_0_3_r_13 -> IN_1_1_l_3 , P_inst_13.n_573_1_r_13 -> IN_4_1_l_3 , P_inst_13.n_452_1_r_13 -> IN_5_1_l_3 , P_inst_13.ACVQN1_5_r_13 -> IN_7_1_l_3 , P_inst_13.G42_1_r_13 -> IN_9_1_l_3 , P_inst_13.n_549_1_r_13 -> IN_10_1_l_3 , P_inst_13.G42_1_r_13 -> IN_1_3_l_3 , P_inst_13.n_572_1_r_13 -> IN_2_3_l_3 , P_inst_13.ACVQN2_3_r_13 -> IN_4_3_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_3.G42_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_3.n_572_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_3.n_573_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_3.n_549_1_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_3.n_569_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_3.n_452_1_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_3.n_42_2_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_3.G199_2_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_3.ACVQN2_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
		}

	rule pattern_connect_13_4 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_13.G42_1_r_13 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_13.n_572_1_r_13 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_13.n_573_1_r_13 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_13.n_549_1_r_13 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_13.n_452_1_r_13 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_13.ACVQN2_3_r_13 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_13.ACVQN1_5_r_13 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_13.P6_5_r_13 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](P_inst_13.n_549_1_r_13 -> G1_0_l_4 , P_inst_13.n_452_1_r_13 -> G2_0_l_4 , P_inst_13.P6_5_r_13 -> IN_2_0_l_4 , P_inst_13.n_573_1_r_13 -> IN_4_0_l_4 , P_inst_13.ACVQN1_5_r_13 -> IN_5_0_l_4 , P_inst_13.n_266_and_0_3_r_13 -> IN_7_0_l_4 , P_inst_13.n_572_1_r_13 -> IN_8_0_l_4 , P_inst_13.ACVQN2_3_r_13 -> IN_10_0_l_4 , P_inst_13.n_572_1_r_13 -> IN_11_0_l_4 , P_inst_13.G42_1_r_13 -> IN_1_5_l_4 , P_inst_13.G42_1_r_13 -> IN_2_5_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_4.G42_1_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_4.n_572_1_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_4.n_573_1_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_4.n_549_1_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_4.n_569_1_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_4.ACVQN2_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_4.ACVQN1_5_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_4.P6_5_r_4 -> IN1);
		}

	rule pattern_connect_13_5 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_13.G42_1_r_13 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_13.n_572_1_r_13 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_13.n_573_1_r_13 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_13.n_549_1_r_13 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_13.n_452_1_r_13 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_13.ACVQN2_3_r_13 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_13.ACVQN1_5_r_13 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_13.P6_5_r_13 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](P_inst_13.n_452_1_r_13 -> IN_1_2_l_5 , P_inst_13.n_572_1_r_13 -> IN_2_2_l_5 , P_inst_13.n_549_1_r_13 -> IN_3_2_l_5 , P_inst_13.ACVQN1_5_r_13 -> IN_6_2_l_5 , P_inst_13.n_572_1_r_13 -> IN_1_3_l_5 , P_inst_13.P6_5_r_13 -> IN_2_3_l_5 , P_inst_13.n_573_1_r_13 -> IN_4_3_l_5 , P_inst_13.ACVQN2_3_r_13 -> IN_1_4_l_5 , P_inst_13.G42_1_r_13 -> IN_2_4_l_5 , P_inst_13.G42_1_r_13 -> IN_3_4_l_5 , P_inst_13.n_266_and_0_3_r_13 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_5.G42_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_5.n_572_1_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_5.n_573_1_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_5.n_549_1_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_5.n_569_1_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_5.n_452_1_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_5.ACVQN2_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_5.ACVQN1_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_5.P6_5_r_5 -> IN1);
		}

	rule pattern_connect_13_6 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_13.G42_1_r_13 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_13.n_572_1_r_13 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_13.n_573_1_r_13 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_13.n_549_1_r_13 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_13.n_452_1_r_13 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_13.ACVQN2_3_r_13 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_13.ACVQN1_5_r_13 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_13.P6_5_r_13 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](P_inst_13.G42_1_r_13 -> IN_1_2_l_6 , P_inst_13.n_452_1_r_13 -> IN_2_2_l_6 , P_inst_13.n_549_1_r_13 -> IN_3_2_l_6 , P_inst_13.ACVQN1_5_r_13 -> IN_6_2_l_6 , P_inst_13.n_266_and_0_3_r_13 -> IN_1_3_l_6 , P_inst_13.P6_5_r_13 -> IN_2_3_l_6 , P_inst_13.G42_1_r_13 -> IN_4_3_l_6 , P_inst_13.ACVQN2_3_r_13 -> IN_1_4_l_6 , P_inst_13.n_572_1_r_13 -> IN_2_4_l_6 , P_inst_13.n_572_1_r_13 -> IN_3_4_l_6 , P_inst_13.n_573_1_r_13 -> IN_6_4_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_6.G42_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_6.n_572_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_6.n_573_1_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_6.n_549_1_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_6.n_569_1_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_6.n_452_1_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_6.G199_4_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_6.G214_4_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_6.ACVQN1_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_6.P6_5_r_6 -> IN1);
		}

	rule pattern_connect_13_7 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_13.G42_1_r_13 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_13.n_572_1_r_13 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_13.n_573_1_r_13 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_13.n_549_1_r_13 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_13.n_452_1_r_13 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_13.ACVQN2_3_r_13 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_13.ACVQN1_5_r_13 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_13.P6_5_r_13 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](P_inst_13.n_549_1_r_13 -> G1_0_l_7 , P_inst_13.n_452_1_r_13 -> G2_0_l_7 , P_inst_13.G42_1_r_13 -> IN_2_0_l_7 , P_inst_13.ACVQN2_3_r_13 -> IN_4_0_l_7 , P_inst_13.ACVQN1_5_r_13 -> IN_5_0_l_7 , P_inst_13.n_573_1_r_13 -> IN_7_0_l_7 , P_inst_13.n_572_1_r_13 -> IN_8_0_l_7 , P_inst_13.P6_5_r_13 -> IN_10_0_l_7 , P_inst_13.n_572_1_r_13 -> IN_11_0_l_7 , P_inst_13.G42_1_r_13 -> IN_1_5_l_7 , P_inst_13.n_266_and_0_3_r_13 -> IN_2_5_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_7.G42_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_7.n_572_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_7.n_573_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_7.n_549_1_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_7.n_569_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_7.G199_4_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_7.G214_4_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_7.ACVQN1_5_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_7.P6_5_r_7 -> IN1);
		}

	rule pattern_connect_13_8 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_13.G42_1_r_13 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_13.n_572_1_r_13 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_13.n_573_1_r_13 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_13.n_549_1_r_13 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_13.n_452_1_r_13 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_13.ACVQN2_3_r_13 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_13.ACVQN1_5_r_13 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_13.P6_5_r_13 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](P_inst_13.n_549_1_r_13 -> G1_0_l_8 , P_inst_13.ACVQN1_5_r_13 -> G2_0_l_8 , P_inst_13.n_452_1_r_13 -> IN_2_0_l_8 , P_inst_13.ACVQN2_3_r_13 -> IN_4_0_l_8 , P_inst_13.P6_5_r_13 -> IN_5_0_l_8 , P_inst_13.n_572_1_r_13 -> IN_7_0_l_8 , P_inst_13.n_266_and_0_3_r_13 -> IN_8_0_l_8 , P_inst_13.G42_1_r_13 -> IN_10_0_l_8 , P_inst_13.n_572_1_r_13 -> IN_11_0_l_8 , P_inst_13.n_573_1_r_13 -> IN_1_5_l_8 , P_inst_13.G42_1_r_13 -> IN_2_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_8.G42_1_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_8.n_572_1_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_8.n_549_1_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_8.n_569_1_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_8.n_452_1_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_8.n_42_2_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_8.G199_2_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_8.G199_4_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_8.G214_4_r_8 -> IN1);
		}

	rule pattern_connect_13_9 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_13.G42_1_r_13 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_13.n_572_1_r_13 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_13.n_573_1_r_13 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_13.n_549_1_r_13 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_13.n_452_1_r_13 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_13.ACVQN2_3_r_13 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_13.ACVQN1_5_r_13 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_13.P6_5_r_13 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](P_inst_13.ACVQN1_5_r_13 -> IN_1_2_l_9 , P_inst_13.n_572_1_r_13 -> IN_2_2_l_9 , P_inst_13.n_572_1_r_13 -> IN_3_2_l_9 , P_inst_13.G42_1_r_13 -> IN_6_2_l_9 , P_inst_13.P6_5_r_13 -> IN_1_3_l_9 , P_inst_13.n_573_1_r_13 -> IN_2_3_l_9 , P_inst_13.n_549_1_r_13 -> IN_4_3_l_9 , P_inst_13.G42_1_r_13 -> IN_1_4_l_9 , P_inst_13.n_452_1_r_13 -> IN_2_4_l_9 , P_inst_13.n_266_and_0_3_r_13 -> IN_3_4_l_9 , P_inst_13.ACVQN2_3_r_13 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_9.G42_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_9.n_572_1_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_9.n_573_1_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_9.n_549_1_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_9.n_569_1_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_9.n_42_2_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_9.G199_2_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_9.G199_4_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_9.G214_4_r_9 -> IN1);
		}

	rule pattern_connect_13_10 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_13.G42_1_r_13 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_13.n_572_1_r_13 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_13.n_573_1_r_13 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_13.n_549_1_r_13 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_13.n_452_1_r_13 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_13.ACVQN2_3_r_13 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_13.ACVQN1_5_r_13 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_13.P6_5_r_13 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](P_inst_13.ACVQN1_5_r_13 -> IN_1_2_l_10 , P_inst_13.ACVQN2_3_r_13 -> IN_2_2_l_10 , P_inst_13.n_549_1_r_13 -> IN_3_2_l_10 , P_inst_13.n_572_1_r_13 -> IN_6_2_l_10 , P_inst_13.P6_5_r_13 -> IN_1_3_l_10 , P_inst_13.n_572_1_r_13 -> IN_2_3_l_10 , P_inst_13.n_452_1_r_13 -> IN_4_3_l_10 , P_inst_13.G42_1_r_13 -> IN_1_4_l_10 , P_inst_13.G42_1_r_13 -> IN_2_4_l_10 , P_inst_13.n_266_and_0_3_r_13 -> IN_3_4_l_10 , P_inst_13.n_573_1_r_13 -> IN_6_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_10.G42_1_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_10.n_572_1_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_10.n_573_1_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_10.n_549_1_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_10.n_42_2_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_10.G199_2_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_10.ACVQN2_3_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
		}

	rule pattern_connect_13_11 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_13.G42_1_r_13 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_13.n_572_1_r_13 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_13.n_573_1_r_13 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_13.n_549_1_r_13 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_13.n_452_1_r_13 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_13.ACVQN2_3_r_13 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_13.ACVQN1_5_r_13 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_13.P6_5_r_13 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](P_inst_13.G42_1_r_13 -> G1_0_l_11 , P_inst_13.n_452_1_r_13 -> G2_0_l_11 , P_inst_13.ACVQN2_3_r_13 -> IN_2_0_l_11 , P_inst_13.n_573_1_r_13 -> IN_4_0_l_11 , P_inst_13.n_572_1_r_13 -> IN_5_0_l_11 , P_inst_13.P6_5_r_13 -> IN_7_0_l_11 , P_inst_13.n_572_1_r_13 -> IN_8_0_l_11 , P_inst_13.ACVQN1_5_r_13 -> IN_10_0_l_11 , P_inst_13.n_549_1_r_13 -> IN_11_0_l_11 , P_inst_13.G42_1_r_13 -> IN_1_5_l_11 , P_inst_13.n_266_and_0_3_r_13 -> IN_2_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_11.G42_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_11.n_572_1_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_11.n_573_1_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_11.n_549_1_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_11.n_569_1_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_11.n_452_1_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_11.n_42_2_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_11.G199_2_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_11.ACVQN2_3_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
		}

	rule pattern_connect_13_12 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_13.G42_1_r_13 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_13.n_572_1_r_13 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_13.n_573_1_r_13 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_13.n_549_1_r_13 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_13.n_452_1_r_13 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_13.ACVQN2_3_r_13 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_13.ACVQN1_5_r_13 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_13.P6_5_r_13 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](P_inst_13.n_549_1_r_13 -> G1_0_l_12 , P_inst_13.G42_1_r_13 -> G2_0_l_12 , P_inst_13.G42_1_r_13 -> IN_2_0_l_12 , P_inst_13.P6_5_r_13 -> IN_4_0_l_12 , P_inst_13.ACVQN1_5_r_13 -> IN_5_0_l_12 , P_inst_13.n_572_1_r_13 -> IN_7_0_l_12 , P_inst_13.n_266_and_0_3_r_13 -> IN_8_0_l_12 , P_inst_13.n_452_1_r_13 -> IN_10_0_l_12 , P_inst_13.n_572_1_r_13 -> IN_11_0_l_12 , P_inst_13.n_573_1_r_13 -> IN_1_5_l_12 , P_inst_13.ACVQN2_3_r_13 -> IN_2_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_12.G42_1_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_12.n_572_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_12.n_573_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_12.n_549_1_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_12.n_42_2_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_12.G199_2_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_12.ACVQN1_5_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_12.P6_5_r_12 -> IN1);
		}

	rule pattern_connect_13_14 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_13.G42_1_r_13 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_13.n_572_1_r_13 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_13.n_573_1_r_13 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_13.n_549_1_r_13 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_13.n_452_1_r_13 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_13.ACVQN2_3_r_13 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_13.ACVQN1_5_r_13 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_13.P6_5_r_13 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](P_inst_13.n_572_1_r_13 -> G18_1_l_14 , P_inst_13.n_266_and_0_3_r_13 -> G15_1_l_14 , P_inst_13.n_573_1_r_13 -> IN_1_1_l_14 , P_inst_13.ACVQN2_3_r_13 -> IN_4_1_l_14 , P_inst_13.n_549_1_r_13 -> IN_5_1_l_14 , P_inst_13.G42_1_r_13 -> IN_7_1_l_14 , P_inst_13.n_452_1_r_13 -> IN_9_1_l_14 , P_inst_13.ACVQN1_5_r_13 -> IN_10_1_l_14 , P_inst_13.G42_1_r_13 -> IN_1_3_l_14 , P_inst_13.P6_5_r_13 -> IN_2_3_l_14 , P_inst_13.n_572_1_r_13 -> IN_4_3_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_14.G42_1_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_14.n_572_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_14.n_573_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_14.n_549_1_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_14.n_569_1_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_14.n_42_2_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_14.G199_2_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_14.ACVQN1_5_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_14.P6_5_r_14 -> IN1);
		}

	rule pattern_connect_13_15 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_13.G42_1_r_13 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_13.n_572_1_r_13 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_13.n_573_1_r_13 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_13.n_549_1_r_13 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_13.n_452_1_r_13 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_13.ACVQN2_3_r_13 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_13.ACVQN1_5_r_13 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_13.P6_5_r_13 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		add P_inst_15 PAT_15[ connected = "0"](P_inst_13.G42_1_r_13 -> G18_1_l_15 , P_inst_13.n_452_1_r_13 -> G15_1_l_15 , P_inst_13.n_572_1_r_13 -> IN_1_1_l_15 , P_inst_13.ACVQN2_3_r_13 -> IN_4_1_l_15 , P_inst_13.G42_1_r_13 -> IN_5_1_l_15 , P_inst_13.n_549_1_r_13 -> IN_7_1_l_15 , P_inst_13.P6_5_r_13 -> IN_9_1_l_15 , P_inst_13.ACVQN1_5_r_13 -> IN_10_1_l_15 , P_inst_13.n_573_1_r_13 -> IN_1_3_l_15 , P_inst_13.n_266_and_0_3_r_13 -> IN_2_3_l_15 , P_inst_13.n_572_1_r_13 -> IN_4_3_l_15 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_15.G42_1_r_15 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_15.n_572_1_r_15 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_15.n_573_1_r_15 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_15.n_549_1_r_15 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_15.n_569_1_r_15 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_15.ACVQN2_3_r_15 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_15.G199_4_r_15 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_15.G214_4_r_15 -> IN1);
		}

	rule pattern_connect_13_16 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_13.G42_1_r_13 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_13.n_572_1_r_13 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_13.n_573_1_r_13 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_13.n_549_1_r_13 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_13.n_452_1_r_13 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_13.ACVQN2_3_r_13 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_13.ACVQN1_5_r_13 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_13.P6_5_r_13 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		add P_inst_16 PAT_16[ connected = "0"](P_inst_13.n_573_1_r_13 -> G18_1_l_16 , P_inst_13.n_549_1_r_13 -> G15_1_l_16 , P_inst_13.n_266_and_0_3_r_13 -> IN_1_1_l_16 , P_inst_13.n_452_1_r_13 -> IN_4_1_l_16 , P_inst_13.P6_5_r_13 -> IN_5_1_l_16 , P_inst_13.G42_1_r_13 -> IN_7_1_l_16 , P_inst_13.ACVQN1_5_r_13 -> IN_9_1_l_16 , P_inst_13.ACVQN2_3_r_13 -> IN_10_1_l_16 , P_inst_13.n_572_1_r_13 -> IN_1_3_l_16 , P_inst_13.n_572_1_r_13 -> IN_2_3_l_16 , P_inst_13.G42_1_r_13 -> IN_4_3_l_16 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_16.G42_1_r_16 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_16.n_572_1_r_16 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_16.n_573_1_r_16 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_16.n_549_1_r_16 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_16.n_569_1_r_16 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_16.n_452_1_r_16 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_16.G199_4_r_16 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_16.G214_4_r_16 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_16.ACVQN1_5_r_16 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_16.P6_5_r_16 -> IN1);
		}

	rule pattern_connect_13_17 {
		sub {
			P_inst_13 PAT_13[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_13.G42_1_r_13 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_13.n_572_1_r_13 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_13.n_573_1_r_13 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_13.n_549_1_r_13 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_13.n_452_1_r_13 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_13.ACVQN2_3_r_13 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_13.ACVQN1_5_r_13 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_13.P6_5_r_13 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_13[ connected = "1"];
		add P_inst_17 PAT_17[ connected = "0"](P_inst_13.P6_5_r_13 -> G1_0_l_17 , P_inst_13.n_452_1_r_13 -> G2_0_l_17 , P_inst_13.ACVQN1_5_r_13 -> IN_2_0_l_17 , P_inst_13.n_266_and_0_3_r_13 -> IN_4_0_l_17 , P_inst_13.n_549_1_r_13 -> IN_5_0_l_17 , P_inst_13.G42_1_r_13 -> IN_7_0_l_17 , P_inst_13.n_572_1_r_13 -> IN_8_0_l_17 , P_inst_13.n_573_1_r_13 -> IN_10_0_l_17 , P_inst_13.G42_1_r_13 -> IN_11_0_l_17 , P_inst_13.ACVQN2_3_r_13 -> IN_1_5_l_17 , P_inst_13.n_572_1_r_13 -> IN_2_5_l_17 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_17.G42_1_r_17 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_17.n_572_1_r_17 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_17.n_573_1_r_17 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_17.n_549_1_r_17 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_17.n_569_1_r_17 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_17.n_452_1_r_17 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_17.ACVQN2_3_r_17 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_17.G199_4_r_17 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_17.G214_4_r_17 -> IN1);
		}

	rule pattern_connect_14_0 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_14.G42_1_r_14 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_14.n_572_1_r_14 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_14.n_573_1_r_14 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_14.n_549_1_r_14 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_14.n_569_1_r_14 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_14.n_42_2_r_14 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_14.G199_2_r_14 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_14.ACVQN1_5_r_14 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_14.P6_5_r_14 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](P_inst_14.n_42_2_r_14 -> G18_1_l_0 , P_inst_14.n_549_1_r_14 -> G15_1_l_0 , P_inst_14.n_572_1_r_14 -> IN_1_1_l_0 , P_inst_14.ACVQN1_5_r_14 -> IN_4_1_l_0 , P_inst_14.n_572_1_r_14 -> IN_5_1_l_0 , P_inst_14.G199_2_r_14 -> IN_7_1_l_0 , P_inst_14.n_573_1_r_14 -> IN_9_1_l_0 , P_inst_14.G42_1_r_14 -> IN_10_1_l_0 , P_inst_14.G42_1_r_14 -> IN_1_3_l_0 , P_inst_14.P6_5_r_14 -> IN_2_3_l_0 , P_inst_14.n_569_1_r_14 -> IN_4_3_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_0.G42_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_0.n_572_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_0.n_573_1_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_0.n_549_1_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_0.n_42_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_0.G199_2_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_0.G199_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_0.G214_4_r_0 -> IN1);
		}

	rule pattern_connect_14_1 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_14.G42_1_r_14 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_14.n_572_1_r_14 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_14.n_573_1_r_14 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_14.n_549_1_r_14 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_14.n_569_1_r_14 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_14.n_42_2_r_14 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_14.G199_2_r_14 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_14.ACVQN1_5_r_14 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_14.P6_5_r_14 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](P_inst_14.G42_1_r_14 -> IN_1_2_l_1 , P_inst_14.P6_5_r_14 -> IN_2_2_l_1 , P_inst_14.n_549_1_r_14 -> IN_3_2_l_1 , P_inst_14.n_572_1_r_14 -> IN_6_2_l_1 , P_inst_14.n_572_1_r_14 -> IN_1_3_l_1 , P_inst_14.n_573_1_r_14 -> IN_2_3_l_1 , P_inst_14.n_42_2_r_14 -> IN_4_3_l_1 , P_inst_14.G199_2_r_14 -> IN_1_4_l_1 , P_inst_14.n_569_1_r_14 -> IN_2_4_l_1 , P_inst_14.G42_1_r_14 -> IN_3_4_l_1 , P_inst_14.ACVQN1_5_r_14 -> IN_6_4_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_1.G42_1_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_1.n_572_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_1.n_573_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_1.n_549_1_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_1.n_452_1_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_1.ACVQN2_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_1.G199_4_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_1.G214_4_r_1 -> IN1);
		}

	rule pattern_connect_14_2 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_14.G42_1_r_14 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_14.n_572_1_r_14 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_14.n_573_1_r_14 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_14.n_549_1_r_14 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_14.n_569_1_r_14 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_14.n_42_2_r_14 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_14.G199_2_r_14 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_14.ACVQN1_5_r_14 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_14.P6_5_r_14 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](P_inst_14.G199_2_r_14 -> IN_1_2_l_2 , P_inst_14.P6_5_r_14 -> IN_2_2_l_2 , P_inst_14.n_549_1_r_14 -> IN_3_2_l_2 , P_inst_14.G42_1_r_14 -> IN_6_2_l_2 , P_inst_14.n_572_1_r_14 -> IN_1_3_l_2 , P_inst_14.n_572_1_r_14 -> IN_2_3_l_2 , P_inst_14.n_42_2_r_14 -> IN_4_3_l_2 , P_inst_14.G42_1_r_14 -> IN_1_4_l_2 , P_inst_14.ACVQN1_5_r_14 -> IN_2_4_l_2 , P_inst_14.n_573_1_r_14 -> IN_3_4_l_2 , P_inst_14.n_569_1_r_14 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_2.G42_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_2.n_572_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_2.n_549_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_2.n_569_1_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_2.n_452_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_2.n_42_2_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_2.G199_2_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_2.ACVQN1_5_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_2.P6_5_r_2 -> IN1);
		}

	rule pattern_connect_14_3 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_14.G42_1_r_14 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_14.n_572_1_r_14 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_14.n_573_1_r_14 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_14.n_549_1_r_14 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_14.n_569_1_r_14 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_14.n_42_2_r_14 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_14.G199_2_r_14 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_14.ACVQN1_5_r_14 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_14.P6_5_r_14 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](P_inst_14.P6_5_r_14 -> G18_1_l_3 , P_inst_14.n_573_1_r_14 -> G15_1_l_3 , P_inst_14.n_569_1_r_14 -> IN_1_1_l_3 , P_inst_14.n_572_1_r_14 -> IN_4_1_l_3 , P_inst_14.G199_2_r_14 -> IN_5_1_l_3 , P_inst_14.G42_1_r_14 -> IN_7_1_l_3 , P_inst_14.G42_1_r_14 -> IN_9_1_l_3 , P_inst_14.ACVQN1_5_r_14 -> IN_10_1_l_3 , P_inst_14.n_42_2_r_14 -> IN_1_3_l_3 , P_inst_14.n_572_1_r_14 -> IN_2_3_l_3 , P_inst_14.n_549_1_r_14 -> IN_4_3_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_3.G42_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_3.n_572_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_3.n_573_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_3.n_549_1_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_3.n_569_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_3.n_452_1_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_3.n_42_2_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_3.G199_2_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_3.ACVQN2_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
		}

	rule pattern_connect_14_4 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_14.G42_1_r_14 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_14.n_572_1_r_14 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_14.n_573_1_r_14 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_14.n_549_1_r_14 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_14.n_569_1_r_14 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_14.n_42_2_r_14 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_14.G199_2_r_14 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_14.ACVQN1_5_r_14 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_14.P6_5_r_14 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](P_inst_14.n_549_1_r_14 -> G1_0_l_4 , P_inst_14.n_42_2_r_14 -> G2_0_l_4 , P_inst_14.n_573_1_r_14 -> IN_2_0_l_4 , P_inst_14.G42_1_r_14 -> IN_4_0_l_4 , P_inst_14.P6_5_r_14 -> IN_5_0_l_4 , P_inst_14.n_569_1_r_14 -> IN_7_0_l_4 , P_inst_14.G42_1_r_14 -> IN_8_0_l_4 , P_inst_14.n_572_1_r_14 -> IN_10_0_l_4 , P_inst_14.ACVQN1_5_r_14 -> IN_11_0_l_4 , P_inst_14.n_572_1_r_14 -> IN_1_5_l_4 , P_inst_14.G199_2_r_14 -> IN_2_5_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_4.G42_1_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_4.n_572_1_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_4.n_573_1_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_4.n_549_1_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_4.n_569_1_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_4.ACVQN2_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_4.ACVQN1_5_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_4.P6_5_r_4 -> IN1);
		}

	rule pattern_connect_14_5 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_14.G42_1_r_14 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_14.n_572_1_r_14 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_14.n_573_1_r_14 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_14.n_549_1_r_14 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_14.n_569_1_r_14 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_14.n_42_2_r_14 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_14.G199_2_r_14 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_14.ACVQN1_5_r_14 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_14.P6_5_r_14 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](P_inst_14.n_572_1_r_14 -> IN_1_2_l_5 , P_inst_14.n_573_1_r_14 -> IN_2_2_l_5 , P_inst_14.n_572_1_r_14 -> IN_3_2_l_5 , P_inst_14.n_569_1_r_14 -> IN_6_2_l_5 , P_inst_14.G42_1_r_14 -> IN_1_3_l_5 , P_inst_14.ACVQN1_5_r_14 -> IN_2_3_l_5 , P_inst_14.n_549_1_r_14 -> IN_4_3_l_5 , P_inst_14.G42_1_r_14 -> IN_1_4_l_5 , P_inst_14.P6_5_r_14 -> IN_2_4_l_5 , P_inst_14.G199_2_r_14 -> IN_3_4_l_5 , P_inst_14.n_42_2_r_14 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_5.G42_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_5.n_572_1_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_5.n_573_1_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_5.n_549_1_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_5.n_569_1_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_5.n_452_1_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_5.ACVQN2_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_5.ACVQN1_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_5.P6_5_r_5 -> IN1);
		}

	rule pattern_connect_14_6 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_14.G42_1_r_14 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_14.n_572_1_r_14 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_14.n_573_1_r_14 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_14.n_549_1_r_14 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_14.n_569_1_r_14 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_14.n_42_2_r_14 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_14.G199_2_r_14 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_14.ACVQN1_5_r_14 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_14.P6_5_r_14 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](P_inst_14.G42_1_r_14 -> IN_1_2_l_6 , P_inst_14.n_572_1_r_14 -> IN_2_2_l_6 , P_inst_14.P6_5_r_14 -> IN_3_2_l_6 , P_inst_14.n_549_1_r_14 -> IN_6_2_l_6 , P_inst_14.G42_1_r_14 -> IN_1_3_l_6 , P_inst_14.n_573_1_r_14 -> IN_2_3_l_6 , P_inst_14.n_569_1_r_14 -> IN_4_3_l_6 , P_inst_14.n_42_2_r_14 -> IN_1_4_l_6 , P_inst_14.G199_2_r_14 -> IN_2_4_l_6 , P_inst_14.n_572_1_r_14 -> IN_3_4_l_6 , P_inst_14.ACVQN1_5_r_14 -> IN_6_4_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_6.G42_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_6.n_572_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_6.n_573_1_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_6.n_549_1_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_6.n_569_1_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_6.n_452_1_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_6.G199_4_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_6.G214_4_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_6.ACVQN1_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_6.P6_5_r_6 -> IN1);
		}

	rule pattern_connect_14_7 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_14.G42_1_r_14 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_14.n_572_1_r_14 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_14.n_573_1_r_14 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_14.n_549_1_r_14 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_14.n_569_1_r_14 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_14.n_42_2_r_14 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_14.G199_2_r_14 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_14.ACVQN1_5_r_14 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_14.P6_5_r_14 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](P_inst_14.G42_1_r_14 -> G1_0_l_7 , P_inst_14.n_549_1_r_14 -> G2_0_l_7 , P_inst_14.n_573_1_r_14 -> IN_2_0_l_7 , P_inst_14.n_569_1_r_14 -> IN_4_0_l_7 , P_inst_14.n_572_1_r_14 -> IN_5_0_l_7 , P_inst_14.P6_5_r_14 -> IN_7_0_l_7 , P_inst_14.n_572_1_r_14 -> IN_8_0_l_7 , P_inst_14.ACVQN1_5_r_14 -> IN_10_0_l_7 , P_inst_14.G199_2_r_14 -> IN_11_0_l_7 , P_inst_14.n_42_2_r_14 -> IN_1_5_l_7 , P_inst_14.G42_1_r_14 -> IN_2_5_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_7.G42_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_7.n_572_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_7.n_573_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_7.n_549_1_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_7.n_569_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_7.G199_4_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_7.G214_4_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_7.ACVQN1_5_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_7.P6_5_r_7 -> IN1);
		}

	rule pattern_connect_14_8 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_14.G42_1_r_14 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_14.n_572_1_r_14 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_14.n_573_1_r_14 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_14.n_549_1_r_14 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_14.n_569_1_r_14 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_14.n_42_2_r_14 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_14.G199_2_r_14 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_14.ACVQN1_5_r_14 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_14.P6_5_r_14 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](P_inst_14.n_573_1_r_14 -> G1_0_l_8 , P_inst_14.n_549_1_r_14 -> G2_0_l_8 , P_inst_14.n_572_1_r_14 -> IN_2_0_l_8 , P_inst_14.n_42_2_r_14 -> IN_4_0_l_8 , P_inst_14.P6_5_r_14 -> IN_5_0_l_8 , P_inst_14.n_572_1_r_14 -> IN_7_0_l_8 , P_inst_14.G42_1_r_14 -> IN_8_0_l_8 , P_inst_14.ACVQN1_5_r_14 -> IN_10_0_l_8 , P_inst_14.G42_1_r_14 -> IN_11_0_l_8 , P_inst_14.n_569_1_r_14 -> IN_1_5_l_8 , P_inst_14.G199_2_r_14 -> IN_2_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_8.G42_1_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_8.n_572_1_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_8.n_549_1_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_8.n_569_1_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_8.n_452_1_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_8.n_42_2_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_8.G199_2_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_8.G199_4_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_8.G214_4_r_8 -> IN1);
		}

	rule pattern_connect_14_9 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_14.G42_1_r_14 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_14.n_572_1_r_14 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_14.n_573_1_r_14 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_14.n_549_1_r_14 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_14.n_569_1_r_14 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_14.n_42_2_r_14 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_14.G199_2_r_14 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_14.ACVQN1_5_r_14 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_14.P6_5_r_14 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](P_inst_14.n_549_1_r_14 -> IN_1_2_l_9 , P_inst_14.ACVQN1_5_r_14 -> IN_2_2_l_9 , P_inst_14.G42_1_r_14 -> IN_3_2_l_9 , P_inst_14.G199_2_r_14 -> IN_6_2_l_9 , P_inst_14.n_572_1_r_14 -> IN_1_3_l_9 , P_inst_14.n_573_1_r_14 -> IN_2_3_l_9 , P_inst_14.P6_5_r_14 -> IN_4_3_l_9 , P_inst_14.n_572_1_r_14 -> IN_1_4_l_9 , P_inst_14.n_569_1_r_14 -> IN_2_4_l_9 , P_inst_14.G42_1_r_14 -> IN_3_4_l_9 , P_inst_14.n_42_2_r_14 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_9.G42_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_9.n_572_1_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_9.n_573_1_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_9.n_549_1_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_9.n_569_1_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_9.n_42_2_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_9.G199_2_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_9.G199_4_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_9.G214_4_r_9 -> IN1);
		}

	rule pattern_connect_14_10 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_14.G42_1_r_14 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_14.n_572_1_r_14 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_14.n_573_1_r_14 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_14.n_549_1_r_14 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_14.n_569_1_r_14 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_14.n_42_2_r_14 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_14.G199_2_r_14 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_14.ACVQN1_5_r_14 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_14.P6_5_r_14 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](P_inst_14.n_572_1_r_14 -> IN_1_2_l_10 , P_inst_14.G42_1_r_14 -> IN_2_2_l_10 , P_inst_14.n_573_1_r_14 -> IN_3_2_l_10 , P_inst_14.P6_5_r_14 -> IN_6_2_l_10 , P_inst_14.ACVQN1_5_r_14 -> IN_1_3_l_10 , P_inst_14.n_42_2_r_14 -> IN_2_3_l_10 , P_inst_14.n_572_1_r_14 -> IN_4_3_l_10 , P_inst_14.G199_2_r_14 -> IN_1_4_l_10 , P_inst_14.G42_1_r_14 -> IN_2_4_l_10 , P_inst_14.n_569_1_r_14 -> IN_3_4_l_10 , P_inst_14.n_549_1_r_14 -> IN_6_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_10.G42_1_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_10.n_572_1_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_10.n_573_1_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_10.n_549_1_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_10.n_42_2_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_10.G199_2_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_10.ACVQN2_3_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
		}

	rule pattern_connect_14_11 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_14.G42_1_r_14 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_14.n_572_1_r_14 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_14.n_573_1_r_14 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_14.n_549_1_r_14 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_14.n_569_1_r_14 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_14.n_42_2_r_14 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_14.G199_2_r_14 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_14.ACVQN1_5_r_14 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_14.P6_5_r_14 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](P_inst_14.n_569_1_r_14 -> G1_0_l_11 , P_inst_14.n_549_1_r_14 -> G2_0_l_11 , P_inst_14.n_573_1_r_14 -> IN_2_0_l_11 , P_inst_14.G42_1_r_14 -> IN_4_0_l_11 , P_inst_14.n_572_1_r_14 -> IN_5_0_l_11 , P_inst_14.n_572_1_r_14 -> IN_7_0_l_11 , P_inst_14.n_42_2_r_14 -> IN_8_0_l_11 , P_inst_14.G42_1_r_14 -> IN_10_0_l_11 , P_inst_14.ACVQN1_5_r_14 -> IN_11_0_l_11 , P_inst_14.P6_5_r_14 -> IN_1_5_l_11 , P_inst_14.G199_2_r_14 -> IN_2_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_11.G42_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_11.n_572_1_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_11.n_573_1_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_11.n_549_1_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_11.n_569_1_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_11.n_452_1_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_11.n_42_2_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_11.G199_2_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_11.ACVQN2_3_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
		}

	rule pattern_connect_14_12 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_14.G42_1_r_14 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_14.n_572_1_r_14 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_14.n_573_1_r_14 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_14.n_549_1_r_14 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_14.n_569_1_r_14 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_14.n_42_2_r_14 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_14.G199_2_r_14 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_14.ACVQN1_5_r_14 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_14.P6_5_r_14 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](P_inst_14.n_549_1_r_14 -> G1_0_l_12 , P_inst_14.n_42_2_r_14 -> G2_0_l_12 , P_inst_14.G42_1_r_14 -> IN_2_0_l_12 , P_inst_14.P6_5_r_14 -> IN_4_0_l_12 , P_inst_14.n_572_1_r_14 -> IN_5_0_l_12 , P_inst_14.n_572_1_r_14 -> IN_7_0_l_12 , P_inst_14.G199_2_r_14 -> IN_8_0_l_12 , P_inst_14.G42_1_r_14 -> IN_10_0_l_12 , P_inst_14.ACVQN1_5_r_14 -> IN_11_0_l_12 , P_inst_14.n_569_1_r_14 -> IN_1_5_l_12 , P_inst_14.n_573_1_r_14 -> IN_2_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_12.G42_1_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_12.n_572_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_12.n_573_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_12.n_549_1_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_12.n_42_2_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_12.G199_2_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_12.ACVQN1_5_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_12.P6_5_r_12 -> IN1);
		}

	rule pattern_connect_14_13 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_14.G42_1_r_14 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_14.n_572_1_r_14 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_14.n_573_1_r_14 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_14.n_549_1_r_14 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_14.n_569_1_r_14 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_14.n_42_2_r_14 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_14.G199_2_r_14 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_14.ACVQN1_5_r_14 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_14.P6_5_r_14 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](P_inst_14.n_549_1_r_14 -> G18_1_l_13 , P_inst_14.P6_5_r_14 -> G15_1_l_13 , P_inst_14.n_572_1_r_14 -> IN_1_1_l_13 , P_inst_14.n_569_1_r_14 -> IN_4_1_l_13 , P_inst_14.G42_1_r_14 -> IN_5_1_l_13 , P_inst_14.n_572_1_r_14 -> IN_7_1_l_13 , P_inst_14.G199_2_r_14 -> IN_9_1_l_13 , P_inst_14.n_573_1_r_14 -> IN_10_1_l_13 , P_inst_14.G42_1_r_14 -> IN_1_3_l_13 , P_inst_14.ACVQN1_5_r_14 -> IN_2_3_l_13 , P_inst_14.n_42_2_r_14 -> IN_4_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_13.G42_1_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_13.n_572_1_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_13.n_573_1_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_13.n_549_1_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_13.n_452_1_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_13.ACVQN2_3_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_13.ACVQN1_5_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_13.P6_5_r_13 -> IN1);
		}

	rule pattern_connect_14_15 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_14.G42_1_r_14 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_14.n_572_1_r_14 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_14.n_573_1_r_14 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_14.n_549_1_r_14 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_14.n_569_1_r_14 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_14.n_42_2_r_14 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_14.G199_2_r_14 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_14.ACVQN1_5_r_14 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_14.P6_5_r_14 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		add P_inst_15 PAT_15[ connected = "0"](P_inst_14.n_569_1_r_14 -> G18_1_l_15 , P_inst_14.n_573_1_r_14 -> G15_1_l_15 , P_inst_14.n_572_1_r_14 -> IN_1_1_l_15 , P_inst_14.ACVQN1_5_r_14 -> IN_4_1_l_15 , P_inst_14.G199_2_r_14 -> IN_5_1_l_15 , P_inst_14.n_549_1_r_14 -> IN_7_1_l_15 , P_inst_14.G42_1_r_14 -> IN_9_1_l_15 , P_inst_14.n_572_1_r_14 -> IN_10_1_l_15 , P_inst_14.G42_1_r_14 -> IN_1_3_l_15 , P_inst_14.n_42_2_r_14 -> IN_2_3_l_15 , P_inst_14.P6_5_r_14 -> IN_4_3_l_15 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_15.G42_1_r_15 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_15.n_572_1_r_15 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_15.n_573_1_r_15 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_15.n_549_1_r_15 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_15.n_569_1_r_15 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_15.ACVQN2_3_r_15 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_15.G199_4_r_15 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_15.G214_4_r_15 -> IN1);
		}

	rule pattern_connect_14_16 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_14.G42_1_r_14 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_14.n_572_1_r_14 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_14.n_573_1_r_14 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_14.n_549_1_r_14 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_14.n_569_1_r_14 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_14.n_42_2_r_14 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_14.G199_2_r_14 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_14.ACVQN1_5_r_14 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_14.P6_5_r_14 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		add P_inst_16 PAT_16[ connected = "0"](P_inst_14.n_42_2_r_14 -> G18_1_l_16 , P_inst_14.ACVQN1_5_r_14 -> G15_1_l_16 , P_inst_14.G199_2_r_14 -> IN_1_1_l_16 , P_inst_14.P6_5_r_14 -> IN_4_1_l_16 , P_inst_14.n_573_1_r_14 -> IN_5_1_l_16 , P_inst_14.G42_1_r_14 -> IN_7_1_l_16 , P_inst_14.n_549_1_r_14 -> IN_9_1_l_16 , P_inst_14.n_572_1_r_14 -> IN_10_1_l_16 , P_inst_14.n_572_1_r_14 -> IN_1_3_l_16 , P_inst_14.n_569_1_r_14 -> IN_2_3_l_16 , P_inst_14.G42_1_r_14 -> IN_4_3_l_16 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_16.G42_1_r_16 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_16.n_572_1_r_16 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_16.n_573_1_r_16 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_16.n_549_1_r_16 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_16.n_569_1_r_16 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_16.n_452_1_r_16 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_16.G199_4_r_16 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_16.G214_4_r_16 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_16.ACVQN1_5_r_16 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_16.P6_5_r_16 -> IN1);
		}

	rule pattern_connect_14_17 {
		sub {
			P_inst_14 PAT_14[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_14.G42_1_r_14 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_14.n_572_1_r_14 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_14.n_573_1_r_14 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_14.n_549_1_r_14 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_14.n_569_1_r_14 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_14.n_42_2_r_14 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_14.G199_2_r_14 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_14.ACVQN1_5_r_14 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_14.P6_5_r_14 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_14[ connected = "1"];
		add P_inst_17 PAT_17[ connected = "0"](P_inst_14.n_42_2_r_14 -> G1_0_l_17 , P_inst_14.n_572_1_r_14 -> G2_0_l_17 , P_inst_14.P6_5_r_14 -> IN_2_0_l_17 , P_inst_14.G42_1_r_14 -> IN_4_0_l_17 , P_inst_14.ACVQN1_5_r_14 -> IN_5_0_l_17 , P_inst_14.n_549_1_r_14 -> IN_7_0_l_17 , P_inst_14.n_573_1_r_14 -> IN_8_0_l_17 , P_inst_14.G199_2_r_14 -> IN_10_0_l_17 , P_inst_14.n_569_1_r_14 -> IN_11_0_l_17 , P_inst_14.n_572_1_r_14 -> IN_1_5_l_17 , P_inst_14.G42_1_r_14 -> IN_2_5_l_17 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_17.G42_1_r_17 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_17.n_572_1_r_17 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_17.n_573_1_r_17 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_17.n_549_1_r_17 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_17.n_569_1_r_17 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_17.n_452_1_r_17 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_17.ACVQN2_3_r_17 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_17.G199_4_r_17 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_17.G214_4_r_17 -> IN1);
		}

	rule pattern_connect_15_0 {
		sub {
			P_inst_15 PAT_15[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_15.G42_1_r_15 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_15.n_572_1_r_15 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_15.n_573_1_r_15 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_15.n_549_1_r_15 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_15.n_569_1_r_15 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_15.ACVQN2_3_r_15 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_15.G199_4_r_15 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_15.G214_4_r_15 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_15[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](P_inst_15.n_573_1_r_15 -> G18_1_l_0 , P_inst_15.n_572_1_r_15 -> G15_1_l_0 , P_inst_15.G42_1_r_15 -> IN_1_1_l_0 , P_inst_15.G199_4_r_15 -> IN_4_1_l_0 , P_inst_15.ACVQN2_3_r_15 -> IN_5_1_l_0 , P_inst_15.G214_4_r_15 -> IN_7_1_l_0 , P_inst_15.n_266_and_0_3_r_15 -> IN_9_1_l_0 , P_inst_15.G42_1_r_15 -> IN_10_1_l_0 , P_inst_15.n_569_1_r_15 -> IN_1_3_l_0 , P_inst_15.n_572_1_r_15 -> IN_2_3_l_0 , P_inst_15.n_549_1_r_15 -> IN_4_3_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_0.G42_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_0.n_572_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_0.n_573_1_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_0.n_549_1_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_0.n_42_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_0.G199_2_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_0.G199_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_0.G214_4_r_0 -> IN1);
		}

	rule pattern_connect_15_1 {
		sub {
			P_inst_15 PAT_15[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_15.G42_1_r_15 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_15.n_572_1_r_15 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_15.n_573_1_r_15 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_15.n_549_1_r_15 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_15.n_569_1_r_15 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_15.ACVQN2_3_r_15 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_15.G199_4_r_15 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_15.G214_4_r_15 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_15[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](P_inst_15.n_573_1_r_15 -> IN_1_2_l_1 , P_inst_15.n_572_1_r_15 -> IN_2_2_l_1 , P_inst_15.n_572_1_r_15 -> IN_3_2_l_1 , P_inst_15.G42_1_r_15 -> IN_6_2_l_1 , P_inst_15.G42_1_r_15 -> IN_1_3_l_1 , P_inst_15.n_549_1_r_15 -> IN_2_3_l_1 , P_inst_15.G214_4_r_15 -> IN_4_3_l_1 , P_inst_15.n_266_and_0_3_r_15 -> IN_1_4_l_1 , P_inst_15.n_569_1_r_15 -> IN_2_4_l_1 , P_inst_15.ACVQN2_3_r_15 -> IN_3_4_l_1 , P_inst_15.G199_4_r_15 -> IN_6_4_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_1.G42_1_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_1.n_572_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_1.n_573_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_1.n_549_1_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_1.n_452_1_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_1.ACVQN2_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_1.G199_4_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_1.G214_4_r_1 -> IN1);
		}

	rule pattern_connect_15_2 {
		sub {
			P_inst_15 PAT_15[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_15.G42_1_r_15 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_15.n_572_1_r_15 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_15.n_573_1_r_15 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_15.n_549_1_r_15 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_15.n_569_1_r_15 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_15.ACVQN2_3_r_15 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_15.G199_4_r_15 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_15.G214_4_r_15 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_15[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](P_inst_15.n_572_1_r_15 -> IN_1_2_l_2 , P_inst_15.n_572_1_r_15 -> IN_2_2_l_2 , P_inst_15.n_573_1_r_15 -> IN_3_2_l_2 , P_inst_15.n_569_1_r_15 -> IN_6_2_l_2 , P_inst_15.G42_1_r_15 -> IN_1_3_l_2 , P_inst_15.G42_1_r_15 -> IN_2_3_l_2 , P_inst_15.n_549_1_r_15 -> IN_4_3_l_2 , P_inst_15.G214_4_r_15 -> IN_1_4_l_2 , P_inst_15.n_266_and_0_3_r_15 -> IN_2_4_l_2 , P_inst_15.G199_4_r_15 -> IN_3_4_l_2 , P_inst_15.ACVQN2_3_r_15 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_2.G42_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_2.n_572_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_2.n_549_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_2.n_569_1_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_2.n_452_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_2.n_42_2_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_2.G199_2_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_2.ACVQN1_5_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_2.P6_5_r_2 -> IN1);
		}

	rule pattern_connect_15_3 {
		sub {
			P_inst_15 PAT_15[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_15.G42_1_r_15 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_15.n_572_1_r_15 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_15.n_573_1_r_15 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_15.n_549_1_r_15 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_15.n_569_1_r_15 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_15.ACVQN2_3_r_15 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_15.G199_4_r_15 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_15.G214_4_r_15 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_15[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](P_inst_15.G199_4_r_15 -> G18_1_l_3 , P_inst_15.n_549_1_r_15 -> G15_1_l_3 , P_inst_15.G42_1_r_15 -> IN_1_1_l_3 , P_inst_15.n_572_1_r_15 -> IN_4_1_l_3 , P_inst_15.n_573_1_r_15 -> IN_5_1_l_3 , P_inst_15.ACVQN2_3_r_15 -> IN_7_1_l_3 , P_inst_15.n_569_1_r_15 -> IN_9_1_l_3 , P_inst_15.n_266_and_0_3_r_15 -> IN_10_1_l_3 , P_inst_15.G42_1_r_15 -> IN_1_3_l_3 , P_inst_15.n_572_1_r_15 -> IN_2_3_l_3 , P_inst_15.G214_4_r_15 -> IN_4_3_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_3.G42_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_3.n_572_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_3.n_573_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_3.n_549_1_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_3.n_569_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_3.n_452_1_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_3.n_42_2_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_3.G199_2_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_3.ACVQN2_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
		}

	rule pattern_connect_15_4 {
		sub {
			P_inst_15 PAT_15[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_15.G42_1_r_15 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_15.n_572_1_r_15 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_15.n_573_1_r_15 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_15.n_549_1_r_15 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_15.n_569_1_r_15 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_15.ACVQN2_3_r_15 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_15.G199_4_r_15 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_15.G214_4_r_15 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_15[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](P_inst_15.n_569_1_r_15 -> G1_0_l_4 , P_inst_15.n_266_and_0_3_r_15 -> G2_0_l_4 , P_inst_15.G42_1_r_15 -> IN_2_0_l_4 , P_inst_15.n_572_1_r_15 -> IN_4_0_l_4 , P_inst_15.n_573_1_r_15 -> IN_5_0_l_4 , P_inst_15.G42_1_r_15 -> IN_7_0_l_4 , P_inst_15.G214_4_r_15 -> IN_8_0_l_4 , P_inst_15.G199_4_r_15 -> IN_10_0_l_4 , P_inst_15.n_549_1_r_15 -> IN_11_0_l_4 , P_inst_15.ACVQN2_3_r_15 -> IN_1_5_l_4 , P_inst_15.n_572_1_r_15 -> IN_2_5_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_4.G42_1_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_4.n_572_1_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_4.n_573_1_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_4.n_549_1_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_4.n_569_1_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_4.ACVQN2_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_4.ACVQN1_5_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_4.P6_5_r_4 -> IN1);
		}

	rule pattern_connect_15_5 {
		sub {
			P_inst_15 PAT_15[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_15.G42_1_r_15 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_15.n_572_1_r_15 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_15.n_573_1_r_15 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_15.n_549_1_r_15 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_15.n_569_1_r_15 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_15.ACVQN2_3_r_15 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_15.G199_4_r_15 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_15.G214_4_r_15 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_15[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](P_inst_15.n_572_1_r_15 -> IN_1_2_l_5 , P_inst_15.G42_1_r_15 -> IN_2_2_l_5 , P_inst_15.n_573_1_r_15 -> IN_3_2_l_5 , P_inst_15.G214_4_r_15 -> IN_6_2_l_5 , P_inst_15.G199_4_r_15 -> IN_1_3_l_5 , P_inst_15.n_549_1_r_15 -> IN_2_3_l_5 , P_inst_15.n_266_and_0_3_r_15 -> IN_4_3_l_5 , P_inst_15.n_569_1_r_15 -> IN_1_4_l_5 , P_inst_15.n_572_1_r_15 -> IN_2_4_l_5 , P_inst_15.ACVQN2_3_r_15 -> IN_3_4_l_5 , P_inst_15.G42_1_r_15 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_5.G42_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_5.n_572_1_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_5.n_573_1_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_5.n_549_1_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_5.n_569_1_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_5.n_452_1_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_5.ACVQN2_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_5.ACVQN1_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_5.P6_5_r_5 -> IN1);
		}

	rule pattern_connect_15_6 {
		sub {
			P_inst_15 PAT_15[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_15.G42_1_r_15 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_15.n_572_1_r_15 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_15.n_573_1_r_15 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_15.n_549_1_r_15 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_15.n_569_1_r_15 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_15.ACVQN2_3_r_15 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_15.G199_4_r_15 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_15.G214_4_r_15 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_15[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](P_inst_15.n_572_1_r_15 -> IN_1_2_l_6 , P_inst_15.G42_1_r_15 -> IN_2_2_l_6 , P_inst_15.n_573_1_r_15 -> IN_3_2_l_6 , P_inst_15.G199_4_r_15 -> IN_6_2_l_6 , P_inst_15.n_572_1_r_15 -> IN_1_3_l_6 , P_inst_15.G214_4_r_15 -> IN_2_3_l_6 , P_inst_15.n_549_1_r_15 -> IN_4_3_l_6 , P_inst_15.ACVQN2_3_r_15 -> IN_1_4_l_6 , P_inst_15.n_569_1_r_15 -> IN_2_4_l_6 , P_inst_15.n_266_and_0_3_r_15 -> IN_3_4_l_6 , P_inst_15.G42_1_r_15 -> IN_6_4_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_6.G42_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_6.n_572_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_6.n_573_1_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_6.n_549_1_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_6.n_569_1_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_6.n_452_1_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_6.G199_4_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_6.G214_4_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_6.ACVQN1_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_6.P6_5_r_6 -> IN1);
		}

	rule pattern_connect_15_7 {
		sub {
			P_inst_15 PAT_15[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_15.G42_1_r_15 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_15.n_572_1_r_15 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_15.n_573_1_r_15 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_15.n_549_1_r_15 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_15.n_569_1_r_15 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_15.ACVQN2_3_r_15 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_15.G199_4_r_15 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_15.G214_4_r_15 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_15[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](P_inst_15.G42_1_r_15 -> G1_0_l_7 , P_inst_15.n_569_1_r_15 -> G2_0_l_7 , P_inst_15.G42_1_r_15 -> IN_2_0_l_7 , P_inst_15.G214_4_r_15 -> IN_4_0_l_7 , P_inst_15.n_573_1_r_15 -> IN_5_0_l_7 , P_inst_15.n_572_1_r_15 -> IN_7_0_l_7 , P_inst_15.n_266_and_0_3_r_15 -> IN_8_0_l_7 , P_inst_15.n_572_1_r_15 -> IN_10_0_l_7 , P_inst_15.G199_4_r_15 -> IN_11_0_l_7 , P_inst_15.ACVQN2_3_r_15 -> IN_1_5_l_7 , P_inst_15.n_549_1_r_15 -> IN_2_5_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_7.G42_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_7.n_572_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_7.n_573_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_7.n_549_1_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_7.n_569_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_7.G199_4_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_7.G214_4_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_7.ACVQN1_5_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_7.P6_5_r_7 -> IN1);
		}

	rule pattern_connect_15_8 {
		sub {
			P_inst_15 PAT_15[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_15.G42_1_r_15 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_15.n_572_1_r_15 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_15.n_573_1_r_15 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_15.n_549_1_r_15 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_15.n_569_1_r_15 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_15.ACVQN2_3_r_15 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_15.G199_4_r_15 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_15.G214_4_r_15 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_15[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](P_inst_15.G199_4_r_15 -> G1_0_l_8 , P_inst_15.G42_1_r_15 -> G2_0_l_8 , P_inst_15.G42_1_r_15 -> IN_2_0_l_8 , P_inst_15.n_549_1_r_15 -> IN_4_0_l_8 , P_inst_15.n_573_1_r_15 -> IN_5_0_l_8 , P_inst_15.n_572_1_r_15 -> IN_7_0_l_8 , P_inst_15.n_266_and_0_3_r_15 -> IN_8_0_l_8 , P_inst_15.ACVQN2_3_r_15 -> IN_10_0_l_8 , P_inst_15.n_572_1_r_15 -> IN_11_0_l_8 , P_inst_15.G214_4_r_15 -> IN_1_5_l_8 , P_inst_15.n_569_1_r_15 -> IN_2_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_8.G42_1_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_8.n_572_1_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_8.n_549_1_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_8.n_569_1_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_8.n_452_1_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_8.n_42_2_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_8.G199_2_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_8.G199_4_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_8.G214_4_r_8 -> IN1);
		}

	rule pattern_connect_15_9 {
		sub {
			P_inst_15 PAT_15[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_15.G42_1_r_15 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_15.n_572_1_r_15 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_15.n_573_1_r_15 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_15.n_549_1_r_15 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_15.n_569_1_r_15 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_15.ACVQN2_3_r_15 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_15.G199_4_r_15 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_15.G214_4_r_15 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_15[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](P_inst_15.G42_1_r_15 -> IN_1_2_l_9 , P_inst_15.G199_4_r_15 -> IN_2_2_l_9 , P_inst_15.n_549_1_r_15 -> IN_3_2_l_9 , P_inst_15.n_572_1_r_15 -> IN_6_2_l_9 , P_inst_15.ACVQN2_3_r_15 -> IN_1_3_l_9 , P_inst_15.n_572_1_r_15 -> IN_2_3_l_9 , P_inst_15.n_266_and_0_3_r_15 -> IN_4_3_l_9 , P_inst_15.G214_4_r_15 -> IN_1_4_l_9 , P_inst_15.n_573_1_r_15 -> IN_2_4_l_9 , P_inst_15.G42_1_r_15 -> IN_3_4_l_9 , P_inst_15.n_569_1_r_15 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_9.G42_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_9.n_572_1_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_9.n_573_1_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_9.n_549_1_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_9.n_569_1_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_9.n_42_2_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_9.G199_2_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_9.G199_4_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_9.G214_4_r_9 -> IN1);
		}

	rule pattern_connect_15_10 {
		sub {
			P_inst_15 PAT_15[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_15.G42_1_r_15 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_15.n_572_1_r_15 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_15.n_573_1_r_15 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_15.n_549_1_r_15 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_15.n_569_1_r_15 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_15.ACVQN2_3_r_15 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_15.G199_4_r_15 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_15.G214_4_r_15 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_15[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](P_inst_15.n_572_1_r_15 -> IN_1_2_l_10 , P_inst_15.n_569_1_r_15 -> IN_2_2_l_10 , P_inst_15.n_573_1_r_15 -> IN_3_2_l_10 , P_inst_15.G42_1_r_15 -> IN_6_2_l_10 , P_inst_15.G199_4_r_15 -> IN_1_3_l_10 , P_inst_15.G214_4_r_15 -> IN_2_3_l_10 , P_inst_15.n_549_1_r_15 -> IN_4_3_l_10 , P_inst_15.G42_1_r_15 -> IN_1_4_l_10 , P_inst_15.n_572_1_r_15 -> IN_2_4_l_10 , P_inst_15.n_266_and_0_3_r_15 -> IN_3_4_l_10 , P_inst_15.ACVQN2_3_r_15 -> IN_6_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_10.G42_1_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_10.n_572_1_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_10.n_573_1_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_10.n_549_1_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_10.n_42_2_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_10.G199_2_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_10.ACVQN2_3_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
		}

	rule pattern_connect_15_11 {
		sub {
			P_inst_15 PAT_15[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_15.G42_1_r_15 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_15.n_572_1_r_15 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_15.n_573_1_r_15 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_15.n_549_1_r_15 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_15.n_569_1_r_15 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_15.ACVQN2_3_r_15 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_15.G199_4_r_15 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_15.G214_4_r_15 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_15[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](P_inst_15.G199_4_r_15 -> G1_0_l_11 , P_inst_15.n_572_1_r_15 -> G2_0_l_11 , P_inst_15.G42_1_r_15 -> IN_2_0_l_11 , P_inst_15.ACVQN2_3_r_15 -> IN_4_0_l_11 , P_inst_15.n_573_1_r_15 -> IN_5_0_l_11 , P_inst_15.G42_1_r_15 -> IN_7_0_l_11 , P_inst_15.n_266_and_0_3_r_15 -> IN_8_0_l_11 , P_inst_15.G214_4_r_15 -> IN_10_0_l_11 , P_inst_15.n_569_1_r_15 -> IN_11_0_l_11 , P_inst_15.n_572_1_r_15 -> IN_1_5_l_11 , P_inst_15.n_549_1_r_15 -> IN_2_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_11.G42_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_11.n_572_1_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_11.n_573_1_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_11.n_549_1_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_11.n_569_1_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_11.n_452_1_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_11.n_42_2_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_11.G199_2_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_11.ACVQN2_3_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
		}

	rule pattern_connect_15_12 {
		sub {
			P_inst_15 PAT_15[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_15.G42_1_r_15 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_15.n_572_1_r_15 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_15.n_573_1_r_15 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_15.n_549_1_r_15 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_15.n_569_1_r_15 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_15.ACVQN2_3_r_15 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_15.G199_4_r_15 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_15.G214_4_r_15 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_15[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](P_inst_15.n_266_and_0_3_r_15 -> G1_0_l_12 , P_inst_15.G199_4_r_15 -> G2_0_l_12 , P_inst_15.G214_4_r_15 -> IN_2_0_l_12 , P_inst_15.n_569_1_r_15 -> IN_4_0_l_12 , P_inst_15.n_549_1_r_15 -> IN_5_0_l_12 , P_inst_15.n_572_1_r_15 -> IN_7_0_l_12 , P_inst_15.G42_1_r_15 -> IN_8_0_l_12 , P_inst_15.ACVQN2_3_r_15 -> IN_10_0_l_12 , P_inst_15.n_573_1_r_15 -> IN_11_0_l_12 , P_inst_15.G42_1_r_15 -> IN_1_5_l_12 , P_inst_15.n_572_1_r_15 -> IN_2_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_12.G42_1_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_12.n_572_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_12.n_573_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_12.n_549_1_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_12.n_42_2_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_12.G199_2_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_12.ACVQN1_5_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_12.P6_5_r_12 -> IN1);
		}

	rule pattern_connect_15_13 {
		sub {
			P_inst_15 PAT_15[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_15.G42_1_r_15 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_15.n_572_1_r_15 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_15.n_573_1_r_15 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_15.n_549_1_r_15 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_15.n_569_1_r_15 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_15.ACVQN2_3_r_15 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_15.G199_4_r_15 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_15.G214_4_r_15 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_15[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](P_inst_15.n_549_1_r_15 -> G18_1_l_13 , P_inst_15.G42_1_r_15 -> G15_1_l_13 , P_inst_15.n_266_and_0_3_r_15 -> IN_1_1_l_13 , P_inst_15.n_572_1_r_15 -> IN_4_1_l_13 , P_inst_15.n_572_1_r_15 -> IN_5_1_l_13 , P_inst_15.G199_4_r_15 -> IN_7_1_l_13 , P_inst_15.n_569_1_r_15 -> IN_9_1_l_13 , P_inst_15.G42_1_r_15 -> IN_10_1_l_13 , P_inst_15.ACVQN2_3_r_15 -> IN_1_3_l_13 , P_inst_15.G214_4_r_15 -> IN_2_3_l_13 , P_inst_15.n_573_1_r_15 -> IN_4_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_13.G42_1_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_13.n_572_1_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_13.n_573_1_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_13.n_549_1_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_13.n_452_1_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_13.ACVQN2_3_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_13.ACVQN1_5_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_13.P6_5_r_13 -> IN1);
		}

	rule pattern_connect_15_14 {
		sub {
			P_inst_15 PAT_15[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_15.G42_1_r_15 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_15.n_572_1_r_15 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_15.n_573_1_r_15 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_15.n_549_1_r_15 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_15.n_569_1_r_15 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_15.ACVQN2_3_r_15 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_15.G199_4_r_15 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_15.G214_4_r_15 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_15[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](P_inst_15.n_572_1_r_15 -> G18_1_l_14 , P_inst_15.n_572_1_r_15 -> G15_1_l_14 , P_inst_15.G214_4_r_15 -> IN_1_1_l_14 , P_inst_15.G42_1_r_15 -> IN_4_1_l_14 , P_inst_15.n_573_1_r_15 -> IN_5_1_l_14 , P_inst_15.G42_1_r_15 -> IN_7_1_l_14 , P_inst_15.ACVQN2_3_r_15 -> IN_9_1_l_14 , P_inst_15.n_569_1_r_15 -> IN_10_1_l_14 , P_inst_15.G199_4_r_15 -> IN_1_3_l_14 , P_inst_15.n_549_1_r_15 -> IN_2_3_l_14 , P_inst_15.n_266_and_0_3_r_15 -> IN_4_3_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_14.G42_1_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_14.n_572_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_14.n_573_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_14.n_549_1_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_14.n_569_1_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_14.n_42_2_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_14.G199_2_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_14.ACVQN1_5_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_14.P6_5_r_14 -> IN1);
		}

	rule pattern_connect_15_16 {
		sub {
			P_inst_15 PAT_15[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_15.G42_1_r_15 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_15.n_572_1_r_15 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_15.n_573_1_r_15 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_15.n_549_1_r_15 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_15.n_569_1_r_15 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_15.ACVQN2_3_r_15 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_15.G199_4_r_15 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_15.G214_4_r_15 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_15[ connected = "1"];
		add P_inst_16 PAT_16[ connected = "0"](P_inst_15.n_572_1_r_15 -> G18_1_l_16 , P_inst_15.n_573_1_r_15 -> G15_1_l_16 , P_inst_15.G199_4_r_15 -> IN_1_1_l_16 , P_inst_15.n_572_1_r_15 -> IN_4_1_l_16 , P_inst_15.G214_4_r_15 -> IN_5_1_l_16 , P_inst_15.G42_1_r_15 -> IN_7_1_l_16 , P_inst_15.ACVQN2_3_r_15 -> IN_9_1_l_16 , P_inst_15.G42_1_r_15 -> IN_10_1_l_16 , P_inst_15.n_266_and_0_3_r_15 -> IN_1_3_l_16 , P_inst_15.n_549_1_r_15 -> IN_2_3_l_16 , P_inst_15.n_569_1_r_15 -> IN_4_3_l_16 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_16.G42_1_r_16 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_16.n_572_1_r_16 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_16.n_573_1_r_16 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_16.n_549_1_r_16 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_16.n_569_1_r_16 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_16.n_452_1_r_16 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_16.G199_4_r_16 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_16.G214_4_r_16 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_16.ACVQN1_5_r_16 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_16.P6_5_r_16 -> IN1);
		}

	rule pattern_connect_15_17 {
		sub {
			P_inst_15 PAT_15[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_15.G42_1_r_15 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_15.n_572_1_r_15 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_15.n_573_1_r_15 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_15.n_549_1_r_15 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_15.n_569_1_r_15 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_15.ACVQN2_3_r_15 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_15.G199_4_r_15 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_15.G214_4_r_15 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_15[ connected = "1"];
		add P_inst_17 PAT_17[ connected = "0"](P_inst_15.G42_1_r_15 -> G1_0_l_17 , P_inst_15.G42_1_r_15 -> G2_0_l_17 , P_inst_15.n_569_1_r_15 -> IN_2_0_l_17 , P_inst_15.n_572_1_r_15 -> IN_4_0_l_17 , P_inst_15.n_573_1_r_15 -> IN_5_0_l_17 , P_inst_15.G214_4_r_15 -> IN_7_0_l_17 , P_inst_15.G199_4_r_15 -> IN_8_0_l_17 , P_inst_15.ACVQN2_3_r_15 -> IN_10_0_l_17 , P_inst_15.n_572_1_r_15 -> IN_11_0_l_17 , P_inst_15.n_549_1_r_15 -> IN_1_5_l_17 , P_inst_15.n_266_and_0_3_r_15 -> IN_2_5_l_17 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_17.G42_1_r_17 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_17.n_572_1_r_17 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_17.n_573_1_r_17 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_17.n_549_1_r_17 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_17.n_569_1_r_17 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_17.n_452_1_r_17 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_17.ACVQN2_3_r_17 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_17.G199_4_r_17 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_17.G214_4_r_17 -> IN1);
		}

	rule pattern_connect_16_0 {
		sub {
			P_inst_16 PAT_16[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_16.G42_1_r_16 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_16.n_572_1_r_16 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_16.n_573_1_r_16 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_16.n_549_1_r_16 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_16.n_569_1_r_16 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_16.n_452_1_r_16 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_16.G199_4_r_16 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_16.G214_4_r_16 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_16.ACVQN1_5_r_16 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_16.P6_5_r_16 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_16[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](P_inst_16.G42_1_r_16 -> G18_1_l_0 , P_inst_16.n_573_1_r_16 -> G15_1_l_0 , P_inst_16.P6_5_r_16 -> IN_1_1_l_0 , P_inst_16.ACVQN1_5_r_16 -> IN_4_1_l_0 , P_inst_16.G214_4_r_16 -> IN_5_1_l_0 , P_inst_16.G199_4_r_16 -> IN_7_1_l_0 , P_inst_16.n_569_1_r_16 -> IN_9_1_l_0 , P_inst_16.n_572_1_r_16 -> IN_10_1_l_0 , P_inst_16.n_452_1_r_16 -> IN_1_3_l_0 , P_inst_16.G42_1_r_16 -> IN_2_3_l_0 , P_inst_16.n_549_1_r_16 -> IN_4_3_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_0.G42_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_0.n_572_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_0.n_573_1_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_0.n_549_1_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_0.n_42_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_0.G199_2_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_0.G199_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_0.G214_4_r_0 -> IN1);
		}

	rule pattern_connect_16_1 {
		sub {
			P_inst_16 PAT_16[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_16.G42_1_r_16 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_16.n_572_1_r_16 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_16.n_573_1_r_16 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_16.n_549_1_r_16 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_16.n_569_1_r_16 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_16.n_452_1_r_16 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_16.G199_4_r_16 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_16.G214_4_r_16 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_16.ACVQN1_5_r_16 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_16.P6_5_r_16 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_16[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](P_inst_16.n_572_1_r_16 -> IN_1_2_l_1 , P_inst_16.n_573_1_r_16 -> IN_2_2_l_1 , P_inst_16.P6_5_r_16 -> IN_3_2_l_1 , P_inst_16.n_549_1_r_16 -> IN_6_2_l_1 , P_inst_16.n_569_1_r_16 -> IN_1_3_l_1 , P_inst_16.G199_4_r_16 -> IN_2_3_l_1 , P_inst_16.G42_1_r_16 -> IN_4_3_l_1 , P_inst_16.n_452_1_r_16 -> IN_1_4_l_1 , P_inst_16.G214_4_r_16 -> IN_2_4_l_1 , P_inst_16.ACVQN1_5_r_16 -> IN_3_4_l_1 , P_inst_16.G42_1_r_16 -> IN_6_4_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_1.G42_1_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_1.n_572_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_1.n_573_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_1.n_549_1_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_1.n_452_1_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_1.ACVQN2_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_1.G199_4_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_1.G214_4_r_1 -> IN1);
		}

	rule pattern_connect_16_2 {
		sub {
			P_inst_16 PAT_16[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_16.G42_1_r_16 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_16.n_572_1_r_16 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_16.n_573_1_r_16 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_16.n_549_1_r_16 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_16.n_569_1_r_16 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_16.n_452_1_r_16 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_16.G199_4_r_16 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_16.G214_4_r_16 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_16.ACVQN1_5_r_16 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_16.P6_5_r_16 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_16[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](P_inst_16.n_549_1_r_16 -> IN_1_2_l_2 , P_inst_16.n_452_1_r_16 -> IN_2_2_l_2 , P_inst_16.n_572_1_r_16 -> IN_3_2_l_2 , P_inst_16.P6_5_r_16 -> IN_6_2_l_2 , P_inst_16.G42_1_r_16 -> IN_1_3_l_2 , P_inst_16.G199_4_r_16 -> IN_2_3_l_2 , P_inst_16.n_569_1_r_16 -> IN_4_3_l_2 , P_inst_16.n_573_1_r_16 -> IN_1_4_l_2 , P_inst_16.ACVQN1_5_r_16 -> IN_2_4_l_2 , P_inst_16.G42_1_r_16 -> IN_3_4_l_2 , P_inst_16.G214_4_r_16 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_2.G42_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_2.n_572_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_2.n_549_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_2.n_569_1_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_2.n_452_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_2.n_42_2_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_2.G199_2_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_2.ACVQN1_5_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_2.P6_5_r_2 -> IN1);
		}

	rule pattern_connect_16_3 {
		sub {
			P_inst_16 PAT_16[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_16.G42_1_r_16 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_16.n_572_1_r_16 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_16.n_573_1_r_16 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_16.n_549_1_r_16 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_16.n_569_1_r_16 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_16.n_452_1_r_16 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_16.G199_4_r_16 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_16.G214_4_r_16 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_16.ACVQN1_5_r_16 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_16.P6_5_r_16 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_16[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](P_inst_16.n_549_1_r_16 -> G18_1_l_3 , P_inst_16.P6_5_r_16 -> G15_1_l_3 , P_inst_16.G199_4_r_16 -> IN_1_1_l_3 , P_inst_16.n_569_1_r_16 -> IN_4_1_l_3 , P_inst_16.G42_1_r_16 -> IN_5_1_l_3 , P_inst_16.G42_1_r_16 -> IN_7_1_l_3 , P_inst_16.n_573_1_r_16 -> IN_9_1_l_3 , P_inst_16.G214_4_r_16 -> IN_10_1_l_3 , P_inst_16.n_572_1_r_16 -> IN_1_3_l_3 , P_inst_16.ACVQN1_5_r_16 -> IN_2_3_l_3 , P_inst_16.n_452_1_r_16 -> IN_4_3_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_3.G42_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_3.n_572_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_3.n_573_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_3.n_549_1_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_3.n_569_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_3.n_452_1_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_3.n_42_2_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_3.G199_2_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_3.ACVQN2_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
		}

	rule pattern_connect_16_4 {
		sub {
			P_inst_16 PAT_16[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_16.G42_1_r_16 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_16.n_572_1_r_16 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_16.n_573_1_r_16 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_16.n_549_1_r_16 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_16.n_569_1_r_16 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_16.n_452_1_r_16 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_16.G199_4_r_16 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_16.G214_4_r_16 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_16.ACVQN1_5_r_16 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_16.P6_5_r_16 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_16[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](P_inst_16.n_569_1_r_16 -> G1_0_l_4 , P_inst_16.G199_4_r_16 -> G2_0_l_4 , P_inst_16.n_572_1_r_16 -> IN_2_0_l_4 , P_inst_16.n_452_1_r_16 -> IN_4_0_l_4 , P_inst_16.G42_1_r_16 -> IN_5_0_l_4 , P_inst_16.n_573_1_r_16 -> IN_7_0_l_4 , P_inst_16.n_549_1_r_16 -> IN_8_0_l_4 , P_inst_16.G214_4_r_16 -> IN_10_0_l_4 , P_inst_16.ACVQN1_5_r_16 -> IN_11_0_l_4 , P_inst_16.G42_1_r_16 -> IN_1_5_l_4 , P_inst_16.P6_5_r_16 -> IN_2_5_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_4.G42_1_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_4.n_572_1_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_4.n_573_1_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_4.n_549_1_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_4.n_569_1_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_4.ACVQN2_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_4.ACVQN1_5_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_4.P6_5_r_4 -> IN1);
		}

	rule pattern_connect_16_5 {
		sub {
			P_inst_16 PAT_16[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_16.G42_1_r_16 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_16.n_572_1_r_16 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_16.n_573_1_r_16 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_16.n_549_1_r_16 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_16.n_569_1_r_16 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_16.n_452_1_r_16 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_16.G199_4_r_16 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_16.G214_4_r_16 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_16.ACVQN1_5_r_16 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_16.P6_5_r_16 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_16[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](P_inst_16.G199_4_r_16 -> IN_1_2_l_5 , P_inst_16.G214_4_r_16 -> IN_2_2_l_5 , P_inst_16.n_549_1_r_16 -> IN_3_2_l_5 , P_inst_16.n_452_1_r_16 -> IN_6_2_l_5 , P_inst_16.n_573_1_r_16 -> IN_1_3_l_5 , P_inst_16.G42_1_r_16 -> IN_2_3_l_5 , P_inst_16.ACVQN1_5_r_16 -> IN_4_3_l_5 , P_inst_16.P6_5_r_16 -> IN_1_4_l_5 , P_inst_16.n_572_1_r_16 -> IN_2_4_l_5 , P_inst_16.G42_1_r_16 -> IN_3_4_l_5 , P_inst_16.n_569_1_r_16 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_5.G42_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_5.n_572_1_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_5.n_573_1_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_5.n_549_1_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_5.n_569_1_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_5.n_452_1_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_5.ACVQN2_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_5.ACVQN1_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_5.P6_5_r_5 -> IN1);
		}

	rule pattern_connect_16_6 {
		sub {
			P_inst_16 PAT_16[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_16.G42_1_r_16 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_16.n_572_1_r_16 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_16.n_573_1_r_16 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_16.n_549_1_r_16 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_16.n_569_1_r_16 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_16.n_452_1_r_16 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_16.G199_4_r_16 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_16.G214_4_r_16 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_16.ACVQN1_5_r_16 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_16.P6_5_r_16 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_16[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](P_inst_16.G42_1_r_16 -> IN_1_2_l_6 , P_inst_16.n_572_1_r_16 -> IN_2_2_l_6 , P_inst_16.n_569_1_r_16 -> IN_3_2_l_6 , P_inst_16.G199_4_r_16 -> IN_6_2_l_6 , P_inst_16.n_573_1_r_16 -> IN_1_3_l_6 , P_inst_16.P6_5_r_16 -> IN_2_3_l_6 , P_inst_16.n_549_1_r_16 -> IN_4_3_l_6 , P_inst_16.G214_4_r_16 -> IN_1_4_l_6 , P_inst_16.ACVQN1_5_r_16 -> IN_2_4_l_6 , P_inst_16.n_452_1_r_16 -> IN_3_4_l_6 , P_inst_16.G42_1_r_16 -> IN_6_4_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_6.G42_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_6.n_572_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_6.n_573_1_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_6.n_549_1_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_6.n_569_1_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_6.n_452_1_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_6.G199_4_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_6.G214_4_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_6.ACVQN1_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_6.P6_5_r_6 -> IN1);
		}

	rule pattern_connect_16_7 {
		sub {
			P_inst_16 PAT_16[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_16.G42_1_r_16 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_16.n_572_1_r_16 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_16.n_573_1_r_16 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_16.n_549_1_r_16 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_16.n_569_1_r_16 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_16.n_452_1_r_16 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_16.G199_4_r_16 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_16.G214_4_r_16 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_16.ACVQN1_5_r_16 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_16.P6_5_r_16 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_16[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](P_inst_16.G42_1_r_16 -> G1_0_l_7 , P_inst_16.n_569_1_r_16 -> G2_0_l_7 , P_inst_16.n_573_1_r_16 -> IN_2_0_l_7 , P_inst_16.n_549_1_r_16 -> IN_4_0_l_7 , P_inst_16.P6_5_r_16 -> IN_5_0_l_7 , P_inst_16.ACVQN1_5_r_16 -> IN_7_0_l_7 , P_inst_16.n_572_1_r_16 -> IN_8_0_l_7 , P_inst_16.G199_4_r_16 -> IN_10_0_l_7 , P_inst_16.G42_1_r_16 -> IN_11_0_l_7 , P_inst_16.G214_4_r_16 -> IN_1_5_l_7 , P_inst_16.n_452_1_r_16 -> IN_2_5_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_7.G42_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_7.n_572_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_7.n_573_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_7.n_549_1_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_7.n_569_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_7.G199_4_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_7.G214_4_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_7.ACVQN1_5_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_7.P6_5_r_7 -> IN1);
		}

	rule pattern_connect_16_8 {
		sub {
			P_inst_16 PAT_16[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_16.G42_1_r_16 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_16.n_572_1_r_16 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_16.n_573_1_r_16 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_16.n_549_1_r_16 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_16.n_569_1_r_16 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_16.n_452_1_r_16 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_16.G199_4_r_16 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_16.G214_4_r_16 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_16.ACVQN1_5_r_16 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_16.P6_5_r_16 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_16[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](P_inst_16.G42_1_r_16 -> G1_0_l_8 , P_inst_16.n_572_1_r_16 -> G2_0_l_8 , P_inst_16.n_569_1_r_16 -> IN_2_0_l_8 , P_inst_16.G214_4_r_16 -> IN_4_0_l_8 , P_inst_16.n_549_1_r_16 -> IN_5_0_l_8 , P_inst_16.ACVQN1_5_r_16 -> IN_7_0_l_8 , P_inst_16.P6_5_r_16 -> IN_8_0_l_8 , P_inst_16.n_452_1_r_16 -> IN_10_0_l_8 , P_inst_16.n_573_1_r_16 -> IN_11_0_l_8 , P_inst_16.G199_4_r_16 -> IN_1_5_l_8 , P_inst_16.G42_1_r_16 -> IN_2_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_8.G42_1_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_8.n_572_1_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_8.n_549_1_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_8.n_569_1_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_8.n_452_1_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_8.n_42_2_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_8.G199_2_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_8.G199_4_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_8.G214_4_r_8 -> IN1);
		}

	rule pattern_connect_16_9 {
		sub {
			P_inst_16 PAT_16[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_16.G42_1_r_16 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_16.n_572_1_r_16 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_16.n_573_1_r_16 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_16.n_549_1_r_16 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_16.n_569_1_r_16 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_16.n_452_1_r_16 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_16.G199_4_r_16 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_16.G214_4_r_16 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_16.ACVQN1_5_r_16 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_16.P6_5_r_16 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_16[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](P_inst_16.G199_4_r_16 -> IN_1_2_l_9 , P_inst_16.G42_1_r_16 -> IN_2_2_l_9 , P_inst_16.G42_1_r_16 -> IN_3_2_l_9 , P_inst_16.n_549_1_r_16 -> IN_6_2_l_9 , P_inst_16.n_573_1_r_16 -> IN_1_3_l_9 , P_inst_16.ACVQN1_5_r_16 -> IN_2_3_l_9 , P_inst_16.P6_5_r_16 -> IN_4_3_l_9 , P_inst_16.n_572_1_r_16 -> IN_1_4_l_9 , P_inst_16.G214_4_r_16 -> IN_2_4_l_9 , P_inst_16.n_452_1_r_16 -> IN_3_4_l_9 , P_inst_16.n_569_1_r_16 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_9.G42_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_9.n_572_1_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_9.n_573_1_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_9.n_549_1_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_9.n_569_1_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_9.n_42_2_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_9.G199_2_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_9.G199_4_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_9.G214_4_r_9 -> IN1);
		}

	rule pattern_connect_16_10 {
		sub {
			P_inst_16 PAT_16[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_16.G42_1_r_16 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_16.n_572_1_r_16 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_16.n_573_1_r_16 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_16.n_549_1_r_16 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_16.n_569_1_r_16 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_16.n_452_1_r_16 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_16.G199_4_r_16 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_16.G214_4_r_16 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_16.ACVQN1_5_r_16 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_16.P6_5_r_16 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_16[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](P_inst_16.G42_1_r_16 -> IN_1_2_l_10 , P_inst_16.n_569_1_r_16 -> IN_2_2_l_10 , P_inst_16.P6_5_r_16 -> IN_3_2_l_10 , P_inst_16.n_452_1_r_16 -> IN_6_2_l_10 , P_inst_16.G214_4_r_16 -> IN_1_3_l_10 , P_inst_16.ACVQN1_5_r_16 -> IN_2_3_l_10 , P_inst_16.n_549_1_r_16 -> IN_4_3_l_10 , P_inst_16.G42_1_r_16 -> IN_1_4_l_10 , P_inst_16.G199_4_r_16 -> IN_2_4_l_10 , P_inst_16.n_573_1_r_16 -> IN_3_4_l_10 , P_inst_16.n_572_1_r_16 -> IN_6_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_10.G42_1_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_10.n_572_1_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_10.n_573_1_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_10.n_549_1_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_10.n_42_2_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_10.G199_2_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_10.ACVQN2_3_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
		}

	rule pattern_connect_16_11 {
		sub {
			P_inst_16 PAT_16[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_16.G42_1_r_16 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_16.n_572_1_r_16 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_16.n_573_1_r_16 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_16.n_549_1_r_16 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_16.n_569_1_r_16 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_16.n_452_1_r_16 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_16.G199_4_r_16 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_16.G214_4_r_16 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_16.ACVQN1_5_r_16 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_16.P6_5_r_16 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_16[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](P_inst_16.n_572_1_r_16 -> G1_0_l_11 , P_inst_16.G42_1_r_16 -> G2_0_l_11 , P_inst_16.P6_5_r_16 -> IN_2_0_l_11 , P_inst_16.n_573_1_r_16 -> IN_4_0_l_11 , P_inst_16.G214_4_r_16 -> IN_5_0_l_11 , P_inst_16.ACVQN1_5_r_16 -> IN_7_0_l_11 , P_inst_16.G199_4_r_16 -> IN_8_0_l_11 , P_inst_16.G42_1_r_16 -> IN_10_0_l_11 , P_inst_16.n_549_1_r_16 -> IN_11_0_l_11 , P_inst_16.n_569_1_r_16 -> IN_1_5_l_11 , P_inst_16.n_452_1_r_16 -> IN_2_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_11.G42_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_11.n_572_1_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_11.n_573_1_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_11.n_549_1_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_11.n_569_1_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_11.n_452_1_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_11.n_42_2_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_11.G199_2_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_11.ACVQN2_3_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
		}

	rule pattern_connect_16_12 {
		sub {
			P_inst_16 PAT_16[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_16.G42_1_r_16 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_16.n_572_1_r_16 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_16.n_573_1_r_16 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_16.n_549_1_r_16 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_16.n_569_1_r_16 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_16.n_452_1_r_16 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_16.G199_4_r_16 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_16.G214_4_r_16 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_16.ACVQN1_5_r_16 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_16.P6_5_r_16 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_16[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](P_inst_16.n_572_1_r_16 -> G1_0_l_12 , P_inst_16.G42_1_r_16 -> G2_0_l_12 , P_inst_16.G199_4_r_16 -> IN_2_0_l_12 , P_inst_16.G42_1_r_16 -> IN_4_0_l_12 , P_inst_16.P6_5_r_16 -> IN_5_0_l_12 , P_inst_16.ACVQN1_5_r_16 -> IN_7_0_l_12 , P_inst_16.n_569_1_r_16 -> IN_8_0_l_12 , P_inst_16.n_549_1_r_16 -> IN_10_0_l_12 , P_inst_16.n_452_1_r_16 -> IN_11_0_l_12 , P_inst_16.n_573_1_r_16 -> IN_1_5_l_12 , P_inst_16.G214_4_r_16 -> IN_2_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_12.G42_1_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_12.n_572_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_12.n_573_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_12.n_549_1_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_12.n_42_2_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_12.G199_2_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_12.ACVQN1_5_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_12.P6_5_r_12 -> IN1);
		}

	rule pattern_connect_16_13 {
		sub {
			P_inst_16 PAT_16[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_16.G42_1_r_16 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_16.n_572_1_r_16 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_16.n_573_1_r_16 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_16.n_549_1_r_16 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_16.n_569_1_r_16 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_16.n_452_1_r_16 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_16.G199_4_r_16 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_16.G214_4_r_16 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_16.ACVQN1_5_r_16 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_16.P6_5_r_16 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_16[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](P_inst_16.n_569_1_r_16 -> G18_1_l_13 , P_inst_16.n_572_1_r_16 -> G15_1_l_13 , P_inst_16.G42_1_r_16 -> IN_1_1_l_13 , P_inst_16.n_573_1_r_16 -> IN_4_1_l_13 , P_inst_16.n_452_1_r_16 -> IN_5_1_l_13 , P_inst_16.ACVQN1_5_r_16 -> IN_7_1_l_13 , P_inst_16.G214_4_r_16 -> IN_9_1_l_13 , P_inst_16.G199_4_r_16 -> IN_10_1_l_13 , P_inst_16.n_549_1_r_16 -> IN_1_3_l_13 , P_inst_16.G42_1_r_16 -> IN_2_3_l_13 , P_inst_16.P6_5_r_16 -> IN_4_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_13.G42_1_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_13.n_572_1_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_13.n_573_1_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_13.n_549_1_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_13.n_452_1_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_13.ACVQN2_3_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_13.ACVQN1_5_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_13.P6_5_r_13 -> IN1);
		}

	rule pattern_connect_16_14 {
		sub {
			P_inst_16 PAT_16[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_16.G42_1_r_16 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_16.n_572_1_r_16 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_16.n_573_1_r_16 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_16.n_549_1_r_16 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_16.n_569_1_r_16 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_16.n_452_1_r_16 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_16.G199_4_r_16 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_16.G214_4_r_16 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_16.ACVQN1_5_r_16 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_16.P6_5_r_16 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_16[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](P_inst_16.n_573_1_r_16 -> G18_1_l_14 , P_inst_16.n_452_1_r_16 -> G15_1_l_14 , P_inst_16.G42_1_r_16 -> IN_1_1_l_14 , P_inst_16.G42_1_r_16 -> IN_4_1_l_14 , P_inst_16.n_572_1_r_16 -> IN_5_1_l_14 , P_inst_16.G214_4_r_16 -> IN_7_1_l_14 , P_inst_16.G199_4_r_16 -> IN_9_1_l_14 , P_inst_16.n_549_1_r_16 -> IN_10_1_l_14 , P_inst_16.ACVQN1_5_r_16 -> IN_1_3_l_14 , P_inst_16.P6_5_r_16 -> IN_2_3_l_14 , P_inst_16.n_569_1_r_16 -> IN_4_3_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_14.G42_1_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_14.n_572_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_14.n_573_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_14.n_549_1_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_14.n_569_1_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_14.n_42_2_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_14.G199_2_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_14.ACVQN1_5_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_14.P6_5_r_14 -> IN1);
		}

	rule pattern_connect_16_15 {
		sub {
			P_inst_16 PAT_16[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_16.G42_1_r_16 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_16.n_572_1_r_16 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_16.n_573_1_r_16 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_16.n_549_1_r_16 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_16.n_569_1_r_16 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_16.n_452_1_r_16 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_16.G199_4_r_16 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_16.G214_4_r_16 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_16.ACVQN1_5_r_16 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_16.P6_5_r_16 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_16[ connected = "1"];
		add P_inst_15 PAT_15[ connected = "0"](P_inst_16.ACVQN1_5_r_16 -> G18_1_l_15 , P_inst_16.G42_1_r_16 -> G15_1_l_15 , P_inst_16.G214_4_r_16 -> IN_1_1_l_15 , P_inst_16.n_452_1_r_16 -> IN_4_1_l_15 , P_inst_16.n_573_1_r_16 -> IN_5_1_l_15 , P_inst_16.n_549_1_r_16 -> IN_7_1_l_15 , P_inst_16.G42_1_r_16 -> IN_9_1_l_15 , P_inst_16.n_572_1_r_16 -> IN_10_1_l_15 , P_inst_16.P6_5_r_16 -> IN_1_3_l_15 , P_inst_16.G199_4_r_16 -> IN_2_3_l_15 , P_inst_16.n_569_1_r_16 -> IN_4_3_l_15 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_15.G42_1_r_15 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_15.n_572_1_r_15 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_15.n_573_1_r_15 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_15.n_549_1_r_15 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_15.n_569_1_r_15 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_15.ACVQN2_3_r_15 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_15.G199_4_r_15 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_15.G214_4_r_15 -> IN1);
		}

	rule pattern_connect_16_17 {
		sub {
			P_inst_16 PAT_16[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_16.G42_1_r_16 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_16.n_572_1_r_16 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_16.n_573_1_r_16 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_16.n_549_1_r_16 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_16.n_569_1_r_16 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_16.n_452_1_r_16 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_16.G199_4_r_16 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_16.G214_4_r_16 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_16.ACVQN1_5_r_16 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_16.P6_5_r_16 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_16[ connected = "1"];
		add P_inst_17 PAT_17[ connected = "0"](P_inst_16.G42_1_r_16 -> G1_0_l_17 , P_inst_16.n_549_1_r_16 -> G2_0_l_17 , P_inst_16.G214_4_r_16 -> IN_2_0_l_17 , P_inst_16.n_452_1_r_16 -> IN_4_0_l_17 , P_inst_16.n_573_1_r_16 -> IN_5_0_l_17 , P_inst_16.G42_1_r_16 -> IN_7_0_l_17 , P_inst_16.n_572_1_r_16 -> IN_8_0_l_17 , P_inst_16.G199_4_r_16 -> IN_10_0_l_17 , P_inst_16.ACVQN1_5_r_16 -> IN_11_0_l_17 , P_inst_16.n_569_1_r_16 -> IN_1_5_l_17 , P_inst_16.P6_5_r_16 -> IN_2_5_l_17 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_17.G42_1_r_17 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_17.n_572_1_r_17 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_17.n_573_1_r_17 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_17.n_549_1_r_17 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_17.n_569_1_r_17 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_17.n_452_1_r_17 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_17.ACVQN2_3_r_17 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_17.G199_4_r_17 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_17.G214_4_r_17 -> IN1);
		}

	rule pattern_connect_17_0 {
		sub {
			P_inst_17 PAT_17[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_17.G42_1_r_17 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_17.n_572_1_r_17 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_17.n_573_1_r_17 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_17.n_549_1_r_17 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_17.n_569_1_r_17 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_17.n_452_1_r_17 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_17.ACVQN2_3_r_17 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_17.G199_4_r_17 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_17.G214_4_r_17 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_17[ connected = "1"];
		add P_inst_0 PAT_0[ connected = "0"](P_inst_17.ACVQN2_3_r_17 -> G18_1_l_0 , P_inst_17.G199_4_r_17 -> G15_1_l_0 , P_inst_17.G214_4_r_17 -> IN_1_1_l_0 , P_inst_17.n_572_1_r_17 -> IN_4_1_l_0 , P_inst_17.G42_1_r_17 -> IN_5_1_l_0 , P_inst_17.G42_1_r_17 -> IN_7_1_l_0 , P_inst_17.n_569_1_r_17 -> IN_9_1_l_0 , P_inst_17.n_266_and_0_3_r_17 -> IN_10_1_l_0 , P_inst_17.n_549_1_r_17 -> IN_1_3_l_0 , P_inst_17.n_452_1_r_17 -> IN_2_3_l_0 , P_inst_17.n_573_1_r_17 -> IN_4_3_l_0 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_0.G42_1_r_0 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_0.n_572_1_r_0 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_0.n_573_1_r_0 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_0.n_549_1_r_0 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_0.n_42_2_r_0 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_0.G199_2_r_0 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_0.G199_4_r_0 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_0.G214_4_r_0 -> IN1);
		}

	rule pattern_connect_17_1 {
		sub {
			P_inst_17 PAT_17[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_17.G42_1_r_17 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_17.n_572_1_r_17 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_17.n_573_1_r_17 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_17.n_549_1_r_17 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_17.n_569_1_r_17 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_17.n_452_1_r_17 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_17.ACVQN2_3_r_17 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_17.G199_4_r_17 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_17.G214_4_r_17 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_17[ connected = "1"];
		add P_inst_1 PAT_1[ connected = "0"](P_inst_17.G199_4_r_17 -> IN_1_2_l_1 , P_inst_17.G214_4_r_17 -> IN_2_2_l_1 , P_inst_17.n_573_1_r_17 -> IN_3_2_l_1 , P_inst_17.n_452_1_r_17 -> IN_6_2_l_1 , P_inst_17.G42_1_r_17 -> IN_1_3_l_1 , P_inst_17.n_266_and_0_3_r_17 -> IN_2_3_l_1 , P_inst_17.n_569_1_r_17 -> IN_4_3_l_1 , P_inst_17.n_572_1_r_17 -> IN_1_4_l_1 , P_inst_17.n_549_1_r_17 -> IN_2_4_l_1 , P_inst_17.G42_1_r_17 -> IN_3_4_l_1 , P_inst_17.ACVQN2_3_r_17 -> IN_6_4_l_1 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_1.G42_1_r_1 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_1.n_572_1_r_1 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_1.n_573_1_r_1 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_1.n_549_1_r_1 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_1.n_452_1_r_1 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_1.ACVQN2_3_r_1 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_1.n_266_and_0_3_r_1 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_1.G199_4_r_1 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_1.G214_4_r_1 -> IN1);
		}

	rule pattern_connect_17_2 {
		sub {
			P_inst_17 PAT_17[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_17.G42_1_r_17 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_17.n_572_1_r_17 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_17.n_573_1_r_17 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_17.n_549_1_r_17 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_17.n_569_1_r_17 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_17.n_452_1_r_17 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_17.ACVQN2_3_r_17 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_17.G199_4_r_17 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_17.G214_4_r_17 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_17[ connected = "1"];
		add P_inst_2 PAT_2[ connected = "0"](P_inst_17.G42_1_r_17 -> IN_1_2_l_2 , P_inst_17.ACVQN2_3_r_17 -> IN_2_2_l_2 , P_inst_17.n_452_1_r_17 -> IN_3_2_l_2 , P_inst_17.G42_1_r_17 -> IN_6_2_l_2 , P_inst_17.n_549_1_r_17 -> IN_1_3_l_2 , P_inst_17.G199_4_r_17 -> IN_2_3_l_2 , P_inst_17.n_266_and_0_3_r_17 -> IN_4_3_l_2 , P_inst_17.n_573_1_r_17 -> IN_1_4_l_2 , P_inst_17.G214_4_r_17 -> IN_2_4_l_2 , P_inst_17.n_569_1_r_17 -> IN_3_4_l_2 , P_inst_17.n_572_1_r_17 -> IN_6_4_l_2 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_2.G42_1_r_2 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_2.n_572_1_r_2 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_2.n_549_1_r_2 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_2.n_569_1_r_2 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_2.n_452_1_r_2 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_2.n_42_2_r_2 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_2.G199_2_r_2 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_2.ACVQN1_5_r_2 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_2.P6_5_r_2 -> IN1);
		}

	rule pattern_connect_17_3 {
		sub {
			P_inst_17 PAT_17[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_17.G42_1_r_17 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_17.n_572_1_r_17 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_17.n_573_1_r_17 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_17.n_549_1_r_17 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_17.n_569_1_r_17 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_17.n_452_1_r_17 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_17.ACVQN2_3_r_17 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_17.G199_4_r_17 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_17.G214_4_r_17 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_17[ connected = "1"];
		add P_inst_3 PAT_3[ connected = "0"](P_inst_17.n_569_1_r_17 -> G18_1_l_3 , P_inst_17.n_452_1_r_17 -> G15_1_l_3 , P_inst_17.ACVQN2_3_r_17 -> IN_1_1_l_3 , P_inst_17.n_266_and_0_3_r_17 -> IN_4_1_l_3 , P_inst_17.G42_1_r_17 -> IN_5_1_l_3 , P_inst_17.G42_1_r_17 -> IN_7_1_l_3 , P_inst_17.n_573_1_r_17 -> IN_9_1_l_3 , P_inst_17.G199_4_r_17 -> IN_10_1_l_3 , P_inst_17.G214_4_r_17 -> IN_1_3_l_3 , P_inst_17.n_549_1_r_17 -> IN_2_3_l_3 , P_inst_17.n_572_1_r_17 -> IN_4_3_l_3 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_3.G42_1_r_3 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_3.n_572_1_r_3 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_3.n_573_1_r_3 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_3.n_549_1_r_3 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_3.n_569_1_r_3 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_3.n_452_1_r_3 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_3.n_42_2_r_3 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_3.G199_2_r_3 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_3.ACVQN2_3_r_3 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_3.n_266_and_0_3_r_3 -> IN1);
		}

	rule pattern_connect_17_4 {
		sub {
			P_inst_17 PAT_17[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_17.G42_1_r_17 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_17.n_572_1_r_17 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_17.n_573_1_r_17 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_17.n_549_1_r_17 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_17.n_569_1_r_17 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_17.n_452_1_r_17 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_17.ACVQN2_3_r_17 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_17.G199_4_r_17 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_17.G214_4_r_17 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_17[ connected = "1"];
		add P_inst_4 PAT_4[ connected = "0"](P_inst_17.n_549_1_r_17 -> G1_0_l_4 , P_inst_17.G42_1_r_17 -> G2_0_l_4 , P_inst_17.ACVQN2_3_r_17 -> IN_2_0_l_4 , P_inst_17.n_452_1_r_17 -> IN_4_0_l_4 , P_inst_17.G214_4_r_17 -> IN_5_0_l_4 , P_inst_17.G199_4_r_17 -> IN_7_0_l_4 , P_inst_17.n_572_1_r_17 -> IN_8_0_l_4 , P_inst_17.G42_1_r_17 -> IN_10_0_l_4 , P_inst_17.n_573_1_r_17 -> IN_11_0_l_4 , P_inst_17.n_569_1_r_17 -> IN_1_5_l_4 , P_inst_17.n_266_and_0_3_r_17 -> IN_2_5_l_4 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_4.G42_1_r_4 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_4.n_572_1_r_4 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_4.n_573_1_r_4 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_4.n_549_1_r_4 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_4.n_569_1_r_4 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_4.ACVQN2_3_r_4 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_4.n_266_and_0_3_r_4 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_4.ACVQN1_5_r_4 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_4.P6_5_r_4 -> IN1);
		}

	rule pattern_connect_17_5 {
		sub {
			P_inst_17 PAT_17[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_17.G42_1_r_17 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_17.n_572_1_r_17 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_17.n_573_1_r_17 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_17.n_549_1_r_17 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_17.n_569_1_r_17 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_17.n_452_1_r_17 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_17.ACVQN2_3_r_17 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_17.G199_4_r_17 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_17.G214_4_r_17 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_17[ connected = "1"];
		add P_inst_5 PAT_5[ connected = "0"](P_inst_17.n_569_1_r_17 -> IN_1_2_l_5 , P_inst_17.n_573_1_r_17 -> IN_2_2_l_5 , P_inst_17.n_572_1_r_17 -> IN_3_2_l_5 , P_inst_17.G199_4_r_17 -> IN_6_2_l_5 , P_inst_17.n_549_1_r_17 -> IN_1_3_l_5 , P_inst_17.n_452_1_r_17 -> IN_2_3_l_5 , P_inst_17.ACVQN2_3_r_17 -> IN_4_3_l_5 , P_inst_17.G42_1_r_17 -> IN_1_4_l_5 , P_inst_17.G42_1_r_17 -> IN_2_4_l_5 , P_inst_17.n_266_and_0_3_r_17 -> IN_3_4_l_5 , P_inst_17.G214_4_r_17 -> IN_6_4_l_5 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_5.G42_1_r_5 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_5.n_572_1_r_5 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_5.n_573_1_r_5 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_5.n_549_1_r_5 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_5.n_569_1_r_5 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_5.n_452_1_r_5 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_5.ACVQN2_3_r_5 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_5.n_266_and_0_3_r_5 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_5.ACVQN1_5_r_5 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_5.P6_5_r_5 -> IN1);
		}

	rule pattern_connect_17_6 {
		sub {
			P_inst_17 PAT_17[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_17.G42_1_r_17 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_17.n_572_1_r_17 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_17.n_573_1_r_17 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_17.n_549_1_r_17 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_17.n_569_1_r_17 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_17.n_452_1_r_17 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_17.ACVQN2_3_r_17 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_17.G199_4_r_17 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_17.G214_4_r_17 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_17[ connected = "1"];
		add P_inst_6 PAT_6[ connected = "0"](P_inst_17.G42_1_r_17 -> IN_1_2_l_6 , P_inst_17.ACVQN2_3_r_17 -> IN_2_2_l_6 , P_inst_17.n_573_1_r_17 -> IN_3_2_l_6 , P_inst_17.n_549_1_r_17 -> IN_6_2_l_6 , P_inst_17.n_452_1_r_17 -> IN_1_3_l_6 , P_inst_17.G42_1_r_17 -> IN_2_3_l_6 , P_inst_17.n_569_1_r_17 -> IN_4_3_l_6 , P_inst_17.n_572_1_r_17 -> IN_1_4_l_6 , P_inst_17.G199_4_r_17 -> IN_2_4_l_6 , P_inst_17.G214_4_r_17 -> IN_3_4_l_6 , P_inst_17.n_266_and_0_3_r_17 -> IN_6_4_l_6 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_6.G42_1_r_6 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_6.n_572_1_r_6 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_6.n_573_1_r_6 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_6.n_549_1_r_6 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_6.n_569_1_r_6 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_6.n_452_1_r_6 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_6.G199_4_r_6 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_6.G214_4_r_6 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_6.ACVQN1_5_r_6 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_6.P6_5_r_6 -> IN1);
		}

	rule pattern_connect_17_7 {
		sub {
			P_inst_17 PAT_17[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_17.G42_1_r_17 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_17.n_572_1_r_17 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_17.n_573_1_r_17 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_17.n_549_1_r_17 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_17.n_569_1_r_17 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_17.n_452_1_r_17 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_17.ACVQN2_3_r_17 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_17.G199_4_r_17 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_17.G214_4_r_17 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_17[ connected = "1"];
		add P_inst_7 PAT_7[ connected = "0"](P_inst_17.ACVQN2_3_r_17 -> G1_0_l_7 , P_inst_17.n_549_1_r_17 -> G2_0_l_7 , P_inst_17.n_452_1_r_17 -> IN_2_0_l_7 , P_inst_17.n_572_1_r_17 -> IN_4_0_l_7 , P_inst_17.n_569_1_r_17 -> IN_5_0_l_7 , P_inst_17.n_266_and_0_3_r_17 -> IN_7_0_l_7 , P_inst_17.G214_4_r_17 -> IN_8_0_l_7 , P_inst_17.G42_1_r_17 -> IN_10_0_l_7 , P_inst_17.G199_4_r_17 -> IN_11_0_l_7 , P_inst_17.n_573_1_r_17 -> IN_1_5_l_7 , P_inst_17.G42_1_r_17 -> IN_2_5_l_7 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_7.G42_1_r_7 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_7.n_572_1_r_7 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_7.n_573_1_r_7 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_7.n_549_1_r_7 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_7.n_569_1_r_7 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_7.G199_4_r_7 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_7.G214_4_r_7 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_7.ACVQN1_5_r_7 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_7.P6_5_r_7 -> IN1);
		}

	rule pattern_connect_17_8 {
		sub {
			P_inst_17 PAT_17[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_17.G42_1_r_17 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_17.n_572_1_r_17 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_17.n_573_1_r_17 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_17.n_549_1_r_17 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_17.n_569_1_r_17 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_17.n_452_1_r_17 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_17.ACVQN2_3_r_17 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_17.G199_4_r_17 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_17.G214_4_r_17 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_17[ connected = "1"];
		add P_inst_8 PAT_8[ connected = "0"](P_inst_17.n_549_1_r_17 -> G1_0_l_8 , P_inst_17.n_266_and_0_3_r_17 -> G2_0_l_8 , P_inst_17.G214_4_r_17 -> IN_2_0_l_8 , P_inst_17.ACVQN2_3_r_17 -> IN_4_0_l_8 , P_inst_17.n_572_1_r_17 -> IN_5_0_l_8 , P_inst_17.n_569_1_r_17 -> IN_7_0_l_8 , P_inst_17.n_452_1_r_17 -> IN_8_0_l_8 , P_inst_17.G199_4_r_17 -> IN_10_0_l_8 , P_inst_17.n_573_1_r_17 -> IN_11_0_l_8 , P_inst_17.G42_1_r_17 -> IN_1_5_l_8 , P_inst_17.G42_1_r_17 -> IN_2_5_l_8 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_8.G42_1_r_8 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_8.n_572_1_r_8 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_8.n_549_1_r_8 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_8.n_569_1_r_8 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_8.n_452_1_r_8 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_8.n_42_2_r_8 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_8.G199_2_r_8 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_8.G199_4_r_8 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_8.G214_4_r_8 -> IN1);
		}

	rule pattern_connect_17_9 {
		sub {
			P_inst_17 PAT_17[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_17.G42_1_r_17 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_17.n_572_1_r_17 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_17.n_573_1_r_17 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_17.n_549_1_r_17 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_17.n_569_1_r_17 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_17.n_452_1_r_17 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_17.ACVQN2_3_r_17 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_17.G199_4_r_17 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_17.G214_4_r_17 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_17[ connected = "1"];
		add P_inst_9 PAT_9[ connected = "0"](P_inst_17.n_266_and_0_3_r_17 -> IN_1_2_l_9 , P_inst_17.n_572_1_r_17 -> IN_2_2_l_9 , P_inst_17.n_549_1_r_17 -> IN_3_2_l_9 , P_inst_17.G199_4_r_17 -> IN_6_2_l_9 , P_inst_17.n_573_1_r_17 -> IN_1_3_l_9 , P_inst_17.ACVQN2_3_r_17 -> IN_2_3_l_9 , P_inst_17.G42_1_r_17 -> IN_4_3_l_9 , P_inst_17.n_569_1_r_17 -> IN_1_4_l_9 , P_inst_17.G42_1_r_17 -> IN_2_4_l_9 , P_inst_17.G214_4_r_17 -> IN_3_4_l_9 , P_inst_17.n_452_1_r_17 -> IN_6_4_l_9 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_9.G42_1_r_9 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_9.n_572_1_r_9 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_9.n_573_1_r_9 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_9.n_549_1_r_9 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_9.n_569_1_r_9 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_9.n_42_2_r_9 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_9.G199_2_r_9 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_9.G199_4_r_9 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_9.G214_4_r_9 -> IN1);
		}

	rule pattern_connect_17_10 {
		sub {
			P_inst_17 PAT_17[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_17.G42_1_r_17 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_17.n_572_1_r_17 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_17.n_573_1_r_17 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_17.n_549_1_r_17 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_17.n_569_1_r_17 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_17.n_452_1_r_17 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_17.ACVQN2_3_r_17 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_17.G199_4_r_17 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_17.G214_4_r_17 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_17[ connected = "1"];
		add P_inst_10 PAT_10[ connected = "0"](P_inst_17.G42_1_r_17 -> IN_1_2_l_10 , P_inst_17.n_573_1_r_17 -> IN_2_2_l_10 , P_inst_17.G214_4_r_17 -> IN_3_2_l_10 , P_inst_17.n_549_1_r_17 -> IN_6_2_l_10 , P_inst_17.G199_4_r_17 -> IN_1_3_l_10 , P_inst_17.n_572_1_r_17 -> IN_2_3_l_10 , P_inst_17.ACVQN2_3_r_17 -> IN_4_3_l_10 , P_inst_17.n_569_1_r_17 -> IN_1_4_l_10 , P_inst_17.n_266_and_0_3_r_17 -> IN_2_4_l_10 , P_inst_17.n_452_1_r_17 -> IN_3_4_l_10 , P_inst_17.G42_1_r_17 -> IN_6_4_l_10 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_10.G42_1_r_10 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_10.n_572_1_r_10 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_10.n_573_1_r_10 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_10.n_549_1_r_10 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_10.n_42_2_r_10 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_10.G199_2_r_10 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_10.ACVQN2_3_r_10 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_10.n_266_and_0_3_r_10 -> IN1);
		}

	rule pattern_connect_17_11 {
		sub {
			P_inst_17 PAT_17[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_17.G42_1_r_17 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_17.n_572_1_r_17 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_17.n_573_1_r_17 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_17.n_549_1_r_17 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_17.n_569_1_r_17 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_17.n_452_1_r_17 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_17.ACVQN2_3_r_17 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_17.G199_4_r_17 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_17.G214_4_r_17 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_17[ connected = "1"];
		add P_inst_11 PAT_11[ connected = "0"](P_inst_17.n_569_1_r_17 -> G1_0_l_11 , P_inst_17.n_266_and_0_3_r_17 -> G2_0_l_11 , P_inst_17.G214_4_r_17 -> IN_2_0_l_11 , P_inst_17.n_572_1_r_17 -> IN_4_0_l_11 , P_inst_17.G42_1_r_17 -> IN_5_0_l_11 , P_inst_17.ACVQN2_3_r_17 -> IN_7_0_l_11 , P_inst_17.n_549_1_r_17 -> IN_8_0_l_11 , P_inst_17.n_452_1_r_17 -> IN_10_0_l_11 , P_inst_17.n_573_1_r_17 -> IN_11_0_l_11 , P_inst_17.G199_4_r_17 -> IN_1_5_l_11 , P_inst_17.G42_1_r_17 -> IN_2_5_l_11 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_11.G42_1_r_11 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_11.n_572_1_r_11 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_11.n_573_1_r_11 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_11.n_549_1_r_11 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_11.n_569_1_r_11 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_11.n_452_1_r_11 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_11.n_42_2_r_11 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_11.G199_2_r_11 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_11.ACVQN2_3_r_11 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_11.n_266_and_0_3_r_11 -> IN1);
		}

	rule pattern_connect_17_12 {
		sub {
			P_inst_17 PAT_17[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_17.G42_1_r_17 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_17.n_572_1_r_17 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_17.n_573_1_r_17 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_17.n_549_1_r_17 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_17.n_569_1_r_17 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_17.n_452_1_r_17 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_17.ACVQN2_3_r_17 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_17.G199_4_r_17 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_17.G214_4_r_17 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_17[ connected = "1"];
		add P_inst_12 PAT_12[ connected = "0"](P_inst_17.G199_4_r_17 -> G1_0_l_12 , P_inst_17.n_573_1_r_17 -> G2_0_l_12 , P_inst_17.G42_1_r_17 -> IN_2_0_l_12 , P_inst_17.ACVQN2_3_r_17 -> IN_4_0_l_12 , P_inst_17.n_569_1_r_17 -> IN_5_0_l_12 , P_inst_17.n_266_and_0_3_r_17 -> IN_7_0_l_12 , P_inst_17.n_572_1_r_17 -> IN_8_0_l_12 , P_inst_17.G214_4_r_17 -> IN_10_0_l_12 , P_inst_17.G42_1_r_17 -> IN_11_0_l_12 , P_inst_17.n_549_1_r_17 -> IN_1_5_l_12 , P_inst_17.n_452_1_r_17 -> IN_2_5_l_12 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_12.G42_1_r_12 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_12.n_572_1_r_12 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_12.n_573_1_r_12 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_12.n_549_1_r_12 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_12.n_42_2_r_12 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_12.G199_2_r_12 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_12.ACVQN1_5_r_12 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_12.P6_5_r_12 -> IN1);
		}

	rule pattern_connect_17_13 {
		sub {
			P_inst_17 PAT_17[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_17.G42_1_r_17 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_17.n_572_1_r_17 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_17.n_573_1_r_17 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_17.n_549_1_r_17 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_17.n_569_1_r_17 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_17.n_452_1_r_17 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_17.ACVQN2_3_r_17 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_17.G199_4_r_17 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_17.G214_4_r_17 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_17[ connected = "1"];
		add P_inst_13 PAT_13[ connected = "0"](P_inst_17.ACVQN2_3_r_17 -> G18_1_l_13 , P_inst_17.n_266_and_0_3_r_17 -> G15_1_l_13 , P_inst_17.n_573_1_r_17 -> IN_1_1_l_13 , P_inst_17.G42_1_r_17 -> IN_4_1_l_13 , P_inst_17.n_569_1_r_17 -> IN_5_1_l_13 , P_inst_17.G199_4_r_17 -> IN_7_1_l_13 , P_inst_17.n_572_1_r_17 -> IN_9_1_l_13 , P_inst_17.n_452_1_r_17 -> IN_10_1_l_13 , P_inst_17.G42_1_r_17 -> IN_1_3_l_13 , P_inst_17.G214_4_r_17 -> IN_2_3_l_13 , P_inst_17.n_549_1_r_17 -> IN_4_3_l_13 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_13.G42_1_r_13 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_13.n_572_1_r_13 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_13.n_573_1_r_13 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_13.n_549_1_r_13 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_13.n_452_1_r_13 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_13.ACVQN2_3_r_13 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_13.n_266_and_0_3_r_13 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_13.ACVQN1_5_r_13 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_13.P6_5_r_13 -> IN1);
		}

	rule pattern_connect_17_14 {
		sub {
			P_inst_17 PAT_17[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_17.G42_1_r_17 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_17.n_572_1_r_17 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_17.n_573_1_r_17 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_17.n_549_1_r_17 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_17.n_569_1_r_17 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_17.n_452_1_r_17 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_17.ACVQN2_3_r_17 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_17.G199_4_r_17 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_17.G214_4_r_17 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_17[ connected = "1"];
		add P_inst_14 PAT_14[ connected = "0"](P_inst_17.n_572_1_r_17 -> G18_1_l_14 , P_inst_17.ACVQN2_3_r_17 -> G15_1_l_14 , P_inst_17.G42_1_r_17 -> IN_1_1_l_14 , P_inst_17.G199_4_r_17 -> IN_4_1_l_14 , P_inst_17.n_549_1_r_17 -> IN_5_1_l_14 , P_inst_17.n_452_1_r_17 -> IN_7_1_l_14 , P_inst_17.G42_1_r_17 -> IN_9_1_l_14 , P_inst_17.n_266_and_0_3_r_17 -> IN_10_1_l_14 , P_inst_17.n_573_1_r_17 -> IN_1_3_l_14 , P_inst_17.G214_4_r_17 -> IN_2_3_l_14 , P_inst_17.n_569_1_r_17 -> IN_4_3_l_14 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_14.G42_1_r_14 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_14.n_572_1_r_14 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_14.n_573_1_r_14 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_14.n_549_1_r_14 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_14.n_569_1_r_14 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_14.n_42_2_r_14 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_14.G199_2_r_14 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_14.ACVQN1_5_r_14 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_14.P6_5_r_14 -> IN1);
		}

	rule pattern_connect_17_15 {
		sub {
			P_inst_17 PAT_17[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_17.G42_1_r_17 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_17.n_572_1_r_17 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_17.n_573_1_r_17 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_17.n_549_1_r_17 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_17.n_569_1_r_17 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_17.n_452_1_r_17 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_17.ACVQN2_3_r_17 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_17.G199_4_r_17 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_17.G214_4_r_17 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_17[ connected = "1"];
		add P_inst_15 PAT_15[ connected = "0"](P_inst_17.G214_4_r_17 -> G18_1_l_15 , P_inst_17.n_266_and_0_3_r_17 -> G15_1_l_15 , P_inst_17.ACVQN2_3_r_17 -> IN_1_1_l_15 , P_inst_17.G42_1_r_17 -> IN_4_1_l_15 , P_inst_17.n_549_1_r_17 -> IN_5_1_l_15 , P_inst_17.n_573_1_r_17 -> IN_7_1_l_15 , P_inst_17.n_569_1_r_17 -> IN_9_1_l_15 , P_inst_17.n_572_1_r_17 -> IN_10_1_l_15 , P_inst_17.G42_1_r_17 -> IN_1_3_l_15 , P_inst_17.G199_4_r_17 -> IN_2_3_l_15 , P_inst_17.n_452_1_r_17 -> IN_4_3_l_15 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_15.G42_1_r_15 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_15.n_572_1_r_15 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_15.n_573_1_r_15 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_15.n_549_1_r_15 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_15.n_569_1_r_15 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_15.ACVQN2_3_r_15 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_15.n_266_and_0_3_r_15 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_15.G199_4_r_15 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_15.G214_4_r_15 -> IN1);
		}

	rule pattern_connect_17_16 {
		sub {
			P_inst_17 PAT_17[ connected = "0"];
			R_0 R_G[ gateType = "R"](P_inst_17.G42_1_r_17 -> IN1);
			R_1 R_G[ gateType = "R"](P_inst_17.n_572_1_r_17 -> IN1);
			R_2 R_G[ gateType = "R"](P_inst_17.n_573_1_r_17 -> IN1);
			R_3 R_G[ gateType = "R"](P_inst_17.n_549_1_r_17 -> IN1);
			R_4 R_G[ gateType = "R"](P_inst_17.n_569_1_r_17 -> IN1);
			R_5 R_G[ gateType = "R"](P_inst_17.n_452_1_r_17 -> IN1);
			R_6 R_G[ gateType = "R"](P_inst_17.ACVQN2_3_r_17 -> IN1);
			R_7 R_G[ gateType = "R"](P_inst_17.n_266_and_0_3_r_17 -> IN1);
			R_8 R_G[ gateType = "R"](P_inst_17.G199_4_r_17 -> IN1);
			R_9 R_G[ gateType = "R"](P_inst_17.G214_4_r_17 -> IN1);
			BM_CLK CLK_G[ gateType = "INPUT"];
			BM_RST RST_G[ gateType = "INPUT"];
		}
		P_inst_17[ connected = "1"];
		add P_inst_16 PAT_16[ connected = "0"](P_inst_17.G42_1_r_17 -> G18_1_l_16 , P_inst_17.G199_4_r_17 -> G15_1_l_16 , P_inst_17.G42_1_r_17 -> IN_1_1_l_16 , P_inst_17.n_266_and_0_3_r_17 -> IN_4_1_l_16 , P_inst_17.ACVQN2_3_r_17 -> IN_5_1_l_16 , P_inst_17.n_573_1_r_17 -> IN_7_1_l_16 , P_inst_17.n_569_1_r_17 -> IN_9_1_l_16 , P_inst_17.n_572_1_r_17 -> IN_10_1_l_16 , P_inst_17.G214_4_r_17 -> IN_1_3_l_16 , P_inst_17.n_452_1_r_17 -> IN_2_3_l_16 , P_inst_17.n_549_1_r_17 -> IN_4_3_l_16 , BM_CLK.OUT1 -> CLK , BM_RST.OUT1 -> RST);
		add R_0 R_G[ gateType = "T"](P_inst_16.G42_1_r_16 -> IN1);
		add R_1 R_G[ gateType = "T"](P_inst_16.n_572_1_r_16 -> IN1);
		add R_2 R_G[ gateType = "T"](P_inst_16.n_573_1_r_16 -> IN1);
		add R_3 R_G[ gateType = "T"](P_inst_16.n_549_1_r_16 -> IN1);
		add R_4 R_G[ gateType = "T"](P_inst_16.n_569_1_r_16 -> IN1);
		add R_5 R_G[ gateType = "T"](P_inst_16.n_452_1_r_16 -> IN1);
		add R_6 R_G[ gateType = "T"](P_inst_16.G199_4_r_16 -> IN1);
		add R_7 R_G[ gateType = "T"](P_inst_16.G214_4_r_16 -> IN1);
		add R_8 R_G[ gateType = "T"](P_inst_16.ACVQN1_5_r_16 -> IN1);
		add R_9 R_G[ gateType = "T"](P_inst_16.P6_5_r_16 -> IN1);
		}
}