{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771233911941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771233911942 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2025  Altera Corporation. All rights reserved. " "Copyright (C) 2025  Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771233911942 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771233911942 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771233911942 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771233911942 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771233911942 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771233911942 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771233911942 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus Prime License Agreement, " "Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771233911942 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera IP License Agreement, or other applicable license " "the Altera IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771233911942 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771233911942 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771233911942 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera and sold by Altera or its authorized distributors.  Please " "Altera and sold by Altera or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771233911942 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the Altera Software License Subscription Agreements  " "refer to the Altera Software License Subscription Agreements " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771233911942 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "on the Quartus Prime software download page. " "on the Quartus Prime software download page." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771233911942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 16 14:55:11 2026 " "Processing started: Mon Feb 16 14:55:11 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771233911942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1771233911942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=CPU.sdc CPU --do_report_timing " "Command: quartus_sta --sdc=CPU.sdc CPU --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1771233911942 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1771233912043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1771233912239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1771233912239 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771233912310 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771233912310 ""}
{ "Info" "ISTA_SDC_FOUND" "CPU.sdc " "Reading SDC File: 'CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1771233912697 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1771233912708 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1771233912781 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1771233912828 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1771233912828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.034 " "Worst-case setup slack is -0.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233912830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233912830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034              -0.068 CLK  " "   -0.034              -0.068 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233912830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771233912830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.964 " "Worst-case hold slack is 0.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233912836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233912836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.964               0.000 CLK  " "    0.964               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233912836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771233912836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771233912842 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771233912846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.256 " "Worst-case minimum pulse width slack is 7.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233912848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233912848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.256               0.000 CLK  " "    7.256               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233912848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771233912848 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.034 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.034" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771233912906 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.034 (VIOLATED) " "Path #1: Setup slack is -0.034 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:pc\|register:a3\|dffg:my_dff\|q " "From Node    : PC:pc\|register:a3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mainreg:MReg\|reg_8_bit:A\|register:reg3\|dffg:my_dff\|q " "To Node      : mainreg:MReg\|reg_8_bit:A\|register:reg3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.098      3.098  R        clock network delay " "     3.098      3.098  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.330      0.232     uTco  PC:pc\|register:a3\|dffg:my_dff\|q " "     3.330      0.232     uTco  PC:pc\|register:a3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.330      0.000 FF  CELL  pc\|a3\|my_dff\|q\|q " "     3.330      0.000 FF  CELL  pc\|a3\|my_dff\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.354      1.024 FF    IC  IMEM\|ram~296\|datab " "     4.354      1.024 FF    IC  IMEM\|ram~296\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.777      0.423 FR  CELL  IMEM\|ram~296\|combout " "     4.777      0.423 FR  CELL  IMEM\|ram~296\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.981      0.204 RR    IC  IMEM\|ram~297\|datad " "     4.981      0.204 RR    IC  IMEM\|ram~297\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.120      0.139 RF  CELL  IMEM\|ram~297\|combout " "     5.120      0.139 RF  CELL  IMEM\|ram~297\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.092      0.972 FF    IC  IMEM\|ram~305\|dataa " "     6.092      0.972 FF    IC  IMEM\|ram~305\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.516      0.424 FF  CELL  IMEM\|ram~305\|combout " "     6.516      0.424 FF  CELL  IMEM\|ram~305\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.314      0.798 FF    IC  OpDec\|DMEM_S_ADD~5\|dataa " "     7.314      0.798 FF    IC  OpDec\|DMEM_S_ADD~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.738      0.424 FF  CELL  OpDec\|DMEM_S_ADD~5\|combout " "     7.738      0.424 FF  CELL  OpDec\|DMEM_S_ADD~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.007      0.269 FF    IC  OpDec\|DMEM_S_ADD~4\|datab " "     8.007      0.269 FF    IC  OpDec\|DMEM_S_ADD~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.357      0.350 FR  CELL  OpDec\|DMEM_S_ADD~4\|combout " "     8.357      0.350 FR  CELL  OpDec\|DMEM_S_ADD~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.576      0.219 RR    IC  indexer\|Add0~5\|datad " "     8.576      0.219 RR    IC  indexer\|Add0~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.731      0.155 RR  CELL  indexer\|Add0~5\|combout " "     8.731      0.155 RR  CELL  indexer\|Add0~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.530      0.799 RR    IC  DMEM\|ram~71\|dataa " "     9.530      0.799 RR    IC  DMEM\|ram~71\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.958      0.428 RF  CELL  DMEM\|ram~71\|combout " "     9.958      0.428 RF  CELL  DMEM\|ram~71\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.185      0.227 FF    IC  DMEM\|ram~72\|datad " "    10.185      0.227 FF    IC  DMEM\|ram~72\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.335      0.150 FR  CELL  DMEM\|ram~72\|combout " "    10.335      0.150 FR  CELL  DMEM\|ram~72\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.034      0.699 RR    IC  DMEM\|ram~73\|datad " "    11.034      0.699 RR    IC  DMEM\|ram~73\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.189      0.155 RR  CELL  DMEM\|ram~73\|combout " "    11.189      0.155 RR  CELL  DMEM\|ram~73\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.415      0.226 RR    IC  SALU\|Out\[1\]~1\|datad " "    11.415      0.226 RR    IC  SALU\|Out\[1\]~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.570      0.155 RR  CELL  SALU\|Out\[1\]~1\|combout " "    11.570      0.155 RR  CELL  SALU\|Out\[1\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.385      0.815 RR    IC  alu\|ls\|Mux6~10\|datac " "    12.385      0.815 RR    IC  alu\|ls\|Mux6~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.655      0.270 RF  CELL  alu\|ls\|Mux6~10\|combout " "    12.655      0.270 RF  CELL  alu\|ls\|Mux6~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.953      0.298 FF    IC  alu\|ls\|Mux6~15\|dataa " "    12.953      0.298 FF    IC  alu\|ls\|Mux6~15\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.377      0.424 FF  CELL  alu\|ls\|Mux6~15\|combout " "    13.377      0.424 FF  CELL  alu\|ls\|Mux6~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.186      0.809 FF    IC  alu\|ls\|Out\[3\]~15\|datab " "    14.186      0.809 FF    IC  alu\|ls\|Out\[3\]~15\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.611      0.425 FF  CELL  alu\|ls\|Out\[3\]~15\|combout " "    14.611      0.425 FF  CELL  alu\|ls\|Out\[3\]~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.839      0.228 FF    IC  alu\|ls\|Out\[3\]~16\|datad " "    14.839      0.228 FF    IC  alu\|ls\|Out\[3\]~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.964      0.125 FF  CELL  alu\|ls\|Out\[3\]~16\|combout " "    14.964      0.125 FF  CELL  alu\|ls\|Out\[3\]~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.234      0.270 FF    IC  alu\|mux1\|F~12\|datab " "    15.234      0.270 FF    IC  alu\|mux1\|F~12\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.659      0.425 FF  CELL  alu\|mux1\|F~12\|combout " "    15.659      0.425 FF  CELL  alu\|mux1\|F~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.893      0.234 FF    IC  alu\|mux1\|F~13\|datac " "    15.893      0.234 FF    IC  alu\|mux1\|F~13\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.174      0.281 FF  CELL  alu\|mux1\|F~13\|combout " "    16.174      0.281 FF  CELL  alu\|mux1\|F~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.401      0.227 FF    IC  WMR\|Out\[3\]~6\|datad " "    16.401      0.227 FF    IC  WMR\|Out\[3\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.526      0.125 FF  CELL  WMR\|Out\[3\]~6\|combout " "    16.526      0.125 FF  CELL  WMR\|Out\[3\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.754      0.228 FF    IC  WMR\|Out\[3\]~7\|datad " "    16.754      0.228 FF    IC  WMR\|Out\[3\]~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.904      0.150 FR  CELL  WMR\|Out\[3\]~7\|combout " "    16.904      0.150 FR  CELL  WMR\|Out\[3\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.631      0.727 RR    IC  MReg\|A\|reg3\|my_dff\|q\|asdata " "    17.631      0.727 RR    IC  MReg\|A\|reg3\|my_dff\|q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.037      0.406 RR  CELL  mainreg:MReg\|reg_8_bit:A\|register:reg3\|dffg:my_dff\|q " "    18.037      0.406 RR  CELL  mainreg:MReg\|reg_8_bit:A\|register:reg3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.000     15.000           latch edge time " "    15.000     15.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.973      2.973  R        clock network delay " "    17.973      2.973  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.005      0.032           clock pessimism removed " "    18.005      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.985     -0.020           clock uncertainty " "    17.985     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.003      0.018     uTsu  mainreg:MReg\|reg_8_bit:A\|register:reg3\|dffg:my_dff\|q " "    18.003      0.018     uTsu  mainreg:MReg\|reg_8_bit:A\|register:reg3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.037 " "Data Arrival Time  :    18.037" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.003 " "Data Required Time :    18.003" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.034 (VIOLATED) " "Slack              :    -0.034 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912906 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771233912906 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.964 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.964" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771233912910 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.964  " "Path #1: Hold slack is 0.964 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mainreg:MReg\|reg_8_bit:IX\|register:reg6\|dffg:my_dff\|q " "From Node    : mainreg:MReg\|reg_8_bit:IX\|register:reg6\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory:DMEM\|ram~30 " "To Node      : memory:DMEM\|ram~30" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.969      2.969  R        clock network delay " "     2.969      2.969  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.201      0.232     uTco  mainreg:MReg\|reg_8_bit:IX\|register:reg6\|dffg:my_dff\|q " "     3.201      0.232     uTco  mainreg:MReg\|reg_8_bit:IX\|register:reg6\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.201      0.000 RR  CELL  MReg\|IX\|reg6\|my_dff\|q\|q " "     3.201      0.000 RR  CELL  MReg\|IX\|reg6\|my_dff\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.859      0.658 RR    IC  MReg\|opb\|Out\[6\]~13\|datac " "     3.859      0.658 RR    IC  MReg\|opb\|Out\[6\]~13\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.133      0.274 RR  CELL  MReg\|opb\|Out\[6\]~13\|combout " "     4.133      0.274 RR  CELL  MReg\|opb\|Out\[6\]~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.133      0.000 RR    IC  DMEM\|ram~30\|d " "     4.133      0.000 RR    IC  DMEM\|ram~30\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.202      0.069 RR  CELL  memory:DMEM\|ram~30 " "     4.202      0.069 RR  CELL  memory:DMEM\|ram~30" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.084      3.084  R        clock network delay " "     3.084      3.084  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.052     -0.032           clock pessimism removed " "     3.052     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.052      0.000           clock uncertainty " "     3.052      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.238      0.186      uTh  memory:DMEM\|ram~30 " "     3.238      0.186      uTh  memory:DMEM\|ram~30" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.202 " "Data Arrival Time  :     4.202" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.238 " "Data Required Time :     3.238" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.964  " "Slack              :     0.964 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233912910 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771233912910 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1771233912911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.252 " "Worst-case setup slack is 1.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233912981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233912981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.252               0.000 CLK  " "    1.252               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233912981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771233912981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.894 " "Worst-case hold slack is 0.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233912988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233912988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 CLK  " "    0.894               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233912988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771233912988 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771233912992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771233912997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.276 " "Worst-case minimum pulse width slack is 7.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233913001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233913001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.276               0.000 CLK  " "    7.276               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233913001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771233913001 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.252 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.252" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913062 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771233913062 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.252  " "Path #1: Setup slack is 1.252 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:pc\|register:a3\|dffg:my_dff\|q " "From Node    : PC:pc\|register:a3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mainreg:MReg\|reg_8_bit:A\|register:reg3\|dffg:my_dff\|q " "To Node      : mainreg:MReg\|reg_8_bit:A\|register:reg3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.814      2.814  R        clock network delay " "     2.814      2.814  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.027      0.213     uTco  PC:pc\|register:a3\|dffg:my_dff\|q " "     3.027      0.213     uTco  PC:pc\|register:a3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.027      0.000 FF  CELL  pc\|a3\|my_dff\|q\|q " "     3.027      0.000 FF  CELL  pc\|a3\|my_dff\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.944      0.917 FF    IC  IMEM\|ram~296\|datab " "     3.944      0.917 FF    IC  IMEM\|ram~296\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.321      0.377 FR  CELL  IMEM\|ram~296\|combout " "     4.321      0.377 FR  CELL  IMEM\|ram~296\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.509      0.188 RR    IC  IMEM\|ram~297\|datad " "     4.509      0.188 RR    IC  IMEM\|ram~297\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.653      0.144 RR  CELL  IMEM\|ram~297\|combout " "     4.653      0.144 RR  CELL  IMEM\|ram~297\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.591      0.938 RR    IC  IMEM\|ram~305\|dataa " "     5.591      0.938 RR    IC  IMEM\|ram~305\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.949      0.358 RR  CELL  IMEM\|ram~305\|combout " "     5.949      0.358 RR  CELL  IMEM\|ram~305\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.683      0.734 RR    IC  OpDec\|DMEM_S_ADD~5\|dataa " "     6.683      0.734 RR    IC  OpDec\|DMEM_S_ADD~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.063      0.380 RR  CELL  OpDec\|DMEM_S_ADD~5\|combout " "     7.063      0.380 RR  CELL  OpDec\|DMEM_S_ADD~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.280      0.217 RR    IC  OpDec\|DMEM_S_ADD~4\|datab " "     7.280      0.217 RR    IC  OpDec\|DMEM_S_ADD~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.611      0.331 RF  CELL  OpDec\|DMEM_S_ADD~4\|combout " "     7.611      0.331 RF  CELL  OpDec\|DMEM_S_ADD~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.836      0.225 FF    IC  indexer\|Add0~5\|datad " "     7.836      0.225 FF    IC  indexer\|Add0~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.970      0.134 FR  CELL  indexer\|Add0~5\|combout " "     7.970      0.134 FR  CELL  indexer\|Add0~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.719      0.749 RR    IC  DMEM\|ram~71\|dataa " "     8.719      0.749 RR    IC  DMEM\|ram~71\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.108      0.389 RF  CELL  DMEM\|ram~71\|combout " "     9.108      0.389 RF  CELL  DMEM\|ram~71\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.315      0.207 FF    IC  DMEM\|ram~72\|datad " "     9.315      0.207 FF    IC  DMEM\|ram~72\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.449      0.134 FR  CELL  DMEM\|ram~72\|combout " "     9.449      0.134 FR  CELL  DMEM\|ram~72\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.107      0.658 RR    IC  DMEM\|ram~73\|datad " "    10.107      0.658 RR    IC  DMEM\|ram~73\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.251      0.144 RR  CELL  DMEM\|ram~73\|combout " "    10.251      0.144 RR  CELL  DMEM\|ram~73\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.459      0.208 RR    IC  SALU\|Out\[1\]~1\|datad " "    10.459      0.208 RR    IC  SALU\|Out\[1\]~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.603      0.144 RR  CELL  SALU\|Out\[1\]~1\|combout " "    10.603      0.144 RR  CELL  SALU\|Out\[1\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.363      0.760 RR    IC  alu\|ls\|Mux6~10\|datac " "    11.363      0.760 RR    IC  alu\|ls\|Mux6~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.608      0.245 RF  CELL  alu\|ls\|Mux6~10\|combout " "    11.608      0.245 RF  CELL  alu\|ls\|Mux6~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.878      0.270 FF    IC  alu\|ls\|Mux6~15\|dataa " "    11.878      0.270 FF    IC  alu\|ls\|Mux6~15\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.255      0.377 FF  CELL  alu\|ls\|Mux6~15\|combout " "    12.255      0.377 FF  CELL  alu\|ls\|Mux6~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.981      0.726 FF    IC  alu\|ls\|Out\[3\]~15\|datab " "    12.981      0.726 FF    IC  alu\|ls\|Out\[3\]~15\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.359      0.378 FF  CELL  alu\|ls\|Out\[3\]~15\|combout " "    13.359      0.378 FF  CELL  alu\|ls\|Out\[3\]~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.567      0.208 FF    IC  alu\|ls\|Out\[3\]~16\|datad " "    13.567      0.208 FF    IC  alu\|ls\|Out\[3\]~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.677      0.110 FF  CELL  alu\|ls\|Out\[3\]~16\|combout " "    13.677      0.110 FF  CELL  alu\|ls\|Out\[3\]~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.921      0.244 FF    IC  alu\|mux1\|F~12\|datab " "    13.921      0.244 FF    IC  alu\|mux1\|F~12\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.299      0.378 FF  CELL  alu\|mux1\|F~12\|combout " "    14.299      0.378 FF  CELL  alu\|mux1\|F~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.512      0.213 FF    IC  alu\|mux1\|F~13\|datac " "    14.512      0.213 FF    IC  alu\|mux1\|F~13\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.764      0.252 FF  CELL  alu\|mux1\|F~13\|combout " "    14.764      0.252 FF  CELL  alu\|mux1\|F~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.971      0.207 FF    IC  WMR\|Out\[3\]~6\|datad " "    14.971      0.207 FF    IC  WMR\|Out\[3\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.081      0.110 FF  CELL  WMR\|Out\[3\]~6\|combout " "    15.081      0.110 FF  CELL  WMR\|Out\[3\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.288      0.207 FF    IC  WMR\|Out\[3\]~7\|datad " "    15.288      0.207 FF    IC  WMR\|Out\[3\]~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.422      0.134 FR  CELL  WMR\|Out\[3\]~7\|combout " "    15.422      0.134 FR  CELL  WMR\|Out\[3\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.107      0.685 RR    IC  MReg\|A\|reg3\|my_dff\|q\|asdata " "    16.107      0.685 RR    IC  MReg\|A\|reg3\|my_dff\|q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.477      0.370 RR  CELL  mainreg:MReg\|reg_8_bit:A\|register:reg3\|dffg:my_dff\|q " "    16.477      0.370 RR  CELL  mainreg:MReg\|reg_8_bit:A\|register:reg3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.000     15.000           latch edge time " "    15.000     15.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.702      2.702  R        clock network delay " "    17.702      2.702  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.730      0.028           clock pessimism removed " "    17.730      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.710     -0.020           clock uncertainty " "    17.710     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.729      0.019     uTsu  mainreg:MReg\|reg_8_bit:A\|register:reg3\|dffg:my_dff\|q " "    17.729      0.019     uTsu  mainreg:MReg\|reg_8_bit:A\|register:reg3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.477 " "Data Arrival Time  :    16.477" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.729 " "Data Required Time :    17.729" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.252  " "Slack              :     1.252 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913063 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771233913063 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.894 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.894" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913066 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771233913066 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.894  " "Path #1: Hold slack is 0.894 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mainreg:MReg\|reg_8_bit:IX\|register:reg6\|dffg:my_dff\|q " "From Node    : mainreg:MReg\|reg_8_bit:IX\|register:reg6\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory:DMEM\|ram~30 " "To Node      : memory:DMEM\|ram~30" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.699      2.699  R        clock network delay " "     2.699      2.699  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.912      0.213     uTco  mainreg:MReg\|reg_8_bit:IX\|register:reg6\|dffg:my_dff\|q " "     2.912      0.213     uTco  mainreg:MReg\|reg_8_bit:IX\|register:reg6\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.912      0.000 FF  CELL  MReg\|IX\|reg6\|my_dff\|q\|q " "     2.912      0.000 FF  CELL  MReg\|IX\|reg6\|my_dff\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.531      0.619 FF    IC  MReg\|opb\|Out\[6\]~13\|datac " "     3.531      0.619 FF    IC  MReg\|opb\|Out\[6\]~13\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.773      0.242 FF  CELL  MReg\|opb\|Out\[6\]~13\|combout " "     3.773      0.242 FF  CELL  MReg\|opb\|Out\[6\]~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.773      0.000 FF    IC  DMEM\|ram~30\|d " "     3.773      0.000 FF    IC  DMEM\|ram~30\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.838      0.065 FF  CELL  memory:DMEM\|ram~30 " "     3.838      0.065 FF  CELL  memory:DMEM\|ram~30" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.801      2.801  R        clock network delay " "     2.801      2.801  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.773     -0.028           clock pessimism removed " "     2.773     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.773      0.000           clock uncertainty " "     2.773      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.944      0.171      uTh  memory:DMEM\|ram~30 " "     2.944      0.171      uTh  memory:DMEM\|ram~30" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.838 " "Data Arrival Time  :     3.838" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.944 " "Data Required Time :     2.944" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.894  " "Slack              :     0.894 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913067 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771233913067 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1771233913068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.446 " "Worst-case setup slack is 7.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233913114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233913114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.446               0.000 CLK  " "    7.446               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233913114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771233913114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.428 " "Worst-case hold slack is 0.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233913120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233913120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 CLK  " "    0.428               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233913120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771233913120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771233913126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1771233913132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.914 " "Worst-case minimum pulse width slack is 6.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233913136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233913136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.914               0.000 CLK  " "    6.914               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771233913136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1771233913136 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.446 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.446" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913190 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771233913190 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 7.446  " "Path #1: Setup slack is 7.446 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:pc\|register:a0\|dffg:my_dff\|q " "From Node    : PC:pc\|register:a0\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mainreg:MReg\|reg_8_bit:A\|register:reg3\|dffg:my_dff\|q " "To Node      : mainreg:MReg\|reg_8_bit:A\|register:reg3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.664      1.664  R        clock network delay " "     1.664      1.664  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.769      0.105     uTco  PC:pc\|register:a0\|dffg:my_dff\|q " "     1.769      0.105     uTco  PC:pc\|register:a0\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.769      0.000 FF  CELL  pc\|a0\|my_dff\|q\|q " "     1.769      0.000 FF  CELL  pc\|a0\|my_dff\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.458      0.689 FF    IC  IMEM\|ram~286\|dataa " "     2.458      0.689 FF    IC  IMEM\|ram~286\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.662      0.204 FF  CELL  IMEM\|ram~286\|combout " "     2.662      0.204 FF  CELL  IMEM\|ram~286\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.870      0.208 FF    IC  IMEM\|ram~287\|datad " "     2.870      0.208 FF    IC  IMEM\|ram~287\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.933      0.063 FF  CELL  IMEM\|ram~287\|combout " "     2.933      0.063 FF  CELL  IMEM\|ram~287\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.287      0.354 FF    IC  IMEM\|ram~295\|dataa " "     3.287      0.354 FF    IC  IMEM\|ram~295\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.491      0.204 FF  CELL  IMEM\|ram~295\|combout " "     3.491      0.204 FF  CELL  IMEM\|ram~295\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.912      0.421 FF    IC  OpDec\|DMEM_S_ADD~5\|datac " "     3.912      0.421 FF    IC  OpDec\|DMEM_S_ADD~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.045      0.133 FF  CELL  OpDec\|DMEM_S_ADD~5\|combout " "     4.045      0.133 FF  CELL  OpDec\|DMEM_S_ADD~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.175      0.130 FF    IC  OpDec\|DMEM_S_ADD~4\|datab " "     4.175      0.130 FF    IC  OpDec\|DMEM_S_ADD~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.344      0.169 FR  CELL  OpDec\|DMEM_S_ADD~4\|combout " "     4.344      0.169 FR  CELL  OpDec\|DMEM_S_ADD~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.441      0.097 RR    IC  indexer\|Add0~5\|datad " "     4.441      0.097 RR    IC  indexer\|Add0~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.507      0.066 RF  CELL  indexer\|Add0~5\|combout " "     4.507      0.066 RF  CELL  indexer\|Add0~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.945      0.438 FF    IC  DMEM\|ram~71\|dataa " "     4.945      0.438 FF    IC  DMEM\|ram~71\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.150      0.205 FR  CELL  DMEM\|ram~71\|combout " "     5.150      0.205 FR  CELL  DMEM\|ram~71\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.240      0.090 RR    IC  DMEM\|ram~72\|datad " "     5.240      0.090 RR    IC  DMEM\|ram~72\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.306      0.066 RF  CELL  DMEM\|ram~72\|combout " "     5.306      0.066 RF  CELL  DMEM\|ram~72\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.678      0.372 FF    IC  DMEM\|ram~73\|datad " "     5.678      0.372 FF    IC  DMEM\|ram~73\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.741      0.063 FF  CELL  DMEM\|ram~73\|combout " "     5.741      0.063 FF  CELL  DMEM\|ram~73\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.860      0.119 FF    IC  SALU\|Out\[1\]~1\|datad " "     5.860      0.119 FF    IC  SALU\|Out\[1\]~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.923      0.063 FF  CELL  SALU\|Out\[1\]~1\|combout " "     5.923      0.063 FF  CELL  SALU\|Out\[1\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.371      0.448 FF    IC  alu\|ls\|Mux6~10\|datac " "     6.371      0.448 FF    IC  alu\|ls\|Mux6~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.504      0.133 FF  CELL  alu\|ls\|Mux6~10\|combout " "     6.504      0.133 FF  CELL  alu\|ls\|Mux6~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.651      0.147 FF    IC  alu\|ls\|Mux6~15\|dataa " "     6.651      0.147 FF    IC  alu\|ls\|Mux6~15\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.855      0.204 FF  CELL  alu\|ls\|Mux6~15\|combout " "     6.855      0.204 FF  CELL  alu\|ls\|Mux6~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.291      0.436 FF    IC  alu\|ls\|Out\[3\]~15\|datab " "     7.291      0.436 FF    IC  alu\|ls\|Out\[3\]~15\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.498      0.207 FF  CELL  alu\|ls\|Out\[3\]~15\|combout " "     7.498      0.207 FF  CELL  alu\|ls\|Out\[3\]~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.606      0.108 FF    IC  alu\|ls\|Out\[3\]~16\|datad " "     7.606      0.108 FF    IC  alu\|ls\|Out\[3\]~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.669      0.063 FF  CELL  alu\|ls\|Out\[3\]~16\|combout " "     7.669      0.063 FF  CELL  alu\|ls\|Out\[3\]~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.801      0.132 FF    IC  alu\|mux1\|F~12\|datab " "     7.801      0.132 FF    IC  alu\|mux1\|F~12\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.008      0.207 FF  CELL  alu\|mux1\|F~12\|combout " "     8.008      0.207 FF  CELL  alu\|mux1\|F~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.119      0.111 FF    IC  alu\|mux1\|F~13\|datac " "     8.119      0.111 FF    IC  alu\|mux1\|F~13\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.252      0.133 FF  CELL  alu\|mux1\|F~13\|combout " "     8.252      0.133 FF  CELL  alu\|mux1\|F~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.359      0.107 FF    IC  WMR\|Out\[3\]~6\|datad " "     8.359      0.107 FF    IC  WMR\|Out\[3\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.422      0.063 FF  CELL  WMR\|Out\[3\]~6\|combout " "     8.422      0.063 FF  CELL  WMR\|Out\[3\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.531      0.109 FF    IC  WMR\|Out\[3\]~7\|datad " "     8.531      0.109 FF    IC  WMR\|Out\[3\]~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.594      0.063 FF  CELL  WMR\|Out\[3\]~7\|combout " "     8.594      0.063 FF  CELL  WMR\|Out\[3\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.982      0.388 FF    IC  MReg\|A\|reg3\|my_dff\|q\|asdata " "     8.982      0.388 FF    IC  MReg\|A\|reg3\|my_dff\|q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.157      0.175 FF  CELL  mainreg:MReg\|reg_8_bit:A\|register:reg3\|dffg:my_dff\|q " "     9.157      0.175 FF  CELL  mainreg:MReg\|reg_8_bit:A\|register:reg3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.000     15.000           latch edge time " "    15.000     15.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.596      1.596  R        clock network delay " "    16.596      1.596  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.616      0.020           clock pessimism removed " "    16.616      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.596     -0.020           clock uncertainty " "    16.596     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.603      0.007     uTsu  mainreg:MReg\|reg_8_bit:A\|register:reg3\|dffg:my_dff\|q " "    16.603      0.007     uTsu  mainreg:MReg\|reg_8_bit:A\|register:reg3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.157 " "Data Arrival Time  :     9.157" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.603 " "Data Required Time :    16.603" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.446  " "Slack              :     7.446 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913191 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771233913191 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.428 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.428" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771233913194 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.428  " "Path #1: Hold slack is 0.428 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mainreg:MReg\|reg_8_bit:IX\|register:reg6\|dffg:my_dff\|q " "From Node    : mainreg:MReg\|reg_8_bit:IX\|register:reg6\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory:DMEM\|ram~30 " "To Node      : memory:DMEM\|ram~30" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.592      1.592  R        clock network delay " "     1.592      1.592  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.697      0.105     uTco  mainreg:MReg\|reg_8_bit:IX\|register:reg6\|dffg:my_dff\|q " "     1.697      0.105     uTco  mainreg:MReg\|reg_8_bit:IX\|register:reg6\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.697      0.000 RR  CELL  MReg\|IX\|reg6\|my_dff\|q\|q " "     1.697      0.000 RR  CELL  MReg\|IX\|reg6\|my_dff\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.992      0.295 RR    IC  MReg\|opb\|Out\[6\]~13\|datac " "     1.992      0.295 RR    IC  MReg\|opb\|Out\[6\]~13\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.117      0.125 RR  CELL  MReg\|opb\|Out\[6\]~13\|combout " "     2.117      0.125 RR  CELL  MReg\|opb\|Out\[6\]~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.117      0.000 RR    IC  DMEM\|ram~30\|d " "     2.117      0.000 RR    IC  DMEM\|ram~30\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.148      0.031 RR  CELL  memory:DMEM\|ram~30 " "     2.148      0.031 RR  CELL  memory:DMEM\|ram~30" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.656      1.656  R        clock network delay " "     1.656      1.656  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.636     -0.020           clock pessimism removed " "     1.636     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.636      0.000           clock uncertainty " "     1.636      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.720      0.084      uTh  memory:DMEM\|ram~30 " "     1.720      0.084      uTh  memory:DMEM\|ram~30" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.148 " "Data Arrival Time  :     2.148" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.720 " "Data Required Time :     1.720" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.428  " "Slack              :     0.428 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1771233913194 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1771233913194 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1771233913608 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1771233913612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771233913727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 16 14:55:13 2026 " "Processing ended: Mon Feb 16 14:55:13 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771233913727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771233913727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771233913727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1771233913727 ""}
