   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f3_hal_lowlevel.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_NVIC_SetPriority
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_NVIC_SetPriority:
  25              	.LVL0:
  26              	.LFB126:
  27              		.file 1 "../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c"
   1:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** /* This file combines several STM32F4 HAL Functions into one file. This was done
   2:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****    for space reasons, to avoid having several MB of HAL functions that most people
   3:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****    will not use. In addition this HAL is slightly less demanding (no interrupts),
   4:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****    but less robust as doesn't implement the timeouts.
   5:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****    
   6:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****    The original HAL files are COPYRIGHT STMicroelectronics, as shown below:
   7:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** */
   8:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
   9:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** /*
  10:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * COPYRIGHT(c) 2017 STMicroelectronics
  11:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *
  12:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * Redistribution and use in source and binary forms, with or without modification,
  13:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * are permitted provided that the following conditions are met:
  14:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  15:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *      this list of conditions and the following disclaimer.
  16:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  17:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *      this list of conditions and the following disclaimer in the documentation
  18:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *      and/or other materials provided with the distribution.
  19:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  20:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *      may be used to endorse or promote products derived from this software
  21:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *      without specific prior written permission.
  22:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *
  23:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  24:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  25:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  26:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  27:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  28:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  29:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  30:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  31:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  32:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  33:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *
  34:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   ******************************************************************************
  35:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** */ 
  36:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
  37:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
  38:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #include "stm32f3_hal.h"
  39:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #include "stm32f3_hal_lowlevel.h"
  40:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #include "stm32f3xx_hal_rcc.h"
  41:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #include "stm32f3xx_hal_gpio.h"
  42:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #include "stm32f3xx_hal_dma.h"
  43:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #include "stm32f3xx_hal_uart.h"
  44:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #include "stm32f3xx_hal_flash.h"
  45:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #include "stm32f3xx_hal_cortex.h"
  46:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
  47:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #define assert_param(expr) ((void)0U)
  48:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** uint32_t hal_sys_tick = 0;
  49:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** uint32_t uwTick = 0;
  50:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** uint32_t SystemCoreClock = 8000000U;
  51:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
  52:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
  53:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** {
  28              		.loc 1 53 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  54:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t prioritygroup = 0x00U;
  32              		.loc 1 54 3 view .LVU1
  55:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   
  56:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check the parameters */
  57:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  33              		.loc 1 57 3 view .LVU2
  58:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  34              		.loc 1 58 3 view .LVU3
  59:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   
  60:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   prioritygroup = NVIC_GetPriorityGrouping();
  35              		.loc 1 60 3 view .LVU4
  36              	.LBB168:
  37              	.LBI168:
  38              		.file 2 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h"
   1:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**************************************************************************//**
   2:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  * @file     core_cm4.h
   3:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  * @version  V4.30
   5:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  * @date     20. October 2015
   6:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  ******************************************************************************/
   7:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
   9:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****    All rights reserved.
  10:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****      to endorse or promote products derived from this software without
  19:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****      specific prior written permission.
  20:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****    *
  21:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
  34:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
  35:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #if   defined ( __ICCARM__ )
  36:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
  40:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
  41:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
  44:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #include <stdint.h>
  45:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
  46:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #ifdef __cplusplus
  47:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  extern "C" {
  48:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
  49:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
  50:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
  51:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
  54:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
  57:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****      Unions are used for effective representation of core registers.
  59:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
  60:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
  63:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
  64:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
  65:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /*******************************************************************************
  66:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  *                 CMSIS definitions
  67:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  ******************************************************************************/
  68:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
  69:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup Cortex_M4
  70:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
  71:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
  72:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
  73:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /*  CMSIS CM4 definitions */
  74:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
  79:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
  81:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
  82:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #if   defined ( __CC_ARM )
  83:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
  87:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
  92:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined ( __GNUC__ )
  93:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
  97:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined ( __ICCARM__ )
  98:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 102:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined ( __TMS470__ )
 103:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 106:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined ( __TASKING__ )
 107:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 111:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined ( __CSMC__ )
 112:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __packed
 113:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 117:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #else
 118:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #error Unknown compiler
 119:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
 120:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 121:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** */
 124:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #if defined ( __CC_ARM )
 125:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 128:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #else
 129:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 131:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #endif
 132:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #else
 133:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 134:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 135:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 136:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 140:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #else
 141:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 143:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #endif
 144:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #else
 145:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 146:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 147:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 148:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined ( __GNUC__ )
 149:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 152:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #else
 153:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 155:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #endif
 156:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #else
 157:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 158:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 159:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 160:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined ( __ICCARM__ )
 161:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #if defined __ARMVFP__
 162:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 164:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #else
 165:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 167:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #endif
 168:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #else
 169:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 170:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 171:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 172:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined ( __TMS470__ )
 173:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 176:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #else
 177:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 179:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #endif
 180:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #else
 181:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 182:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 183:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 184:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined ( __TASKING__ )
 185:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #if defined __FPU_VFP__
 186:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 188:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #else
 189:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 191:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #endif
 192:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #else
 193:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 194:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 195:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 196:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #elif defined ( __CSMC__ )
 197:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 200:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #else
 201:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 203:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #endif
 204:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #else
 205:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 206:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 207:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 208:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
 209:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 210:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 214:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #ifdef __cplusplus
 215:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** }
 216:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
 217:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 218:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 220:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 222:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 225:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #ifdef __cplusplus
 226:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  extern "C" {
 227:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
 228:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 229:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* check device defines and use defaults */
 230:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #ifndef __CM4_REV
 232:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __CM4_REV               0x0000U
 233:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 235:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 236:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #ifndef __FPU_PRESENT
 237:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __FPU_PRESENT             0U
 238:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 240:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 241:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #ifndef __MPU_PRESENT
 242:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __MPU_PRESENT             0U
 243:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 245:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 246:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 250:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 251:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #endif
 255:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
 256:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 257:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 259:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 261:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     \li to specify the access to peripheral variables.
 263:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** */
 265:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #ifdef __cplusplus
 266:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #else
 268:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
 270:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 273:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* following defines should be used for structure members */
 274:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 278:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /*@} end of group Cortex_M4 */
 279:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 280:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 281:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 282:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /*******************************************************************************
 283:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  *                 Register Abstraction
 284:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   Core Register contain:
 285:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   - Core Register
 286:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   - Core NVIC Register
 287:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   - Core SCB Register
 288:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   - Core SysTick Register
 289:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   - Core Debug Register
 290:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   - Core MPU Register
 291:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   - Core FPU Register
 292:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  ******************************************************************************/
 293:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 294:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** */
 297:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 298:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 299:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup    CMSIS_core_register
 300:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief      Core Register type definitions.
 302:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
 303:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 304:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 305:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 306:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 308:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** typedef union
 309:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
 310:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   struct
 311:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   {
 312:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** } APSR_Type;
 323:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 324:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* APSR Register Definitions */
 325:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 328:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 331:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 334:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 337:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 340:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 343:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 344:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 345:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 347:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** typedef union
 348:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
 349:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   struct
 350:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   {
 351:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** } IPSR_Type;
 356:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 357:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* IPSR Register Definitions */
 358:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 361:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 362:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 363:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 365:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** typedef union
 366:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
 367:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   struct
 368:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   {
 369:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** } xPSR_Type;
 383:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 384:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* xPSR Register Definitions */
 385:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 388:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 391:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 394:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 397:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 400:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 403:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 406:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 409:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 412:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 413:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 414:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 416:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** typedef union
 417:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
 418:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   struct
 419:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   {
 420:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** } CONTROL_Type;
 427:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 428:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* CONTROL Register Definitions */
 429:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 432:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 435:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 438:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 440:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 441:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 442:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup    CMSIS_core_register
 443:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
 446:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 447:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 448:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 449:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 451:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** typedef struct
 452:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
 453:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[24U];
 455:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RSERVED1[24U];
 457:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED2[24U];
 459:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED3[24U];
 461:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED4[56U];
 463:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED5[644U];
 465:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** }  NVIC_Type;
 467:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 468:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 472:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 474:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 475:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 476:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
 477:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
 480:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 481:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 482:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 483:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 485:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** typedef struct
 486:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
 487:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[5U];
 507:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** } SCB_Type;
 509:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 510:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* SCB CPUID Register Definitions */
 511:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 514:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 517:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 520:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 523:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 530:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 533:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 536:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 539:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 542:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 545:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 548:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 551:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 554:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 557:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 561:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 565:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 568:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 571:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 574:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 577:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 580:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 583:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* SCB System Control Register Definitions */
 584:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 587:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 590:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 593:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 597:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 600:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 603:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 606:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 609:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 612:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 616:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 619:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 622:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 625:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 628:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 631:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 634:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 637:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 640:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 643:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 646:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 649:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 652:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 655:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 659:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 662:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 665:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 669:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 672:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 675:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 679:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 682:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 685:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 688:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 691:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 693:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 694:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 695:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
 696:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
 699:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 700:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 701:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 702:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 704:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** typedef struct
 705:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
 706:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[1U];
 707:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** } SCnSCB_Type;
 710:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 711:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 715:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 719:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 722:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 725:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 728:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 731:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 733:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 734:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 735:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
 736:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
 739:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 740:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 741:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 742:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 744:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** typedef struct
 745:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
 746:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** } SysTick_Type;
 751:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 752:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 756:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 759:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 762:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 765:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* SysTick Reload Register Definitions */
 766:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 769:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* SysTick Current Register Definitions */
 770:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 773:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 777:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 780:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 783:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 785:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 786:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 787:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
 788:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
 791:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 792:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 793:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 794:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 796:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** typedef struct
 797:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
 798:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __OM  union
 799:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   {
 800:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[864U];
 805:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED1[15U];
 807:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED2[15U];
 809:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED3[29U];
 811:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED4[43U];
 815:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED5[6U];
 818:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** } ITM_Type;
 831:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 832:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 836:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 840:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 843:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 846:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 849:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 852:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 855:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 858:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 861:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 864:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 868:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 872:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 876:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 880:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 883:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 886:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 888:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 889:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 890:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
 894:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 895:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 896:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
 897:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
 899:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** typedef struct
 900:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
 901:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** } DWT_Type;
 925:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 926:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* DWT Control Register Definitions */
 927:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 930:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 933:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 936:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 939:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 942:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 945:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 948:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 951:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 954:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 957:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 960:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 963:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 966:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 969:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 972:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 975:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 978:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 981:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 985:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 989:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 993:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
 997:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1001:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1005:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1009:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1012:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1015:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1018:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1021:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1024:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1027:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1030:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1033:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1035:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1036:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1037:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
1041:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1042:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1043:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1044:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1046:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** typedef struct
1047:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
1048:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** } TPI_Type;
1073:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1074:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1078:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1082:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1086:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1089:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1092:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1095:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1099:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1102:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1106:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1110:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1113:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1116:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1119:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1122:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1125:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1128:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1132:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1136:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1139:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1142:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1145:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1148:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1151:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1154:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1158:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1162:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI DEVID Register Definitions */
1163:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1166:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1169:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1172:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1175:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1178:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1181:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1185:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1188:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1190:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1191:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1193:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
1194:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
1197:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1198:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1199:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1200:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1202:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** typedef struct
1203:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
1204:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** } MPU_Type;
1216:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1217:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* MPU Type Register Definitions */
1218:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1221:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1224:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1227:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* MPU Control Register Definitions */
1228:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1231:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1234:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1237:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* MPU Region Number Register Definitions */
1238:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1241:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1245:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1248:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1251:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1255:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1258:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1261:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1264:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1267:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1270:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1273:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1276:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1279:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1282:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
1284:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1285:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1286:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1288:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
1289:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
1292:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1293:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1294:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1295:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1297:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** typedef struct
1298:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
1299:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[1U];
1300:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** } FPU_Type;
1306:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1307:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1311:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1314:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1317:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1320:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1323:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1326:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1329:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1332:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1335:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1339:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1343:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1346:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1349:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1352:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1356:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1359:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1362:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1365:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1368:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1371:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1374:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1377:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1381:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1384:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1387:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1390:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
1392:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1393:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1394:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1395:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
1396:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
1399:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1400:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1401:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1402:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1404:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** typedef struct
1405:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
1406:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** } CoreDebug_Type;
1411:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1412:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1416:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1419:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1422:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1425:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1428:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1431:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1434:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1437:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1440:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1443:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1446:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1449:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1453:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1456:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1460:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1463:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1466:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1469:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1472:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1475:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1478:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1481:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1484:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1487:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1490:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1493:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1496:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1498:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1499:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1500:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup    CMSIS_core_register
1501:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
1504:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1505:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1506:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1507:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \param[in] value  Value of the bit field.
1510:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \return           Masked and shifted value.
1511:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** */
1512:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1514:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1515:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \param[in] value  Value of register.
1518:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \return           Masked and shifted bit field value.
1519:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** */
1520:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1522:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1524:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1525:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup    CMSIS_core_register
1527:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
1530:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1532:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1542:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1551:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
1555:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1556:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** #endif
1560:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1561:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /*@} */
1562:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1563:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1564:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1565:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /*******************************************************************************
1566:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  *                Hardware Abstraction Layer
1567:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   Core Function Interface contains:
1568:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   - Core NVIC Functions
1569:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   - Core SysTick Functions
1570:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   - Core Debug Functions
1571:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   - Core Register Access Functions
1572:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  ******************************************************************************/
1573:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1574:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** */
1576:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1577:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1578:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1579:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1581:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   @{
1585:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1586:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1587:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1588:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Set Priority Grouping
1589:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****            Only values from 0..7 are used.
1592:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****            In case of a conflict between priority grouping and available
1593:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1596:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
1598:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   uint32_t reg_value;
1599:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1601:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** }
1608:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1609:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1610:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1611:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Get Priority Grouping
1612:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1615:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
  39              		.loc 2 1615 26 view .LVU5
  40              	.LBB169:
1616:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
1617:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
  41              		.loc 2 1617 3 view .LVU6
  42              		.loc 2 1617 26 is_stmt 0 view .LVU7
  43 0000 174B     		ldr	r3, .L6
  44              	.LBE169:
  45              	.LBE168:
  53:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t prioritygroup = 0x00U;
  46              		.loc 1 53 1 view .LVU8
  47 0002 70B5     		push	{r4, r5, r6, lr}
  48              	.LCFI0:
  49              		.cfi_def_cfa_offset 16
  50              		.cfi_offset 4, -16
  51              		.cfi_offset 5, -12
  52              		.cfi_offset 6, -8
  53              		.cfi_offset 14, -4
  54              	.LBB171:
  55              	.LBB170:
  56              		.loc 2 1617 26 view .LVU9
  57 0004 DC68     		ldr	r4, [r3, #12]
  58              		.loc 2 1617 11 view .LVU10
  59 0006 C4F30224 		ubfx	r4, r4, #8, #3
  60              	.LVL1:
  61              		.loc 2 1617 11 view .LVU11
  62              	.LBE170:
  63              	.LBE171:
  61:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   
  62:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
  64              		.loc 1 62 3 is_stmt 1 view .LVU12
  65              	.LBB172:
  66              	.LBI172:
1618:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** }
1619:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1620:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1621:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1622:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Enable External Interrupt
1623:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1626:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
1628:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1629:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** }
1630:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1631:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1632:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1633:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Disable External Interrupt
1634:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1635:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1636:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1637:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1638:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
1639:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1640:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** }
1641:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1642:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1643:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1644:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Get Pending Interrupt
1645:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1646:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1647:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \return             0  Interrupt status is not pending.
1648:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \return             1  Interrupt status is pending.
1649:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1650:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1651:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
1652:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1653:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** }
1654:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1655:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1656:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1657:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Set Pending Interrupt
1658:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \details Sets the pending bit of an external interrupt.
1659:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1660:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1661:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1662:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
1663:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1664:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** }
1665:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1666:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1667:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1668:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Clear Pending Interrupt
1669:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \details Clears the pending bit of an external interrupt.
1670:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1671:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1672:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1673:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
1674:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1675:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** }
1676:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1677:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1678:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1679:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Get Active Interrupt
1680:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \details Reads the active register in NVIC and returns the active bit.
1681:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1682:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \return             0  Interrupt status is not active.
1683:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \return             1  Interrupt status is active.
1684:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1685:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1686:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
1687:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1688:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** }
1689:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1690:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1691:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1692:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Set Interrupt Priority
1693:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \details Sets the priority of an interrupt.
1694:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \note    The priority cannot be set for every core interrupt.
1695:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1696:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]  priority  Priority to set.
1697:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1698:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1699:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
1700:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   if ((int32_t)(IRQn) < 0)
1701:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   {
1702:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1703:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   }
1704:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   else
1705:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   {
1706:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1707:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   }
1708:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** }
1709:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1710:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1711:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1712:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Get Interrupt Priority
1713:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \details Reads the priority of an interrupt.
1714:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****            The interrupt number can be positive to specify an external (device specific) interrupt,
1715:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****            or negative to specify an internal (core) interrupt.
1716:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1717:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \return             Interrupt Priority.
1718:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1719:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1720:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1721:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
1722:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1723:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   if ((int32_t)(IRQn) < 0)
1724:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   {
1725:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1726:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   }
1727:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   else
1728:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   {
1729:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1730:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   }
1731:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** }
1732:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1733:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1734:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** /**
1735:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \brief   Encode Priority
1736:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1737:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****            preemptive priority value, and subpriority value.
1738:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****            In case of a conflict between priority grouping and available
1739:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1740:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1741:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1742:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1743:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1744:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****  */
1745:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
  67              		.loc 2 1745 26 view .LVU13
  68              	.LBB173:
1746:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
1747:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
  69              		.loc 2 1747 3 view .LVU14
1748:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   uint32_t PreemptPriorityBits;
  70              		.loc 2 1748 3 view .LVU15
1749:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   uint32_t SubPriorityBits;
  71              		.loc 2 1749 3 view .LVU16
1750:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1751:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
  72              		.loc 2 1751 3 view .LVU17
  73              		.loc 2 1751 31 is_stmt 0 view .LVU18
  74 000a C4F10705 		rsb	r5, r4, #7
  75              		.loc 2 1751 23 view .LVU19
  76 000e 042D     		cmp	r5, #4
1752:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
  77              		.loc 2 1752 44 view .LVU20
  78 0010 04F10403 		add	r3, r4, #4
1751:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
  79              		.loc 2 1751 23 view .LVU21
  80 0014 28BF     		it	cs
  81 0016 0425     		movcs	r5, #4
  82              	.LVL2:
  83              		.loc 2 1752 3 is_stmt 1 view .LVU22
1753:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
1754:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   return (
1755:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
  84              		.loc 2 1755 30 is_stmt 0 view .LVU23
  85 0018 4FF0FF36 		mov	r6, #-1
1752:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
  86              		.loc 2 1752 109 view .LVU24
  87 001c 062B     		cmp	r3, #6
  88              		.loc 2 1755 30 view .LVU25
  89 001e 06FA05F5 		lsl	r5, r6, r5
  90              	.LVL3:
1752:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
  91              		.loc 2 1752 109 view .LVU26
  92 0022 8CBF     		ite	hi
  93 0024 033C     		subhi	r4, r4, #3
  94              	.LVL4:
1752:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** 
  95              		.loc 2 1752 109 view .LVU27
  96 0026 0024     		movls	r4, #0
  97              	.LVL5:
1754:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
  98              		.loc 2 1754 3 is_stmt 1 view .LVU28
1754:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
  99              		.loc 2 1754 3 is_stmt 0 view .LVU29
 100              	.LBE173:
 101              	.LBE172:
 102              	.LBB176:
 103              	.LBI176:
1698:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h **** {
 104              		.loc 2 1698 22 is_stmt 1 view .LVU30
 105              	.LBB177:
1700:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   {
 106              		.loc 2 1700 3 view .LVU31
 107              	.LBE177:
 108              	.LBE176:
 109              	.LBB180:
 110              	.LBB174:
 111              		.loc 2 1755 30 is_stmt 0 view .LVU32
 112 0028 21EA0501 		bic	r1, r1, r5
 113              	.LVL6:
 114              		.loc 2 1755 82 view .LVU33
 115 002c A140     		lsls	r1, r1, r4
1756:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 116              		.loc 2 1756 30 view .LVU34
 117 002e 06FA04F4 		lsl	r4, r6, r4
 118              	.LVL7:
 119              		.loc 2 1756 30 view .LVU35
 120 0032 22EA0403 		bic	r3, r2, r4
 121              	.LVL8:
 122              		.loc 2 1756 30 view .LVU36
 123              	.LBE174:
 124              	.LBE180:
 125              	.LBB181:
 126              	.LBB178:
1700:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   {
 127              		.loc 2 1700 6 view .LVU37
 128 0036 0028     		cmp	r0, #0
1702:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   }
 129              		.loc 2 1702 5 is_stmt 1 view .LVU38
 130              	.LBE178:
 131              	.LBE181:
 132              	.LBB182:
 133              	.LBB175:
1755:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 134              		.loc 2 1755 102 is_stmt 0 view .LVU39
 135 0038 43EA0103 		orr	r3, r3, r1
 136              	.LBE175:
 137              	.LBE182:
 138              	.LBB183:
 139              	.LBB179:
1706:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   }
 140              		.loc 2 1706 55 view .LVU40
 141 003c A8BF     		it	ge
 142 003e 00F16040 		addge	r0, r0, #-536870912
 143              	.LVL9:
1706:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   }
 144              		.loc 2 1706 55 view .LVU41
 145 0042 4FEA0313 		lsl	r3, r3, #4
1702:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   }
 146              		.loc 2 1702 41 view .LVU42
 147 0046 BCBF     		itt	lt
 148 0048 00F00F00 		andlt	r0, r0, #15
1702:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   }
 149              		.loc 2 1702 55 view .LVU43
 150 004c 054A     		ldrlt	r2, .L6+4
 151              	.LVL10:
1702:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   }
 152              		.loc 2 1702 55 view .LVU44
 153 004e DBB2     		uxtb	r3, r3
1706:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   }
 154              		.loc 2 1706 55 view .LVU45
 155 0050 AABF     		itet	ge
 156 0052 00F56140 		addge	r0, r0, #57600
1702:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   }
 157              		.loc 2 1702 55 view .LVU46
 158 0056 1354     		strblt	r3, [r2, r0]
1706:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   }
 159              		.loc 2 1706 5 is_stmt 1 view .LVU47
1706:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   }
 160              		.loc 2 1706 55 is_stmt 0 view .LVU48
 161 0058 80F80033 		strbge	r3, [r0, #768]
 162              	.LVL11:
1706:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/core_cm4.h ****   }
 163              		.loc 2 1706 55 view .LVU49
 164              	.LBE179:
 165              	.LBE183:
  63:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 166              		.loc 1 63 1 view .LVU50
 167 005c 70BD     		pop	{r4, r5, r6, pc}
 168              	.L7:
 169 005e 00BF     		.align	2
 170              	.L6:
 171 0060 00ED00E0 		.word	-536810240
 172 0064 14ED00E0 		.word	-536810220
 173              		.cfi_endproc
 174              	.LFE126:
 176              		.section	.text.HAL_InitTick,"ax",%progbits
 177              		.align	1
 178              		.global	HAL_InitTick
 179              		.syntax unified
 180              		.thumb
 181              		.thumb_func
 182              		.fpu softvfp
 184              	HAL_InitTick:
 185              	.LVL12:
 186              	.LFB127:
  64:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
  65:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #ifndef ENABLE_TICK_TIMING
  66:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  67:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 187              		.loc 1 67 1 is_stmt 1 view -0
 188              		.cfi_startproc
 189              		@ args = 0, pretend = 0, frame = 0
 190              		@ frame_needed = 0, uses_anonymous_args = 0
 191              		@ link register save eliminated.
  68:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 	hal_sys_tick = 0;
 192              		.loc 1 68 2 view .LVU52
 193              		.loc 1 68 15 is_stmt 0 view .LVU53
 194 0000 014B     		ldr	r3, .L9
 195 0002 0020     		movs	r0, #0
 196              	.LVL13:
 197              		.loc 1 68 15 view .LVU54
 198 0004 1860     		str	r0, [r3]
  69:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 	return HAL_OK;
 199              		.loc 1 69 2 is_stmt 1 view .LVU55
  70:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 200              		.loc 1 70 1 is_stmt 0 view .LVU56
 201 0006 7047     		bx	lr
 202              	.L10:
 203              		.align	2
 204              	.L9:
 205 0008 00000000 		.word	.LANCHOR0
 206              		.cfi_endproc
 207              	.LFE127:
 209              		.section	.text.HAL_GetTick,"ax",%progbits
 210              		.align	1
 211              		.global	HAL_GetTick
 212              		.syntax unified
 213              		.thumb
 214              		.thumb_func
 215              		.fpu softvfp
 217              	HAL_GetTick:
 218              	.LFB128:
  71:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** uint32_t HAL_GetTick(void)
  72:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 219              		.loc 1 72 1 is_stmt 1 view -0
 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 0
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223              		@ link register save eliminated.
  73:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 	return hal_sys_tick++;
 224              		.loc 1 73 2 view .LVU58
 225              		.loc 1 73 21 is_stmt 0 view .LVU59
 226 0000 024B     		ldr	r3, .L12
 227 0002 1868     		ldr	r0, [r3]
 228 0004 421C     		adds	r2, r0, #1
 229 0006 1A60     		str	r2, [r3]
  74:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 230              		.loc 1 74 1 view .LVU60
 231 0008 7047     		bx	lr
 232              	.L13:
 233 000a 00BF     		.align	2
 234              	.L12:
 235 000c 00000000 		.word	.LANCHOR0
 236              		.cfi_endproc
 237              	.LFE128:
 239              		.section	.text.HAL_IncTick,"ax",%progbits
 240              		.align	1
 241              		.global	HAL_IncTick
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
 245              		.fpu softvfp
 247              	HAL_IncTick:
 248              	.LFB129:
  75:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** void HAL_IncTick(void)
  76:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 249              		.loc 1 76 1 is_stmt 1 view -0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 0
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 253              		@ link register save eliminated.
  77:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 254              		.loc 1 77 1 view .LVU62
 255 0000 7047     		bx	lr
 256              		.cfi_endproc
 257              	.LFE129:
 259              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 260              		.align	1
 261              		.global	HAL_RCC_GetSysClockFreq
 262              		.syntax unified
 263              		.thumb
 264              		.thumb_func
 265              		.fpu softvfp
 267              	HAL_RCC_GetSysClockFreq:
 268              	.LFB130:
  78:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #else
  79:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** __weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  80:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** {
  81:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*Configure the SysTick to have interrupt in 1ms time basis*/
  82:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   HAL_SYSTICK_Config(SystemCoreClock / 1000U);
  83:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
  84:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*Configure the SysTick IRQ priority */
  85:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
  86:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
  87:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****    /* Return function status */
  88:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   return HAL_OK;
  89:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
  90:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** __weak uint32_t HAL_GetTick(void)
  91:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** {
  92:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   return uwTick;
  93:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
  94:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
  95:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** __weak void HAL_IncTick(void)
  96:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** {
  97:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uwTick++;
  98:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
  99:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #endif
 100:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 101:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #define RCC_CFGR_HPRE_BITNUMBER           POSITION_VAL(RCC_CFGR_HPRE)
 102:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 103:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #define UART_CR1_FIELDS  ((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | \
 104:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****                                      USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8)) /*!< UART or U
 105:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 106:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
 107:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 269              		.loc 1 107 1 view -0
 270              		.cfi_startproc
 271              		@ args = 0, pretend = 0, frame = 0
 272              		@ frame_needed = 0, uses_anonymous_args = 0
 273              		@ link register save eliminated.
 108:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 	return F_CPU;
 274              		.loc 1 108 2 view .LVU64
 109:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 275              		.loc 1 109 1 is_stmt 0 view .LVU65
 276 0000 4FF4E100 		mov	r0, #7372800
 277 0004 7047     		bx	lr
 278              		.cfi_endproc
 279              	.LFE130:
 281              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 282              		.align	1
 283              		.global	HAL_RCC_GetPCLK1Freq
 284              		.syntax unified
 285              		.thumb
 286              		.thumb_func
 287              		.fpu softvfp
 289              	HAL_RCC_GetPCLK1Freq:
 290              	.LFB145:
 291              		.cfi_startproc
 292              		@ args = 0, pretend = 0, frame = 0
 293              		@ frame_needed = 0, uses_anonymous_args = 0
 294              		@ link register save eliminated.
 295 0000 4FF4E100 		mov	r0, #7372800
 296 0004 7047     		bx	lr
 297              		.cfi_endproc
 298              	.LFE145:
 300              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 301              		.align	1
 302              		.global	HAL_RCC_OscConfig
 303              		.syntax unified
 304              		.thumb
 305              		.thumb_func
 306              		.fpu softvfp
 308              	HAL_RCC_OscConfig:
 309              	.LVL14:
 310              	.LFB132:
 110:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 111:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
 112:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 113:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 	return F_CPU;
 114:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 115:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 116:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** /**
 117:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 118:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         RCC_OscInitTypeDef.
 119:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 120:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         contains the configuration information for the RCC Oscillators.
 121:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @note   The PLL is not disabled when used as system clock.
 122:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 123:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         supported by this macro. User should request a transition to LSE Off
 124:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         first and then LSE On or LSE Bypass.
 125:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 126:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         supported by this macro. User should request a transition to HSE Off
 127:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         first and then HSE On or HSE Bypass.
 128:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @retval HAL status
 129:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   */
 130:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 131:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 311              		.loc 1 131 1 is_stmt 1 view -0
 312              		.cfi_startproc
 313              		@ args = 0, pretend = 0, frame = 8
 314              		@ frame_needed = 0, uses_anonymous_args = 0
 132:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****    uint32_t tickstart = 0U;
 315              		.loc 1 132 4 view .LVU67
 133:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   
 134:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check the parameters */
 135:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(RCC_OscInitStruct != NULL);
 316              		.loc 1 135 3 view .LVU68
 136:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 317              		.loc 1 136 3 view .LVU69
 137:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 138:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*------------------------------- HSE Configuration ------------------------*/ 
 139:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 318              		.loc 1 139 3 view .LVU70
 319              		.loc 1 139 43 is_stmt 0 view .LVU71
 320 0000 0368     		ldr	r3, [r0]
 131:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****    uint32_t tickstart = 0U;
 321              		.loc 1 131 1 view .LVU72
 322 0002 2DE9F743 		push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 323              	.LCFI1:
 324              		.cfi_def_cfa_offset 40
 325              		.cfi_offset 4, -28
 326              		.cfi_offset 5, -24
 327              		.cfi_offset 6, -20
 328              		.cfi_offset 7, -16
 329              		.cfi_offset 8, -12
 330              		.cfi_offset 9, -8
 331              		.cfi_offset 14, -4
 332              		.loc 1 139 5 view .LVU73
 333 0006 D907     		lsls	r1, r3, #31
 131:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****    uint32_t tickstart = 0U;
 334              		.loc 1 131 1 view .LVU74
 335 0008 0446     		mov	r4, r0
 336              		.loc 1 139 5 view .LVU75
 337 000a 11D4     		bmi	.L18
 338              	.LVL15:
 339              	.L23:
 140:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 141:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the parameters */
 142:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 143:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 144:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 145:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 146:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 147:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 148:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 149:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 150:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_ERROR;
 151:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 152:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 153:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     else
 154:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 155:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Set the new HSE configuration ---------------------------------------*/
 156:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 157:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 158:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 159:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Configure the HSE predivision factor --------------------------------*/
 160:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 161:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 162:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 163:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****        /* Check the HSE State */
 164:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 165:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 166:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Get Start Tick */
 167:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 168:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 169:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Wait till HSE is ready */
 170:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 171:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 172:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 173:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 174:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****             return HAL_TIMEOUT;
 175:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           }
 176:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 177:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 178:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       else
 179:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 180:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Get Start Tick */
 181:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 182:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 183:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Wait till HSE is disabled */
 184:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 185:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 186:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 187:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 188:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****             return HAL_TIMEOUT;
 189:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           }
 190:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 191:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 192:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 193:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 194:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*----------------------------- HSI Configuration --------------------------*/ 
 195:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 340              		.loc 1 195 3 is_stmt 1 view .LVU76
 341              		.loc 1 195 43 is_stmt 0 view .LVU77
 342 000c 2368     		ldr	r3, [r4]
 343              		.loc 1 195 5 view .LVU78
 344 000e 9A07     		lsls	r2, r3, #30
 345 0010 00F18680 		bmi	.L19
 346              	.L35:
 196:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 197:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the parameters */
 198:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 199:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 200:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 201:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 202:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 203:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 204:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 205:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* When HSI is used as system clock it will not disabled */
 206:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 207:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 208:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_ERROR;
 209:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 210:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Otherwise, just the calibration is allowed */
 211:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       else
 212:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 213:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 214:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 215:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 216:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 217:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     else
 218:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 219:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Check the HSI State */
 220:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 221:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 222:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****        /* Enable the Internal High Speed oscillator (HSI). */
 223:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         __HAL_RCC_HSI_ENABLE();
 224:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 225:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Get Start Tick */
 226:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 227:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 228:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Wait till HSI is ready */
 229:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 230:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 231:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 232:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 233:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****             return HAL_TIMEOUT;
 234:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           }
 235:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 236:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****                 
 237:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 238:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 239:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 240:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       else
 241:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 242:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 243:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         __HAL_RCC_HSI_DISABLE();
 244:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 245:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Get Start Tick */
 246:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 247:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 248:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Wait till HSI is disabled */
 249:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 250:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 251:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 252:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 253:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****             return HAL_TIMEOUT;
 254:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           }
 255:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 256:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 257:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 258:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 259:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*------------------------------ LSI Configuration -------------------------*/ 
 260:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 347              		.loc 1 260 3 is_stmt 1 view .LVU79
 348              		.loc 1 260 43 is_stmt 0 view .LVU80
 349 0014 2368     		ldr	r3, [r4]
 350              		.loc 1 260 5 view .LVU81
 351 0016 1E07     		lsls	r6, r3, #28
 352 0018 00F1F480 		bmi	.L45
 353              	.L51:
 261:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 262:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the parameters */
 263:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 264:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 265:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSI State */
 266:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 267:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 268:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 269:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       __HAL_RCC_LSI_ENABLE();
 270:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 271:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Get Start Tick */
 272:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 273:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 274:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Wait till LSI is ready */  
 275:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 276:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 277:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 278:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 279:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           return HAL_TIMEOUT;
 280:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 281:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 282:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 283:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     else
 284:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 285:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 286:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       __HAL_RCC_LSI_DISABLE();
 287:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 288:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Get Start Tick */
 289:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 290:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 291:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Wait till LSI is disabled */  
 292:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 293:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 294:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 295:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 296:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           return HAL_TIMEOUT;
 297:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 298:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 299:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 300:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 301:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*------------------------------ LSE Configuration -------------------------*/ 
 302:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 354              		.loc 1 302 3 is_stmt 1 view .LVU82
 355              		.loc 1 302 43 is_stmt 0 view .LVU83
 356 001c 2368     		ldr	r3, [r4]
 357              		.loc 1 302 5 view .LVU84
 358 001e 5D07     		lsls	r5, r3, #29
 359 0020 00F13B81 		bmi	.L46
 360              	.L54:
 303:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 304:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     FlagStatus       pwrclkchanged = RESET;
 305:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 306:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the parameters */
 307:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 308:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 309:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Update LSE configuration in Backup Domain control register    */
 310:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Requires to enable write access to Backup Domain of necessary */
 311:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 312:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 313:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 314:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       pwrclkchanged = SET;
 315:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 316:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 317:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 318:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 319:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Enable write access to Backup domain */
 320:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 321:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 322:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Wait for Backup domain Write protection disable */
 323:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 324:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 325:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 326:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 327:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 328:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 329:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           return HAL_TIMEOUT;
 330:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 331:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 332:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 333:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 334:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Set the new LSE configuration -----------------------------------------*/
 335:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 336:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 337:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 338:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 339:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Get Start Tick */
 340:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 341:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 342:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Wait till LSE is ready */  
 343:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 344:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 345:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 346:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 347:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           return HAL_TIMEOUT;
 348:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 349:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 350:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 351:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     else
 352:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 353:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Get Start Tick */
 354:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 355:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 356:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Wait till LSE is disabled */  
 357:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 358:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 359:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 360:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 361:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           return HAL_TIMEOUT;
 362:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 363:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 364:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 365:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 366:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Require to disable power clock if necessary */
 367:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(pwrclkchanged == SET)
 368:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 369:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 370:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 371:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 372:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 373:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 374:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check the parameters */
 375:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 361              		.loc 1 375 3 is_stmt 1 view .LVU85
 376:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 362              		.loc 1 376 3 view .LVU86
 363              		.loc 1 376 30 is_stmt 0 view .LVU87
 364 0024 E269     		ldr	r2, [r4, #28]
 365              		.loc 1 376 6 view .LVU88
 366 0026 002A     		cmp	r2, #0
 367 0028 40F0CF81 		bne	.L74
 368              	.LVL16:
 369              	.L80:
 377:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 378:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check if the PLL is used as system clock or not */
 379:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 380:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     { 
 381:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 382:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 383:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Check the parameters */
 384:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 385:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 386:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 387:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 388:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #endif
 389:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   
 390:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Disable the main PLL. */
 391:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         __HAL_RCC_PLL_DISABLE();
 392:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 393:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Get Start Tick */
 394:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 395:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 396:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Wait till PLL is disabled */
 397:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 398:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 399:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 400:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 401:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****             return HAL_TIMEOUT;
 402:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           }
 403:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 404:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 405:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 406:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Configure the main PLL clock source, predivider and multiplication factor. */
 407:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 408:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 409:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 410:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #else
 411:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Configure the main PLL clock source and multiplication factor. */
 412:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 413:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****                            RCC_OscInitStruct->PLL.PLLMUL);
 414:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
 415:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Enable the main PLL. */
 416:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         __HAL_RCC_PLL_ENABLE();
 417:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 418:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Get Start Tick */
 419:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 420:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 421:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Wait till PLL is ready */
 422:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 423:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 424:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 425:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 426:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****             return HAL_TIMEOUT;
 427:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           }
 428:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 429:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 430:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       else
 431:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 432:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Disable the main PLL. */
 433:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         __HAL_RCC_PLL_DISABLE();
 434:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****  
 435:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Get Start Tick */
 436:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 437:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 438:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Wait till PLL is disabled */  
 439:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 440:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 441:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 442:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 443:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****             return HAL_TIMEOUT;
 444:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           }
 445:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 446:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 447:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 448:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     else
 449:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 450:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       return HAL_ERROR;
 451:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 452:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 453:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   
 454:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   return HAL_OK;
 370              		.loc 1 454 10 view .LVU89
 371 002c 0020     		movs	r0, #0
 372 002e 21E0     		b	.L104
 373              	.LVL17:
 374              	.L18:
 142:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 375              		.loc 1 142 5 is_stmt 1 view .LVU90
 145:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 376              		.loc 1 145 5 view .LVU91
 145:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 377              		.loc 1 145 9 is_stmt 0 view .LVU92
 378 0030 B749     		ldr	r1, .L111
 379 0032 4B68     		ldr	r3, [r1, #4]
 380 0034 03F00C03 		and	r3, r3, #12
 145:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 381              		.loc 1 145 7 view .LVU93
 382 0038 042B     		cmp	r3, #4
 383 003a 07D0     		beq	.L21
 146:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 384              		.loc 1 146 13 view .LVU94
 385 003c 4B68     		ldr	r3, [r1, #4]
 386 003e 03F00C03 		and	r3, r3, #12
 146:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 387              		.loc 1 146 8 view .LVU95
 388 0042 082B     		cmp	r3, #8
 389 0044 19D1     		bne	.L22
 146:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 390              		.loc 1 146 82 discriminator 1 view .LVU96
 391 0046 4B68     		ldr	r3, [r1, #4]
 146:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 392              		.loc 1 146 78 discriminator 1 view .LVU97
 393 0048 DB03     		lsls	r3, r3, #15
 394 004a 16D5     		bpl	.L22
 395              	.L21:
 148:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 396              		.loc 1 148 7 is_stmt 1 view .LVU98
 397              	.LVL18:
 398              	.LBB184:
 399              	.LBI184:
 400              		.file 3 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h"
   1:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**************************************************************************//**
   2:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  * @version  V4.30
   5:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  * @date     20. October 2015
   6:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  ******************************************************************************/
   7:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
   9:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    All rights reserved.
  10:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****      specific prior written permission.
  20:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    *
  21:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  34:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  35:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  38:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #endif
  45:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  46:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  47:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   @{
  51:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
  52:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  53:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
  54:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
  58:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
  60:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
  62:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  63:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  64:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
  65:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
  69:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
  71:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
  73:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  74:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  75:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
  76:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Get Control Register
  77:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               Control Register value
  79:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
  80:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
  82:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
  83:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  84:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
  86:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
  87:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  88:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  89:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
  90:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Set Control Register
  91:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
  94:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
  96:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
  98:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
  99:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 100:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 101:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               IPSR Register value
 104:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 105:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 107:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 108:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 109:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 111:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 112:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 113:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 114:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 115:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Get APSR Register
 116:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               APSR Register value
 118:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 119:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 121:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 122:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 123:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 125:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 126:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 127:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 128:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 129:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 132:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****     \return               xPSR Register value
 133:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 134:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 136:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 137:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 138:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 140:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 141:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 142:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 143:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 144:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               PSP Register value
 147:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 148:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 150:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   register uint32_t result;
 151:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 152:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 154:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 155:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 156:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 157:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 158:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 162:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 164:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 166:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 167:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 168:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 169:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               MSP Register value
 172:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 173:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 175:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   register uint32_t result;
 176:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 177:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 179:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 180:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 181:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 182:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 183:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 186:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 188:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 190:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 192:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 193:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 194:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 195:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               Priority Mask value
 198:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 199:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 201:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 202:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 203:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 205:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 206:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 207:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 208:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 209:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 213:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 215:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 217:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 218:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 219:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 221:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 222:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Enable FIQ
 223:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 226:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 228:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 230:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 231:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 232:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 233:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Disable FIQ
 234:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 237:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 239:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 241:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 242:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 243:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 244:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Get Base Priority
 245:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               Base Priority register value
 247:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 248:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 250:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 251:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 252:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 254:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 255:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 256:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 257:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 258:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Set Base Priority
 259:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 262:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 264:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 266:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 267:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 268:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 269:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 274:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 276:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 278:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 279:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 280:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 281:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               Fault Mask register value
 284:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 285:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 287:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 288:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 289:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 291:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 292:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 293:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 294:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 295:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 299:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 301:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 303:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 304:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 306:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 307:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 309:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 310:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Get FPSCR
 311:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 314:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 316:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 318:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 319:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("");
 321:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("");
 323:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 324:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 325:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    return(0);
 326:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #endif
 327:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 328:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 329:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 330:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 331:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Set FPSCR
 332:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 335:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 337:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("");
 340:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("");
 342:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #endif
 343:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 344:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 345:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 347:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 348:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 349:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 351:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 352:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   Access to dedicated instructions
 355:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   @{
 356:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** */
 357:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 358:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 365:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #endif
 368:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 369:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 370:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   No Operation
 371:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 373:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 375:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 377:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 378:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 379:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 380:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 383:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 385:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 387:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 388:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 389:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 390:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Wait For Event
 391:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 394:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 396:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 398:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 399:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 400:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 401:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Send Event
 402:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 404:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 406:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 408:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 409:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 410:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 411:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****            after the instruction has been completed.
 415:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 416:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 418:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 420:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 421:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 422:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 423:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 427:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 429:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 430:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 431:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 432:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 433:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 434:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Data Memory Barrier
 435:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 436:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 437:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 438:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 439:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 440:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 441:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 442:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 443:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 444:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 445:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 446:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 447:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 448:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               Reversed value
 449:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 450:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 451:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 452:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 453:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return __builtin_bswap32(value);
 454:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 455:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 456:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 457:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 458:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 459:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #endif
 460:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 461:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 462:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 463:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 464:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 465:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
 466:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 467:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               Reversed value
 468:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 469:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 470:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 471:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 472:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 473:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 474:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 475:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 476:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 477:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 478:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 479:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 480:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 481:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 482:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               Reversed value
 483:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 484:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 485:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 486:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 487:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 488:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 489:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   int32_t result;
 490:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 491:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 492:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 493:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #endif
 494:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 495:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 496:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 497:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 498:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 499:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 500:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 501:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    value  Number of Bits to rotate
 502:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               Rotated value
 503:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 504:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 505:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 506:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 507:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** }
 508:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 509:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 510:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 511:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Breakpoint
 512:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 513:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 514:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 515:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 516:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 517:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 518:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 519:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 520:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** /**
 521:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \brief   Reverse bit order of value
 522:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 523:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 524:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   \return               Reversed value
 525:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****  */
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 401              		.loc 3 526 57 view .LVU99
 402              	.LBB185:
 527:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 403              		.loc 3 528 3 view .LVU100
 529:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 530:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 404              		.loc 3 531 4 view .LVU101
 405 004c 4FF40033 		mov	r3, #131072
 406              		.syntax unified
 407              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 408 0050 93FAA3F2 		rbit r2, r3
 409              	@ 0 "" 2
 410              	.LVL19:
 532:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 533:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */
 534:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 535:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 536:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   for (value >>= 1U; value; value >>= 1U)
 537:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   {
 538:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****     result <<= 1U;
 539:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****     result |= value & 1U;
 540:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****     s--;
 541:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   }
 542:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 543:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #endif
 544:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h ****   return(result);
 411              		.loc 3 544 3 view .LVU102
 412              		.loc 3 544 3 is_stmt 0 view .LVU103
 413              		.thumb
 414              		.syntax unified
 415              	.LBE185:
 416              	.LBE184:
 148:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 417              		.loc 1 148 11 view .LVU104
 418 0054 0968     		ldr	r1, [r1]
 419              	.LVL20:
 420              	.LBB186:
 421              	.LBI186:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 422              		.loc 3 526 57 is_stmt 1 view .LVU105
 423              	.LBB187:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 424              		.loc 3 528 3 view .LVU106
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 425              		.loc 3 531 4 view .LVU107
 426              		.syntax unified
 427              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 428 0056 93FAA3F3 		rbit r3, r3
 429              	@ 0 "" 2
 430              	.LVL21:
 431              		.loc 3 544 3 view .LVU108
 432              		.loc 3 544 3 is_stmt 0 view .LVU109
 433              		.thumb
 434              		.syntax unified
 435              	.LBE187:
 436              	.LBE186:
 148:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 437              		.loc 1 148 11 view .LVU110
 438 005a B3FA83F3 		clz	r3, r3
 439 005e 03F01F03 		and	r3, r3, #31
 440 0062 0122     		movs	r2, #1
 441 0064 02FA03F3 		lsl	r3, r2, r3
 148:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 442              		.loc 1 148 9 view .LVU111
 443 0068 0B42     		tst	r3, r1
 444 006a CFD0     		beq	.L23
 148:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 445              		.loc 1 148 57 discriminator 13 view .LVU112
 446 006c 6368     		ldr	r3, [r4, #4]
 447 006e 002B     		cmp	r3, #0
 448 0070 CCD1     		bne	.L23
 449              	.LVL22:
 450              	.L39:
 150:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 451              		.loc 1 150 16 view .LVU113
 452 0072 0120     		movs	r0, #1
 453              	.LVL23:
 454              	.L104:
 455:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 455              		.loc 1 455 1 view .LVU114
 456 0074 03B0     		add	sp, sp, #12
 457              	.LCFI2:
 458              		.cfi_remember_state
 459              		.cfi_def_cfa_offset 28
 460              		@ sp needed
 461 0076 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 462              	.LVL24:
 463              	.L22:
 464              	.LCFI3:
 465              		.cfi_restore_state
 156:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 466              		.loc 1 156 7 is_stmt 1 view .LVU115
 156:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 467              		.loc 1 156 7 view .LVU116
 468 007a 6268     		ldr	r2, [r4, #4]
 469 007c B2F5803F 		cmp	r2, #65536
 470 0080 24D1     		bne	.L25
 471              	.L109:
 156:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 472              		.loc 1 156 7 discriminator 5 view .LVU117
 473 0082 0B68     		ldr	r3, [r1]
 474 0084 43F48033 		orr	r3, r3, #65536
 475              	.L106:
 156:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 476              		.loc 1 156 7 is_stmt 0 discriminator 6 view .LVU118
 477 0088 0B60     		str	r3, [r1]
 160:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 478              		.loc 1 160 7 is_stmt 1 discriminator 6 view .LVU119
 479 008a CB6A     		ldr	r3, [r1, #44]
 480 008c A068     		ldr	r0, [r4, #8]
 481              	.LVL25:
 160:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 482              		.loc 1 160 7 is_stmt 0 discriminator 6 view .LVU120
 483 008e 23F00F03 		bic	r3, r3, #15
 484 0092 0343     		orrs	r3, r3, r0
 485 0094 CB62     		str	r3, [r1, #44]
 164:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 486              		.loc 1 164 7 is_stmt 1 discriminator 6 view .LVU121
 164:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 487              		.loc 1 164 9 is_stmt 0 discriminator 6 view .LVU122
 488 0096 4AB3     		cbz	r2, .L29
 167:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 489              		.loc 1 167 9 is_stmt 1 view .LVU123
 167:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 490              		.loc 1 167 21 is_stmt 0 view .LVU124
 491 0098 FFF7FEFF 		bl	HAL_GetTick
 492              	.LVL26:
 493              	.LBB188:
 494              	.LBB189:
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 495              		.loc 3 531 4 view .LVU125
 496 009c 4FF40035 		mov	r5, #131072
 497              	.LBE189:
 498              	.LBE188:
 167:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 499              		.loc 1 167 21 view .LVU126
 500 00a0 0746     		mov	r7, r0
 501              	.LVL27:
 170:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 502              		.loc 1 170 9 is_stmt 1 view .LVU127
 170:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 503              		.loc 1 170 15 is_stmt 0 view .LVU128
 504 00a2 0126     		movs	r6, #1
 505              	.LVL28:
 506              	.L30:
 507              	.LBB191:
 508              	.LBI188:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 509              		.loc 3 526 57 is_stmt 1 view .LVU129
 510              	.LBB190:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 511              		.loc 3 528 3 view .LVU130
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 512              		.loc 3 531 4 view .LVU131
 513              		.syntax unified
 514              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 515 00a4 95FAA5F3 		rbit r3, r5
 516              	@ 0 "" 2
 517              	.LVL29:
 518              		.loc 3 544 3 view .LVU132
 519              		.loc 3 544 3 is_stmt 0 view .LVU133
 520              		.thumb
 521              		.syntax unified
 522              	.LBE190:
 523              	.LBE191:
 170:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 524              		.loc 1 170 15 view .LVU134
 525 00a8 0A68     		ldr	r2, [r1]
 526              	.LVL30:
 527              	.LBB192:
 528              	.LBI192:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 529              		.loc 3 526 57 is_stmt 1 view .LVU135
 530              	.LBB193:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 531              		.loc 3 528 3 view .LVU136
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 532              		.loc 3 531 4 view .LVU137
 533              		.syntax unified
 534              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 535 00aa 95FAA5F3 		rbit r3, r5
 536              	@ 0 "" 2
 537              	.LVL31:
 538              		.loc 3 544 3 view .LVU138
 539              		.loc 3 544 3 is_stmt 0 view .LVU139
 540              		.thumb
 541              		.syntax unified
 542              	.LBE193:
 543              	.LBE192:
 170:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 544              		.loc 1 170 15 view .LVU140
 545 00ae B3FA83F3 		clz	r3, r3
 546 00b2 03F01F03 		and	r3, r3, #31
 547 00b6 06FA03F3 		lsl	r3, r6, r3
 170:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 548              		.loc 1 170 14 view .LVU141
 549 00ba 1342     		tst	r3, r2
 550 00bc A6D1     		bne	.L23
 172:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 551              		.loc 1 172 11 is_stmt 1 view .LVU142
 172:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 552              		.loc 1 172 15 is_stmt 0 view .LVU143
 553 00be FFF7FEFF 		bl	HAL_GetTick
 554              	.LVL32:
 172:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 555              		.loc 1 172 29 view .LVU144
 556 00c2 C01B     		subs	r0, r0, r7
 172:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 557              		.loc 1 172 13 view .LVU145
 558 00c4 6428     		cmp	r0, #100
 559 00c6 EDD9     		bls	.L30
 560              	.LVL33:
 561              	.L33:
 174:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           }
 562              		.loc 1 174 20 view .LVU146
 563 00c8 0320     		movs	r0, #3
 564 00ca D3E7     		b	.L104
 565              	.LVL34:
 566              	.L25:
 156:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 567              		.loc 1 156 7 is_stmt 1 discriminator 2 view .LVU147
 568 00cc 0B68     		ldr	r3, [r1]
 569 00ce 32B9     		cbnz	r2, .L27
 570              	.L28:
 156:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 571              		.loc 1 156 7 discriminator 6 view .LVU148
 572 00d0 23F48033 		bic	r3, r3, #65536
 573 00d4 0B60     		str	r3, [r1]
 156:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 574              		.loc 1 156 7 discriminator 6 view .LVU149
 575 00d6 0B68     		ldr	r3, [r1]
 576 00d8 23F48023 		bic	r3, r3, #262144
 577 00dc D4E7     		b	.L106
 578              	.L27:
 156:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 579              		.loc 1 156 7 discriminator 4 view .LVU150
 580 00de B2F5A02F 		cmp	r2, #327680
 581 00e2 F5D1     		bne	.L28
 156:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 582              		.loc 1 156 7 discriminator 5 view .LVU151
 583 00e4 43F48023 		orr	r3, r3, #262144
 584 00e8 0B60     		str	r3, [r1]
 585 00ea CAE7     		b	.L109
 586              	.LVL35:
 587              	.L29:
 181:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 588              		.loc 1 181 9 view .LVU152
 181:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 589              		.loc 1 181 21 is_stmt 0 view .LVU153
 590 00ec FFF7FEFF 		bl	HAL_GetTick
 591              	.LVL36:
 592              	.LBB194:
 593              	.LBB195:
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 594              		.loc 3 531 4 view .LVU154
 595 00f0 4FF40035 		mov	r5, #131072
 596              	.LBE195:
 597              	.LBE194:
 181:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 598              		.loc 1 181 21 view .LVU155
 599 00f4 0746     		mov	r7, r0
 600              	.LVL37:
 184:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 601              		.loc 1 184 9 is_stmt 1 view .LVU156
 184:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 602              		.loc 1 184 15 is_stmt 0 view .LVU157
 603 00f6 0126     		movs	r6, #1
 604              	.LVL38:
 605              	.L32:
 606              	.LBB197:
 607              	.LBI194:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 608              		.loc 3 526 57 is_stmt 1 view .LVU158
 609              	.LBB196:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 610              		.loc 3 528 3 view .LVU159
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 611              		.loc 3 531 4 view .LVU160
 612              		.syntax unified
 613              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 614 00f8 95FAA5F3 		rbit r3, r5
 615              	@ 0 "" 2
 616              	.LVL39:
 617              		.loc 3 544 3 view .LVU161
 618              		.loc 3 544 3 is_stmt 0 view .LVU162
 619              		.thumb
 620              		.syntax unified
 621              	.LBE196:
 622              	.LBE197:
 184:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 623              		.loc 1 184 15 view .LVU163
 624 00fc 0A68     		ldr	r2, [r1]
 625              	.LVL40:
 626              	.LBB198:
 627              	.LBI198:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 628              		.loc 3 526 57 is_stmt 1 view .LVU164
 629              	.LBB199:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 630              		.loc 3 528 3 view .LVU165
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 631              		.loc 3 531 4 view .LVU166
 632              		.syntax unified
 633              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 634 00fe 95FAA5F3 		rbit r3, r5
 635              	@ 0 "" 2
 636              	.LVL41:
 637              		.loc 3 544 3 view .LVU167
 638              		.loc 3 544 3 is_stmt 0 view .LVU168
 639              		.thumb
 640              		.syntax unified
 641              	.LBE199:
 642              	.LBE198:
 184:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 643              		.loc 1 184 15 view .LVU169
 644 0102 B3FA83F3 		clz	r3, r3
 645 0106 03F01F03 		and	r3, r3, #31
 646 010a 06FA03F3 		lsl	r3, r6, r3
 184:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 647              		.loc 1 184 14 view .LVU170
 648 010e 1342     		tst	r3, r2
 649 0110 3FF47CAF 		beq	.L23
 186:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 650              		.loc 1 186 12 is_stmt 1 view .LVU171
 186:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 651              		.loc 1 186 16 is_stmt 0 view .LVU172
 652 0114 FFF7FEFF 		bl	HAL_GetTick
 653              	.LVL42:
 186:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 654              		.loc 1 186 30 view .LVU173
 655 0118 C01B     		subs	r0, r0, r7
 186:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 656              		.loc 1 186 14 view .LVU174
 657 011a 6428     		cmp	r0, #100
 658 011c ECD9     		bls	.L32
 659 011e D3E7     		b	.L33
 660              	.LVL43:
 661              	.L19:
 198:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 662              		.loc 1 198 5 is_stmt 1 view .LVU175
 199:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 663              		.loc 1 199 5 view .LVU176
 202:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 664              		.loc 1 202 5 view .LVU177
 202:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 665              		.loc 1 202 9 is_stmt 0 view .LVU178
 666 0120 7B49     		ldr	r1, .L111
 667 0122 4B68     		ldr	r3, [r1, #4]
 202:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 668              		.loc 1 202 7 view .LVU179
 669 0124 13F00C0F 		tst	r3, #12
 670 0128 07D0     		beq	.L36
 203:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 671              		.loc 1 203 13 view .LVU180
 672 012a 4B68     		ldr	r3, [r1, #4]
 673 012c 03F00C03 		and	r3, r3, #12
 203:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 674              		.loc 1 203 8 view .LVU181
 675 0130 082B     		cmp	r3, #8
 676 0132 21D1     		bne	.L37
 203:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 677              		.loc 1 203 82 discriminator 1 view .LVU182
 678 0134 4B68     		ldr	r3, [r1, #4]
 203:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 679              		.loc 1 203 78 discriminator 1 view .LVU183
 680 0136 DF03     		lsls	r7, r3, #15
 681 0138 1ED4     		bmi	.L37
 682              	.L36:
 206:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 683              		.loc 1 206 7 is_stmt 1 view .LVU184
 684              	.LVL44:
 685              	.LBB200:
 686              	.LBI200:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 687              		.loc 3 526 57 view .LVU185
 688              	.LBB201:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 689              		.loc 3 528 3 view .LVU186
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 690              		.loc 3 531 4 view .LVU187
 691 013a 0223     		movs	r3, #2
 692              		.syntax unified
 693              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 694 013c 93FAA3F2 		rbit r2, r3
 695              	@ 0 "" 2
 696              	.LVL45:
 697              		.loc 3 544 3 view .LVU188
 698              		.loc 3 544 3 is_stmt 0 view .LVU189
 699              		.thumb
 700              		.syntax unified
 701              	.LBE201:
 702              	.LBE200:
 206:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 703              		.loc 1 206 11 view .LVU190
 704 0140 0868     		ldr	r0, [r1]
 705              	.LVL46:
 706              	.LBB202:
 707              	.LBI202:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 708              		.loc 3 526 57 is_stmt 1 view .LVU191
 709              	.LBB203:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 710              		.loc 3 528 3 view .LVU192
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 711              		.loc 3 531 4 view .LVU193
 712              		.syntax unified
 713              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 714 0142 93FAA3F3 		rbit r3, r3
 715              	@ 0 "" 2
 716              	.LVL47:
 717              		.loc 3 544 3 view .LVU194
 718              		.loc 3 544 3 is_stmt 0 view .LVU195
 719              		.thumb
 720              		.syntax unified
 721              	.LBE203:
 722              	.LBE202:
 206:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 723              		.loc 1 206 11 view .LVU196
 724 0146 B3FA83F3 		clz	r3, r3
 725 014a 03F01F03 		and	r3, r3, #31
 726 014e 0122     		movs	r2, #1
 727 0150 02FA03F3 		lsl	r3, r2, r3
 206:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 728              		.loc 1 206 9 view .LVU197
 729 0154 0342     		tst	r3, r0
 730 0156 02D0     		beq	.L107
 206:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 731              		.loc 1 206 57 discriminator 13 view .LVU198
 732 0158 2369     		ldr	r3, [r4, #16]
 733 015a 9342     		cmp	r3, r2
 734 015c 89D1     		bne	.L39
 735              	.L107:
 238:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 736              		.loc 1 238 9 is_stmt 1 view .LVU199
 737 015e 0868     		ldr	r0, [r1]
 738              	.LVL48:
 739              	.LBB204:
 740              	.LBI204:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 741              		.loc 3 526 57 view .LVU200
 742              	.LBB205:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 743              		.loc 3 528 3 view .LVU201
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 744              		.loc 3 531 4 view .LVU202
 745 0160 F823     		movs	r3, #248
 746              		.syntax unified
 747              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 748 0162 93FAA3F3 		rbit r3, r3
 749              	@ 0 "" 2
 750              	.LVL49:
 751              		.loc 3 544 3 view .LVU203
 752              		.loc 3 544 3 is_stmt 0 view .LVU204
 753              		.thumb
 754              		.syntax unified
 755              	.LBE205:
 756              	.LBE204:
 238:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 757              		.loc 1 238 9 view .LVU205
 758 0166 B3FA83F2 		clz	r2, r3
 759 016a 6369     		ldr	r3, [r4, #20]
 760 016c 9340     		lsls	r3, r3, r2
 761 016e 20F0F802 		bic	r2, r0, #248
 762 0172 1343     		orrs	r3, r3, r2
 763 0174 0B60     		str	r3, [r1]
 764 0176 4DE7     		b	.L35
 765              	.L37:
 220:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 766              		.loc 1 220 7 is_stmt 1 view .LVU206
 220:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 767              		.loc 1 220 9 is_stmt 0 view .LVU207
 768 0178 2269     		ldr	r2, [r4, #16]
 769 017a 0125     		movs	r5, #1
 770 017c 02B3     		cbz	r2, .L40
 223:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 771              		.loc 1 223 9 is_stmt 1 view .LVU208
 772              	.LVL50:
 773              	.LBB206:
 774              	.LBI206:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 775              		.loc 3 526 57 view .LVU209
 776              	.LBB207:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 777              		.loc 3 528 3 view .LVU210
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 778              		.loc 3 531 4 view .LVU211
 779              		.syntax unified
 780              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 781 017e 95FAA5F3 		rbit r3, r5
 782              	@ 0 "" 2
 783              	.LVL51:
 784              		.loc 3 544 3 view .LVU212
 785              		.loc 3 544 3 is_stmt 0 view .LVU213
 786              		.thumb
 787              		.syntax unified
 788              	.LBE207:
 789              	.LBE206:
 223:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 790              		.loc 1 223 9 view .LVU214
 791 0182 B3FA83F3 		clz	r3, r3
 792 0186 03F18453 		add	r3, r3, #276824064
 793 018a 03F58413 		add	r3, r3, #1081344
 794 018e 9B00     		lsls	r3, r3, #2
 795              	.LBB208:
 796              	.LBB209:
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 797              		.loc 3 531 4 view .LVU215
 798 0190 0226     		movs	r6, #2
 799              	.LBE209:
 800              	.LBE208:
 223:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 801              		.loc 1 223 9 view .LVU216
 802 0192 1D60     		str	r5, [r3]
 226:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 803              		.loc 1 226 9 is_stmt 1 view .LVU217
 226:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 804              		.loc 1 226 21 is_stmt 0 view .LVU218
 805 0194 FFF7FEFF 		bl	HAL_GetTick
 806              	.LVL52:
 807 0198 0746     		mov	r7, r0
 808              	.LVL53:
 229:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 809              		.loc 1 229 9 is_stmt 1 view .LVU219
 810              	.L41:
 811              	.LBB211:
 812              	.LBI208:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 813              		.loc 3 526 57 view .LVU220
 814              	.LBB210:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 815              		.loc 3 528 3 view .LVU221
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 816              		.loc 3 531 4 view .LVU222
 817              		.syntax unified
 818              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 819 019a 96FAA6F3 		rbit r3, r6
 820              	@ 0 "" 2
 821              	.LVL54:
 822              		.loc 3 544 3 view .LVU223
 823              		.loc 3 544 3 is_stmt 0 view .LVU224
 824              		.thumb
 825              		.syntax unified
 826              	.LBE210:
 827              	.LBE211:
 229:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 828              		.loc 1 229 15 view .LVU225
 829 019e 0A68     		ldr	r2, [r1]
 830              	.LVL55:
 831              	.LBB212:
 832              	.LBI212:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 833              		.loc 3 526 57 is_stmt 1 view .LVU226
 834              	.LBB213:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 835              		.loc 3 528 3 view .LVU227
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 836              		.loc 3 531 4 view .LVU228
 837              		.syntax unified
 838              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 839 01a0 96FAA6F3 		rbit r3, r6
 840              	@ 0 "" 2
 841              	.LVL56:
 842              		.loc 3 544 3 view .LVU229
 843              		.loc 3 544 3 is_stmt 0 view .LVU230
 844              		.thumb
 845              		.syntax unified
 846              	.LBE213:
 847              	.LBE212:
 229:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 848              		.loc 1 229 15 view .LVU231
 849 01a4 B3FA83F3 		clz	r3, r3
 850 01a8 03F01F03 		and	r3, r3, #31
 851 01ac 05FA03F3 		lsl	r3, r5, r3
 229:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 852              		.loc 1 229 14 view .LVU232
 853 01b0 1342     		tst	r3, r2
 854 01b2 D4D1     		bne	.L107
 231:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 855              		.loc 1 231 11 is_stmt 1 view .LVU233
 231:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 856              		.loc 1 231 15 is_stmt 0 view .LVU234
 857 01b4 FFF7FEFF 		bl	HAL_GetTick
 858              	.LVL57:
 231:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 859              		.loc 1 231 29 view .LVU235
 860 01b8 C01B     		subs	r0, r0, r7
 231:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 861              		.loc 1 231 13 view .LVU236
 862 01ba 0228     		cmp	r0, #2
 863 01bc EDD9     		bls	.L41
 864 01be 83E7     		b	.L33
 865              	.LVL58:
 866              	.L40:
 243:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 867              		.loc 1 243 9 is_stmt 1 view .LVU237
 868              	.LBB214:
 869              	.LBI214:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 870              		.loc 3 526 57 view .LVU238
 871              	.LBB215:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 872              		.loc 3 528 3 view .LVU239
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 873              		.loc 3 531 4 view .LVU240
 874              		.syntax unified
 875              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 876 01c0 95FAA5F3 		rbit r3, r5
 877              	@ 0 "" 2
 878              	.LVL59:
 879              		.loc 3 544 3 view .LVU241
 880              		.loc 3 544 3 is_stmt 0 view .LVU242
 881              		.thumb
 882              		.syntax unified
 883              	.LBE215:
 884              	.LBE214:
 243:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 885              		.loc 1 243 9 view .LVU243
 886 01c4 B3FA83F3 		clz	r3, r3
 887 01c8 03F18453 		add	r3, r3, #276824064
 888 01cc 03F58413 		add	r3, r3, #1081344
 889 01d0 9B00     		lsls	r3, r3, #2
 890              	.LBB216:
 891              	.LBB217:
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 892              		.loc 3 531 4 view .LVU244
 893 01d2 0226     		movs	r6, #2
 894              	.LBE217:
 895              	.LBE216:
 243:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 896              		.loc 1 243 9 view .LVU245
 897 01d4 1A60     		str	r2, [r3]
 246:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 898              		.loc 1 246 9 is_stmt 1 view .LVU246
 246:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 899              		.loc 1 246 21 is_stmt 0 view .LVU247
 900 01d6 FFF7FEFF 		bl	HAL_GetTick
 901              	.LVL60:
 902 01da 0746     		mov	r7, r0
 903              	.LVL61:
 249:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 904              		.loc 1 249 9 is_stmt 1 view .LVU248
 905              	.L43:
 906              	.LBB219:
 907              	.LBI216:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 908              		.loc 3 526 57 view .LVU249
 909              	.LBB218:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 910              		.loc 3 528 3 view .LVU250
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 911              		.loc 3 531 4 view .LVU251
 912              		.syntax unified
 913              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 914 01dc 96FAA6F3 		rbit r3, r6
 915              	@ 0 "" 2
 916              	.LVL62:
 917              		.loc 3 544 3 view .LVU252
 918              		.loc 3 544 3 is_stmt 0 view .LVU253
 919              		.thumb
 920              		.syntax unified
 921              	.LBE218:
 922              	.LBE219:
 249:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 923              		.loc 1 249 15 view .LVU254
 924 01e0 0A68     		ldr	r2, [r1]
 925              	.LVL63:
 926              	.LBB220:
 927              	.LBI220:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 928              		.loc 3 526 57 is_stmt 1 view .LVU255
 929              	.LBB221:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 930              		.loc 3 528 3 view .LVU256
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 931              		.loc 3 531 4 view .LVU257
 932              		.syntax unified
 933              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 934 01e2 96FAA6F3 		rbit r3, r6
 935              	@ 0 "" 2
 936              	.LVL64:
 937              		.loc 3 544 3 view .LVU258
 938              		.loc 3 544 3 is_stmt 0 view .LVU259
 939              		.thumb
 940              		.syntax unified
 941              	.LBE221:
 942              	.LBE220:
 249:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 943              		.loc 1 249 15 view .LVU260
 944 01e6 B3FA83F3 		clz	r3, r3
 945 01ea 03F01F03 		and	r3, r3, #31
 946 01ee 05FA03F3 		lsl	r3, r5, r3
 249:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 947              		.loc 1 249 14 view .LVU261
 948 01f2 1342     		tst	r3, r2
 949 01f4 3FF40EAF 		beq	.L35
 251:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 950              		.loc 1 251 11 is_stmt 1 view .LVU262
 251:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 951              		.loc 1 251 15 is_stmt 0 view .LVU263
 952 01f8 FFF7FEFF 		bl	HAL_GetTick
 953              	.LVL65:
 251:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 954              		.loc 1 251 29 view .LVU264
 955 01fc C01B     		subs	r0, r0, r7
 251:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 956              		.loc 1 251 13 view .LVU265
 957 01fe 0228     		cmp	r0, #2
 958 0200 ECD9     		bls	.L43
 959 0202 61E7     		b	.L33
 960              	.LVL66:
 961              	.L45:
 263:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 962              		.loc 1 263 5 is_stmt 1 view .LVU266
 266:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 963              		.loc 1 266 5 view .LVU267
 266:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 964              		.loc 1 266 7 is_stmt 0 view .LVU268
 965 0204 A269     		ldr	r2, [r4, #24]
 966 0206 424D     		ldr	r5, .L111
 967 0208 4248     		ldr	r0, .L111+4
 968 020a 0121     		movs	r1, #1
 969 020c 12B3     		cbz	r2, .L48
 269:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 970              		.loc 1 269 7 is_stmt 1 view .LVU269
 971              	.LVL67:
 972              	.LBB222:
 973              	.LBI222:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 974              		.loc 3 526 57 view .LVU270
 975              	.LBB223:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 976              		.loc 3 528 3 view .LVU271
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 977              		.loc 3 531 4 view .LVU272
 978              		.syntax unified
 979              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 980 020e 91FAA1F3 		rbit r3, r1
 981              	@ 0 "" 2
 982              	.LVL68:
 983              		.loc 3 544 3 view .LVU273
 984              		.loc 3 544 3 is_stmt 0 view .LVU274
 985              		.thumb
 986              		.syntax unified
 987              	.LBE223:
 988              	.LBE222:
 269:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 989              		.loc 1 269 7 view .LVU275
 990 0212 B3FA83F3 		clz	r3, r3
 991 0216 0344     		add	r3, r3, r0
 992 0218 9B00     		lsls	r3, r3, #2
 993              	.LBB224:
 994              	.LBB225:
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 995              		.loc 3 531 4 view .LVU276
 996 021a 0226     		movs	r6, #2
 997              	.LBE225:
 998              	.LBE224:
 269:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 999              		.loc 1 269 7 view .LVU277
 1000 021c 1960     		str	r1, [r3]
 272:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1001              		.loc 1 272 7 is_stmt 1 view .LVU278
 272:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1002              		.loc 1 272 19 is_stmt 0 view .LVU279
 1003 021e FFF7FEFF 		bl	HAL_GetTick
 1004              	.LVL69:
 1005 0222 0746     		mov	r7, r0
 1006              	.LVL70:
 275:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1007              		.loc 1 275 7 is_stmt 1 view .LVU280
 1008              	.L49:
 1009              	.LBB227:
 1010              	.LBI224:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1011              		.loc 3 526 57 view .LVU281
 1012              	.LBB226:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1013              		.loc 3 528 3 view .LVU282
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1014              		.loc 3 531 4 view .LVU283
 1015              		.syntax unified
 1016              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1017 0224 96FAA6F3 		rbit r3, r6
 1018              	@ 0 "" 2
 1019              	.LVL71:
 1020              		.loc 3 544 3 view .LVU284
 1021              		.loc 3 544 3 is_stmt 0 view .LVU285
 1022              		.thumb
 1023              		.syntax unified
 1024              	.LBE226:
 1025              	.LBE227:
 1026              	.LBB228:
 1027              	.LBI228:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1028              		.loc 3 526 57 is_stmt 1 view .LVU286
 1029              	.LBB229:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1030              		.loc 3 528 3 view .LVU287
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1031              		.loc 3 531 4 view .LVU288
 1032              		.syntax unified
 1033              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1034 0228 96FAA6F3 		rbit r3, r6
 1035              	@ 0 "" 2
 1036              	.LVL72:
 1037              		.loc 3 544 3 view .LVU289
 1038              		.loc 3 544 3 is_stmt 0 view .LVU290
 1039              		.thumb
 1040              		.syntax unified
 1041              	.LBE229:
 1042              	.LBE228:
 1043              	.LBB230:
 1044              	.LBI230:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1045              		.loc 3 526 57 is_stmt 1 view .LVU291
 1046              	.LBB231:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1047              		.loc 3 528 3 view .LVU292
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1048              		.loc 3 531 4 view .LVU293
 1049              		.syntax unified
 1050              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1051 022c 96FAA6F3 		rbit r3, r6
 1052              	@ 0 "" 2
 1053              	.LVL73:
 1054              		.loc 3 544 3 view .LVU294
 1055              		.loc 3 544 3 is_stmt 0 view .LVU295
 1056              		.thumb
 1057              		.syntax unified
 1058              	.LBE231:
 1059              	.LBE230:
 275:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1060              		.loc 1 275 13 view .LVU296
 1061 0230 6A6A     		ldr	r2, [r5, #36]
 1062              	.LVL74:
 1063              	.LBB232:
 1064              	.LBI232:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1065              		.loc 3 526 57 is_stmt 1 view .LVU297
 1066              	.LBB233:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1067              		.loc 3 528 3 view .LVU298
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1068              		.loc 3 531 4 view .LVU299
 1069              		.syntax unified
 1070              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1071 0232 96FAA6F3 		rbit r3, r6
 1072              	@ 0 "" 2
 1073              	.LVL75:
 1074              		.loc 3 544 3 view .LVU300
 1075              		.loc 3 544 3 is_stmt 0 view .LVU301
 1076              		.thumb
 1077              		.syntax unified
 1078              	.LBE233:
 1079              	.LBE232:
 275:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1080              		.loc 1 275 13 view .LVU302
 1081 0236 B3FA83F3 		clz	r3, r3
 1082 023a 03F01F03 		and	r3, r3, #31
 1083 023e 01FA03F3 		lsl	r3, r1, r3
 275:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1084              		.loc 1 275 12 view .LVU303
 1085 0242 1342     		tst	r3, r2
 1086 0244 7FF4EAAE 		bne	.L51
 277:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1087              		.loc 1 277 9 is_stmt 1 view .LVU304
 277:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1088              		.loc 1 277 13 is_stmt 0 view .LVU305
 1089 0248 FFF7FEFF 		bl	HAL_GetTick
 1090              	.LVL76:
 277:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1091              		.loc 1 277 27 view .LVU306
 1092 024c C01B     		subs	r0, r0, r7
 277:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1093              		.loc 1 277 11 view .LVU307
 1094 024e 0228     		cmp	r0, #2
 1095 0250 E8D9     		bls	.L49
 1096 0252 39E7     		b	.L33
 1097              	.LVL77:
 1098              	.L48:
 286:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1099              		.loc 1 286 7 is_stmt 1 view .LVU308
 1100              	.LBB234:
 1101              	.LBI234:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1102              		.loc 3 526 57 view .LVU309
 1103              	.LBB235:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1104              		.loc 3 528 3 view .LVU310
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1105              		.loc 3 531 4 view .LVU311
 1106              		.syntax unified
 1107              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1108 0254 91FAA1F3 		rbit r3, r1
 1109              	@ 0 "" 2
 1110              	.LVL78:
 1111              		.loc 3 544 3 view .LVU312
 1112              		.loc 3 544 3 is_stmt 0 view .LVU313
 1113              		.thumb
 1114              		.syntax unified
 1115              	.LBE235:
 1116              	.LBE234:
 286:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1117              		.loc 1 286 7 view .LVU314
 1118 0258 B3FA83F3 		clz	r3, r3
 1119 025c 0344     		add	r3, r3, r0
 1120 025e 9B00     		lsls	r3, r3, #2
 1121              	.LBB236:
 1122              	.LBB237:
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1123              		.loc 3 531 4 view .LVU315
 1124 0260 0226     		movs	r6, #2
 1125              	.LBE237:
 1126              	.LBE236:
 286:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1127              		.loc 1 286 7 view .LVU316
 1128 0262 1A60     		str	r2, [r3]
 289:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1129              		.loc 1 289 7 is_stmt 1 view .LVU317
 289:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1130              		.loc 1 289 19 is_stmt 0 view .LVU318
 1131 0264 FFF7FEFF 		bl	HAL_GetTick
 1132              	.LVL79:
 1133 0268 0746     		mov	r7, r0
 1134              	.LVL80:
 292:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1135              		.loc 1 292 7 is_stmt 1 view .LVU319
 1136              	.L52:
 1137              	.LBB239:
 1138              	.LBI236:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1139              		.loc 3 526 57 view .LVU320
 1140              	.LBB238:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1141              		.loc 3 528 3 view .LVU321
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1142              		.loc 3 531 4 view .LVU322
 1143              		.syntax unified
 1144              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1145 026a 96FAA6F3 		rbit r3, r6
 1146              	@ 0 "" 2
 1147              	.LVL81:
 1148              		.loc 3 544 3 view .LVU323
 1149              		.loc 3 544 3 is_stmt 0 view .LVU324
 1150              		.thumb
 1151              		.syntax unified
 1152              	.LBE238:
 1153              	.LBE239:
 1154              	.LBB240:
 1155              	.LBI240:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1156              		.loc 3 526 57 is_stmt 1 view .LVU325
 1157              	.LBB241:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1158              		.loc 3 528 3 view .LVU326
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1159              		.loc 3 531 4 view .LVU327
 1160              		.syntax unified
 1161              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1162 026e 96FAA6F3 		rbit r3, r6
 1163              	@ 0 "" 2
 1164              	.LVL82:
 1165              		.loc 3 544 3 view .LVU328
 1166              		.loc 3 544 3 is_stmt 0 view .LVU329
 1167              		.thumb
 1168              		.syntax unified
 1169              	.LBE241:
 1170              	.LBE240:
 1171              	.LBB242:
 1172              	.LBI242:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1173              		.loc 3 526 57 is_stmt 1 view .LVU330
 1174              	.LBB243:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1175              		.loc 3 528 3 view .LVU331
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1176              		.loc 3 531 4 view .LVU332
 1177              		.syntax unified
 1178              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1179 0272 96FAA6F3 		rbit r3, r6
 1180              	@ 0 "" 2
 1181              	.LVL83:
 1182              		.loc 3 544 3 view .LVU333
 1183              		.loc 3 544 3 is_stmt 0 view .LVU334
 1184              		.thumb
 1185              		.syntax unified
 1186              	.LBE243:
 1187              	.LBE242:
 292:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1188              		.loc 1 292 13 view .LVU335
 1189 0276 6A6A     		ldr	r2, [r5, #36]
 1190              	.LVL84:
 1191              	.LBB244:
 1192              	.LBI244:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1193              		.loc 3 526 57 is_stmt 1 view .LVU336
 1194              	.LBB245:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1195              		.loc 3 528 3 view .LVU337
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1196              		.loc 3 531 4 view .LVU338
 1197              		.syntax unified
 1198              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1199 0278 96FAA6F3 		rbit r3, r6
 1200              	@ 0 "" 2
 1201              	.LVL85:
 1202              		.loc 3 544 3 view .LVU339
 1203              		.loc 3 544 3 is_stmt 0 view .LVU340
 1204              		.thumb
 1205              		.syntax unified
 1206              	.LBE245:
 1207              	.LBE244:
 292:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1208              		.loc 1 292 13 view .LVU341
 1209 027c B3FA83F3 		clz	r3, r3
 1210 0280 03F01F03 		and	r3, r3, #31
 1211 0284 01FA03F3 		lsl	r3, r1, r3
 292:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1212              		.loc 1 292 12 view .LVU342
 1213 0288 1342     		tst	r3, r2
 1214 028a 3FF4C7AE 		beq	.L51
 294:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1215              		.loc 1 294 9 is_stmt 1 view .LVU343
 294:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1216              		.loc 1 294 13 is_stmt 0 view .LVU344
 1217 028e FFF7FEFF 		bl	HAL_GetTick
 1218              	.LVL86:
 294:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1219              		.loc 1 294 27 view .LVU345
 1220 0292 C01B     		subs	r0, r0, r7
 294:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1221              		.loc 1 294 11 view .LVU346
 1222 0294 0228     		cmp	r0, #2
 1223 0296 E8D9     		bls	.L52
 1224 0298 16E7     		b	.L33
 1225              	.LVL87:
 1226              	.L46:
 1227              	.LBB246:
 304:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 1228              		.loc 1 304 5 is_stmt 1 view .LVU347
 307:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 1229              		.loc 1 307 5 view .LVU348
 311:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 1230              		.loc 1 311 5 view .LVU349
 311:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 1231              		.loc 1 311 8 is_stmt 0 view .LVU350
 1232 029a 1D49     		ldr	r1, .L111
 1233 029c CB69     		ldr	r3, [r1, #28]
 311:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 1234              		.loc 1 311 7 view .LVU351
 1235 029e D800     		lsls	r0, r3, #3
 1236 02a0 33D4     		bmi	.L84
 313:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       pwrclkchanged = SET;
 1237              		.loc 1 313 7 is_stmt 1 view .LVU352
 1238              	.LBB247:
 313:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       pwrclkchanged = SET;
 1239              		.loc 1 313 7 view .LVU353
 313:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       pwrclkchanged = SET;
 1240              		.loc 1 313 7 view .LVU354
 1241 02a2 CB69     		ldr	r3, [r1, #28]
 1242 02a4 43F08053 		orr	r3, r3, #268435456
 1243 02a8 CB61     		str	r3, [r1, #28]
 313:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       pwrclkchanged = SET;
 1244              		.loc 1 313 7 view .LVU355
 1245 02aa CB69     		ldr	r3, [r1, #28]
 1246 02ac 03F08053 		and	r3, r3, #268435456
 1247 02b0 0193     		str	r3, [sp, #4]
 313:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       pwrclkchanged = SET;
 1248              		.loc 1 313 7 view .LVU356
 1249 02b2 019B     		ldr	r3, [sp, #4]
 1250              	.LBE247:
 314:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 1251              		.loc 1 314 7 view .LVU357
 1252              	.LVL88:
 314:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 1253              		.loc 1 314 21 is_stmt 0 view .LVU358
 1254 02b4 0125     		movs	r5, #1
 1255              	.LVL89:
 1256              	.L55:
 317:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 1257              		.loc 1 317 5 is_stmt 1 view .LVU359
 317:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 1258              		.loc 1 317 8 is_stmt 0 view .LVU360
 1259 02b6 184E     		ldr	r6, .L111+8
 1260 02b8 3368     		ldr	r3, [r6]
 317:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 1261              		.loc 1 317 7 view .LVU361
 1262 02ba DA05     		lsls	r2, r3, #23
 1263 02bc 2ED5     		bpl	.L56
 1264              	.L61:
 335:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 1265              		.loc 1 335 5 is_stmt 1 view .LVU362
 335:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 1266              		.loc 1 335 5 view .LVU363
 1267 02be E368     		ldr	r3, [r4, #12]
 1268 02c0 012B     		cmp	r3, #1
 1269 02c2 3BD1     		bne	.L105
 1270              	.L110:
 335:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 1271              		.loc 1 335 5 discriminator 5 view .LVU364
 1272 02c4 0B6A     		ldr	r3, [r1, #32]
 1273 02c6 43F00103 		orr	r3, r3, #1
 1274              	.L108:
 335:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 1275              		.loc 1 335 5 is_stmt 0 discriminator 6 view .LVU365
 1276 02ca 0B62     		str	r3, [r1, #32]
 337:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 1277              		.loc 1 337 5 is_stmt 1 discriminator 6 view .LVU366
 340:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1278              		.loc 1 340 7 discriminator 6 view .LVU367
 340:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1279              		.loc 1 340 19 is_stmt 0 discriminator 6 view .LVU368
 1280 02cc FFF7FEFF 		bl	HAL_GetTick
 1281              	.LVL90:
 1282              	.LBB248:
 1283              	.LBB249:
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1284              		.loc 3 531 4 discriminator 6 view .LVU369
 1285 02d0 0226     		movs	r6, #2
 1286              	.LBE249:
 1287              	.LBE248:
 340:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1288              		.loc 1 340 19 discriminator 6 view .LVU370
 1289 02d2 8146     		mov	r9, r0
 1290              	.LVL91:
 343:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1291              		.loc 1 343 7 is_stmt 1 discriminator 6 view .LVU371
 1292 02d4 B046     		mov	r8, r6
 343:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1293              		.loc 1 343 13 is_stmt 0 discriminator 6 view .LVU372
 1294 02d6 0127     		movs	r7, #1
 1295              	.LVL92:
 1296              	.L83:
 1297              	.LBB251:
 1298              	.LBI248:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1299              		.loc 3 526 57 is_stmt 1 view .LVU373
 1300              	.LBB250:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1301              		.loc 3 528 3 view .LVU374
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1302              		.loc 3 531 4 view .LVU375
 1303              		.syntax unified
 1304              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1305 02d8 96FAA6F3 		rbit r3, r6
 1306              	@ 0 "" 2
 1307              	.LVL93:
 1308              		.loc 3 544 3 view .LVU376
 1309              		.loc 3 544 3 is_stmt 0 view .LVU377
 1310              		.thumb
 1311              		.syntax unified
 1312              	.LBE250:
 1313              	.LBE251:
 1314              	.LBB252:
 1315              	.LBI252:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1316              		.loc 3 526 57 is_stmt 1 view .LVU378
 1317              	.LBB253:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1318              		.loc 3 528 3 view .LVU379
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1319              		.loc 3 531 4 view .LVU380
 1320              		.syntax unified
 1321              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1322 02dc 96FAA6F3 		rbit r3, r6
 1323              	@ 0 "" 2
 1324              	.LVL94:
 1325              		.loc 3 544 3 view .LVU381
 1326              		.loc 3 544 3 is_stmt 0 view .LVU382
 1327              		.thumb
 1328              		.syntax unified
 1329              	.LBE253:
 1330              	.LBE252:
 343:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1331              		.loc 1 343 13 view .LVU383
 1332 02e0 002B     		cmp	r3, #0
 1333 02e2 6AD0     		beq	.L66
 343:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1334              		.loc 1 343 13 discriminator 4 view .LVU384
 1335 02e4 0A6A     		ldr	r2, [r1, #32]
 1336              	.L67:
 1337              	.LVL95:
 1338              	.LBB254:
 1339              	.LBI254:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1340              		.loc 3 526 57 is_stmt 1 discriminator 11 view .LVU385
 1341              	.LBB255:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1342              		.loc 3 528 3 discriminator 11 view .LVU386
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1343              		.loc 3 531 4 discriminator 11 view .LVU387
 1344              		.syntax unified
 1345              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1346 02e6 98FAA8F3 		rbit r3, r8
 1347              	@ 0 "" 2
 1348              	.LVL96:
 1349              		.loc 3 544 3 discriminator 11 view .LVU388
 1350              		.loc 3 544 3 is_stmt 0 discriminator 11 view .LVU389
 1351              		.thumb
 1352              		.syntax unified
 1353              	.LBE255:
 1354              	.LBE254:
 343:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1355              		.loc 1 343 13 discriminator 11 view .LVU390
 1356 02ea B3FA83F3 		clz	r3, r3
 1357 02ee 03F01F03 		and	r3, r3, #31
 1358 02f2 07FA03F3 		lsl	r3, r7, r3
 343:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1359              		.loc 1 343 12 discriminator 11 view .LVU391
 1360 02f6 1342     		tst	r3, r2
 1361 02f8 56D0     		beq	.L68
 1362              	.L73:
 367:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 1363              		.loc 1 367 5 is_stmt 1 view .LVU392
 367:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 1364              		.loc 1 367 7 is_stmt 0 view .LVU393
 1365 02fa 002D     		cmp	r5, #0
 1366 02fc 3FF492AE 		beq	.L54
 369:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 1367              		.loc 1 369 7 is_stmt 1 view .LVU394
 1368 0300 CB69     		ldr	r3, [r1, #28]
 1369 0302 23F08053 		bic	r3, r3, #268435456
 1370 0306 CB61     		str	r3, [r1, #28]
 1371 0308 8CE6     		b	.L54
 1372              	.LVL97:
 1373              	.L84:
 304:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 1374              		.loc 1 304 22 is_stmt 0 view .LVU395
 1375 030a 0025     		movs	r5, #0
 1376 030c D3E7     		b	.L55
 1377              	.L112:
 1378 030e 00BF     		.align	2
 1379              	.L111:
 1380 0310 00100240 		.word	1073876992
 1381 0314 20819010 		.word	277905696
 1382 0318 00700040 		.word	1073770496
 1383              	.LVL98:
 1384              	.L56:
 320:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1385              		.loc 1 320 7 is_stmt 1 view .LVU396
 1386 031c 3368     		ldr	r3, [r6]
 1387 031e 43F48073 		orr	r3, r3, #256
 1388 0322 3360     		str	r3, [r6]
 323:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 1389              		.loc 1 323 7 view .LVU397
 323:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 1390              		.loc 1 323 19 is_stmt 0 view .LVU398
 1391 0324 FFF7FEFF 		bl	HAL_GetTick
 1392              	.LVL99:
 1393 0328 0746     		mov	r7, r0
 1394              	.LVL100:
 325:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1395              		.loc 1 325 7 is_stmt 1 view .LVU399
 1396              	.L59:
 325:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1397              		.loc 1 325 13 is_stmt 0 view .LVU400
 1398 032a 3368     		ldr	r3, [r6]
 325:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1399              		.loc 1 325 12 view .LVU401
 1400 032c DB05     		lsls	r3, r3, #23
 1401 032e C6D4     		bmi	.L61
 327:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1402              		.loc 1 327 9 is_stmt 1 view .LVU402
 327:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1403              		.loc 1 327 13 is_stmt 0 view .LVU403
 1404 0330 FFF7FEFF 		bl	HAL_GetTick
 1405              	.LVL101:
 327:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1406              		.loc 1 327 27 view .LVU404
 1407 0334 C01B     		subs	r0, r0, r7
 327:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1408              		.loc 1 327 11 view .LVU405
 1409 0336 6428     		cmp	r0, #100
 1410 0338 F7D9     		bls	.L59
 1411 033a C5E6     		b	.L33
 1412              	.LVL102:
 1413              	.L105:
 335:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 1414              		.loc 1 335 5 is_stmt 1 discriminator 2 view .LVU406
 1415 033c 33BB     		cbnz	r3, .L63
 335:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 1416              		.loc 1 335 5 discriminator 3 view .LVU407
 1417 033e 0B6A     		ldr	r3, [r1, #32]
 1418 0340 23F00103 		bic	r3, r3, #1
 1419 0344 0B62     		str	r3, [r1, #32]
 335:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 1420              		.loc 1 335 5 discriminator 3 view .LVU408
 1421 0346 0B6A     		ldr	r3, [r1, #32]
 1422 0348 23F00403 		bic	r3, r3, #4
 1423 034c 0B62     		str	r3, [r1, #32]
 337:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 1424              		.loc 1 337 5 discriminator 3 view .LVU409
 354:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1425              		.loc 1 354 7 discriminator 3 view .LVU410
 354:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1426              		.loc 1 354 19 is_stmt 0 discriminator 3 view .LVU411
 1427 034e FFF7FEFF 		bl	HAL_GetTick
 1428              	.LVL103:
 1429              	.LBB256:
 1430              	.LBB257:
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1431              		.loc 3 531 4 discriminator 3 view .LVU412
 1432 0352 0226     		movs	r6, #2
 1433              	.LBE257:
 1434              	.LBE256:
 354:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       
 1435              		.loc 1 354 19 discriminator 3 view .LVU413
 1436 0354 8146     		mov	r9, r0
 1437              	.LVL104:
 357:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1438              		.loc 1 357 7 is_stmt 1 discriminator 3 view .LVU414
 1439 0356 B046     		mov	r8, r6
 357:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1440              		.loc 1 357 13 is_stmt 0 discriminator 3 view .LVU415
 1441 0358 0127     		movs	r7, #1
 1442              	.LVL105:
 1443              	.L64:
 1444              	.LBB259:
 1445              	.LBI256:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1446              		.loc 3 526 57 is_stmt 1 view .LVU416
 1447              	.LBB258:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1448              		.loc 3 528 3 view .LVU417
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1449              		.loc 3 531 4 view .LVU418
 1450              		.syntax unified
 1451              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1452 035a 96FAA6F3 		rbit r3, r6
 1453              	@ 0 "" 2
 1454              	.LVL106:
 1455              		.loc 3 544 3 view .LVU419
 1456              		.loc 3 544 3 is_stmt 0 view .LVU420
 1457              		.thumb
 1458              		.syntax unified
 1459              	.LBE258:
 1460              	.LBE259:
 1461              	.LBB260:
 1462              	.LBI260:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1463              		.loc 3 526 57 is_stmt 1 view .LVU421
 1464              	.LBB261:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1465              		.loc 3 528 3 view .LVU422
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1466              		.loc 3 531 4 view .LVU423
 1467              		.syntax unified
 1468              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1469 035e 96FAA6F3 		rbit r3, r6
 1470              	@ 0 "" 2
 1471              	.LVL107:
 1472              		.loc 3 544 3 view .LVU424
 1473              		.loc 3 544 3 is_stmt 0 view .LVU425
 1474              		.thumb
 1475              		.syntax unified
 1476              	.LBE261:
 1477              	.LBE260:
 357:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1478              		.loc 1 357 13 view .LVU426
 1479 0362 73B3     		cbz	r3, .L70
 357:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1480              		.loc 1 357 13 discriminator 4 view .LVU427
 1481 0364 0A6A     		ldr	r2, [r1, #32]
 1482              	.L71:
 1483              	.LVL108:
 1484              	.LBB262:
 1485              	.LBI262:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1486              		.loc 3 526 57 is_stmt 1 discriminator 11 view .LVU428
 1487              	.LBB263:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1488              		.loc 3 528 3 discriminator 11 view .LVU429
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1489              		.loc 3 531 4 discriminator 11 view .LVU430
 1490              		.syntax unified
 1491              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1492 0366 98FAA8F3 		rbit r3, r8
 1493              	@ 0 "" 2
 1494              	.LVL109:
 1495              		.loc 3 544 3 discriminator 11 view .LVU431
 1496              		.loc 3 544 3 is_stmt 0 discriminator 11 view .LVU432
 1497              		.thumb
 1498              		.syntax unified
 1499              	.LBE263:
 1500              	.LBE262:
 357:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1501              		.loc 1 357 13 discriminator 11 view .LVU433
 1502 036a B3FA83F3 		clz	r3, r3
 1503 036e 03F01F03 		and	r3, r3, #31
 1504 0372 07FA03F3 		lsl	r3, r7, r3
 357:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1505              		.loc 1 357 12 discriminator 11 view .LVU434
 1506 0376 1342     		tst	r3, r2
 1507 0378 BFD0     		beq	.L73
 359:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1508              		.loc 1 359 9 is_stmt 1 view .LVU435
 359:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1509              		.loc 1 359 13 is_stmt 0 view .LVU436
 1510 037a FFF7FEFF 		bl	HAL_GetTick
 1511              	.LVL110:
 359:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1512              		.loc 1 359 11 view .LVU437
 1513 037e 41F28833 		movw	r3, #5000
 359:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1514              		.loc 1 359 27 view .LVU438
 1515 0382 A0EB0900 		sub	r0, r0, r9
 359:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1516              		.loc 1 359 11 view .LVU439
 1517 0386 9842     		cmp	r0, r3
 1518 0388 E7D9     		bls	.L64
 1519 038a 9DE6     		b	.L33
 1520              	.LVL111:
 1521              	.L63:
 335:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 1522              		.loc 1 335 5 is_stmt 1 discriminator 4 view .LVU440
 1523 038c 052B     		cmp	r3, #5
 1524 038e 0B6A     		ldr	r3, [r1, #32]
 1525 0390 03D1     		bne	.L65
 335:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 1526              		.loc 1 335 5 discriminator 5 view .LVU441
 1527 0392 43F00403 		orr	r3, r3, #4
 1528 0396 0B62     		str	r3, [r1, #32]
 1529 0398 94E7     		b	.L110
 1530              	.L65:
 335:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 1531              		.loc 1 335 5 discriminator 6 view .LVU442
 1532 039a 23F00103 		bic	r3, r3, #1
 1533 039e 0B62     		str	r3, [r1, #32]
 335:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the LSE State */
 1534              		.loc 1 335 5 discriminator 6 view .LVU443
 1535 03a0 0B6A     		ldr	r3, [r1, #32]
 1536 03a2 23F00403 		bic	r3, r3, #4
 1537 03a6 90E7     		b	.L108
 1538              	.LVL112:
 1539              	.L68:
 345:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1540              		.loc 1 345 9 view .LVU444
 345:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1541              		.loc 1 345 13 is_stmt 0 view .LVU445
 1542 03a8 FFF7FEFF 		bl	HAL_GetTick
 1543              	.LVL113:
 345:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1544              		.loc 1 345 11 view .LVU446
 1545 03ac 41F28833 		movw	r3, #5000
 345:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1546              		.loc 1 345 27 view .LVU447
 1547 03b0 A0EB0900 		sub	r0, r0, r9
 345:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1548              		.loc 1 345 11 view .LVU448
 1549 03b4 9842     		cmp	r0, r3
 1550 03b6 8FD9     		bls	.L83
 1551 03b8 86E6     		b	.L33
 1552              	.L66:
 1553              	.LVL114:
 1554              	.LBB264:
 1555              	.LBI264:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1556              		.loc 3 526 57 is_stmt 1 view .LVU449
 1557              	.LBB265:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1558              		.loc 3 528 3 view .LVU450
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1559              		.loc 3 531 4 view .LVU451
 1560              		.syntax unified
 1561              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1562 03ba 96FAA6F3 		rbit r3, r6
 1563              	@ 0 "" 2
 1564              	.LVL115:
 1565              		.loc 3 544 3 view .LVU452
 1566              		.loc 3 544 3 is_stmt 0 view .LVU453
 1567              		.thumb
 1568              		.syntax unified
 1569              	.LBE265:
 1570              	.LBE264:
 343:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1571              		.loc 1 343 13 view .LVU454
 1572 03be 4A6A     		ldr	r2, [r1, #36]
 1573 03c0 91E7     		b	.L67
 1574              	.L70:
 1575              	.LVL116:
 1576              	.LBB266:
 1577              	.LBI266:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1578              		.loc 3 526 57 is_stmt 1 view .LVU455
 1579              	.LBB267:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1580              		.loc 3 528 3 view .LVU456
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1581              		.loc 3 531 4 view .LVU457
 1582              		.syntax unified
 1583              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1584 03c2 96FAA6F3 		rbit r3, r6
 1585              	@ 0 "" 2
 1586              	.LVL117:
 1587              		.loc 3 544 3 view .LVU458
 1588              		.loc 3 544 3 is_stmt 0 view .LVU459
 1589              		.thumb
 1590              		.syntax unified
 1591              	.LBE267:
 1592              	.LBE266:
 357:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1593              		.loc 1 357 13 view .LVU460
 1594 03c6 4A6A     		ldr	r2, [r1, #36]
 1595 03c8 CDE7     		b	.L71
 1596              	.LVL118:
 1597              	.L74:
 357:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1598              		.loc 1 357 13 view .LVU461
 1599              	.LBE246:
 379:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     { 
 1600              		.loc 1 379 5 is_stmt 1 view .LVU462
 379:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     { 
 1601              		.loc 1 379 8 is_stmt 0 view .LVU463
 1602 03ca 4349     		ldr	r1, .L113
 1603 03cc 4B68     		ldr	r3, [r1, #4]
 1604 03ce 03F00C03 		and	r3, r3, #12
 379:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     { 
 1605              		.loc 1 379 7 view .LVU464
 1606 03d2 082B     		cmp	r3, #8
 1607 03d4 3FF44DAE 		beq	.L39
 381:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1608              		.loc 1 381 7 is_stmt 1 view .LVU465
 381:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 1609              		.loc 1 381 9 is_stmt 0 view .LVU466
 1610 03d8 022A     		cmp	r2, #2
 1611 03da 4FF08073 		mov	r3, #16777216
 1612 03de 54D1     		bne	.L75
 384:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 1613              		.loc 1 384 9 is_stmt 1 view .LVU467
 385:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 1614              		.loc 1 385 9 view .LVU468
 391:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1615              		.loc 1 391 9 view .LVU469
 1616              	.LVL119:
 1617              	.LBB268:
 1618              	.LBI268:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1619              		.loc 3 526 57 view .LVU470
 1620              	.LBB269:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1621              		.loc 3 528 3 view .LVU471
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1622              		.loc 3 531 4 view .LVU472
 1623              		.syntax unified
 1624              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1625 03e0 93FAA3F3 		rbit r3, r3
 1626              	@ 0 "" 2
 1627              	.LVL120:
 1628              		.loc 3 544 3 view .LVU473
 1629              		.loc 3 544 3 is_stmt 0 view .LVU474
 1630              		.thumb
 1631              		.syntax unified
 1632              	.LBE269:
 1633              	.LBE268:
 391:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1634              		.loc 1 391 9 view .LVU475
 1635 03e4 B3FA83F3 		clz	r3, r3
 1636 03e8 03F18453 		add	r3, r3, #276824064
 1637 03ec 03F58413 		add	r3, r3, #1081344
 1638 03f0 9B00     		lsls	r3, r3, #2
 1639 03f2 0022     		movs	r2, #0
 1640 03f4 1A60     		str	r2, [r3]
 394:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1641              		.loc 1 394 9 is_stmt 1 view .LVU476
 394:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1642              		.loc 1 394 21 is_stmt 0 view .LVU477
 1643 03f6 FFF7FEFF 		bl	HAL_GetTick
 1644              	.LVL121:
 399:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1645              		.loc 1 399 13 view .LVU478
 1646 03fa DFF8E080 		ldr	r8, .L113+4
 394:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1647              		.loc 1 394 21 view .LVU479
 1648 03fe 0746     		mov	r7, r0
 1649              	.LVL122:
 397:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1650              		.loc 1 397 9 is_stmt 1 view .LVU480
 1651              	.LBB270:
 1652              	.LBB271:
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1653              		.loc 3 531 4 is_stmt 0 view .LVU481
 1654 0400 4FF00076 		mov	r6, #33554432
 1655              	.LBE271:
 1656              	.LBE270:
 397:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1657              		.loc 1 397 15 view .LVU482
 1658 0404 0125     		movs	r5, #1
 1659              	.LVL123:
 1660              	.L76:
 1661              	.LBB273:
 1662              	.LBI270:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1663              		.loc 3 526 57 is_stmt 1 view .LVU483
 1664              	.LBB272:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1665              		.loc 3 528 3 view .LVU484
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1666              		.loc 3 531 4 view .LVU485
 1667              		.syntax unified
 1668              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1669 0406 96FAA6F3 		rbit r3, r6
 1670              	@ 0 "" 2
 1671              	.LVL124:
 1672              		.loc 3 544 3 view .LVU486
 1673              		.loc 3 544 3 is_stmt 0 view .LVU487
 1674              		.thumb
 1675              		.syntax unified
 1676              	.LBE272:
 1677              	.LBE273:
 397:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1678              		.loc 1 397 15 view .LVU488
 1679 040a 0A68     		ldr	r2, [r1]
 1680              	.LVL125:
 1681              	.LBB274:
 1682              	.LBI274:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1683              		.loc 3 526 57 is_stmt 1 view .LVU489
 1684              	.LBB275:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1685              		.loc 3 528 3 view .LVU490
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1686              		.loc 3 531 4 view .LVU491
 1687              		.syntax unified
 1688              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1689 040c 96FAA6F3 		rbit r3, r6
 1690              	@ 0 "" 2
 1691              	.LVL126:
 1692              		.loc 3 544 3 view .LVU492
 1693              		.loc 3 544 3 is_stmt 0 view .LVU493
 1694              		.thumb
 1695              		.syntax unified
 1696              	.LBE275:
 1697              	.LBE274:
 397:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1698              		.loc 1 397 15 view .LVU494
 1699 0410 B3FA83F3 		clz	r3, r3
 1700 0414 03F01F03 		and	r3, r3, #31
 1701 0418 05FA03F3 		lsl	r3, r5, r3
 397:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1702              		.loc 1 397 14 view .LVU495
 1703 041c 1342     		tst	r3, r2
 1704 041e 2ED1     		bne	.L77
 412:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****                            RCC_OscInitStruct->PLL.PLLMUL);
 1705              		.loc 1 412 7 is_stmt 1 view .LVU496
 1706 0420 D4E90803 		ldrd	r0, r3, [r4, #32]
 1707 0424 4A68     		ldr	r2, [r1, #4]
 1708 0426 0343     		orrs	r3, r3, r0
 1709 0428 22F47412 		bic	r2, r2, #3997696
 1710 042c 1343     		orrs	r3, r3, r2
 1711 042e 4B60     		str	r3, [r1, #4]
 416:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1712              		.loc 1 416 9 view .LVU497
 1713              	.LVL127:
 1714              	.LBB276:
 1715              	.LBI276:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1716              		.loc 3 526 57 view .LVU498
 1717              	.LBB277:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1718              		.loc 3 528 3 view .LVU499
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1719              		.loc 3 531 4 view .LVU500
 1720 0430 4FF08073 		mov	r3, #16777216
 1721              		.syntax unified
 1722              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1723 0434 93FAA3F3 		rbit r3, r3
 1724              	@ 0 "" 2
 1725              	.LVL128:
 1726              		.loc 3 544 3 view .LVU501
 1727              		.loc 3 544 3 is_stmt 0 view .LVU502
 1728              		.thumb
 1729              		.syntax unified
 1730              	.LBE277:
 1731              	.LBE276:
 416:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1732              		.loc 1 416 9 view .LVU503
 1733 0438 B3FA83F3 		clz	r3, r3
 1734 043c 03F18453 		add	r3, r3, #276824064
 1735 0440 03F58413 		add	r3, r3, #1081344
 1736 0444 9B00     		lsls	r3, r3, #2
 424:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1737              		.loc 1 424 13 view .LVU504
 1738 0446 254F     		ldr	r7, .L113+4
 1739              	.LVL129:
 416:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1740              		.loc 1 416 9 view .LVU505
 1741 0448 1D60     		str	r5, [r3]
 419:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1742              		.loc 1 419 9 is_stmt 1 view .LVU506
 419:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1743              		.loc 1 419 21 is_stmt 0 view .LVU507
 1744 044a FFF7FEFF 		bl	HAL_GetTick
 1745              	.LVL130:
 1746              	.LBB278:
 1747              	.LBB279:
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1748              		.loc 3 531 4 view .LVU508
 1749 044e 4FF00074 		mov	r4, #33554432
 1750              	.LVL131:
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1751              		.loc 3 531 4 view .LVU509
 1752              	.LBE279:
 1753              	.LBE278:
 419:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1754              		.loc 1 419 21 view .LVU510
 1755 0452 0646     		mov	r6, r0
 1756              	.LVL132:
 422:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1757              		.loc 1 422 9 is_stmt 1 view .LVU511
 422:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1758              		.loc 1 422 15 is_stmt 0 view .LVU512
 1759 0454 0125     		movs	r5, #1
 1760              	.LVL133:
 1761              	.L78:
 1762              	.LBB281:
 1763              	.LBI278:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1764              		.loc 3 526 57 is_stmt 1 view .LVU513
 1765              	.LBB280:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1766              		.loc 3 528 3 view .LVU514
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1767              		.loc 3 531 4 view .LVU515
 1768              		.syntax unified
 1769              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1770 0456 94FAA4F3 		rbit r3, r4
 1771              	@ 0 "" 2
 1772              	.LVL134:
 1773              		.loc 3 544 3 view .LVU516
 1774              		.loc 3 544 3 is_stmt 0 view .LVU517
 1775              		.thumb
 1776              		.syntax unified
 1777              	.LBE280:
 1778              	.LBE281:
 422:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1779              		.loc 1 422 15 view .LVU518
 1780 045a 0A68     		ldr	r2, [r1]
 1781              	.LVL135:
 1782              	.LBB282:
 1783              	.LBI282:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1784              		.loc 3 526 57 is_stmt 1 view .LVU519
 1785              	.LBB283:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1786              		.loc 3 528 3 view .LVU520
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1787              		.loc 3 531 4 view .LVU521
 1788              		.syntax unified
 1789              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1790 045c 94FAA4F3 		rbit r3, r4
 1791              	@ 0 "" 2
 1792              	.LVL136:
 1793              		.loc 3 544 3 view .LVU522
 1794              		.loc 3 544 3 is_stmt 0 view .LVU523
 1795              		.thumb
 1796              		.syntax unified
 1797              	.LBE283:
 1798              	.LBE282:
 422:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1799              		.loc 1 422 15 view .LVU524
 1800 0460 B3FA83F3 		clz	r3, r3
 1801 0464 03F01F03 		and	r3, r3, #31
 1802 0468 05FA03F3 		lsl	r3, r5, r3
 422:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1803              		.loc 1 422 14 view .LVU525
 1804 046c 1342     		tst	r3, r2
 1805 046e 7FF4DDAD 		bne	.L80
 424:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1806              		.loc 1 424 11 is_stmt 1 view .LVU526
 424:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1807              		.loc 1 424 15 is_stmt 0 view .LVU527
 1808 0472 FFF7FEFF 		bl	HAL_GetTick
 1809              	.LVL137:
 424:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1810              		.loc 1 424 29 view .LVU528
 1811 0476 801B     		subs	r0, r0, r6
 424:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1812              		.loc 1 424 13 view .LVU529
 1813 0478 B842     		cmp	r0, r7
 1814 047a ECD9     		bls	.L78
 1815 047c 24E6     		b	.L33
 1816              	.LVL138:
 1817              	.L77:
 399:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1818              		.loc 1 399 11 is_stmt 1 view .LVU530
 399:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1819              		.loc 1 399 15 is_stmt 0 view .LVU531
 1820 047e FFF7FEFF 		bl	HAL_GetTick
 1821              	.LVL139:
 399:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1822              		.loc 1 399 29 view .LVU532
 1823 0482 C01B     		subs	r0, r0, r7
 399:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1824              		.loc 1 399 13 view .LVU533
 1825 0484 4045     		cmp	r0, r8
 1826 0486 BED9     		bls	.L76
 1827 0488 1EE6     		b	.L33
 1828              	.LVL140:
 1829              	.L75:
 433:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****  
 1830              		.loc 1 433 9 is_stmt 1 view .LVU534
 1831              	.LBB284:
 1832              	.LBI284:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1833              		.loc 3 526 57 view .LVU535
 1834              	.LBB285:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1835              		.loc 3 528 3 view .LVU536
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1836              		.loc 3 531 4 view .LVU537
 1837              		.syntax unified
 1838              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1839 048a 93FAA3F3 		rbit r3, r3
 1840              	@ 0 "" 2
 1841              	.LVL141:
 1842              		.loc 3 544 3 view .LVU538
 1843              		.loc 3 544 3 is_stmt 0 view .LVU539
 1844              		.thumb
 1845              		.syntax unified
 1846              	.LBE285:
 1847              	.LBE284:
 433:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****  
 1848              		.loc 1 433 9 view .LVU540
 1849 048e B3FA83F3 		clz	r3, r3
 1850 0492 03F18453 		add	r3, r3, #276824064
 1851 0496 03F58413 		add	r3, r3, #1081344
 1852 049a 9B00     		lsls	r3, r3, #2
 1853 049c 0022     		movs	r2, #0
 1854 049e 1A60     		str	r2, [r3]
 436:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1855              		.loc 1 436 9 is_stmt 1 view .LVU541
 436:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1856              		.loc 1 436 21 is_stmt 0 view .LVU542
 1857 04a0 FFF7FEFF 		bl	HAL_GetTick
 1858              	.LVL142:
 441:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1859              		.loc 1 441 13 view .LVU543
 1860 04a4 0D4F     		ldr	r7, .L113+4
 436:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 1861              		.loc 1 436 21 view .LVU544
 1862 04a6 0646     		mov	r6, r0
 1863              	.LVL143:
 439:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1864              		.loc 1 439 9 is_stmt 1 view .LVU545
 1865              	.LBB286:
 1866              	.LBB287:
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1867              		.loc 3 531 4 is_stmt 0 view .LVU546
 1868 04a8 4FF00074 		mov	r4, #33554432
 1869              	.LVL144:
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1870              		.loc 3 531 4 view .LVU547
 1871              	.LBE287:
 1872              	.LBE286:
 439:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1873              		.loc 1 439 15 view .LVU548
 1874 04ac 0125     		movs	r5, #1
 1875              	.LVL145:
 1876              	.L81:
 1877              	.LBB289:
 1878              	.LBI286:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1879              		.loc 3 526 57 is_stmt 1 view .LVU549
 1880              	.LBB288:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1881              		.loc 3 528 3 view .LVU550
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1882              		.loc 3 531 4 view .LVU551
 1883              		.syntax unified
 1884              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1885 04ae 94FAA4F3 		rbit r3, r4
 1886              	@ 0 "" 2
 1887              	.LVL146:
 1888              		.loc 3 544 3 view .LVU552
 1889              		.loc 3 544 3 is_stmt 0 view .LVU553
 1890              		.thumb
 1891              		.syntax unified
 1892              	.LBE288:
 1893              	.LBE289:
 439:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1894              		.loc 1 439 15 view .LVU554
 1895 04b2 0A68     		ldr	r2, [r1]
 1896              	.LVL147:
 1897              	.LBB290:
 1898              	.LBI290:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 1899              		.loc 3 526 57 is_stmt 1 view .LVU555
 1900              	.LBB291:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 1901              		.loc 3 528 3 view .LVU556
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 1902              		.loc 3 531 4 view .LVU557
 1903              		.syntax unified
 1904              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 1905 04b4 94FAA4F3 		rbit r3, r4
 1906              	@ 0 "" 2
 1907              	.LVL148:
 1908              		.loc 3 544 3 view .LVU558
 1909              		.loc 3 544 3 is_stmt 0 view .LVU559
 1910              		.thumb
 1911              		.syntax unified
 1912              	.LBE291:
 1913              	.LBE290:
 439:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1914              		.loc 1 439 15 view .LVU560
 1915 04b8 B3FA83F3 		clz	r3, r3
 1916 04bc 03F01F03 		and	r3, r3, #31
 1917 04c0 05FA03F3 		lsl	r3, r5, r3
 439:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 1918              		.loc 1 439 14 view .LVU561
 1919 04c4 1342     		tst	r3, r2
 1920 04c6 3FF4B1AD 		beq	.L80
 441:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1921              		.loc 1 441 11 is_stmt 1 view .LVU562
 441:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1922              		.loc 1 441 15 is_stmt 0 view .LVU563
 1923 04ca FFF7FEFF 		bl	HAL_GetTick
 1924              	.LVL149:
 441:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1925              		.loc 1 441 29 view .LVU564
 1926 04ce 801B     		subs	r0, r0, r6
 441:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           {
 1927              		.loc 1 441 13 view .LVU565
 1928 04d0 B842     		cmp	r0, r7
 1929 04d2 ECD9     		bls	.L81
 1930 04d4 F8E5     		b	.L33
 1931              	.L114:
 1932 04d6 00BF     		.align	2
 1933              	.L113:
 1934 04d8 00100240 		.word	1073876992
 1935 04dc 400D0300 		.word	200000
 1936              		.cfi_endproc
 1937              	.LFE132:
 1939              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1940              		.align	1
 1941              		.global	HAL_RCC_ClockConfig
 1942              		.syntax unified
 1943              		.thumb
 1944              		.thumb_func
 1945              		.fpu softvfp
 1947              	HAL_RCC_ClockConfig:
 1948              	.LVL150:
 1949              	.LFB133:
 456:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 457:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 458:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** /**
 459:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified 
 460:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         parameters in the RCC_ClkInitStruct.
 461:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 462:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         contains the configuration information for the RCC peripheral.
 463:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  FLatency FLASH Latency                   
 464:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *          The value of this parameter depend on device used within the same series
 465:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 466:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 467:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *
 468:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 469:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 470:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         of failure of the HSE used directly or indirectly as system clock
 471:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         (if the Clock Security System CSS is enabled).
 472:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *           
 473:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @note   A switch from one clock source to another occurs only if the target
 474:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked). 
 475:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         If a clock source which is not yet ready is selected, the switch will
 476:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         occur when the clock source will be ready. 
 477:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 478:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         currently used as system clock source.
 479:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @retval HAL status
 480:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   */
 481:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 482:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 1950              		.loc 1 482 1 is_stmt 1 view -0
 1951              		.cfi_startproc
 1952              		@ args = 0, pretend = 0, frame = 0
 1953              		@ frame_needed = 0, uses_anonymous_args = 0
 483:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 1954              		.loc 1 483 3 view .LVU567
 484:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   
 485:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check the parameters */
 486:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(RCC_ClkInitStruct != NULL);
 1955              		.loc 1 486 3 view .LVU568
 487:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 1956              		.loc 1 487 3 view .LVU569
 488:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1957              		.loc 1 488 3 view .LVU570
 489:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 490:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 491:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   must be correctly programmed according to the frequency of the CPU clock 
 492:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     (HCLK) of the device. */
 493:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 494:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 495:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 1958              		.loc 1 495 3 view .LVU571
 1959              		.loc 1 495 23 is_stmt 0 view .LVU572
 1960 0000 504A     		ldr	r2, .L158
 482:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 1961              		.loc 1 482 1 view .LVU573
 1962 0002 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1963              	.LCFI4:
 1964              		.cfi_def_cfa_offset 24
 1965              		.cfi_offset 3, -24
 1966              		.cfi_offset 4, -20
 1967              		.cfi_offset 5, -16
 1968              		.cfi_offset 6, -12
 1969              		.cfi_offset 7, -8
 1970              		.cfi_offset 14, -4
 1971              		.loc 1 495 23 view .LVU574
 1972 0004 1368     		ldr	r3, [r2]
 1973              		.loc 1 495 29 view .LVU575
 1974 0006 03F00703 		and	r3, r3, #7
 1975              		.loc 1 495 5 view .LVU576
 1976 000a 8B42     		cmp	r3, r1
 482:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 1977              		.loc 1 482 1 view .LVU577
 1978 000c 0546     		mov	r5, r0
 1979              		.loc 1 495 5 view .LVU578
 1980 000e 1BD3     		bcc	.L116
 1981              	.L119:
 496:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {    
 497:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 498:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 499:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 500:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 501:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     memory by reading the FLASH_ACR register */
 502:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 503:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 504:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       return HAL_ERROR;
 505:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 506:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 507:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 508:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 509:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 1982              		.loc 1 509 3 is_stmt 1 view .LVU579
 1983              		.loc 1 509 25 is_stmt 0 view .LVU580
 1984 0010 2A68     		ldr	r2, [r5]
 1985              		.loc 1 509 5 view .LVU581
 1986 0012 9007     		lsls	r0, r2, #30
 1987              	.LVL151:
 1988              		.loc 1 509 5 view .LVU582
 1989 0014 24D4     		bmi	.L117
 1990              	.L118:
 510:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 511:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 512:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 513:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 514:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 515:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/ 
 516:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 1991              		.loc 1 516 3 is_stmt 1 view .LVU583
 1992              		.loc 1 516 5 is_stmt 0 view .LVU584
 1993 0016 D207     		lsls	r2, r2, #31
 1994 0018 2AD4     		bmi	.L121
 1995              	.LVL152:
 1996              	.L131:
 517:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {    
 518:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 519:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 520:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* HSE is selected as System Clock Source */
 521:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 522:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 523:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Check the HSE ready flag */  
 524:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 525:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 526:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_ERROR;
 527:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 528:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 529:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* PLL is selected as System Clock Source */
 530:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 531:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 532:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Check the PLL ready flag */  
 533:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 534:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 535:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_ERROR;
 536:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 537:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 538:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* HSI is selected as System Clock Source */
 539:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     else
 540:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 541:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Check the HSI ready flag */  
 542:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 543:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 544:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_ERROR;
 545:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 546:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 547:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 548:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 549:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Get Start Tick */
 550:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     tickstart = HAL_GetTick();
 551:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 552:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 553:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 554:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 555:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 556:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 557:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 558:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           return HAL_TIMEOUT;
 559:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 560:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 561:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 562:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 563:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 564:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 565:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 566:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 567:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 568:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           return HAL_TIMEOUT;
 569:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 570:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 571:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 572:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     else
 573:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 574:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 575:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 576:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 577:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 578:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           return HAL_TIMEOUT;
 579:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 580:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 581:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }      
 582:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }    
 583:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 584:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 1997              		.loc 1 584 3 is_stmt 1 view .LVU585
 1998              		.loc 1 584 23 is_stmt 0 view .LVU586
 1999 001a 4A4A     		ldr	r2, .L158
 2000 001c 1368     		ldr	r3, [r2]
 2001              		.loc 1 584 29 view .LVU587
 2002 001e 03F00703 		and	r3, r3, #7
 2003              		.loc 1 584 5 view .LVU588
 2004 0022 8B42     		cmp	r3, r1
 2005 0024 7AD8     		bhi	.L122
 2006              	.L123:
 585:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {    
 586:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 587:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 588:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 589:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 590:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     memory by reading the FLASH_ACR register */
 591:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 592:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 593:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       return HAL_ERROR;
 594:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 595:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }    
 596:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 597:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/ 
 598:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 2007              		.loc 1 598 3 is_stmt 1 view .LVU589
 2008              		.loc 1 598 25 is_stmt 0 view .LVU590
 2009 0026 2868     		ldr	r0, [r5]
 2010              		.loc 1 598 5 view .LVU591
 2011 0028 4307     		lsls	r3, r0, #29
 2012 002a 00F18280 		bmi	.L137
 2013              	.LVL153:
 2014              	.L138:
 599:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 600:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 601:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 602:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 603:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   
 604:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/ 
 605:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 2015              		.loc 1 605 3 is_stmt 1 view .LVU592
 2016              		.loc 1 605 5 is_stmt 0 view .LVU593
 2017 002e 10F00800 		ands	r0, r0, #8
 2018 0032 14D0     		beq	.L120
 606:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 607:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 2019              		.loc 1 607 5 is_stmt 1 view .LVU594
 608:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 2020              		.loc 1 608 5 view .LVU595
 2021 0034 444A     		ldr	r2, .L158+4
 2022 0036 2969     		ldr	r1, [r5, #16]
 2023 0038 5368     		ldr	r3, [r2, #4]
 2024 003a 23F46053 		bic	r3, r3, #14336
 2025 003e 43EAC103 		orr	r3, r3, r1, lsl #3
 2026 0042 5360     		str	r3, [r2, #4]
 609:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 610:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****  
 611:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Update the SystemCoreClock global variable */
 612:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   //SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_
 613:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 614:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Configure the source of time base considering new system clocks settings*/
 615:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   //HAL_InitTick (TICK_INT_PRIORITY);
 616:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   
 617:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   return HAL_OK;
 2027              		.loc 1 617 10 is_stmt 0 view .LVU596
 2028 0044 0020     		movs	r0, #0
 2029 0046 0AE0     		b	.L120
 2030              	.LVL154:
 2031              	.L116:
 498:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 2032              		.loc 1 498 5 is_stmt 1 view .LVU597
 2033 0048 1368     		ldr	r3, [r2]
 2034 004a 23F00703 		bic	r3, r3, #7
 2035 004e 0B43     		orrs	r3, r3, r1
 2036 0050 1360     		str	r3, [r2]
 502:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2037              		.loc 1 502 5 view .LVU598
 502:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2038              		.loc 1 502 14 is_stmt 0 view .LVU599
 2039 0052 1368     		ldr	r3, [r2]
 502:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2040              		.loc 1 502 20 view .LVU600
 2041 0054 03F00703 		and	r3, r3, #7
 502:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2042              		.loc 1 502 7 view .LVU601
 2043 0058 8B42     		cmp	r3, r1
 2044 005a D9D0     		beq	.L119
 2045              	.LVL155:
 2046              	.L125:
 504:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 2047              		.loc 1 504 14 view .LVU602
 2048 005c 0120     		movs	r0, #1
 2049              	.LVL156:
 2050              	.L120:
 618:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 2051              		.loc 1 618 1 view .LVU603
 2052 005e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2053              	.LVL157:
 2054              	.L117:
 511:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2055              		.loc 1 511 5 is_stmt 1 view .LVU604
 512:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 2056              		.loc 1 512 5 view .LVU605
 2057 0060 3948     		ldr	r0, .L158+4
 2058 0062 AC68     		ldr	r4, [r5, #8]
 2059 0064 4368     		ldr	r3, [r0, #4]
 2060 0066 23F0F003 		bic	r3, r3, #240
 2061 006a 2343     		orrs	r3, r3, r4
 2062 006c 4360     		str	r3, [r0, #4]
 2063 006e D2E7     		b	.L118
 2064              	.L121:
 518:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 2065              		.loc 1 518 5 view .LVU606
 521:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2066              		.loc 1 521 5 view .LVU607
 521:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2067              		.loc 1 521 25 is_stmt 0 view .LVU608
 2068 0070 6A68     		ldr	r2, [r5, #4]
 2069 0072 354C     		ldr	r4, .L158+4
 521:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2070              		.loc 1 521 7 view .LVU609
 2071 0074 012A     		cmp	r2, #1
 2072 0076 27D1     		bne	.L124
 524:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2073              		.loc 1 524 7 is_stmt 1 view .LVU610
 2074              	.LVL158:
 2075              	.LBB292:
 2076              	.LBI292:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 2077              		.loc 3 526 57 view .LVU611
 2078              	.LBB293:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 2079              		.loc 3 528 3 view .LVU612
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 2080              		.loc 3 531 4 view .LVU613
 2081 0078 4FF40033 		mov	r3, #131072
 2082              		.syntax unified
 2083              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 2084 007c 93FAA3F0 		rbit r0, r3
 2085              	@ 0 "" 2
 2086              	.LVL159:
 2087              		.loc 3 544 3 view .LVU614
 2088              		.loc 3 544 3 is_stmt 0 view .LVU615
 2089              		.thumb
 2090              		.syntax unified
 2091              	.LBE293:
 2092              	.LBE292:
 524:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2093              		.loc 1 524 10 view .LVU616
 2094 0080 2068     		ldr	r0, [r4]
 2095              	.LVL160:
 2096              	.LBB294:
 2097              	.LBI294:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 2098              		.loc 3 526 57 is_stmt 1 view .LVU617
 2099              	.LBB295:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 2100              		.loc 3 528 3 view .LVU618
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 2101              		.loc 3 531 4 view .LVU619
 2102              		.syntax unified
 2103              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 2104 0082 93FAA3F3 		rbit r3, r3
 2105              	@ 0 "" 2
 2106              	.LVL161:
 2107              		.loc 3 544 3 view .LVU620
 2108              		.loc 3 544 3 is_stmt 0 view .LVU621
 2109              		.thumb
 2110              		.syntax unified
 2111              	.LBE295:
 2112              	.LBE294:
 524:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2113              		.loc 1 524 10 view .LVU622
 2114 0086 B3FA83F3 		clz	r3, r3
 2115 008a 03F01F03 		and	r3, r3, #31
 2116 008e 02FA03F3 		lsl	r3, r2, r3
 524:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2117              		.loc 1 524 9 view .LVU623
 2118 0092 0342     		tst	r3, r0
 2119              	.L155:
 542:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2120              		.loc 1 542 9 view .LVU624
 2121 0094 E2D0     		beq	.L125
 547:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2122              		.loc 1 547 5 is_stmt 1 view .LVU625
 2123 0096 6368     		ldr	r3, [r4, #4]
 2124 0098 23F00303 		bic	r3, r3, #3
 2125 009c 1A43     		orrs	r2, r2, r3
 2126 009e 6260     		str	r2, [r4, #4]
 550:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 2127              		.loc 1 550 5 view .LVU626
 550:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 2128              		.loc 1 550 17 is_stmt 0 view .LVU627
 2129 00a0 FFF7FEFF 		bl	HAL_GetTick
 2130              	.LVL162:
 552:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2131              		.loc 1 552 25 view .LVU628
 2132 00a4 6B68     		ldr	r3, [r5, #4]
 552:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2133              		.loc 1 552 7 view .LVU629
 2134 00a6 012B     		cmp	r3, #1
 550:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 2135              		.loc 1 550 17 view .LVU630
 2136 00a8 0646     		mov	r6, r0
 2137              	.LVL163:
 552:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2138              		.loc 1 552 5 is_stmt 1 view .LVU631
 556:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2139              		.loc 1 556 11 is_stmt 0 view .LVU632
 2140 00aa 41F28837 		movw	r7, #5000
 552:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2141              		.loc 1 552 7 view .LVU633
 2142 00ae 1ED1     		bne	.L152
 2143              	.LVL164:
 2144              	.L128:
 554:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2145              		.loc 1 554 14 view .LVU634
 2146 00b0 6368     		ldr	r3, [r4, #4]
 2147 00b2 03F00C03 		and	r3, r3, #12
 554:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2148              		.loc 1 554 13 view .LVU635
 2149 00b6 042B     		cmp	r3, #4
 2150 00b8 AFD0     		beq	.L131
 556:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2151              		.loc 1 556 9 is_stmt 1 view .LVU636
 556:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2152              		.loc 1 556 13 is_stmt 0 view .LVU637
 2153 00ba FFF7FEFF 		bl	HAL_GetTick
 2154              	.LVL165:
 556:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2155              		.loc 1 556 27 view .LVU638
 2156 00be 801B     		subs	r0, r0, r6
 556:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2157              		.loc 1 556 11 view .LVU639
 2158 00c0 B842     		cmp	r0, r7
 2159 00c2 F5D9     		bls	.L128
 2160              	.L134:
 558:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 2161              		.loc 1 558 18 view .LVU640
 2162 00c4 0320     		movs	r0, #3
 2163 00c6 CAE7     		b	.L120
 2164              	.LVL166:
 2165              	.L124:
 530:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2166              		.loc 1 530 10 is_stmt 1 view .LVU641
 530:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2167              		.loc 1 530 12 is_stmt 0 view .LVU642
 2168 00c8 022A     		cmp	r2, #2
 533:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2169              		.loc 1 533 7 is_stmt 1 view .LVU643
 2170              	.LVL167:
 2171              	.LBB296:
 2172              	.LBI296:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 2173              		.loc 3 526 57 view .LVU644
 2174              	.LBB297:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 2175              		.loc 3 528 3 view .LVU645
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 2176              		.loc 3 531 4 view .LVU646
 2177 00ca 0CBF     		ite	eq
 2178 00cc 4FF00073 		moveq	r3, #33554432
 2179              	.LBE297:
 2180              	.LBE296:
 542:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2181              		.loc 1 542 7 view .LVU647
 2182              	.LVL168:
 2183              	.LBB298:
 2184              	.LBI298:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 2185              		.loc 3 526 57 view .LVU648
 2186              	.LBB299:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 2187              		.loc 3 528 3 view .LVU649
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 2188              		.loc 3 531 4 view .LVU650
 2189 00d0 0223     		movne	r3, #2
 2190              		.syntax unified
 2191              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 2192 00d2 93FAA3F0 		rbit r0, r3
 2193              	@ 0 "" 2
 2194              	.LVL169:
 2195              		.loc 3 544 3 view .LVU651
 2196              		.loc 3 544 3 is_stmt 0 view .LVU652
 2197              		.thumb
 2198              		.syntax unified
 2199              	.LBE299:
 2200              	.LBE298:
 542:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2201              		.loc 1 542 10 view .LVU653
 2202 00d6 2668     		ldr	r6, [r4]
 2203              	.LVL170:
 2204              	.LBB300:
 2205              	.LBI300:
 526:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** {
 2206              		.loc 3 526 57 is_stmt 1 view .LVU654
 2207              	.LBB301:
 528:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** 
 2208              		.loc 3 528 3 view .LVU655
 531:../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h **** #else
 2209              		.loc 3 531 4 view .LVU656
 2210              		.syntax unified
 2211              	@ 531 "../hardware/victims/firmware/hal/stm32f3/CMSIS/core/cmsis_gcc.h" 1
 2212 00d8 93FAA3F3 		rbit r3, r3
 2213              	@ 0 "" 2
 2214              	.LVL171:
 2215              		.loc 3 544 3 view .LVU657
 2216              		.loc 3 544 3 is_stmt 0 view .LVU658
 2217              		.thumb
 2218              		.syntax unified
 2219              	.LBE301:
 2220              	.LBE300:
 542:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2221              		.loc 1 542 10 view .LVU659
 2222 00dc B3FA83F3 		clz	r3, r3
 2223 00e0 03F01F03 		and	r3, r3, #31
 2224 00e4 0120     		movs	r0, #1
 2225 00e6 00FA03F3 		lsl	r3, r0, r3
 542:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2226              		.loc 1 542 9 view .LVU660
 2227 00ea 3342     		tst	r3, r6
 2228 00ec D2E7     		b	.L155
 2229              	.LVL172:
 2230              	.L152:
 562:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2231              		.loc 1 562 10 is_stmt 1 view .LVU661
 562:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2232              		.loc 1 562 12 is_stmt 0 view .LVU662
 2233 00ee 022B     		cmp	r3, #2
 2234 00f0 0FD1     		bne	.L133
 2235              	.LVL173:
 2236              	.L132:
 564:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2237              		.loc 1 564 14 view .LVU663
 2238 00f2 6368     		ldr	r3, [r4, #4]
 2239 00f4 03F00C03 		and	r3, r3, #12
 564:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2240              		.loc 1 564 13 view .LVU664
 2241 00f8 082B     		cmp	r3, #8
 2242 00fa 8ED0     		beq	.L131
 566:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2243              		.loc 1 566 9 is_stmt 1 view .LVU665
 566:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2244              		.loc 1 566 13 is_stmt 0 view .LVU666
 2245 00fc FFF7FEFF 		bl	HAL_GetTick
 2246              	.LVL174:
 566:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2247              		.loc 1 566 27 view .LVU667
 2248 0100 801B     		subs	r0, r0, r6
 566:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2249              		.loc 1 566 11 view .LVU668
 2250 0102 B842     		cmp	r0, r7
 2251 0104 F5D9     		bls	.L132
 2252 0106 DDE7     		b	.L134
 2253              	.L136:
 576:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2254              		.loc 1 576 9 is_stmt 1 view .LVU669
 576:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2255              		.loc 1 576 13 is_stmt 0 view .LVU670
 2256 0108 FFF7FEFF 		bl	HAL_GetTick
 2257              	.LVL175:
 576:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2258              		.loc 1 576 27 view .LVU671
 2259 010c 801B     		subs	r0, r0, r6
 576:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2260              		.loc 1 576 11 view .LVU672
 2261 010e B842     		cmp	r0, r7
 2262 0110 D8D8     		bhi	.L134
 2263              	.L133:
 574:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2264              		.loc 1 574 14 view .LVU673
 2265 0112 6368     		ldr	r3, [r4, #4]
 574:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2266              		.loc 1 574 13 view .LVU674
 2267 0114 13F00C0F 		tst	r3, #12
 2268 0118 F6D1     		bne	.L136
 2269 011a 7EE7     		b	.L131
 2270              	.LVL176:
 2271              	.L122:
 587:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 2272              		.loc 1 587 5 is_stmt 1 view .LVU675
 2273 011c 1368     		ldr	r3, [r2]
 2274 011e 23F00703 		bic	r3, r3, #7
 2275 0122 0B43     		orrs	r3, r3, r1
 2276 0124 1360     		str	r3, [r2]
 591:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2277              		.loc 1 591 5 view .LVU676
 591:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2278              		.loc 1 591 14 is_stmt 0 view .LVU677
 2279 0126 1368     		ldr	r3, [r2]
 591:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2280              		.loc 1 591 20 view .LVU678
 2281 0128 03F00703 		and	r3, r3, #7
 591:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2282              		.loc 1 591 7 view .LVU679
 2283 012c 8B42     		cmp	r3, r1
 2284 012e 95D1     		bne	.L125
 2285 0130 79E7     		b	.L123
 2286              	.L137:
 600:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 2287              		.loc 1 600 5 is_stmt 1 view .LVU680
 601:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 2288              		.loc 1 601 5 view .LVU681
 2289 0132 054A     		ldr	r2, .L158+4
 2290 0134 E968     		ldr	r1, [r5, #12]
 2291              	.LVL177:
 601:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 2292              		.loc 1 601 5 is_stmt 0 view .LVU682
 2293 0136 5368     		ldr	r3, [r2, #4]
 2294 0138 23F4E063 		bic	r3, r3, #1792
 2295 013c 0B43     		orrs	r3, r3, r1
 2296 013e 5360     		str	r3, [r2, #4]
 2297 0140 75E7     		b	.L138
 2298              	.L159:
 2299 0142 00BF     		.align	2
 2300              	.L158:
 2301 0144 00200240 		.word	1073881088
 2302 0148 00100240 		.word	1073876992
 2303              		.cfi_endproc
 2304              	.LFE133:
 2306              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 2307              		.align	1
 2308              		.global	HAL_RCC_GetPCLK2Freq
 2309              		.syntax unified
 2310              		.thumb
 2311              		.thumb_func
 2312              		.fpu softvfp
 2314              	HAL_RCC_GetPCLK2Freq:
 2315              	.LFB147:
 2316              		.cfi_startproc
 2317              		@ args = 0, pretend = 0, frame = 0
 2318              		@ frame_needed = 0, uses_anonymous_args = 0
 2319              		@ link register save eliminated.
 2320 0000 4FF4E100 		mov	r0, #7372800
 2321 0004 7047     		bx	lr
 2322              		.cfi_endproc
 2323              	.LFE147:
 2325              		.section	.text.HAL_GPIO_Init,"ax",%progbits
 2326              		.align	1
 2327              		.global	HAL_GPIO_Init
 2328              		.syntax unified
 2329              		.thumb
 2330              		.thumb_func
 2331              		.fpu softvfp
 2333              	HAL_GPIO_Init:
 2334              	.LVL178:
 2335              	.LFB135:
 619:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 620:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** /**
 621:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @brief  Returns the PCLK2 frequency
 622:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
 623:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
 624:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @retval PCLK2 frequency
 625:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   */
 626:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
 627:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 628:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
 629:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   //return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_C
 630:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   return F_CPU;
 631:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 632:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 633:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 634:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 635:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #define GPIO_MODE             (0x00000003U)
 636:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #define EXTI_MODE             (0x10000000U)
 637:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #define GPIO_MODE_IT          (0x00010000U)
 638:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #define GPIO_MODE_EVT         (0x00020000U)
 639:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #define RISING_EDGE           (0x00100000U)
 640:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #define FALLING_EDGE          (0x00200000U)
 641:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #define GPIO_OUTPUT_TYPE      (0x00000010U)
 642:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 643:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #define GPIO_NUMBER           (16U)
 644:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 645:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** #define __HAL_RCC_GPIOA_CLK_ENABLE()   do { \
 646:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****                                         __IO uint32_t tmpreg; \
 647:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_GPIOAEN);\
 648:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****                                         /* Delay after an RCC peripheral clock enabling */ \
 649:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****                                         tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_GPIOAEN);\
 650:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****                                         UNUSED(tmpreg); \
 651:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****                                       } while(0U)
 652:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 653:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 654:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** /**
 655:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @brief  Initialize the GPIOx peripheral according to the specified parameters in the GPIO_Init.
 656:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  GPIOx: where x can be (A..F) to select the GPIO peripheral for STM32F3 family devices
 657:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
 658:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         the configuration information for the specified GPIO peripheral.
 659:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @retval None
 660:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   */
 661:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
 662:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 2336              		.loc 1 662 1 is_stmt 1 view -0
 2337              		.cfi_startproc
 2338              		@ args = 0, pretend = 0, frame = 8
 2339              		@ frame_needed = 0, uses_anonymous_args = 0
 663:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t position = 0x00U;
 2340              		.loc 1 663 3 view .LVU684
 664:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t iocurrent = 0x00U;
 2341              		.loc 1 664 3 view .LVU685
 665:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t temp = 0x00U;
 2342              		.loc 1 665 3 view .LVU686
 666:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 667:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check the parameters */
 668:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 2343              		.loc 1 668 3 view .LVU687
 669:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 2344              		.loc 1 669 3 view .LVU688
 670:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 2345              		.loc 1 670 3 view .LVU689
 671:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 2346              		.loc 1 671 3 view .LVU690
 672:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 673:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Configure the port pins */
 674:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   while (((GPIO_Init->Pin) >> position) != RESET)
 2347              		.loc 1 674 3 view .LVU691
 662:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t position = 0x00U;
 2348              		.loc 1 662 1 is_stmt 0 view .LVU692
 2349 0000 2DE9F74F 		push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 2350              	.LCFI5:
 2351              		.cfi_def_cfa_offset 48
 2352              		.cfi_offset 4, -36
 2353              		.cfi_offset 5, -32
 2354              		.cfi_offset 6, -28
 2355              		.cfi_offset 7, -24
 2356              		.cfi_offset 8, -20
 2357              		.cfi_offset 9, -16
 2358              		.cfi_offset 10, -12
 2359              		.cfi_offset 11, -8
 2360              		.cfi_offset 14, -4
 2361              		.loc 1 674 21 view .LVU693
 2362 0004 D1F80080 		ldr	r8, [r1]
 2363              	.LBB302:
 675:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 676:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Get current io position */
 677:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     iocurrent = (GPIO_Init->Pin) & (1U << position);
 678:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 679:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(iocurrent)
 680:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 681:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /*--------------------- GPIO Mode Configuration ------------------------*/
 682:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* In case of Alternate function mode selection */
 683:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 684:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 685:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Check the Alternate function parameters */
 686:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 687:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 688:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 689:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Configure Alternate function mapped with the current IO */
 690:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp = GPIOx->AFR[position >> 3];
 691:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 692:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 693:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->AFR[position >> 3] = temp;
 694:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 695:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 696:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
 697:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp = GPIOx->MODER;
 698:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 699:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 700:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       GPIOx->MODER = temp;
 701:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 702:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* In case of Output or Alternate function mode selection */
 703:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 704:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 705:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 706:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Check the Speed parameter */
 707:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 708:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Configure the IO Speed */
 709:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp = GPIOx->OSPEEDR;
 710:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 711:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (GPIO_Init->Speed << (position * 2U));
 712:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->OSPEEDR = temp;
 713:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 714:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Configure the IO Output Type */
 715:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp = GPIOx->OTYPER;
 716:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 717:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 718:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->OTYPER = temp;
 719:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 720:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 721:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Activate the Pull-up or Pull down resistor for the current IO */
 722:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp = GPIOx->PUPDR;
 723:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 724:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp |= ((GPIO_Init->Pull) << (position * 2U));
 725:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       GPIOx->PUPDR = temp;
 726:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 727:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /*--------------------- EXTI Mode Configuration ------------------------*/
 728:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Configure the External Interrupt or event for the current IO */
 729:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 730:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 731:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Enable SYSCFG Clock */
 732:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         __HAL_RCC_SYSCFG_CLK_ENABLE();
 2364              		.loc 1 732 9 view .LVU694
 2365 0008 DFF87491 		ldr	r9, .L186+8
 2366              	.LBE302:
 733:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 734:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp = SYSCFG->EXTICR[position >> 2];
 735:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 736:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 737:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 738:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 739:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Clear EXTI line configuration */
 740:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp = EXTI->IMR;
 2367              		.loc 1 740 14 view .LVU695
 2368 000c 5A4A     		ldr	r2, .L186
 663:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t iocurrent = 0x00U;
 2369              		.loc 1 663 12 view .LVU696
 2370 000e 0023     		movs	r3, #0
 2371              	.LVL179:
 2372              	.L162:
 674:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 2373              		.loc 1 674 9 view .LVU697
 2374 0010 38FA03F4 		lsrs	r4, r8, r3
 2375 0014 02D1     		bne	.L177
 741:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 742:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 743:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 744:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           temp |= iocurrent;
 745:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 746:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         EXTI->IMR = temp;
 747:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 748:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp = EXTI->EMR;
 749:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 750:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 751:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 752:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           temp |= iocurrent;
 753:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 754:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         EXTI->EMR = temp;
 755:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 756:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Clear Rising Falling edge configuration */
 757:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp = EXTI->RTSR;
 758:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 759:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 760:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 761:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           temp |= iocurrent;
 762:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 763:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         EXTI->RTSR = temp;
 764:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 765:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp = EXTI->FTSR;
 766:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 767:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 768:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 769:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****           temp |= iocurrent;
 770:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 771:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         EXTI->FTSR = temp;
 772:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 773:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 774:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     
 775:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     position++;
 776:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 777:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 2376              		.loc 1 777 1 view .LVU698
 2377 0016 03B0     		add	sp, sp, #12
 2378              	.LCFI6:
 2379              		.cfi_remember_state
 2380              		.cfi_def_cfa_offset 36
 2381              		@ sp needed
 2382 0018 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2383              	.L177:
 2384              	.LCFI7:
 2385              		.cfi_restore_state
 677:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2386              		.loc 1 677 5 is_stmt 1 view .LVU699
 677:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2387              		.loc 1 677 40 is_stmt 0 view .LVU700
 2388 001c 0124     		movs	r4, #1
 2389 001e 04FA03FA 		lsl	r10, r4, r3
 2390              	.LVL180:
 679:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2391              		.loc 1 679 5 is_stmt 1 view .LVU701
 679:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2392              		.loc 1 679 7 is_stmt 0 view .LVU702
 2393 0022 1AEA0805 		ands	r5, r10, r8
 2394              	.LVL181:
 679:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 2395              		.loc 1 679 7 view .LVU703
 2396 0026 00F09C80 		beq	.L164
 683:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2397              		.loc 1 683 7 is_stmt 1 view .LVU704
 683:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2398              		.loc 1 683 20 is_stmt 0 view .LVU705
 2399 002a 4C68     		ldr	r4, [r1, #4]
 683:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2400              		.loc 1 683 9 view .LVU706
 2401 002c 24F0100B 		bic	fp, r4, #16
 2402 0030 BBF1020F 		cmp	fp, #2
 2403 0034 14D1     		bne	.L165
 686:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 2404              		.loc 1 686 9 is_stmt 1 view .LVU707
 687:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         
 2405              		.loc 1 687 9 view .LVU708
 690:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 2406              		.loc 1 690 9 view .LVU709
 690:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 2407              		.loc 1 690 36 is_stmt 0 view .LVU710
 2408 0036 4FEAD30C 		lsr	ip, r3, #3
 2409 003a 00EB8C0C 		add	ip, r0, ip, lsl #2
 691:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 2410              		.loc 1 691 28 view .LVU711
 2411 003e 03F0070E 		and	lr, r3, #7
 690:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 2412              		.loc 1 690 14 view .LVU712
 2413 0042 DCF82060 		ldr	r6, [ip, #32]
 2414              	.LVL182:
 691:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 2415              		.loc 1 691 9 is_stmt 1 view .LVU713
 691:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 2416              		.loc 1 691 57 is_stmt 0 view .LVU714
 2417 0046 4FEA8E0E 		lsl	lr, lr, #2
 691:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 2418              		.loc 1 691 24 view .LVU715
 2419 004a 0F27     		movs	r7, #15
 2420 004c 07FA0EF7 		lsl	r7, r7, lr
 691:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 2421              		.loc 1 691 14 view .LVU716
 2422 0050 26EA0707 		bic	r7, r6, r7
 2423              	.LVL183:
 692:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->AFR[position >> 3] = temp;
 2424              		.loc 1 692 9 is_stmt 1 view .LVU717
 692:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->AFR[position >> 3] = temp;
 2425              		.loc 1 692 51 is_stmt 0 view .LVU718
 2426 0054 0E69     		ldr	r6, [r1, #16]
 2427 0056 06FA0EF6 		lsl	r6, r6, lr
 692:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->AFR[position >> 3] = temp;
 2428              		.loc 1 692 14 view .LVU719
 2429 005a 3E43     		orrs	r6, r6, r7
 2430              	.LVL184:
 693:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 2431              		.loc 1 693 9 is_stmt 1 view .LVU720
 693:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 2432              		.loc 1 693 35 is_stmt 0 view .LVU721
 2433 005c CCF82060 		str	r6, [ip, #32]
 2434              	.LVL185:
 2435              	.L165:
 697:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 2436              		.loc 1 697 7 is_stmt 1 view .LVU722
 2437 0060 4FEA430E 		lsl	lr, r3, #1
 698:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 2438              		.loc 1 698 35 is_stmt 0 view .LVU723
 2439 0064 0327     		movs	r7, #3
 697:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 2440              		.loc 1 697 12 view .LVU724
 2441 0066 0668     		ldr	r6, [r0]
 2442              	.LVL186:
 698:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 2443              		.loc 1 698 7 is_stmt 1 view .LVU725
 698:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 2444              		.loc 1 698 35 is_stmt 0 view .LVU726
 2445 0068 07FA0EF7 		lsl	r7, r7, lr
 698:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 2446              		.loc 1 698 15 view .LVU727
 2447 006c FF43     		mvns	r7, r7
 699:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       GPIOx->MODER = temp;
 2448              		.loc 1 699 33 view .LVU728
 2449 006e 04F0030C 		and	ip, r4, #3
 698:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 2450              		.loc 1 698 12 view .LVU729
 2451 0072 3E40     		ands	r6, r6, r7
 2452              	.LVL187:
 699:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       GPIOx->MODER = temp;
 2453              		.loc 1 699 7 is_stmt 1 view .LVU730
 699:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       GPIOx->MODER = temp;
 2454              		.loc 1 699 46 is_stmt 0 view .LVU731
 2455 0074 0CFA0EFC 		lsl	ip, ip, lr
 703:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 2456              		.loc 1 703 9 view .LVU732
 2457 0078 0BF1FF3B 		add	fp, fp, #-1
 699:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       GPIOx->MODER = temp;
 2458              		.loc 1 699 12 view .LVU733
 2459 007c 4CEA0606 		orr	r6, ip, r6
 2460              	.LVL188:
 700:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2461              		.loc 1 700 7 is_stmt 1 view .LVU734
 703:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 2462              		.loc 1 703 9 is_stmt 0 view .LVU735
 2463 0080 BBF1010F 		cmp	fp, #1
 700:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2464              		.loc 1 700 20 view .LVU736
 2465 0084 0660     		str	r6, [r0]
 703:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 2466              		.loc 1 703 7 is_stmt 1 view .LVU737
 703:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 2467              		.loc 1 703 9 is_stmt 0 view .LVU738
 2468 0086 11D8     		bhi	.L166
 707:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Configure the IO Speed */
 2469              		.loc 1 707 9 is_stmt 1 view .LVU739
 709:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 2470              		.loc 1 709 9 view .LVU740
 709:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 2471              		.loc 1 709 14 is_stmt 0 view .LVU741
 2472 0088 8668     		ldr	r6, [r0, #8]
 2473              	.LVL189:
 710:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (GPIO_Init->Speed << (position * 2U));
 2474              		.loc 1 710 9 is_stmt 1 view .LVU742
 710:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (GPIO_Init->Speed << (position * 2U));
 2475              		.loc 1 710 14 is_stmt 0 view .LVU743
 2476 008a 06EA070B 		and	fp, r6, r7
 2477              	.LVL190:
 711:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->OSPEEDR = temp;
 2478              		.loc 1 711 9 is_stmt 1 view .LVU744
 711:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->OSPEEDR = temp;
 2479              		.loc 1 711 35 is_stmt 0 view .LVU745
 2480 008e CE68     		ldr	r6, [r1, #12]
 2481 0090 06FA0EFC 		lsl	ip, r6, lr
 711:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->OSPEEDR = temp;
 2482              		.loc 1 711 14 view .LVU746
 2483 0094 4CEA0B06 		orr	r6, ip, fp
 2484              	.LVL191:
 712:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2485              		.loc 1 712 9 is_stmt 1 view .LVU747
 712:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2486              		.loc 1 712 24 is_stmt 0 view .LVU748
 2487 0098 8660     		str	r6, [r0, #8]
 715:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 2488              		.loc 1 715 9 is_stmt 1 view .LVU749
 715:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 2489              		.loc 1 715 14 is_stmt 0 view .LVU750
 2490 009a 4668     		ldr	r6, [r0, #4]
 2491              	.LVL192:
 716:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 2492              		.loc 1 716 9 is_stmt 1 view .LVU751
 716:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 2493              		.loc 1 716 14 is_stmt 0 view .LVU752
 2494 009c 26EA0A0A 		bic	r10, r6, r10
 2495              	.LVL193:
 717:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->OTYPER = temp;
 2496              		.loc 1 717 9 is_stmt 1 view .LVU753
 717:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->OTYPER = temp;
 2497              		.loc 1 717 56 is_stmt 0 view .LVU754
 2498 00a0 C4F30016 		ubfx	r6, r4, #4, #1
 717:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->OTYPER = temp;
 2499              		.loc 1 717 63 view .LVU755
 2500 00a4 9E40     		lsls	r6, r6, r3
 717:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         GPIOx->OTYPER = temp;
 2501              		.loc 1 717 14 view .LVU756
 2502 00a6 46EA0A06 		orr	r6, r6, r10
 2503              	.LVL194:
 718:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 2504              		.loc 1 718 9 is_stmt 1 view .LVU757
 718:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 2505              		.loc 1 718 23 is_stmt 0 view .LVU758
 2506 00aa 4660     		str	r6, [r0, #4]
 2507              	.LVL195:
 2508              	.L166:
 722:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 2509              		.loc 1 722 7 is_stmt 1 view .LVU759
 722:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 2510              		.loc 1 722 12 is_stmt 0 view .LVU760
 2511 00ac C668     		ldr	r6, [r0, #12]
 2512              	.LVL196:
 723:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp |= ((GPIO_Init->Pull) << (position * 2U));
 2513              		.loc 1 723 7 is_stmt 1 view .LVU761
 723:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       temp |= ((GPIO_Init->Pull) << (position * 2U));
 2514              		.loc 1 723 12 is_stmt 0 view .LVU762
 2515 00ae 3740     		ands	r7, r7, r6
 2516              	.LVL197:
 724:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       GPIOx->PUPDR = temp;
 2517              		.loc 1 724 7 is_stmt 1 view .LVU763
 724:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       GPIOx->PUPDR = temp;
 2518              		.loc 1 724 34 is_stmt 0 view .LVU764
 2519 00b0 8E68     		ldr	r6, [r1, #8]
 2520 00b2 06FA0EF6 		lsl	r6, r6, lr
 724:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       GPIOx->PUPDR = temp;
 2521              		.loc 1 724 12 view .LVU765
 2522 00b6 3743     		orrs	r7, r7, r6
 2523              	.LVL198:
 725:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2524              		.loc 1 725 7 is_stmt 1 view .LVU766
 729:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2525              		.loc 1 729 9 is_stmt 0 view .LVU767
 2526 00b8 E600     		lsls	r6, r4, #3
 725:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2527              		.loc 1 725 20 view .LVU768
 2528 00ba C760     		str	r7, [r0, #12]
 729:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2529              		.loc 1 729 7 is_stmt 1 view .LVU769
 729:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 2530              		.loc 1 729 9 is_stmt 0 view .LVU770
 2531 00bc 51D5     		bpl	.L164
 732:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2532              		.loc 1 732 9 is_stmt 1 view .LVU771
 2533              	.LBB303:
 732:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2534              		.loc 1 732 9 view .LVU772
 732:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2535              		.loc 1 732 9 view .LVU773
 2536 00be D9F81860 		ldr	r6, [r9, #24]
 2537 00c2 46F00106 		orr	r6, r6, #1
 2538 00c6 C9F81860 		str	r6, [r9, #24]
 732:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2539              		.loc 1 732 9 view .LVU774
 2540 00ca D9F81860 		ldr	r6, [r9, #24]
 2541 00ce 23F00307 		bic	r7, r3, #3
 2542              	.LVL199:
 732:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2543              		.loc 1 732 9 is_stmt 0 view .LVU775
 2544 00d2 07F18047 		add	r7, r7, #1073741824
 2545 00d6 06F00106 		and	r6, r6, #1
 2546 00da 07F58037 		add	r7, r7, #65536
 2547 00de 0196     		str	r6, [sp, #4]
 732:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2548              		.loc 1 732 9 is_stmt 1 view .LVU776
 2549              	.LBE303:
 735:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 2550              		.loc 1 735 46 is_stmt 0 view .LVU777
 2551 00e0 03F0030E 		and	lr, r3, #3
 2552              	.LBB304:
 732:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2553              		.loc 1 732 9 view .LVU778
 2554 00e4 019E     		ldr	r6, [sp, #4]
 2555              	.LBE304:
 734:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 2556              		.loc 1 734 9 is_stmt 1 view .LVU779
 734:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 2557              		.loc 1 734 14 is_stmt 0 view .LVU780
 2558 00e6 BE68     		ldr	r6, [r7, #8]
 2559              	.LVL200:
 735:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 2560              		.loc 1 735 9 is_stmt 1 view .LVU781
 735:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 2561              		.loc 1 735 34 is_stmt 0 view .LVU782
 2562 00e8 4FEA8E0E 		lsl	lr, lr, #2
 735:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 2563              		.loc 1 735 27 view .LVU783
 2564 00ec 4FF00F0C 		mov	ip, #15
 2565 00f0 0CFA0EFC 		lsl	ip, ip, lr
 736:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2566              		.loc 1 736 18 view .LVU784
 2567 00f4 B0F1904F 		cmp	r0, #1207959552
 735:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 2568              		.loc 1 735 14 view .LVU785
 2569 00f8 26EA0C0C 		bic	ip, r6, ip
 2570              	.LVL201:
 736:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2571              		.loc 1 736 9 is_stmt 1 view .LVU786
 736:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2572              		.loc 1 736 18 is_stmt 0 view .LVU787
 2573 00fc 33D0     		beq	.L178
 736:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2574              		.loc 1 736 18 discriminator 1 view .LVU788
 2575 00fe 1F4E     		ldr	r6, .L186+4
 2576 0100 B042     		cmp	r0, r6
 2577 0102 32D0     		beq	.L179
 736:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2578              		.loc 1 736 18 discriminator 3 view .LVU789
 2579 0104 06F58066 		add	r6, r6, #1024
 2580 0108 B042     		cmp	r0, r6
 2581 010a 30D0     		beq	.L180
 736:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2582              		.loc 1 736 18 discriminator 5 view .LVU790
 2583 010c 06F58066 		add	r6, r6, #1024
 2584 0110 B042     		cmp	r0, r6
 2585 0112 2ED0     		beq	.L181
 736:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2586              		.loc 1 736 18 discriminator 7 view .LVU791
 2587 0114 06F58066 		add	r6, r6, #1024
 2588 0118 B042     		cmp	r0, r6
 2589 011a 0CBF     		ite	eq
 2590 011c 0426     		moveq	r6, #4
 2591 011e 0526     		movne	r6, #5
 2592              	.L168:
 736:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2593              		.loc 1 736 40 discriminator 20 view .LVU792
 2594 0120 06FA0EF6 		lsl	r6, r6, lr
 736:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2595              		.loc 1 736 14 discriminator 20 view .LVU793
 2596 0124 46EA0C06 		orr	r6, r6, ip
 2597              	.LVL202:
 737:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2598              		.loc 1 737 9 is_stmt 1 discriminator 20 view .LVU794
 737:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2599              		.loc 1 737 39 is_stmt 0 discriminator 20 view .LVU795
 2600 0128 BE60     		str	r6, [r7, #8]
 740:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 2601              		.loc 1 740 9 is_stmt 1 discriminator 20 view .LVU796
 740:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 2602              		.loc 1 740 14 is_stmt 0 discriminator 20 view .LVU797
 2603 012a 1668     		ldr	r6, [r2]
 2604              	.LVL203:
 741:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 2605              		.loc 1 741 9 is_stmt 1 discriminator 20 view .LVU798
 741:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 2606              		.loc 1 741 17 is_stmt 0 discriminator 20 view .LVU799
 2607 012c EF43     		mvns	r7, r5
 2608              	.LVL204:
 742:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2609              		.loc 1 742 9 is_stmt 1 discriminator 20 view .LVU800
 742:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2610              		.loc 1 742 11 is_stmt 0 discriminator 20 view .LVU801
 2611 012e 14F4803F 		tst	r4, #65536
 741:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 2612              		.loc 1 741 14 discriminator 20 view .LVU802
 2613 0132 0CBF     		ite	eq
 2614 0134 3E40     		andeq	r6, r6, r7
 2615              	.LVL205:
 744:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 2616              		.loc 1 744 11 is_stmt 1 discriminator 20 view .LVU803
 744:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 2617              		.loc 1 744 16 is_stmt 0 discriminator 20 view .LVU804
 2618 0136 2E43     		orrne	r6, r6, r5
 2619              	.LVL206:
 746:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2620              		.loc 1 746 9 is_stmt 1 discriminator 20 view .LVU805
 746:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2621              		.loc 1 746 19 is_stmt 0 discriminator 20 view .LVU806
 2622 0138 1660     		str	r6, [r2]
 748:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 2623              		.loc 1 748 9 is_stmt 1 discriminator 20 view .LVU807
 748:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 2624              		.loc 1 748 14 is_stmt 0 discriminator 20 view .LVU808
 2625 013a 5668     		ldr	r6, [r2, #4]
 2626              	.LVL207:
 749:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 2627              		.loc 1 749 9 is_stmt 1 discriminator 20 view .LVU809
 750:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2628              		.loc 1 750 9 discriminator 20 view .LVU810
 750:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2629              		.loc 1 750 11 is_stmt 0 discriminator 20 view .LVU811
 2630 013c 14F4003F 		tst	r4, #131072
 749:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 2631              		.loc 1 749 14 discriminator 20 view .LVU812
 2632 0140 0CBF     		ite	eq
 2633 0142 3E40     		andeq	r6, r6, r7
 2634              	.LVL208:
 752:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 2635              		.loc 1 752 11 is_stmt 1 discriminator 20 view .LVU813
 752:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 2636              		.loc 1 752 16 is_stmt 0 discriminator 20 view .LVU814
 2637 0144 2E43     		orrne	r6, r6, r5
 2638              	.LVL209:
 754:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2639              		.loc 1 754 9 is_stmt 1 discriminator 20 view .LVU815
 754:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2640              		.loc 1 754 19 is_stmt 0 discriminator 20 view .LVU816
 2641 0146 5660     		str	r6, [r2, #4]
 757:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 2642              		.loc 1 757 9 is_stmt 1 discriminator 20 view .LVU817
 757:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 2643              		.loc 1 757 14 is_stmt 0 discriminator 20 view .LVU818
 2644 0148 9668     		ldr	r6, [r2, #8]
 2645              	.LVL210:
 758:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 2646              		.loc 1 758 9 is_stmt 1 discriminator 20 view .LVU819
 759:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2647              		.loc 1 759 9 discriminator 20 view .LVU820
 759:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2648              		.loc 1 759 11 is_stmt 0 discriminator 20 view .LVU821
 2649 014a 14F4801F 		tst	r4, #1048576
 758:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 2650              		.loc 1 758 14 discriminator 20 view .LVU822
 2651 014e 0CBF     		ite	eq
 2652 0150 3E40     		andeq	r6, r6, r7
 2653              	.LVL211:
 761:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 2654              		.loc 1 761 11 is_stmt 1 discriminator 20 view .LVU823
 761:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 2655              		.loc 1 761 16 is_stmt 0 discriminator 20 view .LVU824
 2656 0152 2E43     		orrne	r6, r6, r5
 2657              	.LVL212:
 763:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2658              		.loc 1 763 9 is_stmt 1 discriminator 20 view .LVU825
 763:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2659              		.loc 1 763 20 is_stmt 0 discriminator 20 view .LVU826
 2660 0154 9660     		str	r6, [r2, #8]
 765:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 2661              		.loc 1 765 9 is_stmt 1 discriminator 20 view .LVU827
 765:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         temp &= ~((uint32_t)iocurrent);
 2662              		.loc 1 765 14 is_stmt 0 discriminator 20 view .LVU828
 2663 0156 D668     		ldr	r6, [r2, #12]
 2664              	.LVL213:
 766:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 2665              		.loc 1 766 9 is_stmt 1 discriminator 20 view .LVU829
 767:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2666              		.loc 1 767 9 discriminator 20 view .LVU830
 767:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         {
 2667              		.loc 1 767 11 is_stmt 0 discriminator 20 view .LVU831
 2668 0158 A402     		lsls	r4, r4, #10
 766:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 2669              		.loc 1 766 14 discriminator 20 view .LVU832
 2670 015a 54BF     		ite	pl
 2671 015c 3E40     		andpl	r6, r6, r7
 2672              	.LVL214:
 769:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 2673              		.loc 1 769 11 is_stmt 1 discriminator 20 view .LVU833
 769:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         }
 2674              		.loc 1 769 16 is_stmt 0 discriminator 20 view .LVU834
 2675 015e 2E43     		orrmi	r6, r6, r5
 2676              	.LVL215:
 771:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 2677              		.loc 1 771 9 is_stmt 1 discriminator 20 view .LVU835
 771:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 2678              		.loc 1 771 20 is_stmt 0 discriminator 20 view .LVU836
 2679 0160 D660     		str	r6, [r2, #12]
 2680              	.LVL216:
 2681              	.L164:
 775:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 2682              		.loc 1 775 5 is_stmt 1 view .LVU837
 775:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 2683              		.loc 1 775 13 is_stmt 0 view .LVU838
 2684 0162 0133     		adds	r3, r3, #1
 2685              	.LVL217:
 775:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 2686              		.loc 1 775 13 view .LVU839
 2687 0164 54E7     		b	.L162
 2688              	.LVL218:
 2689              	.L178:
 736:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2690              		.loc 1 736 18 view .LVU840
 2691 0166 0026     		movs	r6, #0
 2692 0168 DAE7     		b	.L168
 2693              	.L179:
 2694 016a 0126     		movs	r6, #1
 2695 016c D8E7     		b	.L168
 2696              	.L180:
 2697 016e 0226     		movs	r6, #2
 2698 0170 D6E7     		b	.L168
 2699              	.L181:
 2700 0172 0326     		movs	r6, #3
 2701 0174 D4E7     		b	.L168
 2702              	.L187:
 2703 0176 00BF     		.align	2
 2704              	.L186:
 2705 0178 00040140 		.word	1073808384
 2706 017c 00040048 		.word	1207960576
 2707 0180 00100240 		.word	1073876992
 2708              		.cfi_endproc
 2709              	.LFE135:
 2711              		.section	.text.HAL_GPIO_WritePin,"ax",%progbits
 2712              		.align	1
 2713              		.global	HAL_GPIO_WritePin
 2714              		.syntax unified
 2715              		.thumb
 2716              		.thumb_func
 2717              		.fpu softvfp
 2719              	HAL_GPIO_WritePin:
 2720              	.LVL219:
 2721              	.LFB136:
 778:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 779:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** /**
 780:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @brief  Set or clear the selected data port bit.
 781:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *
 782:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @note   This function uses GPIOx_BSRR and GPIOx_BRR registers to allow atomic read/modify
 783:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         accesses. In this way, there is no risk of an IRQ occurring between
 784:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         the read and the modify access.
 785:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *
 786:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  GPIOx: where x can be (A..F) to select the GPIO peripheral for STM32F3 family
 787:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  GPIO_Pin: specifies the port bit to be written.
 788:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
 789:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  PinState: specifies the value to be written to the selected bit.
 790:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *         This parameter can be one of the GPIO_PinState enum values:
 791:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *            @arg GPIO_PIN_RESET: to clear the port pin
 792:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *            @arg GPIO_PIN_SET: to set the port pin
 793:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @retval None
 794:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   */
 795:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
 796:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 2722              		.loc 1 796 1 is_stmt 1 view -0
 2723              		.cfi_startproc
 2724              		@ args = 0, pretend = 0, frame = 0
 2725              		@ frame_needed = 0, uses_anonymous_args = 0
 2726              		@ link register save eliminated.
 797:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check the parameters */
 798:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 2727              		.loc 1 798 3 view .LVU842
 799:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_GPIO_PIN_ACTION(PinState));
 2728              		.loc 1 799 3 view .LVU843
 800:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 801:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(PinState != GPIO_PIN_RESET)
 2729              		.loc 1 801 3 view .LVU844
 2730              		.loc 1 801 5 is_stmt 0 view .LVU845
 2731 0000 0AB1     		cbz	r2, .L189
 802:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 803:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     GPIOx->BSRR = (uint32_t)GPIO_Pin;
 2732              		.loc 1 803 5 is_stmt 1 view .LVU846
 2733              		.loc 1 803 17 is_stmt 0 view .LVU847
 2734 0002 8161     		str	r1, [r0, #24]
 2735 0004 7047     		bx	lr
 2736              	.L189:
 804:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 805:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   else
 806:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 807:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     GPIOx->BRR = (uint32_t)GPIO_Pin;
 2737              		.loc 1 807 5 is_stmt 1 view .LVU848
 2738              		.loc 1 807 16 is_stmt 0 view .LVU849
 2739 0006 8162     		str	r1, [r0, #40]
 808:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 809:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 2740              		.loc 1 809 1 view .LVU850
 2741 0008 7047     		bx	lr
 2742              		.cfi_endproc
 2743              	.LFE136:
 2745              		.section	.text.UART_SetConfig,"ax",%progbits
 2746              		.align	1
 2747              		.global	UART_SetConfig
 2748              		.syntax unified
 2749              		.thumb
 2750              		.thumb_func
 2751              		.fpu softvfp
 2753              	UART_SetConfig:
 2754              	.LVL220:
 2755              	.LFB137:
 810:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 811:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 812:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** /**
 813:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @brief Configure the UART peripheral.
 814:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param huart: UART handle.
 815:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @retval HAL status
 816:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   */
 817:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
 818:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 2756              		.loc 1 818 1 is_stmt 1 view -0
 2757              		.cfi_startproc
 2758              		@ args = 0, pretend = 0, frame = 0
 2759              		@ frame_needed = 0, uses_anonymous_args = 0
 819:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t tmpreg                     = 0x00000000U;
 2760              		.loc 1 819 3 view .LVU852
 820:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 2761              		.loc 1 820 3 view .LVU853
 821:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint16_t brrtemp                    = 0x0000U;
 2762              		.loc 1 821 3 view .LVU854
 822:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint16_t usartdiv                   = 0x0000U;
 2763              		.loc 1 822 3 view .LVU855
 823:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   HAL_StatusTypeDef ret               = HAL_OK;
 2764              		.loc 1 823 3 view .LVU856
 824:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 825:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check the parameters */
 826:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 2765              		.loc 1 826 3 view .LVU857
 827:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 2766              		.loc 1 827 3 view .LVU858
 828:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 2767              		.loc 1 828 3 view .LVU859
 829:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_UART_PARITY(huart->Init.Parity));
 2768              		.loc 1 829 3 view .LVU860
 830:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_UART_MODE(huart->Init.Mode));
 2769              		.loc 1 830 3 view .LVU861
 831:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 2770              		.loc 1 831 3 view .LVU862
 832:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 2771              		.loc 1 832 3 view .LVU863
 833:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 2772              		.loc 1 833 3 view .LVU864
 834:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 835:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 836:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*-------------------------- USART CR1 Configuration -----------------------*/
 837:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Clear M, PCE, PS, TE, RE and OVER8 bits and configure
 838:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****    *  the UART Word Length, Parity, Mode and oversampling:
 839:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****    *  set the M bits according to huart->Init.WordLength value
 840:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****    *  set PCE and PS bits according to huart->Init.Parity value
 841:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****    *  set TE and RE bits according to huart->Init.Mode value
 842:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****    *  set OVER8 bit according to huart->Init.OverSampling value */
 843:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.O
 2773              		.loc 1 843 3 view .LVU865
 818:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t tmpreg                     = 0x00000000U;
 2774              		.loc 1 818 1 is_stmt 0 view .LVU866
 2775 0000 0146     		mov	r1, r0
 844:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 2776              		.loc 1 844 3 view .LVU867
 2777 0002 0268     		ldr	r2, [r0]
 843:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 2778              		.loc 1 843 45 view .LVU868
 2779 0004 8B68     		ldr	r3, [r1, #8]
 818:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t tmpreg                     = 0x00000000U;
 2780              		.loc 1 818 1 view .LVU869
 2781 0006 30B5     		push	{r4, r5, lr}
 2782              	.LCFI8:
 2783              		.cfi_def_cfa_offset 12
 2784              		.cfi_offset 4, -12
 2785              		.cfi_offset 5, -8
 2786              		.cfi_offset 14, -4
 843:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 2787              		.loc 1 843 45 view .LVU870
 2788 0008 0D69     		ldr	r5, [r1, #16]
 843:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 2789              		.loc 1 843 98 view .LVU871
 2790 000a C469     		ldr	r4, [r0, #28]
 2791              	.LVL221:
 2792              		.loc 1 844 3 is_stmt 1 view .LVU872
 2793 000c 1068     		ldr	r0, [r2]
 2794              	.LVL222:
 843:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 2795              		.loc 1 843 45 is_stmt 0 view .LVU873
 2796 000e 2B43     		orrs	r3, r3, r5
 843:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 2797              		.loc 1 843 66 view .LVU874
 2798 0010 4D69     		ldr	r5, [r1, #20]
 2799              		.loc 1 844 3 view .LVU875
 2800 0012 20F41640 		bic	r0, r0, #38400
 843:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 2801              		.loc 1 843 66 view .LVU876
 2802 0016 2B43     		orrs	r3, r3, r5
 2803              		.loc 1 844 3 view .LVU877
 2804 0018 20F00C00 		bic	r0, r0, #12
 843:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 2805              		.loc 1 843 10 view .LVU878
 2806 001c 2343     		orrs	r3, r3, r4
 2807              		.loc 1 844 3 view .LVU879
 2808 001e 0343     		orrs	r3, r3, r0
 2809 0020 1360     		str	r3, [r2]
 845:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 846:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*-------------------------- USART CR2 Configuration -----------------------*/
 847:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Configure the UART Stop Bits: Set STOP[13:12] bits according
 848:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****    * to huart->Init.StopBits value */
 849:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 2810              		.loc 1 849 3 is_stmt 1 view .LVU880
 2811 0022 5368     		ldr	r3, [r2, #4]
 2812 0024 C868     		ldr	r0, [r1, #12]
 850:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 851:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*-------------------------- USART CR3 Configuration -----------------------*/
 852:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Configure
 853:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****    * - UART HardWare Flow Control: set CTSE and RTSE bits according
 854:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****    *   to huart->Init.HwFlowCtl value
 855:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****    * - one-bit sampling method versus three samples' majority rule according
 856:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****    *   to huart->Init.OneBitSampling */
 857:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 2813              		.loc 1 857 10 is_stmt 0 view .LVU881
 2814 0026 0D6A     		ldr	r5, [r1, #32]
 849:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2815              		.loc 1 849 3 view .LVU882
 2816 0028 23F44053 		bic	r3, r3, #12288
 2817 002c 0343     		orrs	r3, r3, r0
 2818 002e 5360     		str	r3, [r2, #4]
 2819              		.loc 1 857 3 is_stmt 1 view .LVU883
 2820              	.LVL223:
 858:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 2821              		.loc 1 858 3 view .LVU884
 2822 0030 9068     		ldr	r0, [r2, #8]
 857:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 2823              		.loc 1 857 10 is_stmt 0 view .LVU885
 2824 0032 8B69     		ldr	r3, [r1, #24]
 2825              		.loc 1 858 3 view .LVU886
 2826 0034 20F43060 		bic	r0, r0, #2816
 857:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 2827              		.loc 1 857 10 view .LVU887
 2828 0038 2B43     		orrs	r3, r3, r5
 2829              		.loc 1 858 3 view .LVU888
 2830 003a 0343     		orrs	r3, r3, r0
 2831 003c 9360     		str	r3, [r2, #8]
 859:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 860:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /*-------------------------- USART BRR Configuration -----------------------*/
 861:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   UART_GETCLOCKSOURCE(huart, clocksource);
 2832              		.loc 1 861 3 is_stmt 1 view .LVU889
 2833              		.loc 1 861 3 view .LVU890
 2834 003e 654B     		ldr	r3, .L303
 2835 0040 9A42     		cmp	r2, r3
 2836 0042 12D1     		bne	.L192
 2837              		.loc 1 861 3 discriminator 1 view .LVU891
 2838 0044 03F55843 		add	r3, r3, #55296
 2839 0048 6348     		ldr	r0, .L303+4
 2840 004a 1B6B     		ldr	r3, [r3, #48]
 2841 004c 03F00303 		and	r3, r3, #3
 2842 0050 C05C     		ldrb	r0, [r0, r3]	@ zero_extendqisi2
 2843              	.L193:
 2844              	.LVL224:
 862:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 863:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check UART Over Sampling to set Baud Rate Register */
 864:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 2845              		.loc 1 864 3 view .LVU892
 2846              		.loc 1 864 6 is_stmt 0 view .LVU893
 2847 0052 B4F5004F 		cmp	r4, #32768
 2848 0056 78D1     		bne	.L209
 865:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 866:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     switch (clocksource)
 2849              		.loc 1 866 5 is_stmt 1 view .LVU894
 2850 0058 0828     		cmp	r0, #8
 2851 005a 73D8     		bhi	.L231
 2852 005c DFE800F0 		tbb	[pc, r0]
 2853              	.L212:
 2854 0060 64       		.byte	(.L216-.L212)/2
 2855 0061 AD       		.byte	(.L213-.L212)/2
 2856 0062 23       		.byte	(.L214-.L212)/2
 2857 0063 72       		.byte	(.L231-.L212)/2
 2858 0064 AD       		.byte	(.L213-.L212)/2
 2859 0065 72       		.byte	(.L231-.L212)/2
 2860 0066 72       		.byte	(.L231-.L212)/2
 2861 0067 72       		.byte	(.L231-.L212)/2
 2862 0068 B5       		.byte	(.L211-.L212)/2
 2863              	.LVL225:
 2864 0069 00       		.p2align 1
 2865              	.L192:
 861:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2866              		.loc 1 861 3 discriminator 2 view .LVU895
 2867 006a 5C4B     		ldr	r3, .L303+8
 2868 006c 9A42     		cmp	r2, r3
 2869 006e 25D1     		bne	.L194
 861:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2870              		.loc 1 861 3 discriminator 13 view .LVU896
 2871 0070 03F5E633 		add	r3, r3, #117760
 2872 0074 186B     		ldr	r0, [r3, #48]
 2873 0076 00F44030 		and	r0, r0, #196608
 2874 007a B0F5803F 		cmp	r0, #65536
 2875 007e 00F09980 		beq	.L203
 861:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2876              		.loc 1 861 3 is_stmt 0 view .LVU897
 2877 0082 06D8     		bhi	.L196
 2878              	.L296:
 2879 0084 0028     		cmp	r0, #0
 2880 0086 E4D0     		beq	.L193
 2881              	.L205:
 864:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 2882              		.loc 1 864 3 is_stmt 1 view .LVU898
 864:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 2883              		.loc 1 864 6 is_stmt 0 view .LVU899
 2884 0088 B4F5004F 		cmp	r4, #32768
 2885 008c 5AD0     		beq	.L231
 2886              	.LVL226:
 2887              	.L297:
 867:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 868:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_PCLK1:
 869:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 870:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 871:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_PCLK2:
 872:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 873:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 874:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_HSI:
 875:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 876:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 877:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_SYSCLK:
 878:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 879:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 880:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_LSE:
 881:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 882:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 883:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_UNDEFINED:
 884:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       default:
 885:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         ret = HAL_ERROR;
 886:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 887:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 888:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 889:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     brrtemp = usartdiv & 0xFFF0U;
 890:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 891:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
 892:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 893:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   else
 894:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 895:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     switch (clocksource)
 896:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 897:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_PCLK1:
 898:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.B
 899:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 900:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_PCLK2:
 901:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.B
 902:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 903:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_HSI:
 904:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 905:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 906:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_SYSCLK:
 907:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Ini
 908:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 909:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_LSE:
 910:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 911:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 912:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_UNDEFINED:
 913:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       default:
 914:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         ret = HAL_ERROR;
 2888              		.loc 1 914 13 view .LVU900
 2889 008e 0120     		movs	r0, #1
 2890              	.LVL227:
 915:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 916:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 917:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 918:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 919:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   return ret;
 2891              		.loc 1 919 3 is_stmt 1 view .LVU901
 2892              		.loc 1 919 10 is_stmt 0 view .LVU902
 2893 0090 57E0     		b	.L286
 2894              	.LVL228:
 2895              	.L196:
 861:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2896              		.loc 1 861 3 view .LVU903
 2897 0092 B0F5003F 		cmp	r0, #131072
 2898 0096 00F09580 		beq	.L206
 2899 009a B0F5403F 		cmp	r0, #196608
 2900              	.L294:
 2901 009e F3D1     		bne	.L205
 2902              	.LVL229:
 864:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 2903              		.loc 1 864 3 is_stmt 1 view .LVU904
 864:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 2904              		.loc 1 864 6 is_stmt 0 view .LVU905
 2905 00a0 B4F5004F 		cmp	r4, #32768
 2906 00a4 70D1     		bne	.L221
 2907              	.LVL230:
 2908              	.L214:
 875:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 2909              		.loc 1 875 9 is_stmt 1 view .LVU906
 875:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 2910              		.loc 1 875 31 is_stmt 0 view .LVU907
 2911 00a6 4968     		ldr	r1, [r1, #4]
 2912              	.LVL231:
 875:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 2913              		.loc 1 875 31 view .LVU908
 2914 00a8 4B08     		lsrs	r3, r1, #1
 2915 00aa 03F1F473 		add	r3, r3, #31981568
 2916 00ae 03F59043 		add	r3, r3, #18432
 2917              	.L290:
 881:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 2918              		.loc 1 881 31 view .LVU909
 2919 00b2 B3FBF1F3 		udiv	r3, r3, r1
 823:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2920              		.loc 1 823 21 view .LVU910
 2921 00b6 0020     		movs	r0, #0
 881:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 2922              		.loc 1 881 18 view .LVU911
 2923 00b8 9BB2     		uxth	r3, r3
 2924              	.LVL232:
 882:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_UNDEFINED:
 2925              		.loc 1 882 9 is_stmt 1 view .LVU912
 2926 00ba 3CE0     		b	.L210
 2927              	.LVL233:
 2928              	.L194:
 861:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2929              		.loc 1 861 3 discriminator 14 view .LVU913
 2930 00bc 484B     		ldr	r3, .L303+12
 2931 00be 9A42     		cmp	r2, r3
 2932 00c0 0ED1     		bne	.L200
 861:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2933              		.loc 1 861 3 discriminator 25 view .LVU914
 2934 00c2 03F5E433 		add	r3, r3, #116736
 2935 00c6 186B     		ldr	r0, [r3, #48]
 2936 00c8 00F44020 		and	r0, r0, #786432
 2937 00cc B0F5802F 		cmp	r0, #262144
 2938 00d0 70D0     		beq	.L203
 861:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2939              		.loc 1 861 3 is_stmt 0 view .LVU915
 2940 00d2 D7D9     		bls	.L296
 2941 00d4 B0F5002F 		cmp	r0, #524288
 2942 00d8 74D0     		beq	.L206
 2943 00da B0F5402F 		cmp	r0, #786432
 2944 00de DEE7     		b	.L294
 2945              	.L200:
 861:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2946              		.loc 1 861 3 is_stmt 1 discriminator 26 view .LVU916
 2947 00e0 404B     		ldr	r3, .L303+16
 2948 00e2 9A42     		cmp	r2, r3
 2949 00e4 0ED1     		bne	.L202
 861:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2950              		.loc 1 861 3 discriminator 37 view .LVU917
 2951 00e6 03F5E233 		add	r3, r3, #115712
 2952 00ea 186B     		ldr	r0, [r3, #48]
 2953 00ec 00F44010 		and	r0, r0, #3145728
 2954 00f0 B0F5801F 		cmp	r0, #1048576
 2955 00f4 5ED0     		beq	.L203
 861:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2956              		.loc 1 861 3 is_stmt 0 view .LVU918
 2957 00f6 C5D9     		bls	.L296
 2958 00f8 B0F5001F 		cmp	r0, #2097152
 2959 00fc 62D0     		beq	.L206
 2960 00fe B0F5401F 		cmp	r0, #3145728
 2961 0102 CCE7     		b	.L294
 2962              	.L202:
 861:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2963              		.loc 1 861 3 is_stmt 1 discriminator 38 view .LVU919
 2964 0104 384B     		ldr	r3, .L303+20
 2965 0106 9A42     		cmp	r2, r3
 2966 0108 BED1     		bne	.L205
 861:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2967              		.loc 1 861 3 discriminator 49 view .LVU920
 2968 010a 03F5E033 		add	r3, r3, #114688
 2969 010e 186B     		ldr	r0, [r3, #48]
 2970 0110 00F44000 		and	r0, r0, #12582912
 2971 0114 B0F5800F 		cmp	r0, #4194304
 2972 0118 4CD0     		beq	.L203
 861:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 2973              		.loc 1 861 3 is_stmt 0 view .LVU921
 2974 011a B3D9     		bls	.L296
 2975 011c B0F5000F 		cmp	r0, #8388608
 2976 0120 50D0     		beq	.L206
 2977 0122 B0F5400F 		cmp	r0, #12582912
 2978 0126 BAE7     		b	.L294
 2979              	.LVL234:
 2980              	.L216:
 869:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 2981              		.loc 1 869 9 is_stmt 1 view .LVU922
 113:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 2982              		.loc 1 113 2 view .LVU923
 869:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 2983              		.loc 1 869 31 is_stmt 0 view .LVU924
 2984 0128 4968     		ldr	r1, [r1, #4]
 2985              	.LVL235:
 869:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 2986              		.loc 1 869 31 view .LVU925
 2987 012a 4B08     		lsrs	r3, r1, #1
 2988 012c 03F56103 		add	r3, r3, #14745600
 2989 0130 B3FBF1F3 		udiv	r3, r3, r1
 869:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 2990              		.loc 1 869 18 view .LVU926
 2991 0134 9BB2     		uxth	r3, r3
 2992              	.LVL236:
 870:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_PCLK2:
 2993              		.loc 1 870 9 is_stmt 1 view .LVU927
 2994              	.L210:
 889:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 2995              		.loc 1 889 5 view .LVU928
 889:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 2996              		.loc 1 889 13 is_stmt 0 view .LVU929
 2997 0136 23F00F01 		bic	r1, r3, #15
 2998              	.LVL237:
 890:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
 2999              		.loc 1 890 5 is_stmt 1 view .LVU930
 891:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 3000              		.loc 1 891 5 view .LVU931
 890:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
 3001              		.loc 1 890 16 is_stmt 0 view .LVU932
 3002 013a C3F34203 		ubfx	r3, r3, #1, #3
 3003              	.LVL238:
 891:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 3004              		.loc 1 891 26 view .LVU933
 3005 013e 0B43     		orrs	r3, r3, r1
 3006              	.LVL239:
 3007              	.L298:
 898:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3008              		.loc 1 898 30 view .LVU934
 3009 0140 D360     		str	r3, [r2, #12]
 3010              	.LVL240:
 899:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_PCLK2:
 3011              		.loc 1 899 9 is_stmt 1 view .LVU935
 3012              	.L286:
 920:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 921:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 3013              		.loc 1 921 1 is_stmt 0 view .LVU936
 3014 0142 30BD     		pop	{r4, r5, pc}
 3015              	.LVL241:
 3016              	.L231:
 885:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3017              		.loc 1 885 13 view .LVU937
 3018 0144 0120     		movs	r0, #1
 822:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   HAL_StatusTypeDef ret               = HAL_OK;
 3019              		.loc 1 822 12 view .LVU938
 3020 0146 0023     		movs	r3, #0
 3021 0148 F5E7     		b	.L210
 3022              	.LVL242:
 3023              	.L209:
 895:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 3024              		.loc 1 895 5 is_stmt 1 view .LVU939
 3025 014a 0828     		cmp	r0, #8
 3026 014c 9FD8     		bhi	.L297
 3027 014e 01A3     		adr	r3, .L219
 3028 0150 53F820F0 		ldr	pc, [r3, r0, lsl #2]
 3029              		.p2align 2
 3030              	.L219:
 3031 0154 79010000 		.word	.L223+1
 3032 0158 A1010000 		.word	.L220+1
 3033 015c 89010000 		.word	.L221+1
 3034 0160 8F000000 		.word	.L297+1
 3035 0164 A1010000 		.word	.L220+1
 3036 0168 8F000000 		.word	.L297+1
 3037 016c 8F000000 		.word	.L297+1
 3038 0170 8F000000 		.word	.L297+1
 3039 0174 AB010000 		.word	.L218+1
 3040              		.p2align 1
 3041              	.L223:
 898:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3042              		.loc 1 898 9 view .LVU940
 113:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 3043              		.loc 1 113 2 view .LVU941
 898:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3044              		.loc 1 898 43 is_stmt 0 view .LVU942
 3045 0178 4968     		ldr	r1, [r1, #4]
 3046              	.LVL243:
 898:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3047              		.loc 1 898 43 view .LVU943
 3048 017a 4B08     		lsrs	r3, r1, #1
 3049 017c 03F5E103 		add	r3, r3, #7372800
 3050 0180 B3FBF1F3 		udiv	r3, r3, r1
 3051 0184 9BB2     		uxth	r3, r3
 3052 0186 DBE7     		b	.L298
 3053              	.LVL244:
 3054              	.L221:
 904:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3055              		.loc 1 904 9 is_stmt 1 view .LVU944
 904:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3056              		.loc 1 904 43 is_stmt 0 view .LVU945
 3057 0188 4968     		ldr	r1, [r1, #4]
 3058              	.LVL245:
 904:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3059              		.loc 1 904 43 view .LVU946
 3060 018a 4B08     		lsrs	r3, r1, #1
 3061 018c 03F57403 		add	r3, r3, #15990784
 3062 0190 03F51053 		add	r3, r3, #9216
 3063              	.L299:
 910:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3064              		.loc 1 910 43 view .LVU947
 3065 0194 B3FBF1F3 		udiv	r3, r3, r1
 3066 0198 9BB2     		uxth	r3, r3
 910:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3067              		.loc 1 910 30 view .LVU948
 3068 019a D360     		str	r3, [r2, #12]
 3069              	.LVL246:
 911:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_UNDEFINED:
 3070              		.loc 1 911 9 is_stmt 1 view .LVU949
 823:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3071              		.loc 1 823 21 is_stmt 0 view .LVU950
 3072 019c 0020     		movs	r0, #0
 911:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       case UART_CLOCKSOURCE_UNDEFINED:
 3073              		.loc 1 911 9 view .LVU951
 3074 019e D0E7     		b	.L286
 3075              	.LVL247:
 3076              	.L220:
 907:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3077              		.loc 1 907 9 is_stmt 1 view .LVU952
 108:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 3078              		.loc 1 108 2 view .LVU953
 907:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3079              		.loc 1 907 43 is_stmt 0 view .LVU954
 3080 01a0 4968     		ldr	r1, [r1, #4]
 3081              	.LVL248:
 907:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3082              		.loc 1 907 43 view .LVU955
 3083 01a2 4B08     		lsrs	r3, r1, #1
 3084 01a4 03F5E103 		add	r3, r3, #7372800
 3085 01a8 F4E7     		b	.L299
 3086              	.LVL249:
 3087              	.L218:
 910:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3088              		.loc 1 910 9 is_stmt 1 view .LVU956
 910:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3089              		.loc 1 910 43 is_stmt 0 view .LVU957
 3090 01aa 4968     		ldr	r1, [r1, #4]
 3091              	.LVL250:
 910:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3092              		.loc 1 910 43 view .LVU958
 3093 01ac 4B08     		lsrs	r3, r1, #1
 3094 01ae 03F50043 		add	r3, r3, #32768
 3095 01b2 EFE7     		b	.L299
 3096              	.LVL251:
 3097              	.L203:
 864:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3098              		.loc 1 864 3 is_stmt 1 view .LVU959
 864:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3099              		.loc 1 864 6 is_stmt 0 view .LVU960
 3100 01b4 B4F5004F 		cmp	r4, #32768
 3101 01b8 F2D1     		bne	.L220
 3102              	.LVL252:
 3103              	.L213:
 878:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3104              		.loc 1 878 9 is_stmt 1 view .LVU961
 108:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 3105              		.loc 1 108 2 view .LVU962
 878:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3106              		.loc 1 878 31 is_stmt 0 view .LVU963
 3107 01ba 4968     		ldr	r1, [r1, #4]
 3108              	.LVL253:
 878:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3109              		.loc 1 878 31 view .LVU964
 3110 01bc 4B08     		lsrs	r3, r1, #1
 3111 01be 03F56103 		add	r3, r3, #14745600
 3112 01c2 76E7     		b	.L290
 3113              	.LVL254:
 3114              	.L206:
 864:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3115              		.loc 1 864 3 is_stmt 1 view .LVU965
 864:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3116              		.loc 1 864 6 is_stmt 0 view .LVU966
 3117 01c4 B4F5004F 		cmp	r4, #32768
 3118 01c8 EFD1     		bne	.L218
 3119              	.LVL255:
 3120              	.L211:
 881:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3121              		.loc 1 881 9 is_stmt 1 view .LVU967
 881:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3122              		.loc 1 881 31 is_stmt 0 view .LVU968
 3123 01ca 4968     		ldr	r1, [r1, #4]
 3124              	.LVL256:
 881:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         break;
 3125              		.loc 1 881 31 view .LVU969
 3126 01cc 4B08     		lsrs	r3, r1, #1
 3127 01ce 03F58033 		add	r3, r3, #65536
 3128 01d2 6EE7     		b	.L290
 3129              	.L304:
 3130              		.align	2
 3131              	.L303:
 3132 01d4 00380140 		.word	1073821696
 3133 01d8 00000000 		.word	.LANCHOR1
 3134 01dc 00440040 		.word	1073759232
 3135 01e0 00480040 		.word	1073760256
 3136 01e4 004C0040 		.word	1073761280
 3137 01e8 00500040 		.word	1073762304
 3138              		.cfi_endproc
 3139              	.LFE137:
 3141              		.section	.text.UART_WaitOnFlagUntilTimeout,"ax",%progbits
 3142              		.align	1
 3143              		.global	UART_WaitOnFlagUntilTimeout
 3144              		.syntax unified
 3145              		.thumb
 3146              		.thumb_func
 3147              		.fpu softvfp
 3149              	UART_WaitOnFlagUntilTimeout:
 3150              	.LVL257:
 3151              	.LFB140:
 922:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 923:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 924:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** /**
 925:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @brief Check the UART Idle State.
 926:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param huart UART handle.
 927:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @retval HAL status
 928:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   */
 929:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
 930:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 931:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 932:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 933:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Initialize the UART ErrorCode */
 934:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   huart->ErrorCode = HAL_UART_ERROR_NONE;
 935:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 936:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Init tickstart for timeout managment*/
 937:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   tickstart = HAL_GetTick();
 938:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 939:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check if the Transmitter is enabled */
 940:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 941:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 942:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Wait until TEACK flag is set */
 943:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE
 944:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 945:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Timeout Occured */
 946:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       return HAL_TIMEOUT;
 947:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 948:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 949:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check if the Receiver is enabled */
 950:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 951:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 952:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Wait until REACK flag is set */
 953:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE
 954:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 955:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       /* Timeout Occured */
 956:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       return HAL_TIMEOUT;
 957:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 958:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 959:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 960:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Initialize the UART State */
 961:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   huart->gState  = HAL_UART_STATE_READY;
 962:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
 963:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 964:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Process Unlocked */
 965:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   __HAL_UNLOCK(huart);
 966:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 967:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   return HAL_OK;
 968:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 969:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 970:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 971:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 972:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** /**
 973:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @brief Initialize the UART mode according to the specified
 974:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   *        parameters in the UART_InitTypeDef and initialize the associated handle.
 975:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param huart: UART handle.
 976:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @retval HAL status
 977:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   */
 978:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
 979:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 980:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check the UART handle allocation */
 981:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(huart == NULL)
 982:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 983:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     return HAL_ERROR;
 984:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 985:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 986:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 987:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 988:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the parameters */
 989:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 990:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 991:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   else
 992:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 993:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check the parameters */
 994:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     assert_param(IS_UART_INSTANCE(huart->Instance));
 995:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 996:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 997:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(huart->gState == HAL_UART_STATE_RESET)
 998:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 999:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Allocate lock resource and initialize it */
1000:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->Lock = HAL_UNLOCKED;
1001:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1002:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Init the low level hardware : GPIO, CLOCK */
1003:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     //HAL_UART_MspInit(huart);
1004:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
1005:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1006:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   huart->gState = HAL_UART_STATE_BUSY;
1007:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1008:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Disable the Peripheral */
1009:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   __HAL_UART_DISABLE(huart);
1010:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1011:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Set the UART Communication parameters */
1012:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   if (UART_SetConfig(huart) == HAL_ERROR)
1013:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
1014:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     return HAL_ERROR;
1015:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
1016:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1017:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
1018:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
1019:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     //UART_AdvFeatureConfig(huart);
1020:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
1021:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1022:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* In asynchronous mode, the following bits must be kept cleared:
1023:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   - LINEN and CLKEN bits in the USART_CR2 register,
1024:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
1025:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
1026:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
1027:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1028:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Enable the Peripheral */
1029:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   __HAL_UART_ENABLE(huart);
1030:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1031:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
1032:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   return UART_CheckIdleState(huart);
1033:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
1034:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1035:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** /**
1036:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @brief  Handle UART Communication Timeout.
1037:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  huart UART handle.
1038:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  Flag Specifies the UART flag to check
1039:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  Status Flag status (SET or RESET)
1040:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  Tickstart Tick start value
1041:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param  Timeout Timeout duration
1042:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @retval HAL status
1043:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   */
1044:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus 
1045:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 3152              		.loc 1 1045 1 is_stmt 1 view -0
 3153              		.cfi_startproc
 3154              		@ args = 4, pretend = 0, frame = 0
 3155              		@ frame_needed = 0, uses_anonymous_args = 0
 3156              		.loc 1 1045 1 is_stmt 0 view .LVU971
 3157 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3158              	.LCFI9:
 3159              		.cfi_def_cfa_offset 24
 3160              		.cfi_offset 3, -24
 3161              		.cfi_offset 4, -20
 3162              		.cfi_offset 5, -16
 3163              		.cfi_offset 6, -12
 3164              		.cfi_offset 7, -8
 3165              		.cfi_offset 14, -4
 3166 0002 069D     		ldr	r5, [sp, #24]
 3167 0004 0446     		mov	r4, r0
 3168 0006 1646     		mov	r6, r2
 3169 0008 1F46     		mov	r7, r3
1046:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Wait until flag is set */
1047:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 3170              		.loc 1 1047 3 is_stmt 1 view .LVU972
 3171              	.LVL258:
 3172              	.L306:
 3173              		.loc 1 1047 10 is_stmt 0 view .LVU973
 3174 000a 2068     		ldr	r0, [r4]
 3175              	.L307:
 3176 000c C269     		ldr	r2, [r0, #28]
 3177              		.loc 1 1047 49 view .LVU974
 3178 000e 31EA0203 		bics	r3, r1, r2
 3179 0012 0CBF     		ite	eq
 3180 0014 0122     		moveq	r2, #1
 3181 0016 0022     		movne	r2, #0
 3182              		.loc 1 1047 8 view .LVU975
 3183 0018 B242     		cmp	r2, r6
 3184 001a 01D0     		beq	.L311
1048:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
1049:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Check for the Timeout */
1050:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(Timeout != HAL_MAX_DELAY)
1051:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
1052:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
1053:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
1054:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for t
1055:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
1056:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
1057:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1058:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->gState  = HAL_UART_STATE_READY;
1059:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->RxState = HAL_UART_STATE_READY;
1060:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1061:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         /* Process Unlocked */
1062:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         __HAL_UNLOCK(huart);
1063:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_TIMEOUT;
1064:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
1065:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
1066:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
1067:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   return HAL_OK;
 3185              		.loc 1 1067 10 view .LVU976
 3186 001c 0020     		movs	r0, #0
 3187 001e 14E0     		b	.L309
 3188              	.L311:
1050:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 3189              		.loc 1 1050 5 is_stmt 1 view .LVU977
1050:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 3190              		.loc 1 1050 7 is_stmt 0 view .LVU978
 3191 0020 6B1C     		adds	r3, r5, #1
 3192 0022 F3D0     		beq	.L307
1052:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3193              		.loc 1 1052 7 is_stmt 1 view .LVU979
1052:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3194              		.loc 1 1052 9 is_stmt 0 view .LVU980
 3195 0024 95B9     		cbnz	r5, .L308
 3196              	.L310:
 3197              	.LVL259:
 3198              	.LBB307:
 3199              	.LBI307:
1044:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 3200              		.loc 1 1044 19 is_stmt 1 view .LVU981
 3201              	.LBB308:
1055:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 3202              		.loc 1 1055 9 view .LVU982
 3203 0026 2368     		ldr	r3, [r4]
 3204 0028 1A68     		ldr	r2, [r3]
 3205 002a 22F4D072 		bic	r2, r2, #416
 3206 002e 1A60     		str	r2, [r3]
1056:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3207              		.loc 1 1056 9 view .LVU983
 3208 0030 9A68     		ldr	r2, [r3, #8]
 3209 0032 22F00102 		bic	r2, r2, #1
 3210 0036 9A60     		str	r2, [r3, #8]
1058:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->RxState = HAL_UART_STATE_READY;
 3211              		.loc 1 1058 9 view .LVU984
1058:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->RxState = HAL_UART_STATE_READY;
 3212              		.loc 1 1058 24 is_stmt 0 view .LVU985
 3213 0038 2023     		movs	r3, #32
 3214 003a 84F86930 		strb	r3, [r4, #105]
1059:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3215              		.loc 1 1059 9 is_stmt 1 view .LVU986
1059:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3216              		.loc 1 1059 24 is_stmt 0 view .LVU987
 3217 003e 84F86A30 		strb	r3, [r4, #106]
1062:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_TIMEOUT;
 3218              		.loc 1 1062 9 is_stmt 1 view .LVU988
1062:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_TIMEOUT;
 3219              		.loc 1 1062 9 view .LVU989
 3220 0042 0023     		movs	r3, #0
 3221 0044 84F86830 		strb	r3, [r4, #104]
1063:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3222              		.loc 1 1063 9 view .LVU990
 3223              	.LVL260:
1062:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_TIMEOUT;
 3224              		.loc 1 1062 9 is_stmt 0 view .LVU991
 3225 0048 0320     		movs	r0, #3
 3226              	.L309:
1062:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_TIMEOUT;
 3227              		.loc 1 1062 9 view .LVU992
 3228              	.LBE308:
 3229              	.LBE307:
1068:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 3230              		.loc 1 1068 1 view .LVU993
 3231 004a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3232              	.LVL261:
 3233              	.L308:
1052:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3234              		.loc 1 1052 31 discriminator 1 view .LVU994
 3235 004c FFF7FEFF 		bl	HAL_GetTick
 3236              	.LVL262:
1052:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3237              		.loc 1 1052 44 discriminator 1 view .LVU995
 3238 0050 C01B     		subs	r0, r0, r7
1052:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3239              		.loc 1 1052 26 discriminator 1 view .LVU996
 3240 0052 A842     		cmp	r0, r5
 3241 0054 D9D9     		bls	.L306
 3242 0056 E6E7     		b	.L310
 3243              		.cfi_endproc
 3244              	.LFE140:
 3246              		.section	.text.UART_CheckIdleState,"ax",%progbits
 3247              		.align	1
 3248              		.global	UART_CheckIdleState
 3249              		.syntax unified
 3250              		.thumb
 3251              		.thumb_func
 3252              		.fpu softvfp
 3254              	UART_CheckIdleState:
 3255              	.LVL263:
 3256              	.LFB138:
 930:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 3257              		.loc 1 930 1 is_stmt 1 view -0
 3258              		.cfi_startproc
 3259              		@ args = 0, pretend = 0, frame = 0
 3260              		@ frame_needed = 0, uses_anonymous_args = 0
 931:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3261              		.loc 1 931 3 view .LVU998
 934:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3262              		.loc 1 934 3 view .LVU999
 930:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 3263              		.loc 1 930 1 is_stmt 0 view .LVU1000
 3264 0000 37B5     		push	{r0, r1, r2, r4, r5, lr}
 3265              	.LCFI10:
 3266              		.cfi_def_cfa_offset 24
 3267              		.cfi_offset 4, -12
 3268              		.cfi_offset 5, -8
 3269              		.cfi_offset 14, -4
 930:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 3270              		.loc 1 930 1 view .LVU1001
 3271 0002 0446     		mov	r4, r0
 934:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3272              		.loc 1 934 20 view .LVU1002
 3273 0004 0021     		movs	r1, #0
 3274 0006 C166     		str	r1, [r0, #108]
 937:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3275              		.loc 1 937 3 is_stmt 1 view .LVU1003
 937:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3276              		.loc 1 937 15 is_stmt 0 view .LVU1004
 3277 0008 FFF7FEFF 		bl	HAL_GetTick
 3278              	.LVL264:
 940:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3279              		.loc 1 940 12 view .LVU1005
 3280 000c 2368     		ldr	r3, [r4]
 940:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3281              		.loc 1 940 22 view .LVU1006
 3282 000e 1B68     		ldr	r3, [r3]
 940:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3283              		.loc 1 940 5 view .LVU1007
 3284 0010 1A07     		lsls	r2, r3, #28
 937:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3285              		.loc 1 937 15 view .LVU1008
 3286 0012 0546     		mov	r5, r0
 3287              	.LVL265:
 940:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3288              		.loc 1 940 3 is_stmt 1 view .LVU1009
 940:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3289              		.loc 1 940 5 is_stmt 0 view .LVU1010
 3290 0014 17D4     		bmi	.L315
 3291              	.LVL266:
 3292              	.L318:
 950:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3293              		.loc 1 950 3 is_stmt 1 view .LVU1011
 950:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3294              		.loc 1 950 12 is_stmt 0 view .LVU1012
 3295 0016 2368     		ldr	r3, [r4]
 950:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3296              		.loc 1 950 22 view .LVU1013
 3297 0018 1B68     		ldr	r3, [r3]
 950:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3298              		.loc 1 950 5 view .LVU1014
 3299 001a 5B07     		lsls	r3, r3, #29
 3300 001c 0AD5     		bpl	.L317
 953:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 3301              		.loc 1 953 5 is_stmt 1 view .LVU1015
 953:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 3302              		.loc 1 953 8 is_stmt 0 view .LVU1016
 3303 001e 6FF07E43 		mvn	r3, #-33554432
 3304 0022 0093     		str	r3, [sp]
 3305 0024 0022     		movs	r2, #0
 3306 0026 2B46     		mov	r3, r5
 3307 0028 4FF48001 		mov	r1, #4194304
 3308 002c 2046     		mov	r0, r4
 3309 002e FFF7FEFF 		bl	UART_WaitOnFlagUntilTimeout
 3310              	.LVL267:
 953:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 3311              		.loc 1 953 7 view .LVU1017
 3312 0032 A0B9     		cbnz	r0, .L320
 3313              	.L317:
 961:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
 3314              		.loc 1 961 3 is_stmt 1 view .LVU1018
 961:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
 3315              		.loc 1 961 18 is_stmt 0 view .LVU1019
 3316 0034 2023     		movs	r3, #32
 965:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3317              		.loc 1 965 3 view .LVU1020
 3318 0036 0020     		movs	r0, #0
 961:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
 3319              		.loc 1 961 18 view .LVU1021
 3320 0038 84F86930 		strb	r3, [r4, #105]
 962:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3321              		.loc 1 962 3 is_stmt 1 view .LVU1022
 965:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3322              		.loc 1 965 3 is_stmt 0 view .LVU1023
 3323 003c 84F86800 		strb	r0, [r4, #104]
 962:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3324              		.loc 1 962 18 view .LVU1024
 3325 0040 84F86A30 		strb	r3, [r4, #106]
 965:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3326              		.loc 1 965 3 is_stmt 1 view .LVU1025
 965:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3327              		.loc 1 965 3 view .LVU1026
 967:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 3328              		.loc 1 967 3 view .LVU1027
 967:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 3329              		.loc 1 967 10 is_stmt 0 view .LVU1028
 3330 0044 0CE0     		b	.L319
 3331              	.LVL268:
 3332              	.L315:
 943:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 3333              		.loc 1 943 5 is_stmt 1 view .LVU1029
 943:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 3334              		.loc 1 943 8 is_stmt 0 view .LVU1030
 3335 0046 6FF07E43 		mvn	r3, #-33554432
 3336 004a 0093     		str	r3, [sp]
 3337 004c 0A46     		mov	r2, r1
 3338 004e 0346     		mov	r3, r0
 3339 0050 4FF40011 		mov	r1, #2097152
 3340 0054 2046     		mov	r0, r4
 3341              	.LVL269:
 943:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 3342              		.loc 1 943 8 view .LVU1031
 3343 0056 FFF7FEFF 		bl	UART_WaitOnFlagUntilTimeout
 3344              	.LVL270:
 943:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
 3345              		.loc 1 943 7 view .LVU1032
 3346 005a 0028     		cmp	r0, #0
 3347 005c DBD0     		beq	.L318
 3348              	.L320:
 946:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 3349              		.loc 1 946 14 view .LVU1033
 3350 005e 0320     		movs	r0, #3
 3351              	.L319:
 968:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3352              		.loc 1 968 1 view .LVU1034
 3353 0060 03B0     		add	sp, sp, #12
 3354              	.LCFI11:
 3355              		.cfi_def_cfa_offset 12
 3356              		@ sp needed
 3357 0062 30BD     		pop	{r4, r5, pc}
 968:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3358              		.loc 1 968 1 view .LVU1035
 3359              		.cfi_endproc
 3360              	.LFE138:
 3362              		.section	.text.HAL_UART_Init,"ax",%progbits
 3363              		.align	1
 3364              		.global	HAL_UART_Init
 3365              		.syntax unified
 3366              		.thumb
 3367              		.thumb_func
 3368              		.fpu softvfp
 3370              	HAL_UART_Init:
 3371              	.LVL271:
 3372              	.LFB139:
 979:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check the UART handle allocation */
 3373              		.loc 1 979 1 is_stmt 1 view -0
 3374              		.cfi_startproc
 3375              		@ args = 0, pretend = 0, frame = 0
 3376              		@ frame_needed = 0, uses_anonymous_args = 0
 981:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3377              		.loc 1 981 3 view .LVU1037
 979:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check the UART handle allocation */
 3378              		.loc 1 979 1 is_stmt 0 view .LVU1038
 3379 0000 10B5     		push	{r4, lr}
 3380              	.LCFI12:
 3381              		.cfi_def_cfa_offset 8
 3382              		.cfi_offset 4, -8
 3383              		.cfi_offset 14, -4
 981:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3384              		.loc 1 981 5 view .LVU1039
 3385 0002 0446     		mov	r4, r0
 3386 0004 28B3     		cbz	r0, .L326
 986:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3387              		.loc 1 986 3 is_stmt 1 view .LVU1040
 994:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 3388              		.loc 1 994 5 view .LVU1041
 997:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3389              		.loc 1 997 3 view .LVU1042
 997:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3390              		.loc 1 997 11 is_stmt 0 view .LVU1043
 3391 0006 90F86930 		ldrb	r3, [r0, #105]	@ zero_extendqisi2
 997:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3392              		.loc 1 997 5 view .LVU1044
 3393 000a 03F0FF02 		and	r2, r3, #255
 3394 000e 0BB9     		cbnz	r3, .L327
1000:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3395              		.loc 1 1000 5 is_stmt 1 view .LVU1045
1000:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3396              		.loc 1 1000 17 is_stmt 0 view .LVU1046
 3397 0010 80F86820 		strb	r2, [r0, #104]
 3398              	.L327:
1006:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3399              		.loc 1 1006 3 is_stmt 1 view .LVU1047
1009:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3400              		.loc 1 1009 3 is_stmt 0 view .LVU1048
 3401 0014 2268     		ldr	r2, [r4]
1006:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3402              		.loc 1 1006 17 view .LVU1049
 3403 0016 2423     		movs	r3, #36
 3404 0018 84F86930 		strb	r3, [r4, #105]
1009:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3405              		.loc 1 1009 3 is_stmt 1 view .LVU1050
 3406 001c 1368     		ldr	r3, [r2]
 3407 001e 23F00103 		bic	r3, r3, #1
 3408 0022 1360     		str	r3, [r2]
1012:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3409              		.loc 1 1012 3 view .LVU1051
1012:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3410              		.loc 1 1012 7 is_stmt 0 view .LVU1052
 3411 0024 2046     		mov	r0, r4
 3412              	.LVL272:
1012:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3413              		.loc 1 1012 7 view .LVU1053
 3414 0026 FFF7FEFF 		bl	UART_SetConfig
 3415              	.LVL273:
1012:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3416              		.loc 1 1012 6 view .LVU1054
 3417 002a 0128     		cmp	r0, #1
 3418 002c 11D0     		beq	.L326
1017:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
 3419              		.loc 1 1017 3 is_stmt 1 view .LVU1055
1020:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3420              		.loc 1 1020 3 view .LVU1056
1025:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 3421              		.loc 1 1025 3 view .LVU1057
 3422 002e 2368     		ldr	r3, [r4]
 3423 0030 5A68     		ldr	r2, [r3, #4]
 3424 0032 22F49042 		bic	r2, r2, #18432
 3425 0036 5A60     		str	r2, [r3, #4]
1026:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3426              		.loc 1 1026 3 view .LVU1058
 3427 0038 9A68     		ldr	r2, [r3, #8]
 3428 003a 22F02A02 		bic	r2, r2, #42
 3429 003e 9A60     		str	r2, [r3, #8]
1029:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3430              		.loc 1 1029 3 view .LVU1059
 3431 0040 1A68     		ldr	r2, [r3]
 3432 0042 42F00102 		orr	r2, r2, #1
1032:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 3433              		.loc 1 1032 10 is_stmt 0 view .LVU1060
 3434 0046 2046     		mov	r0, r4
1029:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3435              		.loc 1 1029 3 view .LVU1061
 3436 0048 1A60     		str	r2, [r3]
1032:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 3437              		.loc 1 1032 3 is_stmt 1 view .LVU1062
1033:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3438              		.loc 1 1033 1 is_stmt 0 view .LVU1063
 3439 004a BDE81040 		pop	{r4, lr}
 3440              	.LCFI13:
 3441              		.cfi_remember_state
 3442              		.cfi_restore 14
 3443              		.cfi_restore 4
 3444              		.cfi_def_cfa_offset 0
 3445              	.LVL274:
1032:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 3446              		.loc 1 1032 10 view .LVU1064
 3447 004e FFF7FEBF 		b	UART_CheckIdleState
 3448              	.LVL275:
 3449              	.L326:
 3450              	.LCFI14:
 3451              		.cfi_restore_state
1033:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3452              		.loc 1 1033 1 view .LVU1065
 3453 0052 0120     		movs	r0, #1
 3454 0054 10BD     		pop	{r4, pc}
1033:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3455              		.loc 1 1033 1 view .LVU1066
 3456              		.cfi_endproc
 3457              	.LFE139:
 3459              		.section	.text.HAL_UART_Transmit,"ax",%progbits
 3460              		.align	1
 3461              		.global	HAL_UART_Transmit
 3462              		.syntax unified
 3463              		.thumb
 3464              		.thumb_func
 3465              		.fpu softvfp
 3467              	HAL_UART_Transmit:
 3468              	.LVL276:
 3469              	.LFB141:
1069:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1070:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1071:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1072:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** /**
1073:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @brief Send an amount of data in blocking mode.
1074:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param huart: UART handle.
1075:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param pData: Pointer to data buffer.
1076:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param Size: Amount of data to be sent.
1077:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param Timeout: Timeout duration.
1078:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @retval HAL status
1079:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   */
1080:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint3
1081:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 3470              		.loc 1 1081 1 is_stmt 1 view -0
 3471              		.cfi_startproc
 3472              		@ args = 0, pretend = 0, frame = 0
 3473              		@ frame_needed = 0, uses_anonymous_args = 0
1082:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint16_t* tmp;
 3474              		.loc 1 1082 3 view .LVU1068
1083:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 3475              		.loc 1 1083 3 view .LVU1069
1084:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1085:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check that a Tx process is not already ongoing */
1086:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(huart->gState == HAL_UART_STATE_READY)
 3476              		.loc 1 1086 3 view .LVU1070
1081:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint16_t* tmp;
 3477              		.loc 1 1081 1 is_stmt 0 view .LVU1071
 3478 0000 F7B5     		push	{r0, r1, r2, r4, r5, r6, r7, lr}
 3479              	.LCFI15:
 3480              		.cfi_def_cfa_offset 32
 3481              		.cfi_offset 4, -20
 3482              		.cfi_offset 5, -16
 3483              		.cfi_offset 6, -12
 3484              		.cfi_offset 7, -8
 3485              		.cfi_offset 14, -4
1081:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint16_t* tmp;
 3486              		.loc 1 1081 1 view .LVU1072
 3487 0002 1F46     		mov	r7, r3
 3488              		.loc 1 1086 11 view .LVU1073
 3489 0004 90F86930 		ldrb	r3, [r0, #105]	@ zero_extendqisi2
 3490              	.LVL277:
 3491              		.loc 1 1086 5 view .LVU1074
 3492 0008 202B     		cmp	r3, #32
1081:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint16_t* tmp;
 3493              		.loc 1 1081 1 view .LVU1075
 3494 000a 0D46     		mov	r5, r1
 3495 000c 0446     		mov	r4, r0
 3496 000e 1146     		mov	r1, r2
 3497              	.LVL278:
 3498              		.loc 1 1086 5 view .LVU1076
 3499 0010 4AD1     		bne	.L343
1087:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
1088:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     if((pData == NULL ) || (Size == 0U))
 3500              		.loc 1 1088 5 is_stmt 1 view .LVU1077
 3501              		.loc 1 1088 7 is_stmt 0 view .LVU1078
 3502 0012 002D     		cmp	r5, #0
 3503 0014 46D0     		beq	.L342
 3504              		.loc 1 1088 25 discriminator 1 view .LVU1079
 3505 0016 002A     		cmp	r2, #0
 3506 0018 44D0     		beq	.L342
1089:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
1090:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       return  HAL_ERROR;
1091:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
1092:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1093:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Process Locked */
1094:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     __HAL_LOCK(huart);
 3507              		.loc 1 1094 5 is_stmt 1 view .LVU1080
 3508              		.loc 1 1094 5 view .LVU1081
 3509 001a 90F86830 		ldrb	r3, [r0, #104]	@ zero_extendqisi2
 3510 001e 012B     		cmp	r3, #1
 3511 0020 42D0     		beq	.L343
 3512              		.loc 1 1094 5 discriminator 2 view .LVU1082
 3513 0022 0123     		movs	r3, #1
 3514 0024 80F86830 		strb	r3, [r0, #104]
1095:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1096:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->ErrorCode = HAL_UART_ERROR_NONE;
 3515              		.loc 1 1096 5 discriminator 2 view .LVU1083
 3516              		.loc 1 1096 22 is_stmt 0 discriminator 2 view .LVU1084
 3517 0028 0023     		movs	r3, #0
 3518 002a C366     		str	r3, [r0, #108]
1097:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->gState = HAL_UART_STATE_BUSY_TX;
 3519              		.loc 1 1097 5 is_stmt 1 discriminator 2 view .LVU1085
 3520              		.loc 1 1097 19 is_stmt 0 discriminator 2 view .LVU1086
 3521 002c 2123     		movs	r3, #33
 3522 002e 80F86930 		strb	r3, [r0, #105]
1098:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1099:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Init tickstart for timeout managment*/
1100:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     tickstart = HAL_GetTick();
 3523              		.loc 1 1100 5 is_stmt 1 discriminator 2 view .LVU1087
 3524              		.loc 1 1100 17 is_stmt 0 discriminator 2 view .LVU1088
 3525 0032 FFF7FEFF 		bl	HAL_GetTick
 3526              	.LVL279:
 3527              		.loc 1 1100 17 discriminator 2 view .LVU1089
 3528 0036 0646     		mov	r6, r0
 3529              	.LVL280:
1101:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1102:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->TxXferSize = Size;
 3530              		.loc 1 1102 5 is_stmt 1 discriminator 2 view .LVU1090
 3531              		.loc 1 1102 23 is_stmt 0 discriminator 2 view .LVU1091
 3532 0038 A4F85010 		strh	r1, [r4, #80]	@ movhi
1103:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->TxXferCount = Size;
 3533              		.loc 1 1103 5 is_stmt 1 discriminator 2 view .LVU1092
 3534              		.loc 1 1103 24 is_stmt 0 discriminator 2 view .LVU1093
 3535 003c A4F85210 		strh	r1, [r4, #82]	@ movhi
1104:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     while(huart->TxXferCount > 0U)
 3536              		.loc 1 1104 5 is_stmt 1 discriminator 2 view .LVU1094
 3537              	.LVL281:
 3538              	.L334:
 3539              		.loc 1 1104 16 is_stmt 0 view .LVU1095
 3540 0040 B4F85220 		ldrh	r2, [r4, #82]
 3541 0044 92B2     		uxth	r2, r2
 3542              		.loc 1 1104 10 view .LVU1096
 3543 0046 62B9     		cbnz	r2, .L338
1105:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
1106:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       huart->TxXferCount--;
1107:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
1108:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
1109:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_TIMEOUT;
1110:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
1111:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE
1112:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
1113:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         tmp = (uint16_t*) pData;
1114:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
1115:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         pData += 2U;
1116:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
1117:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       else
1118:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
1119:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
1120:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
1121:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
1122:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 3544              		.loc 1 1122 5 is_stmt 1 view .LVU1097
 3545              		.loc 1 1122 8 is_stmt 0 view .LVU1098
 3546 0048 0097     		str	r7, [sp]
 3547 004a 3346     		mov	r3, r6
 3548 004c 4021     		movs	r1, #64
 3549 004e 2046     		mov	r0, r4
 3550 0050 FFF7FEFF 		bl	UART_WaitOnFlagUntilTimeout
 3551              	.LVL282:
 3552              		.loc 1 1122 7 view .LVU1099
 3553 0054 98B9     		cbnz	r0, .L339
1123:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
1124:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       return HAL_TIMEOUT;
1125:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
1126:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1127:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* At end of Tx process, restore huart->gState to Ready */
1128:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->gState = HAL_UART_STATE_READY;
 3554              		.loc 1 1128 5 is_stmt 1 view .LVU1100
 3555              		.loc 1 1128 19 is_stmt 0 view .LVU1101
 3556 0056 2023     		movs	r3, #32
 3557 0058 84F86930 		strb	r3, [r4, #105]
1129:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1130:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Process Unlocked */
1131:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     __HAL_UNLOCK(huart);
 3558              		.loc 1 1131 5 is_stmt 1 view .LVU1102
 3559              		.loc 1 1131 5 view .LVU1103
 3560 005c 84F86800 		strb	r0, [r4, #104]
1132:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1133:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     return HAL_OK;
 3561              		.loc 1 1133 5 view .LVU1104
 3562              		.loc 1 1133 12 is_stmt 0 view .LVU1105
 3563 0060 0EE0     		b	.L333
 3564              	.L338:
1106:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 3565              		.loc 1 1106 7 is_stmt 1 view .LVU1106
1106:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 3566              		.loc 1 1106 12 is_stmt 0 view .LVU1107
 3567 0062 B4F85230 		ldrh	r3, [r4, #82]
1107:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3568              		.loc 1 1107 10 view .LVU1108
 3569 0066 0097     		str	r7, [sp]
1106:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 3570              		.loc 1 1106 25 view .LVU1109
 3571 0068 013B     		subs	r3, r3, #1
 3572 006a 9BB2     		uxth	r3, r3
 3573 006c A4F85230 		strh	r3, [r4, #82]	@ movhi
1107:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3574              		.loc 1 1107 7 is_stmt 1 view .LVU1110
1107:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3575              		.loc 1 1107 10 is_stmt 0 view .LVU1111
 3576 0070 0022     		movs	r2, #0
 3577 0072 3346     		mov	r3, r6
 3578 0074 8021     		movs	r1, #128
 3579 0076 2046     		mov	r0, r4
 3580 0078 FFF7FEFF 		bl	UART_WaitOnFlagUntilTimeout
 3581              	.LVL283:
1107:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3582              		.loc 1 1107 9 view .LVU1112
 3583 007c 10B1     		cbz	r0, .L335
 3584              	.L339:
1109:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3585              		.loc 1 1109 16 view .LVU1113
 3586 007e 0320     		movs	r0, #3
 3587              	.LVL284:
 3588              	.L333:
1134:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
1135:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   else
1136:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
1137:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     return HAL_BUSY;
1138:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
1139:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 3589              		.loc 1 1139 1 view .LVU1114
 3590 0080 03B0     		add	sp, sp, #12
 3591              	.LCFI16:
 3592              		.cfi_remember_state
 3593              		.cfi_def_cfa_offset 20
 3594              		@ sp needed
 3595 0082 F0BD     		pop	{r4, r5, r6, r7, pc}
 3596              	.LVL285:
 3597              	.L335:
 3598              	.LCFI17:
 3599              		.cfi_restore_state
1111:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3600              		.loc 1 1111 7 is_stmt 1 view .LVU1115
1111:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3601              		.loc 1 1111 10 is_stmt 0 view .LVU1116
 3602 0084 A368     		ldr	r3, [r4, #8]
 3603 0086 2268     		ldr	r2, [r4]
 3604 0088 B3F5805F 		cmp	r3, #4096
 3605 008c 07D1     		bne	.L336
1111:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3606              		.loc 1 1111 58 discriminator 1 view .LVU1117
 3607 008e 2369     		ldr	r3, [r4, #16]
 3608 0090 2BB9     		cbnz	r3, .L336
1113:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 3609              		.loc 1 1113 9 is_stmt 1 view .LVU1118
 3610              	.LVL286:
1114:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         pData += 2U;
 3611              		.loc 1 1114 9 view .LVU1119
1114:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         pData += 2U;
 3612              		.loc 1 1114 38 is_stmt 0 view .LVU1120
 3613 0092 35F8023B 		ldrh	r3, [r5], #2
 3614              	.LVL287:
1114:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         pData += 2U;
 3615              		.loc 1 1114 38 view .LVU1121
 3616 0096 C3F30803 		ubfx	r3, r3, #0, #9
 3617              	.LVL288:
 3618              	.L344:
1119:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3619              		.loc 1 1119 30 view .LVU1122
 3620 009a 1385     		strh	r3, [r2, #40]	@ movhi
 3621 009c D0E7     		b	.L334
 3622              	.LVL289:
 3623              	.L336:
1119:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3624              		.loc 1 1119 9 is_stmt 1 view .LVU1123
1119:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3625              		.loc 1 1119 33 is_stmt 0 view .LVU1124
 3626 009e 15F8013B 		ldrb	r3, [r5], #1	@ zero_extendqisi2
 3627              	.LVL290:
1119:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3628              		.loc 1 1119 33 view .LVU1125
 3629 00a2 FAE7     		b	.L344
 3630              	.LVL291:
 3631              	.L342:
1090:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 3632              		.loc 1 1090 15 view .LVU1126
 3633 00a4 0120     		movs	r0, #1
 3634              	.LVL292:
1090:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 3635              		.loc 1 1090 15 view .LVU1127
 3636 00a6 EBE7     		b	.L333
 3637              	.LVL293:
 3638              	.L343:
1137:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 3639              		.loc 1 1137 12 view .LVU1128
 3640 00a8 0220     		movs	r0, #2
 3641              	.LVL294:
1137:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 3642              		.loc 1 1137 12 view .LVU1129
 3643 00aa E9E7     		b	.L333
 3644              		.cfi_endproc
 3645              	.LFE141:
 3647              		.section	.text.HAL_UART_Receive,"ax",%progbits
 3648              		.align	1
 3649              		.global	HAL_UART_Receive
 3650              		.syntax unified
 3651              		.thumb
 3652              		.thumb_func
 3653              		.fpu softvfp
 3655              	HAL_UART_Receive:
 3656              	.LVL295:
 3657              	.LFB142:
1140:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1141:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1142:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1143:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** /**
1144:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @brief Receive an amount of data in blocking mode.
1145:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param huart: UART handle.
1146:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param pData: pointer to data buffer.
1147:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param Size: amount of data to be received.
1148:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @param Timeout: Timeout duration.
1149:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   * @retval HAL status
1150:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   */
1151:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32
1152:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** {
 3658              		.loc 1 1152 1 is_stmt 1 view -0
 3659              		.cfi_startproc
 3660              		@ args = 0, pretend = 0, frame = 0
 3661              		@ frame_needed = 0, uses_anonymous_args = 0
1153:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint16_t* tmp;
 3662              		.loc 1 1153 3 view .LVU1131
1154:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint16_t uhMask;
 3663              		.loc 1 1154 3 view .LVU1132
1155:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 3664              		.loc 1 1155 3 view .LVU1133
1156:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1157:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   /* Check that a Rx process is not already ongoing */
1158:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   if(huart->RxState == HAL_UART_STATE_READY)
 3665              		.loc 1 1158 3 view .LVU1134
1152:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint16_t* tmp;
 3666              		.loc 1 1152 1 is_stmt 0 view .LVU1135
 3667 0000 2DE9F341 		push	{r0, r1, r4, r5, r6, r7, r8, lr}
 3668              	.LCFI18:
 3669              		.cfi_def_cfa_offset 32
 3670              		.cfi_offset 4, -24
 3671              		.cfi_offset 5, -20
 3672              		.cfi_offset 6, -16
 3673              		.cfi_offset 7, -12
 3674              		.cfi_offset 8, -8
 3675              		.cfi_offset 14, -4
1152:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint16_t* tmp;
 3676              		.loc 1 1152 1 view .LVU1136
 3677 0004 9846     		mov	r8, r3
 3678              		.loc 1 1158 11 view .LVU1137
 3679 0006 90F86A30 		ldrb	r3, [r0, #106]	@ zero_extendqisi2
 3680              	.LVL296:
 3681              		.loc 1 1158 5 view .LVU1138
 3682 000a 202B     		cmp	r3, #32
1152:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   uint16_t* tmp;
 3683              		.loc 1 1152 1 view .LVU1139
 3684 000c 0D46     		mov	r5, r1
 3685 000e 0446     		mov	r4, r0
 3686 0010 1146     		mov	r1, r2
 3687              	.LVL297:
 3688              		.loc 1 1158 5 view .LVU1140
 3689 0012 5DD1     		bne	.L357
1159:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
1160:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     if((pData == NULL ) || (Size == 0U))
 3690              		.loc 1 1160 5 is_stmt 1 view .LVU1141
 3691              		.loc 1 1160 7 is_stmt 0 view .LVU1142
 3692 0014 002D     		cmp	r5, #0
 3693 0016 59D0     		beq	.L356
 3694              		.loc 1 1160 25 discriminator 1 view .LVU1143
 3695 0018 002A     		cmp	r2, #0
 3696 001a 57D0     		beq	.L356
1161:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
1162:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       return  HAL_ERROR;
1163:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
1164:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1165:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Process Locked */
1166:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     __HAL_LOCK(huart);
 3697              		.loc 1 1166 5 is_stmt 1 view .LVU1144
 3698              		.loc 1 1166 5 view .LVU1145
 3699 001c 90F86830 		ldrb	r3, [r0, #104]	@ zero_extendqisi2
 3700 0020 012B     		cmp	r3, #1
 3701 0022 55D0     		beq	.L357
 3702              		.loc 1 1166 5 discriminator 2 view .LVU1146
 3703 0024 0123     		movs	r3, #1
 3704 0026 80F86830 		strb	r3, [r0, #104]
1167:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1168:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->Instance->ICR = 0xFFFFFFFF;
 3705              		.loc 1 1168 5 discriminator 2 view .LVU1147
 3706              		.loc 1 1168 10 is_stmt 0 discriminator 2 view .LVU1148
 3707 002a 0368     		ldr	r3, [r0]
 3708              		.loc 1 1168 26 discriminator 2 view .LVU1149
 3709 002c 4FF0FF32 		mov	r2, #-1
 3710              	.LVL298:
 3711              		.loc 1 1168 26 discriminator 2 view .LVU1150
 3712 0030 1A62     		str	r2, [r3, #32]
1169:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->ErrorCode = HAL_UART_ERROR_NONE;
 3713              		.loc 1 1169 5 is_stmt 1 discriminator 2 view .LVU1151
 3714              		.loc 1 1169 22 is_stmt 0 discriminator 2 view .LVU1152
 3715 0032 0023     		movs	r3, #0
 3716 0034 C366     		str	r3, [r0, #108]
1170:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->RxState = HAL_UART_STATE_BUSY_RX;
 3717              		.loc 1 1170 5 is_stmt 1 discriminator 2 view .LVU1153
 3718              		.loc 1 1170 20 is_stmt 0 discriminator 2 view .LVU1154
 3719 0036 2223     		movs	r3, #34
 3720 0038 80F86A30 		strb	r3, [r0, #106]
1171:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1172:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Init tickstart for timeout managment*/
1173:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     tickstart = HAL_GetTick();
 3721              		.loc 1 1173 5 is_stmt 1 discriminator 2 view .LVU1155
 3722              		.loc 1 1173 17 is_stmt 0 discriminator 2 view .LVU1156
 3723 003c FFF7FEFF 		bl	HAL_GetTick
 3724              	.LVL299:
1174:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1175:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->RxXferSize = Size;
1176:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->RxXferCount = Size;
1177:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1178:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Computation of UART mask to apply to RDR register */
1179:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     UART_MASK_COMPUTATION(huart);
 3725              		.loc 1 1179 5 discriminator 2 view .LVU1157
 3726 0040 A368     		ldr	r3, [r4, #8]
1175:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->RxXferCount = Size;
 3727              		.loc 1 1175 23 discriminator 2 view .LVU1158
 3728 0042 A4F85810 		strh	r1, [r4, #88]	@ movhi
 3729              		.loc 1 1179 5 discriminator 2 view .LVU1159
 3730 0046 B3F5805F 		cmp	r3, #4096
1173:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3731              		.loc 1 1173 17 discriminator 2 view .LVU1160
 3732 004a 0746     		mov	r7, r0
 3733              	.LVL300:
1175:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->RxXferCount = Size;
 3734              		.loc 1 1175 5 is_stmt 1 discriminator 2 view .LVU1161
1176:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3735              		.loc 1 1176 5 discriminator 2 view .LVU1162
1176:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
 3736              		.loc 1 1176 24 is_stmt 0 discriminator 2 view .LVU1163
 3737 004c A4F85A10 		strh	r1, [r4, #90]	@ movhi
 3738              		.loc 1 1179 5 is_stmt 1 discriminator 2 view .LVU1164
 3739              		.loc 1 1179 5 discriminator 2 view .LVU1165
 3740 0050 15D1     		bne	.L347
 3741              		.loc 1 1179 5 discriminator 1 view .LVU1166
 3742 0052 2369     		ldr	r3, [r4, #16]
 3743 0054 8BB9     		cbnz	r3, .L348
 3744              		.loc 1 1179 5 discriminator 3 view .LVU1167
 3745 0056 40F2FF13 		movw	r3, #511
 3746              	.L362:
 3747              		.loc 1 1179 5 is_stmt 0 discriminator 7 view .LVU1168
 3748 005a A4F85C30 		strh	r3, [r4, #92]	@ movhi
 3749              	.L349:
1180:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     uhMask = huart->Mask;
 3750              		.loc 1 1180 5 is_stmt 1 view .LVU1169
 3751              		.loc 1 1180 12 is_stmt 0 view .LVU1170
 3752 005e B4F85C60 		ldrh	r6, [r4, #92]
 3753              	.LVL301:
1181:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1182:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* as long as data have to be received */
1183:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     while(huart->RxXferCount > 0U)
 3754              		.loc 1 1183 5 is_stmt 1 view .LVU1171
 3755              	.L350:
 3756              		.loc 1 1183 16 is_stmt 0 view .LVU1172
 3757 0062 B4F85A00 		ldrh	r0, [r4, #90]
 3758 0066 80B2     		uxth	r0, r0
 3759              		.loc 1 1183 10 view .LVU1173
 3760 0068 80B9     		cbnz	r0, .L353
1184:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     {
1185:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       huart->RxXferCount--;
1186:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
1187:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
1188:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         return HAL_TIMEOUT;
1189:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
1190:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE
1191:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
1192:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         tmp = (uint16_t*) pData ;
1193:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
1194:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         pData +=2U;
1195:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
1196:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       else
1197:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
1198:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
1199:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
1200:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
1201:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1202:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* At end of Rx process, restore huart->RxState to Ready */
1203:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     huart->RxState = HAL_UART_STATE_READY;
 3761              		.loc 1 1203 5 is_stmt 1 view .LVU1174
 3762              		.loc 1 1203 20 is_stmt 0 view .LVU1175
 3763 006a 2023     		movs	r3, #32
 3764 006c 84F86A30 		strb	r3, [r4, #106]
1204:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1205:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     /* Process Unlocked */
1206:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     __HAL_UNLOCK(huart);
 3765              		.loc 1 1206 5 is_stmt 1 view .LVU1176
 3766              		.loc 1 1206 5 view .LVU1177
 3767 0070 84F86800 		strb	r0, [r4, #104]
1207:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** 
1208:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     return HAL_OK;
 3768              		.loc 1 1208 5 view .LVU1178
 3769              	.LVL302:
 3770              	.L346:
1209:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
1210:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   else
1211:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   {
1212:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     return HAL_BUSY;
1213:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
1214:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c **** }
 3771              		.loc 1 1214 1 is_stmt 0 view .LVU1179
 3772 0074 02B0     		add	sp, sp, #8
 3773              	.LCFI19:
 3774              		.cfi_remember_state
 3775              		.cfi_def_cfa_offset 24
 3776              		@ sp needed
 3777 0076 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 3778              	.LVL303:
 3779              	.L348:
 3780              	.LCFI20:
 3781              		.cfi_restore_state
1179:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     uhMask = huart->Mask;
 3782              		.loc 1 1179 5 is_stmt 1 discriminator 4 view .LVU1180
 3783 007a FF23     		movs	r3, #255
 3784 007c EDE7     		b	.L362
 3785              	.L347:
1179:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     uhMask = huart->Mask;
 3786              		.loc 1 1179 5 discriminator 2 view .LVU1181
 3787 007e 002B     		cmp	r3, #0
 3788 0080 EDD1     		bne	.L349
1179:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     uhMask = huart->Mask;
 3789              		.loc 1 1179 5 discriminator 5 view .LVU1182
 3790 0082 2369     		ldr	r3, [r4, #16]
 3791 0084 002B     		cmp	r3, #0
 3792 0086 F8D0     		beq	.L348
1179:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     uhMask = huart->Mask;
 3793              		.loc 1 1179 5 discriminator 7 view .LVU1183
 3794 0088 7F23     		movs	r3, #127
 3795 008a E6E7     		b	.L362
 3796              	.LVL304:
 3797              	.L353:
1185:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 3798              		.loc 1 1185 7 view .LVU1184
1185:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 3799              		.loc 1 1185 12 is_stmt 0 view .LVU1185
 3800 008c B4F85A30 		ldrh	r3, [r4, #90]
1186:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3801              		.loc 1 1186 10 view .LVU1186
 3802 0090 CDF80080 		str	r8, [sp]
1185:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 3803              		.loc 1 1185 25 view .LVU1187
 3804 0094 013B     		subs	r3, r3, #1
 3805 0096 9BB2     		uxth	r3, r3
 3806 0098 A4F85A30 		strh	r3, [r4, #90]	@ movhi
1186:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3807              		.loc 1 1186 7 is_stmt 1 view .LVU1188
1186:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3808              		.loc 1 1186 10 is_stmt 0 view .LVU1189
 3809 009c 0022     		movs	r2, #0
 3810 009e 3B46     		mov	r3, r7
 3811 00a0 2021     		movs	r1, #32
 3812 00a2 2046     		mov	r0, r4
 3813 00a4 FFF7FEFF 		bl	UART_WaitOnFlagUntilTimeout
 3814              	.LVL305:
1186:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3815              		.loc 1 1186 9 view .LVU1190
 3816 00a8 A0B9     		cbnz	r0, .L358
1190:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3817              		.loc 1 1190 7 is_stmt 1 view .LVU1191
1190:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3818              		.loc 1 1190 10 is_stmt 0 view .LVU1192
 3819 00aa A268     		ldr	r2, [r4, #8]
 3820 00ac 2368     		ldr	r3, [r4]
 3821 00ae B2F5805F 		cmp	r2, #4096
 3822 00b2 06D1     		bne	.L351
1190:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       {
 3823              		.loc 1 1190 58 discriminator 1 view .LVU1193
 3824 00b4 2269     		ldr	r2, [r4, #16]
 3825 00b6 22B9     		cbnz	r2, .L351
1192:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 3826              		.loc 1 1192 9 is_stmt 1 view .LVU1194
 3827              	.LVL306:
1193:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         pData +=2U;
 3828              		.loc 1 1193 9 view .LVU1195
1193:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         pData +=2U;
 3829              		.loc 1 1193 42 is_stmt 0 view .LVU1196
 3830 00b8 9B8C     		ldrh	r3, [r3, #36]
1193:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         pData +=2U;
 3831              		.loc 1 1193 16 view .LVU1197
 3832 00ba 3340     		ands	r3, r3, r6
1193:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****         pData +=2U;
 3833              		.loc 1 1193 14 view .LVU1198
 3834 00bc 25F8023B 		strh	r3, [r5], #2	@ movhi
 3835              	.LVL307:
1194:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3836              		.loc 1 1194 9 is_stmt 1 view .LVU1199
1194:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3837              		.loc 1 1194 15 is_stmt 0 view .LVU1200
 3838 00c0 CFE7     		b	.L350
 3839              	.LVL308:
 3840              	.L351:
1198:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3841              		.loc 1 1198 9 is_stmt 1 view .LVU1201
1198:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3842              		.loc 1 1198 45 is_stmt 0 view .LVU1202
 3843 00c2 9B8C     		ldrh	r3, [r3, #36]
1198:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3844              		.loc 1 1198 20 view .LVU1203
 3845 00c4 3340     		ands	r3, r3, r6
1198:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3846              		.loc 1 1198 18 view .LVU1204
 3847 00c6 05F8013B 		strb	r3, [r5], #1
 3848              	.LVL309:
1198:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3849              		.loc 1 1198 18 view .LVU1205
 3850 00ca CAE7     		b	.L350
 3851              	.LVL310:
 3852              	.L356:
1162:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 3853              		.loc 1 1162 15 view .LVU1206
 3854 00cc 0120     		movs	r0, #1
 3855              	.LVL311:
1162:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****     }
 3856              		.loc 1 1162 15 view .LVU1207
 3857 00ce D1E7     		b	.L346
 3858              	.LVL312:
 3859              	.L357:
1212:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 3860              		.loc 1 1212 12 view .LVU1208
 3861 00d0 0220     		movs	r0, #2
 3862              	.LVL313:
1212:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****   }
 3863              		.loc 1 1212 12 view .LVU1209
 3864 00d2 CFE7     		b	.L346
 3865              	.LVL314:
 3866              	.L358:
1188:../hardware/victims/firmware/hal/stm32f3/stm32f3_hal_lowlevel.c ****       }
 3867              		.loc 1 1188 16 view .LVU1210
 3868 00d4 0320     		movs	r0, #3
 3869 00d6 CDE7     		b	.L346
 3870              		.cfi_endproc
 3871              	.LFE142:
 3873              		.global	SystemCoreClock
 3874              		.global	uwTick
 3875              		.global	hal_sys_tick
 3876              		.section	.rodata
 3877              		.set	.LANCHOR1,. + 0
 3880              	CSWTCH.61:
 3881 0000 01       		.byte	1
 3882 0001 04       		.byte	4
 3883 0002 08       		.byte	8
 3884 0003 02       		.byte	2
 3885              		.data
 3886              		.align	2
 3889              	SystemCoreClock:
 3890 0000 00127A00 		.word	8000000
 3891              		.bss
 3892              		.align	2
 3893              		.set	.LANCHOR0,. + 0
 3896              	hal_sys_tick:
 3897 0000 00000000 		.space	4
 3900              	uwTick:
 3901 0004 00000000 		.space	4
 3902              		.text
 3903              	.Letext0:
 3904              		.file 4 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stdint.h"
 3905              		.file 5 "../hardware/victims/firmware/hal/stm32f3/CMSIS/device/stm32f303xc.h"
 3906              		.file 6 "../hardware/victims/firmware/hal/stm32f3/CMSIS/device/system_stm32f3xx.h"
 3907              		.file 7 "../hardware/victims/firmware/hal/stm32f3/CMSIS/device/stm32f3xx.h"
 3908              		.file 8 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stddef.h"
 3909              		.file 9 "/usr/include/newlib/sys/_types.h"
 3910              		.file 10 "/usr/include/newlib/sys/reent.h"
 3911              		.file 11 "/usr/include/newlib/sys/lock.h"
 3912              		.file 12 "../hardware/victims/firmware/hal/stm32f3/stm32f3xx_hal_def.h"
 3913              		.file 13 "../hardware/victims/firmware/hal/stm32f3/stm32f3xx_hal_rcc.h"
 3914              		.file 14 "../hardware/victims/firmware/hal/stm32f3/stm32f3xx_hal_gpio.h"
 3915              		.file 15 "../hardware/victims/firmware/hal/stm32f3/stm32f3xx_hal_dma.h"
 3916              		.file 16 "../hardware/victims/firmware/hal/stm32f3/stm32f3xx_hal_uart.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3_hal_lowlevel.c
     /tmp/ccU4Dgsm.s:16     .text.HAL_NVIC_SetPriority:0000000000000000 $t
     /tmp/ccU4Dgsm.s:24     .text.HAL_NVIC_SetPriority:0000000000000000 HAL_NVIC_SetPriority
     /tmp/ccU4Dgsm.s:171    .text.HAL_NVIC_SetPriority:0000000000000060 $d
     /tmp/ccU4Dgsm.s:177    .text.HAL_InitTick:0000000000000000 $t
     /tmp/ccU4Dgsm.s:184    .text.HAL_InitTick:0000000000000000 HAL_InitTick
     /tmp/ccU4Dgsm.s:205    .text.HAL_InitTick:0000000000000008 $d
     /tmp/ccU4Dgsm.s:210    .text.HAL_GetTick:0000000000000000 $t
     /tmp/ccU4Dgsm.s:217    .text.HAL_GetTick:0000000000000000 HAL_GetTick
     /tmp/ccU4Dgsm.s:235    .text.HAL_GetTick:000000000000000c $d
     /tmp/ccU4Dgsm.s:240    .text.HAL_IncTick:0000000000000000 $t
     /tmp/ccU4Dgsm.s:247    .text.HAL_IncTick:0000000000000000 HAL_IncTick
     /tmp/ccU4Dgsm.s:260    .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccU4Dgsm.s:267    .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccU4Dgsm.s:282    .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccU4Dgsm.s:289    .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccU4Dgsm.s:301    .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccU4Dgsm.s:308    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccU4Dgsm.s:1380   .text.HAL_RCC_OscConfig:0000000000000310 $d
     /tmp/ccU4Dgsm.s:1386   .text.HAL_RCC_OscConfig:000000000000031c $t
     /tmp/ccU4Dgsm.s:1934   .text.HAL_RCC_OscConfig:00000000000004d8 $d
     /tmp/ccU4Dgsm.s:1940   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccU4Dgsm.s:1947   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccU4Dgsm.s:2301   .text.HAL_RCC_ClockConfig:0000000000000144 $d
     /tmp/ccU4Dgsm.s:2307   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccU4Dgsm.s:2314   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccU4Dgsm.s:2326   .text.HAL_GPIO_Init:0000000000000000 $t
     /tmp/ccU4Dgsm.s:2333   .text.HAL_GPIO_Init:0000000000000000 HAL_GPIO_Init
     /tmp/ccU4Dgsm.s:2705   .text.HAL_GPIO_Init:0000000000000178 $d
     /tmp/ccU4Dgsm.s:2712   .text.HAL_GPIO_WritePin:0000000000000000 $t
     /tmp/ccU4Dgsm.s:2719   .text.HAL_GPIO_WritePin:0000000000000000 HAL_GPIO_WritePin
     /tmp/ccU4Dgsm.s:2746   .text.UART_SetConfig:0000000000000000 $t
     /tmp/ccU4Dgsm.s:2753   .text.UART_SetConfig:0000000000000000 UART_SetConfig
     /tmp/ccU4Dgsm.s:2854   .text.UART_SetConfig:0000000000000060 $d
     /tmp/ccU4Dgsm.s:3031   .text.UART_SetConfig:0000000000000154 $d
     /tmp/ccU4Dgsm.s:3040   .text.UART_SetConfig:0000000000000178 $t
     /tmp/ccU4Dgsm.s:3132   .text.UART_SetConfig:00000000000001d4 $d
     /tmp/ccU4Dgsm.s:3142   .text.UART_WaitOnFlagUntilTimeout:0000000000000000 $t
     /tmp/ccU4Dgsm.s:3149   .text.UART_WaitOnFlagUntilTimeout:0000000000000000 UART_WaitOnFlagUntilTimeout
     /tmp/ccU4Dgsm.s:3247   .text.UART_CheckIdleState:0000000000000000 $t
     /tmp/ccU4Dgsm.s:3254   .text.UART_CheckIdleState:0000000000000000 UART_CheckIdleState
     /tmp/ccU4Dgsm.s:3363   .text.HAL_UART_Init:0000000000000000 $t
     /tmp/ccU4Dgsm.s:3370   .text.HAL_UART_Init:0000000000000000 HAL_UART_Init
     /tmp/ccU4Dgsm.s:3460   .text.HAL_UART_Transmit:0000000000000000 $t
     /tmp/ccU4Dgsm.s:3467   .text.HAL_UART_Transmit:0000000000000000 HAL_UART_Transmit
     /tmp/ccU4Dgsm.s:3648   .text.HAL_UART_Receive:0000000000000000 $t
     /tmp/ccU4Dgsm.s:3655   .text.HAL_UART_Receive:0000000000000000 HAL_UART_Receive
     /tmp/ccU4Dgsm.s:3889   .data:0000000000000000 SystemCoreClock
     /tmp/ccU4Dgsm.s:3900   .bss:0000000000000004 uwTick
     /tmp/ccU4Dgsm.s:3896   .bss:0000000000000000 hal_sys_tick
     /tmp/ccU4Dgsm.s:3880   .rodata:0000000000000000 CSWTCH.61
     /tmp/ccU4Dgsm.s:3886   .data:0000000000000000 $d
     /tmp/ccU4Dgsm.s:3892   .bss:0000000000000000 $d
     /tmp/ccU4Dgsm.s:2864   .text.UART_SetConfig:0000000000000069 $d
     /tmp/ccU4Dgsm.s:2864   .text.UART_SetConfig:000000000000006a $t

NO UNDEFINED SYMBOLS
