Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: A:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto dd9dbe18a78643049deed855c7793945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot D_ff_with_synch_reset_behavior_tb_behav xil_defaultlib.D_ff_with_synch_reset_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_ff_with_synch_reset_behavior
Compiling module xil_defaultlib.D_ff_with_synch_reset_behavior_t...
Compiling module xil_defaultlib.glbl
Built simulation snapshot D_ff_with_synch_reset_behavior_tb_behav
