#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
:vpi_module "/usr/lib64/ivl/v2009.vpi";
S_0x55b40d1d6480 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55b40d171790 .scope module, "z_monocicle_tb" "z_monocicle_tb" 3 3;
 .timescale -9 -12;
v0x55b40d1fd300_0 .var "CLK", 0 0;
v0x55b40d1fd3c0_0 .var "RST", 0 0;
S_0x55b40d18c5f0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 38, 3 38 0, S_0x55b40d171790;
 .timescale -9 -12;
v0x55b40d1cae00_0 .var/i "i", 31 0;
S_0x55b40d1f1e00 .scope module, "monocicle_prueba" "monocicle" 3 7, 4 12 0, S_0x55b40d171790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
v0x55b40d1fa840_0 .net "ALUtoAND", 0 0, v0x55b40d1f2490_0;  1 drivers
v0x55b40d1fa930_0 .net "ALUtodata_mem", 63 0, v0x55b40d1f22f0_0;  1 drivers
v0x55b40d1fa9f0_0 .net "ANDtomux2", 0 0, L_0x55b40d20e1e0;  1 drivers
v0x55b40d1faae0_0 .net "CLK", 0 0, v0x55b40d1fd300_0;  1 drivers
v0x55b40d1fab80_0 .net "PCtoInst_mem", 63 0, v0x55b40d1f2960_0;  1 drivers
v0x55b40d1facb0_0 .net "RST", 0 0, v0x55b40d1fd3c0_0;  1 drivers
v0x55b40d1fade0_0 .net *"_ivl_11", 2 0, L_0x55b40d20e420;  1 drivers
v0x55b40d1faec0_0 .net *"_ivl_13", 6 0, L_0x55b40d20e4c0;  1 drivers
v0x55b40d1fafa0_0 .net *"_ivl_9", 0 0, L_0x55b40d20e380;  1 drivers
v0x55b40d1fb110_0 .net "adder1tomux2", 63 0, L_0x55b40d20e140;  1 drivers
v0x55b40d1fb1d0_0 .net "adder2tomux2", 63 0, L_0x55b40d20e250;  1 drivers
v0x55b40d1fb290_0 .net "data_memtomux3", 63 0, v0x55b40d1f51f0_0;  1 drivers
v0x55b40d1fb350_0 .net "decotoALU", 3 0, v0x55b40d1f3b70_0;  1 drivers
v0x55b40d1fb460_0 .net "decotoAND", 0 0, v0x55b40d1f3cf0_0;  1 drivers
v0x55b40d1fb550_0 .net "decotodatamem", 0 0, v0x55b40d1f3d90_0;  1 drivers
v0x55b40d1fb640_0 .net "decotomux1", 0 0, v0x55b40d1f3c50_0;  1 drivers
v0x55b40d1fb730_0 .net "decotomux3", 0 0, v0x55b40d1f3e50_0;  1 drivers
v0x55b40d1fb930_0 .net "decotoreg", 0 0, v0x55b40d1f3f60_0;  1 drivers
v0x55b40d1fba20_0 .net "immgentomux1", 63 0, v0x55b40d1fa6f0_0;  1 drivers
v0x55b40d1fbae0_0 .net "instruction", 31 0, v0x55b40d1f6430_0;  1 drivers
v0x55b40d1fbbf0_0 .net "mux1toALU", 63 0, v0x55b40d1f78d0_0;  1 drivers
v0x55b40d1fbd00_0 .net "mux2toPC", 63 0, v0x55b40d1f7ee0_0;  1 drivers
v0x55b40d1fbe10_0 .net "mux3toreg", 63 0, v0x55b40d1f85c0_0;  1 drivers
v0x55b40d1fbf20_0 .net "regtoALU", 63 0, L_0x55b40d20d800;  1 drivers
v0x55b40d1fc030_0 .net "regtomux1", 63 0, L_0x55b40d20dd40;  1 drivers
L_0x55b40d20ded0 .part v0x55b40d1f6430_0, 15, 5;
L_0x55b40d20df70 .part v0x55b40d1f6430_0, 20, 5;
L_0x55b40d20e0a0 .part v0x55b40d1f6430_0, 7, 5;
L_0x55b40d20e380 .part v0x55b40d1f6430_0, 30, 1;
L_0x55b40d20e420 .part v0x55b40d1f6430_0, 12, 3;
L_0x55b40d20e4c0 .part v0x55b40d1f6430_0, 0, 7;
L_0x55b40d20e6b0 .concat [ 7 3 1 0], L_0x55b40d20e4c0, L_0x55b40d20e420, L_0x55b40d20e380;
S_0x55b40d1f2000 .scope module, "ALU_mono" "ALU" 4 24, 5 1 0, S_0x55b40d1f1e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 4 "ALU_operation";
    .port_info 3 /OUTPUT 64 "ALU_result";
    .port_info 4 /OUTPUT 1 "zero";
v0x55b40d1cc500_0 .net "A", 63 0, L_0x55b40d20d800;  alias, 1 drivers
v0x55b40d1be830_0 .net "ALU_operation", 3 0, v0x55b40d1f3b70_0;  alias, 1 drivers
v0x55b40d1f22f0_0 .var "ALU_result", 63 0;
v0x55b40d1f23b0_0 .net "B", 63 0, v0x55b40d1f78d0_0;  alias, 1 drivers
v0x55b40d1f2490_0 .var "zero", 0 0;
E_0x55b40d17e730 .event anyedge, v0x55b40d1be830_0, v0x55b40d1cc500_0, v0x55b40d1f23b0_0, v0x55b40d1f22f0_0;
S_0x55b40d1f2640 .scope module, "PC_mono" "PC" 4 41, 6 1 0, S_0x55b40d1f1e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 64 "IN";
    .port_info 3 /OUTPUT 64 "OUT";
v0x55b40d1f2860_0 .net "IN", 63 0, v0x55b40d1f7ee0_0;  alias, 1 drivers
v0x55b40d1f2960_0 .var "OUT", 63 0;
v0x55b40d1f2a40_0 .net "clk", 0 0, v0x55b40d1fd300_0;  alias, 1 drivers
v0x55b40d1f2ae0_0 .net "rst", 0 0, v0x55b40d1fd3c0_0;  alias, 1 drivers
E_0x55b40d17ebc0 .event posedge, v0x55b40d1f2a40_0;
S_0x55b40d1f2c20 .scope module, "adder1" "adder" 4 43, 7 1 0, S_0x55b40d1f1e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "Q";
v0x55b40d1f2e50_0 .net "A", 63 0, v0x55b40d1f2960_0;  alias, 1 drivers
L_0x7fb3cbe7a1c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55b40d1f2f30_0 .net "B", 63 0, L_0x7fb3cbe7a1c8;  1 drivers
v0x55b40d1f2ff0_0 .net "Q", 63 0, L_0x55b40d20e140;  alias, 1 drivers
L_0x55b40d20e140 .arith/sum 64, v0x55b40d1f2960_0, L_0x7fb3cbe7a1c8;
S_0x55b40d1f3130 .scope module, "adder2" "adder" 4 45, 7 1 0, S_0x55b40d1f1e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "Q";
v0x55b40d1f3360_0 .net "A", 63 0, v0x55b40d1f2960_0;  alias, 1 drivers
v0x55b40d1f3490_0 .net "B", 63 0, v0x55b40d1fa6f0_0;  alias, 1 drivers
v0x55b40d1f3570_0 .net "Q", 63 0, L_0x55b40d20e250;  alias, 1 drivers
L_0x55b40d20e250 .arith/sum 64, v0x55b40d1f2960_0, v0x55b40d1fa6f0_0;
S_0x55b40d1f36b0 .scope module, "control_mono" "control" 4 47, 8 1 0, S_0x55b40d1f1e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemtoReg";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 4 "ALUOp";
P_0x55b40d1d0f90 .param/l "arit_op" 1 8 10, C4<0110011>;
P_0x55b40d1d0fd0 .param/l "beq_op" 1 8 9, C4<1100011>;
P_0x55b40d1d1010 .param/l "lw_op" 1 8 12, C4<0000011>;
P_0x55b40d1d1050 .param/l "sw_op" 1 8 11, C4<0100011>;
v0x55b40d1f3b70_0 .var "ALUOp", 3 0;
v0x55b40d1f3c50_0 .var "ALUSrc", 0 0;
v0x55b40d1f3cf0_0 .var "Branch", 0 0;
v0x55b40d1f3d90_0 .var "MemWrite", 0 0;
v0x55b40d1f3e50_0 .var "MemtoReg", 0 0;
v0x55b40d1f3f60_0 .var "RegWrite", 0 0;
v0x55b40d1f4020_0 .net "instruction", 10 0, L_0x55b40d20e6b0;  1 drivers
E_0x55b40d17eee0 .event anyedge, v0x55b40d1f4020_0;
S_0x55b40d1f41e0 .scope module, "data_mono" "data_mem" 4 26, 9 1 0, S_0x55b40d1f1e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wrt_en";
    .port_info 3 /INPUT 64 "address";
    .port_info 4 /INPUT 64 "write_data";
    .port_info 5 /OUTPUT 64 "read_data";
v0x55b40d1f46d0_0 .net "address", 63 0, v0x55b40d1f22f0_0;  alias, 1 drivers
v0x55b40d1f47b0_0 .net "clk", 0 0, v0x55b40d1fd300_0;  alias, 1 drivers
v0x55b40d1f4880_0 .var/i "i", 31 0;
v0x55b40d1f4950 .array "memory", 0 63, 7 0;
v0x55b40d1f51f0_0 .var "read_data", 63 0;
v0x55b40d1f5320_0 .net "rst", 0 0, v0x55b40d1fd3c0_0;  alias, 1 drivers
v0x55b40d1f53c0_0 .net "write_data", 63 0, L_0x55b40d20dd40;  alias, 1 drivers
v0x55b40d1f5480_0 .net "wrt_en", 0 0, v0x55b40d1f3d90_0;  alias, 1 drivers
v0x55b40d1f4950_0 .array/port v0x55b40d1f4950, 0;
v0x55b40d1f4950_1 .array/port v0x55b40d1f4950, 1;
v0x55b40d1f4950_2 .array/port v0x55b40d1f4950, 2;
E_0x55b40d1f4460/0 .event anyedge, v0x55b40d1f22f0_0, v0x55b40d1f4950_0, v0x55b40d1f4950_1, v0x55b40d1f4950_2;
v0x55b40d1f4950_3 .array/port v0x55b40d1f4950, 3;
v0x55b40d1f4950_4 .array/port v0x55b40d1f4950, 4;
v0x55b40d1f4950_5 .array/port v0x55b40d1f4950, 5;
v0x55b40d1f4950_6 .array/port v0x55b40d1f4950, 6;
E_0x55b40d1f4460/1 .event anyedge, v0x55b40d1f4950_3, v0x55b40d1f4950_4, v0x55b40d1f4950_5, v0x55b40d1f4950_6;
v0x55b40d1f4950_7 .array/port v0x55b40d1f4950, 7;
v0x55b40d1f4950_8 .array/port v0x55b40d1f4950, 8;
v0x55b40d1f4950_9 .array/port v0x55b40d1f4950, 9;
v0x55b40d1f4950_10 .array/port v0x55b40d1f4950, 10;
E_0x55b40d1f4460/2 .event anyedge, v0x55b40d1f4950_7, v0x55b40d1f4950_8, v0x55b40d1f4950_9, v0x55b40d1f4950_10;
v0x55b40d1f4950_11 .array/port v0x55b40d1f4950, 11;
v0x55b40d1f4950_12 .array/port v0x55b40d1f4950, 12;
v0x55b40d1f4950_13 .array/port v0x55b40d1f4950, 13;
v0x55b40d1f4950_14 .array/port v0x55b40d1f4950, 14;
E_0x55b40d1f4460/3 .event anyedge, v0x55b40d1f4950_11, v0x55b40d1f4950_12, v0x55b40d1f4950_13, v0x55b40d1f4950_14;
v0x55b40d1f4950_15 .array/port v0x55b40d1f4950, 15;
v0x55b40d1f4950_16 .array/port v0x55b40d1f4950, 16;
v0x55b40d1f4950_17 .array/port v0x55b40d1f4950, 17;
v0x55b40d1f4950_18 .array/port v0x55b40d1f4950, 18;
E_0x55b40d1f4460/4 .event anyedge, v0x55b40d1f4950_15, v0x55b40d1f4950_16, v0x55b40d1f4950_17, v0x55b40d1f4950_18;
v0x55b40d1f4950_19 .array/port v0x55b40d1f4950, 19;
v0x55b40d1f4950_20 .array/port v0x55b40d1f4950, 20;
v0x55b40d1f4950_21 .array/port v0x55b40d1f4950, 21;
v0x55b40d1f4950_22 .array/port v0x55b40d1f4950, 22;
E_0x55b40d1f4460/5 .event anyedge, v0x55b40d1f4950_19, v0x55b40d1f4950_20, v0x55b40d1f4950_21, v0x55b40d1f4950_22;
v0x55b40d1f4950_23 .array/port v0x55b40d1f4950, 23;
v0x55b40d1f4950_24 .array/port v0x55b40d1f4950, 24;
v0x55b40d1f4950_25 .array/port v0x55b40d1f4950, 25;
v0x55b40d1f4950_26 .array/port v0x55b40d1f4950, 26;
E_0x55b40d1f4460/6 .event anyedge, v0x55b40d1f4950_23, v0x55b40d1f4950_24, v0x55b40d1f4950_25, v0x55b40d1f4950_26;
v0x55b40d1f4950_27 .array/port v0x55b40d1f4950, 27;
v0x55b40d1f4950_28 .array/port v0x55b40d1f4950, 28;
v0x55b40d1f4950_29 .array/port v0x55b40d1f4950, 29;
v0x55b40d1f4950_30 .array/port v0x55b40d1f4950, 30;
E_0x55b40d1f4460/7 .event anyedge, v0x55b40d1f4950_27, v0x55b40d1f4950_28, v0x55b40d1f4950_29, v0x55b40d1f4950_30;
v0x55b40d1f4950_31 .array/port v0x55b40d1f4950, 31;
v0x55b40d1f4950_32 .array/port v0x55b40d1f4950, 32;
v0x55b40d1f4950_33 .array/port v0x55b40d1f4950, 33;
v0x55b40d1f4950_34 .array/port v0x55b40d1f4950, 34;
E_0x55b40d1f4460/8 .event anyedge, v0x55b40d1f4950_31, v0x55b40d1f4950_32, v0x55b40d1f4950_33, v0x55b40d1f4950_34;
v0x55b40d1f4950_35 .array/port v0x55b40d1f4950, 35;
v0x55b40d1f4950_36 .array/port v0x55b40d1f4950, 36;
v0x55b40d1f4950_37 .array/port v0x55b40d1f4950, 37;
v0x55b40d1f4950_38 .array/port v0x55b40d1f4950, 38;
E_0x55b40d1f4460/9 .event anyedge, v0x55b40d1f4950_35, v0x55b40d1f4950_36, v0x55b40d1f4950_37, v0x55b40d1f4950_38;
v0x55b40d1f4950_39 .array/port v0x55b40d1f4950, 39;
v0x55b40d1f4950_40 .array/port v0x55b40d1f4950, 40;
v0x55b40d1f4950_41 .array/port v0x55b40d1f4950, 41;
v0x55b40d1f4950_42 .array/port v0x55b40d1f4950, 42;
E_0x55b40d1f4460/10 .event anyedge, v0x55b40d1f4950_39, v0x55b40d1f4950_40, v0x55b40d1f4950_41, v0x55b40d1f4950_42;
v0x55b40d1f4950_43 .array/port v0x55b40d1f4950, 43;
v0x55b40d1f4950_44 .array/port v0x55b40d1f4950, 44;
v0x55b40d1f4950_45 .array/port v0x55b40d1f4950, 45;
v0x55b40d1f4950_46 .array/port v0x55b40d1f4950, 46;
E_0x55b40d1f4460/11 .event anyedge, v0x55b40d1f4950_43, v0x55b40d1f4950_44, v0x55b40d1f4950_45, v0x55b40d1f4950_46;
v0x55b40d1f4950_47 .array/port v0x55b40d1f4950, 47;
v0x55b40d1f4950_48 .array/port v0x55b40d1f4950, 48;
v0x55b40d1f4950_49 .array/port v0x55b40d1f4950, 49;
v0x55b40d1f4950_50 .array/port v0x55b40d1f4950, 50;
E_0x55b40d1f4460/12 .event anyedge, v0x55b40d1f4950_47, v0x55b40d1f4950_48, v0x55b40d1f4950_49, v0x55b40d1f4950_50;
v0x55b40d1f4950_51 .array/port v0x55b40d1f4950, 51;
v0x55b40d1f4950_52 .array/port v0x55b40d1f4950, 52;
v0x55b40d1f4950_53 .array/port v0x55b40d1f4950, 53;
v0x55b40d1f4950_54 .array/port v0x55b40d1f4950, 54;
E_0x55b40d1f4460/13 .event anyedge, v0x55b40d1f4950_51, v0x55b40d1f4950_52, v0x55b40d1f4950_53, v0x55b40d1f4950_54;
v0x55b40d1f4950_55 .array/port v0x55b40d1f4950, 55;
v0x55b40d1f4950_56 .array/port v0x55b40d1f4950, 56;
v0x55b40d1f4950_57 .array/port v0x55b40d1f4950, 57;
v0x55b40d1f4950_58 .array/port v0x55b40d1f4950, 58;
E_0x55b40d1f4460/14 .event anyedge, v0x55b40d1f4950_55, v0x55b40d1f4950_56, v0x55b40d1f4950_57, v0x55b40d1f4950_58;
v0x55b40d1f4950_59 .array/port v0x55b40d1f4950, 59;
v0x55b40d1f4950_60 .array/port v0x55b40d1f4950, 60;
v0x55b40d1f4950_61 .array/port v0x55b40d1f4950, 61;
v0x55b40d1f4950_62 .array/port v0x55b40d1f4950, 62;
E_0x55b40d1f4460/15 .event anyedge, v0x55b40d1f4950_59, v0x55b40d1f4950_60, v0x55b40d1f4950_61, v0x55b40d1f4950_62;
v0x55b40d1f4950_63 .array/port v0x55b40d1f4950, 63;
E_0x55b40d1f4460/16 .event anyedge, v0x55b40d1f4950_63;
E_0x55b40d1f4460 .event/or E_0x55b40d1f4460/0, E_0x55b40d1f4460/1, E_0x55b40d1f4460/2, E_0x55b40d1f4460/3, E_0x55b40d1f4460/4, E_0x55b40d1f4460/5, E_0x55b40d1f4460/6, E_0x55b40d1f4460/7, E_0x55b40d1f4460/8, E_0x55b40d1f4460/9, E_0x55b40d1f4460/10, E_0x55b40d1f4460/11, E_0x55b40d1f4460/12, E_0x55b40d1f4460/13, E_0x55b40d1f4460/14, E_0x55b40d1f4460/15, E_0x55b40d1f4460/16;
S_0x55b40d1f5630 .scope module, "gate" "and1" 4 50, 10 1 0, S_0x55b40d1f1e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "q";
L_0x55b40d20e1e0 .functor AND 1, v0x55b40d1f3cf0_0, v0x55b40d1f2490_0, C4<1>, C4<1>;
v0x55b40d1f5880_0 .net "a", 0 0, v0x55b40d1f3cf0_0;  alias, 1 drivers
v0x55b40d1f5970_0 .net "b", 0 0, v0x55b40d1f2490_0;  alias, 1 drivers
v0x55b40d1f5a40_0 .net "q", 0 0, L_0x55b40d20e1e0;  alias, 1 drivers
S_0x55b40d1f5b50 .scope module, "inst_mono" "inst_mem" 4 39, 11 6 0, S_0x55b40d1f1e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 64 "read_adr";
    .port_info 3 /OUTPUT 32 "instruction";
P_0x55b40d1f5d30 .param/l "adr_in" 0 11 6, +C4<00000000000000000000000001000000>;
P_0x55b40d1f5d70 .param/l "depth" 0 11 6, +C4<00000000000000000000000001010000>;
P_0x55b40d1f5db0 .param/l "width" 0 11 6, +C4<00000000000000000000000000100000>;
v0x55b40d1f6240_0 .net "clk", 0 0, v0x55b40d1fd300_0;  alias, 1 drivers
v0x55b40d1f6350_0 .var/i "i", 31 0;
v0x55b40d1f6430_0 .var "instruction", 31 0;
v0x55b40d1f64f0 .array "memory", 0 79, 31 0;
v0x55b40d1f7240_0 .net "read_adr", 63 0, v0x55b40d1f2960_0;  alias, 1 drivers
v0x55b40d1f7350_0 .net "rst", 0 0, v0x55b40d1fd3c0_0;  alias, 1 drivers
v0x55b40d1f64f0_0 .array/port v0x55b40d1f64f0, 0;
v0x55b40d1f64f0_1 .array/port v0x55b40d1f64f0, 1;
v0x55b40d1f64f0_2 .array/port v0x55b40d1f64f0, 2;
E_0x55b40d17e2e0/0 .event anyedge, v0x55b40d1f2960_0, v0x55b40d1f64f0_0, v0x55b40d1f64f0_1, v0x55b40d1f64f0_2;
v0x55b40d1f64f0_3 .array/port v0x55b40d1f64f0, 3;
v0x55b40d1f64f0_4 .array/port v0x55b40d1f64f0, 4;
v0x55b40d1f64f0_5 .array/port v0x55b40d1f64f0, 5;
v0x55b40d1f64f0_6 .array/port v0x55b40d1f64f0, 6;
E_0x55b40d17e2e0/1 .event anyedge, v0x55b40d1f64f0_3, v0x55b40d1f64f0_4, v0x55b40d1f64f0_5, v0x55b40d1f64f0_6;
v0x55b40d1f64f0_7 .array/port v0x55b40d1f64f0, 7;
v0x55b40d1f64f0_8 .array/port v0x55b40d1f64f0, 8;
v0x55b40d1f64f0_9 .array/port v0x55b40d1f64f0, 9;
v0x55b40d1f64f0_10 .array/port v0x55b40d1f64f0, 10;
E_0x55b40d17e2e0/2 .event anyedge, v0x55b40d1f64f0_7, v0x55b40d1f64f0_8, v0x55b40d1f64f0_9, v0x55b40d1f64f0_10;
v0x55b40d1f64f0_11 .array/port v0x55b40d1f64f0, 11;
v0x55b40d1f64f0_12 .array/port v0x55b40d1f64f0, 12;
v0x55b40d1f64f0_13 .array/port v0x55b40d1f64f0, 13;
v0x55b40d1f64f0_14 .array/port v0x55b40d1f64f0, 14;
E_0x55b40d17e2e0/3 .event anyedge, v0x55b40d1f64f0_11, v0x55b40d1f64f0_12, v0x55b40d1f64f0_13, v0x55b40d1f64f0_14;
v0x55b40d1f64f0_15 .array/port v0x55b40d1f64f0, 15;
v0x55b40d1f64f0_16 .array/port v0x55b40d1f64f0, 16;
v0x55b40d1f64f0_17 .array/port v0x55b40d1f64f0, 17;
v0x55b40d1f64f0_18 .array/port v0x55b40d1f64f0, 18;
E_0x55b40d17e2e0/4 .event anyedge, v0x55b40d1f64f0_15, v0x55b40d1f64f0_16, v0x55b40d1f64f0_17, v0x55b40d1f64f0_18;
v0x55b40d1f64f0_19 .array/port v0x55b40d1f64f0, 19;
v0x55b40d1f64f0_20 .array/port v0x55b40d1f64f0, 20;
v0x55b40d1f64f0_21 .array/port v0x55b40d1f64f0, 21;
v0x55b40d1f64f0_22 .array/port v0x55b40d1f64f0, 22;
E_0x55b40d17e2e0/5 .event anyedge, v0x55b40d1f64f0_19, v0x55b40d1f64f0_20, v0x55b40d1f64f0_21, v0x55b40d1f64f0_22;
v0x55b40d1f64f0_23 .array/port v0x55b40d1f64f0, 23;
v0x55b40d1f64f0_24 .array/port v0x55b40d1f64f0, 24;
v0x55b40d1f64f0_25 .array/port v0x55b40d1f64f0, 25;
v0x55b40d1f64f0_26 .array/port v0x55b40d1f64f0, 26;
E_0x55b40d17e2e0/6 .event anyedge, v0x55b40d1f64f0_23, v0x55b40d1f64f0_24, v0x55b40d1f64f0_25, v0x55b40d1f64f0_26;
v0x55b40d1f64f0_27 .array/port v0x55b40d1f64f0, 27;
v0x55b40d1f64f0_28 .array/port v0x55b40d1f64f0, 28;
v0x55b40d1f64f0_29 .array/port v0x55b40d1f64f0, 29;
v0x55b40d1f64f0_30 .array/port v0x55b40d1f64f0, 30;
E_0x55b40d17e2e0/7 .event anyedge, v0x55b40d1f64f0_27, v0x55b40d1f64f0_28, v0x55b40d1f64f0_29, v0x55b40d1f64f0_30;
v0x55b40d1f64f0_31 .array/port v0x55b40d1f64f0, 31;
v0x55b40d1f64f0_32 .array/port v0x55b40d1f64f0, 32;
v0x55b40d1f64f0_33 .array/port v0x55b40d1f64f0, 33;
v0x55b40d1f64f0_34 .array/port v0x55b40d1f64f0, 34;
E_0x55b40d17e2e0/8 .event anyedge, v0x55b40d1f64f0_31, v0x55b40d1f64f0_32, v0x55b40d1f64f0_33, v0x55b40d1f64f0_34;
v0x55b40d1f64f0_35 .array/port v0x55b40d1f64f0, 35;
v0x55b40d1f64f0_36 .array/port v0x55b40d1f64f0, 36;
v0x55b40d1f64f0_37 .array/port v0x55b40d1f64f0, 37;
v0x55b40d1f64f0_38 .array/port v0x55b40d1f64f0, 38;
E_0x55b40d17e2e0/9 .event anyedge, v0x55b40d1f64f0_35, v0x55b40d1f64f0_36, v0x55b40d1f64f0_37, v0x55b40d1f64f0_38;
v0x55b40d1f64f0_39 .array/port v0x55b40d1f64f0, 39;
v0x55b40d1f64f0_40 .array/port v0x55b40d1f64f0, 40;
v0x55b40d1f64f0_41 .array/port v0x55b40d1f64f0, 41;
v0x55b40d1f64f0_42 .array/port v0x55b40d1f64f0, 42;
E_0x55b40d17e2e0/10 .event anyedge, v0x55b40d1f64f0_39, v0x55b40d1f64f0_40, v0x55b40d1f64f0_41, v0x55b40d1f64f0_42;
v0x55b40d1f64f0_43 .array/port v0x55b40d1f64f0, 43;
v0x55b40d1f64f0_44 .array/port v0x55b40d1f64f0, 44;
v0x55b40d1f64f0_45 .array/port v0x55b40d1f64f0, 45;
v0x55b40d1f64f0_46 .array/port v0x55b40d1f64f0, 46;
E_0x55b40d17e2e0/11 .event anyedge, v0x55b40d1f64f0_43, v0x55b40d1f64f0_44, v0x55b40d1f64f0_45, v0x55b40d1f64f0_46;
v0x55b40d1f64f0_47 .array/port v0x55b40d1f64f0, 47;
v0x55b40d1f64f0_48 .array/port v0x55b40d1f64f0, 48;
v0x55b40d1f64f0_49 .array/port v0x55b40d1f64f0, 49;
v0x55b40d1f64f0_50 .array/port v0x55b40d1f64f0, 50;
E_0x55b40d17e2e0/12 .event anyedge, v0x55b40d1f64f0_47, v0x55b40d1f64f0_48, v0x55b40d1f64f0_49, v0x55b40d1f64f0_50;
v0x55b40d1f64f0_51 .array/port v0x55b40d1f64f0, 51;
v0x55b40d1f64f0_52 .array/port v0x55b40d1f64f0, 52;
v0x55b40d1f64f0_53 .array/port v0x55b40d1f64f0, 53;
v0x55b40d1f64f0_54 .array/port v0x55b40d1f64f0, 54;
E_0x55b40d17e2e0/13 .event anyedge, v0x55b40d1f64f0_51, v0x55b40d1f64f0_52, v0x55b40d1f64f0_53, v0x55b40d1f64f0_54;
v0x55b40d1f64f0_55 .array/port v0x55b40d1f64f0, 55;
v0x55b40d1f64f0_56 .array/port v0x55b40d1f64f0, 56;
v0x55b40d1f64f0_57 .array/port v0x55b40d1f64f0, 57;
v0x55b40d1f64f0_58 .array/port v0x55b40d1f64f0, 58;
E_0x55b40d17e2e0/14 .event anyedge, v0x55b40d1f64f0_55, v0x55b40d1f64f0_56, v0x55b40d1f64f0_57, v0x55b40d1f64f0_58;
v0x55b40d1f64f0_59 .array/port v0x55b40d1f64f0, 59;
v0x55b40d1f64f0_60 .array/port v0x55b40d1f64f0, 60;
v0x55b40d1f64f0_61 .array/port v0x55b40d1f64f0, 61;
v0x55b40d1f64f0_62 .array/port v0x55b40d1f64f0, 62;
E_0x55b40d17e2e0/15 .event anyedge, v0x55b40d1f64f0_59, v0x55b40d1f64f0_60, v0x55b40d1f64f0_61, v0x55b40d1f64f0_62;
v0x55b40d1f64f0_63 .array/port v0x55b40d1f64f0, 63;
v0x55b40d1f64f0_64 .array/port v0x55b40d1f64f0, 64;
v0x55b40d1f64f0_65 .array/port v0x55b40d1f64f0, 65;
v0x55b40d1f64f0_66 .array/port v0x55b40d1f64f0, 66;
E_0x55b40d17e2e0/16 .event anyedge, v0x55b40d1f64f0_63, v0x55b40d1f64f0_64, v0x55b40d1f64f0_65, v0x55b40d1f64f0_66;
v0x55b40d1f64f0_67 .array/port v0x55b40d1f64f0, 67;
v0x55b40d1f64f0_68 .array/port v0x55b40d1f64f0, 68;
v0x55b40d1f64f0_69 .array/port v0x55b40d1f64f0, 69;
v0x55b40d1f64f0_70 .array/port v0x55b40d1f64f0, 70;
E_0x55b40d17e2e0/17 .event anyedge, v0x55b40d1f64f0_67, v0x55b40d1f64f0_68, v0x55b40d1f64f0_69, v0x55b40d1f64f0_70;
v0x55b40d1f64f0_71 .array/port v0x55b40d1f64f0, 71;
v0x55b40d1f64f0_72 .array/port v0x55b40d1f64f0, 72;
v0x55b40d1f64f0_73 .array/port v0x55b40d1f64f0, 73;
v0x55b40d1f64f0_74 .array/port v0x55b40d1f64f0, 74;
E_0x55b40d17e2e0/18 .event anyedge, v0x55b40d1f64f0_71, v0x55b40d1f64f0_72, v0x55b40d1f64f0_73, v0x55b40d1f64f0_74;
v0x55b40d1f64f0_75 .array/port v0x55b40d1f64f0, 75;
v0x55b40d1f64f0_76 .array/port v0x55b40d1f64f0, 76;
v0x55b40d1f64f0_77 .array/port v0x55b40d1f64f0, 77;
v0x55b40d1f64f0_78 .array/port v0x55b40d1f64f0, 78;
E_0x55b40d17e2e0/19 .event anyedge, v0x55b40d1f64f0_75, v0x55b40d1f64f0_76, v0x55b40d1f64f0_77, v0x55b40d1f64f0_78;
v0x55b40d1f64f0_79 .array/port v0x55b40d1f64f0, 79;
E_0x55b40d17e2e0/20 .event anyedge, v0x55b40d1f64f0_79;
E_0x55b40d17e2e0 .event/or E_0x55b40d17e2e0/0, E_0x55b40d17e2e0/1, E_0x55b40d17e2e0/2, E_0x55b40d17e2e0/3, E_0x55b40d17e2e0/4, E_0x55b40d17e2e0/5, E_0x55b40d17e2e0/6, E_0x55b40d17e2e0/7, E_0x55b40d17e2e0/8, E_0x55b40d17e2e0/9, E_0x55b40d17e2e0/10, E_0x55b40d17e2e0/11, E_0x55b40d17e2e0/12, E_0x55b40d17e2e0/13, E_0x55b40d17e2e0/14, E_0x55b40d17e2e0/15, E_0x55b40d17e2e0/16, E_0x55b40d17e2e0/17, E_0x55b40d17e2e0/18, E_0x55b40d17e2e0/19, E_0x55b40d17e2e0/20;
S_0x55b40d1f74c0 .scope module, "mux1" "mux21" 4 32, 12 1 0, S_0x55b40d1f1e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 64 "IN0";
    .port_info 2 /INPUT 64 "IN1";
    .port_info 3 /OUTPUT 64 "OUT";
v0x55b40d1f7720_0 .net "IN0", 63 0, L_0x55b40d20dd40;  alias, 1 drivers
v0x55b40d1f7800_0 .net "IN1", 63 0, v0x55b40d1fa6f0_0;  alias, 1 drivers
v0x55b40d1f78d0_0 .var "OUT", 63 0;
v0x55b40d1f79d0_0 .net "SEL", 0 0, v0x55b40d1f3c50_0;  alias, 1 drivers
E_0x55b40d1f76a0 .event anyedge, v0x55b40d1f3c50_0, v0x55b40d1f53c0_0, v0x55b40d1f3490_0;
S_0x55b40d1f7af0 .scope module, "mux2" "mux21" 4 30, 12 1 0, S_0x55b40d1f1e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 64 "IN0";
    .port_info 2 /INPUT 64 "IN1";
    .port_info 3 /OUTPUT 64 "OUT";
v0x55b40d1f7d00_0 .net "IN0", 63 0, L_0x55b40d20e140;  alias, 1 drivers
v0x55b40d1f7e10_0 .net "IN1", 63 0, L_0x55b40d20e250;  alias, 1 drivers
v0x55b40d1f7ee0_0 .var "OUT", 63 0;
v0x55b40d1f7fe0_0 .net "SEL", 0 0, L_0x55b40d20e1e0;  alias, 1 drivers
E_0x55b40d1f7c80 .event anyedge, v0x55b40d1f5a40_0, v0x55b40d1f2ff0_0, v0x55b40d1f3570_0;
S_0x55b40d1f8100 .scope module, "mux3" "mux21" 4 28, 12 1 0, S_0x55b40d1f1e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 64 "IN0";
    .port_info 2 /INPUT 64 "IN1";
    .port_info 3 /OUTPUT 64 "OUT";
v0x55b40d1f83d0_0 .net "IN0", 63 0, v0x55b40d1f22f0_0;  alias, 1 drivers
v0x55b40d1f8500_0 .net "IN1", 63 0, v0x55b40d1f51f0_0;  alias, 1 drivers
v0x55b40d1f85c0_0 .var "OUT", 63 0;
v0x55b40d1f8690_0 .net "SEL", 0 0, v0x55b40d1f3e50_0;  alias, 1 drivers
E_0x55b40d1f8350 .event anyedge, v0x55b40d1f3e50_0, v0x55b40d1f22f0_0, v0x55b40d1f51f0_0;
S_0x55b40d1f87f0 .scope module, "register_mono" "register" 4 36, 13 1 0, S_0x55b40d1f1e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "regwrite";
    .port_info 3 /INPUT 5 "adr_reg1";
    .port_info 4 /INPUT 5 "adr_reg2";
    .port_info 5 /INPUT 5 "adr_wr_reg";
    .port_info 6 /INPUT 64 "wr_data";
    .port_info 7 /OUTPUT 64 "reg_data1";
    .port_info 8 /OUTPUT 64 "reg_data2";
P_0x55b40d1f89d0 .param/l "depth" 0 13 1, +C4<00000000000000000000000000100000>;
P_0x55b40d1f8a10 .param/l "width" 0 13 1, +C4<00000000000000000000000001000000>;
L_0x7fb3cbe7a018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55b40d1f8ff0_0 .net/2u *"_ivl_0", 4 0, L_0x7fb3cbe7a018;  1 drivers
L_0x7fb3cbe7a0a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b40d1f90f0_0 .net/2u *"_ivl_10", 63 0, L_0x7fb3cbe7a0a8;  1 drivers
L_0x7fb3cbe7a0f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55b40d1f91d0_0 .net/2u *"_ivl_14", 4 0, L_0x7fb3cbe7a0f0;  1 drivers
v0x55b40d1f92c0_0 .net *"_ivl_16", 0 0, L_0x55b40d20d990;  1 drivers
v0x55b40d1f9380_0 .net *"_ivl_18", 63 0, L_0x55b40d20da80;  1 drivers
v0x55b40d1f94b0_0 .net *"_ivl_2", 0 0, L_0x55b40d1fd480;  1 drivers
v0x55b40d1f9570_0 .net *"_ivl_20", 6 0, L_0x55b40d20db60;  1 drivers
L_0x7fb3cbe7a138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b40d1f9650_0 .net *"_ivl_23", 1 0, L_0x7fb3cbe7a138;  1 drivers
L_0x7fb3cbe7a180 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b40d1f9730_0 .net/2u *"_ivl_24", 63 0, L_0x7fb3cbe7a180;  1 drivers
v0x55b40d1f9810_0 .net *"_ivl_4", 63 0, L_0x55b40d1fd570;  1 drivers
v0x55b40d1f98f0_0 .net *"_ivl_6", 6 0, L_0x55b40d1fd610;  1 drivers
L_0x7fb3cbe7a060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b40d1f99d0_0 .net *"_ivl_9", 1 0, L_0x7fb3cbe7a060;  1 drivers
v0x55b40d1f9ab0_0 .net "adr_reg1", 4 0, L_0x55b40d20ded0;  1 drivers
v0x55b40d1f9b90_0 .net "adr_reg2", 4 0, L_0x55b40d20df70;  1 drivers
v0x55b40d1f9c70_0 .net "adr_wr_reg", 4 0, L_0x55b40d20e0a0;  1 drivers
v0x55b40d1f9d50_0 .net "clk", 0 0, v0x55b40d1fd300_0;  alias, 1 drivers
v0x55b40d1f9df0_0 .net "reg_data1", 63 0, L_0x55b40d20d800;  alias, 1 drivers
v0x55b40d1f9eb0_0 .net "reg_data2", 63 0, L_0x55b40d20dd40;  alias, 1 drivers
v0x55b40d1f9f50 .array "registers", 0 31, 63 0;
v0x55b40d1fa010_0 .net "regwrite", 0 0, v0x55b40d1f3f60_0;  alias, 1 drivers
v0x55b40d1fa0b0_0 .net "rst", 0 0, v0x55b40d1fd3c0_0;  alias, 1 drivers
v0x55b40d1fa150_0 .net "wr_data", 63 0, v0x55b40d1f85c0_0;  alias, 1 drivers
L_0x55b40d1fd480 .cmp/ne 5, L_0x55b40d20ded0, L_0x7fb3cbe7a018;
L_0x55b40d1fd570 .array/port v0x55b40d1f9f50, L_0x55b40d1fd610;
L_0x55b40d1fd610 .concat [ 5 2 0 0], L_0x55b40d20ded0, L_0x7fb3cbe7a060;
L_0x55b40d20d800 .functor MUXZ 64, L_0x7fb3cbe7a0a8, L_0x55b40d1fd570, L_0x55b40d1fd480, C4<>;
L_0x55b40d20d990 .cmp/ne 5, L_0x55b40d20df70, L_0x7fb3cbe7a0f0;
L_0x55b40d20da80 .array/port v0x55b40d1f9f50, L_0x55b40d20db60;
L_0x55b40d20db60 .concat [ 5 2 0 0], L_0x55b40d20df70, L_0x7fb3cbe7a138;
L_0x55b40d20dd40 .functor MUXZ 64, L_0x7fb3cbe7a180, L_0x55b40d20da80, L_0x55b40d20d990, C4<>;
S_0x55b40d1f8cf0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 13 22, 13 22 0, S_0x55b40d1f87f0;
 .timescale -9 -12;
v0x55b40d1f8ef0_0 .var/i "i", 31 0;
S_0x55b40d1fa370 .scope module, "signextend_mono" "signextend" 4 34, 14 1 0, S_0x55b40d1f1e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "IN";
    .port_info 1 /OUTPUT 64 "OUT";
v0x55b40d1fa5e0_0 .net "IN", 31 0, v0x55b40d1f6430_0;  alias, 1 drivers
v0x55b40d1fa6f0_0 .var "OUT", 63 0;
E_0x55b40d1fa560 .event anyedge, v0x55b40d1f6430_0;
S_0x55b40d1fc150 .scope autotask, "mostrar_data_mem" "mostrar_data_mem" 3 63, 3 63 0, S_0x55b40d171790;
 .timescale -9 -12;
v0x55b40d1fc5f0_0 .var/i "b", 31 0;
TD_z_monocicle_tb.mostrar_data_mem ;
    %fork t_1, S_0x55b40d1fc330;
    %jmp t_0;
    .scope S_0x55b40d1fc330;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b40d1fc510_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55b40d1fc510_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55b40d1fc5f0_0;
    %pow/s;
    %addi 1, 0, 32;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x55b40d1fc510_0;
    %addi 7, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55b40d1f4950, 4;
    %load/vec4 v0x55b40d1fc510_0;
    %addi 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55b40d1f4950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b40d1fc510_0;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55b40d1f4950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b40d1fc510_0;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55b40d1f4950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b40d1fc510_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55b40d1f4950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b40d1fc510_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55b40d1f4950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b40d1fc510_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55b40d1f4950, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x55b40d1fc510_0;
    %load/vec4a v0x55b40d1f4950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b40d1fc510_0;
    %addi 7, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55b40d1f4950, 4;
    %load/vec4 v0x55b40d1fc510_0;
    %addi 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55b40d1f4950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b40d1fc510_0;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55b40d1f4950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b40d1fc510_0;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55b40d1f4950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b40d1fc510_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55b40d1f4950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b40d1fc510_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55b40d1f4950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b40d1fc510_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55b40d1f4950, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x55b40d1fc510_0;
    %load/vec4a v0x55b40d1f4950, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 65 "$display", "Data_Mem[%d]:(h)|%h|(d)|%d|", v0x55b40d1fc510_0, S<1,vec4,u64>, S<0,vec4,u64> {2 0 0};
    %load/vec4 v0x55b40d1fc510_0;
    %addi 8, 0, 32;
    %store/vec4 v0x55b40d1fc510_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x55b40d1fc150;
t_0 %join;
    %end;
S_0x55b40d1fc330 .scope autobegin, "$ivl_for_loop4" "$ivl_for_loop4" 3 64, 3 64 0, S_0x55b40d1fc150;
 .timescale -9 -12;
v0x55b40d1fc510_0 .var/i "a", 31 0;
S_0x55b40d1fc6f0 .scope autotask, "mostrar_inst_mem" "mostrar_inst_mem" 3 50, 3 50 0, S_0x55b40d171790;
 .timescale -9 -12;
v0x55b40d1fcbd0_0 .var/i "b", 31 0;
TD_z_monocicle_tb.mostrar_inst_mem ;
    %fork t_3, S_0x55b40d1fc8d0;
    %jmp t_2;
    .scope S_0x55b40d1fc8d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b40d1fcad0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x55b40d1fcad0_0;
    %load/vec4 v0x55b40d1fcbd0_0;
    %cmp/s;
    %jmp/0xz T_1.3, 5;
    %vpi_call/w 3 52 "$display", "Inst_Mem[%d]:|%b|", v0x55b40d1fcad0_0, &A<v0x55b40d1f64f0, v0x55b40d1fcad0_0 > {0 0 0};
    %load/vec4 v0x55b40d1fcad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b40d1fcad0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x55b40d1fc6f0;
t_2 %join;
    %end;
S_0x55b40d1fc8d0 .scope autobegin, "$ivl_for_loop2" "$ivl_for_loop2" 3 51, 3 51 0, S_0x55b40d1fc6f0;
 .timescale -9 -12;
v0x55b40d1fcad0_0 .var/i "a", 31 0;
S_0x55b40d1fccd0 .scope autotask, "mostrar_regs" "mostrar_regs" 3 56, 3 56 0, S_0x55b40d171790;
 .timescale -9 -12;
v0x55b40d1fd200_0 .var/i "b", 31 0;
TD_z_monocicle_tb.mostrar_regs ;
    %fork t_5, S_0x55b40d1fcf00;
    %jmp t_4;
    .scope S_0x55b40d1fcf00;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b40d1fd100_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x55b40d1fd100_0;
    %load/vec4 v0x55b40d1fd200_0;
    %cmp/s;
    %jmp/0xz T_2.5, 5;
    %vpi_call/w 3 58 "$display", "Reg[%d]:(h)|%h|(d)|%d|", v0x55b40d1fd100_0, &A<v0x55b40d1f9f50, v0x55b40d1fd100_0 >, &A<v0x55b40d1f9f50, v0x55b40d1fd100_0 > {0 0 0};
    %load/vec4 v0x55b40d1fd100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b40d1fd100_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %end;
    .scope S_0x55b40d1fccd0;
t_4 %join;
    %end;
S_0x55b40d1fcf00 .scope autobegin, "$ivl_for_loop3" "$ivl_for_loop3" 3 57, 3 57 0, S_0x55b40d1fccd0;
 .timescale -9 -12;
v0x55b40d1fd100_0 .var/i "a", 31 0;
    .scope S_0x55b40d1f2000;
T_3 ;
    %wait E_0x55b40d17e730;
    %load/vec4 v0x55b40d1be830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0x55b40d1f22f0_0, 0, 64;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x55b40d1cc500_0;
    %load/vec4 v0x55b40d1f23b0_0;
    %and;
    %store/vec4 v0x55b40d1f22f0_0, 0, 64;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x55b40d1cc500_0;
    %load/vec4 v0x55b40d1f23b0_0;
    %or;
    %store/vec4 v0x55b40d1f22f0_0, 0, 64;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x55b40d1cc500_0;
    %load/vec4 v0x55b40d1f23b0_0;
    %add;
    %store/vec4 v0x55b40d1f22f0_0, 0, 64;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x55b40d1cc500_0;
    %load/vec4 v0x55b40d1f23b0_0;
    %sub;
    %store/vec4 v0x55b40d1f22f0_0, 0, 64;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %load/vec4 v0x55b40d1f22f0_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b40d1f2490_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b40d1f2490_0, 0, 1;
T_3.7 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55b40d1f41e0;
T_4 ;
    %wait E_0x55b40d17ebc0;
    %load/vec4 v0x55b40d1f5320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b40d1f4880_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x55b40d1f4880_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x55b40d1f4880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b40d1f4950, 0, 4;
    %load/vec4 v0x55b40d1f4880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b40d1f4880_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %load/vec4 v0x55b40d1f5480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x55b40d1f53c0_0;
    %split/vec4 8;
    %ix/getv 3, v0x55b40d1f46d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b40d1f4950, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x55b40d1f46d0_0;
    %addi 1, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b40d1f4950, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x55b40d1f46d0_0;
    %addi 2, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b40d1f4950, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x55b40d1f46d0_0;
    %addi 3, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b40d1f4950, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x55b40d1f46d0_0;
    %addi 4, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b40d1f4950, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x55b40d1f46d0_0;
    %addi 5, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b40d1f4950, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x55b40d1f46d0_0;
    %addi 6, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b40d1f4950, 0, 4;
    %load/vec4 v0x55b40d1f46d0_0;
    %addi 7, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b40d1f4950, 0, 4;
T_4.4 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55b40d1f41e0;
T_5 ;
    %wait E_0x55b40d1f4460;
    %load/vec4 v0x55b40d1f46d0_0;
    %addi 7, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x55b40d1f4950, 4;
    %load/vec4 v0x55b40d1f46d0_0;
    %addi 6, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x55b40d1f4950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b40d1f46d0_0;
    %addi 5, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x55b40d1f4950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b40d1f46d0_0;
    %addi 4, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x55b40d1f4950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b40d1f46d0_0;
    %addi 3, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x55b40d1f4950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b40d1f46d0_0;
    %addi 2, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x55b40d1f4950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b40d1f46d0_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x55b40d1f4950, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x55b40d1f46d0_0;
    %load/vec4a v0x55b40d1f4950, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b40d1f51f0_0, 0, 64;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55b40d1f8100;
T_6 ;
Ewait_0 .event/or E_0x55b40d1f8350, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55b40d1f8690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55b40d1f83d0_0;
    %store/vec4 v0x55b40d1f85c0_0, 0, 64;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55b40d1f8500_0;
    %store/vec4 v0x55b40d1f85c0_0, 0, 64;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55b40d1f7af0;
T_7 ;
Ewait_1 .event/or E_0x55b40d1f7c80, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55b40d1f7fe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55b40d1f7d00_0;
    %store/vec4 v0x55b40d1f7ee0_0, 0, 64;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55b40d1f7e10_0;
    %store/vec4 v0x55b40d1f7ee0_0, 0, 64;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55b40d1f74c0;
T_8 ;
Ewait_2 .event/or E_0x55b40d1f76a0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x55b40d1f79d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55b40d1f7720_0;
    %store/vec4 v0x55b40d1f78d0_0, 0, 64;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55b40d1f7800_0;
    %store/vec4 v0x55b40d1f78d0_0, 0, 64;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55b40d1fa370;
T_9 ;
    %wait E_0x55b40d1fa560;
    %load/vec4 v0x55b40d1fa5e0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0x55b40d1fa6f0_0, 0, 64;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x55b40d1fa5e0_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v0x55b40d1fa5e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b40d1fa6f0_0, 0, 64;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x55b40d1fa5e0_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v0x55b40d1fa5e0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b40d1fa5e0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b40d1fa6f0_0, 0, 64;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x55b40d1fa5e0_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v0x55b40d1fa5e0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b40d1fa5e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b40d1fa5e0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b40d1fa5e0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b40d1fa6f0_0, 0, 64;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55b40d1f87f0;
T_10 ;
    %wait E_0x55b40d17ebc0;
    %load/vec4 v0x55b40d1fa010_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v0x55b40d1f9c70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55b40d1fa150_0;
    %load/vec4 v0x55b40d1f9c70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b40d1f9f50, 0, 4;
T_10.0 ;
    %load/vec4 v0x55b40d1fa0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.3, 8;
    %fork t_7, S_0x55b40d1f8cf0;
    %jmp t_6;
    .scope S_0x55b40d1f8cf0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b40d1f8ef0_0, 0, 32;
T_10.5 ;
    %load/vec4 v0x55b40d1f8ef0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.6, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x55b40d1f8ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b40d1f9f50, 0, 4;
    %load/vec4 v0x55b40d1f8ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b40d1f8ef0_0, 0, 32;
    %jmp T_10.5;
T_10.6 ;
    %end;
    .scope S_0x55b40d1f87f0;
t_6 %join;
T_10.3 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55b40d1f5b50;
T_11 ;
    %wait E_0x55b40d17ebc0;
    %load/vec4 v0x55b40d1f7350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b40d1f6350_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x55b40d1f6350_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55b40d1f6350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b40d1f64f0, 0, 4;
    %load/vec4 v0x55b40d1f6350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b40d1f6350_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55b40d1f5b50;
T_12 ;
    %wait E_0x55b40d17e2e0;
    %ix/getv 4, v0x55b40d1f7240_0;
    %load/vec4a v0x55b40d1f64f0, 4;
    %store/vec4 v0x55b40d1f6430_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55b40d1f2640;
T_13 ;
    %wait E_0x55b40d17ebc0;
    %load/vec4 v0x55b40d1f2ae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55b40d1f2960_0, 0, 64;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55b40d1f2860_0;
    %store/vec4 v0x55b40d1f2960_0, 0, 64;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55b40d1f36b0;
T_14 ;
    %wait E_0x55b40d17eee0;
    %load/vec4 v0x55b40d1f4020_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %pushi/vec4 15, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3f60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3c50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3d90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3e50_0, 0, 1;
    %store/vec4 v0x55b40d1f3cf0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55b40d1f3b70_0, 0, 4;
    %jmp T_14.5;
T_14.0 ;
    %pushi/vec4 16, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3f60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3c50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3d90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3e50_0, 0, 1;
    %store/vec4 v0x55b40d1f3cf0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55b40d1f3b70_0, 0, 4;
    %jmp T_14.5;
T_14.1 ;
    %pushi/vec4 6, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3f60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3c50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3d90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3e50_0, 0, 1;
    %store/vec4 v0x55b40d1f3cf0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55b40d1f3b70_0, 0, 4;
    %jmp T_14.5;
T_14.2 ;
    %pushi/vec4 11, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3f60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3c50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3d90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3e50_0, 0, 1;
    %store/vec4 v0x55b40d1f3cf0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55b40d1f3b70_0, 0, 4;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x55b40d1f4020_0;
    %parti/s 4, 7, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %pushi/vec4 15, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3f60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3c50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3d90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3e50_0, 0, 1;
    %store/vec4 v0x55b40d1f3cf0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55b40d1f3b70_0, 0, 4;
    %jmp T_14.11;
T_14.6 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3f60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3c50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3d90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3e50_0, 0, 1;
    %store/vec4 v0x55b40d1f3cf0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55b40d1f3b70_0, 0, 4;
    %jmp T_14.11;
T_14.7 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3f60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3c50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3d90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3e50_0, 0, 1;
    %store/vec4 v0x55b40d1f3cf0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55b40d1f3b70_0, 0, 4;
    %jmp T_14.11;
T_14.8 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3f60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3c50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3d90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3e50_0, 0, 1;
    %store/vec4 v0x55b40d1f3cf0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55b40d1f3b70_0, 0, 4;
    %jmp T_14.11;
T_14.9 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3f60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3c50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3d90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55b40d1f3e50_0, 0, 1;
    %store/vec4 v0x55b40d1f3cf0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b40d1f3b70_0, 0, 4;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55b40d171790;
T_15 ;
T_15.0 ;
    %delay 1000, 0;
    %load/vec4 v0x55b40d1fd300_0;
    %inv;
    %store/vec4 v0x55b40d1fd300_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_0x55b40d171790;
T_16 ;
    %vpi_call/w 3 13 "$dumpfile", "prueba_monocicle" {0 0 0};
    %vpi_call/w 3 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55b40d171790 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b40d1fd300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b40d1fd3c0_0, 0;
    %vpi_call/w 3 20 "$display", "PC:", v0x55b40d1f2960_0 {0 0 0};
    %alloc S_0x55b40d1fc6f0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x55b40d1fcbd0_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_inst_mem, S_0x55b40d1fc6f0;
    %join;
    %free S_0x55b40d1fc6f0;
    %alloc S_0x55b40d1fccd0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x55b40d1fd200_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_regs, S_0x55b40d1fccd0;
    %join;
    %free S_0x55b40d1fccd0;
    %alloc S_0x55b40d1fc150;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55b40d1fc5f0_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_data_mem, S_0x55b40d1fc150;
    %join;
    %free S_0x55b40d1fc150;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b40d1fd3c0_0, 0;
    %delay 1000, 0;
    %vpi_call/w 3 27 "$readmemh", "data_initial", v0x55b40d1f4950 {0 0 0};
    %vpi_call/w 3 28 "$readmemb", "inst_initial", v0x55b40d1f64f0 {0 0 0};
    %vpi_call/w 3 30 "$display", "\012ACTIVACION DE RESET\012" {0 0 0};
    %vpi_call/w 3 31 "$display", "----------------" {0 0 0};
    %vpi_call/w 3 32 "$display", "PC:", v0x55b40d1f2960_0 {0 0 0};
    %alloc S_0x55b40d1fc6f0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x55b40d1fcbd0_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_inst_mem, S_0x55b40d1fc6f0;
    %join;
    %free S_0x55b40d1fc6f0;
    %alloc S_0x55b40d1fccd0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x55b40d1fd200_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_regs, S_0x55b40d1fccd0;
    %join;
    %free S_0x55b40d1fccd0;
    %alloc S_0x55b40d1fc150;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x55b40d1fc5f0_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_data_mem, S_0x55b40d1fc150;
    %join;
    %free S_0x55b40d1fc150;
    %vpi_call/w 3 36 "$display", "----------------" {0 0 0};
    %fork t_9, S_0x55b40d18c5f0;
    %jmp t_8;
    .scope S_0x55b40d18c5f0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b40d1cae00_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x55b40d1cae00_0;
    %cmpi/s 72, 0, 32;
    %jmp/0xz T_16.1, 5;
    %delay 2000, 0;
    %vpi_call/w 3 40 "$display", "-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-" {0 0 0};
    %vpi_call/w 3 41 "$display", "PC:", v0x55b40d1f2960_0 {0 0 0};
    %alloc S_0x55b40d1fccd0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x55b40d1fd200_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_regs, S_0x55b40d1fccd0;
    %join;
    %free S_0x55b40d1fccd0;
    %alloc S_0x55b40d1fc150;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x55b40d1fc5f0_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_data_mem, S_0x55b40d1fc150;
    %join;
    %free S_0x55b40d1fc150;
    %load/vec4 v0x55b40d1cae00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b40d1cae00_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .scope S_0x55b40d171790;
t_8 %join;
    %vpi_call/w 3 46 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "Z_monocicle_tb.sv";
    "./monocicle.sv";
    "./ALU.sv";
    "./PC.sv";
    "./adder.sv";
    "./control.sv";
    "./data_mem.sv";
    "./and1.sv";
    "./inst_mem.sv";
    "./mux21.sv";
    "./register.sv";
    "./signextend.sv";
