<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス ISA</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceAlphaISA.html">AlphaISA</a>::<a class="el" href="classAlphaISA_1_1ISA.html">ISA</a>
  </div>
</div>
<div class="contents">
<h1>クラス ISA</h1><!-- doxytag: class="AlphaISA::ISA" --><!-- doxytag: inherits="m5::SimObject::SimObject" -->
<p><code>#include &lt;<a class="el" href="alpha_2isa_8hh_source.html">isa.hh</a>&gt;</code></p>
<div class="dynheader">
ISAに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classAlphaISA_1_1ISA.gif" usemap="#ISA_map" alt=""/>
  <map id="ISA_map" name="ISA_map">
<area href="classm5_1_1SimObject_1_1SimObject.html" alt="SimObject" shape="rect" coords="0,0,69,24"/>
</map>
 </div>
</div>

<p><a href="classAlphaISA_1_1ISA-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a3be59bc6c39d87f5d4bd0e05abe0b416">InternalProcReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef AlphaISAParams&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a492961bc1e489616b642e85a4e2ddf03">Params</a></td></tr>
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a> (int misc_reg, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a81ac5a0c0d9b625997d7737f911743b1">readMiscReg</a> (int misc_reg, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a> (int misc_reg, const <a class="el" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;val, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#ab85b054f14d72781b7f540270867e2df">setMiscReg</a> (int misc_reg, const <a class="el" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;val, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#ac8bb3912a3ce86b15842e79d0b421204">clear</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a53e036786d17361be4c7320d39c99b84">serialize</a> (std::ostream &amp;os)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#af22e5d6d660b97db37003ac61ac4ee49">unserialize</a> (<a class="el" href="classCheckpoint.html">Checkpoint</a> *cp, const std::string &amp;section)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#aece4b88ffcab608652e8e9f0fbe643d4">flattenIntIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a85addcd4f57c5a0ffa81805dcad1eeb7">flattenFloatIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a7a5d7476bd10e5af09e6e753d1fca087">flattenCCIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a8997760aa4425793911f57440a4dd8ae">flattenMiscIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classAlphaISA_1_1ISA.html#a492961bc1e489616b642e85a4e2ddf03">Params</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a0968f22111d8484ab76cc2d65d1ad57d">params</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#ae9132e021b3f3b20c917fc328a056bbd">ISA</a> (<a class="el" href="classAlphaISA_1_1ISA.html#a492961bc1e489616b642e85a4e2ddf03">Params</a> *p)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a769e733729615c529fdb54f538f11dba">startup</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td colspan="2"><h2>Protected メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAlphaISA_1_1ISA.html#a3be59bc6c39d87f5d4bd0e05abe0b416">InternalProcReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#adc7402a9cc2aaeb6bbb7bf5c3f7c4d18">readIpr</a> (int idx, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a5ad670d8483b30ac29ecc133e3e501d5">setIpr</a> (int idx, <a class="el" href="classAlphaISA_1_1ISA.html#a3be59bc6c39d87f5d4bd0e05abe0b416">InternalProcReg</a> val, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td colspan="2"><h2>Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSystem.html">System</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#af27ccd765f13a4b7bd119dc7579e2746">system</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#afe6e18a3c766bdbd3a13c449eff10c85">fpcr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a4bf79f35bed3cb9ecd35cc65ec6400c7">uniq</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a5379df879a195cd227c4b3e04fc324d4">lock_flag</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a06174a765f779599487143e17e764d72">lock_addr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a132031b6f829162c4bd2effdb8105dcb">intr_flag</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAlphaISA_1_1ISA.html#a3be59bc6c39d87f5d4bd0e05abe0b416">InternalProcReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a> [NumInternalProcRegs]</td></tr>
</table>
<hr/><h2>型定義</h2>
<a class="anchor" id="a3be59bc6c39d87f5d4bd0e05abe0b416"></a><!-- doxytag: member="AlphaISA::ISA::InternalProcReg" ref="a3be59bc6c39d87f5d4bd0e05abe0b416" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="classAlphaISA_1_1ISA.html#a3be59bc6c39d87f5d4bd0e05abe0b416">InternalProcReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a492961bc1e489616b642e85a4e2ddf03"></a><!-- doxytag: member="AlphaISA::ISA::Params" ref="a492961bc1e489616b642e85a4e2ddf03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef AlphaISAParams <a class="el" href="classAlphaISA_1_1ISA.html#a492961bc1e489616b642e85a4e2ddf03">Params</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="ae9132e021b3f3b20c917fc328a056bbd"></a><!-- doxytag: member="AlphaISA::ISA::ISA" ref="ae9132e021b3f3b20c917fc328a056bbd" args="(Params *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAlphaISA_1_1ISA.html">ISA</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classAlphaISA_1_1ISA.html#a492961bc1e489616b642e85a4e2ddf03">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00043"></a>00043     : <a class="code" href="classSimObject.html">SimObject</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>), <a class="code" href="classAlphaISA_1_1ISA.html#af27ccd765f13a4b7bd119dc7579e2746">system</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;system)
<a name="l00044"></a>00044 {
<a name="l00045"></a>00045     <a class="code" href="classAlphaISA_1_1ISA.html#ac8bb3912a3ce86b15842e79d0b421204">clear</a>();
<a name="l00046"></a>00046     <a class="code" href="namespaceAlphaISA.html#abc1bf54037f3c4812019fa985607bbd2">initializeIprTable</a>();
<a name="l00047"></a>00047 }
</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="ac8bb3912a3ce86b15842e79d0b421204"></a><!-- doxytag: member="AlphaISA::ISA::clear" ref="ac8bb3912a3ce86b15842e79d0b421204" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void clear </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00086"></a>00086         {
<a name="l00087"></a>00087             <a class="code" href="classAlphaISA_1_1ISA.html#afe6e18a3c766bdbd3a13c449eff10c85">fpcr</a> = 0;
<a name="l00088"></a>00088             <a class="code" href="classAlphaISA_1_1ISA.html#a4bf79f35bed3cb9ecd35cc65ec6400c7">uniq</a> = 0;
<a name="l00089"></a>00089             <a class="code" href="classAlphaISA_1_1ISA.html#a5379df879a195cd227c4b3e04fc324d4">lock_flag</a> = 0;
<a name="l00090"></a>00090             <a class="code" href="classAlphaISA_1_1ISA.html#a06174a765f779599487143e17e764d72">lock_addr</a> = 0;
<a name="l00091"></a>00091             <a class="code" href="classAlphaISA_1_1ISA.html#a132031b6f829162c4bd2effdb8105dcb">intr_flag</a> = 0;
<a name="l00092"></a>00092             memset(<a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>, 0, <span class="keyword">sizeof</span>(<a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>));
<a name="l00093"></a>00093         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a7a5d7476bd10e5af09e6e753d1fca087"></a><!-- doxytag: member="AlphaISA::ISA::flattenCCIndex" ref="a7a5d7476bd10e5af09e6e753d1fca087" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int flattenCCIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00113"></a>00113         {
<a name="l00114"></a>00114             <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>;
<a name="l00115"></a>00115         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a85addcd4f57c5a0ffa81805dcad1eeb7"></a><!-- doxytag: member="AlphaISA::ISA::flattenFloatIndex" ref="a85addcd4f57c5a0ffa81805dcad1eeb7" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int flattenFloatIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00106"></a>00106         {
<a name="l00107"></a>00107             <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>;
<a name="l00108"></a>00108         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aece4b88ffcab608652e8e9f0fbe643d4"></a><!-- doxytag: member="AlphaISA::ISA::flattenIntIndex" ref="aece4b88ffcab608652e8e9f0fbe643d4" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int flattenIntIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00100"></a>00100         {
<a name="l00101"></a>00101             <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>;
<a name="l00102"></a>00102         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a8997760aa4425793911f57440a4dd8ae"></a><!-- doxytag: member="AlphaISA::ISA::flattenMiscIndex" ref="a8997760aa4425793911f57440a4dd8ae" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int flattenMiscIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00119"></a>00119         {
<a name="l00120"></a>00120             <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>;
<a name="l00121"></a>00121         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a0968f22111d8484ab76cc2d65d1ad57d"></a><!-- doxytag: member="AlphaISA::ISA::params" ref="a0968f22111d8484ab76cc2d65d1ad57d" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const AlphaISAParams * params </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00051"></a>00051 {
<a name="l00052"></a>00052     <span class="keywordflow">return</span> <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span><a class="code" href="classAlphaISA_1_1ISA.html#a492961bc1e489616b642e85a4e2ddf03">Params</a> *<span class="keyword">&gt;</span>(_params);
<a name="l00053"></a>00053 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="adc7402a9cc2aaeb6bbb7bf5c3f7c4d18"></a><!-- doxytag: member="AlphaISA::ISA::readIpr" ref="adc7402a9cc2aaeb6bbb7bf5c3f7c4d18" args="(int idx, ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> readIpr </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00094"></a>00094 {
<a name="l00095"></a>00095     uint64_t retval = 0;        <span class="comment">// return value, default 0</span>
<a name="l00096"></a>00096 
<a name="l00097"></a>00097     <span class="keywordflow">switch</span> (idx) {
<a name="l00098"></a>00098       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a70830461fa6d42584c66abaf2bad0874">IPR_PALtemp0</a>:
<a name="l00099"></a>00099       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a1cb7bea9966961d490e1ccf98f5a2a62">IPR_PALtemp1</a>:
<a name="l00100"></a>00100       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a8d261a0d4da235bb941f14055a6c8268">IPR_PALtemp2</a>:
<a name="l00101"></a>00101       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aeedd76ef5fa1b7ce1726ee3a0b2b804d">IPR_PALtemp3</a>:
<a name="l00102"></a>00102       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ada1dd38793fd54abeb53bf53fb94d067">IPR_PALtemp4</a>:
<a name="l00103"></a>00103       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a1cee8a4896ebb6aeb86f9f3b9d723625">IPR_PALtemp5</a>:
<a name="l00104"></a>00104       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aba132d44bc38c524d91d1dd6b1eeef67">IPR_PALtemp6</a>:
<a name="l00105"></a>00105       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a63e12012854faba5a70ccecdc8eb6a9b">IPR_PALtemp7</a>:
<a name="l00106"></a>00106       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a7cbcca7ab5b64be3310ba188e529dfa5">IPR_PALtemp8</a>:
<a name="l00107"></a>00107       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a433beb9aaeaaedec68d4a4e5c2059c62">IPR_PALtemp9</a>:
<a name="l00108"></a>00108       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a3d58d168b789379114ac4c83ba822ea4">IPR_PALtemp10</a>:
<a name="l00109"></a>00109       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a5d9c58d5b3ffc7b67855055bbbb59ca8">IPR_PALtemp11</a>:
<a name="l00110"></a>00110       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a4996d680e08fc2ac9026672405f149cb">IPR_PALtemp12</a>:
<a name="l00111"></a>00111       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a635751fbd9f11eb7aafa4c6cf8e112d6">IPR_PALtemp13</a>:
<a name="l00112"></a>00112       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a360a0f2d93346e3a8158bff05c78e6f0">IPR_PALtemp14</a>:
<a name="l00113"></a>00113       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ad84b231dcfd36c6f6f33d9107c7d3e56">IPR_PALtemp15</a>:
<a name="l00114"></a>00114       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ae7655079a22c2dc6553052930ae5a6b0">IPR_PALtemp16</a>:
<a name="l00115"></a>00115       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a818d254bcb3968385e208d6bbcdb4097">IPR_PALtemp17</a>:
<a name="l00116"></a>00116       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a48b46bb8fefced9c28a926bbe3643e55">IPR_PALtemp18</a>:
<a name="l00117"></a>00117       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a6fa6822ca84f17ca513b3cba8cc19a79">IPR_PALtemp19</a>:
<a name="l00118"></a>00118       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ad51fe1097664876893542dd23503c9fd">IPR_PALtemp20</a>:
<a name="l00119"></a>00119       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aa4d2155bad9fb89c41ba80fcf1ad7e35">IPR_PALtemp21</a>:
<a name="l00120"></a>00120       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a63e84fa9d9d01bda62e8c66caadbafb5">IPR_PALtemp22</a>:
<a name="l00121"></a>00121       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a9f27b88116dcf5e446c36fc19cb1f039">IPR_PALtemp23</a>:
<a name="l00122"></a>00122       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ad8c06ed41a59383992d913d7223b08b4">IPR_PAL_BASE</a>:
<a name="l00123"></a>00123 
<a name="l00124"></a>00124       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a1990c7bb979ce52fc3199f9ddf32c49e">IPR_IVPTBR</a>:
<a name="l00125"></a>00125       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ac4b91e7ccd59888a4b2e0f2b61a8d47d">IPR_DC_MODE</a>:
<a name="l00126"></a>00126       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aa3a675cf681c1925b9da23b868dcb623">IPR_MAF_MODE</a>:
<a name="l00127"></a>00127       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ae1e07e4166723c31b7cea6f3c3c39a0a">IPR_ISR</a>:
<a name="l00128"></a>00128       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a042b16e127e796edf91958863d7ea2da">IPR_EXC_ADDR</a>:
<a name="l00129"></a>00129       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ac0c1381b0a2b809d2935b0314cda9fe1">IPR_IC_PERR_STAT</a>:
<a name="l00130"></a>00130       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a83580eab56c766857dcb97215fbf33fd">IPR_DC_PERR_STAT</a>:
<a name="l00131"></a>00131       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a0d1787cb94c8fada702198468bc4c3c3">IPR_MCSR</a>:
<a name="l00132"></a>00132       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61adb9fc7bacac23c11402f62853ab54c32">IPR_ASTRR</a>:
<a name="l00133"></a>00133       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a834cce507de24abc48a03b3fd5007548">IPR_ASTER</a>:
<a name="l00134"></a>00134       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ab273f2156312c50d4c1b425f5d4cd7fb">IPR_SIRR</a>:
<a name="l00135"></a>00135       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a5cb9ac2ffb93f12001219dc454d2b143">IPR_ICSR</a>:
<a name="l00136"></a>00136       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aa1f5e8dc8cd738c58fa58f63f9e772be">IPR_ICM</a>:
<a name="l00137"></a>00137       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a3ec56ec20d26f64aca8590012b1dbc16">IPR_DTB_CM</a>:
<a name="l00138"></a>00138       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a01e9bcb87ebe0488c07e1aca3668924c">IPR_IPLR</a>:
<a name="l00139"></a>00139       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a03a41fe93f0820fe546ce9a335bfaaee">IPR_INTID</a>:
<a name="l00140"></a>00140       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a1ca84f94807bcc2a9661bb1145fe7539">IPR_PMCTR</a>:
<a name="l00141"></a>00141         <span class="comment">// no side-effect</span>
<a name="l00142"></a>00142         retval = <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx];
<a name="l00143"></a>00143         <span class="keywordflow">break</span>;
<a name="l00144"></a>00144 
<a name="l00145"></a>00145       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a435efb9a8df6a894c6539364d71c5ba4">IPR_CC</a>:
<a name="l00146"></a>00146         retval |= <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xffffffff00000000);
<a name="l00147"></a>00147         retval |= tc-&gt;<a class="code" href="classThreadContext.html#ad10a7ef049c2d2ffadfc809341e66d4e">getCpuPtr</a>()-&gt;curCycle()  &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x00000000ffffffff);
<a name="l00148"></a>00148         <span class="keywordflow">break</span>;
<a name="l00149"></a>00149 
<a name="l00150"></a>00150       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a515e6de2fa2562a4e9c1ef0201f85812">IPR_VA</a>:
<a name="l00151"></a>00151         retval = <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx];
<a name="l00152"></a>00152         <span class="keywordflow">break</span>;
<a name="l00153"></a>00153 
<a name="l00154"></a>00154       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aae18561b40e10b14c67db6b0dfead739">IPR_VA_FORM</a>:
<a name="l00155"></a>00155       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a637423e4f7001758ea6ffad54fef64f2">IPR_MM_STAT</a>:
<a name="l00156"></a>00156       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61afc34aee17f10a5be97b9b3597b7df567">IPR_IFAULT_VA_FORM</a>:
<a name="l00157"></a>00157       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61af3e774b25789cc5c96392e6dbac0f7ae">IPR_EXC_MASK</a>:
<a name="l00158"></a>00158       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a10257475cee7260d8988b5da7d203449">IPR_EXC_SUM</a>:
<a name="l00159"></a>00159         retval = <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx];
<a name="l00160"></a>00160         <span class="keywordflow">break</span>;
<a name="l00161"></a>00161 
<a name="l00162"></a>00162       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a3b9dd05008af5ac5ccc6da08bded2d09">IPR_DTB_PTE</a>:
<a name="l00163"></a>00163         {
<a name="l00164"></a>00164             <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> &amp;entry
<a name="l00165"></a>00165                 = tc-&gt;<a class="code" href="classThreadContext.html#a235a0443e22590632cfc95cd4f6db1ae">getDTBPtr</a>()-&gt;index(!tc-&gt;<a class="code" href="classThreadContext.html#a6b21c2b589ae3065643986e1c3e5f6fa">misspeculating</a>());
<a name="l00166"></a>00166 
<a name="l00167"></a>00167             retval |= ((uint64_t)entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#ac015791e15ce4dda4e015f8da6a1f910">ppn</a> &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x7ffffff)) &lt;&lt; 32;
<a name="l00168"></a>00168             retval |= ((uint64_t)entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#adffc88fa4f56bc343e0b278168618a61">xre</a> &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xf)) &lt;&lt; 8;
<a name="l00169"></a>00169             retval |= ((uint64_t)entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a6e9e8d2fb06547035ddbbff85a8f5212">xwe</a> &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xf)) &lt;&lt; 12;
<a name="l00170"></a>00170             retval |= ((uint64_t)entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a94e6f5a70e9acb00a86980a45091e108">fonr</a> &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x1)) &lt;&lt; 1;
<a name="l00171"></a>00171             retval |= ((uint64_t)entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#aadb4ef16aa2c522df6bbcdfb6ab396f6">fonw</a> &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x1))&lt;&lt; 2;
<a name="l00172"></a>00172             retval |= ((uint64_t)entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#a4c2313f46fd0f7d51da7f34d5677b957">asma</a> &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x1)) &lt;&lt; 4;
<a name="l00173"></a>00173             retval |= ((uint64_t)entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#af93960fdeafb7442fd6c1bffd85480e5">asn</a> &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0x7f)) &lt;&lt; 57;
<a name="l00174"></a>00174         }
<a name="l00175"></a>00175         <span class="keywordflow">break</span>;
<a name="l00176"></a>00176 
<a name="l00177"></a>00177         <span class="comment">// write only registers</span>
<a name="l00178"></a>00178       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ac0d1856856f97da8328c84f8bda9179f">IPR_HWINT_CLR</a>:
<a name="l00179"></a>00179       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ab0236cbaf4ae5779b0043d884f7c271d">IPR_SL_XMIT</a>:
<a name="l00180"></a>00180       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ada348112af0574bce75d23cb2019dc49">IPR_DC_FLUSH</a>:
<a name="l00181"></a>00181       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a7bf4266a5083510eb6682c224ce5d00b">IPR_IC_FLUSH</a>:
<a name="l00182"></a>00182       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ae2d15925c3814bb0e3035b3bff863a07">IPR_ALT_MODE</a>:
<a name="l00183"></a>00183       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aa07b9e24a054529eb5a8828d538f8e48">IPR_DTB_IA</a>:
<a name="l00184"></a>00184       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a70e3295d7ffe431fe84399e0deabfc5a">IPR_DTB_IAP</a>:
<a name="l00185"></a>00185       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a5121e2a2616408b3b58f5e91e3a3338f">IPR_ITB_IA</a>:
<a name="l00186"></a>00186       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a8810ea6c34adae6bef733f59ec4b53ec">IPR_ITB_IAP</a>:
<a name="l00187"></a>00187         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to read write only register %d\n&quot;</span>, idx);
<a name="l00188"></a>00188         <span class="keywordflow">break</span>;
<a name="l00189"></a>00189 
<a name="l00190"></a>00190       <span class="keywordflow">default</span>:
<a name="l00191"></a>00191         <span class="comment">// invalid IPR</span>
<a name="l00192"></a>00192         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to read from invalid ipr %d\n&quot;</span>, idx);
<a name="l00193"></a>00193         <span class="keywordflow">break</span>;
<a name="l00194"></a>00194     }
<a name="l00195"></a>00195 
<a name="l00196"></a>00196     <span class="keywordflow">return</span> retval;
<a name="l00197"></a>00197 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a81ac5a0c0d9b625997d7737f911743b1"></a><!-- doxytag: member="AlphaISA::ISA::readMiscReg" ref="a81ac5a0c0d9b625997d7737f911743b1" args="(int misc_reg, ThreadContext *tc, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> readMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00098"></a>00098 {
<a name="l00099"></a>00099     <span class="keywordflow">switch</span> (misc_reg) {
<a name="l00100"></a>00100       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a015a601dd43bbdcfc4010fd4b4ab8489">MISCREG_FPCR</a>:
<a name="l00101"></a>00101         <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1ISA.html#afe6e18a3c766bdbd3a13c449eff10c85">fpcr</a>;
<a name="l00102"></a>00102       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67ac7d1563911c3c3cbd38713677fce2991">MISCREG_UNIQ</a>:
<a name="l00103"></a>00103         <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1ISA.html#a4bf79f35bed3cb9ecd35cc65ec6400c7">uniq</a>;
<a name="l00104"></a>00104       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a96956bffd04139e669b2dbc923a11b23">MISCREG_LOCKFLAG</a>:
<a name="l00105"></a>00105         <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1ISA.html#a5379df879a195cd227c4b3e04fc324d4">lock_flag</a>;
<a name="l00106"></a>00106       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a05801eba9b0b664b274a2fd5d2611fea">MISCREG_LOCKADDR</a>:
<a name="l00107"></a>00107         <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1ISA.html#a06174a765f779599487143e17e764d72">lock_addr</a>;
<a name="l00108"></a>00108       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a31af5b9c5def1ac9d1b54f60f8e70442">MISCREG_INTR</a>:
<a name="l00109"></a>00109         <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1ISA.html#a132031b6f829162c4bd2effdb8105dcb">intr_flag</a>;
<a name="l00110"></a>00110       <span class="keywordflow">default</span>:
<a name="l00111"></a>00111         <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1ISA.html#adc7402a9cc2aaeb6bbb7bf5c3f7c4d18">readIpr</a>(misc_reg, tc);
<a name="l00112"></a>00112     }
<a name="l00113"></a>00113 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="af2ec8925148a53b9bddefb7fb65a7223"></a><!-- doxytag: member="AlphaISA::ISA::readMiscRegNoEffect" ref="af2ec8925148a53b9bddefb7fb65a7223" args="(int misc_reg, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> readMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00078"></a>00078 {
<a name="l00079"></a>00079     <span class="keywordflow">switch</span> (misc_reg) {
<a name="l00080"></a>00080       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a015a601dd43bbdcfc4010fd4b4ab8489">MISCREG_FPCR</a>:
<a name="l00081"></a>00081         <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1ISA.html#afe6e18a3c766bdbd3a13c449eff10c85">fpcr</a>;
<a name="l00082"></a>00082       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67ac7d1563911c3c3cbd38713677fce2991">MISCREG_UNIQ</a>:
<a name="l00083"></a>00083         <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1ISA.html#a4bf79f35bed3cb9ecd35cc65ec6400c7">uniq</a>;
<a name="l00084"></a>00084       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a96956bffd04139e669b2dbc923a11b23">MISCREG_LOCKFLAG</a>:
<a name="l00085"></a>00085         <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1ISA.html#a5379df879a195cd227c4b3e04fc324d4">lock_flag</a>;
<a name="l00086"></a>00086       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a05801eba9b0b664b274a2fd5d2611fea">MISCREG_LOCKADDR</a>:
<a name="l00087"></a>00087         <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1ISA.html#a06174a765f779599487143e17e764d72">lock_addr</a>;
<a name="l00088"></a>00088       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a31af5b9c5def1ac9d1b54f60f8e70442">MISCREG_INTR</a>:
<a name="l00089"></a>00089         <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1ISA.html#a132031b6f829162c4bd2effdb8105dcb">intr_flag</a>;
<a name="l00090"></a>00090       <span class="keywordflow">default</span>:
<a name="l00091"></a>00091         assert(misc_reg &lt; <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a70427ff525cb627f3e57c9041bf01dfc">NumInternalProcRegs</a>);
<a name="l00092"></a>00092         <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[misc_reg];
<a name="l00093"></a>00093     }
<a name="l00094"></a>00094 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a53e036786d17361be4c7320d39c99b84"></a><!-- doxytag: member="AlphaISA::ISA::serialize" ref="a53e036786d17361be4c7320d39c99b84" args="(std::ostream &amp;os)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void serialize </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classAlphaISA_1_1ISA.html#afe6e18a3c766bdbd3a13c449eff10c85">fpcr</a>);
<a name="l00059"></a>00059     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a4bf79f35bed3cb9ecd35cc65ec6400c7">uniq</a>);
<a name="l00060"></a>00060     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a5379df879a195cd227c4b3e04fc324d4">lock_flag</a>);
<a name="l00061"></a>00061     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a06174a765f779599487143e17e764d72">lock_addr</a>);
<a name="l00062"></a>00062     <a class="code" href="serialize_8hh.html#a9aa03522128bc19a3bc0294501226f8b">SERIALIZE_ARRAY</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>, <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a70427ff525cb627f3e57c9041bf01dfc">NumInternalProcRegs</a>);
<a name="l00063"></a>00063 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a5ad670d8483b30ac29ecc133e3e501d5"></a><!-- doxytag: member="AlphaISA::ISA::setIpr" ref="a5ad670d8483b30ac29ecc133e3e501d5" args="(int idx, InternalProcReg val, ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setIpr </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classAlphaISA_1_1ISA.html#a3be59bc6c39d87f5d4bd0e05abe0b416">InternalProcReg</a>&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00204"></a>00204 {
<a name="l00205"></a>00205     <span class="keywordflow">if</span> (tc-&gt;<a class="code" href="classThreadContext.html#a6b21c2b589ae3065643986e1c3e5f6fa">misspeculating</a>())
<a name="l00206"></a>00206         <span class="keywordflow">return</span>;
<a name="l00207"></a>00207 
<a name="l00208"></a>00208     <span class="keywordflow">switch</span> (idx) {
<a name="l00209"></a>00209       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a70830461fa6d42584c66abaf2bad0874">IPR_PALtemp0</a>:
<a name="l00210"></a>00210       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a1cb7bea9966961d490e1ccf98f5a2a62">IPR_PALtemp1</a>:
<a name="l00211"></a>00211       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a8d261a0d4da235bb941f14055a6c8268">IPR_PALtemp2</a>:
<a name="l00212"></a>00212       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aeedd76ef5fa1b7ce1726ee3a0b2b804d">IPR_PALtemp3</a>:
<a name="l00213"></a>00213       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ada1dd38793fd54abeb53bf53fb94d067">IPR_PALtemp4</a>:
<a name="l00214"></a>00214       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a1cee8a4896ebb6aeb86f9f3b9d723625">IPR_PALtemp5</a>:
<a name="l00215"></a>00215       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aba132d44bc38c524d91d1dd6b1eeef67">IPR_PALtemp6</a>:
<a name="l00216"></a>00216       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a63e12012854faba5a70ccecdc8eb6a9b">IPR_PALtemp7</a>:
<a name="l00217"></a>00217       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a7cbcca7ab5b64be3310ba188e529dfa5">IPR_PALtemp8</a>:
<a name="l00218"></a>00218       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a433beb9aaeaaedec68d4a4e5c2059c62">IPR_PALtemp9</a>:
<a name="l00219"></a>00219       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a3d58d168b789379114ac4c83ba822ea4">IPR_PALtemp10</a>:
<a name="l00220"></a>00220       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a5d9c58d5b3ffc7b67855055bbbb59ca8">IPR_PALtemp11</a>:
<a name="l00221"></a>00221       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a4996d680e08fc2ac9026672405f149cb">IPR_PALtemp12</a>:
<a name="l00222"></a>00222       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a635751fbd9f11eb7aafa4c6cf8e112d6">IPR_PALtemp13</a>:
<a name="l00223"></a>00223       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a360a0f2d93346e3a8158bff05c78e6f0">IPR_PALtemp14</a>:
<a name="l00224"></a>00224       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ad84b231dcfd36c6f6f33d9107c7d3e56">IPR_PALtemp15</a>:
<a name="l00225"></a>00225       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ae7655079a22c2dc6553052930ae5a6b0">IPR_PALtemp16</a>:
<a name="l00226"></a>00226       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a818d254bcb3968385e208d6bbcdb4097">IPR_PALtemp17</a>:
<a name="l00227"></a>00227       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a48b46bb8fefced9c28a926bbe3643e55">IPR_PALtemp18</a>:
<a name="l00228"></a>00228       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a6fa6822ca84f17ca513b3cba8cc19a79">IPR_PALtemp19</a>:
<a name="l00229"></a>00229       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ad51fe1097664876893542dd23503c9fd">IPR_PALtemp20</a>:
<a name="l00230"></a>00230       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aa4d2155bad9fb89c41ba80fcf1ad7e35">IPR_PALtemp21</a>:
<a name="l00231"></a>00231       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a63e84fa9d9d01bda62e8c66caadbafb5">IPR_PALtemp22</a>:
<a name="l00232"></a>00232       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ad8c06ed41a59383992d913d7223b08b4">IPR_PAL_BASE</a>:
<a name="l00233"></a>00233       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ac0c1381b0a2b809d2935b0314cda9fe1">IPR_IC_PERR_STAT</a>:
<a name="l00234"></a>00234       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a83580eab56c766857dcb97215fbf33fd">IPR_DC_PERR_STAT</a>:
<a name="l00235"></a>00235       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a1ca84f94807bcc2a9661bb1145fe7539">IPR_PMCTR</a>:
<a name="l00236"></a>00236         <span class="comment">// write entire quad w/ no side-effect</span>
<a name="l00237"></a>00237         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00238"></a>00238         <span class="keywordflow">break</span>;
<a name="l00239"></a>00239 
<a name="l00240"></a>00240       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a754b94705213a9837b2935b6613c306a">IPR_CC_CTL</a>:
<a name="l00241"></a>00241         <span class="comment">// This IPR resets the cycle counter.  We assume this only</span>
<a name="l00242"></a>00242         <span class="comment">// happens once... let&apos;s verify that.</span>
<a name="l00243"></a>00243         assert(<a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] == 0);
<a name="l00244"></a>00244         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = 1;
<a name="l00245"></a>00245         <span class="keywordflow">break</span>;
<a name="l00246"></a>00246 
<a name="l00247"></a>00247       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a435efb9a8df6a894c6539364d71c5ba4">IPR_CC</a>:
<a name="l00248"></a>00248         <span class="comment">// This IPR only writes the upper 64 bits.  It&apos;s ok to write</span>
<a name="l00249"></a>00249         <span class="comment">// all 64 here since we mask out the lower 32 in rpcc (see</span>
<a name="l00250"></a>00250         <span class="comment">// isa_desc).</span>
<a name="l00251"></a>00251         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00252"></a>00252         <span class="keywordflow">break</span>;
<a name="l00253"></a>00253 
<a name="l00254"></a>00254       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a9f27b88116dcf5e446c36fc19cb1f039">IPR_PALtemp23</a>:
<a name="l00255"></a>00255         <span class="comment">// write entire quad w/ no side-effect</span>
<a name="l00256"></a>00256         <span class="keywordflow">if</span> (tc-&gt;<a class="code" href="classThreadContext.html#a85141770510cf256c27f10adece17ed5">getKernelStats</a>())
<a name="l00257"></a>00257             tc-&gt;<a class="code" href="classThreadContext.html#a85141770510cf256c27f10adece17ed5">getKernelStats</a>()-&gt;context(<a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx], <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>, tc);
<a name="l00258"></a>00258         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00259"></a>00259         <span class="keywordflow">break</span>;
<a name="l00260"></a>00260 
<a name="l00261"></a>00261       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a3b9dd05008af5ac5ccc6da08bded2d09">IPR_DTB_PTE</a>:
<a name="l00262"></a>00262         <span class="comment">// write entire quad w/ no side-effect, tag is forthcoming</span>
<a name="l00263"></a>00263         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00264"></a>00264         <span class="keywordflow">break</span>;
<a name="l00265"></a>00265 
<a name="l00266"></a>00266       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a042b16e127e796edf91958863d7ea2da">IPR_EXC_ADDR</a>:
<a name="l00267"></a>00267         <span class="comment">// second least significant bit in PC is always zero</span>
<a name="l00268"></a>00268         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a> &amp; ~2;
<a name="l00269"></a>00269         <span class="keywordflow">break</span>;
<a name="l00270"></a>00270 
<a name="l00271"></a>00271       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61adb9fc7bacac23c11402f62853ab54c32">IPR_ASTRR</a>:
<a name="l00272"></a>00272       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a834cce507de24abc48a03b3fd5007548">IPR_ASTER</a>:
<a name="l00273"></a>00273         <span class="comment">// only write least significant four bits - privilege mask</span>
<a name="l00274"></a>00274         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a> &amp; 0xf;
<a name="l00275"></a>00275         <span class="keywordflow">break</span>;
<a name="l00276"></a>00276 
<a name="l00277"></a>00277       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a01e9bcb87ebe0488c07e1aca3668924c">IPR_IPLR</a>:
<a name="l00278"></a>00278 <span class="preprocessor">#ifdef DEBUG</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span>        <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a21fbc55471b0f0ca756a8ff20c86926a">break_ipl</a> != -1 &amp;&amp; <a class="code" href="namespaceAlphaISA.html#a21fbc55471b0f0ca756a8ff20c86926a">break_ipl</a> == (<span class="keywordtype">int</span>)(<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a> &amp; 0x1f))
<a name="l00280"></a>00280             <a class="code" href="namespaceDebug.html#a874043e2396dd8ce20ec7af3ea1e2a86">Debug::breakpoint</a>();
<a name="l00281"></a>00281 <span class="preprocessor">#endif</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span>
<a name="l00283"></a>00283         <span class="comment">// only write least significant five bits - interrupt level</span>
<a name="l00284"></a>00284         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a> &amp; 0x1f;
<a name="l00285"></a>00285         <span class="keywordflow">if</span> (tc-&gt;<a class="code" href="classThreadContext.html#a85141770510cf256c27f10adece17ed5">getKernelStats</a>())
<a name="l00286"></a>00286             tc-&gt;<a class="code" href="classThreadContext.html#a85141770510cf256c27f10adece17ed5">getKernelStats</a>()-&gt;swpipl(<a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx]);
<a name="l00287"></a>00287         <span class="keywordflow">break</span>;
<a name="l00288"></a>00288 
<a name="l00289"></a>00289       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a3ec56ec20d26f64aca8590012b1dbc16">IPR_DTB_CM</a>:
<a name="l00290"></a>00290         <span class="keywordflow">if</span> (<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a> &amp; 0x18) {
<a name="l00291"></a>00291             <span class="keywordflow">if</span> (tc-&gt;<a class="code" href="classThreadContext.html#a85141770510cf256c27f10adece17ed5">getKernelStats</a>())
<a name="l00292"></a>00292                 tc-&gt;<a class="code" href="classThreadContext.html#a85141770510cf256c27f10adece17ed5">getKernelStats</a>()-&gt;mode(<a class="code" href="namespaceAlphaISA_1_1Kernel.html#aa1fc3805dac6f71f457fbbc263105bf6a04981b8c09a50ccfb1d92fc11b81c36a">Kernel::user</a>, tc);
<a name="l00293"></a>00293         } <span class="keywordflow">else</span> {
<a name="l00294"></a>00294             <span class="keywordflow">if</span> (tc-&gt;<a class="code" href="classThreadContext.html#a85141770510cf256c27f10adece17ed5">getKernelStats</a>())
<a name="l00295"></a>00295                 tc-&gt;<a class="code" href="classThreadContext.html#a85141770510cf256c27f10adece17ed5">getKernelStats</a>()-&gt;mode(<a class="code" href="namespaceAlphaISA_1_1Kernel.html#aa1fc3805dac6f71f457fbbc263105bf6adb0339d028e596254368234e5ab09f9d">Kernel::kernel</a>, tc);
<a name="l00296"></a>00296         }
<a name="l00297"></a>00297 
<a name="l00298"></a>00298       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aa1f5e8dc8cd738c58fa58f63f9e772be">IPR_ICM</a>:
<a name="l00299"></a>00299         <span class="comment">// only write two mode bits - processor mode</span>
<a name="l00300"></a>00300         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a> &amp; 0x18;
<a name="l00301"></a>00301         <span class="keywordflow">break</span>;
<a name="l00302"></a>00302 
<a name="l00303"></a>00303       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ae2d15925c3814bb0e3035b3bff863a07">IPR_ALT_MODE</a>:
<a name="l00304"></a>00304         <span class="comment">// only write two mode bits - processor mode</span>
<a name="l00305"></a>00305         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a> &amp; 0x18;
<a name="l00306"></a>00306         <span class="keywordflow">break</span>;
<a name="l00307"></a>00307 
<a name="l00308"></a>00308       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a0d1787cb94c8fada702198468bc4c3c3">IPR_MCSR</a>:
<a name="l00309"></a>00309         <span class="comment">// more here after optimization...</span>
<a name="l00310"></a>00310         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00311"></a>00311         <span class="keywordflow">break</span>;
<a name="l00312"></a>00312 
<a name="l00313"></a>00313       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ab273f2156312c50d4c1b425f5d4cd7fb">IPR_SIRR</a>:
<a name="l00314"></a>00314         <span class="comment">// only write software interrupt mask</span>
<a name="l00315"></a>00315         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a> &amp; 0x7fff0;
<a name="l00316"></a>00316         <span class="keywordflow">break</span>;
<a name="l00317"></a>00317 
<a name="l00318"></a>00318       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a5cb9ac2ffb93f12001219dc454d2b143">IPR_ICSR</a>:
<a name="l00319"></a>00319         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a> &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xffffff0300);
<a name="l00320"></a>00320         <span class="keywordflow">break</span>;
<a name="l00321"></a>00321 
<a name="l00322"></a>00322       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a1990c7bb979ce52fc3199f9ddf32c49e">IPR_IVPTBR</a>:
<a name="l00323"></a>00323       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aa7a1429cf4fce4916ff868fb83a0a84c">IPR_MVPTBR</a>:
<a name="l00324"></a>00324         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a> &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xffffffffc0000000);
<a name="l00325"></a>00325         <span class="keywordflow">break</span>;
<a name="l00326"></a>00326 
<a name="l00327"></a>00327       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a6dfc96487f73683ce7c445c108a8796f">IPR_DC_TEST_CTL</a>:
<a name="l00328"></a>00328         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a> &amp; 0x1ffb;
<a name="l00329"></a>00329         <span class="keywordflow">break</span>;
<a name="l00330"></a>00330 
<a name="l00331"></a>00331       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ac4b91e7ccd59888a4b2e0f2b61a8d47d">IPR_DC_MODE</a>:
<a name="l00332"></a>00332       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aa3a675cf681c1925b9da23b868dcb623">IPR_MAF_MODE</a>:
<a name="l00333"></a>00333         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a> &amp; 0x3f;
<a name="l00334"></a>00334         <span class="keywordflow">break</span>;
<a name="l00335"></a>00335 
<a name="l00336"></a>00336       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a667c9f7f8f45dc9bb9908720fc421767">IPR_ITB_ASN</a>:
<a name="l00337"></a>00337         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a> &amp; 0x7f0;
<a name="l00338"></a>00338         <span class="keywordflow">break</span>;
<a name="l00339"></a>00339 
<a name="l00340"></a>00340       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61adf097c167f02ea38d25a5dd00bb23f48">IPR_DTB_ASN</a>:
<a name="l00341"></a>00341         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a> &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xfe00000000000000);
<a name="l00342"></a>00342         <span class="keywordflow">break</span>;
<a name="l00343"></a>00343 
<a name="l00344"></a>00344       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a10257475cee7260d8988b5da7d203449">IPR_EXC_SUM</a>:
<a name="l00345"></a>00345       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61af3e774b25789cc5c96392e6dbac0f7ae">IPR_EXC_MASK</a>:
<a name="l00346"></a>00346         <span class="comment">// any write to this register clears it</span>
<a name="l00347"></a>00347         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = 0;
<a name="l00348"></a>00348         <span class="keywordflow">break</span>;
<a name="l00349"></a>00349 
<a name="l00350"></a>00350       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a03a41fe93f0820fe546ce9a335bfaaee">IPR_INTID</a>:
<a name="l00351"></a>00351       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a2fad37d4e16b091324251e1483064607">IPR_SL_RCV</a>:
<a name="l00352"></a>00352       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a637423e4f7001758ea6ffad54fef64f2">IPR_MM_STAT</a>:
<a name="l00353"></a>00353       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a996148a8651e03d6b0082a81a7a95138">IPR_ITB_PTE_TEMP</a>:
<a name="l00354"></a>00354       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a5be000bb3e5b92edbdec1ddce8d76207">IPR_DTB_PTE_TEMP</a>:
<a name="l00355"></a>00355         <span class="comment">// read-only registers</span>
<a name="l00356"></a>00356         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to write read only ipr %d\n&quot;</span>, idx);
<a name="l00357"></a>00357 
<a name="l00358"></a>00358       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ac0d1856856f97da8328c84f8bda9179f">IPR_HWINT_CLR</a>:
<a name="l00359"></a>00359       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ab0236cbaf4ae5779b0043d884f7c271d">IPR_SL_XMIT</a>:
<a name="l00360"></a>00360       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ada348112af0574bce75d23cb2019dc49">IPR_DC_FLUSH</a>:
<a name="l00361"></a>00361       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a7bf4266a5083510eb6682c224ce5d00b">IPR_IC_FLUSH</a>:
<a name="l00362"></a>00362         <span class="comment">// the following are write only</span>
<a name="l00363"></a>00363         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00364"></a>00364         <span class="keywordflow">break</span>;
<a name="l00365"></a>00365 
<a name="l00366"></a>00366       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61aa07b9e24a054529eb5a8828d538f8e48">IPR_DTB_IA</a>:
<a name="l00367"></a>00367         <span class="comment">// really a control write</span>
<a name="l00368"></a>00368         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = 0;
<a name="l00369"></a>00369 
<a name="l00370"></a>00370         tc-&gt;<a class="code" href="classThreadContext.html#a235a0443e22590632cfc95cd4f6db1ae">getDTBPtr</a>()-&gt;flushAll();
<a name="l00371"></a>00371         <span class="keywordflow">break</span>;
<a name="l00372"></a>00372 
<a name="l00373"></a>00373       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a70e3295d7ffe431fe84399e0deabfc5a">IPR_DTB_IAP</a>:
<a name="l00374"></a>00374         <span class="comment">// really a control write</span>
<a name="l00375"></a>00375         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = 0;
<a name="l00376"></a>00376 
<a name="l00377"></a>00377         tc-&gt;<a class="code" href="classThreadContext.html#a235a0443e22590632cfc95cd4f6db1ae">getDTBPtr</a>()-&gt;flushProcesses();
<a name="l00378"></a>00378         <span class="keywordflow">break</span>;
<a name="l00379"></a>00379 
<a name="l00380"></a>00380       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a98c7e0c6a2236d359a68a10ec1903e5b">IPR_DTB_IS</a>:
<a name="l00381"></a>00381         <span class="comment">// really a control write</span>
<a name="l00382"></a>00382         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00383"></a>00383 
<a name="l00384"></a>00384         tc-&gt;<a class="code" href="classThreadContext.html#a235a0443e22590632cfc95cd4f6db1ae">getDTBPtr</a>()-&gt;flushAddr(<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>, <a class="code" href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">DTB_ASN_ASN</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61adf097c167f02ea38d25a5dd00bb23f48">IPR_DTB_ASN</a>]));
<a name="l00385"></a>00385         <span class="keywordflow">break</span>;
<a name="l00386"></a>00386 
<a name="l00387"></a>00387       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a4f20a377fbfbb0f4de3b0621bf3a6fa9">IPR_DTB_TAG</a>: {
<a name="l00388"></a>00388           <span class="keyword">struct </span><a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> entry;
<a name="l00389"></a>00389 
<a name="l00390"></a>00390           <span class="comment">// FIXME: granularity hints NYI...</span>
<a name="l00391"></a>00391           <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a4d5fad955e0b9ccad5b4e7d7820fa01c">DTB_PTE_GH</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a3b9dd05008af5ac5ccc6da08bded2d09">IPR_DTB_PTE</a>]) != 0)
<a name="l00392"></a>00392               <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;PTE GH field != 0&quot;</span>);
<a name="l00393"></a>00393 
<a name="l00394"></a>00394           <span class="comment">// write entire quad</span>
<a name="l00395"></a>00395           <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00396"></a>00396 
<a name="l00397"></a>00397           <span class="comment">// construct PTE for new entry</span>
<a name="l00398"></a>00398           entry.ppn = <a class="code" href="namespaceAlphaISA.html#a0f147507d2a1a5437426ab7231e4a3d5">DTB_PTE_PPN</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[IPR_DTB_PTE]);
<a name="l00399"></a>00399           entry.xre = <a class="code" href="namespaceAlphaISA.html#a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8">DTB_PTE_XRE</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[IPR_DTB_PTE]);
<a name="l00400"></a>00400           entry.xwe = <a class="code" href="namespaceAlphaISA.html#a310e34dbbc9219cdeb9c877e6d0bd1f7">DTB_PTE_XWE</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[IPR_DTB_PTE]);
<a name="l00401"></a>00401           entry.fonr = <a class="code" href="namespaceAlphaISA.html#a4cba73d4105288236ba519f745492c0b">DTB_PTE_FONR</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[IPR_DTB_PTE]);
<a name="l00402"></a>00402           entry.fonw = <a class="code" href="namespaceAlphaISA.html#a32962f01b9ce7d53ebea64779cb769ba">DTB_PTE_FONW</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[IPR_DTB_PTE]);
<a name="l00403"></a>00403           entry.asma = <a class="code" href="namespaceAlphaISA.html#a81680a8f0a79643e10fc7337821f5f37">DTB_PTE_ASMA</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[IPR_DTB_PTE]);
<a name="l00404"></a>00404           entry.asn = <a class="code" href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">DTB_ASN_ASN</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[IPR_DTB_ASN]);
<a name="l00405"></a>00405 
<a name="l00406"></a>00406           <span class="comment">// insert new TAG/PTE value into data TLB</span>
<a name="l00407"></a>00407           tc-&gt;<a class="code" href="classThreadContext.html#a235a0443e22590632cfc95cd4f6db1ae">getDTBPtr</a>()-&gt;insert(<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>, entry);
<a name="l00408"></a>00408       }
<a name="l00409"></a>00409         <span class="keywordflow">break</span>;
<a name="l00410"></a>00410 
<a name="l00411"></a>00411       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ac69977870bfeceafdd9989299cfb32f9">IPR_ITB_PTE</a>: {
<a name="l00412"></a>00412           <span class="keyword">struct </span><a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> entry;
<a name="l00413"></a>00413 
<a name="l00414"></a>00414           <span class="comment">// FIXME: granularity hints NYI...</span>
<a name="l00415"></a>00415           <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a9640ea9e1d42b4e0f47250c7efe687f9">ITB_PTE_GH</a>(<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>) != 0)
<a name="l00416"></a>00416               <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;PTE GH field != 0&quot;</span>);
<a name="l00417"></a>00417 
<a name="l00418"></a>00418           <span class="comment">// write entire quad</span>
<a name="l00419"></a>00419           <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00420"></a>00420 
<a name="l00421"></a>00421           <span class="comment">// construct PTE for new entry</span>
<a name="l00422"></a>00422           entry.ppn = <a class="code" href="namespaceAlphaISA.html#a6c2a97078ce2e44d3f04ee016e712c48">ITB_PTE_PPN</a>(<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00423"></a>00423           entry.xre = <a class="code" href="namespaceAlphaISA.html#ad24b14426f25156fcab0dfea1992ebff">ITB_PTE_XRE</a>(<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00424"></a>00424           entry.xwe = 0;
<a name="l00425"></a>00425           entry.fonr = <a class="code" href="namespaceAlphaISA.html#a6fd8f27f8a622d14744aaa0fc16ef7d2">ITB_PTE_FONR</a>(<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00426"></a>00426           entry.fonw = <a class="code" href="namespaceAlphaISA.html#aa80ea9dd70abdb33c458d4f99d4b3491">ITB_PTE_FONW</a>(<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00427"></a>00427           entry.asma = <a class="code" href="namespaceAlphaISA.html#a198dd6b2a31db4d72de90c9e4d02d9fc">ITB_PTE_ASMA</a>(<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00428"></a>00428           entry.asn = <a class="code" href="namespaceAlphaISA.html#aad79c10d320bef0ef127913e19eb2c5d">ITB_ASN_ASN</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a667c9f7f8f45dc9bb9908720fc421767">IPR_ITB_ASN</a>]);
<a name="l00429"></a>00429 
<a name="l00430"></a>00430           <span class="comment">// insert new TAG/PTE value into data TLB</span>
<a name="l00431"></a>00431           tc-&gt;<a class="code" href="classThreadContext.html#aaae22e0dcf2f312619915bbf34509ba4">getITBPtr</a>()-&gt;insert(<a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61ae3bb92ffa9a8befa3a295c2dfbbcd2f6">IPR_ITB_TAG</a>], entry);
<a name="l00432"></a>00432       }
<a name="l00433"></a>00433         <span class="keywordflow">break</span>;
<a name="l00434"></a>00434 
<a name="l00435"></a>00435       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a5121e2a2616408b3b58f5e91e3a3338f">IPR_ITB_IA</a>:
<a name="l00436"></a>00436         <span class="comment">// really a control write</span>
<a name="l00437"></a>00437         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = 0;
<a name="l00438"></a>00438 
<a name="l00439"></a>00439         tc-&gt;<a class="code" href="classThreadContext.html#aaae22e0dcf2f312619915bbf34509ba4">getITBPtr</a>()-&gt;flushAll();
<a name="l00440"></a>00440         <span class="keywordflow">break</span>;
<a name="l00441"></a>00441 
<a name="l00442"></a>00442       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a8810ea6c34adae6bef733f59ec4b53ec">IPR_ITB_IAP</a>:
<a name="l00443"></a>00443         <span class="comment">// really a control write</span>
<a name="l00444"></a>00444         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = 0;
<a name="l00445"></a>00445 
<a name="l00446"></a>00446         tc-&gt;<a class="code" href="classThreadContext.html#aaae22e0dcf2f312619915bbf34509ba4">getITBPtr</a>()-&gt;flushProcesses();
<a name="l00447"></a>00447         <span class="keywordflow">break</span>;
<a name="l00448"></a>00448 
<a name="l00449"></a>00449       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a97856ce71282f135bf466a76000df45e">IPR_ITB_IS</a>:
<a name="l00450"></a>00450         <span class="comment">// really a control write</span>
<a name="l00451"></a>00451         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[idx] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00452"></a>00452 
<a name="l00453"></a>00453         tc-&gt;<a class="code" href="classThreadContext.html#aaae22e0dcf2f312619915bbf34509ba4">getITBPtr</a>()-&gt;flushAddr(<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>, <a class="code" href="namespaceAlphaISA.html#aad79c10d320bef0ef127913e19eb2c5d">ITB_ASN_ASN</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[<a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a667c9f7f8f45dc9bb9908720fc421767">IPR_ITB_ASN</a>]));
<a name="l00454"></a>00454         <span class="keywordflow">break</span>;
<a name="l00455"></a>00455 
<a name="l00456"></a>00456       <span class="keywordflow">default</span>:
<a name="l00457"></a>00457         <span class="comment">// invalid IPR</span>
<a name="l00458"></a>00458         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to write to invalid ipr %d\n&quot;</span>, idx);
<a name="l00459"></a>00459     }
<a name="l00460"></a>00460 
<a name="l00461"></a>00461     <span class="comment">// no error...</span>
<a name="l00462"></a>00462 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ab85b054f14d72781b7f540270867e2df"></a><!-- doxytag: member="AlphaISA::ISA::setMiscReg" ref="ab85b054f14d72781b7f540270867e2df" args="(int misc_reg, const MiscReg &amp;val, ThreadContext *tc, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00144"></a>00144 {
<a name="l00145"></a>00145     <span class="keywordflow">switch</span> (misc_reg) {
<a name="l00146"></a>00146       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a015a601dd43bbdcfc4010fd4b4ab8489">MISCREG_FPCR</a>:
<a name="l00147"></a>00147         <a class="code" href="classAlphaISA_1_1ISA.html#afe6e18a3c766bdbd3a13c449eff10c85">fpcr</a> = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00148"></a>00148         <span class="keywordflow">return</span>;
<a name="l00149"></a>00149       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67ac7d1563911c3c3cbd38713677fce2991">MISCREG_UNIQ</a>:
<a name="l00150"></a>00150         <a class="code" href="classAlphaISA_1_1ISA.html#a4bf79f35bed3cb9ecd35cc65ec6400c7">uniq</a> = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00151"></a>00151         <span class="keywordflow">return</span>;
<a name="l00152"></a>00152       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a96956bffd04139e669b2dbc923a11b23">MISCREG_LOCKFLAG</a>:
<a name="l00153"></a>00153         <a class="code" href="classAlphaISA_1_1ISA.html#a5379df879a195cd227c4b3e04fc324d4">lock_flag</a> = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00154"></a>00154         <span class="keywordflow">return</span>;
<a name="l00155"></a>00155       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a05801eba9b0b664b274a2fd5d2611fea">MISCREG_LOCKADDR</a>:
<a name="l00156"></a>00156         <a class="code" href="classAlphaISA_1_1ISA.html#a06174a765f779599487143e17e764d72">lock_addr</a> = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00157"></a>00157         <span class="keywordflow">return</span>;
<a name="l00158"></a>00158       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a31af5b9c5def1ac9d1b54f60f8e70442">MISCREG_INTR</a>:
<a name="l00159"></a>00159         <a class="code" href="classAlphaISA_1_1ISA.html#a132031b6f829162c4bd2effdb8105dcb">intr_flag</a> = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00160"></a>00160         <span class="keywordflow">return</span>;
<a name="l00161"></a>00161       <span class="keywordflow">default</span>:
<a name="l00162"></a>00162         <a class="code" href="classAlphaISA_1_1ISA.html#a5ad670d8483b30ac29ecc133e3e501d5">setIpr</a>(misc_reg, <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>, tc);
<a name="l00163"></a>00163         <span class="keywordflow">return</span>;
<a name="l00164"></a>00164     }
<a name="l00165"></a>00165 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ab8dd4afdd4e652ca191b235505691f68"></a><!-- doxytag: member="AlphaISA::ISA::setMiscRegNoEffect" ref="ab8dd4afdd4e652ca191b235505691f68" args="(int misc_reg, const MiscReg &amp;val, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00117"></a>00117 {
<a name="l00118"></a>00118     <span class="keywordflow">switch</span> (misc_reg) {
<a name="l00119"></a>00119       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a015a601dd43bbdcfc4010fd4b4ab8489">MISCREG_FPCR</a>:
<a name="l00120"></a>00120         <a class="code" href="classAlphaISA_1_1ISA.html#afe6e18a3c766bdbd3a13c449eff10c85">fpcr</a> = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00121"></a>00121         <span class="keywordflow">return</span>;
<a name="l00122"></a>00122       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67ac7d1563911c3c3cbd38713677fce2991">MISCREG_UNIQ</a>:
<a name="l00123"></a>00123         <a class="code" href="classAlphaISA_1_1ISA.html#a4bf79f35bed3cb9ecd35cc65ec6400c7">uniq</a> = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00124"></a>00124         <span class="keywordflow">return</span>;
<a name="l00125"></a>00125       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a96956bffd04139e669b2dbc923a11b23">MISCREG_LOCKFLAG</a>:
<a name="l00126"></a>00126         <a class="code" href="classAlphaISA_1_1ISA.html#a5379df879a195cd227c4b3e04fc324d4">lock_flag</a> = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00127"></a>00127         <span class="keywordflow">return</span>;
<a name="l00128"></a>00128       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a05801eba9b0b664b274a2fd5d2611fea">MISCREG_LOCKADDR</a>:
<a name="l00129"></a>00129         <a class="code" href="classAlphaISA_1_1ISA.html#a06174a765f779599487143e17e764d72">lock_addr</a> = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00130"></a>00130         <span class="keywordflow">return</span>;
<a name="l00131"></a>00131       <span class="keywordflow">case</span> <a class="code" href="namespaceAlphaISA.html#a1e522017e015d4c7efd6b2360143aa67a31af5b9c5def1ac9d1b54f60f8e70442">MISCREG_INTR</a>:
<a name="l00132"></a>00132         <a class="code" href="classAlphaISA_1_1ISA.html#a132031b6f829162c4bd2effdb8105dcb">intr_flag</a> = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00133"></a>00133         <span class="keywordflow">return</span>;
<a name="l00134"></a>00134       <span class="keywordflow">default</span>:
<a name="l00135"></a>00135         assert(misc_reg &lt; <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a70427ff525cb627f3e57c9041bf01dfc">NumInternalProcRegs</a>);
<a name="l00136"></a>00136         <a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[misc_reg] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00137"></a>00137         <span class="keywordflow">return</span>;
<a name="l00138"></a>00138     }
<a name="l00139"></a>00139 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a769e733729615c529fdb54f538f11dba"></a><!-- doxytag: member="AlphaISA::ISA::startup" ref="a769e733729615c529fdb54f538f11dba" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void startup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00127"></a>00127 {}
</pre></div></p>

</div>
</div>
<a class="anchor" id="af22e5d6d660b97db37003ac61ac4ee49"></a><!-- doxytag: member="AlphaISA::ISA::unserialize" ref="af22e5d6d660b97db37003ac61ac4ee49" args="(Checkpoint *cp, const std::string &amp;section)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void unserialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpoint.html">Checkpoint</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>section</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00067"></a>00067 {
<a name="l00068"></a>00068     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classAlphaISA_1_1ISA.html#afe6e18a3c766bdbd3a13c449eff10c85">fpcr</a>);
<a name="l00069"></a>00069     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a4bf79f35bed3cb9ecd35cc65ec6400c7">uniq</a>);
<a name="l00070"></a>00070     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a5379df879a195cd227c4b3e04fc324d4">lock_flag</a>);
<a name="l00071"></a>00071     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a06174a765f779599487143e17e764d72">lock_addr</a>);
<a name="l00072"></a>00072     <a class="code" href="serialize_8hh.html#a8de12bf68d0f92f7ab8585820607932e">UNSERIALIZE_ARRAY</a>(<a class="code" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>, <a class="code" href="namespaceAlphaISA.html#ac76a902b2e65598399068bb755d21c61a70427ff525cb627f3e57c9041bf01dfc">NumInternalProcRegs</a>);
<a name="l00073"></a>00073 }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="afe6e18a3c766bdbd3a13c449eff10c85"></a><!-- doxytag: member="AlphaISA::ISA::fpcr" ref="afe6e18a3c766bdbd3a13c449eff10c85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="classAlphaISA_1_1ISA.html#afe6e18a3c766bdbd3a13c449eff10c85">fpcr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a132031b6f829162c4bd2effdb8105dcb"></a><!-- doxytag: member="AlphaISA::ISA::intr_flag" ref="a132031b6f829162c4bd2effdb8105dcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classAlphaISA_1_1ISA.html#a132031b6f829162c4bd2effdb8105dcb">intr_flag</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a73c7625b3b5159b8981319eeb1337c75"></a><!-- doxytag: member="AlphaISA::ISA::ipr" ref="a73c7625b3b5159b8981319eeb1337c75" args="[NumInternalProcRegs]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAlphaISA_1_1ISA.html#a3be59bc6c39d87f5d4bd0e05abe0b416">InternalProcReg</a> <a class="el" href="classAlphaISA_1_1ISA.html#a73c7625b3b5159b8981319eeb1337c75">ipr</a>[NumInternalProcRegs]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a06174a765f779599487143e17e764d72"></a><!-- doxytag: member="AlphaISA::ISA::lock_addr" ref="a06174a765f779599487143e17e764d72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="el" href="classAlphaISA_1_1ISA.html#a06174a765f779599487143e17e764d72">lock_addr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5379df879a195cd227c4b3e04fc324d4"></a><!-- doxytag: member="AlphaISA::ISA::lock_flag" ref="a5379df879a195cd227c4b3e04fc324d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classAlphaISA_1_1ISA.html#a5379df879a195cd227c4b3e04fc324d4">lock_flag</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af27ccd765f13a4b7bd119dc7579e2746"></a><!-- doxytag: member="AlphaISA::ISA::system" ref="af27ccd765f13a4b7bd119dc7579e2746" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSystem.html">System</a>* <a class="el" href="classAlphaISA_1_1ISA.html#af27ccd765f13a4b7bd119dc7579e2746">system</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4bf79f35bed3cb9ecd35cc65ec6400c7"></a><!-- doxytag: member="AlphaISA::ISA::uniq" ref="a4bf79f35bed3cb9ecd35cc65ec6400c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="classAlphaISA_1_1ISA.html#a4bf79f35bed3cb9ecd35cc65ec6400c7">uniq</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>arch/alpha/<a class="el" href="alpha_2isa_8hh_source.html">isa.hh</a></li>
<li>arch/alpha/<a class="el" href="ev5_8cc.html">ev5.cc</a></li>
<li>arch/alpha/<a class="el" href="alpha_2isa_8cc.html">isa.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
