# //  Questa Sim-64
# //  Version 10.4c_1 linux_x86_64 Sep  4 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do simulate.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vcom 10.4c_1 Compiler 2015.09 Sep  4 2015
# Start time: 21:23:51 on Mar 29,2017
# vcom -reportprogress 300 Test/lib.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lib
# -- Compiling package body lib
# -- Loading package lib
# End time: 21:23:51 on Mar 29,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_1 Compiler 2015.09 Sep  4 2015
# Start time: 21:23:51 on Mar 29,2017
# vcom -reportprogress 300 Test/my_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package my_package
# -- Compiling package body my_package
# -- Loading package my_package
# End time: 21:23:51 on Mar 29,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_1 Compiler 2015.09 Sep  4 2015
# Start time: 21:23:51 on Mar 29,2017
# vcom -reportprogress 300 Test/AP_Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package lib
# -- Compiling entity AP_Alu
# -- Compiling architecture behave of AP_Alu
# End time: 21:23:51 on Mar 29,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_1 Compiler 2015.09 Sep  4 2015
# Start time: 21:23:51 on Mar 29,2017
# vcom -reportprogress 300 Testbench/AP_tb - Random Pattern Generation.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package my_package
# -- Compiling entity testbench
# -- Compiling architecture behavior of testbench
# End time: 21:23:51 on Mar 29,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 21:23:51 on Mar 29,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.my_package(body)
# Loading work.testbench(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.lib(body)
# Loading work.ap_alu(behave)
# End time: 21:23:58 on Mar 29,2017, Elapsed time: 0:00:07
# Errors: 0, Warnings: 1
