TimeQuest Timing Analyzer report for pract_3_spi
Wed Mar  6 14:24:47 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLK'
 22. Slow 1200mV 0C Model Hold: 'CLK'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLK'
 30. Fast 1200mV 0C Model Hold: 'CLK'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; pract_3_spi                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 211.95 MHz ; 211.95 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -3.396 ; -244.211           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.356 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -135.000                         ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.396 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 4.315      ;
; -3.396 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 4.315      ;
; -3.396 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 4.315      ;
; -3.396 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 4.315      ;
; -3.396 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 4.315      ;
; -3.396 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 1.000        ; -0.076     ; 4.315      ;
; -3.390 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.077     ; 4.308      ;
; -3.369 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 1.000        ; -0.076     ; 4.288      ;
; -3.303 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[7]  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.234      ;
; -3.303 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[6]  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.234      ;
; -3.303 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[5]  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.234      ;
; -3.303 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[4]  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.234      ;
; -3.303 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[3]  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.234      ;
; -3.303 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[2]  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.234      ;
; -3.303 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[1]  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.234      ;
; -3.303 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[0]  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.234      ;
; -3.289 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.211      ;
; -3.289 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.211      ;
; -3.289 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.211      ;
; -3.289 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.211      ;
; -3.289 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.211      ;
; -3.289 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.211      ;
; -3.284 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.217      ;
; -3.284 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.217      ;
; -3.284 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.217      ;
; -3.284 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.217      ;
; -3.284 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.217      ;
; -3.284 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.217      ;
; -3.283 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.074     ; 4.204      ;
; -3.278 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.063     ; 4.210      ;
; -3.271 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[7]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.204      ;
; -3.270 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[8]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.203      ;
; -3.265 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.187      ;
; -3.265 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.187      ;
; -3.265 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.187      ;
; -3.265 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.187      ;
; -3.265 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.187      ;
; -3.265 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.187      ;
; -3.265 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.074     ; 4.186      ;
; -3.262 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.184      ;
; -3.257 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.190      ;
; -3.251 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[0]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.184      ;
; -3.249 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.182      ;
; -3.246 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.168      ;
; -3.244 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.177      ;
; -3.243 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.177      ;
; -3.243 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.177      ;
; -3.243 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.177      ;
; -3.243 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.177      ;
; -3.243 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.177      ;
; -3.243 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.177      ;
; -3.238 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.160      ;
; -3.237 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.160      ;
; -3.237 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.160      ;
; -3.237 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.160      ;
; -3.237 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.160      ;
; -3.237 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.160      ;
; -3.237 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.160      ;
; -3.224 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sdio~reg0      ; CLK          ; CLK         ; 1.000        ; -0.060     ; 4.159      ;
; -3.224 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sdio~en        ; CLK          ; CLK         ; 1.000        ; -0.060     ; 4.159      ;
; -3.216 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.150      ;
; -3.205 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[8]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[7]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.138      ;
; -3.204 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[8]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[8]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.137      ;
; -3.196 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[7]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.130      ;
; -3.196 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[6]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.130      ;
; -3.196 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[5]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.130      ;
; -3.196 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[4]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.130      ;
; -3.196 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[3]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.130      ;
; -3.196 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[2]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.130      ;
; -3.196 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[1]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.130      ;
; -3.196 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[0]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.130      ;
; -3.193 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[19]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.126      ;
; -3.191 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[1]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[26]      ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.124      ;
; -3.191 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[7]  ; CLK          ; CLK         ; 1.000        ; -0.050     ; 4.136      ;
; -3.191 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[6]  ; CLK          ; CLK         ; 1.000        ; -0.050     ; 4.136      ;
; -3.191 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[5]  ; CLK          ; CLK         ; 1.000        ; -0.050     ; 4.136      ;
; -3.191 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[4]  ; CLK          ; CLK         ; 1.000        ; -0.050     ; 4.136      ;
; -3.191 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[3]  ; CLK          ; CLK         ; 1.000        ; -0.050     ; 4.136      ;
; -3.191 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[2]  ; CLK          ; CLK         ; 1.000        ; -0.050     ; 4.136      ;
; -3.191 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[1]  ; CLK          ; CLK         ; 1.000        ; -0.050     ; 4.136      ;
; -3.191 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[0]  ; CLK          ; CLK         ; 1.000        ; -0.050     ; 4.136      ;
; -3.185 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[8]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[0]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.118      ;
; -3.184 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[19]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.118      ;
; -3.184 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[19]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.118      ;
; -3.184 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[19]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.118      ;
; -3.184 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[19]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.118      ;
; -3.184 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[19]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.118      ;
; -3.184 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[19]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.118      ;
; -3.180 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[7]       ; CLK          ; CLK         ; 1.000        ; -0.066     ; 4.109      ;
; -3.179 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[8]       ; CLK          ; CLK         ; 1.000        ; -0.066     ; 4.108      ;
; -3.179 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[12]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.077     ; 4.097      ;
; -3.178 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[8]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]       ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.111      ;
; -3.177 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.100      ;
; -3.172 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[7]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.106      ;
; -3.172 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[6]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.106      ;
; -3.172 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[5]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.106      ;
; -3.172 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[4]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.106      ;
; -3.172 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[3]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.106      ;
; -3.172 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[2]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.106      ;
; -3.172 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[1]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.106      ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.356 ; pract_3_spi:inst1|state.IDLE                                                                       ; pract_3_spi:inst1|state.IDLE                                                                       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; pract_3_spi:inst1|state.WR_PARAMS_SEND                                                             ; pract_3_spi:inst1|state.WR_PARAMS_SEND                                                             ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; pract_3_spi:inst1|state.RD_PARAMS_SEND                                                             ; pract_3_spi:inst1|state.RD_PARAMS_SEND                                                             ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; pract_3_spi:inst1|init_done                                                                        ; pract_3_spi:inst1|init_done                                                                        ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; pract_3_spi:inst1|state.READING                                                                    ; pract_3_spi:inst1|state.READING                                                                    ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; pract_3_spi:inst1|cmd_buffer[1]                                                                    ; pract_3_spi:inst1|cmd_buffer[1]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; pract_3_spi:inst1|cmd_buffer[3]                                                                    ; pract_3_spi:inst1|cmd_buffer[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; pract_3_spi:inst1|init_accel:init_accel_inst1|rx_buffer[1]                                         ; pract_3_spi:inst1|init_accel:init_accel_inst1|rx_buffer[1]                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; pract_3_spi:inst1|init_accel:init_accel_inst1|rx_buffer[3]                                         ; pract_3_spi:inst1|init_accel:init_accel_inst1|rx_buffer[3]                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|rw_buffer                                                ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|rw_buffer                                                ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|enable                                                   ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|enable                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.WR_ST                                              ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.WR_ST                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.RD_ST                                              ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.RD_ST                                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.IDLE                                               ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.IDLE                                               ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.RX                                                 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.RX                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; pract_3_spi:inst1|next_wr_buffer                                                                   ; pract_3_spi:inst1|next_wr_buffer                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.IDLE                                           ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.IDLE                                           ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|rx_data[6]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|rx_data[6]     ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|ss_n[0]        ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|ss_n[0]        ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|assert_data    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|assert_data    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[3]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[4]    ; CLK          ; CLK         ; 0.000        ; 0.076      ; 0.592      ;
; 0.361 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[4]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[5]    ; CLK          ; CLK         ; 0.000        ; 0.076      ; 0.594      ;
; 0.373 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_ACT                                  ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_INACT                                ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[5]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[6]  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.593      ;
; 0.382 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_FF                                   ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_TIME_FF                                     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.602      ;
; 0.387 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_LATENT                                      ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_WINDOW                                      ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.607      ;
; 0.395 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_TAP_AXES                                    ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_LATENT                                      ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.615      ;
; 0.397 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.616      ;
; 0.399 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_DUR                                         ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_TAP_AXES                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.619      ;
; 0.399 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_TIME_FF                                     ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_BW_RATE                                     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.619      ;
; 0.410 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.IDLE                                           ; pract_3_spi:inst1|init_accel:init_accel_inst1|cmd_buffer[5]                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.630      ;
; 0.427 ; pract_3_spi:inst1|state.READING                                                                    ; pract_3_spi:inst1|leds_buffer[6]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.648      ;
; 0.486 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.RD_ST                                              ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.TX                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.706      ;
; 0.487 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_ACT_INACT_CTL                               ; pract_3_spi:inst1|init_accel:init_accel_inst1|cmd_buffer[1]                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.707      ;
; 0.502 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[6]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[7]    ; CLK          ; CLK         ; 0.000        ; 0.076      ; 0.735      ;
; 0.514 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_INT_MAP                                     ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_TAP                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.734      ;
; 0.514 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_INT_MAP                                     ; pract_3_spi:inst1|init_accel:init_accel_inst1|cmd_buffer[1]                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.734      ;
; 0.523 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_INT_ENABLE                                  ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_INT_MAP                                     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.743      ;
; 0.523 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_ACT_INACT_CTL                               ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_FF                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.743      ;
; 0.524 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_INACT                                ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_TIME_INACT                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.744      ;
; 0.535 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_WINDOW                                      ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_POWER_CONTROL                               ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.755      ;
; 0.536 ; pract_3_spi:inst1|init_accel:init_accel_inst1|busy_buffer                                          ; pract_3_spi:inst1|init_done                                                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.756      ;
; 0.538 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[1]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[2]    ; CLK          ; CLK         ; 0.000        ; 0.076      ; 0.771      ;
; 0.542 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[2]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[3]    ; CLK          ; CLK         ; 0.000        ; 0.076      ; 0.775      ;
; 0.544 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_TAP                                  ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_DUR                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.764      ;
; 0.545 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_BW_RATE                                     ; pract_3_spi:inst1|init_accel:init_accel_inst1|rx_buffer[1]                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.765      ;
; 0.547 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_BW_RATE                                     ; pract_3_spi:inst1|init_accel:init_accel_inst1|rx_buffer[3]                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.767      ;
; 0.548 ; pract_3_spi:inst1|delay[3]                                                                         ; pract_3_spi:inst1|delay[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; pract_3_spi:inst1|delay[13]                                                                        ; pract_3_spi:inst1|delay[13]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_POWER_CONTROL                               ; pract_3_spi:inst1|init_accel:init_accel_inst1|busy_buffer                                          ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.768      ;
; 0.549 ; pract_3_spi:inst1|delay[1]                                                                         ; pract_3_spi:inst1|delay[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.769      ;
; 0.549 ; pract_3_spi:inst1|delay[5]                                                                         ; pract_3_spi:inst1|delay[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.769      ;
; 0.549 ; pract_3_spi:inst1|delay[11]                                                                        ; pract_3_spi:inst1|delay[11]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.769      ;
; 0.550 ; pract_3_spi:inst1|delay[6]                                                                         ; pract_3_spi:inst1|delay[6]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.770      ;
; 0.551 ; pract_3_spi:inst1|delay[7]                                                                         ; pract_3_spi:inst1|delay[7]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.771      ;
; 0.551 ; pract_3_spi:inst1|delay[9]                                                                         ; pract_3_spi:inst1|delay[9]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.771      ;
; 0.551 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_POWER_CONTROL                               ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.IDLE                                           ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.771      ;
; 0.552 ; pract_3_spi:inst1|delay[2]                                                                         ; pract_3_spi:inst1|delay[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.772      ;
; 0.552 ; pract_3_spi:inst1|delay[14]                                                                        ; pract_3_spi:inst1|delay[14]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.772      ;
; 0.553 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[4]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[5]  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[2]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[3]  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; pract_3_spi:inst1|delay[4]                                                                         ; pract_3_spi:inst1|delay[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.773      ;
; 0.553 ; pract_3_spi:inst1|delay[12]                                                                        ; pract_3_spi:inst1|delay[12]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.773      ;
; 0.554 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[1]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[2]  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; pract_3_spi:inst1|delay[8]                                                                         ; pract_3_spi:inst1|delay[8]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.774      ;
; 0.554 ; pract_3_spi:inst1|delay[10]                                                                        ; pract_3_spi:inst1|delay[10]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.774      ;
; 0.555 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[6]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[7]  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.774      ;
; 0.556 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[3]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[4]  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.775      ;
; 0.557 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[0]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[1]  ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.776      ;
; 0.564 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.783      ;
; 0.565 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.784      ;
; 0.565 ; pract_3_spi:inst1|init_done                                                                        ; pract_3_spi:inst1|next_wr_buffer                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.786      ;
; 0.568 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.787      ;
; 0.570 ; pract_3_spi:inst1|delay[0]                                                                         ; pract_3_spi:inst1|delay[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; pract_3_spi:inst1|init_done                                                                        ; pract_3_spi:inst1|state.RD_PARAMS_SEND                                                             ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.791      ;
; 0.577 ; pract_3_spi:inst1|next_wr_buffer                                                                   ; pract_3_spi:inst1|init_accel:init_accel_inst1|busy_buffer                                          ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.797      ;
; 0.578 ; pract_3_spi:inst1|delay[15]                                                                        ; pract_3_spi:inst1|delay[15]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.798      ;
; 0.578 ; pract_3_spi:inst1|next_wr_buffer                                                                   ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.IDLE                                           ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.798      ;
; 0.582 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.801      ;
; 0.593 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[7]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sdio~reg0      ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.812      ;
; 0.593 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.IDLE                                           ; pract_3_spi:inst1|init_accel:init_accel_inst1|busy_buffer                                          ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.813      ;
; 0.606 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.825      ;
; 0.607 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|state          ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|assert_data    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.826      ;
; 0.616 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.RD_ST                                              ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.RX                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.836      ;
; 0.621 ; pract_3_spi:inst1|state.WR_PARAMS_SEND                                                             ; pract_3_spi:inst1|state.WRITING                                                                    ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.842      ;
; 0.622 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_INT_ENABLE                                  ; pract_3_spi:inst1|init_accel:init_accel_inst1|cmd_buffer[1]                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.842      ;
; 0.632 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_DUR                                         ; pract_3_spi:inst1|init_accel:init_accel_inst1|cmd_buffer[2]                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.852      ;
; 0.635 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.IDLE                                           ; pract_3_spi:inst1|init_accel:init_accel_inst1|rx_buffer[1]                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.855      ;
; 0.641 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2]   ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|ss_n[0]        ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.860      ;
; 0.642 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.WR_ST                                              ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.TX                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.862      ;
; 0.653 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_TIME_INACT                                  ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_ACT_INACT_CTL                               ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.873      ;
; 0.670 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_TAP                                  ; pract_3_spi:inst1|init_accel:init_accel_inst1|cmd_buffer[5]                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.890      ;
; 0.674 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|state          ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.893      ;
; 0.682 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[5]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[6]    ; CLK          ; CLK         ; 0.000        ; 0.076      ; 0.915      ;
; 0.683 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_BW_RATE                                     ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_INT_ENABLE                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.903      ;
; 0.689 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|state          ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[7]    ; CLK          ; CLK         ; 0.000        ; 0.415      ; 1.261      ;
; 0.696 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|state          ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[5]    ; CLK          ; CLK         ; 0.000        ; 0.415      ; 1.268      ;
; 0.698 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|state          ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[3]    ; CLK          ; CLK         ; 0.000        ; 0.415      ; 1.270      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 237.42 MHz ; 237.42 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -2.949 ; -205.897          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.311 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -135.000                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.949 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.877      ;
; -2.946 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.875      ;
; -2.946 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.875      ;
; -2.946 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.875      ;
; -2.946 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.875      ;
; -2.946 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.875      ;
; -2.946 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.875      ;
; -2.896 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.825      ;
; -2.872 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[7]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.812      ;
; -2.865 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.064     ; 3.796      ;
; -2.863 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[7]  ; CLK          ; CLK         ; 1.000        ; -0.057     ; 3.801      ;
; -2.863 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[6]  ; CLK          ; CLK         ; 1.000        ; -0.057     ; 3.801      ;
; -2.863 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[5]  ; CLK          ; CLK         ; 1.000        ; -0.057     ; 3.801      ;
; -2.863 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[4]  ; CLK          ; CLK         ; 1.000        ; -0.057     ; 3.801      ;
; -2.863 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[3]  ; CLK          ; CLK         ; 1.000        ; -0.057     ; 3.801      ;
; -2.863 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[2]  ; CLK          ; CLK         ; 1.000        ; -0.057     ; 3.801      ;
; -2.863 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[1]  ; CLK          ; CLK         ; 1.000        ; -0.057     ; 3.801      ;
; -2.863 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[0]  ; CLK          ; CLK         ; 1.000        ; -0.057     ; 3.801      ;
; -2.863 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[8]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.803      ;
; -2.862 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.794      ;
; -2.862 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.794      ;
; -2.862 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.794      ;
; -2.862 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.794      ;
; -2.862 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.794      ;
; -2.862 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.794      ;
; -2.859 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.799      ;
; -2.856 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.797      ;
; -2.856 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.797      ;
; -2.856 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.797      ;
; -2.856 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.797      ;
; -2.856 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.797      ;
; -2.856 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.797      ;
; -2.850 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.064     ; 3.781      ;
; -2.848 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.787      ;
; -2.847 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[0]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.787      ;
; -2.847 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.779      ;
; -2.847 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.779      ;
; -2.847 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.779      ;
; -2.847 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.779      ;
; -2.847 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.779      ;
; -2.847 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.779      ;
; -2.846 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.778      ;
; -2.845 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.785      ;
; -2.845 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.785      ;
; -2.845 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.785      ;
; -2.845 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.785      ;
; -2.845 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.785      ;
; -2.845 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.785      ;
; -2.843 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.783      ;
; -2.843 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 3.776      ;
; -2.843 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 3.776      ;
; -2.843 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 3.776      ;
; -2.843 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 3.776      ;
; -2.843 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 3.776      ;
; -2.843 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 3.776      ;
; -2.831 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sdio~reg0      ; CLK          ; CLK         ; 1.000        ; -0.053     ; 3.773      ;
; -2.831 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sdio~en        ; CLK          ; CLK         ; 1.000        ; -0.053     ; 3.773      ;
; -2.808 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[19]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.748      ;
; -2.805 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[19]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.746      ;
; -2.805 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[19]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.746      ;
; -2.805 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[19]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.746      ;
; -2.805 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[19]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.746      ;
; -2.805 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[19]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.746      ;
; -2.805 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[19]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.746      ;
; -2.805 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[12]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.733      ;
; -2.802 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[12]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.731      ;
; -2.802 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[12]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.731      ;
; -2.802 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[12]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.731      ;
; -2.802 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[12]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.731      ;
; -2.802 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[12]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.731      ;
; -2.802 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[12]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.731      ;
; -2.800 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.732      ;
; -2.798 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[13]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.726      ;
; -2.796 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.728      ;
; -2.795 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[8]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[7]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.735      ;
; -2.795 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[13]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.724      ;
; -2.795 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[13]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.724      ;
; -2.795 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[13]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.724      ;
; -2.795 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[13]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.724      ;
; -2.795 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[13]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.724      ;
; -2.795 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[13]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.724      ;
; -2.794 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.734      ;
; -2.789 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.730      ;
; -2.786 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[8]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[8]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.726      ;
; -2.770 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[8]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[0]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.710      ;
; -2.768 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 3.701      ;
; -2.767 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[7]  ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.708      ;
; -2.767 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[6]  ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.708      ;
; -2.767 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[5]  ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.708      ;
; -2.767 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[4]  ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.708      ;
; -2.767 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[3]  ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.708      ;
; -2.767 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[2]  ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.708      ;
; -2.767 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[1]  ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.708      ;
; -2.767 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[0]  ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.708      ;
; -2.766 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[8]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]       ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.706      ;
; -2.763 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[7]  ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.704      ;
; -2.763 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[6]  ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.704      ;
; -2.763 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[5]  ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.704      ;
; -2.763 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[4]  ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.704      ;
; -2.763 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[3]  ; CLK          ; CLK         ; 1.000        ; -0.054     ; 3.704      ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; pract_3_spi:inst1|cmd_buffer[1]                                                                    ; pract_3_spi:inst1|cmd_buffer[1]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pract_3_spi:inst1|cmd_buffer[3]                                                                    ; pract_3_spi:inst1|cmd_buffer[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|enable                                                   ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|enable                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.WR_ST                                              ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.WR_ST                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.RD_ST                                              ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.RD_ST                                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.IDLE                                               ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.IDLE                                               ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.RX                                                 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.RX                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pract_3_spi:inst1|state.IDLE                                                                       ; pract_3_spi:inst1|state.IDLE                                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pract_3_spi:inst1|state.WR_PARAMS_SEND                                                             ; pract_3_spi:inst1|state.WR_PARAMS_SEND                                                             ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pract_3_spi:inst1|state.RD_PARAMS_SEND                                                             ; pract_3_spi:inst1|state.RD_PARAMS_SEND                                                             ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pract_3_spi:inst1|init_done                                                                        ; pract_3_spi:inst1|init_done                                                                        ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pract_3_spi:inst1|state.READING                                                                    ; pract_3_spi:inst1|state.READING                                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|rx_data[6]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|rx_data[6]     ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|ss_n[0]        ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|ss_n[0]        ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|assert_data    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|assert_data    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pract_3_spi:inst1|init_accel:init_accel_inst1|rx_buffer[1]                                         ; pract_3_spi:inst1|init_accel:init_accel_inst1|rx_buffer[1]                                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pract_3_spi:inst1|init_accel:init_accel_inst1|rx_buffer[3]                                         ; pract_3_spi:inst1|init_accel:init_accel_inst1|rx_buffer[3]                                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|rw_buffer                                                ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|rw_buffer                                                ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pract_3_spi:inst1|next_wr_buffer                                                                   ; pract_3_spi:inst1|next_wr_buffer                                                                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.IDLE                                           ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.IDLE                                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.326 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[3]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[4]    ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.538      ;
; 0.327 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[4]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[5]    ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.539      ;
; 0.339 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[5]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[6]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_ACT                                  ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_INACT                                ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.539      ;
; 0.346 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_FF                                   ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_TIME_FF                                     ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.545      ;
; 0.350 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_LATENT                                      ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_WINDOW                                      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.549      ;
; 0.354 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.553      ;
; 0.360 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_TAP_AXES                                    ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_LATENT                                      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.559      ;
; 0.363 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_DUR                                         ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_TAP_AXES                                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.562      ;
; 0.363 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_TIME_FF                                     ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_BW_RATE                                     ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.562      ;
; 0.364 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.IDLE                                           ; pract_3_spi:inst1|init_accel:init_accel_inst1|cmd_buffer[5]                                        ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.563      ;
; 0.388 ; pract_3_spi:inst1|state.READING                                                                    ; pract_3_spi:inst1|leds_buffer[6]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.588      ;
; 0.431 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.RD_ST                                              ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.TX                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.631      ;
; 0.440 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_ACT_INACT_CTL                               ; pract_3_spi:inst1|init_accel:init_accel_inst1|cmd_buffer[1]                                        ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.639      ;
; 0.458 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[6]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[7]    ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.670      ;
; 0.471 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_ACT_INACT_CTL                               ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_FF                                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.670      ;
; 0.472 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_INT_ENABLE                                  ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_INT_MAP                                     ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.671      ;
; 0.472 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_INACT                                ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_TIME_INACT                                  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.671      ;
; 0.479 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_INT_MAP                                     ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_TAP                                  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.678      ;
; 0.480 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_INT_MAP                                     ; pract_3_spi:inst1|init_accel:init_accel_inst1|cmd_buffer[1]                                        ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.679      ;
; 0.482 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[1]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[2]    ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.694      ;
; 0.487 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[2]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[3]    ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.699      ;
; 0.488 ; pract_3_spi:inst1|init_accel:init_accel_inst1|busy_buffer                                          ; pract_3_spi:inst1|init_done                                                                        ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.687      ;
; 0.492 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_TAP                                  ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_DUR                                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; pract_3_spi:inst1|delay[3]                                                                         ; pract_3_spi:inst1|delay[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; pract_3_spi:inst1|delay[13]                                                                        ; pract_3_spi:inst1|delay[13]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; pract_3_spi:inst1|delay[5]                                                                         ; pract_3_spi:inst1|delay[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; pract_3_spi:inst1|delay[11]                                                                        ; pract_3_spi:inst1|delay[11]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; pract_3_spi:inst1|delay[1]                                                                         ; pract_3_spi:inst1|delay[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; pract_3_spi:inst1|delay[6]                                                                         ; pract_3_spi:inst1|delay[6]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[2]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[3]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[4]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[5]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[1]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[2]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; pract_3_spi:inst1|delay[2]                                                                         ; pract_3_spi:inst1|delay[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; pract_3_spi:inst1|delay[7]                                                                         ; pract_3_spi:inst1|delay[7]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; pract_3_spi:inst1|delay[9]                                                                         ; pract_3_spi:inst1|delay[9]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; pract_3_spi:inst1|delay[14]                                                                        ; pract_3_spi:inst1|delay[14]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[6]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[7]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; pract_3_spi:inst1|delay[4]                                                                         ; pract_3_spi:inst1|delay[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; pract_3_spi:inst1|delay[8]                                                                         ; pract_3_spi:inst1|delay[8]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; pract_3_spi:inst1|delay[10]                                                                        ; pract_3_spi:inst1|delay[10]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; pract_3_spi:inst1|delay[12]                                                                        ; pract_3_spi:inst1|delay[12]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_WINDOW                                      ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_POWER_CONTROL                               ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[3]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[4]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_POWER_CONTROL                               ; pract_3_spi:inst1|init_accel:init_accel_inst1|busy_buffer                                          ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[0]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[1]  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.700      ;
; 0.506 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_BW_RATE                                     ; pract_3_spi:inst1|init_accel:init_accel_inst1|rx_buffer[1]                                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.705      ;
; 0.507 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.706      ;
; 0.507 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.706      ;
; 0.508 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_BW_RATE                                     ; pract_3_spi:inst1|init_accel:init_accel_inst1|rx_buffer[3]                                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.707      ;
; 0.509 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.708      ;
; 0.510 ; pract_3_spi:inst1|init_done                                                                        ; pract_3_spi:inst1|next_wr_buffer                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.710      ;
; 0.510 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_POWER_CONTROL                               ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.IDLE                                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.709      ;
; 0.512 ; pract_3_spi:inst1|delay[0]                                                                         ; pract_3_spi:inst1|delay[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; pract_3_spi:inst1|init_done                                                                        ; pract_3_spi:inst1|state.RD_PARAMS_SEND                                                             ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.713      ;
; 0.519 ; pract_3_spi:inst1|next_wr_buffer                                                                   ; pract_3_spi:inst1|init_accel:init_accel_inst1|busy_buffer                                          ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.718      ;
; 0.520 ; pract_3_spi:inst1|delay[15]                                                                        ; pract_3_spi:inst1|delay[15]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.719      ;
; 0.520 ; pract_3_spi:inst1|next_wr_buffer                                                                   ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.IDLE                                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.719      ;
; 0.522 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.721      ;
; 0.533 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.IDLE                                           ; pract_3_spi:inst1|init_accel:init_accel_inst1|busy_buffer                                          ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.732      ;
; 0.534 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[7]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sdio~reg0      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.733      ;
; 0.542 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.741      ;
; 0.545 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|state          ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|assert_data    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.744      ;
; 0.550 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.RD_ST                                              ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.RX                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.750      ;
; 0.557 ; pract_3_spi:inst1|state.WR_PARAMS_SEND                                                             ; pract_3_spi:inst1|state.WRITING                                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.757      ;
; 0.560 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_INT_ENABLE                                  ; pract_3_spi:inst1|init_accel:init_accel_inst1|cmd_buffer[1]                                        ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.759      ;
; 0.571 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.IDLE                                           ; pract_3_spi:inst1|init_accel:init_accel_inst1|rx_buffer[1]                                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.770      ;
; 0.572 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2]   ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|ss_n[0]        ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.771      ;
; 0.576 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_DUR                                         ; pract_3_spi:inst1|init_accel:init_accel_inst1|cmd_buffer[2]                                        ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.775      ;
; 0.577 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.WR_ST                                              ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.TX                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.777      ;
; 0.602 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_TIME_INACT                                  ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_ACT_INACT_CTL                               ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.801      ;
; 0.610 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_TAP                                  ; pract_3_spi:inst1|init_accel:init_accel_inst1|cmd_buffer[5]                                        ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.809      ;
; 0.616 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|state          ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.815      ;
; 0.624 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|state          ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[7]    ; CLK          ; CLK         ; 0.000        ; 0.368      ; 1.136      ;
; 0.625 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[5]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[6]    ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.837      ;
; 0.625 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|state          ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[3]    ; CLK          ; CLK         ; 0.000        ; 0.368      ; 1.137      ;
; 0.627 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_BW_RATE                                     ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_INT_ENABLE                                  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.826      ;
; 0.628 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|state          ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[1]    ; CLK          ; CLK         ; 0.000        ; 0.368      ; 1.140      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -1.555 ; -88.296           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.185 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -145.351                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.555 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.498      ;
; -1.541 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.045     ; 2.483      ;
; -1.537 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.480      ;
; -1.537 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.480      ;
; -1.537 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.480      ;
; -1.537 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.480      ;
; -1.537 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.480      ;
; -1.537 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.480      ;
; -1.477 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[7]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.427      ;
; -1.477 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[6]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.427      ;
; -1.477 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[5]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.427      ;
; -1.477 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[4]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.427      ;
; -1.477 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[3]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.427      ;
; -1.477 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[2]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.427      ;
; -1.477 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[1]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.427      ;
; -1.477 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[0]  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.427      ;
; -1.471 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.417      ;
; -1.458 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.409      ;
; -1.457 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.042     ; 2.402      ;
; -1.453 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.399      ;
; -1.453 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.399      ;
; -1.453 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.399      ;
; -1.453 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.399      ;
; -1.453 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.399      ;
; -1.453 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.399      ;
; -1.444 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.394      ;
; -1.440 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.391      ;
; -1.440 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.391      ;
; -1.440 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.391      ;
; -1.440 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.391      ;
; -1.440 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.391      ;
; -1.440 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.391      ;
; -1.414 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[1]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[26]      ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.365      ;
; -1.405 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.351      ;
; -1.403 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.354      ;
; -1.393 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[7]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.346      ;
; -1.393 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[6]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.346      ;
; -1.393 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[5]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.346      ;
; -1.393 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[4]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.346      ;
; -1.393 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[3]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.346      ;
; -1.393 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[2]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.346      ;
; -1.393 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[1]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.346      ;
; -1.393 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[0]  ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.346      ;
; -1.391 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.042     ; 2.336      ;
; -1.389 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.339      ;
; -1.387 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.333      ;
; -1.387 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.333      ;
; -1.387 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.333      ;
; -1.387 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.333      ;
; -1.387 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.333      ;
; -1.387 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[23]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.333      ;
; -1.386 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sdio~reg0      ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.336      ;
; -1.386 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sdio~en        ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.336      ;
; -1.385 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.336      ;
; -1.385 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.336      ;
; -1.385 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.336      ;
; -1.385 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.336      ;
; -1.385 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.336      ;
; -1.385 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[24]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.336      ;
; -1.381 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[7]       ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.328      ;
; -1.380 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[7]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 2.338      ;
; -1.380 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[6]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 2.338      ;
; -1.380 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[5]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 2.338      ;
; -1.380 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[4]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 2.338      ;
; -1.380 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[3]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 2.338      ;
; -1.380 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[2]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 2.338      ;
; -1.380 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[1]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 2.338      ;
; -1.380 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[0]  ; CLK          ; CLK         ; 1.000        ; -0.029     ; 2.338      ;
; -1.376 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[8]       ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.323      ;
; -1.373 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[0]       ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.320      ;
; -1.371 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.317      ;
; -1.367 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[2]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]       ; CLK          ; CLK         ; 1.000        ; -0.040     ; 2.314      ;
; -1.365 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[7]       ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.315      ;
; -1.362 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[12]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.305      ;
; -1.361 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[8]       ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.311      ;
; -1.361 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[13]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.304      ;
; -1.360 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[1]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[31]      ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.311      ;
; -1.359 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[1]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[29]      ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.310      ;
; -1.357 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.042     ; 2.302      ;
; -1.353 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[1]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[28]      ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.304      ;
; -1.353 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.299      ;
; -1.353 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.299      ;
; -1.353 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.299      ;
; -1.353 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.299      ;
; -1.353 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.299      ;
; -1.353 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.299      ;
; -1.353 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sdio~reg0      ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.306      ;
; -1.353 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sdio~en        ; CLK          ; CLK         ; 1.000        ; -0.034     ; 2.306      ;
; -1.348 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[12]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.045     ; 2.290      ;
; -1.347 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[19]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.298      ;
; -1.347 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[13]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 1.000        ; -0.045     ; 2.289      ;
; -1.345 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[3]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[0]       ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.295      ;
; -1.344 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[12]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.287      ;
; -1.344 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[12]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.287      ;
; -1.344 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[12]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.287      ;
; -1.344 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[12]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.287      ;
; -1.344 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[12]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.287      ;
; -1.344 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[12]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.287      ;
; -1.344 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[12]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sdio~reg0      ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.294      ;
; -1.344 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|count[12]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sdio~en        ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.294      ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.185 ; pract_3_spi:inst1|cmd_buffer[1]                                                                    ; pract_3_spi:inst1|cmd_buffer[1]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; pract_3_spi:inst1|cmd_buffer[3]                                                                    ; pract_3_spi:inst1|cmd_buffer[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; pract_3_spi:inst1|init_accel:init_accel_inst1|rx_buffer[1]                                         ; pract_3_spi:inst1|init_accel:init_accel_inst1|rx_buffer[1]                                         ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; pract_3_spi:inst1|init_accel:init_accel_inst1|rx_buffer[3]                                         ; pract_3_spi:inst1|init_accel:init_accel_inst1|rx_buffer[3]                                         ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|rw_buffer                                                ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|rw_buffer                                                ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|enable                                                   ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|enable                                                   ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; pract_3_spi:inst1|state.IDLE                                                                       ; pract_3_spi:inst1|state.IDLE                                                                       ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; pract_3_spi:inst1|state.WR_PARAMS_SEND                                                             ; pract_3_spi:inst1|state.WR_PARAMS_SEND                                                             ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; pract_3_spi:inst1|state.RD_PARAMS_SEND                                                             ; pract_3_spi:inst1|state.RD_PARAMS_SEND                                                             ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; pract_3_spi:inst1|next_wr_buffer                                                                   ; pract_3_spi:inst1|next_wr_buffer                                                                   ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; pract_3_spi:inst1|init_done                                                                        ; pract_3_spi:inst1|init_done                                                                        ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.IDLE                                           ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.IDLE                                           ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; pract_3_spi:inst1|state.READING                                                                    ; pract_3_spi:inst1|state.READING                                                                    ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[3]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[4]    ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.WR_ST                                              ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.WR_ST                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.RD_ST                                              ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.RD_ST                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.IDLE                                               ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.IDLE                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.RX                                                 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.RX                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|rx_data[6]     ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|rx_data[6]     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sclk           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|ss_n[0]        ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|ss_n[0]        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[4]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[5]    ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|assert_data    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|assert_data    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_ACT                                  ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_INACT                                ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.314      ;
; 0.194 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[5]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[6]  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_FF                                   ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_TIME_FF                                     ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.320      ;
; 0.202 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_LATENT                                      ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_WINDOW                                      ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.324      ;
; 0.206 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_TAP_AXES                                    ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_LATENT                                      ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.328      ;
; 0.207 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_DUR                                         ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_TAP_AXES                                    ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.329      ;
; 0.208 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[5] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_TIME_FF                                     ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_BW_RATE                                     ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.330      ;
; 0.219 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.IDLE                                           ; pract_3_spi:inst1|init_accel:init_accel_inst1|cmd_buffer[5]                                        ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.341      ;
; 0.225 ; pract_3_spi:inst1|state.READING                                                                    ; pract_3_spi:inst1|leds_buffer[6]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.347      ;
; 0.257 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_ACT_INACT_CTL                               ; pract_3_spi:inst1|init_accel:init_accel_inst1|cmd_buffer[1]                                        ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.379      ;
; 0.259 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[6]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[7]    ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.RD_ST                                              ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.TX                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.380      ;
; 0.262 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_INT_MAP                                     ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_TAP                                  ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.384      ;
; 0.262 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_INT_MAP                                     ; pract_3_spi:inst1|init_accel:init_accel_inst1|cmd_buffer[1]                                        ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.384      ;
; 0.269 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_ACT_INACT_CTL                               ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_FF                                   ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.391      ;
; 0.269 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_INACT                                ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_TIME_INACT                                  ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.391      ;
; 0.270 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_INT_ENABLE                                  ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_INT_MAP                                     ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.392      ;
; 0.277 ; pract_3_spi:inst1|init_accel:init_accel_inst1|busy_buffer                                          ; pract_3_spi:inst1|init_done                                                                        ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.399      ;
; 0.278 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_WINDOW                                      ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_POWER_CONTROL                               ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.400      ;
; 0.281 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_BW_RATE                                     ; pract_3_spi:inst1|init_accel:init_accel_inst1|rx_buffer[1]                                         ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.403      ;
; 0.282 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_BW_RATE                                     ; pract_3_spi:inst1|init_accel:init_accel_inst1|rx_buffer[3]                                         ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.404      ;
; 0.283 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_TAP                                  ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_DUR                                         ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.405      ;
; 0.285 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_POWER_CONTROL                               ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.IDLE                                           ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.407      ;
; 0.286 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[1]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[2]    ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.414      ;
; 0.288 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_POWER_CONTROL                               ; pract_3_spi:inst1|init_accel:init_accel_inst1|busy_buffer                                          ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.410      ;
; 0.289 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[2]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[3]    ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.417      ;
; 0.291 ; pract_3_spi:inst1|delay[3]                                                                         ; pract_3_spi:inst1|delay[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.413      ;
; 0.292 ; pract_3_spi:inst1|delay[1]                                                                         ; pract_3_spi:inst1|delay[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.414      ;
; 0.292 ; pract_3_spi:inst1|delay[5]                                                                         ; pract_3_spi:inst1|delay[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.414      ;
; 0.292 ; pract_3_spi:inst1|delay[11]                                                                        ; pract_3_spi:inst1|delay[11]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.414      ;
; 0.292 ; pract_3_spi:inst1|delay[13]                                                                        ; pract_3_spi:inst1|delay[13]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.414      ;
; 0.293 ; pract_3_spi:inst1|delay[2]                                                                         ; pract_3_spi:inst1|delay[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.415      ;
; 0.293 ; pract_3_spi:inst1|delay[6]                                                                         ; pract_3_spi:inst1|delay[6]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.415      ;
; 0.293 ; pract_3_spi:inst1|delay[7]                                                                         ; pract_3_spi:inst1|delay[7]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.415      ;
; 0.293 ; pract_3_spi:inst1|delay[9]                                                                         ; pract_3_spi:inst1|delay[9]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.415      ;
; 0.293 ; pract_3_spi:inst1|delay[14]                                                                        ; pract_3_spi:inst1|delay[14]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.415      ;
; 0.294 ; pract_3_spi:inst1|delay[4]                                                                         ; pract_3_spi:inst1|delay[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.416      ;
; 0.294 ; pract_3_spi:inst1|delay[8]                                                                         ; pract_3_spi:inst1|delay[8]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.416      ;
; 0.294 ; pract_3_spi:inst1|delay[10]                                                                        ; pract_3_spi:inst1|delay[10]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.416      ;
; 0.294 ; pract_3_spi:inst1|delay[12]                                                                        ; pract_3_spi:inst1|delay[12]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.416      ;
; 0.295 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[4]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[5]  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[2]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[3]  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; pract_3_spi:inst1|init_done                                                                        ; pract_3_spi:inst1|next_wr_buffer                                                                   ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.417      ;
; 0.296 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[6]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[7]  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[3]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[4]  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[1]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[2]  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[0]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[1]  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.417      ;
; 0.301 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[1] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[3] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[2] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; pract_3_spi:inst1|delay[0]                                                                         ; pract_3_spi:inst1|delay[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; pract_3_spi:inst1|init_done                                                                        ; pract_3_spi:inst1|state.RD_PARAMS_SEND                                                             ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.426      ;
; 0.307 ; pract_3_spi:inst1|delay[15]                                                                        ; pract_3_spi:inst1|delay[15]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.429      ;
; 0.308 ; pract_3_spi:inst1|next_wr_buffer                                                                   ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.IDLE                                           ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.430      ;
; 0.309 ; pract_3_spi:inst1|next_wr_buffer                                                                   ; pract_3_spi:inst1|init_accel:init_accel_inst1|busy_buffer                                          ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.431      ;
; 0.311 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[4] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.432      ;
; 0.316 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.IDLE                                           ; pract_3_spi:inst1|init_accel:init_accel_inst1|busy_buffer                                          ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.438      ;
; 0.318 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|cmd_buffer[7]  ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|sdio~reg0      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.438      ;
; 0.324 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_toggles[0] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.445      ;
; 0.328 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|state          ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|assert_data    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.448      ;
; 0.332 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_DUR                                         ; pract_3_spi:inst1|init_accel:init_accel_inst1|cmd_buffer[2]                                        ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.454      ;
; 0.332 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.RD_ST                                              ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.RX                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.453      ;
; 0.333 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_INT_ENABLE                                  ; pract_3_spi:inst1|init_accel:init_accel_inst1|cmd_buffer[1]                                        ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.455      ;
; 0.334 ; pract_3_spi:inst1|state.WR_PARAMS_SEND                                                             ; pract_3_spi:inst1|state.WRITING                                                                    ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.456      ;
; 0.334 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_TIME_INACT                                  ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_ACT_INACT_CTL                               ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.456      ;
; 0.341 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.IDLE                                           ; pract_3_spi:inst1|init_accel:init_accel_inst1|rx_buffer[1]                                         ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.463      ;
; 0.345 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.WR_ST                                              ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.TX                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.466      ;
; 0.347 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|clk_ratio[2]   ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|ss_n[0]        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.467      ;
; 0.350 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_BW_RATE                                     ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_INT_ENABLE                                  ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.472      ;
; 0.351 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|state          ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[0]    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.471      ;
; 0.351 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_TAP                                  ; pract_3_spi:inst1|init_accel:init_accel_inst1|cmd_buffer[5]                                        ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.473      ;
; 0.359 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[5]    ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[6]    ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.487      ;
; 0.365 ; pract_3_spi:inst1|init_accel:init_accel_inst1|state.WR_THRESH_TAP                                  ; pract_3_spi:inst1|init_accel:init_accel_inst1|cmd_buffer[4]                                        ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.487      ;
; 0.367 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.IDLE                                               ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|state.WR_ST                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.488      ;
; 0.369 ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|state          ; pract_3_spi:inst1|accel_rw:accel_rw_inst1|spi_3_wire_master:spi_3_wire_master_inst1|d_buffer[7]    ; CLK          ; CLK         ; 0.000        ; 0.228      ; 0.681      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.396   ; 0.185 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -3.396   ; 0.185 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -244.211 ; 0.0   ; 0.0      ; 0.0     ; -145.351            ;
;  CLK             ; -244.211 ; 0.000 ; N/A      ; N/A     ; -145.351            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; I2C_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; h[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; h[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; G_SENSOR_INT            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; btn_1                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; I2C_SDAT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; h[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; h[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; h[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; h[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; G_SENSOR_CS_N ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; h[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; h[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 3042     ; 70       ; 9        ; 446      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 3042     ; 70       ; 9        ; 446      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 132   ; 132  ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK    ; CLK   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; I2C_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; G_SENSOR_CS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; h[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; h[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; I2C_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; G_SENSOR_CS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; h[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; h[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Mar  6 14:24:45 2019
Info: Command: quartus_sta pract_3_spi -c pract_3_spi
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pract_3_spi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.396
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.396            -244.211 CLK 
Info (332146): Worst-case hold slack is 0.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.356               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -135.000 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.949
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.949            -205.897 CLK 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -135.000 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.555
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.555             -88.296 CLK 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.185               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -145.351 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 822 megabytes
    Info: Processing ended: Wed Mar  6 14:24:47 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


