14:48:20 DEBUG : Logs will be stored at 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_USV_SLAVE/PS_USB_SLAVE.sdk/IDE.log'.
14:48:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Programs\Workspace\SmartZYNQ_SP2\PS_USV_SLAVE\PS_USB_SLAVE.sdk\temp_xsdb_launch_script.tcl
14:48:29 INFO  : XSCT server has started successfully.
14:48:29 INFO  : plnx-install-location is set to ''
14:48:29 INFO  : Successfully done setting XSCT server connection channel  
14:48:29 INFO  : Successfully done setting workspace for the tool. 
14:48:33 INFO  : Registering command handlers for Vitis TCF services
14:48:33 INFO  : Successfully done query RDI_DATADIR 
14:48:34 INFO  : Platform repository initialization has completed.
14:49:26 INFO  : Result from executing command 'getProjects': ZYNQ_CORE_wrapper
14:49:26 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:49:27 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:49:28 INFO  : Platform 'ZYNQ_CORE_wrapper' is added to custom repositories.
14:49:34 INFO  : Platform 'ZYNQ_CORE_wrapper' is added to custom repositories.
14:50:14 INFO  : Example project xusbps_intr_example_1 has been created successfully.
14:51:55 INFO  : Result from executing command 'getProjects': ZYNQ_CORE_wrapper
14:51:55 INFO  : Result from executing command 'getPlatforms': ZYNQ_CORE_wrapper|D:/Programs/Workspace/SmartZYNQ_SP2/PS_USV_SLAVE/PS_USB_SLAVE.sdk/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/ZYNQ_CORE_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:51:56 INFO  : Checking for BSP changes to sync application flags for project 'xusbps_intr_example_1'...
14:52:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:46 INFO  : Jtag cable 'HelloFpga JTAG-SP2 03SD35A' is selected.
14:52:46 INFO  : 'jtag frequency' command is executed.
14:52:46 INFO  : Context for 'APU' is selected.
14:52:46 INFO  : System reset is completed.
14:52:49 INFO  : 'after 3000' command is executed.
14:52:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}' command is executed.
14:52:53 INFO  : Device configured successfully with "D:/Programs/Workspace/SmartZYNQ_SP2/PS_USV_SLAVE/PS_USB_SLAVE.sdk/xusbps_intr_example_1/_ide/bitstream/ZYNQ_CORE_wrapper.bit"
14:52:53 INFO  : Context for 'APU' is selected.
14:52:53 INFO  : Hardware design and registers information is loaded from 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_USV_SLAVE/PS_USB_SLAVE.sdk/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa'.
14:52:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:53 INFO  : Context for 'APU' is selected.
14:52:53 INFO  : Sourcing of 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_USV_SLAVE/PS_USB_SLAVE.sdk/xusbps_intr_example_1/_ide/psinit/ps7_init.tcl' is done.
14:52:54 INFO  : 'ps7_init' command is executed.
14:52:54 INFO  : 'ps7_post_config' command is executed.
14:52:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:54 INFO  : The application 'D:/Programs/Workspace/SmartZYNQ_SP2/PS_USV_SLAVE/PS_USB_SLAVE.sdk/xusbps_intr_example_1/Debug/xusbps_intr_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "HelloFpga JTAG-SP2 03SD35A" && level==0 && jtag_device_ctx=="jsn-JTAG-SP2-03SD35A-23727093-0"}
fpga -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_USV_SLAVE/PS_USB_SLAVE.sdk/xusbps_intr_example_1/_ide/bitstream/ZYNQ_CORE_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Programs/Workspace/SmartZYNQ_SP2/PS_USV_SLAVE/PS_USB_SLAVE.sdk/ZYNQ_CORE_wrapper/export/ZYNQ_CORE_wrapper/hw/ZYNQ_CORE_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Programs/Workspace/SmartZYNQ_SP2/PS_USV_SLAVE/PS_USB_SLAVE.sdk/xusbps_intr_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Programs/Workspace/SmartZYNQ_SP2/PS_USV_SLAVE/PS_USB_SLAVE.sdk/xusbps_intr_example_1/Debug/xusbps_intr_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:54 INFO  : 'con' command is executed.
14:52:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:52:54 INFO  : Launch script is exported to file 'D:\Programs\Workspace\SmartZYNQ_SP2\PS_USV_SLAVE\PS_USB_SLAVE.sdk\xusbps_intr_example_1_system\_ide\scripts\systemdebugger_xusbps_intr_example_1_system_standalone.tcl'
14:54:57 INFO  : Disconnected from the channel tcfchan#3.
