((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 5) (Expr Num . -53) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 3) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr Num . -38) (Reg . 5) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Stat . LOAD) (Reg . 13) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . GT) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 2) (Expr . ADD) (Expr . AND) (Expr . ADD) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 11) (Expr . ADD) (Reg . 12) (Reg . 14) (Expr . OR) (Expr Num . -38) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 10) (Reg . 5) (Expr Num . -38) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 10) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . OR) (Expr Num . 64) (Reg . 5) (Expr . ADD) (Expr . GT) (Reg . 11) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 12) (Reg . 14) (Reg . 11) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 10) (Reg . 0) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 10) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 12) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . AND) (Reg . 14) (Expr . MUL) (Expr . MUL) (Reg . 11) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 3) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr . AND) (Reg . 0) (Reg . 0) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 11) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 14) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . DIV) (Reg . 10) (Expr Num . -39) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 9) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . OR) (Reg . 0) (Expr . ADD) (Reg . 11) (Reg . 14) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . LT) (Reg . 2) (Expr . AND) (Reg . 4) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . SUB) (Reg . 10) (Expr . LT) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 13) (Reg . 9) (Reg . 4) (Expr . AND) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr Num . -39) (Reg . 1) (Reg . 5) (Reg . 11) (Stat . OUTPUT) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 11) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 4) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . AND) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 1) (Expr . OR) (Expr . ADD) (Expr . MUL) (Reg . 7) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 1) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 14) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Reg . 11) (Reg . 0) (Expr . ADD) (Reg . 10) (Reg . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 13) (Expr . AND) (Expr . EQ) (Reg . 5) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Reg . 5) (Expr . DIV) (Reg . 5) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 11) (Reg . 7) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 4) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 0) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 0) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . ADD) (Reg . 10) (Reg . 0) (Stat . OUTPUT) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 13) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 9) (Expr Num . -53) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 11) (Expr . ADD) (Expr . EQ) (Reg . 13) (Reg . 5) (Expr . MUL) (Reg . 13) (Expr . GT) (Expr Num . -80) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 11) (Reg . 3) (Reg . 10) (Reg . 11) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 13) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 9) (Expr Num . -53) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr . LT) (Expr . DIV) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . AND) (Reg . 2) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 13) (Expr Num . 98) (Reg . 12) (Reg . 10) (Reg . 1) (Expr . AND) (Reg . 14) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 13) (Expr . ADD) (Reg . 11) (Reg . 3) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 8) (Expr . OR) (Reg . 5) (Expr . OR) (Reg . 5) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 10) (Reg . 12) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 11) (Expr . ADD) (Expr . EQ) (Reg . 13) (Reg . 5) (Expr . MUL) (Reg . 13) (Expr . GT) (Expr Num . -80) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 11) (Reg . 3) (Reg . 0) (Reg . 11) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 4) (Expr Num . -86) (Reg . 10) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Reg . 11) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 12) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr . EQ) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 10) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 7) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . EQ) (Reg . 3) (Reg . 5) (Expr . ADD) (Expr . SUB) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 13) (Reg . 7) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 10) (Reg . 5) (Reg . 2) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . DIV) (Reg . 0) (Reg . 8) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 8) (Expr Num . -53) (Reg . 14) (Reg . 14) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr . LT) (Reg . 9) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 1) (Expr . SUB) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 4) (Expr . DIV) (Reg . 14) (Reg . 1) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 7) (Expr . AND) (Reg . 3) (Expr . OR) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr Num . -80) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 10) (Expr Num . 98) (Reg . 7) (Reg . 3) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 11) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 10) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 5) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 13) (Reg . 0) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 4) (Reg . 3) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 9) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 7) (Reg . 13) (Reg . 12) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 7) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . AND) (Expr Num . -72) (Reg . 10) (Reg . 5) (Reg . 0) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 10) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 14) (Expr . MUL) (Expr . GT) (Reg . 11) (Expr . MUL) (Expr . DIV) (Reg . 13) (Reg . 0) (Reg . 0) (Reg . 4) (Expr . AND) (Expr Num . -53) (Reg . 13) (Reg . 13) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 3) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 8) (Expr Num . -53) (Reg . 14) (Reg . 14) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 14) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . AND) (Reg . 12) (Expr . ADD) (Reg . 9) (Reg . 12) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 12) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr Num . -72) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 0) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . MUL) (Reg . 3) (Reg . 5) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 9) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . WHILE) (Expr Num . 84) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . WHILE) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . NOT) (Expr Num . -53) (Reg . 5) (Stat . OUTPUT) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr Num . -97) (Expr . ADD) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . OR) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 14) (Reg . 4) (Reg . 8) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 14) (Expr Num . 64) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 3) END (Stat . WHILE) (Reg . 8) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 7) (Reg . 13) (Reg . 12) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 7) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -97) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . SUB) (Expr Num . -97) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 10) (Expr . NOT) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . MUL) (Reg . 11) (Expr Num . 85) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 5) (Reg . 10) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 3) END (Stat . WHILE) (Reg . 8) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Reg . 6) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Expr . DIV) (Reg . 2) (Reg . 2) (Reg . 5) (Stat . LOAD) (Reg . 11) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . GT) (Reg . 5) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . EQ) (Reg . 5) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Reg . 8) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 11) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 13) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr . EQ) (Reg . 11) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Reg . 6) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Expr . DIV) (Reg . 4) (Reg . 2) (Reg . 5) (Stat . LOAD) (Reg . 11) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 8) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 8) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 4) (Expr Num . -53) (Reg . 10) (Reg . 4) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 7) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Reg . 7) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 3) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Reg . 6) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . DIV) (Reg . 14) (Reg . 5) (Stat . LOAD) (Reg . 11) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 8) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 11) (Expr . ADD) (Expr . EQ) (Reg . 13) (Reg . 5) (Expr . OR) (Reg . 4) (Expr . GT) (Expr Num . -80) (Expr . MUL) (Expr . GT) (Expr . MUL) (Reg . 13) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 11) (Reg . 3) (Stat . OUTPUT) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . EQ) (Reg . 11) (Reg . 0) (Stat . LOAD) (Reg . 11) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 11) (Reg . 14) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 1) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 0) (Expr . LT) (Reg . 2) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr Num . 98) (Reg . 7) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . LT) (Reg . 5) (Expr . DIV) (Reg . 3) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 9) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 19) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 12) (Reg . 0) END (Stat . WHILE) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 5) (Stat . OUTPUT) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 8) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 0) END END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 13) (Reg . 11) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 11) (Reg . 14) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Expr . OR) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 5) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr . NOT) (Expr Num . 74) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 10) (Expr Num . 98) (Reg . 7) (Expr Num . -57) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr Num . -39) (Reg . 1) (Reg . 5) (Reg . 13) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 6) (Expr . OR) (Reg . 0) (Reg . 0) (Expr Num . -57) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . GT) (Reg . 8) (Expr . DIV) (Expr . AND) (Reg . 10) (Expr . OR) (Expr . MUL) (Reg . 4) (Expr . EQ) (Expr Num . -80) (Reg . 0) (Reg . 11) (Reg . 5) (Reg . 2) (Expr Num . -57) (Stat . OUTPUT) (Reg . 12) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 9) (Reg . 10) (Expr . GT) (Expr . OR) (Reg . 0) (Reg . 1) (Reg . 10) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 12) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 5) (Stat . LOAD) (Reg . 7) (Reg . 7) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . ADD) (Reg . 10) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . ADD) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 13) (Reg . 0) (Expr Num . -57) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 11) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 12) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . DIV) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 7) END (Stat . WHILE) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 12) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 3) (Expr Num . -38) (Reg . 11) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Expr . AND) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 6) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Expr . OR) (Reg . 14) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 13) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 7) (Reg . 7) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . SUB) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 10) (Reg . 5) (Reg . 5) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 3) (Reg . 13) (Expr . ADD) (Expr . SUB) (Reg . 10) (Expr . LT) (Reg . 10) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 14) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 5) (Expr Num . -57) (Stat . LOAD) (Reg . 3) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 11) END (Stat . WHILE) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 14) (Stat . OUTPUT) (Reg . 12) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 10))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 14) (Stat . LOAD) (Reg . 10) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Expr . AND) (Reg . 12) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr Num . -53) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 7) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 12) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 3) (Expr Num . -38) (Reg . 11) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 8) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 10) (Reg . 4) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 7) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 5) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . DIV) (Reg . 8) (Expr . DIV) (Reg . 5) (Reg . 3) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 6) (Expr . OR) (Reg . 0) (Reg . 0) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 1) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 13) (Reg . 8) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 11) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END)
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . OR) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 2) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . LT) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Expr . AND) (Expr . OR) (Reg . 4) (Expr . AND) (Reg . 7) (Expr . LT) (Expr . OR) (Expr . OR) (Expr . OR) (Expr . MUL) (Reg . 4) (Expr . AND) (Expr . SUB) (Expr . OR) (Reg . 0) (Reg . 1) (Reg . 10) (Expr . EQ) (Reg . 1) (Expr . GT) (Reg . 6) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 6) (Reg . 11) (Reg . 12) (Reg . 0) (Reg . 10) (Reg . 14) (Reg . 3) (Reg . 14) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . ADD) (Reg . 10) (Reg . 0) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . MUL) (Reg . 11) (Expr . OR) (Expr Num . 43) (Reg . 8) (Reg . 2) (Reg . 0) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr . NOT) (Expr Num . 74) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 10) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Reg . 7) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 14) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 6) (Expr Num . 98) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 14) (Stat . LOAD) (Reg . 10) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . ADD) (Reg . 10) (Reg . 10) (Expr Num . -80) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . OR) (Reg . 0) (Expr . ADD) (Reg . 11) (Reg . 14) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . 85) (Expr . EQ) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 9) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 14) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . AND) (Reg . 12) (Expr . ADD) (Reg . 11) (Reg . 12) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 12) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 4) (Reg . 7) (Reg . 7) (Reg . 11) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . EQ) (Reg . 11) (Reg . 13) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr Num . -53) (Reg . 3) (Expr . ADD) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 10) (Reg . 12) (Expr . ADD) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 10) (Expr . AND) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 10) (Reg . 0) (Reg . 8) (Reg . 7) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 12) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 3) (Expr Num . -53) (Reg . 10) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 10) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . OR) (Reg . 4) (Expr . DIV) (Expr . AND) (Reg . 3) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 8) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . LT) (Reg . 8) (Reg . 0) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr Num . -57) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 6) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 13) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 98) (Expr . DIV) (Reg . 13) (Reg . 2) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 9) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 19) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 4) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Expr . EQ) (Reg . 5) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 0) (Reg . 8) (Reg . 7) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Reg . 6) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Expr . DIV) (Reg . 2) (Reg . 2) (Reg . 5) (Stat . LOAD) (Reg . 11) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 6) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Expr . OR) (Reg . 13) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 4) (Reg . 7) (Reg . 7) (Reg . 11) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 10) (Reg . 0) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . MUL) (Expr Num . 64) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0) END)
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . GT) (Reg . 5) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . DIV) (Reg . 13) (Reg . 13) (Reg . 11) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Reg . 8) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 7) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 1) (Expr . OR) (Expr . ADD) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr . DIV) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 7) (Reg . 12) (Reg . 0) (Reg . 1) (Reg . 11) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 14) (Reg . 7) (Reg . 7) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 8) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 4) (Expr Num . -53) (Reg . 10) (Reg . 4) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 7) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . AND) (Reg . 12) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 7) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 0) (Expr . LT) (Reg . 2) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr Num . 98) (Reg . 7) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . LT) (Reg . 5) (Expr . DIV) (Reg . 3) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 9) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . GT) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 2) (Expr . ADD) (Expr . AND) (Expr . ADD) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 11) (Expr . ADD) (Reg . 12) (Reg . 14) (Expr . OR) (Expr Num . -38) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 10) (Reg . 5) (Expr Num . -38) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 10) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . OR) (Expr Num . 64) (Reg . 5) (Expr . ADD) (Expr . GT) (Reg . 11) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 12) (Reg . 14) (Reg . 11) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 10) (Expr . ADD) (Reg . 9) (Reg . 2) (Expr . MUL) (Reg . 5) (Expr . LT) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . DIV) (Expr . ADD) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 1) (Expr . DIV) (Reg . 5) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 7) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . AND) (Reg . 12) (Expr . ADD) (Reg . 9) (Reg . 12) (Reg . 14) (Reg . 5) (Expr . ADD) (Expr . MUL) (Reg . 3) (Reg . 5) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 9) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 9) (Expr . ADD) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . SUB) (Expr . AND) (Reg . 13) (Expr Num . -38) (Reg . 10) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 11) (Reg . 7) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 4) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr Num . -80) (Reg . 14) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 0) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . NOT) (Expr Num . -97) (Reg . 13) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . GT) (Expr Num . -80) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 11) (Reg . 7) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 6) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Expr . EQ) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 14) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 11) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 6) END (Stat . WHILE) (Expr . AND) (Expr . GT) (Expr . MUL) (Reg . 2) (Reg . 2) (Reg . 13) (Expr . OR) (Reg . 4) (Expr . LT) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 14) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 1) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 0) (Expr Num . -54) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 8) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Reg . 13) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . MUL) (Expr . GT) (Expr . SUB) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 2) (Reg . 11) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 5) (Reg . 5) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . WHILE) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 14) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 4) (Expr Num . 98) (Reg . 10) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr . EQ) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 7) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 10) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . AND) (Reg . 12) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 10) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . OR) (Expr . LT) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 11) (Expr . ADD) (Reg . 9) (Reg . 2) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 7) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 3) (Expr Num . -38) (Reg . 11) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . OR) (Reg . 4) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 11) (Expr . SUB) (Reg . 13) (Expr . DIV) (Reg . 10) (Expr Num . -39) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 2) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . ADD) (Reg . 9) (Reg . 2) (Reg . 9) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 0) (Reg . 7) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . ADD) (Reg . 10) (Reg . 0) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . MUL) (Reg . 11) (Expr . OR) (Expr Num . 43) (Reg . 8) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 14) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 14) (Stat . LOAD) (Reg . 11) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 13) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 9) (Expr Num . -53) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 11) (Expr . ADD) (Expr . EQ) (Reg . 13) (Reg . 5) (Expr . MUL) (Reg . 13) (Expr . GT) (Expr Num . -80) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 11) (Reg . 3) (Reg . 13) (Reg . 11) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . OR) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . GT) (Reg . 8) (Expr . DIV) (Expr . AND) (Reg . 10) (Expr . OR) (Expr . MUL) (Reg . 4) (Expr . EQ) (Expr Num . -80) (Reg . 0) (Reg . 11) (Reg . 5) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . LT) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . OR) (Expr . LT) (Reg . 3) (Reg . 0) (Reg . 8) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr Num . -57) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Reg . 0) (Reg . 14) (Expr . LT) (Reg . 11) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr . LT) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 13) (Expr Num . 98) (Reg . 9) (Reg . 10) (Reg . 1) (Expr . DIV) (Reg . 14) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 13) (Expr . ADD) (Reg . 11) (Reg . 3) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 8) (Expr . OR) (Reg . 5) (Expr . OR) (Reg . 5) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 10) (Reg . 12) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr Num . -38) (Expr . GT) (Reg . 11) (Reg . 0) (Expr . OR) (Expr Num . -38) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . ADD) (Reg . 9) (Reg . 2) (Reg . 9) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 0) (Reg . 7) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 0) END END (Stat . WHILE) (Expr . ADD) (Reg . 0) (Expr Num . -56) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 3) END (Stat . WHILE) (Reg . 8) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . WHILE) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Reg . 0) END END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . SUB) (Reg . 14) (Reg . 5) (Expr . ADD) (Reg . 3) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr Num . -53) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 6) END (Stat . WHILE) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 13) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr Num . -53) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Expr Num . -80) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . WHILE) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Reg . 0) END END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 11) (Reg . 14) (Reg . 13) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr Num . 0) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 10) (Expr . NOT) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 13) (Expr . ADD) (Reg . 11) (Reg . 3) (Reg . 0) (Reg . 10) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . OR) (Expr . LT) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 4) (Expr . LT) (Reg . 8) (Reg . 0) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 14) (Reg . 7) (Reg . 7) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Reg . 14) (Reg . 3) (Reg . 8) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 2) (Expr . ADD) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 12) (Reg . 14) (Expr . OR) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . DIV) (Expr . DIV) (Reg . 2) (Reg . 2) (Reg . 5) (Reg . 0) (Reg . 11) (Reg . 12) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Reg . 6) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Expr . DIV) (Reg . 2) (Reg . 2) (Reg . 5) (Stat . LOAD) (Reg . 11) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 4) (Reg . 7) (Reg . 7) (Reg . 11) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 10) (Reg . 14) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 7) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 1) (Expr . OR) (Expr . ADD) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 1) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 12) END (Stat . WHILE) (Expr . GT) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr Num . -80) (Reg . 14) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 0) (Expr . DIV) (Reg . 14) (Reg . 5) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 5) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Stat . LOAD) (Reg . 0) (Reg . 8) END (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) END)
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . AND) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 10) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 12) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Expr . MUL) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . EQ) (Reg . 3) (Reg . 5) (Stat . LOAD) (Reg . 4) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 10) (Expr . ADD) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 8) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 9) (Expr . GT) (Reg . 5) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 10) (Reg . 5) (Expr Num . -38) (Stat . OUTPUT) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 6) END (Stat . WHILE) (Expr . AND) (Expr . GT) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . DIV) (Reg . 8) (Expr . DIV) (Reg . 5) (Reg . 3) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . NOT) (Expr Num . -53) (Reg . 5) (Stat . OUTPUT) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . DIV) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 1) (Stat . INPUT) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 5) (Reg . 12) (Expr . ADD) (Expr . OR) (Reg . 6) (Reg . 0) (Expr Num . -57) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 11) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . GT) (Expr Num . -72) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 8) (Reg . 3) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 9) (Expr . ADD) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . EQ) (Reg . 11) (Reg . 11) (Expr . SUB) (Expr . GT) (Reg . 11) (Expr Num . 98) (Reg . 7) (Expr . ADD) (Expr Num . -38) (Expr . DIV) (Reg . 13) (Reg . 2) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 8) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . LT) (Reg . 8) (Reg . 0) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 13) (Reg . 14) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 6) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 4) (Expr Num . 98) (Reg . 10) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr . EQ) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 7) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . LT) (Reg . 2) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr Num . 98) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . LT) (Reg . 5) (Expr . DIV) (Reg . 14) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 5) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . MUL) (Reg . 3) (Expr . LT) (Expr . NOT) (Expr Num . -97) (Reg . 5) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 10) (Expr . DIV) (Reg . 14) (Reg . 2) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . LT) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 7) (Expr . AND) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 8) (Expr . LT) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 9) (Reg . 11) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 13) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 9) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . DIV) (Reg . 10) (Reg . 13) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 11) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr . EQ) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr Num . 43) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . AND) (Expr . NOT) (Expr Num . -97) (Reg . 0) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Reg . 5) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr . EQ) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . OR) (Reg . 10) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 14) (Expr . MUL) (Expr . GT) (Reg . 11) (Expr . MUL) (Expr . DIV) (Reg . 13) (Reg . 3) (Reg . 0) (Reg . 4) (Expr . AND) (Expr Num . -53) (Reg . 13) (Reg . 13) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 8) (Expr Num . -53) (Reg . 14) (Reg . 14) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 13) (Expr Num . 98) (Reg . 9) (Reg . 10) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 11) (Reg . 12) (Expr . DIV) (Expr . ADD) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 7) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 0) (Expr Num . 0) (Expr . OR) (Reg . 0) (Reg . 13) (Stat . INPUT) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 12) (Reg . 5) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Reg . 3) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 4) (Expr . DIV) (Reg . 11) (Expr . OR) (Reg . 14) (Expr . GT) (Expr Num . -80) (Expr Num . -80) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 1) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 13) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . OR) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . SUB) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 10) (Reg . 0) (Reg . 8) (Reg . 5) (Stat . OUTPUT) (Reg . 8) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . OR) (Reg . 8) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 3) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Reg . 7) (Expr . MUL) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 11) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Reg . 0) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 13) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr Num . -80) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 7) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . OR) (Expr . OR) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Reg . 3) (Reg . 5) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . LT) (Reg . 3) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Expr . DIV) (Reg . 14) (Reg . 2) (Reg . 0) (Reg . 12) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . GT) (Reg . 8) (Expr . DIV) (Expr . AND) (Reg . 10) (Expr . OR) (Expr . MUL) (Reg . 4) (Expr . EQ) (Expr Num . -80) (Reg . 0) (Reg . 11) (Reg . 5) (Reg . 2) (Expr Num . -57) (Stat . OUTPUT) (Reg . 12) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . OR) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 2) (Expr . DIV) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 8) (Reg . 3) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Expr . AND) (Expr . AND) (Expr . OR) (Reg . 5) (Expr . ADD) (Reg . 0) (Reg . 14) (Expr . EQ) (Expr . GT) (Reg . 11) (Expr Num . -53) (Reg . 0) (Reg . 11) (Reg . 12) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . EQ) (Reg . 2) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 0) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 14) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr Num . -53) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr . ADD) (Reg . 14) (Reg . 6) (Expr . AND) (Reg . 3) (Reg . 14) (Reg . 11) (Expr . DIV) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 1) (Reg . 0) (Reg . 14) (Reg . 11) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 8) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 5) (Reg . 2) (Reg . 10) (Expr Num . -97) (Reg . 5) (Reg . 10) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr Num . -38) (Reg . 11) (Reg . 3) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . EQ) (Expr . MUL) (Reg . 10) (Expr . AND) (Expr . SUB) (Expr . OR) (Reg . 0) (Reg . 1) (Reg . 10) (Expr . EQ) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . MUL) (Reg . 10) (Expr . DIV) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 6) (Reg . 0) (Reg . 12) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 8) (Reg . 12) (Reg . 0) (Reg . 11) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr Num . -80) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr . ADD) (Expr . GT) (Reg . 10) (Expr Num . 98) (Reg . 7) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . OR) (Expr . LT) (Expr . ADD) (Expr . DIV) (Reg . 3) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . EQ) (Expr Num . -80) (Reg . 0) (Reg . 3) (Reg . 3) (Expr . OR) (Reg . 4) (Expr . DIV) (Expr . AND) (Reg . 3) (Reg . 0) (Reg . 3) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 0) (Reg . 14) (Expr . MUL) (Reg . 1) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 5) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 0) (Expr . LT) (Reg . 2) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr Num . 98) (Reg . 7) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . LT) (Reg . 5) (Expr . DIV) (Reg . 3) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . LT) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . AND) (Expr . OR) (Reg . 7) (Reg . 7) (Reg . 10) (Reg . 14) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 14) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . SUB) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . OR) (Reg . 8) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 7) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Reg . 2) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 11) (Reg . 7) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 6) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Expr . OR) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Expr Num . -80) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 7) (Expr . SUB) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . LT) (Reg . 2) (Reg . 0) (Expr . AND) (Reg . 12) (Expr . SUB) (Reg . 5) (Expr . OR) (Reg . 13) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 43) (Reg . 0) (Reg . 7) (Expr Num . 43) (Reg . 10) (Expr . ADD) (Reg . 12) (Reg . 14) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 7) (Expr . SUB) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . LT) (Reg . 2) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 5) (Expr . OR) (Reg . 13) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 43) (Reg . 0) (Reg . 7) (Expr Num . 43) (Reg . 10) (Expr . ADD) (Reg . 12) (Reg . 14) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . EQ) (Reg . 13) (Reg . 0) (Stat . LOAD) (Reg . 11) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 7) (Reg . 13) (Reg . 12) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 7) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -97) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . SUB) (Expr Num . -97) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 5) (Reg . 2) (Reg . 10) (Expr . MUL) (Reg . 3) (Expr Num . -80) (Reg . 5) (Reg . 10) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . EQ) (Reg . 11) (Reg . 11) (Expr . SUB) (Expr . GT) (Reg . 11) (Expr Num . 98) (Reg . 7) (Expr . ADD) (Expr Num . -38) (Expr . DIV) (Reg . 13) (Reg . 2) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 13) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 7) (Reg . 7) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 0) (Reg . 9) (Expr . EQ) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr Num . -97) (Reg . 5) (Reg . 5) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr . EQ) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . OR) (Reg . 0) (Reg . 7) (Expr Num . 43) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . AND) (Expr . NOT) (Expr Num . -97) (Reg . 0) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 7) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 9) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 11) (Reg . 3) (Reg . 0) (Expr . EQ) (Reg . 10) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 2) (Expr . ADD) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . DIV) (Reg . 1) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 11) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . AND) (Reg . 13) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 12) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 11) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . DIV) (Expr . SUB) (Reg . 9) (Reg . 6) (Expr . OR) (Reg . 0) (Reg . 0) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 5) (Reg . 6) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . INPUT) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Reg . 11) (Expr . MUL) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 4) (Expr . DIV) (Expr . MUL) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 8) (Reg . 4) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 0) (Expr Num . -54) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 14) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . DIV) (Expr . OR) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . OR) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Reg . 8) (Stat . LOAD) (Reg . 0) (Reg . 0) END)
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 10) (Expr . ADD) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr Num . -53) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . EQ) (Reg . 3) (Reg . 5) (Expr . ADD) (Expr . SUB) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Reg . 7) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 12) END (Stat . WHILE) (Expr . GT) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr Num . -80) (Reg . 14) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 0) (Expr . DIV) (Reg . 14) (Reg . 5) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 8) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Stat . LOAD) (Reg . 1) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . ADD) (Reg . 1) (Reg . 14) (Expr . MUL) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . GT) (Reg . 8) (Expr . DIV) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . EQ) (Expr Num . -80) (Reg . 0) (Reg . 11) (Reg . 5) (Reg . 2) (Expr Num . -57) (Stat . OUTPUT) (Reg . 12) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . EQ) (Reg . 11) (Reg . 0) (Stat . LOAD) (Reg . 11) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . EQ) (Reg . 0) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . LT) (Reg . 8) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . EQ) (Expr Num . 64) (Reg . 0) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 13) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Reg . 3) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 4) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 14) (Expr . GT) (Expr Num . -80) (Expr Num . -80) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 13) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 14) (Expr . AND) (Expr . OR) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . SUB) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 5) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 3) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 11) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Reg . 0) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 3) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr Num . -53) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 8) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 11) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 11) (Reg . 0) (Reg . 4) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 3) (Reg . 0) (Reg . 9) (Reg . 13) (Stat . LOAD) (Reg . 5) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 12) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . MUL) (Expr . AND) (Reg . 11) (Expr . MUL) (Reg . 3) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . OR) (Expr . OR) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Reg . 6) (Reg . 0) (Reg . 9) (Reg . 10) (Reg . 0) (Expr . LT) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . EQ) (Reg . 10) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 13) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 14) (Expr . AND) (Expr . OR) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . SUB) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 5) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 3) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 11) (Expr . GT) (Reg . 5) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Reg . 0) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 3) (Reg . 13) (Expr . ADD) (Expr . SUB) (Reg . 10) (Expr . LT) (Reg . 10) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 14) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 5) (Expr Num . -57) (Stat . LOAD) (Reg . 3) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 7) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 4) (Reg . 13) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 1) (Expr . OR) (Expr . ADD) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 1) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . GT) (Expr Num . -72) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . GT) (Expr Num . -80) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 3) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr Num . -72) (Expr . AND) (Reg . 14) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . ADD) (Reg . 9) (Reg . 2) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . ADD) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 13) (Reg . 0) (Expr Num . -57) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 11) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 8) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 0) (Reg . 8) (Reg . 12) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . NOT) (Expr Num . 74) (Expr . ADD) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 11) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr Num . -38) (Reg . 5) (Expr . DIV) (Reg . 5) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 10) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr . EQ) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . EQ) (Reg . 11) (Reg . 0) (Stat . LOAD) (Reg . 11) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 10) (Expr . NOT) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 13) (Expr . ADD) (Reg . 11) (Reg . 3) (Reg . 0) (Expr . MUL) (Reg . 5) (Expr . LT) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . DIV) (Expr . ADD) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 1) (Expr . DIV) (Reg . 5) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 7) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . DIV) (Expr . AND) (Reg . 2) (Expr . LT) (Reg . 1) (Reg . 1) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . DIV) (Expr . SUB) (Reg . 13) (Reg . 9) (Expr . ADD) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr Num . -53) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 5) (Reg . 10) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 5) (Expr . SUB) (Reg . 13) (Expr . DIV) (Reg . 10) (Expr Num . -39) (Expr . LT) (Reg . 8) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 2) (Expr . ADD) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 12) (Reg . 14) (Expr . OR) (Expr Num . -62) (Reg . 2) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . SUB) (Reg . 12) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . NOT) (Expr Num . -97) (Reg . 13) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 8) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 2) (Reg . 11) (Reg . 3) (Reg . 3) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 11) (Reg . 12) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . 85) (Expr . EQ) (Reg . 2) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 9) (Reg . 11) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 2) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . LT) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 5) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr Num . -53) (Reg . 0) (Reg . 11) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 6) (Expr . OR) (Reg . 0) (Reg . 0) (Expr Num . -57) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 6) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 8) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 6) (Expr . OR) (Reg . 10) (Reg . 7) (Stat . LOAD) (Reg . 11) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . GT) (Expr Num . -72) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr Num . -53) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . ADD) (Reg . 9) (Reg . 2) (Reg . 9) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 0) (Reg . 7) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 2) (Expr . ADD) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 14) (Expr . OR) (Expr Num . -38) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Expr . AND) (Expr . AND) (Expr . OR) (Reg . 5) (Expr . ADD) (Reg . 0) (Reg . 14) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -53) (Reg . 10) (Reg . 11) (Reg . 12) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 3) (Expr . OR) (Expr . GT) (Reg . 8) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Stat . LOAD) (Reg . 13) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 13) (Reg . 14) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 11) (Reg . 14) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 1) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 0) (Expr Num . -54) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr Num . -80) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 8) (Expr . DIV) (Reg . 5) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . LOAD) (Reg . 5) (Reg . 13))
((Stat . INPUT) (Reg . 11) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 7) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 1) (Expr . OR) (Expr . ADD) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 0) (Reg . 14) (Reg . 1) (Reg . 11) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 2) (Expr . OR) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 6) (Expr . LT) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 1) (Expr . DIV) (Reg . 14) (Reg . 0) (Reg . 10) (Stat . LOAD) (Reg . 14) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 2) (Expr . ADD) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 12) (Reg . 14) (Expr . OR) (Expr . AND) (Expr . AND) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 13) (Expr . ADD) (Reg . 11) (Reg . 3) (Reg . 0) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . DIV) (Reg . 8) (Expr . DIV) (Reg . 5) (Reg . 3) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 11) (Reg . 12) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . OR) (Expr . LT) (Expr . ADD) (Expr . DIV) (Reg . 11) (Reg . 0) (Expr . ADD) (Reg . 9) (Reg . 2) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 3) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 11) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 14) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 6) (Expr Num . 98) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 14) (Stat . LOAD) (Reg . 10) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr . AND) (Expr . OR) (Reg . 11) (Reg . 10) (Reg . 7) (Reg . 0) (Expr . ADD) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 7) (Expr . SUB) (Reg . 3) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 12) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 12) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . DIV) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 7) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . MUL) (Reg . 3) (Reg . 5) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 9) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 4) (Reg . 9) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . ADD) (Reg . 0) (Reg . 10) (Expr Num . -80) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 8) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . GT) (Expr Num . 85) (Expr . EQ) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 14) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 4) (Reg . 7) (Reg . 7) (Reg . 11) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 1) (Expr . OR) (Expr . ADD) (Expr . NOT) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 1) (Reg . 14) (Reg . 13) (Reg . 11) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 8) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 13) (Reg . 11) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 11) (Reg . 14) (Reg . 0) (Stat . LOAD) (Reg . 5) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 14) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Reg . 11) (Reg . 0) (Expr . DIV) (Reg . 8) (Reg . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 11) (Reg . 12) (Expr . DIV) (Expr . ADD) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 13) (Reg . 5) (Reg . 7) (Expr . ADD) (Expr . GT) (Expr Num . -97) (Expr . SUB) (Reg . 11) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 8) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 3) (Expr Num . 0) (Expr . OR) (Reg . 0) (Reg . 13) (Stat . INPUT) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 13) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr Num . -80) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 7) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . OR) (Expr . OR) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Reg . 3) (Reg . 5) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . LT) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr Num . 43) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . ADD) (Reg . 13) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . SUB) (Expr . SUB) (Reg . 13) (Reg . 9) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 5) (Reg . 10) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 98) (Expr . DIV) (Reg . 13) (Reg . 2) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . GT) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 10) (Expr . LT) (Reg . 10) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr Num . -80) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 8) (Expr . AND) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Expr . AND) (Reg . 12) (Expr . SUB) (Reg . 11) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 11) (Reg . 7) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 4) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 12) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . WHILE) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Expr . OR) (Expr . GT) (Expr . DIV) (Reg . 3) (Reg . 2) (Expr . EQ) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . DIV) (Reg . 11) (Reg . 8) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 7) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 6) END (Stat . WHILE) (Expr . AND) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . GT) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 6) (Expr Num . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 12) END (Stat . WHILE) (Expr . GT) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr Num . -80) (Reg . 14) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 0) (Expr . DIV) (Reg . 14) (Reg . 5) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 5) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 1) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 7) (Expr . SUB) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . LT) (Reg . 2) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 5) (Expr . OR) (Reg . 13) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr Num . 43) (Reg . 0) (Reg . 7) (Expr Num . 43) (Reg . 10) (Expr . ADD) (Reg . 12) (Reg . 14) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 0) (Expr Num . -54) (Expr . OR) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -53) (Reg . 11) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . 85) (Expr . EQ) (Reg . 2) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 9) (Reg . 11) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 2) (Expr . ADD) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 12) (Reg . 14) (Expr . OR) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -53) (Reg . 0) (Reg . 11) (Reg . 12) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 1) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 11) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 11))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . GT) (Expr Num . -72) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 11) (Expr . LT) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . GT) (Expr Num . -80) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 3) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . WHILE) (Reg . 13) (Stat . LOAD) (Reg . 0) (Reg . 0) END)
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . EQ) (Expr Num . -80) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr Num . -80) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 1) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr . ADD) (Expr . GT) (Reg . 10) (Expr Num . 98) (Reg . 7) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 7) (Expr . SUB) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . LT) (Reg . 2) (Reg . 14) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 5) (Expr . OR) (Reg . 13) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Reg . 10) (Expr . ADD) (Reg . 12) (Reg . 14) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . MUL) (Reg . 5) (Expr . EQ) (Expr . LT) (Reg . 4) (Reg . 13) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 9) (Expr . GT) (Reg . 5) (Expr . AND) (Expr . EQ) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 0) (Reg . 11) (Expr . OR) (Expr Num . -38) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 10) (Reg . 5) (Expr Num . -38) (Stat . OUTPUT) (Reg . 1) END (Stat . OUTPUT) (Reg . 6))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr Num . -53) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . AND) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 10) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 12) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . AND) (Reg . 14) (Expr . MUL) (Expr . MUL) (Reg . 11) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 3) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr . AND) (Reg . 0) (Reg . 0) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . ADD) (Reg . 10) (Reg . 10) (Expr Num . -80) (Reg . 5) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 8) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . GT) (Expr Num . 85) (Expr . EQ) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 14) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 9) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 11) (Reg . 3) (Reg . 0) (Expr . EQ) (Reg . 10) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . SUB) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 3) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr Num . -38) (Reg . 5) (Expr . DIV) (Reg . 5) (Reg . 0) (Stat . LOAD) (Reg . 13) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . WHILE) (Expr . AND) (Reg . 1) (Expr . AND) (Reg . 11) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Expr . AND) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 6) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 4) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . AND) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 1) (Expr . OR) (Expr . ADD) (Expr . MUL) (Reg . 7) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 1) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 0) (Reg . 8) (Reg . 12) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . ADD) (Reg . 10) (Reg . 12) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 5) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 14) (Reg . 7) (Reg . 7) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 13) (Expr Num . 98) (Reg . 9) (Reg . 10) (Expr . GT) (Expr . OR) (Reg . 0) (Reg . 1) (Reg . 10) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 12) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 5) (Stat . LOAD) (Reg . 7) (Reg . 7) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 9) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 9) (Expr . ADD) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 3) (Expr Num . -53) (Reg . 3) (Expr . OR) (Reg . 11) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 10) (Expr . ADD) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 13) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 3) (Expr . OR) (Reg . 9) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 13) (Stat . OUTPUT) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . AND) (Expr . OR) (Reg . 6) (Reg . 0) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . ADD) (Reg . 9) (Reg . 2) (Reg . 9) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 0) (Reg . 7) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 0) (Expr . LT) (Reg . 2) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr Num . 98) (Reg . 7) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . LT) (Reg . 5) (Expr . DIV) (Reg . 3) (Reg . 5) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . OR) (Reg . 4) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 3) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 11) (Expr . SUB) (Reg . 13) (Expr . DIV) (Reg . 10) (Expr Num . -39) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 3) (Expr Num . -57) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 5) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 11) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . NOT) (Expr Num . 74) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 11) (Reg . 2) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 9) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 8) (Stat . LOAD) (Reg . 11) (Reg . 12) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 11) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 13) (Reg . 11) (Reg . 13) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 3) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 5) (Reg . 0) (Reg . 5) (Reg . 11) (Expr Num . -57) (Stat . LOAD) (Reg . 5) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . ADD) (Reg . 9) (Reg . 2) (Reg . 9) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 19) (Reg . 7) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 8) (Reg . 2) (Expr Num . -80) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Reg . 0) (Reg . 12) (Expr . AND) (Expr . AND) (Expr . MUL) (Reg . 13) (Expr . OR) (Reg . 5) (Expr . SUB) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 11) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 9) END (Stat . OUTPUT) (Reg . 8))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 3) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 0) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . DIV) (Reg . 8) (Expr . DIV) (Reg . 5) (Reg . 3) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 5) (Expr . SUB) (Reg . 13) (Expr . DIV) (Reg . 10) (Expr Num . -39) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . GT) (Reg . 5) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 13) (Reg . 11) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3) END (Stat . WHILE) (Reg . 8) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . MUL) (Reg . 3) (Reg . 5) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 9) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . WHILE) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Reg . 0) END END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Reg . 11) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 1) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr Num . -39) (Reg . 1) (Reg . 5) (Reg . 11) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . MUL) (Expr . MUL) (Reg . 11) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . ADD) (Reg . 10) (Reg . 10) (Reg . 5) (Reg . 0) (Expr Num . -57) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 3) (Reg . 13) (Expr . ADD) (Expr . AND) (Expr . GT) (Reg . 14) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . AND) (Expr Num . -72) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . -57) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 0) (Expr Num . -54) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 8) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . EQ) (Reg . 5) (Reg . 5) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 5) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr Num . -53) (Reg . 0) (Reg . 11) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 6) (Expr . OR) (Reg . 0) (Reg . 0) (Expr Num . -57) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . EQ) (Reg . 10) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 13) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 14) (Expr . AND) (Expr . OR) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . SUB) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 14) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 3) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 11) (Expr . GT) (Reg . 5) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Reg . 0) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 3) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . OR) (Reg . 0) (Reg . 12) (Reg . 10) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 7) (Expr . ADD) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . GT) (Expr . MUL) (Reg . 10) (Expr . AND) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 4) (Expr . DIV) (Reg . 14) (Reg . 1) (Reg . 5) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . DIV) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 8) (Reg . 12) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 3) (Reg . 11) (Reg . 0) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 5) (Reg . 3) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr Num . 98) (Reg . 0) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 3) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 11) (Expr Num . -57) (Reg . 3) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . MUL) (Expr Num . -2) (Reg . 1) (Expr Num . 0) (Stat . OUTPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 11) (Reg . 0) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . OR) (Reg . 6) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 10) (Reg . 12) (Expr Num . -80) (Stat . INPUT) (Reg . 0) END (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Expr Num . -80) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr . SUB) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 5) (Reg . 2) (Reg . 10) (Reg . 10) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 12) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 10) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr Num . 98) (Stat . LOAD) (Reg . 0) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr Num . 43) (Reg . 10) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . AND) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 11) (Expr . GT) (Reg . 13) (Expr Num . 98) (Reg . 9) (Reg . 10) (Reg . 14) (Expr Num . -80) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Stat . LOAD) (Reg . 14) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr Num . -80) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 14) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr . ADD) (Expr . GT) (Reg . 10) (Expr Num . 98) (Reg . 7) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 7) (Expr . SUB) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . LT) (Reg . 2) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 5) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Reg . 10) (Expr . ADD) (Reg . 12) (Reg . 14) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr . LT) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 1) (Expr . DIV) (Reg . 14) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . DIV) (Expr . MUL) (Expr . GT) (Expr . MUL) (Reg . 7) (Expr . OR) (Reg . 4) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Reg . 4) (Reg . 7) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 8) (Expr . OR) (Reg . 5) (Expr . SUB) (Expr . OR) (Reg . 11) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 0) (Reg . 8) (Reg . 7) (Reg . 5) (Reg . 3) (Reg . 3) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr Num . -38) (Expr . GT) (Reg . 11) (Reg . 0) (Expr . OR) (Expr Num . -38) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 0) (Expr Num . -54) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 19) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . ADD) (Reg . 10) (Reg . 10) (Expr Num . -80) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 8) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . GT) (Expr Num . 85) (Expr . EQ) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 14) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 1) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 6) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . SUB) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . DIV) (Reg . 0) (Reg . 8) (Reg . 12) (Reg . 0) (Reg . 7) (Expr . EQ) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Reg . 11) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 4) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . EQ) (Reg . 5) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . LT) (Reg . 8) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . EQ) (Expr Num . 64) (Reg . 0) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 0) (Reg . 14) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 5) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . GT) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr . LT) (Expr . DIV) (Expr . LT) (Reg . 1) (Reg . 5) (Reg . 2) (Expr Num . 64) (Expr . AND) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 13) (Reg . 11) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . ADD) (Reg . 10) (Reg . 11) (Reg . 14) (Reg . 13) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 0) (Expr . DIV) (Reg . 14) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 12) (Expr Num . -53) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 2) (Expr . ADD) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 12) (Reg . 14) (Expr . OR) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -53) (Reg . 0) (Reg . 11) (Reg . 12) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 5) (Expr Num . -53) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 11) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr Num . -38) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Reg . 6) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Expr . DIV) (Reg . 4) (Reg . 2) (Reg . 5) (Stat . LOAD) (Reg . 11) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 7) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 9) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 19) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr . LT) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Reg . 11) (Reg . 0) (Reg . 1) (Expr . DIV) (Reg . 14) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . DIV) (Expr . MUL) (Expr . GT) (Expr . MUL) (Reg . 7) (Expr . OR) (Reg . 4) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Reg . 4) (Reg . 7) (Reg . 5) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Reg . 8) (Expr . OR) (Reg . 5) (Expr . SUB) (Expr . OR) (Reg . 11) (Reg . 0) (Reg . 10) (Expr . MUL) (Reg . 9) (Expr . ADD) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 3) (Reg . 8) (Reg . 3) (Reg . 3) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr Num . -38) (Expr . GT) (Reg . 11) (Reg . 0) (Expr . OR) (Expr Num . -38) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) END (Stat . WHILE) (Expr Num . 54) (Stat . LOAD) (Reg . 0) (Reg . 0) END)
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . SUB) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 3) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 3) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr Num . -38) (Reg . 5) (Expr . DIV) (Reg . 5) (Reg . 0) (Stat . LOAD) (Reg . 13) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . EQ) (Reg . 3) (Reg . 5) (Stat . LOAD) (Reg . 4) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 6) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 8) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 4) (Expr . LT) (Expr Num . 93) (Expr Num . 10) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . DIV) (Reg . 14) (Reg . 5) (Expr . ADD) (Expr . MUL) (Expr Num . -2) (Reg . 1) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Reg . 3) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 4) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 14) (Expr . GT) (Expr Num . -80) (Expr Num . -80) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 13) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 14) (Expr . AND) (Expr . OR) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . SUB) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 5) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 3) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 11) (Expr . GT) (Reg . 5) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Reg . 0) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 6) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 5) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Reg . 8) (Stat . INPUT) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Expr . AND) (Reg . 12) (Expr . SUB) (Reg . 11) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 13) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 9) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 11) (Reg . 3) (Reg . 0) (Expr . EQ) (Reg . 10) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . GT) (Expr Num . -72) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . SUB) (Expr . EQ) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 11) (Expr . OR) (Reg . 11) (Reg . 0) (Reg . 5) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr . AND) (Expr . ADD) (Reg . 11) (Reg . 10) (Reg . 7) (Reg . 0) (Expr . OR) (Reg . 4) (Expr . DIV) (Expr . AND) (Reg . 3) (Reg . 0) (Reg . 3) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 0) (Reg . 14) (Expr . MUL) (Reg . 1) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 7) (Reg . 14) (Reg . 5) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 5) (Expr Num . -53) (Reg . 13) (Expr . ADD) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 3) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr Num . -38) (Reg . 5) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 2) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Stat . LOAD) (Reg . 13) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr . LT) (Expr . DIV) (Expr . LT) (Reg . 1) (Reg . 5) (Reg . 2) (Expr Num . 64) (Expr . AND) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 0) (Expr . DIV) (Reg . 14) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 12) (Expr Num . -53) (Reg . 10) (Stat . LOAD) (Reg . 8) (Reg . 4) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . INPUT) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Reg . 11) (Expr . MUL) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 4) (Expr . DIV) (Expr . MUL) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 8) (Reg . 4) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 9) (Expr Num . -53) (Reg . 10) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . DIV) (Reg . 10) (Reg . 11) (Expr . ADD) (Reg . 1) (Reg . 3) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . MUL) (Expr Num . -2) (Reg . 1) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . LT) (Reg . 8) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . EQ) (Expr Num . 64) (Reg . 0) (Expr . ADD) (Reg . 9) (Reg . 2) (Stat . LOAD) (Reg . 14) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 13) (Expr Num . 98) (Reg . 9) (Reg . 10) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . EQ) (Expr Num . 64) (Reg . 0) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 0) (Reg . 14) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 12) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 5) (Stat . LOAD) (Reg . 7) (Reg . 7) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 10) (Reg . 4) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 14) (Reg . 5) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Expr Num . -57) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 11) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 5) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 5) (Expr Num . -53) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 3) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr Num . -38) (Reg . 5) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Stat . LOAD) (Reg . 13) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 9) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . LT) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 7) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Expr . AND) (Reg . 10) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . EQ) (Expr Num . -80) (Reg . 0) (Reg . 11) (Reg . 5) (Expr . OR) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . OR) (Expr . ADD) (Reg . 9) (Reg . 12) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 1) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . DIV) (Reg . 5) (Reg . 0) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 4) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . EQ) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr . EQ) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 1) (Expr . OR) (Expr . ADD) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 1) (Reg . 11) (Reg . 13) (Reg . 12) (Expr . LT) (Reg . 10) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . LT) (Reg . 8) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 7) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 4) (Reg . 7) (Reg . 7) (Reg . 11) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr Num . -57) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 10) (Expr . ADD) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 3) (Expr . OR) (Reg . 9) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 13) (Stat . OUTPUT) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . DIV) (Reg . 11) (Reg . 2) (Reg . 14) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . OR) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 2) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . LT) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 10) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 9) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Expr . OR) (Reg . 4) (Expr . AND) (Reg . 7) (Expr . LT) (Expr . OR) (Expr . OR) (Expr . OR) (Expr . MUL) (Reg . 4) (Expr . AND) (Expr . SUB) (Expr . OR) (Reg . 0) (Reg . 1) (Reg . 10) (Expr . EQ) (Reg . 1) (Expr . GT) (Reg . 6) (Expr . MUL) (Reg . 10) (Expr . DIV) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 6) (Reg . 0) (Reg . 12) (Reg . 0) (Reg . 10) (Reg . 14) (Reg . 3) (Reg . 14) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . 85) (Expr . EQ) (Reg . 2) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 9) (Reg . 11) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 12) (Reg . 0) END (Stat . WHILE) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . NOT) (Expr Num . -53) (Reg . 5) (Stat . OUTPUT) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 5) (Expr . OR) (Expr . OR) (Reg . 4) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . AND) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 1) (Expr . OR) (Expr . ADD) (Expr . MUL) (Reg . 7) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 1) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 4) (Expr Num . 98) (Reg . 10) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Reg . 11) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 12) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr . EQ) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Expr . AND) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr Num . -72) (Expr . AND) (Reg . 14) (Expr . DIV) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 4) (Reg . 7) (Reg . 7) (Reg . 11) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 1) (Expr . OR) (Expr . ADD) (Expr . NOT) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 1) (Reg . 14) (Reg . 13) (Reg . 2) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . WHILE) (Reg . 12) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 6) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 0) (Expr Num . -54) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . GT) (Expr . DIV) (Reg . 2) (Reg . 11) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 9) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 9) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . WHILE) (Reg . 8) (Stat . INPUT) (Reg . 3) END)
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr . AND) (Expr . OR) (Reg . 11) (Reg . 10) (Reg . 7) (Reg . 0) (Expr . ADD) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 7) (Expr . SUB) (Reg . 3) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 12) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 10) (Expr . DIV) (Reg . 14) (Reg . 2) (Reg . 14) (Reg . 11) (Reg . 7) (Reg . 0) (Expr . ADD) (Expr . LT) (Reg . 2) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr Num . 98) (Reg . 7) (Expr . MUL) (Reg . 1) (Expr . OR) (Reg . 8) (Expr . DIV) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Expr . OR) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 7) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 13) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 7) (Reg . 7) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 9) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 10) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 0) (Expr Num . -54) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 4) (Expr Num . 98) (Stat . LOAD) (Reg . 11) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 98) (Expr . DIV) (Reg . 13) (Reg . 2) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 7) (Expr . SUB) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . LT) (Reg . 2) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 5) (Expr . OR) (Reg . 13) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Reg . 10) (Expr . ADD) (Reg . 12) (Reg . 14) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . ADD) (Reg . 9) (Reg . 2) (Reg . 9) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 0) (Reg . 7) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr Num . -53) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 14) (Reg . 12) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Stat . INPUT) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 0) (Expr Num . -54) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 8) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . EQ) (Reg . 5) (Reg . 5) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 1) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . EQ) (Reg . 3) (Reg . 5) (Expr . ADD) (Expr . SUB) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Reg . 7) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 14) (Reg . 0) (Reg . 7) (Expr . EQ) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 11) (Reg . 8) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . MUL) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . DIV) (Reg . 2) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . OR) (Reg . 1) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 9) (Expr . ADD) (Reg . 3) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . WHILE) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . EQ) (Expr Num . 64) (Reg . 0) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 0) (Reg . 14) (Reg . 2) (Stat . INPUT) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 9) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . DIV) (Reg . 8) (Expr . LT) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 10) (Reg . 0) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr . LT) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 1) (Expr . DIV) (Reg . 14) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . DIV) (Expr . MUL) (Expr . GT) (Expr . MUL) (Reg . 7) (Expr . OR) (Reg . 4) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Reg . 4) (Reg . 7) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 8) (Expr . OR) (Reg . 5) (Expr . SUB) (Expr . OR) (Reg . 11) (Reg . 0) (Reg . 10) (Expr . MUL) (Reg . 9) (Expr . ADD) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 3) (Expr Num . -53) (Reg . 3) (Reg . 3) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr Num . -38) (Expr . GT) (Reg . 11) (Reg . 0) (Expr . OR) (Expr Num . -38) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 2) (Expr . OR) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 11) (Reg . 0) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 6) (Expr . LT) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 1) (Expr . DIV) (Reg . 14) (Reg . 0) (Reg . 10) (Stat . LOAD) (Reg . 14) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . MUL) (Reg . 7) (Expr . OR) (Reg . 4) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Reg . 4) (Reg . 7) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . GT) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . OR) (Expr . AND) (Reg . 0) (Reg . 0) (Reg . 7) (Reg . 11) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 11) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 13) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 4) (Expr Num . 98) (Reg . 9) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 19) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 11) (Stat . LOAD) (Reg . 11) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 4) (Reg . 5) (Reg . 13) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 10) (Expr . ADD) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 8) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 9) (Expr . GT) (Reg . 5) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 12) (Reg . 14) (Expr . OR) (Expr Num . -38) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 10) (Reg . 5) (Expr Num . -38) (Stat . OUTPUT) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . OR) (Expr . ADD) (Reg . 9) (Reg . 12) (Reg . 5) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr Num . -53) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr . EQ) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 5) (Expr . SUB) (Reg . 13) (Expr . DIV) (Reg . 10) (Expr Num . -39) (Reg . 9) (Reg . 10) (Expr . GT) (Expr . OR) (Reg . 0) (Reg . 1) (Reg . 10) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 12) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 0) (Reg . 3) (Reg . 5) (Reg . 5) (Reg . 5) (Stat . LOAD) (Reg . 7) (Reg . 7) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 98) (Expr . DIV) (Reg . 13) (Reg . 2) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . MUL) (Reg . 3) (Reg . 5) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 9) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . OR) (Expr . LT) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 4) (Expr . LT) (Reg . 8) (Reg . 0) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 14) (Reg . 7) (Reg . 7) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr Num . -53) (Reg . 10) (Reg . 14) (Reg . 3) (Reg . 8) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . OR) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . LT) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 10) (Expr . AND) (Reg . 13) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Expr . AND) (Expr . OR) (Reg . 4) (Expr . AND) (Reg . 7) (Expr . LT) (Expr . OR) (Expr . OR) (Expr . OR) (Expr . MUL) (Reg . 4) (Expr . AND) (Expr . SUB) (Expr . OR) (Reg . 13) (Reg . 1) (Reg . 10) (Expr . EQ) (Reg . 1) (Expr . GT) (Reg . 6) (Expr . MUL) (Reg . 10) (Expr . DIV) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 6) (Reg . 0) (Reg . 12) (Reg . 0) (Reg . 10) (Reg . 14) (Reg . 3) (Reg . 14) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . GT) (Expr Num . -72) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . SUB) (Expr . EQ) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . MUL) (Expr . DIV) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 3) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 3) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 11) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Reg . 0) (Reg . 5) (Expr Num . -80) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr Num . -72) (Reg . 0) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . 85) (Expr . EQ) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 2) (Expr . OR) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 6) (Expr . LT) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 1) (Expr . DIV) (Reg . 14) (Reg . 0) (Reg . 10) (Stat . LOAD) (Reg . 14) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 10) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . AND) (Reg . 12) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . OR) (Reg . 4) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 4) (Expr . DIV) (Reg . 14) (Reg . 1) (Reg . 5) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 8) (Reg . 12) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 3) (Reg . 11) (Reg . 0) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 5) (Reg . 3) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 11) (Expr . ADD) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 11) (Reg . 3) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 5) (Expr . SUB) (Reg . 13) (Expr . DIV) (Reg . 10) (Expr Num . -39) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 14) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr . AND) (Expr . ADD) (Reg . 11) (Reg . 10) (Reg . 7) (Reg . 0) (Expr . OR) (Reg . 4) (Expr . DIV) (Expr . AND) (Reg . 3) (Reg . 0) (Reg . 3) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 0) (Reg . 14) (Expr . SUB) (Reg . 3) (Expr . OR) (Reg . 7) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr . LT) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 1) (Expr . DIV) (Reg . 14) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . DIV) (Expr . MUL) (Expr . GT) (Expr . MUL) (Reg . 7) (Expr . OR) (Reg . 4) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Reg . 4) (Reg . 7) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 8) (Expr . OR) (Reg . 5) (Expr . SUB) (Expr . OR) (Reg . 11) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr Num . -38) (Expr . GT) (Reg . 11) (Reg . 0) (Expr . OR) (Expr Num . -38) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 14) (Stat . LOAD) (Reg . 10) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr . LT) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 9) (Reg . 11) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 3) (Reg . 5) (Expr Num . -38) (Reg . 11) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . LT) (Reg . 8) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . EQ) (Expr Num . 64) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 2) (Stat . LOAD) (Reg . 14) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 1) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 13) (Reg . 13) (Reg . 11) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . ADD) (Reg . 10) (Reg . 11) (Reg . 0) (Reg . 13) (Stat . LOAD) (Reg . 5) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 12) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . WHILE) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Expr . OR) (Expr . GT) (Expr . DIV) (Reg . 3) (Reg . 2) (Expr . EQ) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 13) (Expr . DIV) (Reg . 11) (Reg . 8) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 7) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 98) (Expr . DIV) (Reg . 13) (Reg . 2) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 11) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . EQ) (Reg . 11) (Reg . 0) (Stat . LOAD) (Reg . 8) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 10) (Expr . NOT) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . MUL) (Reg . 11) (Expr Num . 85) (Expr . MUL) (Reg . 5) (Expr . OR) (Expr Num . 64) (Reg . 5) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . DIV) (Reg . 5) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 7) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . ADD) (Reg . 10) (Reg . 13) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . AND) (Reg . 4) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 9) (Expr . GT) (Expr Num . -53) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Reg . 8) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 9) (Reg . 14) (Expr . DIV) (Expr . ADD) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 7) (Expr . ADD) (Expr . GT) (Expr Num . -97) (Expr . SUB) (Reg . 11) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 3) (Expr Num . 0) (Expr . OR) (Reg . 0) (Reg . 13) (Stat . INPUT) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . GT) (Reg . 5) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . DIV) (Reg . 13) (Reg . 13) (Reg . 11) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Reg . 8) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr Num . -53) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr . LT) (Expr . DIV) (Expr . LT) (Reg . 1) (Reg . 5) (Reg . 2) (Reg . 9) (Expr . AND) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 14) (Reg . 11) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . ADD) (Reg . 10) (Reg . 11) (Reg . 14) (Reg . 13) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 0) (Expr . DIV) (Reg . 14) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 12) (Expr Num . -53) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 13) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 98) (Expr . DIV) (Reg . 13) (Reg . 2) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 13) (Reg . 8) (Expr . AND) (Expr . ADD) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Expr Num . -38) (Reg . 11) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr . AND) (Expr . OR) (Reg . 11) (Reg . 10) (Reg . 7) (Reg . 0) (Expr . ADD) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 7) (Expr . SUB) (Reg . 3) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 12) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 12) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . DIV) (Expr . MUL) (Expr . GT) (Reg . 14) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 7) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 13) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 7) (Expr . SUB) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . LT) (Reg . 2) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 5) (Expr . OR) (Reg . 13) (Expr . NOT) (Expr . LT) (Expr . NOT) (Expr Num . -97) (Reg . 13) (Reg . 10) (Expr . ADD) (Reg . 13) (Reg . 14) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . LT) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 7) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . LT) (Reg . 5) (Expr . DIV) (Reg . 14) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 10) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 11) (Reg . 7) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 6) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Expr . OR) (Reg . 3) (Reg . 0) (Expr . EQ) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . ADD) (Reg . 11) (Reg . 14) (Stat . LOAD) (Reg . 10) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr . EQ) (Reg . 11) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Reg . 3) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 4) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 14) (Expr . GT) (Expr Num . -80) (Expr Num . -80) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr Num . -57) (Reg . 0) (Reg . 5) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 3) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 11) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Reg . 0) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . OR) (Reg . 0) (Reg . 12) (Reg . 10) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 14) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 7) (Expr . ADD) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . GT) (Expr . MUL) (Reg . 10) (Expr . AND) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 4) (Expr . DIV) (Reg . 14) (Reg . 8) (Reg . 5) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 8) (Reg . 12) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 3) (Reg . 11) (Reg . 0) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 5) (Reg . 3) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 11) (Expr . ADD) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 11) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 3) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 12) (Reg . 11) (Expr Num . -57) (Reg . 6) (Reg . 14) (Reg . 5) (Expr . ADD) (Expr . OR) (Expr Num . -2) (Reg . 1) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . OR) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . AND) (Reg . 4) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 9) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr Num . -97) (Expr . ADD) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . OR) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 8) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . 98) (Reg . 11) (Reg . 14) (Expr . OR) (Reg . 0) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 1) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 11) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 11))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 9) (Expr Num . -53) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . MUL) (Reg . 11) (Expr . ADD) (Expr . MUL) (Reg . 3) (Reg . 5) (Reg . 3) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 7) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr Num . -97) (Expr . ADD) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . OR) (Expr . DIV) (Expr . SUB) (Reg . 10) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 14) (Reg . 4) (Reg . 8) (Expr . ADD) (Expr . GT) (Reg . 12) (Expr Num . 98) (Reg . 11) (Reg . 14) (Expr Num . 64) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr . AND) (Expr . OR) (Reg . 11) (Reg . 10) (Reg . 7) (Reg . 0) (Expr . ADD) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 7) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 12) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 11) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 13) (Reg . 0) (Reg . 14) (Reg . 11) (Reg . 7) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr . MUL) (Reg . 1) (Expr . OR) (Reg . 8) (Expr . DIV) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 10) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr Num . 98) (Stat . LOAD) (Reg . 0) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 12) (Expr . AND) (Reg . 6) (Expr . SUB) (Expr . LT) (Expr . DIV) (Expr . LT) (Reg . 0) (Reg . 5) (Reg . 2) (Expr Num . 64) (Expr . LT) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 0) (Expr . DIV) (Reg . 14) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 12) (Expr Num . -53) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr Num . -85) (Stat . LOAD) (Reg . 0) (Reg . 0) END)
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Reg . 11) (Expr . MUL) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 10) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 10) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr Num . 98) (Stat . LOAD) (Reg . 11) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . AND) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 10) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 12) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . AND) (Reg . 14) (Expr . MUL) (Expr . MUL) (Reg . 11) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 3) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr . AND) (Reg . 0) (Reg . 0) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 8) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 4) (Expr Num . -53) (Reg . 10) (Reg . 4) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 7) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . LT) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr Num . 43) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 13) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . WHILE) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 13) (Expr Num . 98) (Reg . 9) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 8) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 5) (Reg . 12) (Expr . ADD) (Expr . OR) (Reg . 6) (Reg . 0) (Expr Num . -57) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 9) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 11) (Reg . 3) (Reg . 0) (Expr . EQ) (Reg . 10) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . NOT) (Expr Num . -97) (Reg . 13) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . OR) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 8) (Expr . AND) (Reg . 10) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr . OR) (Expr . ADD) (Reg . 11) (Reg . 14) (Expr . DIV) (Reg . 5) (Reg . 13) (Reg . 11) (Reg . 7) (Reg . 5) (Reg . 3) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 10) (Expr . ADD) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 8) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 13) (Expr . GT) (Reg . 5) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 12) (Reg . 14) (Expr . OR) (Expr Num . -38) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 10) (Reg . 5) (Expr Num . -38) (Stat . OUTPUT) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 6) (Expr . SUB) (Expr . LT) (Expr . DIV) (Expr . LT) (Reg . 0) (Reg . 5) (Reg . 2) (Expr Num . 64) (Expr . AND) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 0) (Expr . DIV) (Reg . 14) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 12) (Expr Num . -53) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Stat . LOAD) (Reg . 0) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 8) (Stat . OUTPUT) (Reg . 5) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 0) (Reg . 4) (Expr . AND) (Expr Num . -53) (Reg . 13) (Stat . LOAD) (Reg . 2) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr . AND) (Expr . OR) (Reg . 11) (Reg . 10) (Reg . 7) (Reg . 0) (Expr . ADD) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 14) (Expr . SUB) (Reg . 3) (Expr . OR) (Reg . 13) (Reg . 0) (Reg . 0) (Reg . 12) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 12) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . DIV) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr . LT) (Reg . 9) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 11) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 10) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 5) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 13) (Reg . 11) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 12) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Expr . AND) (Expr . OR) (Reg . 4) (Expr . AND) (Reg . 7) (Expr . LT) (Expr . OR) (Expr . OR) (Expr . OR) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Reg . 6) (Reg . 0) (Reg . 12) (Reg . 0) (Reg . 0) (Reg . 14) (Reg . 8) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 6) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 8) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 6) (Expr . OR) (Reg . 10) (Reg . 7) (Stat . LOAD) (Reg . 11) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 4) (Reg . 3) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 9) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr . LT) (Expr . DIV) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 10) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr Num . 98) (Reg . 2) (Expr Num . 64) (Expr . AND) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 0) (Expr . DIV) (Reg . 14) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 12) (Expr Num . -53) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 14) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 11) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 13) (Stat . INPUT) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 7) (Expr . SUB) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . LT) (Reg . 2) (Reg . 14) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 5) (Expr . OR) (Reg . 13) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Reg . 10) (Expr . ADD) (Reg . 12) (Reg . 14) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 2) (Expr . ADD) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -38) (Expr . EQ) (Reg . 8) (Reg . 14) (Reg . 4) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 3) (Expr Num . -38) (Expr . AND) (Expr . AND) (Expr . OR) (Reg . 5) (Expr . ADD) (Reg . 0) (Reg . 14) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -53) (Reg . 0) (Reg . 11) (Reg . 12) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 5) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . GT) (Expr . MUL) (Reg . 3) (Reg . 5) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr Num . -39) (Reg . 1) (Reg . 5) (Reg . 11) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 6) (Expr . OR) (Reg . 0) (Reg . 0) (Expr Num . -57) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 10) (Expr . ADD) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 3) (Expr . OR) (Reg . 9) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 13) (Stat . OUTPUT) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 14) (Reg . 10) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . AND) (Reg . 12) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . NOT) (Expr Num . -97) (Reg . 13) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 5) (Reg . 2) (Reg . 10) (Expr Num . -97) (Reg . 5) (Reg . 0) (Expr . MUL) (Reg . 8) (Expr . AND) (Reg . 10) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr . OR) (Expr . ADD) (Reg . 11) (Reg . 14) (Expr . DIV) (Reg . 5) (Reg . 13) (Reg . 8) (Reg . 7) (Reg . 5) (Reg . 3) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . OR) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . LT) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr Num . -57) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 6) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Reg . 0) (Reg . 14) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 0) (Expr . AND) (Expr . SUB) (Reg . 0) (Reg . 5) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . GT) (Expr Num . 85) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 7) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . MUL) (Expr Num . -2) (Reg . 1) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END END (Stat . WHILE) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . NOT) (Expr Num . -53) (Reg . 5) (Stat . OUTPUT) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 9) END (Stat . WHILE) (Expr Num . -72) (Stat . LOAD) (Reg . 11) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . SUB) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 11) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Expr Num . -80) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . GT) (Expr Num . -72) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr Num . -57) (Reg . 14) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 7) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -97) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 10) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Reg . 11) (Reg . 0) (Expr . DIV) (Reg . 8) (Reg . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr . AND) (Expr . OR) (Reg . 11) (Reg . 10) (Reg . 7) (Reg . 0) (Expr . ADD) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 7) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 12) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 11) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 14) (Reg . 11) (Reg . 7) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr . MUL) (Reg . 1) (Expr . OR) (Reg . 8) (Expr . DIV) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 8) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . SUB) (Expr . SUB) (Reg . 13) (Reg . 9) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 5) (Reg . 10) (Reg . 8) (Expr . AND) (Expr Num . -53) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 14) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 4) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 9) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . EQ) (Reg . 11) (Reg . 0) (Stat . LOAD) (Reg . 11) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 4) (Reg . 7) (Reg . 7) (Reg . 11) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 1) (Expr . OR) (Expr . ADD) (Expr . NOT) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 1) (Reg . 14) (Reg . 13) (Reg . 2) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 10) (Expr . ADD) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 3) (Expr . OR) (Reg . 9) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 13) (Stat . OUTPUT) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . DIV) (Expr . GT) (Reg . 5) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 7) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -97) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 10) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 14) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr Num . -57) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 6) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . EQ) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 43) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 11) (Reg . 12) (Expr . DIV) (Expr . ADD) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 13) (Reg . 5) (Reg . 7) (Expr . ADD) (Expr . GT) (Expr Num . 16) (Expr . SUB) (Reg . 11) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 8) (Expr . GT) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 3) (Expr Num . 0) (Expr . OR) (Reg . 0) (Reg . 13) (Stat . INPUT) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 12) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 3) (Expr Num . -53) (Reg . 10) (Reg . 10) (Stat . OUTPUT) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . OR) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 2) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . LT) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 10) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 11) (Expr Num . -53) (Reg . 10) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Expr . AND) (Expr . OR) (Reg . 4) (Expr . AND) (Reg . 7) (Expr . LT) (Expr . OR) (Expr . OR) (Expr . OR) (Expr . MUL) (Reg . 4) (Expr . AND) (Expr . SUB) (Expr . OR) (Reg . 0) (Reg . 1) (Reg . 10) (Expr . EQ) (Reg . 1) (Expr . GT) (Reg . 6) (Expr . MUL) (Reg . 10) (Expr . DIV) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 6) (Reg . 0) (Reg . 12) (Reg . 0) (Reg . 10) (Reg . 14) (Reg . 3) (Reg . 14) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . LT) (Reg . 8) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . EQ) (Expr Num . 64) (Reg . 0) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 9) (Expr Num . -53) (Expr . OR) (Reg . 11) (Expr . OR) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr . AND) (Expr . OR) (Reg . 11) (Reg . 10) (Reg . 7) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 5) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 11) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 14) (Reg . 11) (Reg . 7) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr . MUL) (Reg . 1) (Expr . OR) (Reg . 8) (Expr . DIV) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 4) (Expr . DIV) (Reg . 2) (Reg . 2) (Reg . 10) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Reg . 11) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 12) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr . EQ) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 8) (Expr . DIV) (Reg . 5) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 0) (Reg . 8) (Reg . 12) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr . LT) (Reg . 9) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 1) (Expr . SUB) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 4) (Expr . DIV) (Reg . 14) (Reg . 1) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 7) (Expr . AND) (Reg . 3) (Expr . OR) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr Num . -80) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 10) (Expr Num . 98) (Reg . 7) (Reg . 3) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 11) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 10) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 5) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 13) (Reg . 11) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 7) (Expr Num . -38) (Stat . LOAD) (Reg . 0) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 11) (Reg . 7) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 4) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 0) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 8) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 4) (Expr Num . -53) (Reg . 10) (Reg . 4) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 7) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . OR) (Reg . 0) (Reg . 12) (Reg . 10) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 7) (Expr . ADD) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . GT) (Expr . MUL) (Reg . 10) (Expr . AND) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 4) (Expr . DIV) (Reg . 14) (Reg . 1) (Reg . 5) (Expr . AND) (Expr . OR) (Expr . DIV) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 11) (Reg . 0) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 5) (Reg . 3) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr Num . 98) (Reg . 0) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 3) (Expr . ADD) (Expr . GT) (Expr Num . -72) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . GT) (Expr Num . -80) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 3) (Expr Num . -57) (Reg . 3) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . MUL) (Expr Num . -2) (Reg . 1) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 6) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 9) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Reg . 11) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . OR) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . LT) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 10) (Expr . AND) (Reg . 13) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Expr . AND) (Expr . OR) (Reg . 4) (Expr . AND) (Reg . 7) (Expr . LT) (Expr . OR) (Expr . OR) (Expr . OR) (Expr . MUL) (Reg . 4) (Expr . AND) (Expr . SUB) (Expr . OR) (Reg . 13) (Reg . 1) (Reg . 10) (Expr . EQ) (Reg . 1) (Expr . GT) (Reg . 6) (Expr . MUL) (Reg . 10) (Expr . DIV) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 6) (Reg . 0) (Reg . 12) (Reg . 0) (Reg . 10) (Reg . 14) (Reg . 3) (Reg . 14) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 0) (Expr Num . -54) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . EQ) (Reg . 5) (Reg . 5) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . OR) (Expr . LT) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . EQ) (Expr Num . -80) (Reg . 0) (Reg . 3) (Reg . 3) (Expr . OR) (Reg . 4) (Expr . DIV) (Expr . AND) (Reg . 3) (Reg . 0) (Reg . 14) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 0) (Reg . 14) (Expr . MUL) (Reg . 1) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 5) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . LT) (Expr . OR) (Reg . 3) (Reg . 14) (Reg . 0) (Reg . 11) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . WHILE) (Expr Num . -42) (Stat . LOAD) (Reg . 0) (Reg . 0) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr . EQ) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 11) (Reg . 8) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . MUL) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . OR) (Reg . 1) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 9) (Expr . ADD) (Reg . 12) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 14) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 4) (Expr Num . 98) (Reg . 10) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr . EQ) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 0) (Reg . 3) (Reg . 5) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 1) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . DIV) (Reg . 5) (Reg . 0) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 5) (Expr . SUB) (Reg . 13) (Expr . DIV) (Reg . 10) (Expr Num . -39) (Reg . 9) (Reg . 10) (Expr . GT) (Expr . OR) (Reg . 0) (Reg . 1) (Reg . 10) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 12) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 5) (Stat . LOAD) (Reg . 7) (Reg . 7) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . DIV) (Reg . 10) (Expr Num . -39) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 9) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 19) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 0) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr Num . -53) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . OR) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 9) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . LT) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr Num . -57) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Reg . 0) (Reg . 14) (Expr . LT) (Reg . 11) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 14) END (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr Num . 89) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 9) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 0) (Reg . 7) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . DIV) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 7) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -97) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . SUB) (Expr Num . -97) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 12) (Reg . 14) (Expr Num . -97) (Reg . 5) (Reg . 10) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Reg . 0) (Reg . 12) (Expr . AND) (Expr . AND) (Expr . MUL) (Reg . 13) (Expr . OR) (Reg . 5) (Expr . SUB) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 11) (Reg . 11) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 9) END (Stat . OUTPUT) (Reg . 8))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 3) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 8) (Reg . 3) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 8) (Reg . 0) (Expr . OR) (Reg . 11) (Reg . 0) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . DIV) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 7) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -97) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . SUB) (Expr Num . -97) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 12) (Reg . 14) (Expr Num . -97) (Reg . 5) (Reg . 10) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Reg . 6) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 10) (Reg . 12) (Stat . LOAD) (Reg . 11) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr . LT) (Reg . 9) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 1) (Expr . SUB) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 4) (Expr . DIV) (Reg . 14) (Reg . 1) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Expr . MUL) (Expr . AND) (Reg . 14) (Expr . MUL) (Expr . MUL) (Reg . 11) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 3) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr . AND) (Reg . 0) (Reg . 0) (Reg . 7) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr Num . -80) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 10) (Expr Num . 98) (Reg . 7) (Reg . 3) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 11) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 10) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 5) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 13) (Reg . 0) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 12) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . GT) (Reg . 8) (Expr . DIV) (Expr . AND) (Reg . 10) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . EQ) (Expr Num . -80) (Reg . 0) (Reg . 11) (Reg . 5) (Reg . 2) (Expr Num . -57) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 0) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 4) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . EQ) (Reg . 5) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 6) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . SUB) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . EQ) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Reg . 11) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . WHILE) (Reg . 12) (Stat . LOAD) (Reg . 3) (Reg . 3) END END (Stat . WHILE) (Expr . AND) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Expr . OR) (Reg . 13) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 11) (Expr . ADD) (Expr . EQ) (Reg . 13) (Reg . 5) (Expr . OR) (Reg . 4) (Expr . GT) (Expr Num . -80) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 11) (Reg . 3) (Stat . OUTPUT) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . LT) (Reg . 8) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . EQ) (Expr Num . 64) (Reg . 0) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 10) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . EQ) (Reg . 3) (Reg . 5) (Expr . ADD) (Expr . SUB) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Reg . 7) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 14) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 2) (Expr . ADD) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . DIV) (Reg . 1) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 11) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 12) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 8) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Reg . 3) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Stat . LOAD) (Reg . 11) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr Num . -80) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr . ADD) (Expr . GT) (Reg . 10) (Expr Num . 98) (Reg . 7) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 7) (Reg . 13) (Reg . 12) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 7) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -97) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . SUB) (Expr Num . -97) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 10) (Expr . NOT) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . MUL) (Reg . 11) (Expr Num . 85) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 3) (Reg . 10) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 3) (Expr Num . -57) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 11) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 3) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 11) (Reg . 14) (Expr . ADD) (Expr . EQ) (Reg . 3) (Reg . 5) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 9) (Reg . 14) (Expr . DIV) (Expr . ADD) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 7) (Expr . ADD) (Expr . GT) (Expr Num . -97) (Expr . SUB) (Reg . 11) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 3) (Expr Num . 0) (Expr . OR) (Reg . 0) (Reg . 13) (Stat . INPUT) (Reg . 3) END (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 10) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr . EQ) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 10))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 6) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 8) (Reg . 10) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Expr . AND) (Expr . OR) (Reg . 4) (Expr . AND) (Reg . 7) (Expr . LT) (Expr . OR) (Expr . OR) (Expr . OR) (Expr . MUL) (Reg . 4) (Expr . AND) (Expr . SUB) (Expr . OR) (Reg . 0) (Reg . 1) (Reg . 10) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Reg . 6) (Reg . 0) (Reg . 12) (Reg . 0) (Reg . 10) (Reg . 14) (Reg . 3) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 7) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 3) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 10) (Expr Num . 0) (Stat . INPUT) (Reg . 2) END (Stat . OUTPUT) (Reg . 13))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . LT) (Reg . 2) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . SUB) (Reg . 10) (Expr . LT) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 10) (Stat . LOAD) (Reg . 10) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 12) (Reg . 0) END (Stat . WHILE) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 2) (Expr . OR) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Reg . 5) (Stat . OUTPUT) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 0) (Expr Num . -54) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 13) (Expr . EQ) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . LT) (Expr Num . 93) (Expr Num . 10) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 10) (Expr Num . 98) (Reg . 7) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 8) (Stat . LOAD) (Reg . 11) (Reg . 12) END (Stat . WHILE) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr Num . -80) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 9) (Expr Num . -53) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 11) (Expr . ADD) (Expr . EQ) (Reg . 13) (Reg . 5) (Expr . MUL) (Reg . 13) (Expr . GT) (Expr Num . -80) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 11) (Reg . 3) (Reg . 0) (Reg . 11) (Reg . 1) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Expr . DIV) (Reg . 14) (Reg . 2) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 1) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 11) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 0) (Expr . ADD) (Expr . NOT) (Expr Num . -53) (Reg . 7) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 1) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr Num . 89) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . ADD) (Reg . 9) (Reg . 2) (Reg . 9) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 0) (Reg . 7) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . DIV) (Expr . MUL) (Expr . GT) (Expr . MUL) (Reg . 7) (Expr . OR) (Reg . 4) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Reg . 4) (Reg . 7) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 8) (Expr . OR) (Reg . 5) (Expr . SUB) (Expr . OR) (Reg . 11) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 8) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 5) (Reg . 2) (Reg . 10) (Expr Num . -97) (Reg . 5) (Reg . 10) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr Num . -38) (Reg . 11) (Reg . 3) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 2) (Expr . ADD) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 14) (Expr . OR) (Expr Num . -38) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 11) (Reg . 12) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 3) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 11) (Reg . 14) (Expr . ADD) (Expr . EQ) (Reg . 3) (Reg . 5) (Reg . 4) (Stat . WHILE) (Expr . LT) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 7) (Expr . AND) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . LT) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 9) (Reg . 11) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 13) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Expr . AND) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 10) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -14) (Reg . 10) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . ADD) (Reg . 0) (Reg . 7) (Reg . 7) (Expr . AND) (Expr . OR) (Reg . 4) (Expr . AND) (Reg . 7) (Expr . LT) (Expr . OR) (Expr . ADD) (Expr . EQ) (Expr . MUL) (Reg . 10) (Expr . AND) (Expr . SUB) (Expr . OR) (Reg . 0) (Reg . 1) (Reg . 10) (Expr . EQ) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . MUL) (Reg . 10) (Expr . DIV) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 6) (Reg . 0) (Reg . 12) (Reg . 0) (Reg . 10) (Reg . 14) (Reg . 3) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 13) (Expr . AND) (Expr Num . -97) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . EQ) (Reg . 10) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 5) (Expr Num . -53) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 11) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr Num . -38) (Reg . 5) (Expr . DIV) (Reg . 5) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Reg . 6) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Stat . LOAD) (Reg . 5) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 11) (Reg . 12) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 13) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 13) (Reg . 11) (Reg . 13) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 11) (Expr Num . -57) (Stat . LOAD) (Reg . 5) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Reg . 8) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . ADD) (Reg . 11) (Reg . 14) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . GT) (Reg . 8) (Expr . DIV) (Expr . AND) (Reg . 10) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . EQ) (Expr Num . -80) (Reg . 0) (Reg . 11) (Reg . 5) (Reg . 2) (Expr Num . -57) (Stat . OUTPUT) (Reg . 12) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 4) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 1) (Expr . OR) (Expr . ADD) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 5) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . NOT) (Expr Num . 74) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . DIV) (Reg . 11) (Reg . 2) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 14) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 4) (Expr Num . 98) (Reg . 10) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . EQ) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . OR) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . GT) (Reg . 8) (Expr . DIV) (Expr . AND) (Reg . 10) (Expr . OR) (Expr . MUL) (Reg . 4) (Expr . EQ) (Expr Num . -80) (Reg . 0) (Reg . 11) (Reg . 5) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . LT) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr Num . -57) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Reg . 0) (Reg . 14) (Expr . LT) (Reg . 11) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 8) END (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 13) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr . EQ) (Reg . 11) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . ADD) (Reg . 10) (Reg . 0) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . MUL) (Reg . 11) (Expr . OR) (Expr Num . 43) (Reg . 8) (Reg . 2) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . MUL) (Reg . 11) (Expr . OR) (Expr Num . 43) (Reg . 8) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 13) END (Stat . OUTPUT) (Reg . 5))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 9) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 5) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 14) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 13) (Expr . AND) (Expr . EQ) (Reg . 5) (Reg . 3) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr . EQ) (Reg . 6) (Reg . 13) (Reg . 5) (Expr . DIV) (Reg . 11) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . MUL) (Reg . 3) (Reg . 5) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 9) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 5) (Reg . 2) (Reg . 10) (Expr Num . -97) (Reg . 5) (Reg . 0) (Expr . MUL) (Reg . 8) (Expr . AND) (Reg . 10) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr . OR) (Expr . ADD) (Reg . 11) (Reg . 14) (Expr . DIV) (Reg . 5) (Reg . 13) (Reg . 8) (Reg . 7) (Reg . 5) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 11) (Reg . 8) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . MUL) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . OR) (Reg . 1) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 9) (Expr . ADD) (Reg . 12) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 5) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Reg . 5) (Reg . 11) (Expr . ADD) (Expr . SUB) (Reg . 0) (Expr . NOT) (Expr Num . -97) (Expr Num . -97) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 14) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 6) (Expr Num . 98) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 14) (Stat . LOAD) (Reg . 10) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 98) (Expr . DIV) (Reg . 13) (Reg . 2) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 10) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . AND) (Reg . 12) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 9) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 0) (Reg . 7) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 0) (Reg . 3) (Reg . 5) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 1) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . DIV) (Reg . 5) (Reg . 0) (Stat . LOAD) (Reg . 14) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 5) (Expr Num . -53) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 14) (Reg . 3) (Expr . EQ) (Reg . 5) (Expr . AND) (Reg . 0) (Reg . 6) (Reg . 5) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Stat . LOAD) (Reg . 13) (Reg . 0) END (Stat . OUTPUT) (Reg . 5))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . EQ) (Reg . 3) (Reg . 5) (Expr . ADD) (Expr . SUB) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr Num . 43) (Reg . 0) (Reg . 7) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 9) (Expr Num . 98) (Reg . 10) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr Num . 98) (Stat . LOAD) (Reg . 0) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 1) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 11) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 10) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 14) (Expr . MUL) (Expr . GT) (Reg . 11) (Expr . ADD) (Expr . DIV) (Reg . 13) (Reg . 3) (Reg . 0) (Reg . 0) (Expr . AND) (Expr Num . -53) (Reg . 13) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 8) (Reg . 9) (Reg . 14) (Stat . OUTPUT) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 1) (Stat . INPUT) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 7) (Expr . SUB) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . LT) (Reg . 2) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 5) (Expr . OR) (Reg . 13) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Reg . 10) (Expr . ADD) (Reg . 12) (Reg . 14) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Reg . 13) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . MUL) (Expr . GT) (Expr . SUB) (Expr . OR) (Expr . MUL) (Reg . 4) (Expr . DIV) (Reg . 5) (Reg . 2) (Reg . 11) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 5) (Reg . 5) (Reg . 3) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 0) (Expr . DIV) (Reg . 14) (Reg . 2) (Stat . LOAD) (Reg . 11) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 10) (Expr . NOT) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 13) (Expr . ADD) (Reg . 11) (Reg . 3) (Reg . 0) (Expr . MUL) (Reg . 5) (Expr . LT) (Expr . AND) (Reg . 10) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . DIV) (Reg . 5) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 7) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 9) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . ADD) (Reg . 12) (Reg . 14) (Reg . 0) (Expr . DIV) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . MUL) (Reg . 13) (Expr . LT) (Reg . 8) (Expr Num . 98) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr . LT) (Reg . 9) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 11) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 10) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 5) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 13) (Reg . 11) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 3) (Reg . 13) (Expr . ADD) (Expr . AND) (Expr . GT) (Reg . 14) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . AND) (Expr Num . -72) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . -57) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 12) (Reg . 14) (Expr . OR) (Expr Num . -38) (Reg . 0) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr Num . 98) (Stat . LOAD) (Reg . 0) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . OR) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 5) (Expr . SUB) (Reg . 13) (Expr . DIV) (Reg . 10) (Expr Num . -39) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 10) (Expr . ADD) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 8) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 9) (Expr . GT) (Reg . 5) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 12) (Reg . 14) (Expr . OR) (Expr Num . -38) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 10) (Reg . 5) (Expr Num . -38) (Stat . OUTPUT) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 4) (Reg . 7) (Reg . 7) (Reg . 11) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 1) (Expr . OR) (Expr . ADD) (Expr . NOT) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . LT) (Reg . 10) (Reg . 0) (Reg . 1) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 13) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 7) (Reg . 7) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 13) (Reg . 9) (Expr . EQ) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr Num . -97) (Reg . 5) (Reg . 5) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 5) (Expr Num . -53) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 11) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr Num . -53) (Expr Num . -57) (Reg . 5) (Expr . DIV) (Reg . 5) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 10) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . EQ) (Reg . 3) (Reg . 5) (Expr . ADD) (Expr . SUB) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Reg . 7) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 13) (Reg . 5) (Reg . 2) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Expr Num . -80) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . AND) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 10) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 12) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 0) (Reg . 13) (Reg . 12) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . LT) (Reg . 3) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Expr . DIV) (Reg . 14) (Reg . 2) (Reg . 0) (Reg . 12) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . GT) (Reg . 8) (Expr . DIV) (Expr . AND) (Reg . 10) (Expr . OR) (Expr . MUL) (Reg . 4) (Expr . EQ) (Expr Num . -80) (Reg . 0) (Reg . 11) (Reg . 5) (Reg . 2) (Expr Num . -57) (Stat . OUTPUT) (Reg . 12) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 10) (Expr . NOT) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . MUL) (Reg . 11) (Expr Num . 85) (Expr . MUL) (Reg . 5) (Expr . LT) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . OR) (Expr . OR) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Reg . 6) (Reg . 0) (Reg . 9) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . DIV) (Reg . 9) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 7) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Reg . 0) (Reg . 12) (Expr . AND) (Expr . AND) (Expr . MUL) (Reg . 13) (Expr . OR) (Reg . 5) (Expr . SUB) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 10) (Reg . 11) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 12) (Reg . 0) END (Stat . WHILE) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 5) (Expr Num . -53) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 3) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr Num . -38) (Reg . 5) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Stat . LOAD) (Reg . 13) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr Num . -97) (Expr . ADD) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . OR) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 8) (Expr . ADD) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 1) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 11) (Reg . 11) (Reg . 14) (Expr . OR) (Reg . 0) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 10) (Expr . NOT) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . MUL) (Reg . 11) (Expr Num . 85) (Expr . MUL) (Reg . 5) (Expr . LT) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . DIV) (Expr . ADD) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . DIV) (Reg . 9) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 7) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . OR) (Expr . LT) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 11) (Expr . ADD) (Reg . 9) (Reg . 2) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 7) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 3) (Expr Num . -38) (Reg . 11) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr . LT) (Expr . DIV) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 10) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr Num . 98) (Reg . 2) (Expr Num . 64) (Expr . AND) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 0) (Expr . DIV) (Reg . 14) (Reg . 5) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 12) (Expr Num . -53) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 7) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 1) (Expr . OR) (Expr . ADD) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 1) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr . ADD) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 7) (Expr . OR) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 8) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 0) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . LT) (Reg . 8) (Reg . 0) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 9) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr . LT) (Expr . DIV) (Expr . LT) (Reg . 1) (Reg . 5) (Reg . 2) (Expr Num . 64) (Expr . AND) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 13) (Reg . 11) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . ADD) (Reg . 10) (Reg . 11) (Reg . 14) (Reg . 13) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 0) (Expr . DIV) (Reg . 14) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . MUL) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 10) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 11) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 14) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . LT) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 7) (Expr . AND) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . LT) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 9) (Reg . 11) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 13) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Expr . OR) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr . AND) (Expr . ADD) (Reg . 11) (Reg . 10) (Reg . 7) (Reg . 0) (Expr . OR) (Reg . 4) (Expr . DIV) (Expr . AND) (Reg . 3) (Reg . 0) (Reg . 3) (Reg . 0) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 8) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 13) (Reg . 11) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 11) (Reg . 14) (Reg . 13) (Stat . LOAD) (Reg . 5) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 9) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Reg . 11) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 0) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 0) (Reg . 8) (Reg . 7) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 5) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr . NOT) (Expr Num . 74) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 10) (Expr Num . 98) (Reg . 7) (Expr Num . -57) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . EQ) (Expr . MUL) (Reg . 10) (Expr . AND) (Expr . SUB) (Expr . OR) (Reg . 0) (Reg . 1) (Reg . 10) (Expr . EQ) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . MUL) (Reg . 10) (Expr . DIV) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 0) (Reg . 0) (Reg . 12) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 8) (Reg . 12) (Reg . 0) (Reg . 11) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 9) (Expr Num . -53) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . MUL) (Reg . 11) (Expr . OR) (Expr Num . 43) (Reg . 8) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 5) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr Num . -53) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . EQ) (Reg . 11) (Reg . 11) (Expr . SUB) (Expr . GT) (Reg . 11) (Expr Num . 98) (Reg . 7) (Expr . ADD) (Expr Num . -38) (Expr . DIV) (Reg . 13) (Reg . 10) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 11) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 0) (Reg . 8) (Reg . 7) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 10) (Expr . ADD) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 8) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 13) (Expr . GT) (Reg . 5) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 12) (Reg . 14) (Expr . OR) (Expr Num . -38) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 10) (Reg . 5) (Expr Num . -38) (Stat . OUTPUT) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . GT) (Expr Num . -72) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr Num . -57) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 11) (Reg . 12) (Expr . DIV) (Expr . ADD) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 7) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 0) (Expr Num . 0) (Expr . OR) (Reg . 0) (Reg . 13) (Stat . INPUT) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 2) (Expr . ADD) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -38) (Expr . EQ) (Reg . 8) (Reg . 14) (Reg . 4) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Expr . AND) (Expr . AND) (Expr . OR) (Reg . 5) (Expr . ADD) (Reg . 0) (Reg . 14) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -53) (Reg . 0) (Reg . 11) (Reg . 12) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 8) (Reg . 12) (Reg . 13) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . MUL) (Expr . GT) (Expr . SUB) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 2) (Reg . 11) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 5) (Reg . 5) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . OR) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 2) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . LT) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 10) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 11) (Expr Num . -53) (Reg . 10) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Expr . AND) (Expr . OR) (Reg . 4) (Expr . AND) (Reg . 7) (Expr . LT) (Expr . OR) (Expr . OR) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 11) (Reg . 0) (Reg . 12) (Reg . 0) (Reg . 10) (Reg . 14) (Reg . 3) (Reg . 14) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 11) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 9) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 13) (Reg . 0) (Reg . 7) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Reg . 14) (Reg . 3) (Expr . EQ) (Reg . 11) (Reg . 0) (Stat . LOAD) (Reg . 8) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr Num . -72) (Expr . AND) (Reg . 14) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . ADD) (Reg . 8) (Reg . 2) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 6) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 9) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Reg . 11) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 3) (Reg . 13) (Expr . ADD) (Expr . AND) (Expr . GT) (Reg . 14) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . -57) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . OR) (Expr . OR) (Reg . 4) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 3) (Stat . INPUT) (Reg . 14) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . SUB) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 1) (Expr . OR) (Expr . EQ) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 1) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . OR) (Expr . LT) (Expr . ADD) (Expr . DIV) (Reg . 3) (Reg . 2) (Expr . ADD) (Reg . 11) (Reg . 2) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . EQ) (Expr Num . -80) (Reg . 0) (Reg . 3) (Reg . 3) (Expr . OR) (Reg . 4) (Expr . DIV) (Expr . AND) (Reg . 3) (Reg . 0) (Reg . 3) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Reg . 14) (Expr . GT) (Expr Num . -72) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr Num . -57) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . DIV) (Reg . 11) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . MUL) (Expr Num . -2) (Reg . 1) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 2) (Expr . OR) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 11) (Reg . 0) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 6) (Expr . LT) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 1) (Expr . DIV) (Reg . 14) (Reg . 0) (Reg . 10) (Stat . LOAD) (Reg . 14) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Reg . 6) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 3) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 11) (Stat . LOAD) (Reg . 13) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 12) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 7) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 10) (Reg . 4) (Expr . LT) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr Num . -57) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . SUB) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 10) (Reg . 5) (Reg . 0) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . OR) (Expr . OR) (Reg . 4) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 3) (Stat . INPUT) (Reg . 14) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . SUB) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 1) (Expr . OR) (Expr . EQ) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 1) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 7) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 0) (Expr . LT) (Reg . 2) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . ADD) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 13) (Reg . 0) (Expr Num . -57) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . LT) (Reg . 5) (Expr . DIV) (Reg . 3) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 7) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 10) (Expr . SUB) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr Num . 98) (Stat . LOAD) (Reg . 0) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 2) (Expr . OR) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Reg . 5) (Expr . LT) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 6) (Expr . LT) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 1) (Expr . DIV) (Reg . 14) (Reg . 0) (Reg . 10) (Stat . LOAD) (Reg . 14) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 12) (Reg . 0) END (Stat . WHILE) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . NOT) (Expr Num . -53) (Reg . 5) (Stat . OUTPUT) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 8) (Stat . LOAD) (Reg . 11) (Reg . 12) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 11) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 13) (Reg . 11) (Reg . 13) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 3) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 11) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Reg . 0) (Reg . 5) (Reg . 11) (Expr Num . -57) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . AND) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 10) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 12) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . AND) (Reg . 14) (Expr . MUL) (Expr . MUL) (Reg . 11) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 3) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr . AND) (Reg . 0) (Reg . 0) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 8) (Expr . DIV) (Reg . 5) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 8) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . ADD) (Reg . 12) (Reg . 14) (Expr . OR) (Expr Num . -38) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr Num . -57) (Reg . 0) (Reg . 13) (Stat . LOAD) (Reg . 5) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 1) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 11) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . DIV) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 10) (Reg . 3) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 13) (Expr Num . 98) (Reg . 9) (Reg . 10) (Reg . 14) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . DIV) (Reg . 14) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 13) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 5) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . GT) (Expr . MUL) (Reg . 3) (Reg . 5) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr Num . -39) (Reg . 1) (Reg . 9) (Reg . 11) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 6) (Expr . OR) (Reg . 0) (Reg . 0) (Expr Num . -57) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr . AND) (Expr . OR) (Reg . 11) (Reg . 10) (Reg . 7) (Reg . 0) (Expr . ADD) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 7) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 12) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 11) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 14) (Reg . 11) (Reg . 7) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr . MUL) (Reg . 1) (Expr . OR) (Reg . 8) (Expr . DIV) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . ADD) (Expr . DIV) (Reg . 13) (Expr . AND) (Expr . GT) (Expr Num . -72) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 8) (Reg . 3) (Reg . 0) (Expr . MUL) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 11) (Expr . AND) (Reg . 5) (Expr . LT) (Reg . 0) (Expr Num . -54) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 5) END (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . EQ) (Reg . 0) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Reg . 11) (Expr . MUL) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 4) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 13) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 10) (Reg . 0) (Stat . OUTPUT) (Reg . 10) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . OR) (Expr . LT) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . EQ) (Expr Num . -80) (Reg . 0) (Reg . 3) (Reg . 3) (Expr . OR) (Reg . 4) (Expr . DIV) (Expr . AND) (Reg . 3) (Reg . 0) (Reg . 3) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 0) (Reg . 14) (Expr . MUL) (Reg . 1) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 5) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr . AND) (Expr . ADD) (Reg . 11) (Reg . 10) (Reg . 7) (Reg . 0) (Expr . OR) (Reg . 4) (Expr . DIV) (Expr . AND) (Reg . 3) (Reg . 0) (Reg . 3) (Reg . 11) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 0) (Reg . 14) (Expr . MUL) (Reg . 1) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 7) (Reg . 14) (Reg . 5) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr Num . -97) (Expr . ADD) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . OR) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 14) (Reg . 4) (Reg . 8) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 14) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 19) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 3) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 0) (Reg . 12) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 11) (Reg . 12) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 13) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 13) (Reg . 11) (Reg . 13) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . AND) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr . SUB) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . DIV) (Reg . 11) (Reg . 2) (Reg . 14) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 8) (Reg . 7) (Reg . 5) (Reg . 12) (Reg . 0) (Reg . 11) (Expr Num . -57) (Stat . LOAD) (Reg . 5) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 5) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Reg . 5) (Reg . 11) (Expr . ADD) (Expr . SUB) (Reg . 0) (Expr . NOT) (Expr Num . -97) (Expr Num . -97) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 9) (Expr Num . -53) (Reg . 10) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 12) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . DIV) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . MUL) (Expr Num . -2) (Reg . 1) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 8) (Expr Num . 98) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 3) (Reg . 0) (Reg . 9) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr Num . -38) (Reg . 11) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 9) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 19) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . WHILE) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Reg . 0) END END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Reg . 11) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Reg . 5) (Expr . OR) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 2) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . AND) (Reg . 11) (Expr . LT) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . GT) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr Num . -57) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . LT) (Reg . 6) (Expr . GT) (Reg . 9) (Expr . SUB) (Reg . 14) (Reg . 13) (Reg . 5) (Reg . 0) (Reg . 14) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 13) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 4) (Reg . 5) (Reg . 13) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . LT) (Expr . DIV) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . AND) (Reg . 2) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 13) (Expr Num . 98) (Reg . 3) (Reg . 10) (Reg . 1) (Expr . AND) (Reg . 14) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 13) (Expr . ADD) (Reg . 11) (Reg . 3) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 8) (Expr . OR) (Reg . 5) (Expr . OR) (Reg . 5) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 10) (Reg . 12) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Expr . ADD) (Expr . SUB) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr Num . -38) (Expr . GT) (Reg . 11) (Reg . 0) (Expr . OR) (Reg . 10) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 12) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 8) (Expr . DIV) (Reg . 5) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 8) (Expr . DIV) (Reg . 5) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 11) END END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Reg . 11) (Reg . 0) (Expr . DIV) (Reg . 8) (Reg . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 9) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 11) (Reg . 3) (Reg . 0) (Expr . EQ) (Reg . 10) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 0) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 5) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 14) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . NOT) (Expr Num . 74) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . DIV) (Reg . 11) (Reg . 2) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr . AND) (Expr . ADD) (Reg . 11) (Reg . 10) (Reg . 7) (Reg . 0) (Expr . OR) (Reg . 4) (Expr . DIV) (Expr . AND) (Reg . 3) (Reg . 11) (Reg . 3) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 0) (Reg . 14) (Expr . MUL) (Reg . 1) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 7) (Reg . 14) (Reg . 5) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 6) END (Stat . WHILE) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 7) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr . DIV) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 7) (Reg . 12) (Reg . 0) (Reg . 1) (Reg . 11) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 12) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . AND) (Reg . 14) (Expr . MUL) (Expr . MUL) (Reg . 11) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 3) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr . AND) (Reg . 0) (Reg . 0) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 3) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 5) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . GT) (Expr . SUB) (Reg . 14) (Reg . 0) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr Num . -39) (Reg . 1) (Reg . 5) (Reg . 11) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 6) (Expr . OR) (Reg . 0) (Reg . 0) (Expr Num . -57) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 8) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 4) (Expr Num . -53) (Reg . 10) (Reg . 4) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 8) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Reg . 3) (Reg . 0) (Expr . AND) (Reg . 3) (Expr Num . -53) (Stat . LOAD) (Reg . 11) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . NOT) (Expr Num . -53) (Reg . 4) (Stat . OUTPUT) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 2) (Expr . ADD) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 12) (Reg . 14) (Expr . OR) (Expr Num . -38) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 12) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 13) (Expr Num . 98) (Reg . 9) (Reg . 10) (Expr . GT) (Expr . OR) (Reg . 0) (Reg . 1) (Reg . 10) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 12) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 5) (Stat . LOAD) (Reg . 7) (Reg . 7) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 4) (Stat . LOAD) (Reg . 14) (Reg . 5) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 14) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Expr Num . -57) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . DIV) (Reg . 8) (Expr . LT) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 10) (Reg . 0) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -80) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 3) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 11) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 7) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . OR) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 0) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Reg . 3) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 2) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . OR) (Expr . ADD) (Reg . 0) (Reg . 12) (Reg . 12) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . LT) (Reg . 11) (Expr Num . -80) (Reg . 4) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 5) (Expr . SUB) (Reg . 13) (Expr . DIV) (Reg . 10) (Expr Num . -39) (Expr . MUL) (Reg . 1) (Expr . OR) (Reg . 5) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 10) (Reg . 12) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Stat . INPUT) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 13) (Expr Num . 98) (Reg . 9) (Reg . 10) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . EQ) (Expr Num . 64) (Reg . 0) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 0) (Reg . 14) (Reg . 2) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 12) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 5) (Stat . LOAD) (Reg . 7) (Reg . 7) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 14) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Reg . 11) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 4) (Reg . 13) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 9) (Expr . GT) (Reg . 5) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 0) (Reg . 11) (Expr . OR) (Expr Num . -38) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 10) (Reg . 5) (Expr Num . -38) (Stat . OUTPUT) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 10) (Expr . ADD) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 3) (Expr . OR) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 13) (Stat . OUTPUT) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . MUL) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 0) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . DIV) (Expr . SUB) (Reg . 13) (Reg . 9) (Expr . ADD) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr Num . -53) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 5) (Reg . 10) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 5) (Expr . SUB) (Reg . 13) (Expr . DIV) (Reg . 10) (Expr Num . -39) (Expr . LT) (Reg . 8) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . WHILE) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Reg . 0) END END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 5) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 14) (Reg . 14) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 8) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 13) (Reg . 11) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 14) (Reg . 0) (Stat . LOAD) (Reg . 5) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . OR) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 2) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . LT) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Expr . AND) (Expr . OR) (Reg . 4) (Expr . AND) (Reg . 7) (Expr . LT) (Expr . OR) (Expr . OR) (Expr . OR) (Expr . MUL) (Reg . 4) (Expr . AND) (Expr . SUB) (Expr . OR) (Reg . 0) (Reg . 1) (Reg . 10) (Expr . EQ) (Reg . 1) (Expr . GT) (Reg . 6) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 6) (Reg . 11) (Reg . 12) (Reg . 0) (Reg . 10) (Reg . 14) (Reg . 3) (Reg . 14) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 0) (Expr Num . -54) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . LT) (Reg . 0) (Reg . 5) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . MUL) (Reg . 3) (Reg . 5) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 9) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . OR) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 2) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . LT) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 10) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 11) (Expr Num . -53) (Reg . 10) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Expr . AND) (Expr . OR) (Reg . 4) (Expr . AND) (Reg . 7) (Expr . LT) (Expr . OR) (Expr . OR) (Expr . OR) (Expr . MUL) (Reg . 4) (Expr . AND) (Expr . SUB) (Expr . OR) (Reg . 0) (Reg . 1) (Reg . 10) (Expr . EQ) (Reg . 1) (Expr . GT) (Reg . 6) (Expr . MUL) (Reg . 10) (Expr . DIV) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 6) (Reg . 0) (Reg . 12) (Reg . 0) (Reg . 10) (Reg . 14) (Reg . 3) (Reg . 14) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . EQ) (Reg . 3) (Reg . 5) (Stat . LOAD) (Reg . 4) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 0) (Reg . 13) (Reg . 0) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Reg . 0) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 98) (Expr . DIV) (Reg . 13) (Reg . 2) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . MUL) (Reg . 7) (Expr . OR) (Reg . 4) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Reg . 4) (Reg . 7) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . GT) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . OR) (Expr . AND) (Reg . 0) (Reg . 0) (Reg . 7) (Reg . 11) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr . LT) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 13) (Expr Num . 98) (Reg . 9) (Reg . 10) (Reg . 1) (Expr . DIV) (Reg . 14) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 13) (Expr . ADD) (Reg . 11) (Reg . 3) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 8) (Expr . OR) (Reg . 5) (Expr . OR) (Reg . 5) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 10) (Reg . 12) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr Num . -38) (Expr . GT) (Reg . 11) (Reg . 0) (Expr . OR) (Expr . GT) (Reg . 4) (Expr . DIV) (Reg . 14) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . OR) (Expr . OR) (Reg . 0) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 8) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 19) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 5) END (Stat . OUTPUT) (Reg . 6))
((Stat . INPUT) (Reg . 3) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr . EQ) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . WHILE) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Reg . 0) END END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Reg . 11) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 5) (Stat . LOAD) (Reg . 10) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . OR) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 9) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . LT) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr Num . -57) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Reg . 0) (Reg . 14) (Expr . LT) (Reg . 11) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 3) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . OR) (Reg . 0) (Reg . 12) (Reg . 10) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 7) (Expr . ADD) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . GT) (Expr . MUL) (Reg . 10) (Expr . AND) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 4) (Expr . DIV) (Reg . 14) (Reg . 1) (Reg . 5) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . DIV) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 8) (Reg . 12) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 3) (Reg . 11) (Reg . 0) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 5) (Reg . 3) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr Num . 98) (Reg . 0) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 3) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 11) (Expr Num . -57) (Reg . 3) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . MUL) (Expr Num . -2) (Reg . 1) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 4) (Reg . 7) (Reg . 7) (Reg . 11) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 1) (Expr . OR) (Expr . ADD) (Expr . NOT) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 1) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 0) (Reg . 1) (Reg . 5) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 1) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . DIV) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 7) (Expr . SUB) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . LT) (Reg . 2) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 5) (Expr . OR) (Reg . 13) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Reg . 10) (Expr . ADD) (Reg . 12) (Reg . 14) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr Num . -53) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Reg . 14) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 3) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 11) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 3) (Reg . 5) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 7) (Expr . SUB) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . LT) (Reg . 2) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 5) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . GT) (Reg . 8) (Expr . DIV) (Expr . AND) (Reg . 10) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . EQ) (Expr Num . -80) (Reg . 0) (Reg . 11) (Reg . 5) (Reg . 2) (Expr Num . -57) (Expr Num . 43) (Reg . 10) (Expr . ADD) (Reg . 12) (Reg . 14) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 2) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . OR) (Expr . ADD) (Reg . 0) (Reg . 12) (Reg . 12) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . LT) (Reg . 11) (Expr Num . -80) (Reg . 4) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 5) (Expr . SUB) (Reg . 13) (Expr . DIV) (Reg . 10) (Expr Num . -39) (Expr . MUL) (Reg . 1) (Expr . OR) (Reg . 5) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 10) (Reg . 12) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Stat . INPUT) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . NOT) (Expr Num . -53) (Reg . 4) (Stat . OUTPUT) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 4) (Reg . 7) (Reg . 7) (Reg . 11) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . GT) (Expr . MUL) (Reg . 10) (Expr . AND) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 4) (Expr . DIV) (Reg . 14) (Reg . 1) (Reg . 5) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 8) (Reg . 12) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 13) (Reg . 3) (Reg . 11) (Reg . 0) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 5) (Reg . 3) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 11) (Expr . ADD) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 11) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 3) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 11) (Expr Num . -57) (Reg . 3) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . DIV) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . AND) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 13) (Expr Num . 98) (Reg . 9) (Reg . 10) (Reg . 14) (Expr Num . -80) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Stat . LOAD) (Reg . 14) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 5) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 14) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . OR) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 9) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 5) (Expr . SUB) (Reg . 13) (Expr . DIV) (Reg . 10) (Expr Num . -39) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 10) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Expr . AND) (Reg . 12) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . DIV) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . WHILE) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr Num . 86) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 12) (Reg . 0) END (Stat . WHILE) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 11) (Reg . 0) (Reg . 0) (Expr . EQ) (Reg . 10) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 11) (Reg . 7) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 5) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . SUB) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 10) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . 88) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . SUB) (Expr . AND) (Reg . 13) (Expr Num . -38) (Reg . 10) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . DIV) (Reg . 0) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 0) (Reg . 8) (Reg . 12) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . OR) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . OR) (Reg . 6) (Reg . 0) (Reg . 3) (Reg . 9) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 5) (Expr . SUB) (Reg . 13) (Expr . DIV) (Reg . 10) (Expr Num . -39) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 10) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr Num . 43) (Reg . 10) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 11) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 10) (Expr . NOT) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . MUL) (Reg . 11) (Expr Num . 85) (Expr . MUL) (Reg . 5) (Expr . LT) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . DIV) (Expr . ADD) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . DIV) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 7) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 13) (Expr Num . 98) (Reg . 9) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . DIV) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 14) (Reg . 7) (Reg . 7) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Reg . 14) (Reg . 3) (Reg . 8) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 43) (Stat . LOAD) (Reg . 8) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr . NOT) (Expr Num . 74) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 10) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Reg . 7) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 14) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . AND) (Reg . 12) (Expr . ADD) (Reg . 9) (Reg . 12) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 12) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 3) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 12) END (Stat . WHILE) (Expr . GT) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr Num . -80) (Reg . 14) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 14) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . ADD) (Reg . 8) (Reg . 2) (Expr . DIV) (Reg . 14) (Reg . 5) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 5) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . DIV) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 4) (Expr . LT) (Expr Num . 93) (Expr Num . 10) (Reg . 0) (Reg . 3) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . LT) (Reg . 2) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . SUB) (Reg . 10) (Expr . LT) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 12) (Stat . WHILE) (Expr . MUL) (Expr . AND) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 13) (Expr Num . 98) (Reg . 9) (Reg . 10) (Reg . 14) (Expr Num . -80) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Stat . LOAD) (Reg . 14) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . ADD) (Reg . 11) (Reg . 14) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . GT) (Reg . 8) (Expr . DIV) (Expr . AND) (Reg . 10) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . EQ) (Expr Num . -80) (Reg . 0) (Reg . 11) (Reg . 5) (Reg . 2) (Expr Num . -57) (Stat . OUTPUT) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 5) (Expr Num . -53) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 3) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr Num . -38) (Reg . 5) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr . DIV) (Reg . 13) (Reg . 13) (Reg . 11) (Reg . 0) (Reg . 11) (Reg . 0) (Stat . LOAD) (Reg . 13) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 4) (Expr . SUB) (Reg . 14) (Reg . 5) (Expr Num . -80) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . AND) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 10) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 12) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 10) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr Num . 98) (Stat . LOAD) (Reg . 0) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . DIV) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . AND) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . EQ) (Reg . 11) (Reg . 0) (Stat . LOAD) (Reg . 11) (Reg . 3) END (Stat . LOAD) (Reg . 0) (Reg . 10))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . INPUT) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Reg . 11) (Expr . MUL) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . DIV) (Reg . 14) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 19) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . WHILE) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 13) (Expr Num . 98) (Reg . 9) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 11))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . ADD) (Reg . 9) (Reg . 2) (Reg . 2) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 0) (Reg . 7) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 11) (Reg . 5) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 14) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . EQ) (Reg . 11) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr . EQ) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr Num . 43) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . AND) (Expr . NOT) (Expr Num . -97) (Reg . 0) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 11) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . OR) (Reg . 0) (Reg . 12) (Reg . 10) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 7) (Expr . ADD) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . GT) (Expr . MUL) (Reg . 10) (Expr . AND) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 4) (Expr . DIV) (Reg . 14) (Reg . 1) (Reg . 5) (Expr . AND) (Expr . OR) (Expr . DIV) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 11) (Reg . 0) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 5) (Reg . 3) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr Num . 98) (Reg . 0) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 3) (Expr . ADD) (Expr . GT) (Expr Num . -72) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . GT) (Expr Num . -80) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 3) (Expr Num . -57) (Reg . 3) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . MUL) (Expr Num . -2) (Reg . 1) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . GT) (Reg . 8) (Expr . DIV) (Expr . AND) (Reg . 10) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . EQ) (Expr Num . -80) (Reg . 0) (Reg . 11) (Reg . 5) (Reg . 2) (Expr Num . -57) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 4) (Reg . 7) (Reg . 7) (Reg . 11) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 10) (Reg . 14) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 8) (Stat . LOAD) (Reg . 11) (Reg . 12) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 11) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 13) (Reg . 11) (Reg . 13) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 3) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 11) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Reg . 0) (Reg . 5) (Reg . 11) (Expr Num . -57) (Stat . LOAD) (Reg . 5) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . OR) (Expr . LT) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . EQ) (Expr Num . -80) (Reg . 0) (Reg . 3) (Reg . 3) (Expr . OR) (Reg . 4) (Expr . DIV) (Expr . AND) (Reg . 3) (Reg . 0) (Reg . 3) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 0) (Reg . 14) (Expr . MUL) (Reg . 1) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 5) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 6) END (Stat . WHILE) (Expr . AND) (Expr . GT) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 11) (Reg . 14) (Reg . 13) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . EQ) (Reg . 3) (Reg . 5) (Expr . ADD) (Expr . SUB) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Reg . 7) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 14) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 9) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 19) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . OUTPUT) (Reg . 5) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 12) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 19) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 14) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . LT) (Reg . 1) (Reg . 5) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 4) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 6) END (Stat . WHILE) (Expr . AND) (Expr . GT) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . GT) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 6) (Expr Num . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 5) (Expr Num . -53) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Reg . 5) (Expr . DIV) (Reg . 5) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 4) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . AND) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 1) (Expr . OR) (Expr . ADD) (Expr . MUL) (Reg . 7) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 1) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . ADD) (Reg . 10) (Reg . 12) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 11) (Reg . 7) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 4) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 13) (Reg . 9) (Reg . 4) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 14) (Stat . OUTPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 14) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 4) (Expr Num . 98) (Reg . 10) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr . EQ) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 7) (Expr . SUB) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . LT) (Reg . 2) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 5) (Expr . OR) (Reg . 13) (Expr . NOT) (Expr . LT) (Expr . NOT) (Expr Num . -97) (Reg . 13) (Reg . 10) (Expr . ADD) (Reg . 12) (Reg . 14) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 0) (Expr Num . -54) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 8) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . ADD) (Reg . 14) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . EQ) (Reg . 5) (Reg . 5) (Reg . 3) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr Num . 54) (Stat . LOAD) (Reg . 0) (Reg . 0) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr Num . -87) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 7) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 10) (Reg . 14) (Expr . DIV) (Reg . 12) (Reg . 5) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 2) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 10) (Expr Num . -38) (Stat . LOAD) (Reg . 6) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 8) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 6) (Expr . OR) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 9) (Reg . 11) (Reg . 0) (Reg . 10) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 9) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 9) (Expr . ADD) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 3) (Expr Num . -53) (Reg . 3) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr . DIV) (Reg . 14) (Reg . 2) (Expr . AND) (Reg . 3) (Reg . 14) (Reg . 11) (Expr . DIV) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 1) (Reg . 0) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 8) (Stat . LOAD) (Reg . 11) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . MUL) (Reg . 11) (Expr Num . 85) (Expr . DIV) (Expr . ADD) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 7) (Expr . ADD) (Expr . GT) (Expr Num . -97) (Expr . SUB) (Reg . 11) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 3) (Expr Num . 0) (Expr . OR) (Reg . 0) (Reg . 13) (Stat . INPUT) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 14) (Reg . 5) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Expr Num . -57) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 13) (Expr Num . 98) (Reg . 9) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 14) (Reg . 7) (Reg . 7) (Expr . AND) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 7) (Expr . SUB) (Reg . 3) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 12) (Reg . 10) (Reg . 14) (Reg . 3) (Reg . 8) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 12) END (Stat . WHILE) (Expr . GT) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr Num . -80) (Reg . 14) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 0) (Expr . DIV) (Reg . 14) (Reg . 5) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 5) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr Num . -72) (Expr . DIV) (Reg . 14) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 6) END (Stat . WHILE) (Expr . AND) (Expr . GT) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . EQ) (Expr Num . 64) (Reg . 0) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 2) (Reg . 0) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . GT) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 14) (Reg . 10) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . AND) (Reg . 12) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 11) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . WHILE) (Expr . AND) (Reg . 1) (Expr . AND) (Reg . 11) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 14) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 9) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 2) (Expr Num . 19) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Expr . DIV) (Reg . 14) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 11) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr Num . -72) (Expr . AND) (Reg . 14) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . ADD) (Reg . 8) (Reg . 2) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END END (Stat . WHILE) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 11) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . DIV) (Expr . SUB) (Reg . 9) (Reg . 6) (Expr . OR) (Reg . 0) (Reg . 0) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 10) (Reg . 6) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 11) (Reg . 12) (Expr . DIV) (Expr . ADD) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 7) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 0) (Expr Num . 0) (Expr . OR) (Reg . 0) (Reg . 13) (Stat . INPUT) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Expr . OR) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . AND) (Expr . SUB) (Expr . SUB) (Reg . 13) (Reg . 9) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 5) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 11) (Stat . LOAD) (Reg . 11) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . ADD) (Expr . MUL) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 7) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 4) (Reg . 13) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 1) (Expr . OR) (Expr . ADD) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 1) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 13) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 9) (Expr Num . -53) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 13) (Expr . AND) (Expr . GT) (Reg . 14) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . AND) (Expr . DIV) (Reg . 10) (Reg . 11) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . LT) (Reg . 3) (Reg . 13) (Expr . ADD) (Expr . AND) (Expr . GT) (Reg . 14) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . AND) (Expr Num . -72) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Expr Num . -57) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 0) (Expr Num . -54) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . SUB) (Expr Num . -97) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 5) (Reg . 2) (Reg . 10) (Expr Num . -97) (Reg . 5) (Reg . 10) (Stat . LOAD) (Reg . 11) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 3) END (Stat . WHILE) (Reg . 8) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 0) (Reg . 8) (Reg . 12) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Expr . AND) (Reg . 12) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . DIV) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 11) END)
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 4) (Stat . LOAD) (Reg . 8) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr Num . 98) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 7) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 11) (Reg . 12) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 13) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 13) (Reg . 11) (Reg . 13) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . AND) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 10) (Expr . AND) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 10) (Reg . 0) (Reg . 8) (Reg . 7) (Reg . 5) (Reg . 12) (Reg . 0) (Reg . 11) (Expr Num . -57) (Stat . LOAD) (Reg . 5) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 7) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . EQ) (Reg . 11) (Reg . 0) (Stat . LOAD) (Reg . 11) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . OR) (Expr . LT) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . ADD) (Reg . 11) (Reg . 14) (Reg . 8) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 3) (Expr Num . -38) (Reg . 11) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr Num . -53) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Expr . AND) (Reg . 12) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . DIV) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . EQ) (Reg . 11) (Reg . 11) (Expr . SUB) (Expr . GT) (Reg . 11) (Expr Num . 98) (Reg . 7) (Expr . ADD) (Expr Num . -38) (Expr . DIV) (Reg . 13) (Reg . 10) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 8) (Stat . LOAD) (Reg . 11) (Reg . 12) END (Stat . WHILE) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 5) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 8) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 10) (Expr Num . 98) (Reg . 7) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr Num . 98) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 10) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 9))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 4) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 14) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 10) (Expr . ADD) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 8) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 13) (Expr . GT) (Reg . 5) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 12) (Reg . 14) (Expr . OR) (Expr Num . -38) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 10) (Reg . 5) (Expr Num . -38) (Stat . OUTPUT) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . SUB) (Expr . SUB) (Reg . 13) (Reg . 9) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr Num . -80) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 5) (Reg . 10) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 98) (Expr . DIV) (Reg . 13) (Reg . 2) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 1) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr . MUL) (Reg . 8) (Expr . AND) (Reg . 10) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 0) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr . OR) (Expr . ADD) (Reg . 11) (Reg . 14) (Expr . DIV) (Reg . 5) (Reg . 13) (Reg . 11) (Reg . 7) (Reg . 5) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr Num . -39) (Reg . 1) (Reg . 5) (Reg . 11) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . MUL) (Expr . MUL) (Reg . 11) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . ADD) (Reg . 10) (Reg . 10) (Reg . 5) (Reg . 0) (Expr Num . -57) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . ADD) (Expr . GT) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . DIV) (Expr . GT) (Reg . 5) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . GT) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 7) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -97) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . SUB) (Expr Num . -97) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 12) (Reg . 14) (Expr Num . -97) (Reg . 5) (Reg . 10) (Stat . WHILE) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Expr . AND) (Expr . OR) (Reg . 4) (Expr . AND) (Reg . 7) (Expr . LT) (Expr . OR) (Expr . OR) (Expr . OR) (Expr . MUL) (Reg . 4) (Expr . AND) (Expr . SUB) (Expr . OR) (Reg . 0) (Reg . 1) (Reg . 10) (Expr . EQ) (Reg . 1) (Expr . GT) (Reg . 6) (Expr . MUL) (Reg . 10) (Expr . DIV) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 6) (Reg . 0) (Reg . 12) (Reg . 0) (Reg . 10) (Reg . 14) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr Num . -53) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . OR) (Expr . LT) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 4) (Expr . LT) (Reg . 8) (Reg . 0) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . MUL) (Expr . SUB) (Expr . SUB) (Reg . 13) (Reg . 9) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 5) (Reg . 10) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr Num . -53) (Reg . 10) (Reg . 14) (Reg . 3) (Reg . 8) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 11) (Reg . 7) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 6) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . OR) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 9) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 9) (Expr . ADD) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 3) (Expr Num . -53) (Reg . 3) (Expr . OR) (Reg . 11) (Reg . 10) (Stat . LOAD) (Reg . 11) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 6) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 0) (Reg . 8) (Reg . 10) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Expr . AND) (Expr . OR) (Reg . 4) (Expr . AND) (Reg . 7) (Expr . LT) (Expr . OR) (Expr . OR) (Expr . OR) (Expr . MUL) (Reg . 4) (Expr . AND) (Expr . SUB) (Expr . OR) (Reg . 0) (Reg . 1) (Reg . 10) (Expr . EQ) (Reg . 1) (Expr . GT) (Reg . 6) (Expr . MUL) (Reg . 10) (Expr . DIV) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 6) (Reg . 0) (Reg . 12) (Reg . 0) (Reg . 10) (Reg . 14) (Reg . 3) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 7) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 9) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 10) (Reg . 4) (Expr Num . -57) (Stat . OUTPUT) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr Num . 43) (Expr . ADD) (Expr . MUL) (Expr Num . -2) (Reg . 1) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . WHILE) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Reg . 0) END END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 10) (Expr . AND) (Reg . 13) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Reg . 11) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 3) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 10) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr Num . 98) (Stat . LOAD) (Reg . 0) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 2) (Expr . ADD) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 12) (Reg . 14) (Expr . OR) (Expr Num . -38) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . OR) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr Num . -72) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 11) (Reg . 12) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . OR) (Expr . OR) (Reg . 4) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . SUB) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 1) (Expr . OR) (Expr . EQ) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 1) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Reg . 3) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 4) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 14) (Expr . GT) (Expr Num . -80) (Expr Num . -80) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 13) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . OR) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . SUB) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 5) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 3) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 10) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 11) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Reg . 0) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr . LT) (Reg . 9) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 1) (Expr . SUB) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 4) (Expr . DIV) (Reg . 14) (Reg . 1) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 7) (Expr . AND) (Reg . 3) (Expr . OR) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr Num . -80) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 10) (Expr Num . 98) (Reg . 7) (Reg . 3) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 11) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 10) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 13) (Reg . 11) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . SUB) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 3) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr Num . -38) (Reg . 5) (Expr . DIV) (Reg . 5) (Reg . 0) (Stat . LOAD) (Reg . 13) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Reg . 7) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 2) (Expr . OR) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Reg . 5) (Expr . LT) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 6) (Expr . LT) (Expr . DIV) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 1) (Expr . DIV) (Reg . 14) (Reg . 0) (Reg . 10) (Stat . LOAD) (Reg . 14) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 8) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 13) (Reg . 11) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 11) (Reg . 14) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 9) (Expr Num . -53) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . MUL) (Reg . 11) (Expr . ADD) (Expr . MUL) (Reg . 3) (Reg . 5) (Reg . 3) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Expr . LT) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . EQ) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -20) (Expr . SUB) (Reg . 2) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . GT) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 7) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 0) (Expr . LT) (Reg . 2) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr Num . 98) (Reg . 7) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . LT) (Reg . 5) (Expr . DIV) (Reg . 3) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 3) (Reg . 7) (Reg . 0) (Reg . 11) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 0) (Expr . AND) (Expr . GT) (Expr . MUL) (Reg . 2) (Reg . 5) (Reg . 13) (Expr . OR) (Reg . 4) (Expr . LT) (Reg . 11) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . LT) (Reg . 5) (Expr . DIV) (Reg . 3) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -80) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Reg . 11) (Reg . 0) (Expr . DIV) (Reg . 8) (Reg . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Stat . LOAD) (Reg . 0) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Reg . 13) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . MUL) (Expr . GT) (Expr . SUB) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 2) (Reg . 11) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 5) (Reg . 5) (Reg . 3) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 0) (Expr . DIV) (Reg . 14) (Reg . 2) (Stat . LOAD) (Reg . 11) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr . LT) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 2) (Expr . MUL) (Reg . 13) (Expr Num . 98) (Reg . 9) (Reg . 10) (Reg . 1) (Expr . DIV) (Reg . 14) (Reg . 0) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 5) (Reg . 2) (Reg . 10) (Expr Num . -97) (Reg . 5) (Reg . 10) (Expr . ADD) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr Num . -38) (Expr . GT) (Reg . 11) (Reg . 0) (Expr . OR) (Expr Num . -38) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . OR) (Reg . 4) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 5) (Expr . SUB) (Reg . 13) (Expr . DIV) (Reg . 10) (Expr Num . -39) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 5) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr Num . -39) (Reg . 1) (Reg . 5) (Reg . 11) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 6) (Expr . OR) (Reg . 0) (Reg . 0) (Expr Num . -57) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr . EQ) (Reg . 10) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 11) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 5) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 4) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . EQ) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . GT) (Reg . 0) (Expr . EQ) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 13) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 1) (Expr . OR) (Expr . ADD) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 1) (Reg . 11) (Reg . 13) (Reg . 12) (Expr . LT) (Reg . 3) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Stat . LOAD) (Reg . 0) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 6) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 8) (Reg . 10) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 0) (Reg . 14) (Reg . 3) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 7) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 3) (Reg . 7) (Reg . 0) (Reg . 11) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 11) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . MUL) (Reg . 7) (Expr . OR) (Reg . 4) (Expr . DIV) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Reg . 4) (Reg . 7) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . GT) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . OR) (Expr . AND) (Reg . 0) (Reg . 0) (Reg . 7) (Reg . 11) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr Num . -53) (Expr . AND) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 2) (Expr . ADD) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 12) (Reg . 14) (Expr . OR) (Expr Num . -38) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 11) (Reg . 12) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr . EQ) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr Num . 43) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . AND) (Expr . NOT) (Expr Num . -97) (Reg . 0) (Expr Num . 0) (Stat . WHILE) (Expr . AND) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 9) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . ADD) (Reg . 12) (Reg . 14) (Reg . 4) (Expr . DIV) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . MUL) (Reg . 13) (Expr . LT) (Reg . 8) (Expr Num . 98) (Stat . LOAD) (Reg . 5) (Reg . 0) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . LT) (Reg . 8) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . EQ) (Expr Num . 64) (Reg . 0) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 0) (Reg . 14) (Reg . 2) (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . NOT) (Expr Num . -97) (Reg . 13) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . GT) (Expr Num . -80) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr Num . -80) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 8) (Stat . LOAD) (Reg . 11) (Reg . 12) END (Stat . WHILE) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr Num . -80) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 10) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . AND) (Reg . 12) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 3) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . OR) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 9) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . ADD) (Expr . AND) (Expr . AND) (Reg . 3) (Expr Num . -53) (Reg . 10) (Expr . SUB) (Reg . 13) (Expr . DIV) (Reg . 10) (Expr Num . -39) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 10) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 9) (Reg . 11) (Reg . 0) (Expr . ADD) (Expr . MUL) (Reg . 3) (Reg . 5) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 9) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 10) (Reg . 13) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 98) (Expr . DIV) (Reg . 13) (Reg . 2) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 2) (Expr . OR) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 11) (Reg . 0) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 6) (Expr . LT) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 1) (Expr . DIV) (Reg . 14) (Reg . 0) (Reg . 10) (Stat . LOAD) (Reg . 14) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 4) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Expr . DIV) (Reg . 14) (Reg . 2) (Reg . 5) (Expr . AND) (Reg . 1) (Expr . OR) (Expr . ADD) (Expr . DIV) (Reg . 7) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 5) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . LT) (Reg . 10) (Reg . 9) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 11) (Reg . 11) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 4) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 7) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . LT) (Reg . 2) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr Num . 98) (Reg . 7) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . LT) (Reg . 5) (Expr . DIV) (Reg . 14) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 6) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 9) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Reg . 11) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 5) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 10) (Expr . AND) (Expr . OR) (Reg . 7) (Reg . 4) (Reg . 10) (Reg . 0) (Reg . 8) (Reg . 7) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 8) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . AND) (Reg . 1) (Expr . SUB) (Reg . 14) (Expr . OR) (Reg . 0) (Expr . ADD) (Reg . 11) (Reg . 14) (Stat . LOAD) (Reg . 10) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Reg . 3) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 4) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 14) (Expr . GT) (Expr Num . -80) (Expr Num . -80) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 13) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . OR) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . SUB) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 5) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 3) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 11) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Reg . 0) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . AND) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 10) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 10) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 9))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . WHILE) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Reg . 0) END END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 11) (Reg . 14) (Reg . 13) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 14) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Reg . 11) (Reg . 0) (Expr . ADD) (Reg . 3) (Reg . 12) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . AND) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 10) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 12) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 0) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . AND) (Reg . 14) (Expr . MUL) (Expr . MUL) (Reg . 11) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . EQ) (Reg . 1) (Reg . 3) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr . AND) (Reg . 0) (Reg . 0) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . EQ) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . GT) (Reg . 14) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Reg . 3) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 4) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 14) (Expr . GT) (Expr Num . -80) (Expr Num . -80) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 13) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . OR) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . SUB) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 5) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 3) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 11) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Reg . 0) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . OR) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Expr . DIV) (Reg . 8) (Expr . DIV) (Reg . 5) (Reg . 3) (Expr Num . -38) (Reg . 11) (Reg . 11) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . EQ) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 14) (Reg . 0) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -20) (Expr . SUB) (Reg . 2) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . GT) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr Num . -97) (Expr . ADD) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . OR) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 14) (Reg . 4) (Reg . 8) (Expr . ADD) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 11) (Reg . 14) (Expr Num . 64) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . LT) (Reg . 8) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . EQ) (Expr Num . 64) (Reg . 0) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 2) (Expr . OR) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 11) (Reg . 0) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 6) (Expr . LT) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 1) (Expr . DIV) (Reg . 14) (Reg . 0) (Reg . 10) (Stat . LOAD) (Reg . 14) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 5) (Expr Num . -53) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 3) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr Num . -38) (Reg . 5) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . MUL) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 11) (Reg . 0) (Reg . 11) (Reg . 0) (Stat . LOAD) (Reg . 13) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 9) (Expr Num . -53) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . MUL) (Reg . 11) (Expr . ADD) (Expr . MUL) (Reg . 3) (Reg . 5) (Reg . 3) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Reg . 13) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 6) END (Stat . WHILE) (Expr . AND) (Expr . GT) (Expr . MUL) (Reg . 2) (Reg . 2) (Reg . 13) (Expr . OR) (Reg . 4) (Expr . LT) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 14) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . MUL) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . LT) (Reg . 2) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr Num . 98) (Reg . 7) (Expr . MUL) (Reg . 1) (Expr . OR) (Reg . 8) (Expr . DIV) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 5) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 10) (Expr . AND) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 10) (Reg . 0) (Reg . 8) (Reg . 7) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 13) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 7) (Reg . 7) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 11) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 13) (Reg . 9) (Expr . EQ) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr Num . -97) (Reg . 12) (Reg . 5) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 8) (Expr . DIV) (Reg . 5) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 6) END (Stat . WHILE) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 13) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 6) (Expr Num . 0) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . MUL) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 4) (Expr . LT) (Expr . GT) (Reg . 11) (Expr Num . 98) (Expr Num . 10) (Reg . 5) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 6) (Reg . 6) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 11) (Reg . 0) (Reg . 0) (Reg . 8) (Reg . 10) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Expr . AND) (Expr . OR) (Reg . 4) (Expr . AND) (Reg . 7) (Expr . LT) (Expr . OR) (Expr . OR) (Expr . OR) (Expr . MUL) (Reg . 4) (Expr . AND) (Expr . SUB) (Expr . OR) (Reg . 0) (Reg . 1) (Reg . 10) (Expr . EQ) (Reg . 1) (Expr . GT) (Reg . 6) (Expr . MUL) (Reg . 10) (Expr . DIV) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 6) (Reg . 0) (Reg . 12) (Reg . 0) (Reg . 10) (Reg . 14) (Reg . 3) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 7) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 0) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . DIV) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Reg . 10) (Reg . 2) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . AND) (Reg . 0) (Expr Num . -53) (Expr Num . -57) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . GT) (Expr . GT) (Reg . 0) (Reg . 5) (Reg . 13) (Reg . 13) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 1) (Expr . AND) (Expr . ADD) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 11) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr . LT) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 13) (Expr Num . 98) (Reg . 9) (Reg . 10) (Reg . 1) (Expr . DIV) (Reg . 14) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 13) (Expr . ADD) (Reg . 11) (Reg . 3) (Reg . 0) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . DIV) (Reg . 8) (Expr . DIV) (Reg . 5) (Reg . 3) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr Num . -38) (Expr . GT) (Reg . 11) (Reg . 0) (Expr . OR) (Expr Num . -38) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Reg . 3) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 4) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 14) (Expr . GT) (Expr Num . -80) (Expr Num . -80) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 13) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . OR) (Reg . 11) (Expr . OR) (Reg . 5) (Expr . SUB) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 5) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 3) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 11) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Reg . 0) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . SUB) (Expr . SUB) (Reg . 13) (Reg . 9) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 5) (Reg . 10) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . GT) (Reg . 3) (Expr Num . 98) (Expr . DIV) (Reg . 13) (Reg . 2) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr . AND) (Expr . OR) (Reg . 11) (Reg . 10) (Reg . 7) (Reg . 0) (Expr . ADD) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 7) (Expr . SUB) (Reg . 3) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 12) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 12) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . DIV) (Expr . MUL) (Expr . GT) (Reg . 14) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 7) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 13) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr Num . -53) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . OR) (Expr . LT) (Expr . ADD) (Expr . ADD) (Reg . 3) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . EQ) (Expr Num . -80) (Reg . 0) (Reg . 3) (Reg . 3) (Expr . OR) (Reg . 4) (Expr . DIV) (Expr . AND) (Reg . 3) (Reg . 0) (Reg . 3) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . OR) (Reg . 14) (Reg . 0) (Reg . 14) (Expr . MUL) (Reg . 1) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 5) (Stat . WHILE) (Reg . 6) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr Num . -84) (Stat . LOAD) (Reg . 0) (Reg . 0) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 13) (Expr . AND) (Expr . EQ) (Reg . 5) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 1) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 13) (Reg . 8) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 11) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Reg . 11) (Reg . 14) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 19) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 13) (Expr Num . -80) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr Num . -54) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 14) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr . ADD) (Expr . GT) (Reg . 10) (Expr Num . 98) (Reg . 7) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . EQ) (Expr . ADD) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 12) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Reg . 11) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -38) (Expr . EQ) (Reg . 8) (Reg . 14) (Reg . 4) (Stat . INPUT) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . OR) (Reg . 6) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Expr . DIV) (Reg . 2) (Reg . 2) (Reg . 5) (Stat . LOAD) (Reg . 11) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . LT) (Reg . 8) (Expr . ADD) (Expr . EQ) (Reg . 0) (Expr Num . -53) (Reg . 7) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 1) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . LT) (Reg . 5) (Expr . SUB) (Reg . 3) (Expr . DIV) (Reg . 14) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . OR) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . LT) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 10) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Expr . AND) (Expr . OR) (Reg . 4) (Expr . AND) (Reg . 7) (Expr . LT) (Expr . OR) (Expr . OR) (Expr . OR) (Expr . MUL) (Reg . 4) (Expr . AND) (Expr . SUB) (Expr . OR) (Reg . 0) (Reg . 1) (Reg . 10) (Expr . EQ) (Reg . 1) (Expr . GT) (Reg . 6) (Expr . MUL) (Reg . 10) (Expr . DIV) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 6) (Reg . 0) (Reg . 12) (Reg . 0) (Reg . 10) (Reg . 14) (Reg . 3) (Reg . 14) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr . AND) (Expr . OR) (Reg . 11) (Reg . 10) (Reg . 7) (Reg . 0) (Expr . ADD) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 7) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 11) (Reg . 12) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 11) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 14) (Reg . 11) (Reg . 7) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr . MUL) (Reg . 1) (Expr . OR) (Reg . 8) (Expr . DIV) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr . LT) (Reg . 9) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 14) (Expr . OR) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 1) (Expr . SUB) (Expr . AND) (Expr . MUL) (Expr . AND) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 1) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 7) (Expr . AND) (Reg . 3) (Expr . OR) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . MUL) (Expr . SUB) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr Num . -80) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 10) (Expr Num . 98) (Reg . 7) (Reg . 3) (Reg . 5) (Expr . EQ) (Reg . 0) (Expr . OR) (Expr . MUL) (Reg . 11) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 10) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 9) (Reg . 5) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 13) (Reg . 11) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 2) (Expr . OR) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Reg . 5) (Expr . LT) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 6) (Expr . LT) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . EQ) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 1) (Expr . DIV) (Reg . 14) (Reg . 0) (Reg . 10) (Stat . LOAD) (Reg . 10) (Reg . 13) END (Stat . WHILE) (Expr Num . -69) (Stat . LOAD) (Reg . 0) (Reg . 0) END)
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 3) (Expr . GT) (Reg . 4) (Expr . MUL) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 0) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 0) (Reg . 8) (Reg . 7) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 6) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 8) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Reg . 2) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr Num . -97) (Expr . ADD) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . OR) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 8) (Expr . ADD) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 11) (Reg . 14) (Expr . OR) (Reg . 0) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . OR) (Expr . EQ) (Expr . ADD) (Reg . 5) (Expr . AND) (Expr . GT) (Reg . 12) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 1) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . DIV) (Reg . 5) (Reg . 0) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 10) (Expr . ADD) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 8) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 9) (Expr . GT) (Reg . 5) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 0) (Reg . 11) (Expr . OR) (Expr Num . -38) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 10) (Reg . 5) (Expr Num . -38) (Stat . OUTPUT) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 9) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 10) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . -38) (Expr . EQ) (Reg . 8) (Reg . 14) (Reg . 4) (Stat . INPUT) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . NOT) (Expr Num . -53) (Reg . 5) (Stat . OUTPUT) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . WHILE) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Reg . 0) END END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 3) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . DIV) (Reg . 0) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 14) (Reg . 4) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 10) (Expr . GT) (Reg . 13) (Expr Num . 98) (Reg . 9) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . OR) (Reg . 14) (Reg . 7) (Reg . 7) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Reg . 14) (Reg . 3) (Reg . 8) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . GT) (Expr Num . -97) (Expr Num . 43) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 14) END END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . GT) (Expr Num . -72) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr Num . -57) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 5) (Reg . 12) (Expr . ADD) (Expr . OR) (Reg . 6) (Reg . 0) (Expr Num . -57) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr . ADD) (Reg . 14) (Reg . 6) (Expr . AND) (Reg . 3) (Reg . 14) (Reg . 11) (Expr . DIV) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 1) (Reg . 0) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 8) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . MUL) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 5) (Reg . 2) (Reg . 10) (Expr Num . -97) (Reg . 5) (Reg . 10) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr Num . -38) (Reg . 11) (Reg . 3) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 13) (Reg . 14) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr Num . -53) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 2) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Expr . AND) (Reg . 12) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . DIV) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 8) (Stat . LOAD) (Reg . 11) (Reg . 12) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 13) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 13) (Reg . 11) (Reg . 13) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 11) (Expr Num . -57) (Stat . LOAD) (Reg . 5) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 11) (Reg . 7) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 6) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Expr . OR) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . DIV) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 5) (Expr Num . -53) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 3) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr Num . -38) (Reg . 5) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 2) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 10) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 0) (Stat . LOAD) (Reg . 13) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 2) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . OR) (Expr . ADD) (Reg . 0) (Reg . 12) (Reg . 12) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 8) (Reg . 2) (Reg . 12) (Expr . ADD) (Expr . EQ) (Reg . 5) (Reg . 5) (Expr . SUB) (Reg . 13) (Expr . DIV) (Reg . 10) (Expr Num . -39) (Expr . MUL) (Reg . 1) (Expr . OR) (Reg . 5) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 10) (Reg . 12) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Stat . INPUT) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 1) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 14) (Stat . LOAD) (Reg . 10) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . GT) (Reg . 5) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . DIV) (Reg . 13) (Reg . 13) (Reg . 11) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Reg . 8) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 10) (Expr . SUB) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 7) (Expr . AND) (Reg . 13) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr Num . 98) (Stat . LOAD) (Reg . 0) (Reg . 8) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . AND) (Expr . DIV) (Expr . ADD) (Reg . 14) (Reg . 6) (Expr . AND) (Reg . 3) (Reg . 14) (Reg . 11) (Expr . DIV) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 1) (Reg . 0) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . NOT) (Expr . DIV) (Reg . 5) (Reg . 0) (Reg . 8) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 3) (Reg . 0) (Reg . 9) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr Num . -38) (Reg . 11) (Reg . 3) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Expr . AND) (Reg . 6) (Expr Num . -57) (Expr . OR) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 2) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 7) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . LT) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 10) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 9) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . MUL) (Reg . 3) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 9) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Reg . 0) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . AND) (Expr . OR) (Reg . 4) (Expr . AND) (Reg . 7) (Expr . LT) (Expr . OR) (Expr . OR) (Expr . OR) (Expr . MUL) (Reg . 4) (Expr . AND) (Expr . SUB) (Expr . OR) (Reg . 1) (Reg . 1) (Reg . 10) (Expr . EQ) (Reg . 1) (Expr . GT) (Reg . 6) (Expr . MUL) (Reg . 10) (Expr . DIV) (Expr . ADD) (Reg . 1) (Reg . 0) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 6) (Reg . 0) (Reg . 12) (Reg . 0) (Reg . 10) (Reg . 14) (Reg . 3) (Reg . 14) (Expr . MUL) (Reg . 11) (Expr . OR) (Reg . 1) (Expr . DIV) (Expr . OR) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 1) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . AND) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr . AND) (Expr . OR) (Reg . 11) (Reg . 10) (Reg . 7) (Reg . 0) (Expr . ADD) (Expr . AND) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . GT) (Reg . 7) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 12) (Expr . AND) (Expr . SUB) (Reg . 11) (Expr . MUL) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 11) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Reg . 14) (Reg . 11) (Reg . 7) (Reg . 0) (Expr . ADD) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . SUB) (Reg . 11) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr . MUL) (Reg . 1) (Expr . OR) (Reg . 8) (Expr . DIV) (Expr . OR) (Reg . 7) (Reg . 0) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 2) END (Stat . WHILE) (Expr . AND) (Expr . ADD) (Expr . AND) (Expr . OR) (Reg . 0) (Reg . 0) (Expr . OR) (Reg . 4) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . OR) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . ADD) (Reg . 9) (Reg . 2) (Reg . 9) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 0) (Reg . 7) (Stat . LOAD) (Reg . 3) (Reg . 5) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . WHILE) (Expr Num . 89) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Reg . 8) (Stat . INPUT) (Reg . 11) END (Stat . WHILE) (Expr . MUL) (Expr . OR) (Expr . LT) (Reg . 8) (Reg . 0) (Reg . 0) (Reg . 14) (Stat . OUTPUT) (Reg . 12) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 14) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . DIV) (Reg . 0) (Reg . 8) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 8) (Expr Num . -53) (Reg . 14) (Reg . 14) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 2) (Expr . OR) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 2) (Reg . 0) (Reg . 11) (Reg . 0) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 6) (Expr . LT) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 1) (Expr . DIV) (Reg . 14) (Reg . 0) (Reg . 10) (Stat . LOAD) (Reg . 14) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . OR) (Expr . LT) (Reg . 0) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Reg . 11) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Reg . 9) (Reg . 2) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 13) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . AND) (Reg . 7) (Reg . 7) (Reg . 0) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 13) (Reg . 9) (Expr . EQ) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr Num . -97) (Reg . 12) (Reg . 5) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr Num . 0) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 2) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 12) (Reg . 12) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . DIV) (Reg . 14) (Reg . 5) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . EQ) (Reg . 3) (Reg . 5) (Expr . ADD) (Expr . SUB) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . MUL) (Expr . GT) (Reg . 5) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 0) (Reg . 7) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 13) (Expr . GT) (Expr Num . -80) (Expr . AND) (Expr . AND) (Reg . 5) (Expr . OR) (Expr . AND) (Reg . 5) (Expr . ADD) (Reg . 10) (Reg . 12) (Reg . 5) (Reg . 2) (Stat . INPUT) (Reg . 14) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 13) (Expr . MUL) (Reg . 2) (Expr . EQ) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 10) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . EQ) (Reg . 10) (Reg . 0) (Reg . 4) (Expr . EQ) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 12) END (Stat . WHILE) (Expr . GT) (Expr . MUL) (Expr . AND) (Reg . 3) (Expr . MUL) (Reg . 3) (Expr Num . -80) (Reg . 14) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 8) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 0) (Expr . DIV) (Reg . 14) (Reg . 5) (Expr . OR) (Expr . GT) (Reg . 0) (Expr Num . 98) (Reg . 5) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 10) (Expr . ADD) (Reg . 1) (Expr . GT) (Reg . 3) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 8) (Expr . AND) (Reg . 11) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 0) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . OR) (Reg . 13) (Expr . GT) (Reg . 5) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . AND) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 5) (Expr . ADD) (Reg . 12) (Reg . 14) (Expr . OR) (Expr Num . -38) (Reg . 0) (Reg . 0) (Expr . ADD) (Expr . OR) (Expr . OR) (Expr . OR) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Reg . 6) (Reg . 0) (Reg . 12) (Expr Num . -38) (Stat . OUTPUT) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . GT) (Expr Num . -72) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . GT) (Expr Num . -80) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 3) (Reg . 14) (Stat . LOAD) (Reg . 0) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 9) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 0) (Reg . 0) (Expr . OR) (Reg . 11) (Reg . 10) (Stat . LOAD) (Reg . 11) (Reg . 1) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 0) (Expr Num . -54) (Expr . OR) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Reg . 5) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 3) (Expr . LT) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -53) (Reg . 11) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . WHILE) (Expr . NOT) (Expr Num . 74) (Stat . LOAD) (Reg . 11) (Reg . 0) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . DIV) (Reg . 11) (Reg . 2) (Reg . 10) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 10) END (Stat . WHILE) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . DIV) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 10) (Reg . 3) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 13) (Expr . OR) (Expr . AND) (Expr . LT) (Reg . 0) (Reg . 0) (Expr . GT) (Reg . 13) (Expr Num . 98) (Reg . 9) (Reg . 10) (Reg . 14) (Reg . 3) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 3) (Expr . GT) (Reg . 13) (Expr . NOT) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr . DIV) (Reg . 14) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 13) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 5) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . WHILE) (Expr . SUB) (Reg . 11) (Expr . OR) (Expr . LT) (Expr . OR) (Expr . SUB) (Reg . 11) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . NOT) (Expr Num . -97) (Reg . 13) (Reg . 4) (Expr . LT) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . OR) (Reg . 6) (Reg . 0) (Reg . 3) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . INPUT) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . NOT) (Expr . OR) (Reg . 0) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 5) (Expr Num . 98) (Reg . 5) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Reg . 4) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 3) (Expr . EQ) (Expr . OR) (Expr . LT) (Reg . 10) (Reg . 14) (Reg . 13) (Reg . 3) (Expr . ADD) (Expr . OR) (Reg . 11) (Expr Num . -80) (Reg . 0) (Reg . 10) (Expr . ADD) (Expr . EQ) (Expr . GT) (Expr . DIV) (Reg . 10) (Reg . 11) (Expr . AND) (Reg . 5) (Expr . AND) (Reg . 0) (Expr Num . -38) (Reg . 5) (Expr . DIV) (Reg . 5) (Reg . 0) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 8) (Stat . LOAD) (Reg . 11) (Reg . 12) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . MUL) (Expr . GT) (Reg . 11) (Expr . MUL) (Expr . DIV) (Reg . 10) (Reg . 13) (Reg . 11) (Reg . 13) (Expr . ADD) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 3) (Expr . LT) (Reg . 3) (Expr . AND) (Reg . 8) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . AND) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . MUL) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 5) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 5) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 3) (Reg . 12) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 5) (Expr . LT) (Expr . NOT) (Expr . GT) (Reg . 11) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 5) (Reg . 0) (Reg . 5) (Reg . 11) (Expr Num . -57) (Stat . LOAD) (Reg . 5) (Reg . 13) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . AND) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . ADD) (Expr . ADD) (Reg . 7) (Expr . GT) (Reg . 0) (Expr Num . 98) (Expr . DIV) (Reg . 5) (Reg . 2) (Expr . ADD) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . SUB) (Reg . 10) (Reg . 4) (Reg . 1) (Expr Num . -38) (Stat . LOAD) (Reg . 3) (Reg . 11) END (Stat . WHILE) (Expr . DIV) (Reg . 8) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . SUB) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . ADD) (Expr . EQ) (Expr Num . 64) (Reg . 13) (Expr Num . -53) (Expr Num . -57) (Reg . 10) (Stat . LOAD) (Reg . 5) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 4) END (Stat . WHILE) (Expr . AND) (Reg . 3) (Expr Num . -53) (Stat . LOAD) (Reg . 0) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 10) END (Stat . WHILE) (Expr . GT) (Expr . OR) (Reg . 3) (Expr . OR) (Expr . AND) (Expr . ADD) (Reg . 10) (Reg . 2) (Expr . ADD) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 10) (Expr . OR) (Reg . 9) (Expr . LT) (Reg . 8) (Reg . 3) (Reg . 0) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 5) (Expr Num . -38) (Expr . AND) (Expr . AND) (Expr . OR) (Reg . 5) (Expr . ADD) (Reg . 0) (Reg . 14) (Expr . ADD) (Expr . GT) (Reg . 11) (Expr Num . -53) (Reg . 0) (Reg . 11) (Reg . 12) (Reg . 14) (Reg . 3) (Expr . ADD) (Expr . EQ) (Reg . 7) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . MUL) (Reg . 11) (Expr . EQ) (Reg . 8) (Reg . 0) (Reg . 7) (Stat . OUTPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . LT) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . AND) (Reg . 0) (Expr Num . -54) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 3) (Expr . MUL) (Expr . OR) (Expr . ADD) (Expr . EQ) (Reg . 0) (Reg . 8) (Expr Num . -38) (Reg . 13) (Reg . 0) (Expr . EQ) (Reg . 5) (Reg . 0) (Reg . 0) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 11) (Expr . AND) (Reg . 3) (Expr . DIV) (Reg . 10) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 8) (Reg . 2) (Reg . 12) (Reg . 0) (Expr . EQ) (Reg . 5) (Reg . 5) (Reg . 3) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Expr . MUL) (Expr . GT) (Expr . SUB) (Reg . 13) (Expr . OR) (Expr . OR) (Reg . 0) (Reg . 7) (Reg . 7) (Reg . 7) (Reg . 5) (Stat . OUTPUT) (Reg . 1) END (Stat . WHILE) (Expr . AND) (Reg . 13) (Expr . SUB) (Expr Num . -53) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . MUL) (Expr . ADD) (Expr . AND) (Reg . 3) (Expr . GT) (Expr . DIV) (Reg . 11) (Reg . 2) (Expr . EQ) (Reg . 0) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . GT) (Expr Num . -80) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 11) (Expr . AND) (Expr . AND) (Reg . 10) (Expr . DIV) (Reg . 12) (Reg . 14) (Expr . AND) (Expr . OR) (Expr . AND) (Expr . EQ) (Reg . 8) (Reg . 0) (Expr . OR) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 11) (Reg . 4) (Reg . 5) (Reg . 13) (Reg . 3) (Expr . AND) (Reg . 0) (Expr . AND) (Expr . GT) (Reg . 1) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 5) (Reg . 13) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . AND) (Reg . 10) (Expr . AND) (Expr . AND) (Reg . 0) (Expr Num . -53) (Reg . 10) (Expr . AND) (Reg . 12) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 11) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 11) (Stat . LOAD) (Reg . 14) (Reg . 0) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Expr . GT) (Reg . 2) (Expr . MUL) (Expr Num . -72) (Reg . 8) (Reg . 0) (Expr . AND) (Expr . AND) (Reg . 13) (Expr . AND) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 14) (Reg . 5) (Reg . 12) (Expr . LT) (Reg . 0) (Expr . AND) (Expr . DIV) (Reg . 1) (Expr . AND) (Expr . AND) (Expr . DIV) (Reg . 9) (Reg . 3) (Reg . 12) (Reg . 0) (Reg . 11) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . LOAD) (Reg . 12) (Reg . 0) END (Stat . WHILE) (Expr . MUL) (Reg . 0) (Expr . LT) (Expr . NOT) (Expr Num . -53) (Reg . 5) (Stat . OUTPUT) (Reg . 9) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . WHILE) (Reg . 3) (Stat . INPUT) (Reg . 10) END (Stat . WHILE) (Expr . AND) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 7) (Expr . SUB) (Expr . AND) (Expr . AND) (Reg . 4) (Expr . MUL) (Reg . 3) (Expr . OR) (Reg . 3) (Expr . LT) (Reg . 2) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 5) (Expr . OR) (Reg . 13) (Expr . AND) (Reg . 0) (Expr . GT) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . AND) (Reg . 4) (Expr . OR) (Expr . MUL) (Expr . GT) (Reg . 0) (Expr Num . 43) (Reg . 0) (Reg . 7) (Expr Num . 43) (Reg . 10) (Expr . ADD) (Reg . 12) (Reg . 14) (Stat . INPUT) (Reg . 0) END (Stat . OUTPUT) (Reg . 0))
