 
****************************************
Report : timing
        -path full_clock_expanded
        -delay min
        -max_paths 50
        -sort_by slack
Design : cal_phase
Version: L-2016.03-SP1
Date   : Wed Dec 15 15:23:37 2021
****************************************

Operating Conditions: slow_125_1.62   Library: ssc_core_slow
Wire Load Model Mode: enclosed

  Startpoint: cordic/cal_en_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/cal_en_regNext_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cordic/cal_en_reg/CLK (fdf2a3)                          0.00       2.00 r
  cordic/cal_en_reg/Q (fdf2a3)                            0.79       2.79 f
  cordic/cal_en_regNext_reg/D (fdf2a3)                    0.00       2.79 f
  data arrival time                                                  2.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cordic/cal_en_regNext_reg/CLK (fdf2a3)                  0.00       3.00 r
  library hold time                                       0.49       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.70


  Startpoint: dot/finish_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/cal_en_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/finish_reg/CLK (fdf1c2)              0.00       2.00 r
  dot/finish_reg/QN (fdf1c2)               0.54       2.54 r
  dot/psum_vld (dotVn_2)                   0.00       2.54 r
  cordic/vld (cordic_int)                  0.00       2.54 r
  cordic/U677/Y (oa1f1)                    0.10       2.63 f
  cordic/U678/Y (and2c3)                   0.17       2.81 r
  cordic/cal_en_reg/D (fdf2a3)             0.00       2.81 r
  data arrival time                                   2.81

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/cal_en_reg/CLK (fdf2a3)           0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -2.81
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.68


  Startpoint: cordic/clk_gate_cal_cnt_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: cordic/clk_gate_cal_cnt_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cordic_int_0 5KGATES ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  cordic/clk_gate_cal_cnt_reg/latch/G (ldf1b3)            0.00       7.00 f
  cordic/clk_gate_cal_cnt_reg/latch/Q (ldf1b3)            0.33       7.33 f
  cordic/clk_gate_cal_cnt_reg/main_gate/A (and2a3)        0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  cordic/clk_gate_cal_cnt_reg/main_gate/B (and2a3)        0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: cordic/clk_gate_res_rg_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: cordic/clk_gate_res_rg_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cordic_int_2 5KGATES ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  cordic/clk_gate_res_rg_reg/latch/G (ldf1b3)             0.00       7.00 f
  cordic/clk_gate_res_rg_reg/latch/Q (ldf1b3)             0.33       7.33 f
  cordic/clk_gate_res_rg_reg/main_gate/A (and2a3)         0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  cordic/clk_gate_res_rg_reg/main_gate/B (and2a3)         0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: cordic/clk_gate_yn_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: cordic/clk_gate_yn_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cordic_int_1 5KGATES ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  cordic/clk_gate_yn_reg/latch/G (ldf1b3)                 0.00       7.00 f
  cordic/clk_gate_yn_reg/latch/Q (ldf1b3)                 0.33       7.33 f
  cordic/clk_gate_yn_reg/main_gate/A (and2a3)             0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  cordic/clk_gate_yn_reg/main_gate/B (and2a3)             0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: calvn/clk_gate_min_v_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: calvn/clk_gate_min_v_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cal_vn_10 5KGATES   ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  calvn/clk_gate_min_v_reg/latch/G (ldf1b3)               0.00       7.00 f
  calvn/clk_gate_min_v_reg/latch/Q (ldf1b3)               0.33       7.33 f
  calvn/clk_gate_min_v_reg/main_gate/A (and2a3)           0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  calvn/clk_gate_min_v_reg/main_gate/B (and2a3)           0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: calvn/clk_gate_max_v_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: calvn/clk_gate_max_v_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cal_vn_9 5KGATES    ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  calvn/clk_gate_max_v_reg/latch/G (ldf1b3)               0.00       7.00 f
  calvn/clk_gate_max_v_reg/latch/Q (ldf1b3)               0.33       7.33 f
  calvn/clk_gate_max_v_reg/main_gate/A (and2a3)           0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  calvn/clk_gate_max_v_reg/main_gate/B (and2a3)           0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: calvn/clk_gate_Vins_6_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: calvn/clk_gate_Vins_6_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cal_vn_7 5KGATES    ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  calvn/clk_gate_Vins_6_reg/latch/G (ldf1b3)              0.00       7.00 f
  calvn/clk_gate_Vins_6_reg/latch/Q (ldf1b3)              0.33       7.33 f
  calvn/clk_gate_Vins_6_reg/main_gate/A (and2a3)          0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  calvn/clk_gate_Vins_6_reg/main_gate/B (and2a3)          0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: calvn/clk_gate_Vins_4_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: calvn/clk_gate_Vins_4_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cal_vn_4 5KGATES    ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  calvn/clk_gate_Vins_4_reg/latch/G (ldf1b3)              0.00       7.00 f
  calvn/clk_gate_Vins_4_reg/latch/Q (ldf1b3)              0.33       7.33 f
  calvn/clk_gate_Vins_4_reg/main_gate/A (and2a3)          0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  calvn/clk_gate_Vins_4_reg/main_gate/B (and2a3)          0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: calvn/clk_gate_Vins_3_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: calvn/clk_gate_Vins_3_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cal_vn_3 5KGATES    ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  calvn/clk_gate_Vins_3_reg/latch/G (ldf1b3)              0.00       7.00 f
  calvn/clk_gate_Vins_3_reg/latch/Q (ldf1b3)              0.33       7.33 f
  calvn/clk_gate_Vins_3_reg/main_gate/A (and2a3)          0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  calvn/clk_gate_Vins_3_reg/main_gate/B (and2a3)          0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: calvn/clk_gate_Vins_1_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: calvn/clk_gate_Vins_1_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cal_vn_2 5KGATES    ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  calvn/clk_gate_Vins_1_reg/latch/G (ldf1b3)              0.00       7.00 f
  calvn/clk_gate_Vins_1_reg/latch/Q (ldf1b3)              0.33       7.33 f
  calvn/clk_gate_Vins_1_reg/main_gate/A (and2a3)          0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  calvn/clk_gate_Vins_1_reg/main_gate/B (and2a3)          0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: calvn/clk_gate_v_cnt_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: calvn/clk_gate_v_cnt_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_cal_vn_1 5KGATES    ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  calvn/clk_gate_v_cnt_reg/latch/G (ldf1b3)               0.00       7.00 f
  calvn/clk_gate_v_cnt_reg/latch/Q (ldf1b3)               0.33       7.33 f
  calvn/clk_gate_v_cnt_reg/main_gate/A (and2a3)           0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  calvn/clk_gate_v_cnt_reg/main_gate/B (and2a3)           0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: dot/clk_gate_psum2_reg/latch
              (negative level-sensitive latch clocked by clk)
  Endpoint: dot/clk_gate_psum2_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  SNPS_CLOCK_GATE_HIGH_dotVn_2 5KGATES     ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  dot/clk_gate_psum2_reg/latch/G (ldf1b3)                 0.00       7.00 f
  dot/clk_gate_psum2_reg/latch/Q (ldf1b3)                 0.33       7.33 f
  dot/clk_gate_psum2_reg/main_gate/A (and2a3)             0.00       7.33 f
  data arrival time                                                  7.33

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                       1.00       8.00
  dot/clk_gate_psum2_reg/main_gate/B (and2a3)             0.00       8.00 f
  clock gating hold time                                  0.00       8.00
  data required time                                                 8.00
  --------------------------------------------------------------------------
  data required time                                                 8.00
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: dot/mac_en_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/clk_gate_psum2_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  dot/mac_en_reg/CLK (fdf2a3)                             0.00      12.00 r
  dot/mac_en_reg/Q (fdf2a3)                               0.77      12.77 f
  dot/clk_gate_psum2_reg/EN (SNPS_CLOCK_GATE_HIGH_dotVn_2)     0.00    12.77 f
  dot/clk_gate_psum2_reg/latch/D (ldf1b3)                 0.00      12.77 f
  data arrival time                                                 12.77

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                       1.00      13.00
  dot/clk_gate_psum2_reg/latch/G (ldf1b3)                 0.00      13.00 r
  library hold time                                       0.37      13.37
  data required time                                                13.37
  --------------------------------------------------------------------------
  data required time                                                13.37
  data arrival time                                                -12.77
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.61


  Startpoint: dot/mac_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/mac_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_0_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_0_/Q (fdf2a6)            0.76       2.76 r
  dot/U108/Y (and2c2)                      0.20       2.96 f
  dot/mac_cnt_reg_0_/D (fdf2a6)            0.00       2.96 f
  data arrival time                                   2.96

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  dot/mac_cnt_reg_0_/CLK (fdf2a6)          0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -2.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.53


  Startpoint: cordic/yn_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/yn_reg_0_/CLK (fdf2a3)            0.00       2.00 r
  cordic/yn_reg_0_/Q (fdf2a3)              0.68       2.68 f
  cordic/U287/Y (inv1a3)                   0.15       2.83 r
  cordic/U585/Y (ao1f2)                    0.16       2.99 f
  cordic/xn_reg_0_/D (fdf2a3)              0.00       2.99 f
  data arrival time                                   2.99

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/xn_reg_0_/CLK (fdf2a3)            0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -2.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.50


  Startpoint: cordic/xn_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/xn_reg_0_/CLK (fdf2a3)            0.00       2.00 r
  cordic/xn_reg_0_/Q (fdf2a3)              0.68       2.68 f
  cordic/U288/Y (inv1a3)                   0.16       2.84 r
  cordic/U183/Y (ao1f2)                    0.16       3.00 f
  cordic/yn_reg_0_/D (fdf2a3)              0.00       3.00 f
  data arrival time                                   3.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/yn_reg_0_/CLK (fdf2a3)            0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.49


  Startpoint: dot/mac_en_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/finish_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_en_reg/CLK (fdf2a3)              0.00       2.00 r
  dot/mac_en_reg/Q (fdf2a3)                0.77       2.77 f
  dot/U1144/Y (or3d1)                      0.22       2.99 r
  dot/finish_reg/D (fdf1c2)                0.00       2.99 r
  data arrival time                                   2.99

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  dot/finish_reg/CLK (fdf1c2)              0.00       3.00 r
  library hold time                        0.47       3.47
  data required time                                  3.47
  -----------------------------------------------------------
  data required time                                  3.47
  data arrival time                                  -2.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.48


  Startpoint: cordic/yn_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/yn_reg_1_/CLK (fdf2a3)            0.00       2.00 r
  cordic/yn_reg_1_/Q (fdf2a3)              0.68       2.68 f
  cordic/U252/Y (inv1a3)                   0.19       2.87 r
  cordic/U590/Y (ao1f2)                    0.16       3.04 f
  cordic/xn_reg_1_/D (fdf2a3)              0.00       3.04 f
  data arrival time                                   3.04

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/xn_reg_1_/CLK (fdf2a3)            0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.04
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.45


  Startpoint: cordic/nozero_flg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/nozero_flg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/nozero_flg_reg/CLK (fdf2a3)       0.00       2.00 r
  cordic/nozero_flg_reg/Q (fdf2a3)         0.68       2.68 f
  cordic/U254/Y (inv1a3)                   0.17       2.85 r
  cordic/U705/Y (ao1f1)                    0.19       3.04 f
  cordic/nozero_flg_reg/D (fdf2a3)         0.00       3.04 f
  data arrival time                                   3.04

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/nozero_flg_reg/CLK (fdf2a3)       0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.04
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.45


  Startpoint: cordic/xn_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/xn_reg_1_/CLK (fdf2a3)            0.00       2.00 r
  cordic/xn_reg_1_/Q (fdf2a3)              0.68       2.68 f
  cordic/U251/Y (inv1a3)                   0.20       2.88 r
  cordic/U589/Y (ao1f2)                    0.17       3.05 f
  cordic/yn_reg_1_/D (fdf2a3)              0.00       3.05 f
  data arrival time                                   3.05

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/yn_reg_1_/CLK (fdf2a3)            0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.05
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.44


  Startpoint: cordic/xn_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/xn_reg_18_/CLK (fdf2a3)           0.00       2.00 r
  cordic/xn_reg_18_/Q (fdf2a3)             0.75       2.75 f
  cordic/U260/Y (inv1a3)                   0.16       2.91 r
  cordic/U133/Y (ao1f2)                    0.16       3.08 f
  cordic/yn_reg_18_/D (fdf2a9)             0.00       3.08 f
  data arrival time                                   3.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/yn_reg_18_/CLK (fdf2a9)           0.00       3.00 r
  library hold time                        0.51       3.51
  data required time                                  3.51
  -----------------------------------------------------------
  data required time                                  3.51
  data arrival time                                  -3.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.43


  Startpoint: cordic/yn_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/yn_reg_2_/CLK (fdf2a3)            0.00       2.00 r
  cordic/yn_reg_2_/Q (fdf2a3)              0.68       2.68 f
  cordic/U247/Y (inv1a3)                   0.23       2.91 r
  cordic/U594/Y (ao1f2)                    0.17       3.08 f
  cordic/xn_reg_2_/D (fdf2a3)              0.00       3.08 f
  data arrival time                                   3.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/xn_reg_2_/CLK (fdf2a3)            0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: calvn/v_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: calvn/v_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  calvn/v_cnt_reg_0_/CLK (fdf2a3)          0.00       2.00 r
  calvn/v_cnt_reg_0_/Q (fdf2a3)            0.86       2.86 f
  calvn/U102/Y (and2c3)                    0.23       3.09 r
  calvn/v_cnt_reg_0_/D (fdf2a3)            0.00       3.09 r
  data arrival time                                   3.09

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  calvn/v_cnt_reg_0_/CLK (fdf2a3)          0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.09
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.40


  Startpoint: cordic/yn_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/yn_reg_6_/CLK (fdf2a3)            0.00       2.00 r
  cordic/yn_reg_6_/Q (fdf2a3)              0.75       2.75 f
  cordic/U285/Y (inv1a3)                   0.19       2.94 r
  cordic/U615/Y (ao1f2)                    0.16       3.10 f
  cordic/xn_reg_6_/D (fdf2a3)              0.00       3.10 f
  data arrival time                                   3.10

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/xn_reg_6_/CLK (fdf2a3)            0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.39


  Startpoint: cordic/yn_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/yn_reg_12_/CLK (fdf2a3)           0.00       2.00 r
  cordic/yn_reg_12_/Q (fdf2a3)             0.75       2.75 f
  cordic/U279/Y (inv1a3)                   0.19       2.94 r
  cordic/U649/Y (ao1f2)                    0.16       3.10 f
  cordic/xn_reg_12_/D (fdf2a3)             0.00       3.10 f
  data arrival time                                   3.10

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/xn_reg_12_/CLK (fdf2a3)           0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.39


  Startpoint: cordic/xn_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/xn_reg_2_/CLK (fdf2a3)            0.00       2.00 r
  cordic/xn_reg_2_/Q (fdf2a3)              0.68       2.68 f
  cordic/U246/Y (inv1a3)                   0.24       2.92 r
  cordic/U593/Y (ao1f2)                    0.18       3.10 f
  cordic/yn_reg_2_/D (fdf2a3)              0.00       3.10 f
  data arrival time                                   3.10

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/yn_reg_2_/CLK (fdf2a3)            0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.39


  Startpoint: cordic/yn_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/yn_reg_8_/CLK (fdf2a3)            0.00       2.00 r
  cordic/yn_reg_8_/Q (fdf2a3)              0.73       2.73 f
  cordic/U236/Y (inv1a3)                   0.21       2.94 r
  cordic/U622/Y (ao1f2)                    0.17       3.11 f
  cordic/xn_reg_8_/D (fdf2a3)              0.00       3.11 f
  data arrival time                                   3.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/xn_reg_8_/CLK (fdf2a3)            0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.38


  Startpoint: cordic/yn_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/yn_reg_9_/CLK (fdf2a3)            0.00       2.00 r
  cordic/yn_reg_9_/Q (fdf2a3)              0.73       2.73 f
  cordic/U237/Y (inv1a3)                   0.21       2.94 r
  cordic/U625/Y (ao1f2)                    0.17       3.11 f
  cordic/xn_reg_9_/D (fdf2a3)              0.00       3.11 f
  data arrival time                                   3.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/xn_reg_9_/CLK (fdf2a3)            0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.38


  Startpoint: cordic/xn_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/xn_reg_16_/CLK (fdf2a3)           0.00       2.00 r
  cordic/xn_reg_16_/Q (fdf2a3)             0.76       2.76 f
  cordic/U263/Y (inv1a3)                   0.19       2.95 r
  cordic/U663/Y (ao1f2)                    0.16       3.11 f
  cordic/yn_reg_16_/D (fdf2a3)             0.00       3.11 f
  data arrival time                                   3.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/yn_reg_16_/CLK (fdf2a3)           0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.38


  Startpoint: cordic/xn_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/xn_reg_6_/CLK (fdf2a3)            0.00       2.00 r
  cordic/xn_reg_6_/Q (fdf2a3)              0.76       2.76 f
  cordic/U284/Y (inv1a3)                   0.19       2.95 r
  cordic/U154/Y (ao1f2)                    0.16       3.11 f
  cordic/yn_reg_6_/D (fdf2a3)              0.00       3.11 f
  data arrival time                                   3.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/yn_reg_6_/CLK (fdf2a3)            0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.38


  Startpoint: cordic/xn_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/xn_reg_12_/CLK (fdf2a3)           0.00       2.00 r
  cordic/xn_reg_12_/Q (fdf2a3)             0.76       2.76 f
  cordic/U280/Y (inv1a3)                   0.19       2.95 r
  cordic/U648/Y (ao1f2)                    0.16       3.11 f
  cordic/yn_reg_12_/D (fdf2a3)             0.00       3.11 f
  data arrival time                                   3.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/yn_reg_12_/CLK (fdf2a3)           0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.38


  Startpoint: cordic/yn_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/yn_reg_16_/CLK (fdf2a3)           0.00       2.00 r
  cordic/yn_reg_16_/Q (fdf2a3)             0.76       2.76 f
  cordic/U264/Y (inv1a3)                   0.19       2.95 r
  cordic/U665/Y (ao1f2)                    0.16       3.11 f
  cordic/xn_reg_16_/D (fdf2a3)             0.00       3.11 f
  data arrival time                                   3.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/xn_reg_16_/CLK (fdf2a3)           0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.38


  Startpoint: cordic/yn_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/yn_reg_5_/CLK (fdf2a3)            0.00       2.00 r
  cordic/yn_reg_5_/Q (fdf2a3)              0.73       2.73 f
  cordic/U244/Y (inv1a3)                   0.22       2.95 r
  cordic/U612/Y (ao1f2)                    0.17       3.12 f
  cordic/xn_reg_5_/D (fdf2a3)              0.00       3.12 f
  data arrival time                                   3.12

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/xn_reg_5_/CLK (fdf2a3)            0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.37


  Startpoint: cordic/xn_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/xn_reg_10_/CLK (fdf2a3)           0.00       2.00 r
  cordic/xn_reg_10_/Q (fdf2a3)             0.73       2.73 f
  cordic/U241/Y (inv1a3)                   0.22       2.95 r
  cordic/U628/Y (ao1f2)                    0.17       3.12 f
  cordic/yn_reg_10_/D (fdf2a3)             0.00       3.12 f
  data arrival time                                   3.12

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/yn_reg_10_/CLK (fdf2a3)           0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.37


  Startpoint: cordic/yn_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/yn_reg_10_/CLK (fdf2a3)           0.00       2.00 r
  cordic/yn_reg_10_/Q (fdf2a3)             0.73       2.73 f
  cordic/U242/Y (inv1a3)                   0.22       2.95 r
  cordic/U629/Y (ao1f2)                    0.17       3.12 f
  cordic/xn_reg_10_/D (fdf2a3)             0.00       3.12 f
  data arrival time                                   3.12

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/xn_reg_10_/CLK (fdf2a3)           0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.37


  Startpoint: cordic/xn_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/xn_reg_8_/CLK (fdf2a3)            0.00       2.00 r
  cordic/xn_reg_8_/Q (fdf2a3)              0.74       2.74 f
  cordic/U235/Y (inv1a3)                   0.22       2.95 r
  cordic/U620/Y (ao1f2)                    0.17       3.12 f
  cordic/yn_reg_8_/D (fdf2a3)              0.00       3.12 f
  data arrival time                                   3.12

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/yn_reg_8_/CLK (fdf2a3)            0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.37


  Startpoint: cordic/xn_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/xn_reg_9_/CLK (fdf2a3)            0.00       2.00 r
  cordic/xn_reg_9_/Q (fdf2a3)              0.74       2.74 f
  cordic/U243/Y (inv1a3)                   0.22       2.95 r
  cordic/U624/Y (ao1f2)                    0.17       3.12 f
  cordic/yn_reg_9_/D (fdf2a3)              0.00       3.12 f
  data arrival time                                   3.12

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/yn_reg_9_/CLK (fdf2a3)            0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.37


  Startpoint: cordic/yn_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/yn_reg_7_/CLK (fdf2a3)            0.00       2.00 r
  cordic/yn_reg_7_/Q (fdf2a3)              0.71       2.71 f
  cordic/U250/Y (inv1a3)                   0.24       2.95 r
  cordic/U618/Y (ao1f2)                    0.17       3.13 f
  cordic/xn_reg_7_/D (fdf2a3)              0.00       3.13 f
  data arrival time                                   3.13

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/xn_reg_7_/CLK (fdf2a3)            0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.36


  Startpoint: cordic/yn_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/yn_reg_4_/CLK (fdf2a3)            0.00       2.00 r
  cordic/yn_reg_4_/Q (fdf2a3)              0.71       2.71 f
  cordic/U245/Y (inv1a3)                   0.24       2.95 r
  cordic/U608/Y (ao1f2)                    0.17       3.13 f
  cordic/xn_reg_4_/D (fdf2a3)              0.00       3.13 f
  data arrival time                                   3.13

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/xn_reg_4_/CLK (fdf2a3)            0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.36


  Startpoint: cordic/xn_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/xn_reg_7_/CLK (fdf2a3)            0.00       2.00 r
  cordic/xn_reg_7_/Q (fdf2a3)              0.71       2.71 f
  cordic/U249/Y (inv1a3)                   0.25       2.96 r
  cordic/U617/Y (ao1f2)                    0.18       3.13 f
  cordic/yn_reg_7_/D (fdf2a3)              0.00       3.13 f
  data arrival time                                   3.13

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/yn_reg_7_/CLK (fdf2a3)            0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.36


  Startpoint: cordic/yn_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/yn_reg_3_/CLK (fdf2a3)            0.00       2.00 r
  cordic/yn_reg_3_/Q (fdf2a3)              0.68       2.68 f
  cordic/U429/Y (inv1a3)                   0.27       2.95 r
  cordic/U600/Y (ao1f2)                    0.18       3.13 f
  cordic/xn_reg_3_/D (fdf2a3)              0.00       3.13 f
  data arrival time                                   3.13

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/xn_reg_3_/CLK (fdf2a3)            0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.36


  Startpoint: cordic/xn_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/xn_reg_4_/CLK (fdf2a3)            0.00       2.00 r
  cordic/xn_reg_4_/Q (fdf2a3)              0.72       2.72 f
  cordic/U248/Y (inv1a3)                   0.24       2.96 r
  cordic/U606/Y (ao1f2)                    0.17       3.13 f
  cordic/yn_reg_4_/D (fdf2a3)              0.00       3.13 f
  data arrival time                                   3.13

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/yn_reg_4_/CLK (fdf2a3)            0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.36


  Startpoint: cordic/xn_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/xn_reg_17_/CLK (fdf2a3)           0.00       2.00 r
  cordic/xn_reg_17_/Q (fdf2a3)             0.79       2.79 f
  cordic/U262/Y (inv1a3)                   0.19       2.98 r
  cordic/U668/Y (ao1f2)                    0.16       3.14 f
  cordic/yn_reg_17_/D (fdf2a3)             0.00       3.14 f
  data arrival time                                   3.14

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/yn_reg_17_/CLK (fdf2a3)           0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.35


  Startpoint: cordic/xn_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/xn_reg_3_/CLK (fdf2a3)            0.00       2.00 r
  cordic/xn_reg_3_/Q (fdf2a3)              0.68       2.68 f
  cordic/U434/Y (inv1a3)                   0.28       2.96 r
  cordic/U598/Y (ao1f2)                    0.18       3.14 f
  cordic/yn_reg_3_/D (fdf2a3)              0.00       3.14 f
  data arrival time                                   3.14

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/yn_reg_3_/CLK (fdf2a3)            0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.35


  Startpoint: cordic/xn_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/xn_reg_5_/CLK (fdf2a3)            0.00       2.00 r
  cordic/xn_reg_5_/Q (fdf2a3)              0.72       2.72 f
  cordic/U253/Y (inv1a3)                   0.25       2.97 r
  cordic/U610/Y (ao1f2)                    0.18       3.14 f
  cordic/yn_reg_5_/D (fdf2a3)              0.00       3.14 f
  data arrival time                                   3.14

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/yn_reg_5_/CLK (fdf2a3)            0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.35


  Startpoint: cordic/xn_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/xn_reg_11_/CLK (fdf2a3)           0.00       2.00 r
  cordic/xn_reg_11_/Q (fdf2a3)             0.68       2.68 f
  cordic/U362/Y (inv1a3)                   0.28       2.96 r
  cordic/U631/Y (ao1f2)                    0.18       3.15 f
  cordic/yn_reg_11_/D (fdf2a3)             0.00       3.15 f
  data arrival time                                   3.15

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/yn_reg_11_/CLK (fdf2a3)           0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.15
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.34


  Startpoint: cordic/yn_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/yn_reg_17_/CLK (fdf2a3)           0.00       2.00 r
  cordic/yn_reg_17_/Q (fdf2a3)             0.80       2.80 f
  cordic/U261/Y (inv1a3)                   0.20       2.99 r
  cordic/U669/Y (ao1f2)                    0.16       3.15 f
  cordic/xn_reg_17_/D (fdf2a3)             0.00       3.15 f
  data arrival time                                   3.15

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/xn_reg_17_/CLK (fdf2a3)           0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.15
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.34


  Startpoint: cordic/yn_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cordic_int         5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  cordic/yn_reg_11_/CLK (fdf2a3)           0.00       2.00 r
  cordic/yn_reg_11_/Q (fdf2a3)             0.68       2.68 f
  cordic/U369/Y (inv1a3)                   0.29       2.97 r
  cordic/U632/Y (ao1f2)                    0.19       3.16 f
  cordic/xn_reg_11_/D (fdf2a3)             0.00       3.16 f
  data arrival time                                   3.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cordic/xn_reg_11_/CLK (fdf2a3)           0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.16
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.33


  Startpoint: dot/mac_en_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/mac_en_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  dotVn_2            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_en_reg/CLK (fdf2a3)              0.00       2.00 r
  dot/mac_en_reg/Q (fdf2a3)                0.81       2.81 r
  dot/U213/Y (oa1f1)                       0.17       2.98 f
  dot/U1055/Y (and2b2)                     0.19       3.18 r
  dot/mac_en_reg/D (fdf2a3)                0.00       3.18 r
  data arrival time                                   3.18

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  dot/mac_en_reg/CLK (fdf2a3)              0.00       3.00 r
  library hold time                        0.49       3.49
  data required time                                  3.49
  -----------------------------------------------------------
  data required time                                  3.49
  data arrival time                                  -3.18
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.31


1
