// Copyright 2013-2015 Sandia Corporation. Under the terms
// of Contract DE-AC04-94AL85000 with Sandia Corporation, the U.S.
// Government retains certain rights in this software.
//
// Copyright(c) 2013-2015, Sandia Corporation
// All rights reserved.
//
// This file is part of the SST software package. For license
// information, see the LICENSE file in the top level directory of the
// distribution.

#include <sst_config.h>
#include "directoryController.h"

#include <assert.h>

#include <sst/core/params.h>
#include <sst/core/simulation.h>

#include "memNIC.h"


using namespace SST;
using namespace SST::MemHierarchy;
using namespace std;


const MemEvent::id_type DirectoryController::DirEntry::NO_LAST_REQUEST = std::make_pair((uint64_t)-1, -1);

DirectoryController::DirectoryController(ComponentId_t id, Params &params) :
    Component(id), blocksize(0){
    int debugLevel = params.find<int>("debug_level", 0);
    cacheLineSize = params.find<uint32_t>("cache_line_size", 64);
    
    dbg.init("", debugLevel, 0, (Output::output_location_t)params.find<int>("debug", 0));
    if (debugLevel < 0 || debugLevel > 10)     dbg.fatal(CALL_INFO, -1, "Debugging level must be between 0 and 10. \n");
   

    // Detect deprecated parameters and warn/fatal
    // Currently deprecated - direct_mem_link, network_num_vc, statistics
    bool found;
    Output out("", 1, 0, Output::STDOUT);
    params.find<int>("statistics", 0, found);
    if (found) {
        out.output("%s, **WARNING** ** Found deprecated parameter: statistics **  memHierarchy statistics have been moved to the Statistics API. Please see sstinfo to view available statistics and update your input deck accordingly.\nNO statistics will be printed otherwise! Remove this parameter from your deck to eliminate this message.\n", getName().c_str());
    }
    params.find<int>("direct_mem_link", 0, found);
    if (found) {
        out.output("%s, ** Found deprecated parameter: direct_mem_link ** The value of this parameter is now auto-detected by the link configuration in your input deck. Remove this parameter from your input deck to eliminate this message.\n", getName().c_str());
    }
    params.find<int>("network_num_vc", 0, found);
    if (found) {
        out.output("%s, ** Found deprecated parameter: network_num_vc ** MemHierarchy does not use multiple virtual channels. Remove this parameter from your input deck to eliminate this message.\n", getName().c_str());
    }

    /* Find required parameters */
    int netAddr = params.find<int>("network_address", 0, found);
    if (!found) {
        out.fatal(CALL_INFO, -1, "%s, ** Param not specified(%s): network_address - the port number (on the network router) that corresponds to this component\n", getName().c_str());
    }

    // Debug address
    int dAddr = params.find<int>("debug_addr", -1);
    if (dAddr == -1) {
        DEBUG_ADDR = (Addr) dAddr;
        DEBUG_ALL = true;
    } else {
        DEBUG_ADDR = (Addr) dAddr;
        DEBUG_ALL = false;
    }

    targetCount = 0;

    registerTimeBase("1 ns", true);
    
    entryCacheMaxSize = params.find<size_t>("entry_cache_size", 32768);
    entryCacheSize = 0;
    std::string net_bw = params.find<std::string>("network_bw", "80GiB/s");

    addrRangeStart  = params.find<uint64_t>("addr_range_start", 0);
    addrRangeEnd    = params.find<uint64_t>("addr_range_end", 0);
    string ilSize   = params.find<std::string>("interleave_size", "0B");
    string ilStep   = params.find<std::string>("interleave_step", "0B");
    protocol        = params.find<std::string>("coherence_protocol", "MESI");
    dbg.debug(_L5_, "Directory controller using protocol: %s\n", protocol.c_str());
    
    int mshrSize    = params.find<int>("mshr_num_entries",-1);
    if (mshrSize == -1) mshrSize = HUGE_MSHR;
    if (mshrSize < 1) dbg.fatal(CALL_INFO, -1, "Invalid param(%s): mshr_num_entries - must be at least 1 or else -1 to indicate a very large MSHR\n", getName().c_str());
    mshr                = new MSHR(&dbg, mshrSize, this->getName(), DEBUG_ALL, DEBUG_ADDR); 
    
    if(0 == addrRangeEnd) addrRangeEnd = (uint64_t)-1;
    numTargets = 0;
	
    /* Check parameter validity */
    if(! ("MESI" == protocol || "mesi" == protocol || "MSI" == protocol || "msi" == protocol) ) {
	dbg.fatal(CALL_INFO, -1, "Invalid param(%s): coherence_protocol - must be 'MESI' or 'MSI'. You specified: %s\n", getName().c_str(), protocol.c_str());
    }

    if (protocol == "mesi") protocol = "MESI";
    if (protocol == "msi") protocol = "MSI";

    /* Check interleaveSize & Step
     * Both must be specified in B (SI units ok)
     * Both must be divisible by the cache line size */
    fixByteUnits(ilSize);
    fixByteUnits(ilStep);
    interleaveSize = UnitAlgebra(ilSize).getRoundedValue();
    interleaveStep = UnitAlgebra(ilStep).getRoundedValue();
    if (!UnitAlgebra(ilSize).hasUnits("B") || interleaveSize % cacheLineSize != 0) {
        dbg.fatal(CALL_INFO, -1, "Invalid param(%s): interleave_size - must be specified in bytes with units (SI units OK) and must also be a multiple of cache_line_size. This definition has CHANGED. Example: If you used to set this to '1', change it to '1KiB'. You specified %s\n",
                getName().c_str(), ilSize.c_str());
    }
    if (!UnitAlgebra(ilStep).hasUnits("B") || interleaveStep % cacheLineSize != 0) {
        dbg.fatal(CALL_INFO, -1, "Invalid param(%s): interleave_step - must be specified in bytes with units (SI units OK) and must also be a multiple of cache_line_size. This definition has CHANGED. Example: If you used to set this to '4', change it to '4KiB'. You specified %s\n",
                getName().c_str(), ilStep.c_str());
    }

    /* Get latencies */
    accessLatency   = params.find<uint64_t>("access_latency_cycles", 0);
    mshrLatency     = params.find<uint64_t>("mshr_latency_cycles", 0);

    /* Set up links/network to cache & memory */
    if (isPortConnected("memory")) {
        memLink = configureLink("memory", "1 ns", new Event::Handler<DirectoryController>(this, &DirectoryController::handleMemoryResponse));
        if (!memLink) {
            dbg.fatal(CALL_INFO, -1, "%s, Error creating link to memory from directory controller\n", getName().c_str());
        }
        MemNIC::ComponentInfo myInfo;
        myInfo.link_port                        = "network";
        myInfo.link_bandwidth                   = net_bw;
        myInfo.num_vcs                          = 1;
        myInfo.name                             = getName();
        myInfo.network_addr                     = netAddr;
        myInfo.type                             = MemNIC::TypeDirectoryCtrl;
        myInfo.link_inbuf_size                  = params.find<std::string>("network_input_buffer_size", "1KiB");
        myInfo.link_outbuf_size                 = params.find<std::string>("network_output_buffer_size", "1KiB");
        network = new MemNIC(this, &dbg, DEBUG_ADDR, myInfo, new Event::Handler<DirectoryController>(this, &DirectoryController::handlePacket));

        MemNIC::ComponentTypeInfo typeInfo;
        typeInfo.rangeStart     = addrRangeStart;
        typeInfo.rangeEnd       = addrRangeEnd;
        typeInfo.interleaveSize = interleaveSize;
        typeInfo.interleaveStep = interleaveStep;
        typeInfo.blocksize      = 0;
        network->addTypeInfo(typeInfo);
    } else {
        memoryName  = params.find<std::string>("net_memory_name", "");
        if (memoryName == "") 
            dbg.fatal(CALL_INFO,-1,"Param not specified(%s): net_memory_name - name of the memory owned by this directory controller. If you did not intend to connect to memory over the network, please connect memory to the 'memory' port and ignore this parameter.\n", getName().c_str());

        MemNIC::ComponentInfo myInfo;
        myInfo.link_port                        = "network";
        myInfo.link_bandwidth                   = net_bw;
        myInfo.num_vcs                          = 1;
        myInfo.name                             = getName();
        myInfo.network_addr                     = netAddr;
        myInfo.type                             = MemNIC::TypeNetworkDirectory;
        myInfo.link_inbuf_size                  = params.find<std::string>("network_input_buffer_size", "1KiB");
        myInfo.link_outbuf_size                 = params.find<std::string>("network_output_buffer_size", "1KiB");
        network = new MemNIC(this, &dbg, DEBUG_ADDR, myInfo, new Event::Handler<DirectoryController>(this, &DirectoryController::handlePacket));
        
        MemNIC::ComponentTypeInfo typeInfo;
        typeInfo.rangeStart     = addrRangeStart;
        typeInfo.rangeEnd       = addrRangeEnd;
        typeInfo.interleaveSize = interleaveSize;
        typeInfo.interleaveStep = interleaveStep;
        typeInfo.blocksize      = 0;
        network->addTypeInfo(typeInfo);
        
        memLink = NULL;
    }
    
    clockHandler = new Clock::Handler<DirectoryController>(this, &DirectoryController::clock);
    defaultTimeBase = registerClock(params.find<std::string>("clock", "1GHz"), clockHandler);
    clockOn = true;

    // Requests per cycle
    maxRequestsPerCycle = params.find<int>("max_requests_per_cycle", 0);

    // Timestamp - aka cycle count
    timestamp = 0;

    // Register statistics
    stat_replacementRequestLatency  = registerStatistic<uint64_t>("replacement_request_latency");
    stat_getRequestLatency          = registerStatistic<uint64_t>("get_request_latency");
    stat_cacheHits                  = registerStatistic<uint64_t>("directory_cache_hits");
    stat_mshrHits                   = registerStatistic<uint64_t>("mshr_hits");
    stat_GetXReqReceived            = registerStatistic<uint64_t>("requests_received_GetX");
    stat_GetSExReqReceived          = registerStatistic<uint64_t>("requests_received_GetSEx");
    stat_GetSReqReceived            = registerStatistic<uint64_t>("requests_received_GetS");
    stat_PutMReqReceived            = registerStatistic<uint64_t>("requests_received_PutM");
    stat_PutEReqReceived            = registerStatistic<uint64_t>("requests_received_PutE");
    stat_PutSReqReceived            = registerStatistic<uint64_t>("requests_received_PutS");
    stat_NACKRespReceived           = registerStatistic<uint64_t>("responses_received_NACK");
    stat_FetchRespReceived          = registerStatistic<uint64_t>("responses_received_FetchResp");
    stat_FetchXRespReceived         = registerStatistic<uint64_t>("responses_received_FetchXResp");
    stat_PutMRespReceived           = registerStatistic<uint64_t>("responses_received_PutM");
    stat_PutERespReceived           = registerStatistic<uint64_t>("responses_received_PutE");
    stat_PutSRespReceived           = registerStatistic<uint64_t>("responses_received_PutS");
    stat_dataReads                  = registerStatistic<uint64_t>("memory_requests_data_write");
    stat_dataWrites                 = registerStatistic<uint64_t>("memory_requests_data_read");
    stat_dirEntryReads              = registerStatistic<uint64_t>("memory_requests_directory_entry_read");
    stat_dirEntryWrites             = registerStatistic<uint64_t>("memory_requests_directory_entry_write");
    stat_InvSent                    = registerStatistic<uint64_t>("requests_sent_Inv"); 
    stat_FetchInvSent               = registerStatistic<uint64_t>("requests_sent_FetchInv");
    stat_FetchInvXSent              = registerStatistic<uint64_t>("requests_sent_FetchInvX");
    stat_NACKRespSent               = registerStatistic<uint64_t>("responses_sent_NACK");
    stat_GetSRespSent               = registerStatistic<uint64_t>("responses_sent_GetSResp");
    stat_GetXRespSent               = registerStatistic<uint64_t>("responses_sent_GetXResp");
    stat_MSHROccupancy              = registerStatistic<uint64_t>("MSHR_occupancy");

}



DirectoryController::~DirectoryController(){
    for(std::map<Addr, DirEntry*>::iterator i = directory.begin(); i != directory.end() ; ++i){
        delete i->second;
    }
    directory.clear();
    
    while(workQueue.size()){
        MemEvent *front = workQueue.front();
        delete front;
        workQueue.pop_front();
    }
}



void DirectoryController::handlePacket(SST::Event *event){
    MemEvent *ev = static_cast<MemEvent*>(event);
    ev->setDeliveryTime(getCurrentSimTimeNano());
     
    if (!clockOn) {
        clockOn = true;
        timestamp = reregisterClock(defaultTimeBase, clockHandler);
        timestamp--; // reregisterClock returns next cycle clock will be enabled, set timestamp to current cycle
        uint64_t inactiveCycles = timestamp - lastActiveClockCycle;
        for (uint64_t i = 0; i < inactiveCycles; i++) {
            stat_MSHROccupancy->addData(mshr->getSize());
        }
    }

#ifdef __SST_DEBUG_OUTPUT__
    if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) {
        dbg.debug(_L3_, "RECV %s \tCmd = %s, BaseAddr = 0x%" PRIx64 ", Src = %s, Time = %" PRIu64 "\n", getName().c_str(), CommandString[ev->getCmd()], ev->getBaseAddr(), ev->getSrc().c_str(), getCurrentSimTimeNano());
    }
#endif
    if (ev->getCmd() == GetSResp || ev->getCmd() == GetXResp) {
        handleMemoryResponse(event);
    } else if (ev->queryFlag(MemEvent::F_NONCACHEABLE)) {
#ifdef __SST_DEBUG_OUTPUT__
        if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) {
            dbg.debug(_L5_,"Forwarding noncacheable event to memory: Cmd = %s, BsAddr = 0x%" PRIx64 ", Addr = 0x%" PRIx64 "\n",CommandString[ev->getCmd()],ev->getBaseAddr(),ev->getAddr());
        }
#endif
        profileRequestRecv(ev,NULL);
        Addr localAddr       = convertAddressToLocalAddress(ev->getAddr());
        Addr localBaseAddr   = convertAddressToLocalAddress(ev->getBaseAddr());
        noncacheMemReqs[ev->getID()] = make_pair<Addr,Addr>(ev->getBaseAddr(),ev->getAddr());
        ev->setBaseAddr(localBaseAddr);
        ev->setAddr(localAddr);
        profileRequestSent(ev);
        if (memLink) {
            memLink->send(ev);
        } else {
            ev->setDst(memoryName);
            network->send(ev);
        }
    } else {
        workQueue.push_back(ev);
    }
}

/**
 * Profile requests sent to directory controller
 */
inline void DirectoryController::profileRequestRecv(MemEvent * event, DirEntry * entry) {
    Command cmd = event->getCmd();
    switch (cmd) {
    case GetX:
        stat_GetXReqReceived->addData(1);
        break;
    case GetSEx:
        stat_GetSExReqReceived->addData(1);
        break;
    case GetS:
        stat_GetSReqReceived->addData(1);
        break;
    case PutM:
        stat_PutMReqReceived->addData(1);
        break;
    case PutE:
        stat_PutEReqReceived->addData(1);
        break;
    case PutS:
        stat_PutSReqReceived->addData(1);
        break;
    default:
        break;

    }
    if (!entry || entry->isCached()) {
        stat_cacheHits->addData(1);
    }
}
/** 
 * Profile requests sent from directory controller to memory or other caches
 */
inline void DirectoryController::profileRequestSent(MemEvent * event) {
    Command cmd = event->getCmd();
    switch(cmd) {
    case PutM:
        if (event->getAddr() == 0) { 
            stat_dirEntryWrites->addData(1);
        } else {
            stat_dataWrites->addData(1);
        }
        break;
    case GetX:
        if (event->queryFlag(MemEvent::F_NONCACHEABLE)) {
            stat_dataWrites->addData(1);
            break;
        }
    case GetSEx:
    case GetS:
        if (event->getAddr() == 0) {
            stat_dirEntryReads->addData(1);
        } else {
            stat_dataReads->addData(1);
        }
        break;
    case FetchInv:
        stat_FetchInvSent->addData(1);
        break;
    case FetchInvX:
        stat_FetchInvXSent->addData(1);
        break;
    case Inv:
        stat_InvSent->addData(1);
        break;
    default:
        break;
        
    }
}

/** 
 * Profile responses sent from directory controller to caches
 */
inline void DirectoryController::profileResponseSent(MemEvent * event) {
    Command cmd = event->getCmd();
    switch(cmd) {
    case GetSResp:
        stat_GetSRespSent->addData(1);
        break;
    case GetXResp:
        stat_GetXRespSent->addData(1);
        break;
    case NACK:
        stat_NACKRespSent->addData(1);
        break;
    default:
        break;
    }
}

/** 
 * Profile responses received by directory controller from caches
 */
inline void DirectoryController::profileResponseRecv(MemEvent * event) {
    Command cmd = event->getCmd();
    switch(cmd) {
    case FetchResp:
        stat_FetchRespReceived->addData(1);
        break;
    case FetchXResp:
        stat_FetchXRespReceived->addData(1);
        break;
    case PutM:
        stat_PutMRespReceived->addData(1);
        break;
    case PutE:
        stat_PutERespReceived->addData(1);
        break;
    case PutS:
        stat_PutSRespReceived->addData(1);
        break;
    case NACK:
        stat_NACKRespReceived->addData(1);
        break;
    default:
        break;
    }
}   

/**
 *  Called each cycle. Handle any waiting events in the queue.
 */
bool DirectoryController::clock(SST::Cycle_t cycle){
    timestamp++;
    stat_MSHROccupancy->addData(mshr->getSize());

    while (!netMsgQueue.empty() && netMsgQueue.begin()->first <= timestamp) {
        MemEvent * ev = netMsgQueue.begin()->second;
#ifdef __SST_DEBUG_OUTPUT__
        if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) {
            Addr baseAddr = ev->getBaseAddr();
            if (ev->getDst() == memoryName) {
                if (memReqs.find(ev->getID()) != memReqs.end()) baseAddr = memReqs[ev->getID()];
            }
            dbg.debug(_L3_, "SEND: %s %sCmd = %s, BaseAddr = 0x%" PRIx64 ",  Dst = %s, Size = %u, Time = %" PRIu64 "\n", 
                    getName().c_str(), (ev->getDst() == memoryName ? "MemReq " : ""), CommandString[ev->getCmd()], ev->getBaseAddr(), ev->getDst().c_str(), ev->getSize(), getCurrentSimTimeNano());
        }
#endif
        network->send(ev);
        netMsgQueue.erase(netMsgQueue.begin());
    }
    while (!memMsgQueue.empty() && memMsgQueue.begin()->first <= timestamp) {
        MemEvent * ev = memMsgQueue.begin()->second;
#ifdef __SST_DEBUG_OUTPUT__
        if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) {
            Addr baseAddr = 0;
            if (memReqs.find(ev->getID()) != memReqs.end())
                baseAddr = memReqs[ev->getID()];
            dbg.debug(_L3_, "SEND: %s MemReq Cmd = %s, BaseAddr = 0x%" PRIx64 ",  Dst = %s, Size = %u, Time = %" PRIu64 "\n", 
                    getName().c_str(), CommandString[ev->getCmd()], baseAddr, ev->getDst().c_str(), ev->getSize(), getCurrentSimTimeNano());
        }
#endif
        memLink->send(ev);
        memMsgQueue.erase(memMsgQueue.begin());
    }

    bool netIdle = network->clock();
    bool empty = workQueue.empty();

#ifdef __SST_DEBUG_OUTPUT__
    if (!workQueue.empty()) {
        dbg.debug(_L3_, "\n\n----------------------------------------------------------------------------------------\n");
    }
#endif
    int requestsThisCycle = 0;
    while(!workQueue.empty()) {
        requestsThisCycle++;
        MemEvent *event = workQueue.front();
        workQueue.erase(workQueue.begin());
	processPacket(event);
        if (requestsThisCycle == maxRequestsPerCycle) {
            break;
        }
    }

    if (empty && netIdle && clockOn) {
        clockOn = false;
        lastActiveClockCycle = timestamp;
        return true;
    }
    return false;
}

void DirectoryController::processPacket(MemEvent * ev) {
#ifdef __SST_DEBUG_OUTPUT__
    if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) {
        dbg.debug(_L3_, "PROCESSING EVENT (%s): Cmd = %s, BsAddr = 0x%" PRIx64 ", Src = %s, id (%" PRIu64 ",%d), Time = %" PRIu64 "\n",
                getName().c_str(),  CommandString[ev->getCmd()], ev->getBaseAddr(), ev->getSrc().c_str(), 
                ev->getID().first, ev->getID().second, getCurrentSimTimeNano());
        dbg.debug(_L4_, "Info: rqstr = %s, size = %d, prefetch = %d, vAddr = 0x%" PRIx64 ", instPtr = %" PRIx64 "\n",
                ev->getRqstr().c_str(), ev->getSize(), ev->isPrefetch(), ev->getVirtualAddress(), ev->getInstructionPointer());
    }
#endif
    if(! isRequestAddressValid(ev) ) {
	dbg.fatal(CALL_INFO, -1, "%s, Error: Request address is not valid. Addr = 0x%" PRIx64 ", Cmd = %s, Src = %s. Time = %" PRIu64 "ns\n",
                getName().c_str(), ev->getBaseAddr(), CommandString[ev->getCmd()], ev->getSrc().c_str(), getCurrentSimTimeNano());
    }

    Command cmd = ev->getCmd();
    switch (cmd) {
        case GetS:
            handleGetS(ev);
            break;
        case GetSEx:    // handled like GetX, this is a GetS-lock request
        case GetX:
            handleGetX(ev);
            break;
        case NACK:
            handleNACK(ev);
            break;
        case PutS:
            handlePutS(ev);
            break;
        case PutE:
            handlePutE(ev);
            break;
        case PutM:
            handlePutM(ev);
            break;
        case FetchResp:
            handleFetchResp(ev);
            break;
        case FetchXResp:
            handleFetchXResp(ev);
            break;
        case AckInv:
            handleAckInv(ev);
            break;
        default:
            dbg.fatal(CALL_INFO, -1 , "%s, Error: Received unrecognized request: %s. Addr = 0x%" PRIx64 ", Src = %s. Time = %" PRIu64 "ns\n",
                    getName().c_str(), CommandString[cmd], ev->getBaseAddr(), ev->getSrc().c_str(), getCurrentSimTimeNano());
    }
}

void DirectoryController::handleGetS(MemEvent * ev) {
    /* Locate directory entry and allocate if needed */
    DirEntry * entry = getDirEntry(ev->getBaseAddr());
    if (!entry) {
        entry = createDirEntry(ev->getBaseAddr(), ev->getAddr(), ev->getSize());
        entry->setCached(true);   // TODO fix this so new entries go to memory if the cache is not full map, little bit o cheatin here
    }

    /* Put request in MSHR (all GetS requests need to be buffered while they wait for data) and stall if there are waiting requests ahead of us */
    if (!(mshr->elementIsHit(ev->getBaseAddr(), ev))) {
        bool conflict = mshr->isHit(ev->getBaseAddr());
        if (!mshr->insert(ev->getBaseAddr(), ev)) {
            mshrNACKRequest(ev);
            return;
        }
        if (conflict) {
            return; // stall event until conflicting request finishes
        } else {
            profileRequestRecv(ev, entry);
        }
    }

    if (!entry->isCached()) {
#ifdef __SST_DEBUG_OUTPUT__
        if (DEBUG_ALL || entry->getBaseAddr() == DEBUG_ADDR) dbg.debug(_L6_, "Entry %" PRIx64 " not in cache.  Requesting from memory.\n", entry->getBaseAddr());
#endif
        getDirEntryFromMemory(entry);
        return;
    }

    State state = entry->getState();
    switch (state) {
        case I:
            entry->setState(IS);
            issueMemoryRequest(ev, entry);
            break;
        case S:
            entry->setState(S_D);
            issueMemoryRequest(ev, entry);
            break;
        case M:
            entry->setState(M_InvX);
            issueFetch(ev, entry, FetchInvX);
            break;
        default:
            dbg.fatal(CALL_INFO, -1, "Directory %s received GetS but state is %s\n", getName().c_str(), StateString[state]);
    }
}

void DirectoryController::handleGetX(MemEvent * ev) {
    /* Locate directory entry and allocate if needed */
    DirEntry * entry = getDirEntry(ev->getBaseAddr());
    if (!entry){
        entry = createDirEntry(ev->getBaseAddr(), ev->getAddr(), ev->getSize());
        entry->setCached(true);   // TODO fix this so new entries go to memory if the cache is not full map, little bit o cheatin here
    }

    /* Put request in MSHR (all GetS requests need to be buffered while they wait for data) and stall if there are waiting requests ahead of us */
    if (!(mshr->elementIsHit(ev->getBaseAddr(), ev))) {
        bool conflict = mshr->isHit(ev->getBaseAddr());
        if (!mshr->insert(ev->getBaseAddr(), ev)) {
            mshrNACKRequest(ev);
            return;
        }
        if (conflict) {
            return; // stall event until conflicting request finishes
        } else {
            profileRequestRecv(ev, entry);
        }
    }

    if (!entry->isCached()) {
#ifdef __SST_DEBUG_OUTPUT__
        if (DEBUG_ALL || entry->getBaseAddr() == DEBUG_ADDR) dbg.debug(_L6_, "Entry %" PRIx64 " not in cache.  Requesting from memory.\n", entry->getBaseAddr());
#endif
        getDirEntryFromMemory(entry);
        return;
    }

    MemEvent * respEv;

    State state = entry->getState();
    switch (state) {
        case I:
            entry->setState(IM);
            issueMemoryRequest(ev, entry);
            break;
        case S:
            if (entry->getSharerCount() == 1 && entry->isSharer(node_id(ev->getSrc()))) {   // Special case: upgrade
                mshr->removeFront(ev->getBaseAddr());
#ifdef __SST_DEBUG_OUTPUT__
                if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) dbg.debug(_L10_, "\t%s\tMSHR remove event <%s, %" PRIx64 ">\n", getName().c_str(), CommandString[ev->getCmd()], ev->getBaseAddr());
#endif
                entry->setState(M);
                entry->removeSharer(node_name_to_id(ev->getSrc()));
                entry->setOwner(node_name_to_id(ev->getSrc()));
                respEv = ev->makeResponse();
                respEv->setSize(cacheLineSize);
                profileResponseSent(respEv);
                sendEventToCaches(respEv, timestamp + accessLatency);
#ifdef __SST_DEBUG_OUTPUT__
                if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) {
                    dbg.debug(_L4_, "Sending response for 0x%" PRIx64 " to %s, granted state = %s\n", entry->getBaseAddr(), respEv->getDst().c_str(), StateString[respEv->getGrantedState()]);
                }
#endif
                postRequestProcessing(ev, entry);
                updateCache(entry);                
            } else {
                entry->setState(S_Inv);
                issueInvalidates(ev, entry);
            }
            break;
        case M:
            entry->setState(M_Inv);
            issueFetch(ev, entry, FetchInv);
            break;
        default:
            dbg.fatal(CALL_INFO, -1, "Directory %s received %s but state is %s\n", getName().c_str(), CommandString[ev->getCmd()], StateString[state]);
    }
}

void DirectoryController::issueInvalidates(MemEvent * ev, DirEntry * entry) {
    uint32_t rqst_id = node_id(ev->getSrc());
    for (uint32_t i = 0; i < numTargets; i++) {
        if (i == rqst_id) continue;
        if (entry->isSharer(i)) {
            sendInvalidate(i, ev, entry);
            entry->incrementWaitingAcks();
        }
    }
    entry->lastRequest = DirEntry::NO_LAST_REQUEST;
#ifdef __SST_DEBUG_OUTPUT__
    if (DEBUG_ALL || DEBUG_ADDR == entry->getBaseAddr()) dbg.debug(_L4_, "Sending Invalidates to fulfill request for exclusive, BsAddr = %" PRIx64 ".\n", entry->getBaseAddr());
#endif
}

/* Send Fetch to owner */
void DirectoryController::issueFetch(MemEvent * ev, DirEntry * entry, Command cmd) {
    MemEvent * fetch = new MemEvent(this, ev->getAddr(), ev->getBaseAddr(), cmd, cacheLineSize);
    fetch->setDst(nodeid_to_name[entry->getOwner()]);
    entry->lastRequest = fetch->getID();
    profileRequestSent(fetch);
    sendEventToCaches(fetch, timestamp + accessLatency);
}

/* Send Get* request to memory */
void DirectoryController::issueMemoryRequest(MemEvent * ev, DirEntry * entry) {
    Addr localAddr          = convertAddressToLocalAddress(ev->getAddr());
    Addr localBaseAddr      = convertAddressToLocalAddress(ev->getBaseAddr());
    MemEvent *reqEv         = new MemEvent(this, localAddr, localBaseAddr, ev->getCmd(), cacheLineSize);
    reqEv->setRqstr(ev->getRqstr());
    reqEv->setVirtualAddress(ev->getVirtualAddress());
    reqEv->setInstructionPointer(ev->getInstructionPointer());
    reqEv->setMemFlags(ev->getMemFlags());
    memReqs[reqEv->getID()] = ev->getBaseAddr();
    entry->lastRequest      = reqEv->getID();
    profileRequestSent(reqEv);
    
    uint64_t deliveryTime = timestamp + accessLatency;

    if (memLink) {
        memMsgQueue.insert(std::pair<uint64_t,MemEvent*>(deliveryTime, reqEv));
    } else {
        reqEv->setDst(memoryName);
        netMsgQueue.insert(std::pair<uint64_t,MemEvent*>(deliveryTime, reqEv));
    }
#ifdef __SST_DEBUG_OUTPUT__
    if (DEBUG_ALL || DEBUG_ADDR == entry->getBaseAddr()) {
        dbg.debug(_L5_, "Requesting data from memory.  Cmd = %s, BaseAddr = x%" PRIx64 ", Size = %u, noncacheable = %s\n", 
                CommandString[reqEv->getCmd()], reqEv->getBaseAddr(), reqEv->getSize(), reqEv->queryFlag(MemEvent::F_NONCACHEABLE) ? "true" : "false");
    }
#endif
}

/* handle NACK */
void DirectoryController::handleNACK(MemEvent * ev) {
    MemEvent* origEvent = ev->getNACKedEvent();
    profileResponseRecv(ev);
    
    DirEntry *entry = getDirEntry(origEvent->getBaseAddr());
#ifdef __SST_DEBUG_OUTPUT__
    if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) {
        dbg.debug(_L5_, "Orig resp ID = (%" PRIu64 ",%d), Nack resp ID = (%" PRIu64 ",%d), last req ID = (%" PRIu64 ",%d)\n", 
	        origEvent->getResponseToID().first, origEvent->getResponseToID().second, ev->getResponseToID().first, 
        	ev->getResponseToID().second, entry->lastRequest.first, entry->lastRequest.second);
    }
#endif
    /* Retry request if it has not already been handled */
    if ((ev->getResponseToID() == entry->lastRequest) || origEvent->getCmd() == Inv) {
	/* Re-send request */
	sendEventToCaches(origEvent, timestamp + mshrLatency);
#ifdef __SST_DEBUG_OUTPUT__
	if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) dbg.debug(_L5_,"Orig Cmd NACKed, retry = %s \n", CommandString[origEvent->getCmd()]);
    } else {
	if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) dbg.debug(_L5_,"Orig Cmd NACKed, no retry = %s \n", CommandString[origEvent->getCmd()]);
#endif
    }

    delete ev;
    return;
}


/* 
 * Handle PutS request - either a request or a response to an Inv 
 */
void DirectoryController::handlePutS(MemEvent * ev) {
    DirEntry * entry = getDirEntry(ev->getBaseAddr());
    if (!entry) {
        dbg.fatal(CALL_INFO, -1, "%s, Error: Directory entry does not exist. Addr = 0x%" PRIx64 ", Cmd = PutS, Src = %s. Time = %" PRIu64 "ns\n", 
                getName().c_str(), ev->getBaseAddr(), ev->getSrc().c_str(), getCurrentSimTimeNano());
    }


    entry->removeSharer(node_name_to_id(ev->getSrc()));
    if (mshr->elementIsHit(ev->getBaseAddr(), ev)) mshr->removeElement(ev->getBaseAddr(), ev);
    
    State state = entry->getState();
    Addr addr = entry->getBaseAddr();
    switch (state) {
        case S:
            profileRequestRecv(ev, entry);
            if (entry->getSharerCount() == 0) {
                entry->setState(I);
            }
            sendAckPut(ev);
            postRequestProcessing(ev, entry);   // profile & delete ev
            updateCache(entry);             // update dir cache
            break;
        case S_D:
            profileRequestRecv(ev, entry);
            sendAckPut(ev);
            postRequestProcessing(ev, entry);
            break;
        case S_Inv:
            profileResponseRecv(ev);
            entry->decrementWaitingAcks();
            delete ev;
            if (entry->getWaitingAcks() == 0) {
                (entry->getSharerCount() > 0) ? entry->setState(S) : entry->setState(I);
                replayWaitingEvents(addr);
            }
            break;
        default:
            dbg.fatal(CALL_INFO, -1, "%s, Error: Directory received PutS but state is %s. Addr = 0x%" PRIx64 ", Src = %s. Time = %" PRIu64 "ns\n",
                    getName().c_str(), StateString[state], ev->getBaseAddr(), ev->getSrc().c_str(), getCurrentSimTimeNano());
    }
}

void DirectoryController::handlePutE(MemEvent * ev) {
    DirEntry * entry = getDirEntry(ev->getBaseAddr());
    /* Error checking */
    if (!entry) {
        dbg.fatal(CALL_INFO, -1, "%s, Error: Directory entry does not exist. Addr = 0x%" PRIx64 ", Cmd = %s, Src = %s. Time = %" PRIu64 "ns\n", 
                getName().c_str(), ev->getBaseAddr(), CommandString[ev->getCmd()], ev->getSrc().c_str(), getCurrentSimTimeNano());
    }
    if (!((uint32_t)entry->getOwner() == node_name_to_id(ev->getSrc()))) {
	dbg.fatal(CALL_INFO, -1, "%s, Error: received PutM from a node who does not own the block. Addr = 0x%" PRIx64 ", Cmd = %s, Src = %s. Time = %" PRIu64 "ns\n",
                getName().c_str(), ev->getBaseAddr(), CommandString[ev->getCmd()], ev->getSrc().c_str(), getCurrentSimTimeNano());
    }

    if (!(entry->isCached())) {
        if (!(mshr->elementIsHit(ev->getBaseAddr(),ev))) {
            stat_mshrHits->addData(1);
            bool inserted = mshr->insert(ev->getBaseAddr(),ev);
#ifdef __SST_DEBUG_OUTPUT__
            if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) {
                dbg.debug(_L8_, "Inserting request in mshr. Cmd = %s, BaseAddr = 0x%" PRIx64 ", Addr = 0x%" PRIx64 ", MSHR size: %d\n", CommandString[ev->getCmd()], ev->getBaseAddr(), ev->getAddr(), mshr->getSize());
            }
#endif
            if (!inserted) {
#ifdef __SST_DEBUG_OUTPUT__
                if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) dbg.debug(_L8_, "MSHR is full. NACKing request\n");
#endif
                mshrNACKRequest(ev);
                return;
            }
        }
#ifdef __SST_DEBUG_OUTPUT__
        if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) dbg.debug(_L6_, "Entry %" PRIx64 " not in cache.  Requesting from memory.\n", entry->getBaseAddr());
#endif
        getDirEntryFromMemory(entry);
        return;
    } 

    /* Update owner state */
    profileRequestRecv(ev, entry);
    entry->clearOwner();

    State state = entry->getState();
    switch  (state) {
        case M:
            entry->setState(I);
            sendAckPut(ev);
            postRequestProcessing(ev, entry);  // profile & delete ev
            updateCache(entry);         // update cache;
            break;
        case M_Inv:     /* If PutE comes with data then we can handle this immediately but otherwise */
            entry->setState(IM);
            issueMemoryRequest(mshr->lookupFront(ev->getBaseAddr()), entry);
            postRequestProcessing(ev, entry);  // profile & delete ev
            break;
        case M_InvX:
            entry->setState(IS);
            issueMemoryRequest(mshr->lookupFront(ev->getBaseAddr()), entry);
            postRequestProcessing(ev, entry);  // profile & delete ev
            break;
        default:
            dbg.fatal(CALL_INFO, -1, "%s, Error: Directory received PutM but state is %s. Addr = 0x%" PRIx64 ", Src = %s. Time = %" PRIu64 "ns\n",
                    getName().c_str(), StateString[state], ev->getBaseAddr(), ev->getSrc().c_str(), getCurrentSimTimeNano());
    }
}

void DirectoryController::handlePutM(MemEvent * ev) {
    DirEntry * entry = getDirEntry(ev->getBaseAddr());
    /* Error checking */
    if (!entry) {
        dbg.fatal(CALL_INFO, -1, "%s, Error: Directory entry does not exist. Addr = 0x%" PRIx64 ", Cmd = %s, Src = %s. Time = %" PRIu64 "ns\n", 
                getName().c_str(), ev->getBaseAddr(), CommandString[ev->getCmd()], ev->getSrc().c_str(), getCurrentSimTimeNano());
    }
    if (!((uint32_t)entry->getOwner() == node_name_to_id(ev->getSrc()))) {
	dbg.fatal(CALL_INFO, -1, "%s, Error: received PutM from a node who does not own the block. Addr = 0x%" PRIx64 ", Cmd = %s, Src = %s. Time = %" PRIu64 "ns\n",
                getName().c_str(), ev->getBaseAddr(), CommandString[ev->getCmd()], ev->getSrc().c_str(), getCurrentSimTimeNano());
    }

    if (!(entry->isCached())) {
        if (!(mshr->elementIsHit(ev->getBaseAddr(),ev))) {
            stat_mshrHits->addData(1);
            bool inserted = mshr->insert(ev->getBaseAddr(),ev);
#ifdef __SST_DEBUG_OUTPUT__
            if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) {
                dbg.debug(_L8_, "Inserting request in mshr. Cmd = %s, BaseAddr = 0x%" PRIx64 ", Addr = 0x%" PRIx64 ", MSHR size: %d\n", CommandString[ev->getCmd()], ev->getBaseAddr(), ev->getAddr(), mshr->getSize());
            }
#endif
            if (!inserted) {
#ifdef __SST_DEBUG_OUTPUT__
                if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) dbg.debug(_L8_, "MSHR is full. NACKing request\n");
#endif
                mshrNACKRequest(ev);
                return;
            }
        }
#ifdef __SST_DEBUG_OUTPUT__
        if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) dbg.debug(_L6_, "Entry %" PRIx64 " not in cache.  Requesting from memory.\n", entry->getBaseAddr());
#endif
        getDirEntryFromMemory(entry);
        return;
    } 

    State state = entry->getState();
    switch  (state) {
        case M:
            profileRequestRecv(ev, entry);
            writebackData(ev);
            entry->clearOwner();
            entry->setState(I);
            sendAckPut(ev);
            postRequestProcessing(ev, entry);  // profile & delete event
            updateCache(entry);
            break;
        case M_Inv:
        case M_InvX:
            handleFetchResp(ev);
            break;
        default:
            dbg.fatal(CALL_INFO, -1, "%s, Error: Directory received PutM but state is %s. Addr = 0x%" PRIx64 ", Src = %s. Time = %" PRIu64 "ns, %" PRIu64 " cycles.\n",
                    getName().c_str(), StateString[state], ev->getBaseAddr(), ev->getSrc().c_str(), getCurrentSimTimeNano(), timestamp);
    }
}

/* Handle the incoming event as a fetch Response (FetchResp, FetchXResp, PutM) */
void DirectoryController::handleFetchResp(MemEvent * ev) {
#ifdef __SST_DEBUG_OUTPUT__
    if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) dbg.debug(_L4_, "Finishing Fetch.\n");
#endif

    DirEntry * entry = getDirEntry(ev->getBaseAddr());
    MemEvent * reqEv = mshr->removeFront(ev->getBaseAddr());
    
    /* Error checking */
    if (!entry) {
        dbg.fatal(CALL_INFO, -1, "%s, Error: Directory entry does not exist. Addr = 0x%" PRIx64 ", Cmd = %s, Src = %s. Time = %" PRIu64 "ns, %" PRIu64 " cycles\n", 
                getName().c_str(), ev->getBaseAddr(), CommandString[ev->getCmd()], ev->getSrc().c_str(), getCurrentSimTimeNano(), timestamp);
    }
    if (!((uint32_t)entry->getOwner() == node_name_to_id(ev->getSrc()))) {
	dbg.fatal(CALL_INFO, -1, "%s, Error: received FetchResp from a node who does not own the block. Addr = 0x%" PRIx64 ", Cmd = %s, Src = %s. Time = %" PRIu64 "ns, %" PRIu64 " cycles\n",
                getName().c_str(), ev->getBaseAddr(), CommandString[ev->getCmd()], ev->getSrc().c_str(), getCurrentSimTimeNano(), timestamp);
    }
   
    /* Profile response */
    profileResponseRecv(ev);

    /* Clear previous owner state and writeback block. */
    entry->clearOwner();
    writebackData(ev);

    MemEvent * respEv = NULL;
    State state = entry->getState(); 
    
    /* Handle request */
    switch (state) {
        case M_Inv:     // GetX request
            entry->setOwner(node_id(reqEv->getSrc()));
            respEv = reqEv->makeResponse();
            entry->setState(M);
            break;
        case M_InvX:    // GetS request
            if (protocol == "MESI" && entry->getSharerCount() == 0) {
                entry->setOwner(node_id(reqEv->getSrc()));
                respEv = reqEv->makeResponse(E);
                entry->setState(M);
            } else {
                entry->addSharer(node_id(reqEv->getSrc()));
                respEv = reqEv->makeResponse();
                entry->setState(S);
            }
            break;
        default:
            dbg.fatal(CALL_INFO, -1, "%s, Error: Directory received %s but state is %s. Addr = 0x%" PRIx64 ", Src = %s. Time = %" PRIu64 "ns, %" PRIu64 " cycles\n",
                    getName().c_str(), CommandString[ev->getCmd()], StateString[state], ev->getBaseAddr(), ev->getSrc().c_str(), getCurrentSimTimeNano(), timestamp);
    }   
    respEv->setPayload(ev->getPayload());
    profileResponseSent(respEv);
    sendEventToCaches(respEv, timestamp + mshrLatency);
    
    delete ev;
    
    postRequestProcessing(reqEv, entry);
    replayWaitingEvents(entry->getBaseAddr());
    updateCache(entry);
}

void DirectoryController::handleFetchXResp(MemEvent * ev) {
#ifdef __SST_DEBUG_OUTPUT__
    if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) dbg.debug(_L4_, "Finishing Fetch.\n");
#endif

    DirEntry * entry = getDirEntry(ev->getBaseAddr());
    MemEvent * reqEv = mshr->removeFront(ev->getBaseAddr());
    
    /* Error checking */
    if (!entry) {
        dbg.fatal(CALL_INFO, -1, "%s, Error: Directory entry does not exist. Addr = 0x%" PRIx64 ", Cmd = %s, Src = %s. Time = %" PRIu64 "ns, %" PRIu64 " cycles\n", 
                getName().c_str(), ev->getBaseAddr(), CommandString[ev->getCmd()], ev->getSrc().c_str(), getCurrentSimTimeNano(), timestamp);
    }
    if (!((uint32_t)entry->getOwner() == node_name_to_id(ev->getSrc()))) {
	dbg.fatal(CALL_INFO, -1, "%s, Error: received FetchResp from a node who does not own the block. Addr = 0x%" PRIx64 ", Cmd = %s, Src = %s. Time = %" PRIu64 "ns, %" PRIu64 " cycles\n",
                getName().c_str(), ev->getBaseAddr(), CommandString[ev->getCmd()], ev->getSrc().c_str(), getCurrentSimTimeNano(), timestamp );
    }
   
    /* Profile response */
    profileResponseRecv(ev);

    /* Clear previous owner state and writeback block. */
    entry->clearOwner();
    entry->addSharer(node_name_to_id(ev->getSrc()));
    entry->setState(S);
    if (ev->getDirty()) writebackData(ev);

    MemEvent * respEv = reqEv->makeResponse(); 
    entry->addSharer(node_id(reqEv->getSrc()));
    
    respEv->setPayload(ev->getPayload());
    profileResponseSent(respEv);
    sendEventToCaches(respEv, timestamp + mshrLatency);
    
    delete ev;

    postRequestProcessing(reqEv, entry);
    replayWaitingEvents(entry->getBaseAddr());
    updateCache(entry);

}


void DirectoryController::handleAckInv(MemEvent * ev) {
    DirEntry * entry = getDirEntry(ev->getBaseAddr());
    if (!entry) {
        dbg.fatal(CALL_INFO, -1, "%s, Error: Directory entry does not exist. Addr = 0x%" PRIx64 ", Cmd = AckInv, Src = %s. Time = %" PRIu64 "ns\n", 
                getName().c_str(), ev->getBaseAddr(), ev->getSrc().c_str(), getCurrentSimTimeNano());
    }


    entry->removeSharer(node_name_to_id(ev->getSrc()));
    if (mshr->elementIsHit(ev->getBaseAddr(), ev)) mshr->removeElement(ev->getBaseAddr(), ev);
    
    State state = entry->getState();
    Addr addr = entry->getBaseAddr();
    switch (state) {
        case S_Inv:
            profileResponseRecv(ev);
            entry->decrementWaitingAcks();
            delete ev;
            if (entry->getWaitingAcks() == 0) {
                entry->getSharerCount() > 0 ? entry->setState(S) : entry->setState(I);
                replayWaitingEvents(addr);
            }
            break;
        default:
            dbg.fatal(CALL_INFO, -1, "%s, Error: Directory received AckInv but state is %s. Addr = 0x%" PRIx64 ", Src = %s. Time = %" PRIu64 "ns\n",
                    getName().c_str(), StateString[state], ev->getBaseAddr(), ev->getSrc().c_str(), getCurrentSimTimeNano());
    }
}


/* Handle GetSResp or GetXResp from memory */
void DirectoryController::handleDataResponse(MemEvent * ev) {
    DirEntry * entry = getDirEntry(ev->getBaseAddr());
    
    State state = entry->getState();

    MemEvent * reqEv = mshr->removeFront(ev->getBaseAddr());
#ifdef __SST_DEBUG_OUTPUT__
    if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) dbg.debug(_L10_, "\t%s\tMSHR remove event <%s, %" PRIx64 ">\n", getName().c_str(), CommandString[reqEv->getCmd()], reqEv->getBaseAddr());
    //dbg.debug(_L9_, "\t%s\tHandling stalled event: %s, %s\n", CommandString[reqEv->getCmd()], reqEv->getSrc().c_str());
#endif

    MemEvent * respEv = NULL;
    switch (state) {
        case IS:
        case S_D:
            if (protocol == "MESI" && entry->getSharerCount() == 0) {
                respEv = reqEv->makeResponse(E);
                entry->setState(M);
                entry->setOwner(node_id(reqEv->getSrc()));
            } else {
                respEv = reqEv->makeResponse();
                entry->setState(S);
                entry->addSharer(node_id(reqEv->getSrc()));
            }
            break;
        case IM:
        case SM:
            respEv = reqEv->makeResponse();
            entry->setState(M);
            entry->setOwner(node_id(reqEv->getSrc()));
            entry->clearSharers();  // Case SM: new owner was a sharer
            break;
        default:
            dbg.fatal(CALL_INFO,1,"Directory %s received Get Response for addr 0x%" PRIx64 " but state is %s\n", getName().c_str(), ev->getBaseAddr(), StateString[state]);
    }

    respEv->setSize(cacheLineSize);
    respEv->setPayload(ev->getPayload());
    respEv->setMemFlags(ev->getMemFlags());
    profileResponseSent(respEv);
    sendEventToCaches(respEv, timestamp + mshrLatency);
    
#ifdef __SST_DEBUG_OUTPUT__
    if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) {
        dbg.debug(_L4_, "Sending requested data for 0x%" PRIx64 " to %s, granted state = %s\n", entry->getBaseAddr(), respEv->getDst().c_str(), StateString[respEv->getGrantedState()]);
    }
#endif

    postRequestProcessing(reqEv, entry);
    replayWaitingEvents(entry->getBaseAddr());
    updateCache(entry);
}

void DirectoryController::handleMemoryResponse(SST::Event *event){
    MemEvent *ev = static_cast<MemEvent*>(event);
    
    if (!clockOn) {
        clockOn = true;
        timestamp = reregisterClock(defaultTimeBase, clockHandler);
        timestamp--; // reregisterClock returns next cycle clock will be enabled, set timestamp to current cycle
        uint64_t inactiveCycles = timestamp - lastActiveClockCycle;
        for (uint64_t i = 0; i < inactiveCycles; i++) {
            stat_MSHROccupancy->addData(mshr->getSize());
        }
    }
    
#ifdef __SST_DEBUG_OUTPUT__
    if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) dbg.debug(_L3_, "\n\n----------------------------------------------------------------------------------------\n");
#endif

    if (ev->queryFlag(MemEvent::F_NONCACHEABLE)) {
        if (noncacheMemReqs.find(ev->getResponseToID()) != noncacheMemReqs.end()) {
            Addr globalBaseAddr = noncacheMemReqs[ev->getID()].first;
            Addr globalAddr = noncacheMemReqs[ev->getID()].second;
#ifdef __SST_DEBUG_OUTPUT__
            if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) { 
                dbg.debug(_L3_, "EVENT: %s, Received: MemResp: Cmd = %s, BaseAddr = 0x%" PRIx64 ", Size = %u, Time = %" PRIu64 "\n", 
                        getName().c_str(), CommandString[ev->getCmd()], globalBaseAddr, ev->getSize(), getCurrentSimTimeNano());
            }
#endif
            ev->setBaseAddr(globalBaseAddr);
            ev->setAddr(globalAddr);
            noncacheMemReqs.erase(ev->getResponseToID());
            profileResponseSent(ev);
            
            network->send(ev);
            return;
        }
        dbg.fatal(CALL_INFO, -1, "%s, Error: Received unexpected noncacheable response from memory. Addr = 0x%" PRIx64 ", Cmd = %s. Time = %" PRIu64 "ns\n", 
                getName().c_str(), ev->getBaseAddr(), CommandString[ev->getCmd()], getCurrentSimTimeNano());
    }


    if (ev->getBaseAddr() == 0 && dirEntryMiss.find(ev->getResponseToID()) != dirEntryMiss.end()) {    // directory entry miss
#ifdef __SST_DEBUG_OUTPUT__
        if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) {
            dbg.debug(_L3_, "EVENT: %s, Received DirEntry: BaseAddr = 0x%" PRIx64 ", Src: Memory, Size = %u, Time = %" PRIu64 "\n", 
                    getName().c_str(), ev->getBaseAddr(), ev->getSize(), getCurrentSimTimeNano());
        }
#endif
        ev->setBaseAddr(dirEntryMiss[ev->getResponseToID()]);
        dirEntryMiss.erase(ev->getResponseToID());
        handleDirEntryMemoryResponse(ev);
    } else if (memReqs.find(ev->getResponseToID()) != memReqs.end()){
        ev->setBaseAddr(memReqs[ev->getResponseToID()]);
#ifdef __SST_DEBUG_OUTPUT__
        Addr targetBlock = memReqs[ev->getResponseToID()];
        if (DEBUG_ALL || DEBUG_ADDR == ev->getBaseAddr()) {
            dbg.debug(_L3_, "RECV: %s, MemResp: Cmd = %s, BaseAddr = 0x%" PRIx64 ", Size = %u, Time = %" PRIu64 "\n", 
                    getName().c_str(), CommandString[ev->getCmd()], targetBlock, ev->getSize(), getCurrentSimTimeNano());
        }
#endif
        memReqs.erase(ev->getResponseToID());
        handleDataResponse(ev);

    } else {
        dbg.fatal(CALL_INFO, -1, "%s, Error: Received unexpected response from memory - matching request not found. Addr = 0x%" PRIx64 ", Cmd = %s. Time = %" PRIu64 "ns\n",
                getName().c_str(), ev->getBaseAddr(), CommandString[ev->getCmd()], getCurrentSimTimeNano());
    }

    delete ev;
}

/* Handle response for directory entry */
void DirectoryController::handleDirEntryMemoryResponse(MemEvent * ev) {
    Addr dirAddr = ev->getBaseAddr();

    DirEntry * entry = getDirEntry(dirAddr);
    entry->setCached(true);

    State st = entry->getState();
    switch (st) {
        case I_d:
            entry->setState(I);
            break;
        case S_d:
            entry->setState(S);
        case M_d:
            entry->setState(M);
        default:
            dbg.fatal(CALL_INFO, -1, "Directory Controller %s: DirEntry response received for addr 0x%" PRIx64 " but state is %s\n", getName().c_str(), entry->getBaseAddr(), StateString[st]);
    }
    MemEvent * reqEv = mshr->lookupFront(dirAddr);
    processPacket(reqEv);
}

/* Send request for directory entry to memory */
void DirectoryController::getDirEntryFromMemory(DirEntry * entry) {
    State st = entry->getState();
    switch (st) {
        case I:
            entry->setState(I_d);
            break;
        case S:
            entry->setState(S_d);
        case M:
            entry->setState(M_d);
        default:
            dbg.fatal(CALL_INFO,-1,"Direcctory Controller %s: cache miss for addr 0x%" PRIx64 " but state is %s\n",getName().c_str(),entry->getBaseAddr(), StateString[st]);
    }
    
    Addr entryAddr       = 0; /* Dummy addr reused for dir cache misses */
    MemEvent *me         = new MemEvent(this, entryAddr, entryAddr, GetS, cacheLineSize);
    me->setSize(entrySize);
    dirEntryMiss[me->getID()] = entry->getBaseAddr();
    profileRequestSent(me);
    
    uint64_t deliveryTime = timestamp + accessLatency;
    if (memLink) {
        memMsgQueue.insert(std::pair<uint64_t,MemEvent*>(deliveryTime, me));
    } else {
        me->setDst(memoryName);
        netMsgQueue.insert(std::pair<uint64_t,MemEvent*>(deliveryTime, me));
    }
#ifdef __SST_DEBUG_OUTPUT__
    if (DEBUG_ALL || DEBUG_ADDR == entry->getBaseAddr()) dbg.debug(_L10_, "Requesting Entry from memory for 0x%" PRIx64 "(%" PRIu64 ", %d)\n", entry->getBaseAddr(), me->getID().first, me->getID().second);
#endif
}



void DirectoryController::mshrNACKRequest(MemEvent* ev) {
    MemEvent * nackEv = ev->makeNACKResponse(this,ev);
    profileResponseSent(nackEv);
    sendEventToCaches(nackEv, timestamp + 1);
}

void DirectoryController::printStatus(Output &out){
    out.output("MemHierarchy::DirectoryController %s\n", getName().c_str());
    out.output("\t# Entries in cache:  %zu\n", entryCacheSize);
    out.output("\t# Requests in queue:  %zu\n", workQueue.size());
    for(std::list<MemEvent*>::iterator i = workQueue.begin() ; i != workQueue.end() ; ++i){
        out.output("\t\t(%" PRIu64 ", %d)\n", (*i)->getID().first, (*i)->getID().second);
    }
}



DirectoryController::DirEntry* DirectoryController::getDirEntry(Addr baseAddr){
	std::map<Addr, DirEntry*>::iterator i = directory.find(baseAddr);
	if(directory.end() == i) return NULL;
	return i->second;
}



DirectoryController::DirEntry* DirectoryController::createDirEntry(Addr baseAddr, Addr addr, uint32_t reqSize){
#ifdef __SST_DEBUG_OUTPUT__
    if (DEBUG_ALL || DEBUG_ADDR == baseAddr) dbg.debug(_L10_, "Creating Directory Entry for 0x%" PRIx64 "\n", baseAddr);
#endif
    DirEntry *entry = new DirEntry(baseAddr, addr, numTargets, &dbg);
    entry->cacheIter = entryCache.end();
    directory[baseAddr] = entry;
    return entry;
}


void DirectoryController::sendInvalidate(int target, MemEvent * reqEv, DirEntry* entry){
    MemEvent *me = new MemEvent(this, entry->getBaseAddr(), entry->getBaseAddr(), Inv, cacheLineSize);
    me->setDst(nodeid_to_name[target]);
    me->setRqstr(reqEv->getRqstr());
#ifdef __SST_DEBUG_OUTPUT__
    if (DEBUG_ALL || DEBUG_ADDR == reqEv->getBaseAddr()) dbg.debug(_L4_, "Sending Invalidate.  Dst: %s\n", nodeid_to_name[target].c_str());
#endif
    profileRequestSent(me);
    
    uint64_t deliveryTime = timestamp + accessLatency;
    netMsgQueue.insert(std::pair<uint64_t,MemEvent*>(deliveryTime, me));
}

void DirectoryController::sendAckPut(MemEvent * event) {
    MemEvent * me = new MemEvent(this, event->getBaseAddr(), event->getBaseAddr(), AckPut);
    me->setDst(event->getSrc());
    me->setRqstr(event->getRqstr());

    profileResponseSent(me);
    
    uint64_t deliveryTime = timestamp + accessLatency;
    netMsgQueue.insert(std::pair<uint64_t,MemEvent*>(deliveryTime, me));
    
}


uint32_t DirectoryController::node_id(const std::string &name){
	uint32_t id;
	std::map<std::string, uint32_t>::iterator i = node_lookup.find(name);
	if(node_lookup.end() == i){
		node_lookup[name] = id = targetCount++;
        nodeid_to_name.resize(targetCount);
        nodeid_to_name[id] = name;
	}
    else id = i->second;
    
	return id;
}



uint32_t DirectoryController::node_name_to_id(const std::string &name){
    std::map<std::string, uint32_t>::iterator i = node_lookup.find(name);

    if(node_lookup.end() == i) {
	dbg.fatal(CALL_INFO, -1, "%s, Error: Attempt to lookup node ID but name not found: %s. Time = %" PRIu64 "ns\n", 
                getName().c_str(), name.c_str(), getCurrentSimTimeNano());
    }

    uint32_t id = i->second;
    return id;
}

void DirectoryController::updateCache(DirEntry *entry){
    if(0 == entryCacheMaxSize){
        sendEntryToMemory(entry);
    } else {
        /* Find if we're in the cache */
        if(entry->cacheIter != entryCache.end()){
            entryCache.erase(entry->cacheIter);
            --entryCacheSize;
            entry->cacheIter = entryCache.end();
        }

        /* Find out if we're no longer cached, and just remove */
        if (entry->getState() == I){
#ifdef __SST_DEBUG_OUTPUT__
            if (DEBUG_ALL || DEBUG_ADDR == entry->getBaseAddr()) dbg.debug(_L10_, "Entry for 0x%" PRIx64 " has no references - purging\n", entry->getBaseAddr());
#endif
            directory.erase(entry->getBaseAddr());
            delete entry;
            return;
        } else {
            entryCache.push_front(entry);
            entry->cacheIter = entryCache.begin();
            ++entryCacheSize;

            while(entryCacheSize > entryCacheMaxSize){
                DirEntry *oldEntry = entryCache.back();
                // If the oldest entry is still in progress, everything is in progress
                if(mshr->isHit(oldEntry->getBaseAddr())) break;

#ifdef __SST_DEBUG_OUTPUT__
                if (DEBUG_ALL || DEBUG_ADDR == entry->getBaseAddr()) dbg.debug(_L10_, "entryCache too large.  Evicting entry for 0x%" PRIx64 "\n", oldEntry->getBaseAddr());
#endif
                entryCache.pop_back();
                --entryCacheSize;
                oldEntry->cacheIter = entryCache.end();
                oldEntry->setCached(false);
                sendEntryToMemory(oldEntry);
            }
        }
    }
}



void DirectoryController::sendEntryToMemory(DirEntry *entry){
    Addr entryAddr = 0; // Always use local address 0 for directory entries
    MemEvent *me   = new MemEvent(this, entryAddr, entryAddr, PutE, cacheLineSize); // MemController discards PutE's without writeback so this is safe
    me->setSize(entrySize);
    profileRequestSent(me);

    uint64_t deliveryTime = timestamp + accessLatency;

    if (memLink) {
        memMsgQueue.insert(std::pair<uint64_t,MemEvent*>(deliveryTime, me));
    } else {
        me->setDst(memoryName);
        netMsgQueue.insert(std::pair<uint64_t,MemEvent*>(deliveryTime, me));
    }
}



MemEvent::id_type DirectoryController::writebackData(MemEvent *data_event){
    Addr localBaseAddr = convertAddressToLocalAddress(data_event->getBaseAddr());
    MemEvent *ev       = new MemEvent(this, localBaseAddr, localBaseAddr, PutM, cacheLineSize);

    if(data_event->getPayload().size() != cacheLineSize) {
	dbg.fatal(CALL_INFO, -1, "%s, Error: Writing back data request but payload does not match cache line size of %uB. Addr = 0x%" PRIx64 ", Cmd = %s, Src = %s, Size = %zu. Time = %" PRIu64 "ns\n",
                getName().c_str(), cacheLineSize, ev->getBaseAddr(), CommandString[ev->getCmd()], ev->getSrc().c_str(), ev->getPayload().size(), getCurrentSimTimeNano());
    }

    ev->setSize(data_event->getPayload().size());
    ev->setPayload(data_event->getPayload());
    profileRequestSent(ev);
    
    uint64_t deliveryTime = timestamp + accessLatency;
    if (memLink) {
        memMsgQueue.insert(std::pair<uint64_t,MemEvent*>(deliveryTime, ev));
    } else {
        ev->setDst(memoryName);
        netMsgQueue.insert(std::pair<uint64_t,MemEvent*>(deliveryTime, ev));
    }
#ifdef __SST_DEBUG_OUTPUT__
    if (DEBUG_ALL || DEBUG_ADDR == data_event->getBaseAddr()) {
        //dbg.debug(_L3_, "SEND: %s \tMemReq. Cmd = %s, BaseAddr = 0x%" PRIx64 ",  Time = %" PRIu64 "\n", getName().c_str(), CommandString[ev->getCmd()], data_event->getBaseAddr(), getCurrentSimTimeNano());
        dbg.debug(_L5_, "Writing back data. Cmd = %s, BaseAddr = 0x%" PRIx64 ", Size = %u\n", CommandString[ev->getCmd()], ev->getBaseAddr(), ev->getSize());
    }
#endif
    return ev->getID();
}

void DirectoryController::postRequestProcessing(MemEvent * ev, DirEntry * entry) {
    Command cmd = ev->getCmd();
    if (cmd == GetS || cmd == GetX || cmd == GetSEx) {
        stat_getRequestLatency->addData(getCurrentSimTimeNano() - ev->getDeliveryTime());
    } else {
        stat_replacementRequestLatency->addData(getCurrentSimTimeNano() - ev->getDeliveryTime());
    }

    delete ev;
    entry->setToSteadyState();
}

void DirectoryController::replayWaitingEvents(Addr addr) {
    if (mshr->isHit(addr)) {
        vector<mshrType> replayEntries = mshr->removeAll(addr);
        for (vector<mshrType>::reverse_iterator it = replayEntries.rbegin(); it != replayEntries.rend(); it++) {
            MemEvent *ev = boost::get<MemEvent*>((*it).elem);
#ifdef __SST_DEBUG_OUTPUT__
            if (DEBUG_ALL || DEBUG_ADDR == addr) {
                dbg.debug(_L5_, "Reactivating event. Cmd = %s, BaseAddr = 0x%" PRIx64 ", Addr = 0x%" PRIx64 "\n", CommandString[ev->getCmd()], ev->getBaseAddr(), ev->getAddr());
            }
#endif
            workQueue.insert(workQueue.begin(), ev);
        }
    }
}

void DirectoryController::sendEventToCaches(MemEvent *ev, uint64_t deliveryTime){
    netMsgQueue.insert(std::pair<uint64_t,MemEvent*>(deliveryTime, ev));
}



bool DirectoryController::isRequestAddressValid(MemEvent *ev){
    Addr addr = ev->getBaseAddr();
    if(0 == interleaveSize) {
        return (addr >= addrRangeStart && addr < addrRangeEnd);
    } else {
        if (addr < addrRangeStart) return false;
        if (addr >= addrRangeEnd) return false;

        addr        = addr - addrRangeStart;
        Addr offset = addr % interleaveStep;
        
        if (offset >= interleaveSize) return false;
        return true;
    }

}

/*
 *  Note: Conversion assumes we are addressing a single MemController
 *  with a contiguous address range from 0 to memSize
 *
 */
Addr DirectoryController::convertAddressToLocalAddress(Addr addr){
    Addr res = 0;
    if (0 == interleaveSize) {
        res = addr - addrRangeStart;
    }
    else {
        Addr a      = addr - addrRangeStart;
        Addr step   = a / interleaveStep;
        Addr offset = a % interleaveStep;
        res         = (step * interleaveSize) + offset;
    }
#ifdef __SST_DEBUG_OUTPUT__
    if (DEBUG_ALL || addr == DEBUG_ADDR) dbg.debug(_L10_, "Converted physical address 0x%" PRIx64 " to ACTUAL memory address 0x%" PRIx64 "\n", addr, res);
#endif
    return res;
}



/*static char dirEntStatus[1024] = {0};
const char* DirectoryController::printDirectoryEntryStatus(Addr baseAddr){
    DirEntry *entry = getDirEntry(baseAddr);
    if(!entry){
        sprintf(dirEntStatus, "[Not Created]");
    } else {
        uint32_t refs = entry->countRefs();

        if(0 == refs) sprintf(dirEntStatus, "[Noncacheable]");
        else if(entry->isDirty()){
            uint32_t owner = entry->findOwner();
            sprintf(dirEntStatus, "[owned by %s]", nodeid_to_name[owner].c_str());
        }
        else sprintf(dirEntStatus, "[Shared by %u]", refs);


    }
    return dirEntStatus;
}*/



void DirectoryController::init(unsigned int phase){
    network->init(phase);

    if (!memLink && network->initDataReady() && !network->isValidDestination(memoryName)) {
        dbg.fatal(CALL_INFO,-1,"%s, Invalid param: net_memory_name - must name a valid memory component in the system. You specified: %s\n",getName().c_str(), memoryName.c_str());
    }
    /* Pass data on to memory */
    while(MemEvent *ev = network->recvInitData()){
        dbg.debug(_L10_, "Found Init Info for address 0x%" PRIx64 "\n", ev->getAddr());
        if(isRequestAddressValid(ev)){
            ev->setBaseAddr(convertAddressToLocalAddress(ev->getBaseAddr()));
            ev->setAddr(convertAddressToLocalAddress(ev->getAddr()));
            dbg.debug(_L10_, "Sending Init Data for address 0x%" PRIx64 " to memory\n", ev->getAddr());
            if (memLink) {
                memLink->sendInitData(ev);
            } else {
                ev->setDst(memoryName);
                network->sendInitData(ev);
            }
        }
        else delete ev;
    }

}



void DirectoryController::finish(void){
    network->finish();
}



void DirectoryController::setup(void){
    network->setup();

    const std::vector<MemNIC::PeerInfo_t> &ci = network->getPeerInfo();
    for(std::vector<MemNIC::PeerInfo_t>::const_iterator i = ci.begin() ; i != ci.end() ; ++i){
        dbg.debug(_L10_, "DC found peer %d(%s) of type %d.\n", i->first.network_addr, i->first.name.c_str(), i->first.type);
        if(MemNIC::TypeCache == i->first.type || MemNIC::TypeNetworkCache == i->first.type){
            numTargets++;
            if(blocksize) {
		if(blocksize != i->second.blocksize) {
			dbg.fatal(CALL_INFO, -1, "%s, Error: block size does not match blocksize=%" PRIu32 " != %" PRIu32 "\n",
				getName().c_str(), (uint32_t) blocksize, (uint32_t) i->second.blocksize);
		}
	    }
            else            blocksize = i->second.blocksize;
        }
    }
    if(0 == numTargets) dbg.fatal(CALL_INFO,-1,"%s, Error: Did not find any caches during init\n",getName().c_str());

    network->clearPeerInfo();
    entrySize = (numTargets+1)/8 +1;
}

