## EECS 301

**Digital Logic Laboratory**

**Week 10**

3/30/2018

Note:

Topics

* FPGA Memory
	* Block RAM
	* ALM RAM
	* MLAB
* Quartus 
	* Compile Results
	* Placement Viewer
	* IP Catalog

---

### FPGA Memory

* ALM Registers
	* 1-bit Register (2 per ALM)
* ALM LUT ROM
	* Two 5-input LUT (32 x 2-bit)
	* One 6-input LUT (64 x 1-bit)
* MLAB RAM (10 ALMs)
	* 640-bit memory
	* 10 ALMs w/ 32x2-bit RAM 
* M10K BlockRAM
	* 10kbit
