verilog work "register.v"
verilog work "mux32to1.v"
verilog work "decoder5to32.v"
verilog work "registerfile.v"
verilog work "mux2to1_5bit.v"
verilog work "mux2to1.v"
verilog work "immedcalc.v"
verilog work "imem.v"
verilog work "alu.v"
verilog work "memstage.v"
verilog work "ifstage.v"
verilog work "decode.v"
verilog work "alustage.v"
verilog work "datapath.v"
verilog work "datapath_tb.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
