strict digraph "" {
	node [label="\N"];
	"720:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fa020e2fa10>",
		clk_sens=True,
		fillcolor=gold,
		label="720:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'next_state']"];
	"722:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa020e2fb10>",
		fillcolor=springgreen,
		label="722:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"720:AL" -> "722:IF"	 [cond="[]",
		lineno=None];
	"722:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa020e2fc90>",
		fillcolor=firebrick,
		label="722:NS
state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa020e2fc90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"722:IF" -> "722:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=722];
	"723:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa020e2fb50>",
		fillcolor=firebrick,
		label="723:NS
state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa020e2fb50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"722:IF" -> "723:NS"	 [cond="['rst']",
		label="!((!rst))",
		lineno=722];
	"Leaf_720:AL"	 [def_var="['state']",
		label="Leaf_720:AL"];
	"722:NS" -> "Leaf_720:AL"	 [cond="[]",
		lineno=None];
	"723:NS" -> "Leaf_720:AL"	 [cond="[]",
		lineno=None];
}
