// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "05/17/2019 09:12:20"
                                                                                
// Verilog Test Bench (with test vectors) for design :                          lab7_1
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module lab7_1_vlg_vec_tst();
// constants                                           
// general purpose registers
reg [1:0] a;
reg [1:0] b;
reg [1:0] c;
reg clk;
reg [1:0] d;
reg rst;
// wires                                               
wire led_1_1;
wire led_1_0;
wire led_0_1;
wire led_0_0;

// assign statements (if any)                          
lab7_1 i1 (
// port map - connection between master ports and signals/registers   
	.a(a),
	.b(b),
	.c(c),
	.clk(clk),
	.d(d),
	.rst(rst)
);
initial 
begin 
#1000000 $finish;
end 

// clk
always
begin
	clk = 1'b0;
	clk = #10000 1'b1;
	#10000;
end 

// rst
initial
begin
	rst = 1'b1;
end 
// a[ 1 ]
initial
begin
	a[1] = 1'b0;
	a[1] = #320000 1'b1;
	a[1] = #320000 1'b0;
	a[1] = #320000 1'b1;
end 
// a[ 0 ]
initial
begin
	repeat(3)
	begin
		a[0] = 1'b0;
		a[0] = #160000 1'b1;
		# 160000;
	end
	a[0] = 1'b0;
end 
// b[ 1 ]
initial
begin
	repeat(3)
	begin
		b[1] = 1'b0;
		b[1] = #160000 1'b1;
		# 160000;
	end
	b[1] = 1'b0;
end 
// b[ 0 ]
initial
begin
	repeat(6)
	begin
		b[0] = 1'b0;
		b[0] = #80000 1'b1;
		# 80000;
	end
	b[0] = 1'b0;
end 
// c[ 1 ]
initial
begin
	repeat(6)
	begin
		c[1] = 1'b0;
		c[1] = #80000 1'b1;
		# 80000;
	end
	c[1] = 1'b0;
end 
// c[ 0 ]
initial
begin
	repeat(12)
	begin
		c[0] = 1'b0;
		c[0] = #40000 1'b1;
		# 40000;
	end
	c[0] = 1'b0;
end 
// d[ 1 ]
initial
begin
	repeat(12)
	begin
		d[1] = 1'b0;
		d[1] = #40000 1'b1;
		# 40000;
	end
	d[1] = 1'b0;
end 
// d[ 0 ]
always
begin
	d[0] = 1'b0;
	d[0] = #20000 1'b1;
	#20000;
end 
endmodule

