$comment
	File created using the following command:
		vcd file FD_Aula1.msim.vcd -direction
$end
$date
	Sat Aug 21 18:06:03 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module fd_aula1_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 SW [9] $end
$var wire 1 1 SW [8] $end
$var wire 1 2 SW [7] $end
$var wire 1 3 SW [6] $end
$var wire 1 4 SW [5] $end
$var wire 1 5 SW [4] $end
$var wire 1 6 SW [3] $end
$var wire 1 7 SW [2] $end
$var wire 1 8 SW [1] $end
$var wire 1 9 SW [0] $end

$scope module i1 $end
$var wire 1 : gnd $end
$var wire 1 ; vcc $end
$var wire 1 < unknown $end
$var wire 1 = devoe $end
$var wire 1 > devclrn $end
$var wire 1 ? devpor $end
$var wire 1 @ ww_devoe $end
$var wire 1 A ww_devclrn $end
$var wire 1 B ww_devpor $end
$var wire 1 C ww_CLOCK_50 $end
$var wire 1 D ww_KEY [3] $end
$var wire 1 E ww_KEY [2] $end
$var wire 1 F ww_KEY [1] $end
$var wire 1 G ww_KEY [0] $end
$var wire 1 H ww_SW [9] $end
$var wire 1 I ww_SW [8] $end
$var wire 1 J ww_SW [7] $end
$var wire 1 K ww_SW [6] $end
$var wire 1 L ww_SW [5] $end
$var wire 1 M ww_SW [4] $end
$var wire 1 N ww_SW [3] $end
$var wire 1 O ww_SW [2] $end
$var wire 1 P ww_SW [1] $end
$var wire 1 Q ww_SW [0] $end
$var wire 1 R ww_LEDR [9] $end
$var wire 1 S ww_LEDR [8] $end
$var wire 1 T ww_LEDR [7] $end
$var wire 1 U ww_LEDR [6] $end
$var wire 1 V ww_LEDR [5] $end
$var wire 1 W ww_LEDR [4] $end
$var wire 1 X ww_LEDR [3] $end
$var wire 1 Y ww_LEDR [2] $end
$var wire 1 Z ww_LEDR [1] $end
$var wire 1 [ ww_LEDR [0] $end
$var wire 1 \ \CLOCK_50~input_o\ $end
$var wire 1 ] \KEY[3]~input_o\ $end
$var wire 1 ^ \LEDR[0]~output_o\ $end
$var wire 1 _ \LEDR[1]~output_o\ $end
$var wire 1 ` \LEDR[2]~output_o\ $end
$var wire 1 a \LEDR[3]~output_o\ $end
$var wire 1 b \LEDR[4]~output_o\ $end
$var wire 1 c \LEDR[5]~output_o\ $end
$var wire 1 d \LEDR[6]~output_o\ $end
$var wire 1 e \LEDR[7]~output_o\ $end
$var wire 1 f \LEDR[8]~output_o\ $end
$var wire 1 g \LEDR[9]~output_o\ $end
$var wire 1 h \KEY[0]~input_o\ $end
$var wire 1 i \SW[4]~input_o\ $end
$var wire 1 j \SW[6]~input_o\ $end
$var wire 1 k \ULA1|Add0~18_cout\ $end
$var wire 1 l \ULA1|Add0~1_sumout\ $end
$var wire 1 m \SW[0]~input_o\ $end
$var wire 1 n \KEY[1]~input_o\ $end
$var wire 1 o \SW[5]~input_o\ $end
$var wire 1 p \KEY[2]~input_o\ $end
$var wire 1 q \SW[7]~input_o\ $end
$var wire 1 r \ULA1|Add0~2\ $end
$var wire 1 s \ULA1|Add0~5_sumout\ $end
$var wire 1 t \SW[1]~input_o\ $end
$var wire 1 u \SW[8]~input_o\ $end
$var wire 1 v \ULA1|Add0~6\ $end
$var wire 1 w \ULA1|Add0~9_sumout\ $end
$var wire 1 x \SW[2]~input_o\ $end
$var wire 1 y \SW[9]~input_o\ $end
$var wire 1 z \ULA1|Add0~10\ $end
$var wire 1 { \ULA1|Add0~13_sumout\ $end
$var wire 1 | \SW[3]~input_o\ $end
$var wire 1 } \REG1|DOUT\ [3] $end
$var wire 1 ~ \REG1|DOUT\ [2] $end
$var wire 1 !! \REG1|DOUT\ [1] $end
$var wire 1 "! \REG1|DOUT\ [0] $end
$var wire 1 #! \ALT_INV_KEY[1]~input_o\ $end
$var wire 1 $! \ALT_INV_SW[4]~input_o\ $end
$var wire 1 %! \ALT_INV_SW[5]~input_o\ $end
$var wire 1 &! \ALT_INV_SW[6]~input_o\ $end
$var wire 1 '! \ALT_INV_SW[8]~input_o\ $end
$var wire 1 (! \ALT_INV_SW[7]~input_o\ $end
$var wire 1 )! \ALT_INV_SW[9]~input_o\ $end
$var wire 1 *! \REG1|ALT_INV_DOUT\ [3] $end
$var wire 1 +! \REG1|ALT_INV_DOUT\ [2] $end
$var wire 1 ,! \REG1|ALT_INV_DOUT\ [1] $end
$var wire 1 -! \REG1|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0:
1;
x<
1=
1>
1?
1@
1A
1B
0C
0\
0]
0^
0_
0`
0a
0b
0c
1d
1e
0f
1g
0h
1i
1j
0k
1l
0m
0n
1o
0p
1q
0r
1s
0t
0u
0v
0w
0x
0y
0z
0{
0|
1#!
0$!
0%!
0&!
1'!
0(!
1)!
0"
0#
0$
0%
00
01
12
13
14
15
06
07
08
09
1&
0'
1(
1)
0*
0+
0,
0-
0.
0/
0D
0E
0F
0G
0H
0I
1J
1K
1L
1M
0N
0O
0P
0Q
1R
0S
1T
1U
0V
0W
0X
0Y
0Z
0[
0}
0~
0!!
0"!
1*!
1+!
1,!
1-!
$end
#10000
1%
1G
1h
#20000
0%
1#
1$
0G
1F
1E
1p
1n
0h
0#!
1f
0e
1S
0T
1'
0(
#30000
1%
1G
1h
1"!
1!!
0,!
0-!
0l
1r
0s
1v
1_
1^
1w
1s
1Z
1[
1/
1.
#40000
0%
0G
0h
#50000
1%
1G
1h
0"!
1~
0+!
1-!
1l
0r
0w
1z
1`
0^
1{
0s
1Y
0[
0/
1-
#60000
0%
0G
0h
#70000
1%
1G
1h
1"!
0!!
0~
1}
0*!
1+!
1,!
0-!
0l
1r
1s
0v
1w
0z
0{
1a
0`
0_
1^
1{
0w
0s
1v
1X
0Y
0Z
1[
1w
1/
0.
0-
1,
#80000
0%
11
02
03
05
0G
0M
0K
0J
1I
1u
0q
0j
0i
0h
1$!
1&!
1(!
0'!
1k
0{
0d
1l
0U
0)
#90000
1%
1G
1h
1~
0}
1*!
0+!
0w
1z
1{
0a
1`
0{
0X
1Y
1-
0,
#100000
0%
0G
0h
#110000
1%
0#
1G
0E
0p
1h
0f
0S
0'
#120000
0%
0G
0h
#130000
1%
1G
1h
#140000
0%
0G
0h
#150000
1%
1G
1h
#160000
0%
0G
0h
#170000
1%
1G
1h
#180000
0%
0G
0h
#190000
1%
01
12
13
1G
1K
1J
0I
0u
1q
1j
1h
0&!
0(!
1'!
1w
1s
0v
0l
0w
#200000
0%
15
0G
1M
1i
0h
0$!
0k
1l
0s
1v
1w
0z
1{
1d
0{
0w
1z
0l
1U
1{
1)
#210000
1%
1G
1h
#220000
0%
0G
0h
#230000
1%
1G
1h
#240000
