
*** Running vivado
    with args -log lab6_me_match_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab6_me_match_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source lab6_me_match_0_0.tcl -notrace
Command: synth_design -top lab6_me_match_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7276 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 284.703 ; gain = 75.809
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab6_me_match_0_0' [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ip/lab6_me_match_0_0/synth/lab6_me_match_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'me_match_v1_0' [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'me_match_v1_0_S00_AXI' [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_SHIFT_ABS bound to: 3'b001 
	Parameter S_LOAD bound to: 3'b010 
	Parameter S_SAD bound to: 3'b011 
	Parameter S_MIN_SAD bound to: 3'b100 
	Parameter S_CHECK_END bound to: 3'b101 
INFO: [Synth 8-638] synthesizing module 'sram' [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:893]
	Parameter DATA_WIDTH bound to: 384 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter RAM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sram' (1#1) [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:893]
INFO: [Synth 8-256] done synthesizing module 'me_match_v1_0_S00_AXI' (2#1) [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'me_match_v1_0' (3#1) [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'lab6_me_match_0_0' (4#1) [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ip/lab6_me_match_0_0/synth/lab6_me_match_0_0.v:57]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[31]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[30]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[29]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[28]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[27]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[26]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[25]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[24]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[23]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[22]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[21]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[20]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[19]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[18]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[17]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[16]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[15]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[14]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[13]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[12]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[11]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[10]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[9]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[8]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[7]
WARNING: [Synth 8-3331] design sram has unconnected port sram_addr[6]
WARNING: [Synth 8-3331] design me_match_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design me_match_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design me_match_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design me_match_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design me_match_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design me_match_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 356.723 ; gain = 147.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 356.723 ; gain = 147.828
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.293 . Memory (MB): peak = 683.363 ; gain = 7.367
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 683.363 ; gain = 474.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 683.363 ; gain = 474.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 683.363 ; gain = 474.469
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:760]
INFO: [Common 17-14] Message 'Synth 8-5818' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:880]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:880]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:880]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:880]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:880]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:880]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:880]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:880]
INFO: [Synth 8-5545] ROM "cb_bank_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prev_pixel_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "reg_partial_sum_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Q_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Q_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Q_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Q_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_out_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_out_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mvx" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mvx" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sad" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "finish" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'i' [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:722]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 683.363 ; gain = 474.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |case__38__GD               |           1|     32640|
|2     |me_match_v1_0_S00_AXI__GB1 |           1|     12682|
|3     |me_match_v1_0_S00_AXI__GB2 |           1|     32768|
|4     |me_match_v1_0_S00_AXI__GB3 |           1|     26453|
|5     |me_match_v1_0_S00_AXI__GB4 |           1|      6262|
|6     |me_match_v1_0_S00_AXI__GB5 |           1|     10850|
|7     |me_match_v1_0_S00_AXI__GB6 |           1|        77|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   8 Input     16 Bit       Adders := 1     
	   8 Input     13 Bit       Adders := 8     
	   4 Input     10 Bit       Adders := 64    
	   3 Input      8 Bit       Adders := 256   
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              384 Bit    Registers := 1     
	              128 Bit    Registers := 32    
	               32 Bit    Registers := 27    
	               13 Bit    Registers := 8     
	               10 Bit    Registers := 64    
	                8 Bit    Registers := 256   
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    384 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   7 Input    128 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 26    
	   4 Input     32 Bit        Muxes := 1     
	  18 Input     32 Bit        Muxes := 17    
	   7 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 512   
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 29    
	   9 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sram 
Detailed RTL Component Info : 
+---Registers : 
	              384 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    384 Bit        Muxes := 1     
Module me_match_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   8 Input     16 Bit       Adders := 1     
	   8 Input     13 Bit       Adders := 8     
	   4 Input     10 Bit       Adders := 64    
	   3 Input      8 Bit       Adders := 256   
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 32    
	               32 Bit    Registers := 27    
	               13 Bit    Registers := 8     
	               10 Bit    Registers := 64    
	                8 Bit    Registers := 256   
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   7 Input    128 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 26    
	   4 Input     32 Bit        Muxes := 1     
	  18 Input     32 Bit        Muxes := 17    
	   7 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 512   
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 29    
	   9 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design lab6_me_match_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design lab6_me_match_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design lab6_me_match_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design lab6_me_match_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design lab6_me_match_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design lab6_me_match_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'me_match_v1_0_S00_AXI_insti_6/axi_bresp_reg[0]' (FDRE) to 'me_match_v1_0_S00_AXI_insti_6/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me_match_v1_0_S00_AXI_insti_6/\axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'me_match_v1_0_S00_AXI_insti_6/axi_rresp_reg[0]' (FDRE) to 'me_match_v1_0_S00_AXI_insti_6/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me_match_v1_0_S00_AXI_insti_6/\axi_rresp_reg[1] )
INFO: [Synth 8-4471] merging register 'mvx_reg[31:0]' into 'mvx_reg[31:0]' [c:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/3c64/hdl/me_match_v1_0_S00_AXI.v:724]
INFO: [Synth 8-5545] ROM "data_out_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_out_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mvx" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mvx" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Q_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Q_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design me_match_v1_0_S00_AXI__GB1 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design me_match_v1_0_S00_AXI__GB1 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design me_match_v1_0_S00_AXI__GB1 has port P[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'min_sad_reg[16]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[17]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[18]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[19]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[20]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[21]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[22]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[23]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[24]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[25]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[26]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[27]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[28]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[29]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[30]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i__26)
INFO: [Synth 8-3886] merging instance 'i' (LD) to 'i__0'
INFO: [Synth 8-3886] merging instance 'i__0' (LD) to 'i__1'
INFO: [Synth 8-3886] merging instance 'i__1' (LD) to 'i__2'
INFO: [Synth 8-3886] merging instance 'i__2' (LD) to 'i__3'
INFO: [Synth 8-3886] merging instance 'i__3' (LD) to 'i__4'
INFO: [Synth 8-3886] merging instance 'i__4' (LD) to 'i__5'
INFO: [Synth 8-3886] merging instance 'i__5' (LD) to 'i__6'
INFO: [Synth 8-3886] merging instance 'i__6' (LD) to 'i__7'
INFO: [Synth 8-3886] merging instance 'i__7' (LD) to 'i__8'
INFO: [Synth 8-3886] merging instance 'i__8' (LD) to 'i__9'
INFO: [Synth 8-3886] merging instance 'i__9' (LD) to 'i__10'
INFO: [Synth 8-3886] merging instance 'i__10' (LD) to 'i__11'
INFO: [Synth 8-3886] merging instance 'i__11' (LD) to 'i__12'
INFO: [Synth 8-3886] merging instance 'i__12' (LD) to 'i__13'
INFO: [Synth 8-3886] merging instance 'i__13' (LD) to 'i__14'
INFO: [Synth 8-3886] merging instance 'i__14' (LD) to 'i__15'
INFO: [Synth 8-3886] merging instance 'i__15' (LD) to 'i__16'
INFO: [Synth 8-3886] merging instance 'i__16' (LD) to 'i__17'
INFO: [Synth 8-3886] merging instance 'i__17' (LD) to 'i__18'
INFO: [Synth 8-3886] merging instance 'i__18' (LD) to 'i__19'
INFO: [Synth 8-3886] merging instance 'i__19' (LD) to 'i__20'
INFO: [Synth 8-3886] merging instance 'i__20' (LD) to 'i__21'
INFO: [Synth 8-3886] merging instance 'i__21' (LD) to 'i__22'
INFO: [Synth 8-3886] merging instance 'i__22' (LD) to 'i__23'
INFO: [Synth 8-3886] merging instance 'i__23' (LD) to 'i__24'
INFO: [Synth 8-3886] merging instance 'i__24' (LD) to 'i__25'
INFO: [Synth 8-3886] merging instance 'i__25' (LD) to 'i__27'
INFO: [Synth 8-3886] merging instance 'i__27' (LD) to 'i__28'
INFO: [Synth 8-3886] merging instance 'i__28' (LD) to 'i__29'
INFO: [Synth 8-3886] merging instance 'i__29' (LD) to 'i__30'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i__30)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 683.363 ; gain = 474.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|me_match_v1_0_S00_AXI__GB1 | bram/RAM_reg | 64 x 384(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 11     | 0      | 
+---------------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |case__38__GD               |           1|      1271|
|2     |me_match_v1_0_S00_AXI__GB1 |           1|      3419|
|3     |me_match_v1_0_S00_AXI__GB2 |           1|      1655|
|4     |me_match_v1_0_S00_AXI__GB3 |           1|     29357|
|5     |me_match_v1_0_S00_AXI__GB4 |           1|      6650|
|6     |me_match_v1_0_S00_AXI__GB5 |           1|     12060|
|7     |me_match_v1_0_S00_AXI__GB6 |           1|        67|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 689.461 ; gain = 480.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:02 . Memory (MB): peak = 698.117 ; gain = 489.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |case__38__GD               |           1|       848|
|2     |me_match_v1_0_S00_AXI__GB1 |           1|      3419|
|3     |me_match_v1_0_S00_AXI__GB2 |           1|      1232|
|4     |me_match_v1_0_S00_AXI__GB3 |           1|     29357|
|5     |me_match_v1_0_S00_AXI__GB4 |           1|      6650|
|6     |me_match_v1_0_S00_AXI__GB5 |           1|     12060|
|7     |me_match_v1_0_S00_AXI__GB6 |           1|        67|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:15 . Memory (MB): peak = 714.859 ; gain = 505.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |me_match_v1_0_S00_AXI__GB3 |           1|     11238|
|2     |me_match_v1_0_S00_AXI__GB5 |           1|      4478|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/me_match_v1_0_S00_AXI_inst/bram/RAM_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:18 . Memory (MB): peak = 714.859 ; gain = 505.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:19 . Memory (MB): peak = 714.859 ; gain = 505.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:20 . Memory (MB): peak = 714.859 ; gain = 505.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:20 . Memory (MB): peak = 714.859 ; gain = 505.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:21 . Memory (MB): peak = 714.859 ; gain = 505.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:21 . Memory (MB): peak = 714.859 ; gain = 505.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1122|
|2     |LUT1     |   204|
|3     |LUT2     |  3524|
|4     |LUT3     |  3354|
|5     |LUT4     |  2632|
|6     |LUT5     |   782|
|7     |LUT6     |  1261|
|8     |MUXF7    |    72|
|9     |MUXF8    |    32|
|10    |RAMB18E1 |    11|
|11    |XORCY    |     1|
|12    |FDRE     |  6395|
|13    |FDSE     |  1296|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      | 20686|
|2     |  inst                         |me_match_v1_0         | 20686|
|3     |    me_match_v1_0_S00_AXI_inst |me_match_v1_0_S00_AXI | 20686|
|4     |      bram                     |sram                  |  1049|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:21 . Memory (MB): peak = 714.859 ; gain = 505.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:01:11 . Memory (MB): peak = 714.859 ; gain = 179.324
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:22 . Memory (MB): peak = 714.859 ; gain = 505.965
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1134 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'lab6_me_match_0_0' is not ideal for floorplanning, since the cellview 'me_match_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
307 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:23 . Memory (MB): peak = 714.859 ; gain = 505.965
INFO: [Common 17-1381] The checkpoint 'C:/Users/Berlin/Desktop/0620/0620_lab_BRAM/0316303_0619/0316303_0619.runs/lab6_me_match_0_0_synth_1/lab6_me_match_0_0.dcp' has been generated.
