<dec f='llvm/llvm/utils/TableGen/InfoByHwMode.h' l='150' type='unsigned int'/>
<use f='llvm/llvm/utils/TableGen/InfoByHwMode.h' l='157' u='r' c='_ZNK4llvm11RegSizeInfoeqERKS0_'/>
<use f='llvm/llvm/utils/TableGen/InfoByHwMode.h' l='158' u='r' c='_ZNK4llvm11RegSizeInfoeqERKS0_'/>
<offset>32</offset>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='790' u='w' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/InfoByHwMode.cpp' l='124' u='w' c='_ZN4llvm11RegSizeInfoC1EPNS_6RecordERKNS_14CodeGenHwModesE'/>
<use f='llvm/llvm/utils/TableGen/InfoByHwMode.cpp' l='129' u='r' c='_ZNK4llvm11RegSizeInfoltERKS0_'/>
<use f='llvm/llvm/utils/TableGen/InfoByHwMode.cpp' l='130' u='r' c='_ZNK4llvm11RegSizeInfoltERKS0_'/>
<use f='llvm/llvm/utils/TableGen/InfoByHwMode.cpp' l='136' u='r' c='_ZNK4llvm11RegSizeInfo12isSubClassOfERKS0_'/>
<use f='llvm/llvm/utils/TableGen/InfoByHwMode.cpp' l='136' u='r' c='_ZNK4llvm11RegSizeInfo12isSubClassOfERKS0_'/>
<use f='llvm/llvm/utils/TableGen/InfoByHwMode.cpp' l='140' u='r' c='_ZNK4llvm11RegSizeInfo13writeToStreamERNS_11raw_ostreamE'/>
<use f='llvm/llvm/utils/TableGen/InfoByHwMode.cpp' l='174' u='r' c='_ZNK4llvm19RegSizeInfoByHwMode20hasStricterSpillThanERKS0_'/>
<use f='llvm/llvm/utils/TableGen/InfoByHwMode.cpp' l='175' u='r' c='_ZNK4llvm19RegSizeInfoByHwMode20hasStricterSpillThanERKS0_'/>
<use f='llvm/llvm/utils/TableGen/RegisterBankEmitter.cpp' l='87' u='r' c='_ZN12_GLOBAL__N_112RegisterBank16addRegisterClassEPKN4llvm20CodeGenRegisterClassE'/>
<use f='llvm/llvm/utils/TableGen/RegisterBankEmitter.cpp' l='88' u='r' c='_ZN12_GLOBAL__N_112RegisterBank16addRegisterClassEPKN4llvm20CodeGenRegisterClassE'/>
<use f='llvm/llvm/utils/TableGen/RegisterBankEmitter.cpp' l='246' u='r' c='_ZN12_GLOBAL__N_119RegisterBankEmitter27emitBaseClassImplementationERN4llvm11raw_ostreamENS1_9StringRefERSt6vectorINS_12RegisterBankESaIS6_EE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1282' u='r' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1629' u='r' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9debugDumpERN4llvm11raw_ostreamE'/>
