module seven_seg_decoder(Z,Y,X,W,A,B,C,D,E,F,G);
	input Z,X,Y,W;
	output A,B,C,D,E,F,G;
	reg [6:0] DISPLAY;
	always @(Z or X or Y or W)
	begin 
		case ({Z,Y,X,W}) 
			4'b0000: DISPLAY = 7'b0000001;
			4'b0001: DISPLAY = 7'b1001111;
			4'b0010: DISPLAY = 7'b0010010;
			4'b0011: DISPLAY = 7'b0000110;
			4'b0100: DISPLAY = 7'b1001100;
			4'b0101: DISPLAY = 7'b0100100;
			4'b0110: DISPLAY = 7'b0100000;
			4'b0111: DISPLAY = 7'b0001111;
			4'b1000: DISPLAY = 7'b0000000;
			4'b1001: DISPLAY = 7'b0000100;
			4'b1010: DISPLAY = 7'b0001000;
			4'b1011: DISPLAY = 7'b1100000;
			4'b1100: DISPLAY = 7'b0110001;
			4'b1101: DISPLAY = 7'b1000010;
			4'b1110: DISPLAY = 7'b0110000;
			4'b1111: DISPLAY = 7'b0111000;
		endcase
	end 
	assign {A,B,C,D,E,F,G} = DISPLAY;

endmodule
		