{
  "module_name": "system_global.h",
  "hash_id": "96b43e03f2269193fc0cf2e5631423d1f79049867d9df25acbb9c8a41450b616",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/media/atomisp/pci/system_global.h",
  "human_readable_source": " \n\n \n\n#ifndef __SYSTEM_GLOBAL_H_INCLUDED__\n#define __SYSTEM_GLOBAL_H_INCLUDED__\n\n \n\n#define DMA_DDR_TO_VAMEM_WORKAROUND\n#define DMA_DDR_TO_HMEM_WORKAROUND\n\n \n#define HIVE_ISP_MAX_BURST_LENGTH\t1024\n\n \n#define ISP2400_DMA_MAX_BURST_LENGTH\t128\n#define ISP2401_DMA_MAX_BURST_LENGTH\t2\n\n#include <hive_isp_css_defs.h>\n#include <type_support.h>\n\n \n#include \"hive_types.h\"\n\n \n#define HRT_VADDRESS_WIDTH\t32\n\n#define SIZEOF_HRT_REG\t\t(HRT_DATA_WIDTH >> 3)\n#define HIVE_ISP_CTRL_DATA_BYTES (HIVE_ISP_CTRL_DATA_WIDTH / 8)\n\n \n#define HRT_BUS_WIDTH\t\tHIVE_ISP_CTRL_DATA_WIDTH\n#define HRT_BUS_BYTES\t\tHIVE_ISP_CTRL_DATA_BYTES\n\ntypedef u32\t\t\thrt_bus_align_t;\n\n \ntypedef enum {\n\tDDR0_ID = 0,\n\tN_DDR_ID\n} ddr_ID_t;\n\ntypedef enum {\n\tISP0_ID = 0,\n\tN_ISP_ID\n} isp_ID_t;\n\ntypedef enum {\n\tSP0_ID = 0,\n\tN_SP_ID\n} sp_ID_t;\n\ntypedef enum {\n\tMMU0_ID = 0,\n\tMMU1_ID,\n\tN_MMU_ID\n} mmu_ID_t;\n\ntypedef enum {\n\tDMA0_ID = 0,\n\tN_DMA_ID\n} dma_ID_t;\n\ntypedef enum {\n\tGDC0_ID = 0,\n\tGDC1_ID,\n\tN_GDC_ID\n} gdc_ID_t;\n\n \n#define N_GDC_ID_CPP 2\n\ntypedef enum {\n\tVAMEM0_ID = 0,\n\tVAMEM1_ID,\n\tVAMEM2_ID,\n\tN_VAMEM_ID\n} vamem_ID_t;\n\ntypedef enum {\n\tBAMEM0_ID = 0,\n\tN_BAMEM_ID\n} bamem_ID_t;\n\ntypedef enum {\n\tHMEM0_ID = 0,\n\tN_HMEM_ID\n} hmem_ID_t;\n\ntypedef enum {\n\tIRQ0_ID = 0,\t \n\tIRQ1_ID,\t \n\tIRQ2_ID,\t \n\tIRQ3_ID,\t \n\tN_IRQ_ID\n} irq_ID_t;\n\ntypedef enum {\n\tFIFO_MONITOR0_ID = 0,\n\tN_FIFO_MONITOR_ID\n} fifo_monitor_ID_t;\n\ntypedef enum {\n\tGP_DEVICE0_ID = 0,\n\tN_GP_DEVICE_ID\n} gp_device_ID_t;\n\ntypedef enum {\n\tGP_TIMER0_ID = 0,\n\tGP_TIMER1_ID,\n\tGP_TIMER2_ID,\n\tGP_TIMER3_ID,\n\tGP_TIMER4_ID,\n\tGP_TIMER5_ID,\n\tGP_TIMER6_ID,\n\tGP_TIMER7_ID,\n\tN_GP_TIMER_ID\n} gp_timer_ID_t;\n\ntypedef enum {\n\tGPIO0_ID = 0,\n\tN_GPIO_ID\n} gpio_ID_t;\n\ntypedef enum {\n\tTIMED_CTRL0_ID = 0,\n\tN_TIMED_CTRL_ID\n} timed_ctrl_ID_t;\n\ntypedef enum {\n\tINPUT_FORMATTER0_ID = 0,\n\tINPUT_FORMATTER1_ID,\n\tINPUT_FORMATTER2_ID,\n\tINPUT_FORMATTER3_ID,\n\tN_INPUT_FORMATTER_ID\n} input_formatter_ID_t;\n\n \n#define INPUT_FORMATTER0_SRST_OFFSET\t0x0824\n#define INPUT_FORMATTER1_SRST_OFFSET\t0x0624\n#define INPUT_FORMATTER2_SRST_OFFSET\t0x0424\n#define INPUT_FORMATTER3_SRST_OFFSET\t0x0224\n\n#define INPUT_FORMATTER0_SRST_MASK\t\t0x0001\n#define INPUT_FORMATTER1_SRST_MASK\t\t0x0002\n#define INPUT_FORMATTER2_SRST_MASK\t\t0x0004\n#define INPUT_FORMATTER3_SRST_MASK\t\t0x0008\n\ntypedef enum {\n\tINPUT_SYSTEM0_ID = 0,\n\tN_INPUT_SYSTEM_ID\n} input_system_ID_t;\n\ntypedef enum {\n\tRX0_ID = 0,\n\tN_RX_ID\n} rx_ID_t;\n\nenum mipi_port_id {\n\tMIPI_PORT0_ID = 0,\n\tMIPI_PORT1_ID,\n\tMIPI_PORT2_ID,\n\tN_MIPI_PORT_ID\n};\n\n#define\tN_RX_CHANNEL_ID\t\t4\n\n \ntypedef enum {\n\tCSI_PORT0_ID = 0,\n\tCSI_PORT1_ID,\n\tCSI_PORT2_ID,\n\tTPG_PORT0_ID,\n\tPRBS_PORT0_ID,\n\tFIFO_PORT0_ID,\n\tMEMORY_PORT0_ID,\n\tN_INPUT_PORT_ID\n} input_port_ID_t;\n\ntypedef enum {\n\tCAPTURE_UNIT0_ID = 0,\n\tCAPTURE_UNIT1_ID,\n\tCAPTURE_UNIT2_ID,\n\tACQUISITION_UNIT0_ID,\n\tDMA_UNIT0_ID,\n\tCTRL_UNIT0_ID,\n\tGPREGS_UNIT0_ID,\n\tFIFO_UNIT0_ID,\n\tIRQ_UNIT0_ID,\n\tN_SUB_SYSTEM_ID\n} sub_system_ID_t;\n\n#define\tN_CAPTURE_UNIT_ID\t\t3\n#define\tN_ACQUISITION_UNIT_ID\t\t1\n#define\tN_CTRL_UNIT_ID\t\t\t1\n\n\nenum ia_css_isp_memories {\n\tIA_CSS_ISP_PMEM0 = 0,\n\tIA_CSS_ISP_DMEM0,\n\tIA_CSS_ISP_VMEM0,\n\tIA_CSS_ISP_VAMEM0,\n\tIA_CSS_ISP_VAMEM1,\n\tIA_CSS_ISP_VAMEM2,\n\tIA_CSS_ISP_HMEM0,\n\tIA_CSS_SP_DMEM0,\n\tIA_CSS_DDR,\n\tN_IA_CSS_MEMORIES\n};\n\n#define IA_CSS_NUM_MEMORIES 9\n \n#define N_IA_CSS_ISP_MEMORIES   IA_CSS_NUM_MEMORIES\n#define IA_CSS_NUM_ISP_MEMORIES IA_CSS_NUM_MEMORIES\n\n \n\ntypedef enum {\n\tISYS_IRQ0_ID = 0,\t \n\tISYS_IRQ1_ID,\t \n\tISYS_IRQ2_ID,\t \n\tN_ISYS_IRQ_ID\n} isys_irq_ID_t;\n\n\n \ntypedef enum {\n\tIBUF_CTRL0_ID = 0,\t \n\tIBUF_CTRL1_ID,\t\t \n\tIBUF_CTRL2_ID,\t\t \n\tN_IBUF_CTRL_ID\n} ibuf_ctrl_ID_t;\n \n\n \ntypedef enum {\n\tSTREAM2MMIO0_ID = 0,\t \n\tSTREAM2MMIO1_ID,\t \n\tSTREAM2MMIO2_ID,\t \n\tN_STREAM2MMIO_ID\n} stream2mmio_ID_t;\n\ntypedef enum {\n\t \n\tSTREAM2MMIO_SID0_ID = 0,\n\tSTREAM2MMIO_SID1_ID,\n\tSTREAM2MMIO_SID2_ID,\n\tSTREAM2MMIO_SID3_ID,\n\tSTREAM2MMIO_SID4_ID,\n\tSTREAM2MMIO_SID5_ID,\n\tSTREAM2MMIO_SID6_ID,\n\tSTREAM2MMIO_SID7_ID,\n\tN_STREAM2MMIO_SID_ID\n} stream2mmio_sid_ID_t;\n \n\n \ntypedef enum {\n\tCSI_RX_BACKEND0_ID = 0,\t \n\tCSI_RX_BACKEND1_ID,\t\t \n\tCSI_RX_BACKEND2_ID,\t\t \n\tN_CSI_RX_BACKEND_ID\n} csi_rx_backend_ID_t;\n\ntypedef enum {\n\tCSI_RX_FRONTEND0_ID = 0,\t \n\tCSI_RX_FRONTEND1_ID,\t\t \n\tCSI_RX_FRONTEND2_ID,\t\t \n#define N_CSI_RX_FRONTEND_ID (CSI_RX_FRONTEND2_ID + 1)\n} csi_rx_frontend_ID_t;\n\ntypedef enum {\n\tCSI_RX_DLANE0_ID = 0,\t\t \n\tCSI_RX_DLANE1_ID,\t\t \n\tCSI_RX_DLANE2_ID,\t\t \n\tCSI_RX_DLANE3_ID,\t\t \n\tN_CSI_RX_DLANE_ID\n} csi_rx_fe_dlane_ID_t;\n \n\ntypedef enum {\n\tISYS2401_DMA0_ID = 0,\n\tN_ISYS2401_DMA_ID\n} isys2401_dma_ID_t;\n\n \ntypedef enum {\n\tPIXELGEN0_ID = 0,\n\tPIXELGEN1_ID,\n\tPIXELGEN2_ID,\n\tN_PIXELGEN_ID\n} pixelgen_ID_t;\n \n\ntypedef enum {\n\tINPUT_SYSTEM_CSI_PORT0_ID = 0,\n\tINPUT_SYSTEM_CSI_PORT1_ID,\n\tINPUT_SYSTEM_CSI_PORT2_ID,\n\n\tINPUT_SYSTEM_PIXELGEN_PORT0_ID,\n\tINPUT_SYSTEM_PIXELGEN_PORT1_ID,\n\tINPUT_SYSTEM_PIXELGEN_PORT2_ID,\n\n\tN_INPUT_SYSTEM_INPUT_PORT_ID\n} input_system_input_port_ID_t;\n\n#define N_INPUT_SYSTEM_CSI_PORT\t3\n\ntypedef enum {\n\tISYS2401_DMA_CHANNEL_0 = 0,\n\tISYS2401_DMA_CHANNEL_1,\n\tISYS2401_DMA_CHANNEL_2,\n\tISYS2401_DMA_CHANNEL_3,\n\tISYS2401_DMA_CHANNEL_4,\n\tISYS2401_DMA_CHANNEL_5,\n\tISYS2401_DMA_CHANNEL_6,\n\tISYS2401_DMA_CHANNEL_7,\n\tISYS2401_DMA_CHANNEL_8,\n\tISYS2401_DMA_CHANNEL_9,\n\tISYS2401_DMA_CHANNEL_10,\n\tISYS2401_DMA_CHANNEL_11,\n\tN_ISYS2401_DMA_CHANNEL\n} isys2401_dma_channel;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}