
SDCard rider.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008460  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000530  08008600  08008600  00018600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b30  08008b30  0002009c  2**0
                  CONTENTS
  4 .ARM          00000008  08008b30  08008b30  00018b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008b38  08008b38  0002009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b38  08008b38  00018b38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008b3c  08008b3c  00018b3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  08008b40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006c8  2000009c  08008bdc  0002009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000764  08008bdc  00020764  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017fca  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003931  00000000  00000000  00038096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010c0  00000000  00000000  0003b9c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f38  00000000  00000000  0003ca88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000198b8  00000000  00000000  0003d9c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018a7a  00000000  00000000  00057278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000909fd  00000000  00000000  0006fcf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001006ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000463c  00000000  00000000  00100744  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000009c 	.word	0x2000009c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080085e8 	.word	0x080085e8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000a0 	.word	0x200000a0
 80001dc:	080085e8 	.word	0x080085e8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b96e 	b.w	8000584 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468c      	mov	ip, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	f040 8083 	bne.w	80003d6 <__udivmoddi4+0x116>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d947      	bls.n	8000366 <__udivmoddi4+0xa6>
 80002d6:	fab2 f282 	clz	r2, r2
 80002da:	b142      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002dc:	f1c2 0020 	rsb	r0, r2, #32
 80002e0:	fa24 f000 	lsr.w	r0, r4, r0
 80002e4:	4091      	lsls	r1, r2
 80002e6:	4097      	lsls	r7, r2
 80002e8:	ea40 0c01 	orr.w	ip, r0, r1
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbbc f6f8 	udiv	r6, ip, r8
 80002f8:	fa1f fe87 	uxth.w	lr, r7
 80002fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb06 f10e 	mul.w	r1, r6, lr
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18fb      	adds	r3, r7, r3
 800030e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000312:	f080 8119 	bcs.w	8000548 <__udivmoddi4+0x288>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8116 	bls.w	8000548 <__udivmoddi4+0x288>
 800031c:	3e02      	subs	r6, #2
 800031e:	443b      	add	r3, r7
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0f8 	udiv	r0, r3, r8
 8000328:	fb08 3310 	mls	r3, r8, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fe0e 	mul.w	lr, r0, lr
 8000334:	45a6      	cmp	lr, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	193c      	adds	r4, r7, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800033e:	f080 8105 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000342:	45a6      	cmp	lr, r4
 8000344:	f240 8102 	bls.w	800054c <__udivmoddi4+0x28c>
 8000348:	3802      	subs	r0, #2
 800034a:	443c      	add	r4, r7
 800034c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000350:	eba4 040e 	sub.w	r4, r4, lr
 8000354:	2600      	movs	r6, #0
 8000356:	b11d      	cbz	r5, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c5 4300 	strd	r4, r3, [r5]
 8000360:	4631      	mov	r1, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	b902      	cbnz	r2, 800036a <__udivmoddi4+0xaa>
 8000368:	deff      	udf	#255	; 0xff
 800036a:	fab2 f282 	clz	r2, r2
 800036e:	2a00      	cmp	r2, #0
 8000370:	d150      	bne.n	8000414 <__udivmoddi4+0x154>
 8000372:	1bcb      	subs	r3, r1, r7
 8000374:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	2601      	movs	r6, #1
 800037e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000382:	0c21      	lsrs	r1, r4, #16
 8000384:	fb0e 331c 	mls	r3, lr, ip, r3
 8000388:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800038c:	fb08 f30c 	mul.w	r3, r8, ip
 8000390:	428b      	cmp	r3, r1
 8000392:	d907      	bls.n	80003a4 <__udivmoddi4+0xe4>
 8000394:	1879      	adds	r1, r7, r1
 8000396:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0xe2>
 800039c:	428b      	cmp	r3, r1
 800039e:	f200 80e9 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003a2:	4684      	mov	ip, r0
 80003a4:	1ac9      	subs	r1, r1, r3
 80003a6:	b2a3      	uxth	r3, r4
 80003a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80003b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003b4:	fb08 f800 	mul.w	r8, r8, r0
 80003b8:	45a0      	cmp	r8, r4
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x10c>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x10a>
 80003c4:	45a0      	cmp	r8, r4
 80003c6:	f200 80d9 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003ca:	4618      	mov	r0, r3
 80003cc:	eba4 0408 	sub.w	r4, r4, r8
 80003d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003d4:	e7bf      	b.n	8000356 <__udivmoddi4+0x96>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d909      	bls.n	80003ee <__udivmoddi4+0x12e>
 80003da:	2d00      	cmp	r5, #0
 80003dc:	f000 80b1 	beq.w	8000542 <__udivmoddi4+0x282>
 80003e0:	2600      	movs	r6, #0
 80003e2:	e9c5 0100 	strd	r0, r1, [r5]
 80003e6:	4630      	mov	r0, r6
 80003e8:	4631      	mov	r1, r6
 80003ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ee:	fab3 f683 	clz	r6, r3
 80003f2:	2e00      	cmp	r6, #0
 80003f4:	d14a      	bne.n	800048c <__udivmoddi4+0x1cc>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d302      	bcc.n	8000400 <__udivmoddi4+0x140>
 80003fa:	4282      	cmp	r2, r0
 80003fc:	f200 80b8 	bhi.w	8000570 <__udivmoddi4+0x2b0>
 8000400:	1a84      	subs	r4, r0, r2
 8000402:	eb61 0103 	sbc.w	r1, r1, r3
 8000406:	2001      	movs	r0, #1
 8000408:	468c      	mov	ip, r1
 800040a:	2d00      	cmp	r5, #0
 800040c:	d0a8      	beq.n	8000360 <__udivmoddi4+0xa0>
 800040e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000412:	e7a5      	b.n	8000360 <__udivmoddi4+0xa0>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f603 	lsr.w	r6, r0, r3
 800041c:	4097      	lsls	r7, r2
 800041e:	fa01 f002 	lsl.w	r0, r1, r2
 8000422:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000426:	40d9      	lsrs	r1, r3
 8000428:	4330      	orrs	r0, r6
 800042a:	0c03      	lsrs	r3, r0, #16
 800042c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000430:	fa1f f887 	uxth.w	r8, r7
 8000434:	fb0e 1116 	mls	r1, lr, r6, r1
 8000438:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043c:	fb06 f108 	mul.w	r1, r6, r8
 8000440:	4299      	cmp	r1, r3
 8000442:	fa04 f402 	lsl.w	r4, r4, r2
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x19c>
 8000448:	18fb      	adds	r3, r7, r3
 800044a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800044e:	f080 808d 	bcs.w	800056c <__udivmoddi4+0x2ac>
 8000452:	4299      	cmp	r1, r3
 8000454:	f240 808a 	bls.w	800056c <__udivmoddi4+0x2ac>
 8000458:	3e02      	subs	r6, #2
 800045a:	443b      	add	r3, r7
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b281      	uxth	r1, r0
 8000460:	fbb3 f0fe 	udiv	r0, r3, lr
 8000464:	fb0e 3310 	mls	r3, lr, r0, r3
 8000468:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046c:	fb00 f308 	mul.w	r3, r0, r8
 8000470:	428b      	cmp	r3, r1
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x1c4>
 8000474:	1879      	adds	r1, r7, r1
 8000476:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800047a:	d273      	bcs.n	8000564 <__udivmoddi4+0x2a4>
 800047c:	428b      	cmp	r3, r1
 800047e:	d971      	bls.n	8000564 <__udivmoddi4+0x2a4>
 8000480:	3802      	subs	r0, #2
 8000482:	4439      	add	r1, r7
 8000484:	1acb      	subs	r3, r1, r3
 8000486:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800048a:	e778      	b.n	800037e <__udivmoddi4+0xbe>
 800048c:	f1c6 0c20 	rsb	ip, r6, #32
 8000490:	fa03 f406 	lsl.w	r4, r3, r6
 8000494:	fa22 f30c 	lsr.w	r3, r2, ip
 8000498:	431c      	orrs	r4, r3
 800049a:	fa20 f70c 	lsr.w	r7, r0, ip
 800049e:	fa01 f306 	lsl.w	r3, r1, r6
 80004a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004aa:	431f      	orrs	r7, r3
 80004ac:	0c3b      	lsrs	r3, r7, #16
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fa1f f884 	uxth.w	r8, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004be:	fb09 fa08 	mul.w	sl, r9, r8
 80004c2:	458a      	cmp	sl, r1
 80004c4:	fa02 f206 	lsl.w	r2, r2, r6
 80004c8:	fa00 f306 	lsl.w	r3, r0, r6
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x220>
 80004ce:	1861      	adds	r1, r4, r1
 80004d0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004d4:	d248      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 80004d6:	458a      	cmp	sl, r1
 80004d8:	d946      	bls.n	8000568 <__udivmoddi4+0x2a8>
 80004da:	f1a9 0902 	sub.w	r9, r9, #2
 80004de:	4421      	add	r1, r4
 80004e0:	eba1 010a 	sub.w	r1, r1, sl
 80004e4:	b2bf      	uxth	r7, r7
 80004e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004f2:	fb00 f808 	mul.w	r8, r0, r8
 80004f6:	45b8      	cmp	r8, r7
 80004f8:	d907      	bls.n	800050a <__udivmoddi4+0x24a>
 80004fa:	19e7      	adds	r7, r4, r7
 80004fc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000500:	d22e      	bcs.n	8000560 <__udivmoddi4+0x2a0>
 8000502:	45b8      	cmp	r8, r7
 8000504:	d92c      	bls.n	8000560 <__udivmoddi4+0x2a0>
 8000506:	3802      	subs	r0, #2
 8000508:	4427      	add	r7, r4
 800050a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800050e:	eba7 0708 	sub.w	r7, r7, r8
 8000512:	fba0 8902 	umull	r8, r9, r0, r2
 8000516:	454f      	cmp	r7, r9
 8000518:	46c6      	mov	lr, r8
 800051a:	4649      	mov	r1, r9
 800051c:	d31a      	bcc.n	8000554 <__udivmoddi4+0x294>
 800051e:	d017      	beq.n	8000550 <__udivmoddi4+0x290>
 8000520:	b15d      	cbz	r5, 800053a <__udivmoddi4+0x27a>
 8000522:	ebb3 020e 	subs.w	r2, r3, lr
 8000526:	eb67 0701 	sbc.w	r7, r7, r1
 800052a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800052e:	40f2      	lsrs	r2, r6
 8000530:	ea4c 0202 	orr.w	r2, ip, r2
 8000534:	40f7      	lsrs	r7, r6
 8000536:	e9c5 2700 	strd	r2, r7, [r5]
 800053a:	2600      	movs	r6, #0
 800053c:	4631      	mov	r1, r6
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e70b      	b.n	8000360 <__udivmoddi4+0xa0>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e9      	b.n	8000320 <__udivmoddi4+0x60>
 800054c:	4618      	mov	r0, r3
 800054e:	e6fd      	b.n	800034c <__udivmoddi4+0x8c>
 8000550:	4543      	cmp	r3, r8
 8000552:	d2e5      	bcs.n	8000520 <__udivmoddi4+0x260>
 8000554:	ebb8 0e02 	subs.w	lr, r8, r2
 8000558:	eb69 0104 	sbc.w	r1, r9, r4
 800055c:	3801      	subs	r0, #1
 800055e:	e7df      	b.n	8000520 <__udivmoddi4+0x260>
 8000560:	4608      	mov	r0, r1
 8000562:	e7d2      	b.n	800050a <__udivmoddi4+0x24a>
 8000564:	4660      	mov	r0, ip
 8000566:	e78d      	b.n	8000484 <__udivmoddi4+0x1c4>
 8000568:	4681      	mov	r9, r0
 800056a:	e7b9      	b.n	80004e0 <__udivmoddi4+0x220>
 800056c:	4666      	mov	r6, ip
 800056e:	e775      	b.n	800045c <__udivmoddi4+0x19c>
 8000570:	4630      	mov	r0, r6
 8000572:	e74a      	b.n	800040a <__udivmoddi4+0x14a>
 8000574:	f1ac 0c02 	sub.w	ip, ip, #2
 8000578:	4439      	add	r1, r7
 800057a:	e713      	b.n	80003a4 <__udivmoddi4+0xe4>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	e724      	b.n	80003cc <__udivmoddi4+0x10c>
 8000582:	bf00      	nop

08000584 <__aeabi_idiv0>:
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop

08000588 <MX_GPIO_Init>:
     PC12   ------> I2S3_SD
     PB6   ------> I2C1_SCL
     PB9   ------> I2C1_SDA
*/
void MX_GPIO_Init(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b08c      	sub	sp, #48	; 0x30
 800058c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800058e:	f107 031c 	add.w	r3, r7, #28
 8000592:	2200      	movs	r2, #0
 8000594:	601a      	str	r2, [r3, #0]
 8000596:	605a      	str	r2, [r3, #4]
 8000598:	609a      	str	r2, [r3, #8]
 800059a:	60da      	str	r2, [r3, #12]
 800059c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800059e:	2300      	movs	r3, #0
 80005a0:	61bb      	str	r3, [r7, #24]
 80005a2:	4ba3      	ldr	r3, [pc, #652]	; (8000830 <MX_GPIO_Init+0x2a8>)
 80005a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a6:	4aa2      	ldr	r2, [pc, #648]	; (8000830 <MX_GPIO_Init+0x2a8>)
 80005a8:	f043 0310 	orr.w	r3, r3, #16
 80005ac:	6313      	str	r3, [r2, #48]	; 0x30
 80005ae:	4ba0      	ldr	r3, [pc, #640]	; (8000830 <MX_GPIO_Init+0x2a8>)
 80005b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005b2:	f003 0310 	and.w	r3, r3, #16
 80005b6:	61bb      	str	r3, [r7, #24]
 80005b8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005ba:	2300      	movs	r3, #0
 80005bc:	617b      	str	r3, [r7, #20]
 80005be:	4b9c      	ldr	r3, [pc, #624]	; (8000830 <MX_GPIO_Init+0x2a8>)
 80005c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c2:	4a9b      	ldr	r2, [pc, #620]	; (8000830 <MX_GPIO_Init+0x2a8>)
 80005c4:	f043 0304 	orr.w	r3, r3, #4
 80005c8:	6313      	str	r3, [r2, #48]	; 0x30
 80005ca:	4b99      	ldr	r3, [pc, #612]	; (8000830 <MX_GPIO_Init+0x2a8>)
 80005cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ce:	f003 0304 	and.w	r3, r3, #4
 80005d2:	617b      	str	r3, [r7, #20]
 80005d4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005d6:	2300      	movs	r3, #0
 80005d8:	613b      	str	r3, [r7, #16]
 80005da:	4b95      	ldr	r3, [pc, #596]	; (8000830 <MX_GPIO_Init+0x2a8>)
 80005dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005de:	4a94      	ldr	r2, [pc, #592]	; (8000830 <MX_GPIO_Init+0x2a8>)
 80005e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005e4:	6313      	str	r3, [r2, #48]	; 0x30
 80005e6:	4b92      	ldr	r3, [pc, #584]	; (8000830 <MX_GPIO_Init+0x2a8>)
 80005e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005ee:	613b      	str	r3, [r7, #16]
 80005f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f2:	2300      	movs	r3, #0
 80005f4:	60fb      	str	r3, [r7, #12]
 80005f6:	4b8e      	ldr	r3, [pc, #568]	; (8000830 <MX_GPIO_Init+0x2a8>)
 80005f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fa:	4a8d      	ldr	r2, [pc, #564]	; (8000830 <MX_GPIO_Init+0x2a8>)
 80005fc:	f043 0301 	orr.w	r3, r3, #1
 8000600:	6313      	str	r3, [r2, #48]	; 0x30
 8000602:	4b8b      	ldr	r3, [pc, #556]	; (8000830 <MX_GPIO_Init+0x2a8>)
 8000604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000606:	f003 0301 	and.w	r3, r3, #1
 800060a:	60fb      	str	r3, [r7, #12]
 800060c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800060e:	2300      	movs	r3, #0
 8000610:	60bb      	str	r3, [r7, #8]
 8000612:	4b87      	ldr	r3, [pc, #540]	; (8000830 <MX_GPIO_Init+0x2a8>)
 8000614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000616:	4a86      	ldr	r2, [pc, #536]	; (8000830 <MX_GPIO_Init+0x2a8>)
 8000618:	f043 0302 	orr.w	r3, r3, #2
 800061c:	6313      	str	r3, [r2, #48]	; 0x30
 800061e:	4b84      	ldr	r3, [pc, #528]	; (8000830 <MX_GPIO_Init+0x2a8>)
 8000620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000622:	f003 0302 	and.w	r3, r3, #2
 8000626:	60bb      	str	r3, [r7, #8]
 8000628:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800062a:	2300      	movs	r3, #0
 800062c:	607b      	str	r3, [r7, #4]
 800062e:	4b80      	ldr	r3, [pc, #512]	; (8000830 <MX_GPIO_Init+0x2a8>)
 8000630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000632:	4a7f      	ldr	r2, [pc, #508]	; (8000830 <MX_GPIO_Init+0x2a8>)
 8000634:	f043 0308 	orr.w	r3, r3, #8
 8000638:	6313      	str	r3, [r2, #48]	; 0x30
 800063a:	4b7d      	ldr	r3, [pc, #500]	; (8000830 <MX_GPIO_Init+0x2a8>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063e:	f003 0308 	and.w	r3, r3, #8
 8000642:	607b      	str	r3, [r7, #4]
 8000644:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000646:	2200      	movs	r2, #0
 8000648:	2108      	movs	r1, #8
 800064a:	487a      	ldr	r0, [pc, #488]	; (8000834 <MX_GPIO_Init+0x2ac>)
 800064c:	f001 fee2 	bl	8002414 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000650:	2201      	movs	r2, #1
 8000652:	2101      	movs	r1, #1
 8000654:	4878      	ldr	r0, [pc, #480]	; (8000838 <MX_GPIO_Init+0x2b0>)
 8000656:	f001 fedd 	bl	8002414 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 800065a:	2200      	movs	r2, #0
 800065c:	2102      	movs	r1, #2
 800065e:	4877      	ldr	r0, [pc, #476]	; (800083c <MX_GPIO_Init+0x2b4>)
 8000660:	f001 fed8 	bl	8002414 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000664:	2200      	movs	r2, #0
 8000666:	f24f 0110 	movw	r1, #61456	; 0xf010
 800066a:	4875      	ldr	r0, [pc, #468]	; (8000840 <MX_GPIO_Init+0x2b8>)
 800066c:	f001 fed2 	bl	8002414 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 8000670:	2304      	movs	r3, #4
 8000672:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000674:	2300      	movs	r3, #0
 8000676:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000678:	2300      	movs	r3, #0
 800067a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 800067c:	f107 031c 	add.w	r3, r7, #28
 8000680:	4619      	mov	r1, r3
 8000682:	486c      	ldr	r0, [pc, #432]	; (8000834 <MX_GPIO_Init+0x2ac>)
 8000684:	f001 fb28 	bl	8001cd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000688:	2308      	movs	r3, #8
 800068a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068c:	2301      	movs	r3, #1
 800068e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000690:	2300      	movs	r3, #0
 8000692:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000694:	2300      	movs	r3, #0
 8000696:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000698:	f107 031c 	add.w	r3, r7, #28
 800069c:	4619      	mov	r1, r3
 800069e:	4865      	ldr	r0, [pc, #404]	; (8000834 <MX_GPIO_Init+0x2ac>)
 80006a0:	f001 fb1a 	bl	8001cd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 80006a4:	2332      	movs	r3, #50	; 0x32
 80006a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80006a8:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80006ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ae:	2300      	movs	r3, #0
 80006b0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80006b2:	f107 031c 	add.w	r3, r7, #28
 80006b6:	4619      	mov	r1, r3
 80006b8:	485e      	ldr	r0, [pc, #376]	; (8000834 <MX_GPIO_Init+0x2ac>)
 80006ba:	f001 fb0d 	bl	8001cd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80006be:	2301      	movs	r3, #1
 80006c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006c2:	2301      	movs	r3, #1
 80006c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c6:	2300      	movs	r3, #0
 80006c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ca:	2300      	movs	r3, #0
 80006cc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80006ce:	f107 031c 	add.w	r3, r7, #28
 80006d2:	4619      	mov	r1, r3
 80006d4:	4858      	ldr	r0, [pc, #352]	; (8000838 <MX_GPIO_Init+0x2b0>)
 80006d6:	f001 faff 	bl	8001cd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80006da:	2308      	movs	r3, #8
 80006dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006de:	2302      	movs	r3, #2
 80006e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e2:	2300      	movs	r3, #0
 80006e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e6:	2300      	movs	r3, #0
 80006e8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80006ea:	2305      	movs	r3, #5
 80006ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80006ee:	f107 031c 	add.w	r3, r7, #28
 80006f2:	4619      	mov	r1, r3
 80006f4:	4850      	ldr	r0, [pc, #320]	; (8000838 <MX_GPIO_Init+0x2b0>)
 80006f6:	f001 faef 	bl	8001cd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006fa:	2301      	movs	r3, #1
 80006fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80006fe:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000702:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000704:	2300      	movs	r3, #0
 8000706:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000708:	f107 031c 	add.w	r3, r7, #28
 800070c:	4619      	mov	r1, r3
 800070e:	484d      	ldr	r0, [pc, #308]	; (8000844 <MX_GPIO_Init+0x2bc>)
 8000710:	f001 fae2 	bl	8001cd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000714:	2310      	movs	r3, #16
 8000716:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000718:	2302      	movs	r3, #2
 800071a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071c:	2300      	movs	r3, #0
 800071e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000720:	2300      	movs	r3, #0
 8000722:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000724:	2306      	movs	r3, #6
 8000726:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000728:	f107 031c 	add.w	r3, r7, #28
 800072c:	4619      	mov	r1, r3
 800072e:	4845      	ldr	r0, [pc, #276]	; (8000844 <MX_GPIO_Init+0x2bc>)
 8000730:	f001 fad2 	bl	8001cd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8000734:	2302      	movs	r3, #2
 8000736:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000738:	2301      	movs	r3, #1
 800073a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073c:	2300      	movs	r3, #0
 800073e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000740:	2300      	movs	r3, #0
 8000742:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8000744:	f107 031c 	add.w	r3, r7, #28
 8000748:	4619      	mov	r1, r3
 800074a:	483c      	ldr	r0, [pc, #240]	; (800083c <MX_GPIO_Init+0x2b4>)
 800074c:	f001 fac4 	bl	8001cd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PB12 */
  GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8000750:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000754:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000756:	2302      	movs	r3, #2
 8000758:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075a:	2300      	movs	r3, #0
 800075c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800075e:	2300      	movs	r3, #0
 8000760:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000762:	2305      	movs	r3, #5
 8000764:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000766:	f107 031c 	add.w	r3, r7, #28
 800076a:	4619      	mov	r1, r3
 800076c:	4833      	ldr	r0, [pc, #204]	; (800083c <MX_GPIO_Init+0x2b4>)
 800076e:	f001 fab3 	bl	8001cd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000772:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000776:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000778:	2301      	movs	r3, #1
 800077a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077c:	2300      	movs	r3, #0
 800077e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000780:	2300      	movs	r3, #0
 8000782:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000784:	f107 031c 	add.w	r3, r7, #28
 8000788:	4619      	mov	r1, r3
 800078a:	482d      	ldr	r0, [pc, #180]	; (8000840 <MX_GPIO_Init+0x2b8>)
 800078c:	f001 faa4 	bl	8001cd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000790:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000794:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000796:	2302      	movs	r3, #2
 8000798:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079a:	2300      	movs	r3, #0
 800079c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800079e:	2300      	movs	r3, #0
 80007a0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80007a2:	2306      	movs	r3, #6
 80007a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007a6:	f107 031c 	add.w	r3, r7, #28
 80007aa:	4619      	mov	r1, r3
 80007ac:	4822      	ldr	r0, [pc, #136]	; (8000838 <MX_GPIO_Init+0x2b0>)
 80007ae:	f001 fa93 	bl	8001cd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80007b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007b8:	2300      	movs	r3, #0
 80007ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007bc:	2300      	movs	r3, #0
 80007be:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80007c0:	f107 031c 	add.w	r3, r7, #28
 80007c4:	4619      	mov	r1, r3
 80007c6:	481f      	ldr	r0, [pc, #124]	; (8000844 <MX_GPIO_Init+0x2bc>)
 80007c8:	f001 fa86 	bl	8001cd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80007cc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80007d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007d2:	2302      	movs	r3, #2
 80007d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d6:	2300      	movs	r3, #0
 80007d8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007da:	2303      	movs	r3, #3
 80007dc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80007de:	230a      	movs	r3, #10
 80007e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007e2:	f107 031c 	add.w	r3, r7, #28
 80007e6:	4619      	mov	r1, r3
 80007e8:	4816      	ldr	r0, [pc, #88]	; (8000844 <MX_GPIO_Init+0x2bc>)
 80007ea:	f001 fa75 	bl	8001cd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80007ee:	2320      	movs	r3, #32
 80007f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007f2:	2300      	movs	r3, #0
 80007f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f6:	2300      	movs	r3, #0
 80007f8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80007fa:	f107 031c 	add.w	r3, r7, #28
 80007fe:	4619      	mov	r1, r3
 8000800:	480f      	ldr	r0, [pc, #60]	; (8000840 <MX_GPIO_Init+0x2b8>)
 8000802:	f001 fa69 	bl	8001cd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000806:	f44f 7310 	mov.w	r3, #576	; 0x240
 800080a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800080c:	2312      	movs	r3, #18
 800080e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000810:	2301      	movs	r3, #1
 8000812:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000814:	2300      	movs	r3, #0
 8000816:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000818:	2304      	movs	r3, #4
 800081a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800081c:	f107 031c 	add.w	r3, r7, #28
 8000820:	4619      	mov	r1, r3
 8000822:	4806      	ldr	r0, [pc, #24]	; (800083c <MX_GPIO_Init+0x2b4>)
 8000824:	f001 fa58 	bl	8001cd8 <HAL_GPIO_Init>

}
 8000828:	bf00      	nop
 800082a:	3730      	adds	r7, #48	; 0x30
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}
 8000830:	40023800 	.word	0x40023800
 8000834:	40021000 	.word	0x40021000
 8000838:	40020800 	.word	0x40020800
 800083c:	40020400 	.word	0x40020400
 8000840:	40020c00 	.word	0x40020c00
 8000844:	40020000 	.word	0x40020000

08000848 <MY_FLASH_EraseSector>:

uint32_t MY_SectorAddrs;
uint8_t MY_SectorNum;

void MY_FLASH_EraseSector(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
	HAL_FLASH_Unlock();
 800084c:	f000 fff0 	bl	8001830 <HAL_FLASH_Unlock>
	//Erase the required Flash sector
	FLASH_Erase_Sector(MY_SectorNum, FLASH_VOLTAGE_RANGE_3);
 8000850:	4b04      	ldr	r3, [pc, #16]	; (8000864 <MY_FLASH_EraseSector+0x1c>)
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	2102      	movs	r1, #2
 8000856:	4618      	mov	r0, r3
 8000858:	f001 f9c8 	bl	8001bec <FLASH_Erase_Sector>
	HAL_FLASH_Lock();
 800085c:	f001 f80a 	bl	8001874 <HAL_FLASH_Lock>
}
 8000860:	bf00      	nop
 8000862:	bd80      	pop	{r7, pc}
 8000864:	200001fc 	.word	0x200001fc

08000868 <MY_FLASH_SetSectorAddrs>:

void MY_FLASH_SetSectorAddrs(uint8_t sector, uint32_t addrs)
{
 8000868:	b480      	push	{r7}
 800086a:	b083      	sub	sp, #12
 800086c:	af00      	add	r7, sp, #0
 800086e:	4603      	mov	r3, r0
 8000870:	6039      	str	r1, [r7, #0]
 8000872:	71fb      	strb	r3, [r7, #7]
	MY_SectorNum = sector;
 8000874:	4a05      	ldr	r2, [pc, #20]	; (800088c <MY_FLASH_SetSectorAddrs+0x24>)
 8000876:	79fb      	ldrb	r3, [r7, #7]
 8000878:	7013      	strb	r3, [r2, #0]
	MY_SectorAddrs = addrs;
 800087a:	4a05      	ldr	r2, [pc, #20]	; (8000890 <MY_FLASH_SetSectorAddrs+0x28>)
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	6013      	str	r3, [r2, #0]
}
 8000880:	bf00      	nop
 8000882:	370c      	adds	r7, #12
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr
 800088c:	200001fc 	.word	0x200001fc
 8000890:	20000200 	.word	0x20000200

08000894 <MY_FLASH_WriteN>:

// https://github.com/MYaqoobEmbedded/STM32-Tutorials/blob/master/Tutorial%2030%20-%20FLASH%20Memory/MY_FLASH.c
void MY_FLASH_WriteN(uint32_t idx, void *wrBuf, uint32_t Nsize, DataTypeDef dataType)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b088      	sub	sp, #32
 8000898:	af00      	add	r7, sp, #0
 800089a:	60f8      	str	r0, [r7, #12]
 800089c:	60b9      	str	r1, [r7, #8]
 800089e:	607a      	str	r2, [r7, #4]
 80008a0:	70fb      	strb	r3, [r7, #3]
	uint32_t flashAddress = MY_SectorAddrs + idx;
 80008a2:	4b32      	ldr	r3, [pc, #200]	; (800096c <MY_FLASH_WriteN+0xd8>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	68fa      	ldr	r2, [r7, #12]
 80008a8:	4413      	add	r3, r2
 80008aa:	61fb      	str	r3, [r7, #28]

	//Unlock Flash
	HAL_FLASH_Unlock();
 80008ac:	f000 ffc0 	bl	8001830 <HAL_FLASH_Unlock>
	//Write to Flash
	switch (dataType)
 80008b0:	78fb      	ldrb	r3, [r7, #3]
 80008b2:	2b02      	cmp	r3, #2
 80008b4:	d039      	beq.n	800092a <MY_FLASH_WriteN+0x96>
 80008b6:	2b02      	cmp	r3, #2
 80008b8:	dc51      	bgt.n	800095e <MY_FLASH_WriteN+0xca>
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d002      	beq.n	80008c4 <MY_FLASH_WriteN+0x30>
 80008be:	2b01      	cmp	r3, #1
 80008c0:	d019      	beq.n	80008f6 <MY_FLASH_WriteN+0x62>
 80008c2:	e04c      	b.n	800095e <MY_FLASH_WriteN+0xca>
	{
		case DATA_TYPE_8:
			for (uint32_t i = 0; i < Nsize; i++)
 80008c4:	2300      	movs	r3, #0
 80008c6:	61bb      	str	r3, [r7, #24]
 80008c8:	e010      	b.n	80008ec <MY_FLASH_WriteN+0x58>
			{
				HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, flashAddress, ((uint8_t*) wrBuf)[i]);
 80008ca:	68ba      	ldr	r2, [r7, #8]
 80008cc:	69bb      	ldr	r3, [r7, #24]
 80008ce:	4413      	add	r3, r2
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	b2da      	uxtb	r2, r3
 80008d4:	f04f 0300 	mov.w	r3, #0
 80008d8:	69f9      	ldr	r1, [r7, #28]
 80008da:	2000      	movs	r0, #0
 80008dc:	f000 ff42 	bl	8001764 <HAL_FLASH_Program>
				flashAddress++;
 80008e0:	69fb      	ldr	r3, [r7, #28]
 80008e2:	3301      	adds	r3, #1
 80008e4:	61fb      	str	r3, [r7, #28]
			for (uint32_t i = 0; i < Nsize; i++)
 80008e6:	69bb      	ldr	r3, [r7, #24]
 80008e8:	3301      	adds	r3, #1
 80008ea:	61bb      	str	r3, [r7, #24]
 80008ec:	69ba      	ldr	r2, [r7, #24]
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	429a      	cmp	r2, r3
 80008f2:	d3ea      	bcc.n	80008ca <MY_FLASH_WriteN+0x36>
			}
			break;
 80008f4:	e033      	b.n	800095e <MY_FLASH_WriteN+0xca>

		case DATA_TYPE_16:
			for (uint32_t i = 0; i < Nsize; i++)
 80008f6:	2300      	movs	r3, #0
 80008f8:	617b      	str	r3, [r7, #20]
 80008fa:	e011      	b.n	8000920 <MY_FLASH_WriteN+0x8c>
			{
				HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, flashAddress, ((uint16_t*) wrBuf)[i]);
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	005b      	lsls	r3, r3, #1
 8000900:	68ba      	ldr	r2, [r7, #8]
 8000902:	4413      	add	r3, r2
 8000904:	881b      	ldrh	r3, [r3, #0]
 8000906:	b29a      	uxth	r2, r3
 8000908:	f04f 0300 	mov.w	r3, #0
 800090c:	69f9      	ldr	r1, [r7, #28]
 800090e:	2001      	movs	r0, #1
 8000910:	f000 ff28 	bl	8001764 <HAL_FLASH_Program>
				flashAddress += 2;
 8000914:	69fb      	ldr	r3, [r7, #28]
 8000916:	3302      	adds	r3, #2
 8000918:	61fb      	str	r3, [r7, #28]
			for (uint32_t i = 0; i < Nsize; i++)
 800091a:	697b      	ldr	r3, [r7, #20]
 800091c:	3301      	adds	r3, #1
 800091e:	617b      	str	r3, [r7, #20]
 8000920:	697a      	ldr	r2, [r7, #20]
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	429a      	cmp	r2, r3
 8000926:	d3e9      	bcc.n	80008fc <MY_FLASH_WriteN+0x68>
			}
			break;
 8000928:	e019      	b.n	800095e <MY_FLASH_WriteN+0xca>

		case DATA_TYPE_32:
			for (uint32_t i = 0; i < Nsize; i++)
 800092a:	2300      	movs	r3, #0
 800092c:	613b      	str	r3, [r7, #16]
 800092e:	e011      	b.n	8000954 <MY_FLASH_WriteN+0xc0>
			{
				HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, flashAddress, ((uint32_t*) wrBuf)[i]);
 8000930:	693b      	ldr	r3, [r7, #16]
 8000932:	009b      	lsls	r3, r3, #2
 8000934:	68ba      	ldr	r2, [r7, #8]
 8000936:	4413      	add	r3, r2
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	461a      	mov	r2, r3
 800093c:	f04f 0300 	mov.w	r3, #0
 8000940:	69f9      	ldr	r1, [r7, #28]
 8000942:	2002      	movs	r0, #2
 8000944:	f000 ff0e 	bl	8001764 <HAL_FLASH_Program>
				flashAddress += 4;
 8000948:	69fb      	ldr	r3, [r7, #28]
 800094a:	3304      	adds	r3, #4
 800094c:	61fb      	str	r3, [r7, #28]
			for (uint32_t i = 0; i < Nsize; i++)
 800094e:	693b      	ldr	r3, [r7, #16]
 8000950:	3301      	adds	r3, #1
 8000952:	613b      	str	r3, [r7, #16]
 8000954:	693a      	ldr	r2, [r7, #16]
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	429a      	cmp	r2, r3
 800095a:	d3e9      	bcc.n	8000930 <MY_FLASH_WriteN+0x9c>
			}
			break;
 800095c:	bf00      	nop
	}
	//Lock the Flash space
	HAL_FLASH_Lock();
 800095e:	f000 ff89 	bl	8001874 <HAL_FLASH_Lock>
}
 8000962:	bf00      	nop
 8000964:	3720      	adds	r7, #32
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	20000200 	.word	0x20000200

08000970 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	f6ad 4d78 	subw	sp, sp, #3192	; 0xc78
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000978:	f000 fd20 	bl	80013bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800097c:	f000 fa1a 	bl	8000db4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	HAL_Delay(2000);
 8000980:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000984:	f000 fdc0 	bl	8001508 <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000988:	f7ff fdfe 	bl	8000588 <MX_GPIO_Init>
  MX_SPI1_Init();
 800098c:	f000 fb26 	bl	8000fdc <MX_SPI1_Init>
  MX_FATFS_Init();
 8000990:	f004 f8aa 	bl	8004ae8 <MX_FATFS_Init>
  MX_USART2_UART_Init();
 8000994:	f000 fc58 	bl	8001248 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8000998:	f000 face 	bl	8000f38 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

	uint32_t t;
	uint32_t fw_step = FW_READ;	// finite state machine currenst state
 800099c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009a0:	f8c7 3c74 	str.w	r3, [r7, #3188]	; 0xc74

	uint32_t fw_buf[512];

	// index will be added to offset produced by the beginning sector
	uint32_t idx = 0;
 80009a4:	2300      	movs	r3, #0
 80009a6:	f8c7 3c70 	str.w	r3, [r7, #3184]	; 0xc70
	uint32_t firmware_size = 0;
 80009aa:	2300      	movs	r3, #0
 80009ac:	f8c7 3c6c 	str.w	r3, [r7, #3180]	; 0xc6c
	FATFS FS;
	FIL F;

	uint16_t reg_1, reg_2;

	HAL_PWR_EnableBkUpAccess();
 80009b0:	f001 fd62 	bl	8002478 <HAL_PWR_EnableBkUpAccess>
	reg_1 = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1);
 80009b4:	2101      	movs	r1, #1
 80009b6:	48b1      	ldr	r0, [pc, #708]	; (8000c7c <main+0x30c>)
 80009b8:	f002 ffca 	bl	8003950 <HAL_RTCEx_BKUPRead>
 80009bc:	4603      	mov	r3, r0
 80009be:	f8a7 3c6a 	strh.w	r3, [r7, #3178]	; 0xc6a
	reg_2 = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 80009c2:	2102      	movs	r1, #2
 80009c4:	48ad      	ldr	r0, [pc, #692]	; (8000c7c <main+0x30c>)
 80009c6:	f002 ffc3 	bl	8003950 <HAL_RTCEx_BKUPRead>
 80009ca:	4603      	mov	r3, r0
 80009cc:	f8a7 3c68 	strh.w	r3, [r7, #3176]	; 0xc68
	uint16_t firstIteration = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR3);
 80009d0:	2103      	movs	r1, #3
 80009d2:	48aa      	ldr	r0, [pc, #680]	; (8000c7c <main+0x30c>)
 80009d4:	f002 ffbc 	bl	8003950 <HAL_RTCEx_BKUPRead>
 80009d8:	4603      	mov	r3, r0
 80009da:	f8a7 3c66 	strh.w	r3, [r7, #3174]	; 0xc66
	if (!firstIteration) {
 80009de:	f8b7 3c66 	ldrh.w	r3, [r7, #3174]	; 0xc66
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d106      	bne.n	80009f4 <main+0x84>
		reg_1 = 1;
 80009e6:	2301      	movs	r3, #1
 80009e8:	f8a7 3c6a 	strh.w	r3, [r7, #3178]	; 0xc6a
		reg_2 = 1;
 80009ec:	2301      	movs	r3, #1
 80009ee:	f8a7 3c68 	strh.w	r3, [r7, #3176]	; 0xc68
 80009f2:	e017      	b.n	8000a24 <main+0xb4>
	} else {
		reg_1 = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1);
 80009f4:	2101      	movs	r1, #1
 80009f6:	48a1      	ldr	r0, [pc, #644]	; (8000c7c <main+0x30c>)
 80009f8:	f002 ffaa 	bl	8003950 <HAL_RTCEx_BKUPRead>
 80009fc:	4603      	mov	r3, r0
 80009fe:	f8a7 3c6a 	strh.w	r3, [r7, #3178]	; 0xc6a
		reg_2 = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 8000a02:	2102      	movs	r1, #2
 8000a04:	489d      	ldr	r0, [pc, #628]	; (8000c7c <main+0x30c>)
 8000a06:	f002 ffa3 	bl	8003950 <HAL_RTCEx_BKUPRead>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	f8a7 3c68 	strh.w	r3, [r7, #3176]	; 0xc68
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0);
 8000a10:	2200      	movs	r2, #0
 8000a12:	2101      	movs	r1, #1
 8000a14:	4899      	ldr	r0, [pc, #612]	; (8000c7c <main+0x30c>)
 8000a16:	f002 ff3f 	bl	8003898 <HAL_RTCEx_BKUPWrite>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, 0);
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	2102      	movs	r1, #2
 8000a1e:	4897      	ldr	r0, [pc, #604]	; (8000c7c <main+0x30c>)
 8000a20:	f002 ff3a 	bl	8003898 <HAL_RTCEx_BKUPWrite>

	}

	HAL_PWR_DisableBkUpAccess();
 8000a24:	f001 fd3c 	bl	80024a0 <HAL_PWR_DisableBkUpAccess>

	if (reg_1 == 0) {
 8000a28:	f8b7 3c6a 	ldrh.w	r3, [r7, #3178]	; 0xc6a
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d113      	bne.n	8000a58 <main+0xe8>
		myprintf("Jumping to application without flashing\n");
 8000a30:	4993      	ldr	r1, [pc, #588]	; (8000c80 <main+0x310>)
 8000a32:	4894      	ldr	r0, [pc, #592]	; (8000c84 <main+0x314>)
 8000a34:	f007 f9aa 	bl	8007d8c <siprintf>
 8000a38:	4892      	ldr	r0, [pc, #584]	; (8000c84 <main+0x314>)
 8000a3a:	f7ff fbd1 	bl	80001e0 <strlen>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	b29a      	uxth	r2, r3
 8000a42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a46:	498f      	ldr	r1, [pc, #572]	; (8000c84 <main+0x314>)
 8000a48:	488f      	ldr	r0, [pc, #572]	; (8000c88 <main+0x318>)
 8000a4a:	f003 fd43 	bl	80044d4 <HAL_UART_Transmit>
		fw_step = FW_FINISH;
 8000a4e:	f242 7310 	movw	r3, #10000	; 0x2710
 8000a52:	f8c7 3c74 	str.w	r3, [r7, #3188]	; 0xc74
 8000a56:	e02b      	b.n	8000ab0 <main+0x140>
	} else {
		if (reg_2 == 0 && firstIteration != 0) {
 8000a58:	f8b7 3c68 	ldrh.w	r3, [r7, #3176]	; 0xc68
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d118      	bne.n	8000a92 <main+0x122>
 8000a60:	f8b7 3c66 	ldrh.w	r3, [r7, #3174]	; 0xc66
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d014      	beq.n	8000a92 <main+0x122>
			myprintf("Flashing and jumping to uploaded firmware\n");
 8000a68:	4988      	ldr	r1, [pc, #544]	; (8000c8c <main+0x31c>)
 8000a6a:	4886      	ldr	r0, [pc, #536]	; (8000c84 <main+0x314>)
 8000a6c:	f007 f98e 	bl	8007d8c <siprintf>
 8000a70:	4884      	ldr	r0, [pc, #528]	; (8000c84 <main+0x314>)
 8000a72:	f7ff fbb5 	bl	80001e0 <strlen>
 8000a76:	4603      	mov	r3, r0
 8000a78:	b29a      	uxth	r2, r3
 8000a7a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a7e:	4981      	ldr	r1, [pc, #516]	; (8000c84 <main+0x314>)
 8000a80:	4881      	ldr	r0, [pc, #516]	; (8000c88 <main+0x318>)
 8000a82:	f003 fd27 	bl	80044d4 <HAL_UART_Transmit>
			sprintf(fileName, "%s", firmwareName);
 8000a86:	4a82      	ldr	r2, [pc, #520]	; (8000c90 <main+0x320>)
 8000a88:	4982      	ldr	r1, [pc, #520]	; (8000c94 <main+0x324>)
 8000a8a:	4883      	ldr	r0, [pc, #524]	; (8000c98 <main+0x328>)
 8000a8c:	f007 f97e 	bl	8007d8c <siprintf>
 8000a90:	e00e      	b.n	8000ab0 <main+0x140>
		} else {
			myprintf("Flashing and jumping to initial firmware\n");
 8000a92:	4982      	ldr	r1, [pc, #520]	; (8000c9c <main+0x32c>)
 8000a94:	487b      	ldr	r0, [pc, #492]	; (8000c84 <main+0x314>)
 8000a96:	f007 f979 	bl	8007d8c <siprintf>
 8000a9a:	487a      	ldr	r0, [pc, #488]	; (8000c84 <main+0x314>)
 8000a9c:	f7ff fba0 	bl	80001e0 <strlen>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	b29a      	uxth	r2, r3
 8000aa4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000aa8:	4976      	ldr	r1, [pc, #472]	; (8000c84 <main+0x314>)
 8000aaa:	4877      	ldr	r0, [pc, #476]	; (8000c88 <main+0x318>)
 8000aac:	f003 fd12 	bl	80044d4 <HAL_UART_Transmit>
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		switch (fw_step)
 8000ab0:	f8d7 3c74 	ldr.w	r3, [r7, #3188]	; 0xc74
 8000ab4:	4a7a      	ldr	r2, [pc, #488]	; (8000ca0 <main+0x330>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	f000 816d 	beq.w	8000d96 <main+0x426>
 8000abc:	f8d7 3c74 	ldr.w	r3, [r7, #3188]	; 0xc74
 8000ac0:	4a77      	ldr	r2, [pc, #476]	; (8000ca0 <main+0x330>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d8f4      	bhi.n	8000ab0 <main+0x140>
 8000ac6:	f8d7 3c74 	ldr.w	r3, [r7, #3188]	; 0xc74
 8000aca:	f242 7210 	movw	r2, #10000	; 0x2710
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	f000 815e 	beq.w	8000d90 <main+0x420>
 8000ad4:	f8d7 3c74 	ldr.w	r3, [r7, #3188]	; 0xc74
 8000ad8:	f242 7210 	movw	r2, #10000	; 0x2710
 8000adc:	4293      	cmp	r3, r2
 8000ade:	d8e7      	bhi.n	8000ab0 <main+0x140>
 8000ae0:	f8d7 3c74 	ldr.w	r3, [r7, #3188]	; 0xc74
 8000ae4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000ae8:	d006      	beq.n	8000af8 <main+0x188>
 8000aea:	f8d7 3c74 	ldr.w	r3, [r7, #3188]	; 0xc74
 8000aee:	f5b3 7f7f 	cmp.w	r3, #1020	; 0x3fc
 8000af2:	f000 8091 	beq.w	8000c18 <main+0x2a8>
 8000af6:	e7db      	b.n	8000ab0 <main+0x140>
		{
			case FW_READ:
				{
				 		// opens the sd card
					if (f_mount(&FS, "", 1) == FR_OK)
 8000af8:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8000afc:	2201      	movs	r2, #1
 8000afe:	4969      	ldr	r1, [pc, #420]	; (8000ca4 <main+0x334>)
 8000b00:	4618      	mov	r0, r3
 8000b02:	f006 fabd 	bl	8007080 <f_mount>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d171      	bne.n	8000bf0 <main+0x280>
					{
						if (f_open(&F, fileName, FA_READ) == FR_OK)
 8000b0c:	463b      	mov	r3, r7
 8000b0e:	2201      	movs	r2, #1
 8000b10:	4961      	ldr	r1, [pc, #388]	; (8000c98 <main+0x328>)
 8000b12:	4618      	mov	r0, r3
 8000b14:	f006 fafa 	bl	800710c <f_open>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d154      	bne.n	8000bc8 <main+0x258>
						{
							f_lseek(&F, 0);
 8000b1e:	463b      	mov	r3, r7
 8000b20:	2100      	movs	r1, #0
 8000b22:	4618      	mov	r0, r3
 8000b24:	f006 fdef 	bl	8007706 <f_lseek>
							myprintf("Updating firmware\n");
 8000b28:	495f      	ldr	r1, [pc, #380]	; (8000ca8 <main+0x338>)
 8000b2a:	4856      	ldr	r0, [pc, #344]	; (8000c84 <main+0x314>)
 8000b2c:	f007 f92e 	bl	8007d8c <siprintf>
 8000b30:	4854      	ldr	r0, [pc, #336]	; (8000c84 <main+0x314>)
 8000b32:	f7ff fb55 	bl	80001e0 <strlen>
 8000b36:	4603      	mov	r3, r0
 8000b38:	b29a      	uxth	r2, r3
 8000b3a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b3e:	4951      	ldr	r1, [pc, #324]	; (8000c84 <main+0x314>)
 8000b40:	4851      	ldr	r0, [pc, #324]	; (8000c88 <main+0x318>)
 8000b42:	f003 fcc7 	bl	80044d4 <HAL_UART_Transmit>

							myprintf("Erasing the flash segment\n");
 8000b46:	4959      	ldr	r1, [pc, #356]	; (8000cac <main+0x33c>)
 8000b48:	484e      	ldr	r0, [pc, #312]	; (8000c84 <main+0x314>)
 8000b4a:	f007 f91f 	bl	8007d8c <siprintf>
 8000b4e:	484d      	ldr	r0, [pc, #308]	; (8000c84 <main+0x314>)
 8000b50:	f7ff fb46 	bl	80001e0 <strlen>
 8000b54:	4603      	mov	r3, r0
 8000b56:	b29a      	uxth	r2, r3
 8000b58:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b5c:	4949      	ldr	r1, [pc, #292]	; (8000c84 <main+0x314>)
 8000b5e:	484a      	ldr	r0, [pc, #296]	; (8000c88 <main+0x318>)
 8000b60:	f003 fcb8 	bl	80044d4 <HAL_UART_Transmit>
							myprintf("------------------------------------\n");
 8000b64:	4952      	ldr	r1, [pc, #328]	; (8000cb0 <main+0x340>)
 8000b66:	4847      	ldr	r0, [pc, #284]	; (8000c84 <main+0x314>)
 8000b68:	f007 f910 	bl	8007d8c <siprintf>
 8000b6c:	4845      	ldr	r0, [pc, #276]	; (8000c84 <main+0x314>)
 8000b6e:	f7ff fb37 	bl	80001e0 <strlen>
 8000b72:	4603      	mov	r3, r0
 8000b74:	b29a      	uxth	r2, r3
 8000b76:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b7a:	4942      	ldr	r1, [pc, #264]	; (8000c84 <main+0x314>)
 8000b7c:	4842      	ldr	r0, [pc, #264]	; (8000c88 <main+0x318>)
 8000b7e:	f003 fca9 	bl	80044d4 <HAL_UART_Transmit>

							// we choose the last sector, so to make this as safe as possible
							MY_FLASH_SetSectorAddrs(7, MAIN_PROGRAM_START_ADDRESS);
 8000b82:	494c      	ldr	r1, [pc, #304]	; (8000cb4 <main+0x344>)
 8000b84:	2007      	movs	r0, #7
 8000b86:	f7ff fe6f 	bl	8000868 <MY_FLASH_SetSectorAddrs>
							MY_FLASH_EraseSector();
 8000b8a:	f7ff fe5d 	bl	8000848 <MY_FLASH_EraseSector>

							// TODO: do we need to add here 4 (for vector table relocation);
							// idx = MAIN_PROGRAM_START_ADDRESS;
							idx = 0;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	f8c7 3c70 	str.w	r3, [r7, #3184]	; 0xc70
							fw_step = FW_READ + 20;
 8000b94:	f44f 737f 	mov.w	r3, #1020	; 0x3fc
 8000b98:	f8c7 3c74 	str.w	r3, [r7, #3188]	; 0xc74

							firmware_size = f_size(&F);
 8000b9c:	463b      	mov	r3, r7
 8000b9e:	68db      	ldr	r3, [r3, #12]
 8000ba0:	f8c7 3c6c 	str.w	r3, [r7, #3180]	; 0xc6c
							myprintf("Size of firmware: %ld\n", firmware_size);
 8000ba4:	f8d7 2c6c 	ldr.w	r2, [r7, #3180]	; 0xc6c
 8000ba8:	4943      	ldr	r1, [pc, #268]	; (8000cb8 <main+0x348>)
 8000baa:	4836      	ldr	r0, [pc, #216]	; (8000c84 <main+0x314>)
 8000bac:	f007 f8ee 	bl	8007d8c <siprintf>
 8000bb0:	4834      	ldr	r0, [pc, #208]	; (8000c84 <main+0x314>)
 8000bb2:	f7ff fb15 	bl	80001e0 <strlen>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	b29a      	uxth	r2, r3
 8000bba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000bbe:	4931      	ldr	r1, [pc, #196]	; (8000c84 <main+0x314>)
 8000bc0:	4831      	ldr	r0, [pc, #196]	; (8000c88 <main+0x318>)
 8000bc2:	f003 fc87 	bl	80044d4 <HAL_UART_Transmit>
					else
					{
						myprintf("There is no sd-card\n");
						fw_step = FW_FINISH;
					}
					break;
 8000bc6:	e0e7      	b.n	8000d98 <main+0x428>
							myprintf("There is no firmware file\n");
 8000bc8:	493c      	ldr	r1, [pc, #240]	; (8000cbc <main+0x34c>)
 8000bca:	482e      	ldr	r0, [pc, #184]	; (8000c84 <main+0x314>)
 8000bcc:	f007 f8de 	bl	8007d8c <siprintf>
 8000bd0:	482c      	ldr	r0, [pc, #176]	; (8000c84 <main+0x314>)
 8000bd2:	f7ff fb05 	bl	80001e0 <strlen>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	b29a      	uxth	r2, r3
 8000bda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000bde:	4929      	ldr	r1, [pc, #164]	; (8000c84 <main+0x314>)
 8000be0:	4829      	ldr	r0, [pc, #164]	; (8000c88 <main+0x318>)
 8000be2:	f003 fc77 	bl	80044d4 <HAL_UART_Transmit>
							fw_step = FW_FINISH;
 8000be6:	f242 7310 	movw	r3, #10000	; 0x2710
 8000bea:	f8c7 3c74 	str.w	r3, [r7, #3188]	; 0xc74
					break;
 8000bee:	e0d3      	b.n	8000d98 <main+0x428>
						myprintf("There is no sd-card\n");
 8000bf0:	4933      	ldr	r1, [pc, #204]	; (8000cc0 <main+0x350>)
 8000bf2:	4824      	ldr	r0, [pc, #144]	; (8000c84 <main+0x314>)
 8000bf4:	f007 f8ca 	bl	8007d8c <siprintf>
 8000bf8:	4822      	ldr	r0, [pc, #136]	; (8000c84 <main+0x314>)
 8000bfa:	f7ff faf1 	bl	80001e0 <strlen>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	b29a      	uxth	r2, r3
 8000c02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c06:	491f      	ldr	r1, [pc, #124]	; (8000c84 <main+0x314>)
 8000c08:	481f      	ldr	r0, [pc, #124]	; (8000c88 <main+0x318>)
 8000c0a:	f003 fc63 	bl	80044d4 <HAL_UART_Transmit>
						fw_step = FW_FINISH;
 8000c0e:	f242 7310 	movw	r3, #10000	; 0x2710
 8000c12:	f8c7 3c74 	str.w	r3, [r7, #3188]	; 0xc74
					break;
 8000c16:	e0bf      	b.n	8000d98 <main+0x428>
				}


			case FW_READ + 20:	// Flash Firmware
				{
					myprintf("Writing the firmware into flash\n");
 8000c18:	492a      	ldr	r1, [pc, #168]	; (8000cc4 <main+0x354>)
 8000c1a:	481a      	ldr	r0, [pc, #104]	; (8000c84 <main+0x314>)
 8000c1c:	f007 f8b6 	bl	8007d8c <siprintf>
 8000c20:	4818      	ldr	r0, [pc, #96]	; (8000c84 <main+0x314>)
 8000c22:	f7ff fadd 	bl	80001e0 <strlen>
 8000c26:	4603      	mov	r3, r0
 8000c28:	b29a      	uxth	r2, r3
 8000c2a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c2e:	4915      	ldr	r1, [pc, #84]	; (8000c84 <main+0x314>)
 8000c30:	4815      	ldr	r0, [pc, #84]	; (8000c88 <main+0x318>)
 8000c32:	f003 fc4f 	bl	80044d4 <HAL_UART_Transmit>

					if (idx > firmware_size)
 8000c36:	f8d7 2c70 	ldr.w	r2, [r7, #3184]	; 0xc70
 8000c3a:	f8d7 3c6c 	ldr.w	r3, [r7, #3180]	; 0xc6c
 8000c3e:	429a      	cmp	r2, r3
 8000c40:	d944      	bls.n	8000ccc <main+0x35c>
					{
						myprintf("Done!\n");
 8000c42:	4921      	ldr	r1, [pc, #132]	; (8000cc8 <main+0x358>)
 8000c44:	480f      	ldr	r0, [pc, #60]	; (8000c84 <main+0x314>)
 8000c46:	f007 f8a1 	bl	8007d8c <siprintf>
 8000c4a:	480e      	ldr	r0, [pc, #56]	; (8000c84 <main+0x314>)
 8000c4c:	f7ff fac8 	bl	80001e0 <strlen>
 8000c50:	4603      	mov	r3, r0
 8000c52:	b29a      	uxth	r2, r3
 8000c54:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c58:	490a      	ldr	r1, [pc, #40]	; (8000c84 <main+0x314>)
 8000c5a:	480b      	ldr	r0, [pc, #44]	; (8000c88 <main+0x318>)
 8000c5c:	f003 fc3a 	bl	80044d4 <HAL_UART_Transmit>
						f_unlink(fileName);
 8000c60:	480d      	ldr	r0, [pc, #52]	; (8000c98 <main+0x328>)
 8000c62:	f006 ff59 	bl	8007b18 <f_unlink>
						// demount the device
						f_mount(NULL, "", 0);
 8000c66:	2200      	movs	r2, #0
 8000c68:	490e      	ldr	r1, [pc, #56]	; (8000ca4 <main+0x334>)
 8000c6a:	2000      	movs	r0, #0
 8000c6c:	f006 fa08 	bl	8007080 <f_mount>
						fw_step = FW_FINISH;
 8000c70:	f242 7310 	movw	r3, #10000	; 0x2710
 8000c74:	f8c7 3c74 	str.w	r3, [r7, #3188]	; 0xc74
						break;
 8000c78:	e08e      	b.n	8000d98 <main+0x428>
 8000c7a:	bf00      	nop
 8000c7c:	20000204 	.word	0x20000204
 8000c80:	08008600 	.word	0x08008600
 8000c84:	200000b8 	.word	0x200000b8
 8000c88:	2000027c 	.word	0x2000027c
 8000c8c:	0800862c 	.word	0x0800862c
 8000c90:	2000000c 	.word	0x2000000c
 8000c94:	08008658 	.word	0x08008658
 8000c98:	20000000 	.word	0x20000000
 8000c9c:	0800865c 	.word	0x0800865c
 8000ca0:	000186a0 	.word	0x000186a0
 8000ca4:	08008688 	.word	0x08008688
 8000ca8:	0800868c 	.word	0x0800868c
 8000cac:	080086a0 	.word	0x080086a0
 8000cb0:	080086bc 	.word	0x080086bc
 8000cb4:	08060000 	.word	0x08060000
 8000cb8:	080086e4 	.word	0x080086e4
 8000cbc:	080086fc 	.word	0x080086fc
 8000cc0:	08008718 	.word	0x08008718
 8000cc4:	08008730 	.word	0x08008730
 8000cc8:	08008754 	.word	0x08008754
					}

					myprintf("Current index: %ld; chunk to write: %d\n", idx, sizeof(fw_buf));
 8000ccc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000cd0:	f8d7 2c70 	ldr.w	r2, [r7, #3184]	; 0xc70
 8000cd4:	4931      	ldr	r1, [pc, #196]	; (8000d9c <main+0x42c>)
 8000cd6:	4832      	ldr	r0, [pc, #200]	; (8000da0 <main+0x430>)
 8000cd8:	f007 f858 	bl	8007d8c <siprintf>
 8000cdc:	4830      	ldr	r0, [pc, #192]	; (8000da0 <main+0x430>)
 8000cde:	f7ff fa7f 	bl	80001e0 <strlen>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	b29a      	uxth	r2, r3
 8000ce6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000cea:	492d      	ldr	r1, [pc, #180]	; (8000da0 <main+0x430>)
 8000cec:	482d      	ldr	r0, [pc, #180]	; (8000da4 <main+0x434>)
 8000cee:	f003 fbf1 	bl	80044d4 <HAL_UART_Transmit>

					f_read(&F, &fw_buf, sizeof(fw_buf), (UINT *) &t);
 8000cf2:	f507 6346 	add.w	r3, r7, #3168	; 0xc60
 8000cf6:	f507 618c 	add.w	r1, r7, #1120	; 0x460
 8000cfa:	4638      	mov	r0, r7
 8000cfc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000d00:	f006 fbc2 	bl	8007488 <f_read>
					if (t != sizeof(fw_buf))
 8000d04:	f8d7 3c60 	ldr.w	r3, [r7, #3168]	; 0xc60
 8000d08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000d0c:	d030      	beq.n	8000d70 <main+0x400>
					{
						if (idx + t + sizeof(fw_buf) > firmware_size) {
 8000d0e:	f8d7 2c60 	ldr.w	r2, [r7, #3168]	; 0xc60
 8000d12:	f8d7 3c70 	ldr.w	r3, [r7, #3184]	; 0xc70
 8000d16:	4413      	add	r3, r2
 8000d18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8000d1c:	f8d7 2c6c 	ldr.w	r2, [r7, #3180]	; 0xc6c
 8000d20:	429a      	cmp	r2, r3
 8000d22:	d20f      	bcs.n	8000d44 <main+0x3d4>
							myprintf("Writing last chunk...\n");
 8000d24:	4920      	ldr	r1, [pc, #128]	; (8000da8 <main+0x438>)
 8000d26:	481e      	ldr	r0, [pc, #120]	; (8000da0 <main+0x430>)
 8000d28:	f007 f830 	bl	8007d8c <siprintf>
 8000d2c:	481c      	ldr	r0, [pc, #112]	; (8000da0 <main+0x430>)
 8000d2e:	f7ff fa57 	bl	80001e0 <strlen>
 8000d32:	4603      	mov	r3, r0
 8000d34:	b29a      	uxth	r2, r3
 8000d36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d3a:	4919      	ldr	r1, [pc, #100]	; (8000da0 <main+0x430>)
 8000d3c:	4819      	ldr	r0, [pc, #100]	; (8000da4 <main+0x434>)
 8000d3e:	f003 fbc9 	bl	80044d4 <HAL_UART_Transmit>
 8000d42:	e015      	b.n	8000d70 <main+0x400>
						} else {
							myprintf("Error while reading from sd, chunk to small: %ld\n", t);
 8000d44:	f8d7 3c60 	ldr.w	r3, [r7, #3168]	; 0xc60
 8000d48:	461a      	mov	r2, r3
 8000d4a:	4918      	ldr	r1, [pc, #96]	; (8000dac <main+0x43c>)
 8000d4c:	4814      	ldr	r0, [pc, #80]	; (8000da0 <main+0x430>)
 8000d4e:	f007 f81d 	bl	8007d8c <siprintf>
 8000d52:	4813      	ldr	r0, [pc, #76]	; (8000da0 <main+0x430>)
 8000d54:	f7ff fa44 	bl	80001e0 <strlen>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	b29a      	uxth	r2, r3
 8000d5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d60:	490f      	ldr	r1, [pc, #60]	; (8000da0 <main+0x430>)
 8000d62:	4810      	ldr	r0, [pc, #64]	; (8000da4 <main+0x434>)
 8000d64:	f003 fbb6 	bl	80044d4 <HAL_UART_Transmit>
							fw_step = FW_ERROR;
 8000d68:	4b11      	ldr	r3, [pc, #68]	; (8000db0 <main+0x440>)
 8000d6a:	f8c7 3c74 	str.w	r3, [r7, #3188]	; 0xc74
							break;
 8000d6e:	e013      	b.n	8000d98 <main+0x428>


					// for(t = 0; t < sizeof(fw_buf); t += 4)
					//    FLASH_ProgramWord(idx+t, aes_buf[t/4]);

					MY_FLASH_WriteN(idx, fw_buf, sizeof(fw_buf) / sizeof(fw_buf[0]), DATA_TYPE_32);
 8000d70:	f507 618c 	add.w	r1, r7, #1120	; 0x460
 8000d74:	2302      	movs	r3, #2
 8000d76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d7a:	f8d7 0c70 	ldr.w	r0, [r7, #3184]	; 0xc70
 8000d7e:	f7ff fd89 	bl	8000894 <MY_FLASH_WriteN>

					// as index is counted in bytes
					idx += sizeof(fw_buf);
 8000d82:	f8d7 3c70 	ldr.w	r3, [r7, #3184]	; 0xc70
 8000d86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8000d8a:	f8c7 3c70 	str.w	r3, [r7, #3184]	; 0xc70

					break;
 8000d8e:	e003      	b.n	8000d98 <main+0x428>
					break;
				}

			case FW_FINISH:
				{
					ExecMainFW();
 8000d90:	f000 f87a 	bl	8000e88 <ExecMainFW>

					break;
 8000d94:	e000      	b.n	8000d98 <main+0x428>
					break;
 8000d96:	bf00      	nop
		switch (fw_step)
 8000d98:	e68a      	b.n	8000ab0 <main+0x140>
 8000d9a:	bf00      	nop
 8000d9c:	0800875c 	.word	0x0800875c
 8000da0:	200000b8 	.word	0x200000b8
 8000da4:	2000027c 	.word	0x2000027c
 8000da8:	08008784 	.word	0x08008784
 8000dac:	0800879c 	.word	0x0800879c
 8000db0:	000186a0 	.word	0x000186a0

08000db4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b094      	sub	sp, #80	; 0x50
 8000db8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dba:	f107 0320 	add.w	r3, r7, #32
 8000dbe:	2230      	movs	r2, #48	; 0x30
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f006 ffda 	bl	8007d7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dc8:	f107 030c 	add.w	r3, r7, #12
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
 8000dd6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dd8:	2300      	movs	r3, #0
 8000dda:	60bb      	str	r3, [r7, #8]
 8000ddc:	4b28      	ldr	r3, [pc, #160]	; (8000e80 <SystemClock_Config+0xcc>)
 8000dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000de0:	4a27      	ldr	r2, [pc, #156]	; (8000e80 <SystemClock_Config+0xcc>)
 8000de2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000de6:	6413      	str	r3, [r2, #64]	; 0x40
 8000de8:	4b25      	ldr	r3, [pc, #148]	; (8000e80 <SystemClock_Config+0xcc>)
 8000dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000df0:	60bb      	str	r3, [r7, #8]
 8000df2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000df4:	2300      	movs	r3, #0
 8000df6:	607b      	str	r3, [r7, #4]
 8000df8:	4b22      	ldr	r3, [pc, #136]	; (8000e84 <SystemClock_Config+0xd0>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4a21      	ldr	r2, [pc, #132]	; (8000e84 <SystemClock_Config+0xd0>)
 8000dfe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000e02:	6013      	str	r3, [r2, #0]
 8000e04:	4b1f      	ldr	r3, [pc, #124]	; (8000e84 <SystemClock_Config+0xd0>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000e0c:	607b      	str	r3, [r7, #4]
 8000e0e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000e10:	2309      	movs	r3, #9
 8000e12:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e14:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e18:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e1e:	2302      	movs	r3, #2
 8000e20:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e22:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000e26:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000e28:	2304      	movs	r3, #4
 8000e2a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000e2c:	23c0      	movs	r3, #192	; 0xc0
 8000e2e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000e30:	2304      	movs	r3, #4
 8000e32:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000e34:	2308      	movs	r3, #8
 8000e36:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e38:	f107 0320 	add.w	r3, r7, #32
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f001 fb43 	bl	80024c8 <HAL_RCC_OscConfig>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d001      	beq.n	8000e4c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000e48:	f000 f866 	bl	8000f18 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e4c:	230f      	movs	r3, #15
 8000e4e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e50:	2302      	movs	r3, #2
 8000e52:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e54:	2300      	movs	r3, #0
 8000e56:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e58:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000e5c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000e62:	f107 030c 	add.w	r3, r7, #12
 8000e66:	2103      	movs	r1, #3
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f001 fe55 	bl	8002b18 <HAL_RCC_ClockConfig>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000e74:	f000 f850 	bl	8000f18 <Error_Handler>
  }
}
 8000e78:	bf00      	nop
 8000e7a:	3750      	adds	r7, #80	; 0x50
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	40023800 	.word	0x40023800
 8000e84:	40007000 	.word	0x40007000

08000e88 <ExecMainFW>:

/* USER CODE BEGIN 4 */
void ExecMainFW()
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
	// setting jump address, +4 bytes as we need to put the
	// irq table in the very beginning
	// uint32_t jumpAddress = *(__IO uint32_t *)(MAIN_PROGRAM_START_ADDRESS + 4);

	// deinit usart
	HAL_UART_DeInit(&huart2);
 8000e8e:	481d      	ldr	r0, [pc, #116]	; (8000f04 <ExecMainFW+0x7c>)
 8000e90:	f003 fad4 	bl	800443c <HAL_UART_DeInit>

	// deinit spi and fatfs
	HAL_SPI_DeInit(&hspi1);
 8000e94:	481c      	ldr	r0, [pc, #112]	; (8000f08 <ExecMainFW+0x80>)
 8000e96:	f002 ff51 	bl	8003d3c <HAL_SPI_DeInit>

	// HAL_USART2_UART_DeInit(&huart2);
	__HAL_RCC_GPIOC_CLK_DISABLE();
 8000e9a:	4b1c      	ldr	r3, [pc, #112]	; (8000f0c <ExecMainFW+0x84>)
 8000e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9e:	4a1b      	ldr	r2, [pc, #108]	; (8000f0c <ExecMainFW+0x84>)
 8000ea0:	f023 0304 	bic.w	r3, r3, #4
 8000ea4:	6313      	str	r3, [r2, #48]	; 0x30
	__HAL_RCC_GPIOD_CLK_DISABLE();
 8000ea6:	4b19      	ldr	r3, [pc, #100]	; (8000f0c <ExecMainFW+0x84>)
 8000ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eaa:	4a18      	ldr	r2, [pc, #96]	; (8000f0c <ExecMainFW+0x84>)
 8000eac:	f023 0308 	bic.w	r3, r3, #8
 8000eb0:	6313      	str	r3, [r2, #48]	; 0x30
	__HAL_RCC_GPIOB_CLK_DISABLE();
 8000eb2:	4b16      	ldr	r3, [pc, #88]	; (8000f0c <ExecMainFW+0x84>)
 8000eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb6:	4a15      	ldr	r2, [pc, #84]	; (8000f0c <ExecMainFW+0x84>)
 8000eb8:	f023 0302 	bic.w	r3, r3, #2
 8000ebc:	6313      	str	r3, [r2, #48]	; 0x30
	__HAL_RCC_GPIOA_CLK_DISABLE();
 8000ebe:	4b13      	ldr	r3, [pc, #76]	; (8000f0c <ExecMainFW+0x84>)
 8000ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec2:	4a12      	ldr	r2, [pc, #72]	; (8000f0c <ExecMainFW+0x84>)
 8000ec4:	f023 0301 	bic.w	r3, r3, #1
 8000ec8:	6313      	str	r3, [r2, #48]	; 0x30
	HAL_RCC_DeInit();
 8000eca:	f002 fadd 	bl	8003488 <HAL_RCC_DeInit>
	HAL_DeInit();
 8000ece:	f000 fa97 	bl	8001400 <HAL_DeInit>
	SysTick->CTRL = 0;
 8000ed2:	4b0f      	ldr	r3, [pc, #60]	; (8000f10 <ExecMainFW+0x88>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
	SysTick->LOAD = 0;
 8000ed8:	4b0d      	ldr	r3, [pc, #52]	; (8000f10 <ExecMainFW+0x88>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 8000ede:	4b0c      	ldr	r3, [pc, #48]	; (8000f10 <ExecMainFW+0x88>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	609a      	str	r2, [r3, #8]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ee4:	b672      	cpsid	i
}
 8000ee6:	bf00      	nop
	__disable_irq();
	// NVIC_SetVectorTable(NVIC_VectTab_FLASH, MAIN_PROGRAM_START_ADDRESS);
	// SCB->VTOR = MAIN_PROGRAM_START_ADDRESS;
	// __set_MSP(*(__IO uint32_t *) MAIN_PROGRAM_START_ADDRESS);

	const JumpStruct* vector_p = (JumpStruct*) MAIN_PROGRAM_START_ADDRESS;
 8000ee8:	4b0a      	ldr	r3, [pc, #40]	; (8000f14 <ExecMainFW+0x8c>)
 8000eea:	607b      	str	r3, [r7, #4]
	asm("msr msp, %0; bx %1;" : : "r"(vector_p->stack_addr), "r"(vector_p->func_p));
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	687a      	ldr	r2, [r7, #4]
 8000ef2:	6852      	ldr	r2, [r2, #4]
 8000ef4:	f383 8808 	msr	MSP, r3
 8000ef8:	4710      	bx	r2
}
 8000efa:	bf00      	nop
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	2000027c 	.word	0x2000027c
 8000f08:	20000224 	.word	0x20000224
 8000f0c:	40023800 	.word	0x40023800
 8000f10:	e000e010 	.word	0xe000e010
 8000f14:	08060000 	.word	0x08060000

08000f18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000f1c:	b672      	cpsid	i
}
 8000f1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/*User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {}
 8000f20:	e7fe      	b.n	8000f20 <Error_Handler+0x8>

08000f22 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8000f22:	b480      	push	{r7}
 8000f24:	b083      	sub	sp, #12
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
 8000f2a:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	/*User can add his own implementation to report the file name and line number,
	   ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8000f2c:	bf00      	nop
 8000f2e:	370c      	adds	r7, #12
 8000f30:	46bd      	mov	sp, r7
 8000f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f36:	4770      	bx	lr

08000f38 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000f3c:	4b0f      	ldr	r3, [pc, #60]	; (8000f7c <MX_RTC_Init+0x44>)
 8000f3e:	4a10      	ldr	r2, [pc, #64]	; (8000f80 <MX_RTC_Init+0x48>)
 8000f40:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000f42:	4b0e      	ldr	r3, [pc, #56]	; (8000f7c <MX_RTC_Init+0x44>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000f48:	4b0c      	ldr	r3, [pc, #48]	; (8000f7c <MX_RTC_Init+0x44>)
 8000f4a:	227f      	movs	r2, #127	; 0x7f
 8000f4c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000f4e:	4b0b      	ldr	r3, [pc, #44]	; (8000f7c <MX_RTC_Init+0x44>)
 8000f50:	22ff      	movs	r2, #255	; 0xff
 8000f52:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000f54:	4b09      	ldr	r3, [pc, #36]	; (8000f7c <MX_RTC_Init+0x44>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000f5a:	4b08      	ldr	r3, [pc, #32]	; (8000f7c <MX_RTC_Init+0x44>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000f60:	4b06      	ldr	r3, [pc, #24]	; (8000f7c <MX_RTC_Init+0x44>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000f66:	4805      	ldr	r0, [pc, #20]	; (8000f7c <MX_RTC_Init+0x44>)
 8000f68:	f002 fb5c 	bl	8003624 <HAL_RTC_Init>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8000f72:	f7ff ffd1 	bl	8000f18 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000f76:	bf00      	nop
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	20000204 	.word	0x20000204
 8000f80:	40002800 	.word	0x40002800

08000f84 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b088      	sub	sp, #32
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f8c:	f107 0308 	add.w	r3, r7, #8
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
 8000f94:	605a      	str	r2, [r3, #4]
 8000f96:	609a      	str	r2, [r3, #8]
 8000f98:	60da      	str	r2, [r3, #12]
 8000f9a:	611a      	str	r2, [r3, #16]
 8000f9c:	615a      	str	r2, [r3, #20]
  if(rtcHandle->Instance==RTC)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4a0c      	ldr	r2, [pc, #48]	; (8000fd4 <HAL_RTC_MspInit+0x50>)
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	d111      	bne.n	8000fcc <HAL_RTC_MspInit+0x48>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000fac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fb0:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fb2:	f107 0308 	add.w	r3, r7, #8
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f002 f852 	bl	8003060 <HAL_RCCEx_PeriphCLKConfig>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000fc2:	f7ff ffa9 	bl	8000f18 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000fc6:	4b04      	ldr	r3, [pc, #16]	; (8000fd8 <HAL_RTC_MspInit+0x54>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000fcc:	bf00      	nop
 8000fce:	3720      	adds	r7, #32
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	40002800 	.word	0x40002800
 8000fd8:	42470e3c 	.word	0x42470e3c

08000fdc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000fe0:	4b17      	ldr	r3, [pc, #92]	; (8001040 <MX_SPI1_Init+0x64>)
 8000fe2:	4a18      	ldr	r2, [pc, #96]	; (8001044 <MX_SPI1_Init+0x68>)
 8000fe4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000fe6:	4b16      	ldr	r3, [pc, #88]	; (8001040 <MX_SPI1_Init+0x64>)
 8000fe8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000fec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000fee:	4b14      	ldr	r3, [pc, #80]	; (8001040 <MX_SPI1_Init+0x64>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ff4:	4b12      	ldr	r3, [pc, #72]	; (8001040 <MX_SPI1_Init+0x64>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ffa:	4b11      	ldr	r3, [pc, #68]	; (8001040 <MX_SPI1_Init+0x64>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001000:	4b0f      	ldr	r3, [pc, #60]	; (8001040 <MX_SPI1_Init+0x64>)
 8001002:	2200      	movs	r2, #0
 8001004:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001006:	4b0e      	ldr	r3, [pc, #56]	; (8001040 <MX_SPI1_Init+0x64>)
 8001008:	f44f 7200 	mov.w	r2, #512	; 0x200
 800100c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800100e:	4b0c      	ldr	r3, [pc, #48]	; (8001040 <MX_SPI1_Init+0x64>)
 8001010:	2230      	movs	r2, #48	; 0x30
 8001012:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001014:	4b0a      	ldr	r3, [pc, #40]	; (8001040 <MX_SPI1_Init+0x64>)
 8001016:	2200      	movs	r2, #0
 8001018:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800101a:	4b09      	ldr	r3, [pc, #36]	; (8001040 <MX_SPI1_Init+0x64>)
 800101c:	2200      	movs	r2, #0
 800101e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001020:	4b07      	ldr	r3, [pc, #28]	; (8001040 <MX_SPI1_Init+0x64>)
 8001022:	2200      	movs	r2, #0
 8001024:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001026:	4b06      	ldr	r3, [pc, #24]	; (8001040 <MX_SPI1_Init+0x64>)
 8001028:	220a      	movs	r2, #10
 800102a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800102c:	4804      	ldr	r0, [pc, #16]	; (8001040 <MX_SPI1_Init+0x64>)
 800102e:	f002 fce9 	bl	8003a04 <HAL_SPI_Init>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d001      	beq.n	800103c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001038:	f7ff ff6e 	bl	8000f18 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800103c:	bf00      	nop
 800103e:	bd80      	pop	{r7, pc}
 8001040:	20000224 	.word	0x20000224
 8001044:	40013000 	.word	0x40013000

08001048 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b08a      	sub	sp, #40	; 0x28
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001050:	f107 0314 	add.w	r3, r7, #20
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	605a      	str	r2, [r3, #4]
 800105a:	609a      	str	r2, [r3, #8]
 800105c:	60da      	str	r2, [r3, #12]
 800105e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a19      	ldr	r2, [pc, #100]	; (80010cc <HAL_SPI_MspInit+0x84>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d12b      	bne.n	80010c2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800106a:	2300      	movs	r3, #0
 800106c:	613b      	str	r3, [r7, #16]
 800106e:	4b18      	ldr	r3, [pc, #96]	; (80010d0 <HAL_SPI_MspInit+0x88>)
 8001070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001072:	4a17      	ldr	r2, [pc, #92]	; (80010d0 <HAL_SPI_MspInit+0x88>)
 8001074:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001078:	6453      	str	r3, [r2, #68]	; 0x44
 800107a:	4b15      	ldr	r3, [pc, #84]	; (80010d0 <HAL_SPI_MspInit+0x88>)
 800107c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800107e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001082:	613b      	str	r3, [r7, #16]
 8001084:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001086:	2300      	movs	r3, #0
 8001088:	60fb      	str	r3, [r7, #12]
 800108a:	4b11      	ldr	r3, [pc, #68]	; (80010d0 <HAL_SPI_MspInit+0x88>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108e:	4a10      	ldr	r2, [pc, #64]	; (80010d0 <HAL_SPI_MspInit+0x88>)
 8001090:	f043 0301 	orr.w	r3, r3, #1
 8001094:	6313      	str	r3, [r2, #48]	; 0x30
 8001096:	4b0e      	ldr	r3, [pc, #56]	; (80010d0 <HAL_SPI_MspInit+0x88>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109a:	f003 0301 	and.w	r3, r3, #1
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80010a2:	23e0      	movs	r3, #224	; 0xe0
 80010a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a6:	2302      	movs	r3, #2
 80010a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80010aa:	2302      	movs	r3, #2
 80010ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ae:	2303      	movs	r3, #3
 80010b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80010b2:	2305      	movs	r3, #5
 80010b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b6:	f107 0314 	add.w	r3, r7, #20
 80010ba:	4619      	mov	r1, r3
 80010bc:	4805      	ldr	r0, [pc, #20]	; (80010d4 <HAL_SPI_MspInit+0x8c>)
 80010be:	f000 fe0b 	bl	8001cd8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80010c2:	bf00      	nop
 80010c4:	3728      	adds	r7, #40	; 0x28
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	40013000 	.word	0x40013000
 80010d0:	40023800 	.word	0x40023800
 80010d4:	40020000 	.word	0x40020000

080010d8 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI1)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a08      	ldr	r2, [pc, #32]	; (8001108 <HAL_SPI_MspDeInit+0x30>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d109      	bne.n	80010fe <HAL_SPI_MspDeInit+0x26>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 80010ea:	4b08      	ldr	r3, [pc, #32]	; (800110c <HAL_SPI_MspDeInit+0x34>)
 80010ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ee:	4a07      	ldr	r2, [pc, #28]	; (800110c <HAL_SPI_MspDeInit+0x34>)
 80010f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80010f4:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 80010f6:	21e0      	movs	r1, #224	; 0xe0
 80010f8:	4805      	ldr	r0, [pc, #20]	; (8001110 <HAL_SPI_MspDeInit+0x38>)
 80010fa:	f001 f889 	bl	8002210 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }
}
 80010fe:	bf00      	nop
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	40013000 	.word	0x40013000
 800110c:	40023800 	.word	0x40023800
 8001110:	40020000 	.word	0x40020000

08001114 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	607b      	str	r3, [r7, #4]
 800111e:	4b10      	ldr	r3, [pc, #64]	; (8001160 <HAL_MspInit+0x4c>)
 8001120:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001122:	4a0f      	ldr	r2, [pc, #60]	; (8001160 <HAL_MspInit+0x4c>)
 8001124:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001128:	6453      	str	r3, [r2, #68]	; 0x44
 800112a:	4b0d      	ldr	r3, [pc, #52]	; (8001160 <HAL_MspInit+0x4c>)
 800112c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800112e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001132:	607b      	str	r3, [r7, #4]
 8001134:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001136:	2300      	movs	r3, #0
 8001138:	603b      	str	r3, [r7, #0]
 800113a:	4b09      	ldr	r3, [pc, #36]	; (8001160 <HAL_MspInit+0x4c>)
 800113c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113e:	4a08      	ldr	r2, [pc, #32]	; (8001160 <HAL_MspInit+0x4c>)
 8001140:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001144:	6413      	str	r3, [r2, #64]	; 0x40
 8001146:	4b06      	ldr	r3, [pc, #24]	; (8001160 <HAL_MspInit+0x4c>)
 8001148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800114a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800114e:	603b      	str	r3, [r7, #0]
 8001150:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001152:	2007      	movs	r0, #7
 8001154:	f000 faae 	bl	80016b4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001158:	bf00      	nop
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	40023800 	.word	0x40023800

08001164 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001168:	e7fe      	b.n	8001168 <NMI_Handler+0x4>

0800116a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800116a:	b480      	push	{r7}
 800116c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800116e:	e7fe      	b.n	800116e <HardFault_Handler+0x4>

08001170 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001174:	e7fe      	b.n	8001174 <MemManage_Handler+0x4>

08001176 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001176:	b480      	push	{r7}
 8001178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800117a:	e7fe      	b.n	800117a <BusFault_Handler+0x4>

0800117c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001180:	e7fe      	b.n	8001180 <UsageFault_Handler+0x4>

08001182 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001182:	b480      	push	{r7}
 8001184:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001186:	bf00      	nop
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr

08001190 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001194:	bf00      	nop
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr

0800119e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800119e:	b480      	push	{r7}
 80011a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011a2:	bf00      	nop
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr

080011ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011b0:	f000 f98a 	bl	80014c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011b4:	bf00      	nop
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b086      	sub	sp, #24
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011c0:	4a14      	ldr	r2, [pc, #80]	; (8001214 <_sbrk+0x5c>)
 80011c2:	4b15      	ldr	r3, [pc, #84]	; (8001218 <_sbrk+0x60>)
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011cc:	4b13      	ldr	r3, [pc, #76]	; (800121c <_sbrk+0x64>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d102      	bne.n	80011da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011d4:	4b11      	ldr	r3, [pc, #68]	; (800121c <_sbrk+0x64>)
 80011d6:	4a12      	ldr	r2, [pc, #72]	; (8001220 <_sbrk+0x68>)
 80011d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011da:	4b10      	ldr	r3, [pc, #64]	; (800121c <_sbrk+0x64>)
 80011dc:	681a      	ldr	r2, [r3, #0]
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4413      	add	r3, r2
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	429a      	cmp	r2, r3
 80011e6:	d207      	bcs.n	80011f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011e8:	f006 fd9e 	bl	8007d28 <__errno>
 80011ec:	4603      	mov	r3, r0
 80011ee:	220c      	movs	r2, #12
 80011f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011f6:	e009      	b.n	800120c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011f8:	4b08      	ldr	r3, [pc, #32]	; (800121c <_sbrk+0x64>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011fe:	4b07      	ldr	r3, [pc, #28]	; (800121c <_sbrk+0x64>)
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	4413      	add	r3, r2
 8001206:	4a05      	ldr	r2, [pc, #20]	; (800121c <_sbrk+0x64>)
 8001208:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800120a:	68fb      	ldr	r3, [r7, #12]
}
 800120c:	4618      	mov	r0, r3
 800120e:	3718      	adds	r7, #24
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	20020000 	.word	0x20020000
 8001218:	00000400 	.word	0x00000400
 800121c:	200001b8 	.word	0x200001b8
 8001220:	20000768 	.word	0x20000768

08001224 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001228:	4b06      	ldr	r3, [pc, #24]	; (8001244 <SystemInit+0x20>)
 800122a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800122e:	4a05      	ldr	r2, [pc, #20]	; (8001244 <SystemInit+0x20>)
 8001230:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001234:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001238:	bf00      	nop
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	e000ed00 	.word	0xe000ed00

08001248 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800124c:	4b11      	ldr	r3, [pc, #68]	; (8001294 <MX_USART2_UART_Init+0x4c>)
 800124e:	4a12      	ldr	r2, [pc, #72]	; (8001298 <MX_USART2_UART_Init+0x50>)
 8001250:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001252:	4b10      	ldr	r3, [pc, #64]	; (8001294 <MX_USART2_UART_Init+0x4c>)
 8001254:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001258:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800125a:	4b0e      	ldr	r3, [pc, #56]	; (8001294 <MX_USART2_UART_Init+0x4c>)
 800125c:	2200      	movs	r2, #0
 800125e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001260:	4b0c      	ldr	r3, [pc, #48]	; (8001294 <MX_USART2_UART_Init+0x4c>)
 8001262:	2200      	movs	r2, #0
 8001264:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001266:	4b0b      	ldr	r3, [pc, #44]	; (8001294 <MX_USART2_UART_Init+0x4c>)
 8001268:	2200      	movs	r2, #0
 800126a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800126c:	4b09      	ldr	r3, [pc, #36]	; (8001294 <MX_USART2_UART_Init+0x4c>)
 800126e:	220c      	movs	r2, #12
 8001270:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001272:	4b08      	ldr	r3, [pc, #32]	; (8001294 <MX_USART2_UART_Init+0x4c>)
 8001274:	2200      	movs	r2, #0
 8001276:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001278:	4b06      	ldr	r3, [pc, #24]	; (8001294 <MX_USART2_UART_Init+0x4c>)
 800127a:	2200      	movs	r2, #0
 800127c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800127e:	4805      	ldr	r0, [pc, #20]	; (8001294 <MX_USART2_UART_Init+0x4c>)
 8001280:	f003 f826 	bl	80042d0 <HAL_UART_Init>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800128a:	f7ff fe45 	bl	8000f18 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800128e:	bf00      	nop
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	2000027c 	.word	0x2000027c
 8001298:	40004400 	.word	0x40004400

0800129c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b08a      	sub	sp, #40	; 0x28
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a4:	f107 0314 	add.w	r3, r7, #20
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	605a      	str	r2, [r3, #4]
 80012ae:	609a      	str	r2, [r3, #8]
 80012b0:	60da      	str	r2, [r3, #12]
 80012b2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a19      	ldr	r2, [pc, #100]	; (8001320 <HAL_UART_MspInit+0x84>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d12b      	bne.n	8001316 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012be:	2300      	movs	r3, #0
 80012c0:	613b      	str	r3, [r7, #16]
 80012c2:	4b18      	ldr	r3, [pc, #96]	; (8001324 <HAL_UART_MspInit+0x88>)
 80012c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c6:	4a17      	ldr	r2, [pc, #92]	; (8001324 <HAL_UART_MspInit+0x88>)
 80012c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012cc:	6413      	str	r3, [r2, #64]	; 0x40
 80012ce:	4b15      	ldr	r3, [pc, #84]	; (8001324 <HAL_UART_MspInit+0x88>)
 80012d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012d6:	613b      	str	r3, [r7, #16]
 80012d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012da:	2300      	movs	r3, #0
 80012dc:	60fb      	str	r3, [r7, #12]
 80012de:	4b11      	ldr	r3, [pc, #68]	; (8001324 <HAL_UART_MspInit+0x88>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e2:	4a10      	ldr	r2, [pc, #64]	; (8001324 <HAL_UART_MspInit+0x88>)
 80012e4:	f043 0301 	orr.w	r3, r3, #1
 80012e8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ea:	4b0e      	ldr	r3, [pc, #56]	; (8001324 <HAL_UART_MspInit+0x88>)
 80012ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ee:	f003 0301 	and.w	r3, r3, #1
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80012f6:	230c      	movs	r3, #12
 80012f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fa:	2302      	movs	r3, #2
 80012fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fe:	2300      	movs	r3, #0
 8001300:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001302:	2303      	movs	r3, #3
 8001304:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001306:	2307      	movs	r3, #7
 8001308:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800130a:	f107 0314 	add.w	r3, r7, #20
 800130e:	4619      	mov	r1, r3
 8001310:	4805      	ldr	r0, [pc, #20]	; (8001328 <HAL_UART_MspInit+0x8c>)
 8001312:	f000 fce1 	bl	8001cd8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001316:	bf00      	nop
 8001318:	3728      	adds	r7, #40	; 0x28
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	40004400 	.word	0x40004400
 8001324:	40023800 	.word	0x40023800
 8001328:	40020000 	.word	0x40020000

0800132c <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a08      	ldr	r2, [pc, #32]	; (800135c <HAL_UART_MspDeInit+0x30>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d109      	bne.n	8001352 <HAL_UART_MspDeInit+0x26>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 800133e:	4b08      	ldr	r3, [pc, #32]	; (8001360 <HAL_UART_MspDeInit+0x34>)
 8001340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001342:	4a07      	ldr	r2, [pc, #28]	; (8001360 <HAL_UART_MspDeInit+0x34>)
 8001344:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001348:	6413      	str	r3, [r2, #64]	; 0x40

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 800134a:	210c      	movs	r1, #12
 800134c:	4805      	ldr	r0, [pc, #20]	; (8001364 <HAL_UART_MspDeInit+0x38>)
 800134e:	f000 ff5f 	bl	8002210 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8001352:	bf00      	nop
 8001354:	3708      	adds	r7, #8
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	40004400 	.word	0x40004400
 8001360:	40023800 	.word	0x40023800
 8001364:	40020000 	.word	0x40020000

08001368 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001368:	f8df d034 	ldr.w	sp, [pc, #52]	; 80013a0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800136c:	480d      	ldr	r0, [pc, #52]	; (80013a4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800136e:	490e      	ldr	r1, [pc, #56]	; (80013a8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001370:	4a0e      	ldr	r2, [pc, #56]	; (80013ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001372:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001374:	e002      	b.n	800137c <LoopCopyDataInit>

08001376 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001376:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001378:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800137a:	3304      	adds	r3, #4

0800137c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800137c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800137e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001380:	d3f9      	bcc.n	8001376 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001382:	4a0b      	ldr	r2, [pc, #44]	; (80013b0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001384:	4c0b      	ldr	r4, [pc, #44]	; (80013b4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001386:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001388:	e001      	b.n	800138e <LoopFillZerobss>

0800138a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800138a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800138c:	3204      	adds	r2, #4

0800138e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800138e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001390:	d3fb      	bcc.n	800138a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001392:	f7ff ff47 	bl	8001224 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001396:	f006 fccd 	bl	8007d34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800139a:	f7ff fae9 	bl	8000970 <main>
  bx  lr    
 800139e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80013a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80013a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013a8:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 80013ac:	08008b40 	.word	0x08008b40
  ldr r2, =_sbss
 80013b0:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 80013b4:	20000764 	.word	0x20000764

080013b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013b8:	e7fe      	b.n	80013b8 <ADC_IRQHandler>
	...

080013bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013c0:	4b0e      	ldr	r3, [pc, #56]	; (80013fc <HAL_Init+0x40>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a0d      	ldr	r2, [pc, #52]	; (80013fc <HAL_Init+0x40>)
 80013c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80013cc:	4b0b      	ldr	r3, [pc, #44]	; (80013fc <HAL_Init+0x40>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a0a      	ldr	r2, [pc, #40]	; (80013fc <HAL_Init+0x40>)
 80013d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80013d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013d8:	4b08      	ldr	r3, [pc, #32]	; (80013fc <HAL_Init+0x40>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a07      	ldr	r2, [pc, #28]	; (80013fc <HAL_Init+0x40>)
 80013de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013e4:	2003      	movs	r0, #3
 80013e6:	f000 f965 	bl	80016b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013ea:	2000      	movs	r0, #0
 80013ec:	f000 f83c 	bl	8001468 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013f0:	f7ff fe90 	bl	8001114 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013f4:	2300      	movs	r3, #0
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40023c00 	.word	0x40023c00

08001400 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8001404:	4b13      	ldr	r3, [pc, #76]	; (8001454 <HAL_DeInit+0x54>)
 8001406:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800140a:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 800140c:	4b11      	ldr	r3, [pc, #68]	; (8001454 <HAL_DeInit+0x54>)
 800140e:	2200      	movs	r2, #0
 8001410:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8001412:	4b10      	ldr	r3, [pc, #64]	; (8001454 <HAL_DeInit+0x54>)
 8001414:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001418:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 800141a:	4b0e      	ldr	r3, [pc, #56]	; (8001454 <HAL_DeInit+0x54>)
 800141c:	2200      	movs	r2, #0
 800141e:	625a      	str	r2, [r3, #36]	; 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8001420:	4b0c      	ldr	r3, [pc, #48]	; (8001454 <HAL_DeInit+0x54>)
 8001422:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001426:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8001428:	4b0a      	ldr	r3, [pc, #40]	; (8001454 <HAL_DeInit+0x54>)
 800142a:	2200      	movs	r2, #0
 800142c:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 800142e:	4b09      	ldr	r3, [pc, #36]	; (8001454 <HAL_DeInit+0x54>)
 8001430:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001434:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8001436:	4b07      	ldr	r3, [pc, #28]	; (8001454 <HAL_DeInit+0x54>)
 8001438:	2200      	movs	r2, #0
 800143a:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 800143c:	4b05      	ldr	r3, [pc, #20]	; (8001454 <HAL_DeInit+0x54>)
 800143e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001442:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8001444:	4b03      	ldr	r3, [pc, #12]	; (8001454 <HAL_DeInit+0x54>)
 8001446:	2200      	movs	r2, #0
 8001448:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 800144a:	f000 f805 	bl	8001458 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 800144e:	2300      	movs	r3, #0
}
 8001450:	4618      	mov	r0, r3
 8001452:	bd80      	pop	{r7, pc}
 8001454:	40023800 	.word	0x40023800

08001458 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 800145c:	bf00      	nop
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
	...

08001468 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001470:	4b12      	ldr	r3, [pc, #72]	; (80014bc <HAL_InitTick+0x54>)
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	4b12      	ldr	r3, [pc, #72]	; (80014c0 <HAL_InitTick+0x58>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	4619      	mov	r1, r3
 800147a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800147e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001482:	fbb2 f3f3 	udiv	r3, r2, r3
 8001486:	4618      	mov	r0, r3
 8001488:	f000 f960 	bl	800174c <HAL_SYSTICK_Config>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001492:	2301      	movs	r3, #1
 8001494:	e00e      	b.n	80014b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2b0f      	cmp	r3, #15
 800149a:	d80a      	bhi.n	80014b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800149c:	2200      	movs	r2, #0
 800149e:	6879      	ldr	r1, [r7, #4]
 80014a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80014a4:	f000 f926 	bl	80016f4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014a8:	4a06      	ldr	r2, [pc, #24]	; (80014c4 <HAL_InitTick+0x5c>)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014ae:	2300      	movs	r3, #0
 80014b0:	e000      	b.n	80014b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	3708      	adds	r7, #8
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	20000014 	.word	0x20000014
 80014c0:	2000001c 	.word	0x2000001c
 80014c4:	20000018 	.word	0x20000018

080014c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014cc:	4b06      	ldr	r3, [pc, #24]	; (80014e8 <HAL_IncTick+0x20>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	461a      	mov	r2, r3
 80014d2:	4b06      	ldr	r3, [pc, #24]	; (80014ec <HAL_IncTick+0x24>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4413      	add	r3, r2
 80014d8:	4a04      	ldr	r2, [pc, #16]	; (80014ec <HAL_IncTick+0x24>)
 80014da:	6013      	str	r3, [r2, #0]
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	2000001c 	.word	0x2000001c
 80014ec:	200002c0 	.word	0x200002c0

080014f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  return uwTick;
 80014f4:	4b03      	ldr	r3, [pc, #12]	; (8001504 <HAL_GetTick+0x14>)
 80014f6:	681b      	ldr	r3, [r3, #0]
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	200002c0 	.word	0x200002c0

08001508 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001510:	f7ff ffee 	bl	80014f0 <HAL_GetTick>
 8001514:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001520:	d005      	beq.n	800152e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001522:	4b0a      	ldr	r3, [pc, #40]	; (800154c <HAL_Delay+0x44>)
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	461a      	mov	r2, r3
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	4413      	add	r3, r2
 800152c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800152e:	bf00      	nop
 8001530:	f7ff ffde 	bl	80014f0 <HAL_GetTick>
 8001534:	4602      	mov	r2, r0
 8001536:	68bb      	ldr	r3, [r7, #8]
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	68fa      	ldr	r2, [r7, #12]
 800153c:	429a      	cmp	r2, r3
 800153e:	d8f7      	bhi.n	8001530 <HAL_Delay+0x28>
  {
  }
}
 8001540:	bf00      	nop
 8001542:	bf00      	nop
 8001544:	3710      	adds	r7, #16
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	2000001c 	.word	0x2000001c

08001550 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001550:	b480      	push	{r7}
 8001552:	b085      	sub	sp, #20
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	f003 0307 	and.w	r3, r3, #7
 800155e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001560:	4b0c      	ldr	r3, [pc, #48]	; (8001594 <__NVIC_SetPriorityGrouping+0x44>)
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001566:	68ba      	ldr	r2, [r7, #8]
 8001568:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800156c:	4013      	ands	r3, r2
 800156e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001578:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800157c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001580:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001582:	4a04      	ldr	r2, [pc, #16]	; (8001594 <__NVIC_SetPriorityGrouping+0x44>)
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	60d3      	str	r3, [r2, #12]
}
 8001588:	bf00      	nop
 800158a:	3714      	adds	r7, #20
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr
 8001594:	e000ed00 	.word	0xe000ed00

08001598 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800159c:	4b04      	ldr	r3, [pc, #16]	; (80015b0 <__NVIC_GetPriorityGrouping+0x18>)
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	0a1b      	lsrs	r3, r3, #8
 80015a2:	f003 0307 	and.w	r3, r3, #7
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr
 80015b0:	e000ed00 	.word	0xe000ed00

080015b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	4603      	mov	r3, r0
 80015bc:	6039      	str	r1, [r7, #0]
 80015be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	db0a      	blt.n	80015de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	b2da      	uxtb	r2, r3
 80015cc:	490c      	ldr	r1, [pc, #48]	; (8001600 <__NVIC_SetPriority+0x4c>)
 80015ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d2:	0112      	lsls	r2, r2, #4
 80015d4:	b2d2      	uxtb	r2, r2
 80015d6:	440b      	add	r3, r1
 80015d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015dc:	e00a      	b.n	80015f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	b2da      	uxtb	r2, r3
 80015e2:	4908      	ldr	r1, [pc, #32]	; (8001604 <__NVIC_SetPriority+0x50>)
 80015e4:	79fb      	ldrb	r3, [r7, #7]
 80015e6:	f003 030f 	and.w	r3, r3, #15
 80015ea:	3b04      	subs	r3, #4
 80015ec:	0112      	lsls	r2, r2, #4
 80015ee:	b2d2      	uxtb	r2, r2
 80015f0:	440b      	add	r3, r1
 80015f2:	761a      	strb	r2, [r3, #24]
}
 80015f4:	bf00      	nop
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr
 8001600:	e000e100 	.word	0xe000e100
 8001604:	e000ed00 	.word	0xe000ed00

08001608 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001608:	b480      	push	{r7}
 800160a:	b089      	sub	sp, #36	; 0x24
 800160c:	af00      	add	r7, sp, #0
 800160e:	60f8      	str	r0, [r7, #12]
 8001610:	60b9      	str	r1, [r7, #8]
 8001612:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	f003 0307 	and.w	r3, r3, #7
 800161a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	f1c3 0307 	rsb	r3, r3, #7
 8001622:	2b04      	cmp	r3, #4
 8001624:	bf28      	it	cs
 8001626:	2304      	movcs	r3, #4
 8001628:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	3304      	adds	r3, #4
 800162e:	2b06      	cmp	r3, #6
 8001630:	d902      	bls.n	8001638 <NVIC_EncodePriority+0x30>
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	3b03      	subs	r3, #3
 8001636:	e000      	b.n	800163a <NVIC_EncodePriority+0x32>
 8001638:	2300      	movs	r3, #0
 800163a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800163c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001640:	69bb      	ldr	r3, [r7, #24]
 8001642:	fa02 f303 	lsl.w	r3, r2, r3
 8001646:	43da      	mvns	r2, r3
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	401a      	ands	r2, r3
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001650:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	fa01 f303 	lsl.w	r3, r1, r3
 800165a:	43d9      	mvns	r1, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001660:	4313      	orrs	r3, r2
         );
}
 8001662:	4618      	mov	r0, r3
 8001664:	3724      	adds	r7, #36	; 0x24
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
	...

08001670 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	3b01      	subs	r3, #1
 800167c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001680:	d301      	bcc.n	8001686 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001682:	2301      	movs	r3, #1
 8001684:	e00f      	b.n	80016a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001686:	4a0a      	ldr	r2, [pc, #40]	; (80016b0 <SysTick_Config+0x40>)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	3b01      	subs	r3, #1
 800168c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800168e:	210f      	movs	r1, #15
 8001690:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001694:	f7ff ff8e 	bl	80015b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001698:	4b05      	ldr	r3, [pc, #20]	; (80016b0 <SysTick_Config+0x40>)
 800169a:	2200      	movs	r2, #0
 800169c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800169e:	4b04      	ldr	r3, [pc, #16]	; (80016b0 <SysTick_Config+0x40>)
 80016a0:	2207      	movs	r2, #7
 80016a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	e000e010 	.word	0xe000e010

080016b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2b07      	cmp	r3, #7
 80016c0:	d00f      	beq.n	80016e2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2b06      	cmp	r3, #6
 80016c6:	d00c      	beq.n	80016e2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2b05      	cmp	r3, #5
 80016cc:	d009      	beq.n	80016e2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2b04      	cmp	r3, #4
 80016d2:	d006      	beq.n	80016e2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2b03      	cmp	r3, #3
 80016d8:	d003      	beq.n	80016e2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80016da:	2192      	movs	r1, #146	; 0x92
 80016dc:	4804      	ldr	r0, [pc, #16]	; (80016f0 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80016de:	f7ff fc20 	bl	8000f22 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016e2:	6878      	ldr	r0, [r7, #4]
 80016e4:	f7ff ff34 	bl	8001550 <__NVIC_SetPriorityGrouping>
}
 80016e8:	bf00      	nop
 80016ea:	3708      	adds	r7, #8
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	080087d0 	.word	0x080087d0

080016f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b086      	sub	sp, #24
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	60b9      	str	r1, [r7, #8]
 80016fe:	607a      	str	r2, [r7, #4]
 8001700:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001702:	2300      	movs	r3, #0
 8001704:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2b0f      	cmp	r3, #15
 800170a:	d903      	bls.n	8001714 <HAL_NVIC_SetPriority+0x20>
 800170c:	21aa      	movs	r1, #170	; 0xaa
 800170e:	480e      	ldr	r0, [pc, #56]	; (8001748 <HAL_NVIC_SetPriority+0x54>)
 8001710:	f7ff fc07 	bl	8000f22 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	2b0f      	cmp	r3, #15
 8001718:	d903      	bls.n	8001722 <HAL_NVIC_SetPriority+0x2e>
 800171a:	21ab      	movs	r1, #171	; 0xab
 800171c:	480a      	ldr	r0, [pc, #40]	; (8001748 <HAL_NVIC_SetPriority+0x54>)
 800171e:	f7ff fc00 	bl	8000f22 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001722:	f7ff ff39 	bl	8001598 <__NVIC_GetPriorityGrouping>
 8001726:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001728:	687a      	ldr	r2, [r7, #4]
 800172a:	68b9      	ldr	r1, [r7, #8]
 800172c:	6978      	ldr	r0, [r7, #20]
 800172e:	f7ff ff6b 	bl	8001608 <NVIC_EncodePriority>
 8001732:	4602      	mov	r2, r0
 8001734:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001738:	4611      	mov	r1, r2
 800173a:	4618      	mov	r0, r3
 800173c:	f7ff ff3a 	bl	80015b4 <__NVIC_SetPriority>
}
 8001740:	bf00      	nop
 8001742:	3718      	adds	r7, #24
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	080087d0 	.word	0x080087d0

0800174c <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f7ff ff8b 	bl	8001670 <SysTick_Config>
 800175a:	4603      	mov	r3, r0
}
 800175c:	4618      	mov	r0, r3
 800175e:	3708      	adds	r7, #8
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}

08001764 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b086      	sub	sp, #24
 8001768:	af00      	add	r7, sp, #0
 800176a:	60f8      	str	r0, [r7, #12]
 800176c:	60b9      	str	r1, [r7, #8]
 800176e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001776:	4b2b      	ldr	r3, [pc, #172]	; (8001824 <HAL_FLASH_Program+0xc0>)
 8001778:	7e1b      	ldrb	r3, [r3, #24]
 800177a:	2b01      	cmp	r3, #1
 800177c:	d101      	bne.n	8001782 <HAL_FLASH_Program+0x1e>
 800177e:	2302      	movs	r3, #2
 8001780:	e04b      	b.n	800181a <HAL_FLASH_Program+0xb6>
 8001782:	4b28      	ldr	r3, [pc, #160]	; (8001824 <HAL_FLASH_Program+0xc0>)
 8001784:	2201      	movs	r2, #1
 8001786:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d00c      	beq.n	80017a8 <HAL_FLASH_Program+0x44>
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	2b01      	cmp	r3, #1
 8001792:	d009      	beq.n	80017a8 <HAL_FLASH_Program+0x44>
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	2b02      	cmp	r3, #2
 8001798:	d006      	beq.n	80017a8 <HAL_FLASH_Program+0x44>
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	2b03      	cmp	r3, #3
 800179e:	d003      	beq.n	80017a8 <HAL_FLASH_Program+0x44>
 80017a0:	21a4      	movs	r1, #164	; 0xa4
 80017a2:	4821      	ldr	r0, [pc, #132]	; (8001828 <HAL_FLASH_Program+0xc4>)
 80017a4:	f7ff fbbd 	bl	8000f22 <assert_failed>
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80017a8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80017ac:	f000 f872 	bl	8001894 <FLASH_WaitForLastOperation>
 80017b0:	4603      	mov	r3, r0
 80017b2:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80017b4:	7dfb      	ldrb	r3, [r7, #23]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d12b      	bne.n	8001812 <HAL_FLASH_Program+0xae>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d105      	bne.n	80017cc <HAL_FLASH_Program+0x68>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80017c0:	783b      	ldrb	r3, [r7, #0]
 80017c2:	4619      	mov	r1, r3
 80017c4:	68b8      	ldr	r0, [r7, #8]
 80017c6:	f000 f96f 	bl	8001aa8 <FLASH_Program_Byte>
 80017ca:	e016      	b.n	80017fa <HAL_FLASH_Program+0x96>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d105      	bne.n	80017de <HAL_FLASH_Program+0x7a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80017d2:	883b      	ldrh	r3, [r7, #0]
 80017d4:	4619      	mov	r1, r3
 80017d6:	68b8      	ldr	r0, [r7, #8]
 80017d8:	f000 f928 	bl	8001a2c <FLASH_Program_HalfWord>
 80017dc:	e00d      	b.n	80017fa <HAL_FLASH_Program+0x96>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d105      	bne.n	80017f0 <HAL_FLASH_Program+0x8c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	4619      	mov	r1, r3
 80017e8:	68b8      	ldr	r0, [r7, #8]
 80017ea:	f000 f8e1 	bl	80019b0 <FLASH_Program_Word>
 80017ee:	e004      	b.n	80017fa <HAL_FLASH_Program+0x96>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80017f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80017f4:	68b8      	ldr	r0, [r7, #8]
 80017f6:	f000 f88d 	bl	8001914 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80017fa:	f24c 3050 	movw	r0, #50000	; 0xc350
 80017fe:	f000 f849 	bl	8001894 <FLASH_WaitForLastOperation>
 8001802:	4603      	mov	r3, r0
 8001804:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8001806:	4b09      	ldr	r3, [pc, #36]	; (800182c <HAL_FLASH_Program+0xc8>)
 8001808:	691b      	ldr	r3, [r3, #16]
 800180a:	4a08      	ldr	r2, [pc, #32]	; (800182c <HAL_FLASH_Program+0xc8>)
 800180c:	f023 0301 	bic.w	r3, r3, #1
 8001810:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001812:	4b04      	ldr	r3, [pc, #16]	; (8001824 <HAL_FLASH_Program+0xc0>)
 8001814:	2200      	movs	r2, #0
 8001816:	761a      	strb	r2, [r3, #24]
  
  return status;
 8001818:	7dfb      	ldrb	r3, [r7, #23]
}
 800181a:	4618      	mov	r0, r3
 800181c:	3718      	adds	r7, #24
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	200002c4 	.word	0x200002c4
 8001828:	0800880c 	.word	0x0800880c
 800182c:	40023c00 	.word	0x40023c00

08001830 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001836:	2300      	movs	r3, #0
 8001838:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800183a:	4b0b      	ldr	r3, [pc, #44]	; (8001868 <HAL_FLASH_Unlock+0x38>)
 800183c:	691b      	ldr	r3, [r3, #16]
 800183e:	2b00      	cmp	r3, #0
 8001840:	da0b      	bge.n	800185a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001842:	4b09      	ldr	r3, [pc, #36]	; (8001868 <HAL_FLASH_Unlock+0x38>)
 8001844:	4a09      	ldr	r2, [pc, #36]	; (800186c <HAL_FLASH_Unlock+0x3c>)
 8001846:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001848:	4b07      	ldr	r3, [pc, #28]	; (8001868 <HAL_FLASH_Unlock+0x38>)
 800184a:	4a09      	ldr	r2, [pc, #36]	; (8001870 <HAL_FLASH_Unlock+0x40>)
 800184c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800184e:	4b06      	ldr	r3, [pc, #24]	; (8001868 <HAL_FLASH_Unlock+0x38>)
 8001850:	691b      	ldr	r3, [r3, #16]
 8001852:	2b00      	cmp	r3, #0
 8001854:	da01      	bge.n	800185a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800185a:	79fb      	ldrb	r3, [r7, #7]
}
 800185c:	4618      	mov	r0, r3
 800185e:	370c      	adds	r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr
 8001868:	40023c00 	.word	0x40023c00
 800186c:	45670123 	.word	0x45670123
 8001870:	cdef89ab 	.word	0xcdef89ab

08001874 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001878:	4b05      	ldr	r3, [pc, #20]	; (8001890 <HAL_FLASH_Lock+0x1c>)
 800187a:	691b      	ldr	r3, [r3, #16]
 800187c:	4a04      	ldr	r2, [pc, #16]	; (8001890 <HAL_FLASH_Lock+0x1c>)
 800187e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001882:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8001884:	2300      	movs	r3, #0
}
 8001886:	4618      	mov	r0, r3
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr
 8001890:	40023c00 	.word	0x40023c00

08001894 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001894:	b580      	push	{r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800189c:	2300      	movs	r3, #0
 800189e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80018a0:	4b1a      	ldr	r3, [pc, #104]	; (800190c <FLASH_WaitForLastOperation+0x78>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80018a6:	f7ff fe23 	bl	80014f0 <HAL_GetTick>
 80018aa:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80018ac:	e010      	b.n	80018d0 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80018b4:	d00c      	beq.n	80018d0 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d007      	beq.n	80018cc <FLASH_WaitForLastOperation+0x38>
 80018bc:	f7ff fe18 	bl	80014f0 <HAL_GetTick>
 80018c0:	4602      	mov	r2, r0
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	1ad3      	subs	r3, r2, r3
 80018c6:	687a      	ldr	r2, [r7, #4]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d201      	bcs.n	80018d0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80018cc:	2303      	movs	r3, #3
 80018ce:	e019      	b.n	8001904 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80018d0:	4b0f      	ldr	r3, [pc, #60]	; (8001910 <FLASH_WaitForLastOperation+0x7c>)
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d1e8      	bne.n	80018ae <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80018dc:	4b0c      	ldr	r3, [pc, #48]	; (8001910 <FLASH_WaitForLastOperation+0x7c>)
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	f003 0301 	and.w	r3, r3, #1
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d002      	beq.n	80018ee <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80018e8:	4b09      	ldr	r3, [pc, #36]	; (8001910 <FLASH_WaitForLastOperation+0x7c>)
 80018ea:	2201      	movs	r2, #1
 80018ec:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80018ee:	4b08      	ldr	r3, [pc, #32]	; (8001910 <FLASH_WaitForLastOperation+0x7c>)
 80018f0:	68db      	ldr	r3, [r3, #12]
 80018f2:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d003      	beq.n	8001902 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80018fa:	f000 f911 	bl	8001b20 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80018fe:	2301      	movs	r3, #1
 8001900:	e000      	b.n	8001904 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8001902:	2300      	movs	r3, #0
  
}  
 8001904:	4618      	mov	r0, r3
 8001906:	3710      	adds	r7, #16
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	200002c4 	.word	0x200002c4
 8001910:	40023c00 	.word	0x40023c00

08001914 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	60f8      	str	r0, [r7, #12]
 800191c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001926:	d303      	bcc.n	8001930 <FLASH_Program_DoubleWord+0x1c>
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	4a1c      	ldr	r2, [pc, #112]	; (800199c <FLASH_Program_DoubleWord+0x88>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d90c      	bls.n	800194a <FLASH_Program_DoubleWord+0x36>
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	4a1b      	ldr	r2, [pc, #108]	; (80019a0 <FLASH_Program_DoubleWord+0x8c>)
 8001934:	4293      	cmp	r3, r2
 8001936:	d903      	bls.n	8001940 <FLASH_Program_DoubleWord+0x2c>
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	4a1a      	ldr	r2, [pc, #104]	; (80019a4 <FLASH_Program_DoubleWord+0x90>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d904      	bls.n	800194a <FLASH_Program_DoubleWord+0x36>
 8001940:	f240 2167 	movw	r1, #615	; 0x267
 8001944:	4818      	ldr	r0, [pc, #96]	; (80019a8 <FLASH_Program_DoubleWord+0x94>)
 8001946:	f7ff faec 	bl	8000f22 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800194a:	4b18      	ldr	r3, [pc, #96]	; (80019ac <FLASH_Program_DoubleWord+0x98>)
 800194c:	691b      	ldr	r3, [r3, #16]
 800194e:	4a17      	ldr	r2, [pc, #92]	; (80019ac <FLASH_Program_DoubleWord+0x98>)
 8001950:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001954:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001956:	4b15      	ldr	r3, [pc, #84]	; (80019ac <FLASH_Program_DoubleWord+0x98>)
 8001958:	691b      	ldr	r3, [r3, #16]
 800195a:	4a14      	ldr	r2, [pc, #80]	; (80019ac <FLASH_Program_DoubleWord+0x98>)
 800195c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001960:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001962:	4b12      	ldr	r3, [pc, #72]	; (80019ac <FLASH_Program_DoubleWord+0x98>)
 8001964:	691b      	ldr	r3, [r3, #16]
 8001966:	4a11      	ldr	r2, [pc, #68]	; (80019ac <FLASH_Program_DoubleWord+0x98>)
 8001968:	f043 0301 	orr.w	r3, r3, #1
 800196c:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	683a      	ldr	r2, [r7, #0]
 8001972:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8001974:	f3bf 8f6f 	isb	sy
}
 8001978:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800197a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800197e:	f04f 0200 	mov.w	r2, #0
 8001982:	f04f 0300 	mov.w	r3, #0
 8001986:	000a      	movs	r2, r1
 8001988:	2300      	movs	r3, #0
 800198a:	68f9      	ldr	r1, [r7, #12]
 800198c:	3104      	adds	r1, #4
 800198e:	4613      	mov	r3, r2
 8001990:	600b      	str	r3, [r1, #0]
}
 8001992:	bf00      	nop
 8001994:	3710      	adds	r7, #16
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	0807ffff 	.word	0x0807ffff
 80019a0:	1fff77ff 	.word	0x1fff77ff
 80019a4:	1fff7a0f 	.word	0x1fff7a0f
 80019a8:	0800880c 	.word	0x0800880c
 80019ac:	40023c00 	.word	0x40023c00

080019b0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
 80019b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80019c0:	d303      	bcc.n	80019ca <FLASH_Program_Word+0x1a>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4a14      	ldr	r2, [pc, #80]	; (8001a18 <FLASH_Program_Word+0x68>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d90c      	bls.n	80019e4 <FLASH_Program_Word+0x34>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	4a13      	ldr	r2, [pc, #76]	; (8001a1c <FLASH_Program_Word+0x6c>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d903      	bls.n	80019da <FLASH_Program_Word+0x2a>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	4a12      	ldr	r2, [pc, #72]	; (8001a20 <FLASH_Program_Word+0x70>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d904      	bls.n	80019e4 <FLASH_Program_Word+0x34>
 80019da:	f240 2189 	movw	r1, #649	; 0x289
 80019de:	4811      	ldr	r0, [pc, #68]	; (8001a24 <FLASH_Program_Word+0x74>)
 80019e0:	f7ff fa9f 	bl	8000f22 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80019e4:	4b10      	ldr	r3, [pc, #64]	; (8001a28 <FLASH_Program_Word+0x78>)
 80019e6:	691b      	ldr	r3, [r3, #16]
 80019e8:	4a0f      	ldr	r2, [pc, #60]	; (8001a28 <FLASH_Program_Word+0x78>)
 80019ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80019ee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80019f0:	4b0d      	ldr	r3, [pc, #52]	; (8001a28 <FLASH_Program_Word+0x78>)
 80019f2:	691b      	ldr	r3, [r3, #16]
 80019f4:	4a0c      	ldr	r2, [pc, #48]	; (8001a28 <FLASH_Program_Word+0x78>)
 80019f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019fa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80019fc:	4b0a      	ldr	r3, [pc, #40]	; (8001a28 <FLASH_Program_Word+0x78>)
 80019fe:	691b      	ldr	r3, [r3, #16]
 8001a00:	4a09      	ldr	r2, [pc, #36]	; (8001a28 <FLASH_Program_Word+0x78>)
 8001a02:	f043 0301 	orr.w	r3, r3, #1
 8001a06:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	683a      	ldr	r2, [r7, #0]
 8001a0c:	601a      	str	r2, [r3, #0]
}
 8001a0e:	bf00      	nop
 8001a10:	3708      	adds	r7, #8
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	0807ffff 	.word	0x0807ffff
 8001a1c:	1fff77ff 	.word	0x1fff77ff
 8001a20:	1fff7a0f 	.word	0x1fff7a0f
 8001a24:	0800880c 	.word	0x0800880c
 8001a28:	40023c00 	.word	0x40023c00

08001a2c <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	460b      	mov	r3, r1
 8001a36:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001a3e:	d303      	bcc.n	8001a48 <FLASH_Program_HalfWord+0x1c>
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	4a14      	ldr	r2, [pc, #80]	; (8001a94 <FLASH_Program_HalfWord+0x68>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d90c      	bls.n	8001a62 <FLASH_Program_HalfWord+0x36>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	4a13      	ldr	r2, [pc, #76]	; (8001a98 <FLASH_Program_HalfWord+0x6c>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d903      	bls.n	8001a58 <FLASH_Program_HalfWord+0x2c>
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	4a12      	ldr	r2, [pc, #72]	; (8001a9c <FLASH_Program_HalfWord+0x70>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d904      	bls.n	8001a62 <FLASH_Program_HalfWord+0x36>
 8001a58:	f240 21a2 	movw	r1, #674	; 0x2a2
 8001a5c:	4810      	ldr	r0, [pc, #64]	; (8001aa0 <FLASH_Program_HalfWord+0x74>)
 8001a5e:	f7ff fa60 	bl	8000f22 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001a62:	4b10      	ldr	r3, [pc, #64]	; (8001aa4 <FLASH_Program_HalfWord+0x78>)
 8001a64:	691b      	ldr	r3, [r3, #16]
 8001a66:	4a0f      	ldr	r2, [pc, #60]	; (8001aa4 <FLASH_Program_HalfWord+0x78>)
 8001a68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a6c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001a6e:	4b0d      	ldr	r3, [pc, #52]	; (8001aa4 <FLASH_Program_HalfWord+0x78>)
 8001a70:	691b      	ldr	r3, [r3, #16]
 8001a72:	4a0c      	ldr	r2, [pc, #48]	; (8001aa4 <FLASH_Program_HalfWord+0x78>)
 8001a74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a78:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001a7a:	4b0a      	ldr	r3, [pc, #40]	; (8001aa4 <FLASH_Program_HalfWord+0x78>)
 8001a7c:	691b      	ldr	r3, [r3, #16]
 8001a7e:	4a09      	ldr	r2, [pc, #36]	; (8001aa4 <FLASH_Program_HalfWord+0x78>)
 8001a80:	f043 0301 	orr.w	r3, r3, #1
 8001a84:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	887a      	ldrh	r2, [r7, #2]
 8001a8a:	801a      	strh	r2, [r3, #0]
}
 8001a8c:	bf00      	nop
 8001a8e:	3708      	adds	r7, #8
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	0807ffff 	.word	0x0807ffff
 8001a98:	1fff77ff 	.word	0x1fff77ff
 8001a9c:	1fff7a0f 	.word	0x1fff7a0f
 8001aa0:	0800880c 	.word	0x0800880c
 8001aa4:	40023c00 	.word	0x40023c00

08001aa8 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	460b      	mov	r3, r1
 8001ab2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001aba:	d303      	bcc.n	8001ac4 <FLASH_Program_Byte+0x1c>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	4a13      	ldr	r2, [pc, #76]	; (8001b0c <FLASH_Program_Byte+0x64>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d90c      	bls.n	8001ade <FLASH_Program_Byte+0x36>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	4a12      	ldr	r2, [pc, #72]	; (8001b10 <FLASH_Program_Byte+0x68>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d903      	bls.n	8001ad4 <FLASH_Program_Byte+0x2c>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	4a11      	ldr	r2, [pc, #68]	; (8001b14 <FLASH_Program_Byte+0x6c>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d904      	bls.n	8001ade <FLASH_Program_Byte+0x36>
 8001ad4:	f240 21bb 	movw	r1, #699	; 0x2bb
 8001ad8:	480f      	ldr	r0, [pc, #60]	; (8001b18 <FLASH_Program_Byte+0x70>)
 8001ada:	f7ff fa22 	bl	8000f22 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001ade:	4b0f      	ldr	r3, [pc, #60]	; (8001b1c <FLASH_Program_Byte+0x74>)
 8001ae0:	691b      	ldr	r3, [r3, #16]
 8001ae2:	4a0e      	ldr	r2, [pc, #56]	; (8001b1c <FLASH_Program_Byte+0x74>)
 8001ae4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ae8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001aea:	4b0c      	ldr	r3, [pc, #48]	; (8001b1c <FLASH_Program_Byte+0x74>)
 8001aec:	4a0b      	ldr	r2, [pc, #44]	; (8001b1c <FLASH_Program_Byte+0x74>)
 8001aee:	691b      	ldr	r3, [r3, #16]
 8001af0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001af2:	4b0a      	ldr	r3, [pc, #40]	; (8001b1c <FLASH_Program_Byte+0x74>)
 8001af4:	691b      	ldr	r3, [r3, #16]
 8001af6:	4a09      	ldr	r2, [pc, #36]	; (8001b1c <FLASH_Program_Byte+0x74>)
 8001af8:	f043 0301 	orr.w	r3, r3, #1
 8001afc:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	78fa      	ldrb	r2, [r7, #3]
 8001b02:	701a      	strb	r2, [r3, #0]
}
 8001b04:	bf00      	nop
 8001b06:	3708      	adds	r7, #8
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	0807ffff 	.word	0x0807ffff
 8001b10:	1fff77ff 	.word	0x1fff77ff
 8001b14:	1fff7a0f 	.word	0x1fff7a0f
 8001b18:	0800880c 	.word	0x0800880c
 8001b1c:	40023c00 	.word	0x40023c00

08001b20 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001b24:	4b2f      	ldr	r3, [pc, #188]	; (8001be4 <FLASH_SetErrorCode+0xc4>)
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	f003 0310 	and.w	r3, r3, #16
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d008      	beq.n	8001b42 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001b30:	4b2d      	ldr	r3, [pc, #180]	; (8001be8 <FLASH_SetErrorCode+0xc8>)
 8001b32:	69db      	ldr	r3, [r3, #28]
 8001b34:	f043 0310 	orr.w	r3, r3, #16
 8001b38:	4a2b      	ldr	r2, [pc, #172]	; (8001be8 <FLASH_SetErrorCode+0xc8>)
 8001b3a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001b3c:	4b29      	ldr	r3, [pc, #164]	; (8001be4 <FLASH_SetErrorCode+0xc4>)
 8001b3e:	2210      	movs	r2, #16
 8001b40:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001b42:	4b28      	ldr	r3, [pc, #160]	; (8001be4 <FLASH_SetErrorCode+0xc4>)
 8001b44:	68db      	ldr	r3, [r3, #12]
 8001b46:	f003 0320 	and.w	r3, r3, #32
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d008      	beq.n	8001b60 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001b4e:	4b26      	ldr	r3, [pc, #152]	; (8001be8 <FLASH_SetErrorCode+0xc8>)
 8001b50:	69db      	ldr	r3, [r3, #28]
 8001b52:	f043 0308 	orr.w	r3, r3, #8
 8001b56:	4a24      	ldr	r2, [pc, #144]	; (8001be8 <FLASH_SetErrorCode+0xc8>)
 8001b58:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8001b5a:	4b22      	ldr	r3, [pc, #136]	; (8001be4 <FLASH_SetErrorCode+0xc4>)
 8001b5c:	2220      	movs	r2, #32
 8001b5e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001b60:	4b20      	ldr	r3, [pc, #128]	; (8001be4 <FLASH_SetErrorCode+0xc4>)
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d008      	beq.n	8001b7e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001b6c:	4b1e      	ldr	r3, [pc, #120]	; (8001be8 <FLASH_SetErrorCode+0xc8>)
 8001b6e:	69db      	ldr	r3, [r3, #28]
 8001b70:	f043 0304 	orr.w	r3, r3, #4
 8001b74:	4a1c      	ldr	r2, [pc, #112]	; (8001be8 <FLASH_SetErrorCode+0xc8>)
 8001b76:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8001b78:	4b1a      	ldr	r3, [pc, #104]	; (8001be4 <FLASH_SetErrorCode+0xc4>)
 8001b7a:	2240      	movs	r2, #64	; 0x40
 8001b7c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8001b7e:	4b19      	ldr	r3, [pc, #100]	; (8001be4 <FLASH_SetErrorCode+0xc4>)
 8001b80:	68db      	ldr	r3, [r3, #12]
 8001b82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d008      	beq.n	8001b9c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8001b8a:	4b17      	ldr	r3, [pc, #92]	; (8001be8 <FLASH_SetErrorCode+0xc8>)
 8001b8c:	69db      	ldr	r3, [r3, #28]
 8001b8e:	f043 0302 	orr.w	r3, r3, #2
 8001b92:	4a15      	ldr	r2, [pc, #84]	; (8001be8 <FLASH_SetErrorCode+0xc8>)
 8001b94:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8001b96:	4b13      	ldr	r3, [pc, #76]	; (8001be4 <FLASH_SetErrorCode+0xc4>)
 8001b98:	2280      	movs	r2, #128	; 0x80
 8001b9a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8001b9c:	4b11      	ldr	r3, [pc, #68]	; (8001be4 <FLASH_SetErrorCode+0xc4>)
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d009      	beq.n	8001bbc <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8001ba8:	4b0f      	ldr	r3, [pc, #60]	; (8001be8 <FLASH_SetErrorCode+0xc8>)
 8001baa:	69db      	ldr	r3, [r3, #28]
 8001bac:	f043 0301 	orr.w	r3, r3, #1
 8001bb0:	4a0d      	ldr	r2, [pc, #52]	; (8001be8 <FLASH_SetErrorCode+0xc8>)
 8001bb2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8001bb4:	4b0b      	ldr	r3, [pc, #44]	; (8001be4 <FLASH_SetErrorCode+0xc4>)
 8001bb6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001bba:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001bbc:	4b09      	ldr	r3, [pc, #36]	; (8001be4 <FLASH_SetErrorCode+0xc4>)
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	f003 0302 	and.w	r3, r3, #2
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d008      	beq.n	8001bda <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001bc8:	4b07      	ldr	r3, [pc, #28]	; (8001be8 <FLASH_SetErrorCode+0xc8>)
 8001bca:	69db      	ldr	r3, [r3, #28]
 8001bcc:	f043 0320 	orr.w	r3, r3, #32
 8001bd0:	4a05      	ldr	r2, [pc, #20]	; (8001be8 <FLASH_SetErrorCode+0xc8>)
 8001bd2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001bd4:	4b03      	ldr	r3, [pc, #12]	; (8001be4 <FLASH_SetErrorCode+0xc4>)
 8001bd6:	2202      	movs	r2, #2
 8001bd8:	60da      	str	r2, [r3, #12]
  }
}
 8001bda:	bf00      	nop
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	40023c00 	.word	0x40023c00
 8001be8:	200002c4 	.word	0x200002c4

08001bec <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	460b      	mov	r3, r1
 8001bf6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d019      	beq.n	8001c36 <FLASH_Erase_Sector+0x4a>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d016      	beq.n	8001c36 <FLASH_Erase_Sector+0x4a>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2b02      	cmp	r3, #2
 8001c0c:	d013      	beq.n	8001c36 <FLASH_Erase_Sector+0x4a>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2b03      	cmp	r3, #3
 8001c12:	d010      	beq.n	8001c36 <FLASH_Erase_Sector+0x4a>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2b04      	cmp	r3, #4
 8001c18:	d00d      	beq.n	8001c36 <FLASH_Erase_Sector+0x4a>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2b05      	cmp	r3, #5
 8001c1e:	d00a      	beq.n	8001c36 <FLASH_Erase_Sector+0x4a>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2b06      	cmp	r3, #6
 8001c24:	d007      	beq.n	8001c36 <FLASH_Erase_Sector+0x4a>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2b07      	cmp	r3, #7
 8001c2a:	d004      	beq.n	8001c36 <FLASH_Erase_Sector+0x4a>
 8001c2c:	f240 31db 	movw	r1, #987	; 0x3db
 8001c30:	4827      	ldr	r0, [pc, #156]	; (8001cd0 <FLASH_Erase_Sector+0xe4>)
 8001c32:	f7ff f976 	bl	8000f22 <assert_failed>
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 8001c36:	78fb      	ldrb	r3, [r7, #3]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d00d      	beq.n	8001c58 <FLASH_Erase_Sector+0x6c>
 8001c3c:	78fb      	ldrb	r3, [r7, #3]
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d00a      	beq.n	8001c58 <FLASH_Erase_Sector+0x6c>
 8001c42:	78fb      	ldrb	r3, [r7, #3]
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	d007      	beq.n	8001c58 <FLASH_Erase_Sector+0x6c>
 8001c48:	78fb      	ldrb	r3, [r7, #3]
 8001c4a:	2b03      	cmp	r3, #3
 8001c4c:	d004      	beq.n	8001c58 <FLASH_Erase_Sector+0x6c>
 8001c4e:	f44f 7177 	mov.w	r1, #988	; 0x3dc
 8001c52:	481f      	ldr	r0, [pc, #124]	; (8001cd0 <FLASH_Erase_Sector+0xe4>)
 8001c54:	f7ff f965 	bl	8000f22 <assert_failed>

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001c58:	78fb      	ldrb	r3, [r7, #3]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d102      	bne.n	8001c64 <FLASH_Erase_Sector+0x78>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	60fb      	str	r3, [r7, #12]
 8001c62:	e010      	b.n	8001c86 <FLASH_Erase_Sector+0x9a>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001c64:	78fb      	ldrb	r3, [r7, #3]
 8001c66:	2b01      	cmp	r3, #1
 8001c68:	d103      	bne.n	8001c72 <FLASH_Erase_Sector+0x86>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8001c6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	e009      	b.n	8001c86 <FLASH_Erase_Sector+0x9a>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8001c72:	78fb      	ldrb	r3, [r7, #3]
 8001c74:	2b02      	cmp	r3, #2
 8001c76:	d103      	bne.n	8001c80 <FLASH_Erase_Sector+0x94>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001c78:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c7c:	60fb      	str	r3, [r7, #12]
 8001c7e:	e002      	b.n	8001c86 <FLASH_Erase_Sector+0x9a>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001c80:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001c84:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001c86:	4b13      	ldr	r3, [pc, #76]	; (8001cd4 <FLASH_Erase_Sector+0xe8>)
 8001c88:	691b      	ldr	r3, [r3, #16]
 8001c8a:	4a12      	ldr	r2, [pc, #72]	; (8001cd4 <FLASH_Erase_Sector+0xe8>)
 8001c8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c90:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8001c92:	4b10      	ldr	r3, [pc, #64]	; (8001cd4 <FLASH_Erase_Sector+0xe8>)
 8001c94:	691a      	ldr	r2, [r3, #16]
 8001c96:	490f      	ldr	r1, [pc, #60]	; (8001cd4 <FLASH_Erase_Sector+0xe8>)
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8001c9e:	4b0d      	ldr	r3, [pc, #52]	; (8001cd4 <FLASH_Erase_Sector+0xe8>)
 8001ca0:	691b      	ldr	r3, [r3, #16]
 8001ca2:	4a0c      	ldr	r2, [pc, #48]	; (8001cd4 <FLASH_Erase_Sector+0xe8>)
 8001ca4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001ca8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8001caa:	4b0a      	ldr	r3, [pc, #40]	; (8001cd4 <FLASH_Erase_Sector+0xe8>)
 8001cac:	691a      	ldr	r2, [r3, #16]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	00db      	lsls	r3, r3, #3
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	4a07      	ldr	r2, [pc, #28]	; (8001cd4 <FLASH_Erase_Sector+0xe8>)
 8001cb6:	f043 0302 	orr.w	r3, r3, #2
 8001cba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001cbc:	4b05      	ldr	r3, [pc, #20]	; (8001cd4 <FLASH_Erase_Sector+0xe8>)
 8001cbe:	691b      	ldr	r3, [r3, #16]
 8001cc0:	4a04      	ldr	r2, [pc, #16]	; (8001cd4 <FLASH_Erase_Sector+0xe8>)
 8001cc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cc6:	6113      	str	r3, [r2, #16]
}
 8001cc8:	bf00      	nop
 8001cca:	3710      	adds	r7, #16
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	08008848 	.word	0x08008848
 8001cd4:	40023c00 	.word	0x40023c00

08001cd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b088      	sub	sp, #32
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
 8001ce0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001cea:	2300      	movs	r3, #0
 8001cec:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4a33      	ldr	r2, [pc, #204]	; (8001dc0 <HAL_GPIO_Init+0xe8>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d017      	beq.n	8001d26 <HAL_GPIO_Init+0x4e>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4a32      	ldr	r2, [pc, #200]	; (8001dc4 <HAL_GPIO_Init+0xec>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d013      	beq.n	8001d26 <HAL_GPIO_Init+0x4e>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4a31      	ldr	r2, [pc, #196]	; (8001dc8 <HAL_GPIO_Init+0xf0>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d00f      	beq.n	8001d26 <HAL_GPIO_Init+0x4e>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4a30      	ldr	r2, [pc, #192]	; (8001dcc <HAL_GPIO_Init+0xf4>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d00b      	beq.n	8001d26 <HAL_GPIO_Init+0x4e>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4a2f      	ldr	r2, [pc, #188]	; (8001dd0 <HAL_GPIO_Init+0xf8>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d007      	beq.n	8001d26 <HAL_GPIO_Init+0x4e>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4a2e      	ldr	r2, [pc, #184]	; (8001dd4 <HAL_GPIO_Init+0xfc>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d003      	beq.n	8001d26 <HAL_GPIO_Init+0x4e>
 8001d1e:	21ac      	movs	r1, #172	; 0xac
 8001d20:	482d      	ldr	r0, [pc, #180]	; (8001dd8 <HAL_GPIO_Init+0x100>)
 8001d22:	f7ff f8fe 	bl	8000f22 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	b29b      	uxth	r3, r3
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d005      	beq.n	8001d3c <HAL_GPIO_Init+0x64>
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	0c1b      	lsrs	r3, r3, #16
 8001d36:	041b      	lsls	r3, r3, #16
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d003      	beq.n	8001d44 <HAL_GPIO_Init+0x6c>
 8001d3c:	21ad      	movs	r1, #173	; 0xad
 8001d3e:	4826      	ldr	r0, [pc, #152]	; (8001dd8 <HAL_GPIO_Init+0x100>)
 8001d40:	f7ff f8ef 	bl	8000f22 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d035      	beq.n	8001db8 <HAL_GPIO_Init+0xe0>
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d031      	beq.n	8001db8 <HAL_GPIO_Init+0xe0>
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	2b11      	cmp	r3, #17
 8001d5a:	d02d      	beq.n	8001db8 <HAL_GPIO_Init+0xe0>
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	2b02      	cmp	r3, #2
 8001d62:	d029      	beq.n	8001db8 <HAL_GPIO_Init+0xe0>
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	2b12      	cmp	r3, #18
 8001d6a:	d025      	beq.n	8001db8 <HAL_GPIO_Init+0xe0>
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8001d74:	d020      	beq.n	8001db8 <HAL_GPIO_Init+0xe0>
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8001d7e:	d01b      	beq.n	8001db8 <HAL_GPIO_Init+0xe0>
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 8001d88:	d016      	beq.n	8001db8 <HAL_GPIO_Init+0xe0>
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 8001d92:	d011      	beq.n	8001db8 <HAL_GPIO_Init+0xe0>
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 8001d9c:	d00c      	beq.n	8001db8 <HAL_GPIO_Init+0xe0>
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 8001da6:	d007      	beq.n	8001db8 <HAL_GPIO_Init+0xe0>
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	2b03      	cmp	r3, #3
 8001dae:	d003      	beq.n	8001db8 <HAL_GPIO_Init+0xe0>
 8001db0:	21ae      	movs	r1, #174	; 0xae
 8001db2:	4809      	ldr	r0, [pc, #36]	; (8001dd8 <HAL_GPIO_Init+0x100>)
 8001db4:	f7ff f8b5 	bl	8000f22 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001db8:	2300      	movs	r3, #0
 8001dba:	61fb      	str	r3, [r7, #28]
 8001dbc:	e211      	b.n	80021e2 <HAL_GPIO_Init+0x50a>
 8001dbe:	bf00      	nop
 8001dc0:	40020000 	.word	0x40020000
 8001dc4:	40020400 	.word	0x40020400
 8001dc8:	40020800 	.word	0x40020800
 8001dcc:	40020c00 	.word	0x40020c00
 8001dd0:	40021000 	.word	0x40021000
 8001dd4:	40021c00 	.word	0x40021c00
 8001dd8:	08008888 	.word	0x08008888
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ddc:	2201      	movs	r2, #1
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	fa02 f303 	lsl.w	r3, r2, r3
 8001de4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	697a      	ldr	r2, [r7, #20]
 8001dec:	4013      	ands	r3, r2
 8001dee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001df0:	693a      	ldr	r2, [r7, #16]
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	f040 81f1 	bne.w	80021dc <HAL_GPIO_Init+0x504>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	f003 0303 	and.w	r3, r3, #3
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d005      	beq.n	8001e12 <HAL_GPIO_Init+0x13a>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d144      	bne.n	8001e9c <HAL_GPIO_Init+0x1c4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	68db      	ldr	r3, [r3, #12]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d00f      	beq.n	8001e3a <HAL_GPIO_Init+0x162>
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	68db      	ldr	r3, [r3, #12]
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d00b      	beq.n	8001e3a <HAL_GPIO_Init+0x162>
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	68db      	ldr	r3, [r3, #12]
 8001e26:	2b02      	cmp	r3, #2
 8001e28:	d007      	beq.n	8001e3a <HAL_GPIO_Init+0x162>
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	68db      	ldr	r3, [r3, #12]
 8001e2e:	2b03      	cmp	r3, #3
 8001e30:	d003      	beq.n	8001e3a <HAL_GPIO_Init+0x162>
 8001e32:	21c0      	movs	r1, #192	; 0xc0
 8001e34:	489f      	ldr	r0, [pc, #636]	; (80020b4 <HAL_GPIO_Init+0x3dc>)
 8001e36:	f7ff f874 	bl	8000f22 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	005b      	lsls	r3, r3, #1
 8001e44:	2203      	movs	r2, #3
 8001e46:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4a:	43db      	mvns	r3, r3
 8001e4c:	69ba      	ldr	r2, [r7, #24]
 8001e4e:	4013      	ands	r3, r2
 8001e50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	68da      	ldr	r2, [r3, #12]
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	005b      	lsls	r3, r3, #1
 8001e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5e:	69ba      	ldr	r2, [r7, #24]
 8001e60:	4313      	orrs	r3, r2
 8001e62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	69ba      	ldr	r2, [r7, #24]
 8001e68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e70:	2201      	movs	r2, #1
 8001e72:	69fb      	ldr	r3, [r7, #28]
 8001e74:	fa02 f303 	lsl.w	r3, r2, r3
 8001e78:	43db      	mvns	r3, r3
 8001e7a:	69ba      	ldr	r2, [r7, #24]
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	091b      	lsrs	r3, r3, #4
 8001e86:	f003 0201 	and.w	r2, r3, #1
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e90:	69ba      	ldr	r2, [r7, #24]
 8001e92:	4313      	orrs	r3, r2
 8001e94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	69ba      	ldr	r2, [r7, #24]
 8001e9a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f003 0303 	and.w	r3, r3, #3
 8001ea4:	2b03      	cmp	r3, #3
 8001ea6:	d027      	beq.n	8001ef8 <HAL_GPIO_Init+0x220>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d00b      	beq.n	8001ec8 <HAL_GPIO_Init+0x1f0>
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	d007      	beq.n	8001ec8 <HAL_GPIO_Init+0x1f0>
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	2b02      	cmp	r3, #2
 8001ebe:	d003      	beq.n	8001ec8 <HAL_GPIO_Init+0x1f0>
 8001ec0:	21d1      	movs	r1, #209	; 0xd1
 8001ec2:	487c      	ldr	r0, [pc, #496]	; (80020b4 <HAL_GPIO_Init+0x3dc>)
 8001ec4:	f7ff f82d 	bl	8000f22 <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	005b      	lsls	r3, r3, #1
 8001ed2:	2203      	movs	r2, #3
 8001ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed8:	43db      	mvns	r3, r3
 8001eda:	69ba      	ldr	r2, [r7, #24]
 8001edc:	4013      	ands	r3, r2
 8001ede:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	689a      	ldr	r2, [r3, #8]
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	005b      	lsls	r3, r3, #1
 8001ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eec:	69ba      	ldr	r2, [r7, #24]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	69ba      	ldr	r2, [r7, #24]
 8001ef6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f003 0303 	and.w	r3, r3, #3
 8001f00:	2b02      	cmp	r3, #2
 8001f02:	f040 80a0 	bne.w	8002046 <HAL_GPIO_Init+0x36e>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	691b      	ldr	r3, [r3, #16]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d077      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	691b      	ldr	r3, [r3, #16]
 8001f12:	2b09      	cmp	r3, #9
 8001f14:	d073      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	691b      	ldr	r3, [r3, #16]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d06f      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	691b      	ldr	r3, [r3, #16]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d06b      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	691b      	ldr	r3, [r3, #16]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d067      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	691b      	ldr	r3, [r3, #16]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d063      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	691b      	ldr	r3, [r3, #16]
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d05f      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	691b      	ldr	r3, [r3, #16]
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d05b      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	691b      	ldr	r3, [r3, #16]
 8001f4a:	2b02      	cmp	r3, #2
 8001f4c:	d057      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	691b      	ldr	r3, [r3, #16]
 8001f52:	2b02      	cmp	r3, #2
 8001f54:	d053      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	691b      	ldr	r3, [r3, #16]
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d04f      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	691b      	ldr	r3, [r3, #16]
 8001f62:	2b04      	cmp	r3, #4
 8001f64:	d04b      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	691b      	ldr	r3, [r3, #16]
 8001f6a:	2b04      	cmp	r3, #4
 8001f6c:	d047      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	691b      	ldr	r3, [r3, #16]
 8001f72:	2b04      	cmp	r3, #4
 8001f74:	d043      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	691b      	ldr	r3, [r3, #16]
 8001f7a:	2b05      	cmp	r3, #5
 8001f7c:	d03f      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	691b      	ldr	r3, [r3, #16]
 8001f82:	2b05      	cmp	r3, #5
 8001f84:	d03b      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	691b      	ldr	r3, [r3, #16]
 8001f8a:	2b05      	cmp	r3, #5
 8001f8c:	d037      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	691b      	ldr	r3, [r3, #16]
 8001f92:	2b06      	cmp	r3, #6
 8001f94:	d033      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	691b      	ldr	r3, [r3, #16]
 8001f9a:	2b06      	cmp	r3, #6
 8001f9c:	d02f      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	691b      	ldr	r3, [r3, #16]
 8001fa2:	2b05      	cmp	r3, #5
 8001fa4:	d02b      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	691b      	ldr	r3, [r3, #16]
 8001faa:	2b06      	cmp	r3, #6
 8001fac:	d027      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	691b      	ldr	r3, [r3, #16]
 8001fb2:	2b07      	cmp	r3, #7
 8001fb4:	d023      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	691b      	ldr	r3, [r3, #16]
 8001fba:	2b07      	cmp	r3, #7
 8001fbc:	d01f      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	691b      	ldr	r3, [r3, #16]
 8001fc2:	2b07      	cmp	r3, #7
 8001fc4:	d01b      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	691b      	ldr	r3, [r3, #16]
 8001fca:	2b08      	cmp	r3, #8
 8001fcc:	d017      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	691b      	ldr	r3, [r3, #16]
 8001fd2:	2b0a      	cmp	r3, #10
 8001fd4:	d013      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	691b      	ldr	r3, [r3, #16]
 8001fda:	2b09      	cmp	r3, #9
 8001fdc:	d00f      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	691b      	ldr	r3, [r3, #16]
 8001fe2:	2b09      	cmp	r3, #9
 8001fe4:	d00b      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	691b      	ldr	r3, [r3, #16]
 8001fea:	2b0c      	cmp	r3, #12
 8001fec:	d007      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	691b      	ldr	r3, [r3, #16]
 8001ff2:	2b0f      	cmp	r3, #15
 8001ff4:	d003      	beq.n	8001ffe <HAL_GPIO_Init+0x326>
 8001ff6:	21de      	movs	r1, #222	; 0xde
 8001ff8:	482e      	ldr	r0, [pc, #184]	; (80020b4 <HAL_GPIO_Init+0x3dc>)
 8001ffa:	f7fe ff92 	bl	8000f22 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	08da      	lsrs	r2, r3, #3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	3208      	adds	r2, #8
 8002006:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800200a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800200c:	69fb      	ldr	r3, [r7, #28]
 800200e:	f003 0307 	and.w	r3, r3, #7
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	220f      	movs	r2, #15
 8002016:	fa02 f303 	lsl.w	r3, r2, r3
 800201a:	43db      	mvns	r3, r3
 800201c:	69ba      	ldr	r2, [r7, #24]
 800201e:	4013      	ands	r3, r2
 8002020:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	691a      	ldr	r2, [r3, #16]
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	f003 0307 	and.w	r3, r3, #7
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	fa02 f303 	lsl.w	r3, r2, r3
 8002032:	69ba      	ldr	r2, [r7, #24]
 8002034:	4313      	orrs	r3, r2
 8002036:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002038:	69fb      	ldr	r3, [r7, #28]
 800203a:	08da      	lsrs	r2, r3, #3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	3208      	adds	r2, #8
 8002040:	69b9      	ldr	r1, [r7, #24]
 8002042:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	2203      	movs	r2, #3
 8002052:	fa02 f303 	lsl.w	r3, r2, r3
 8002056:	43db      	mvns	r3, r3
 8002058:	69ba      	ldr	r2, [r7, #24]
 800205a:	4013      	ands	r3, r2
 800205c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	f003 0203 	and.w	r2, r3, #3
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	005b      	lsls	r3, r3, #1
 800206a:	fa02 f303 	lsl.w	r3, r2, r3
 800206e:	69ba      	ldr	r2, [r7, #24]
 8002070:	4313      	orrs	r3, r2
 8002072:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	69ba      	ldr	r2, [r7, #24]
 8002078:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002082:	2b00      	cmp	r3, #0
 8002084:	f000 80aa 	beq.w	80021dc <HAL_GPIO_Init+0x504>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002088:	2300      	movs	r3, #0
 800208a:	60fb      	str	r3, [r7, #12]
 800208c:	4b0a      	ldr	r3, [pc, #40]	; (80020b8 <HAL_GPIO_Init+0x3e0>)
 800208e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002090:	4a09      	ldr	r2, [pc, #36]	; (80020b8 <HAL_GPIO_Init+0x3e0>)
 8002092:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002096:	6453      	str	r3, [r2, #68]	; 0x44
 8002098:	4b07      	ldr	r3, [pc, #28]	; (80020b8 <HAL_GPIO_Init+0x3e0>)
 800209a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800209c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020a4:	4a05      	ldr	r2, [pc, #20]	; (80020bc <HAL_GPIO_Init+0x3e4>)
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	089b      	lsrs	r3, r3, #2
 80020aa:	3302      	adds	r3, #2
 80020ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020b0:	e006      	b.n	80020c0 <HAL_GPIO_Init+0x3e8>
 80020b2:	bf00      	nop
 80020b4:	08008888 	.word	0x08008888
 80020b8:	40023800 	.word	0x40023800
 80020bc:	40013800 	.word	0x40013800
 80020c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	f003 0303 	and.w	r3, r3, #3
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	220f      	movs	r2, #15
 80020cc:	fa02 f303 	lsl.w	r3, r2, r3
 80020d0:	43db      	mvns	r3, r3
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	4013      	ands	r3, r2
 80020d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4a46      	ldr	r2, [pc, #280]	; (80021f4 <HAL_GPIO_Init+0x51c>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d019      	beq.n	8002114 <HAL_GPIO_Init+0x43c>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	4a45      	ldr	r2, [pc, #276]	; (80021f8 <HAL_GPIO_Init+0x520>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d013      	beq.n	8002110 <HAL_GPIO_Init+0x438>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	4a44      	ldr	r2, [pc, #272]	; (80021fc <HAL_GPIO_Init+0x524>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d00d      	beq.n	800210c <HAL_GPIO_Init+0x434>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	4a43      	ldr	r2, [pc, #268]	; (8002200 <HAL_GPIO_Init+0x528>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d007      	beq.n	8002108 <HAL_GPIO_Init+0x430>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	4a42      	ldr	r2, [pc, #264]	; (8002204 <HAL_GPIO_Init+0x52c>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d101      	bne.n	8002104 <HAL_GPIO_Init+0x42c>
 8002100:	2304      	movs	r3, #4
 8002102:	e008      	b.n	8002116 <HAL_GPIO_Init+0x43e>
 8002104:	2307      	movs	r3, #7
 8002106:	e006      	b.n	8002116 <HAL_GPIO_Init+0x43e>
 8002108:	2303      	movs	r3, #3
 800210a:	e004      	b.n	8002116 <HAL_GPIO_Init+0x43e>
 800210c:	2302      	movs	r3, #2
 800210e:	e002      	b.n	8002116 <HAL_GPIO_Init+0x43e>
 8002110:	2301      	movs	r3, #1
 8002112:	e000      	b.n	8002116 <HAL_GPIO_Init+0x43e>
 8002114:	2300      	movs	r3, #0
 8002116:	69fa      	ldr	r2, [r7, #28]
 8002118:	f002 0203 	and.w	r2, r2, #3
 800211c:	0092      	lsls	r2, r2, #2
 800211e:	4093      	lsls	r3, r2
 8002120:	69ba      	ldr	r2, [r7, #24]
 8002122:	4313      	orrs	r3, r2
 8002124:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002126:	4938      	ldr	r1, [pc, #224]	; (8002208 <HAL_GPIO_Init+0x530>)
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	089b      	lsrs	r3, r3, #2
 800212c:	3302      	adds	r3, #2
 800212e:	69ba      	ldr	r2, [r7, #24]
 8002130:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002134:	4b35      	ldr	r3, [pc, #212]	; (800220c <HAL_GPIO_Init+0x534>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	43db      	mvns	r3, r3
 800213e:	69ba      	ldr	r2, [r7, #24]
 8002140:	4013      	ands	r3, r2
 8002142:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800214c:	2b00      	cmp	r3, #0
 800214e:	d003      	beq.n	8002158 <HAL_GPIO_Init+0x480>
        {
          temp |= iocurrent;
 8002150:	69ba      	ldr	r2, [r7, #24]
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	4313      	orrs	r3, r2
 8002156:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002158:	4a2c      	ldr	r2, [pc, #176]	; (800220c <HAL_GPIO_Init+0x534>)
 800215a:	69bb      	ldr	r3, [r7, #24]
 800215c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800215e:	4b2b      	ldr	r3, [pc, #172]	; (800220c <HAL_GPIO_Init+0x534>)
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	43db      	mvns	r3, r3
 8002168:	69ba      	ldr	r2, [r7, #24]
 800216a:	4013      	ands	r3, r2
 800216c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002176:	2b00      	cmp	r3, #0
 8002178:	d003      	beq.n	8002182 <HAL_GPIO_Init+0x4aa>
        {
          temp |= iocurrent;
 800217a:	69ba      	ldr	r2, [r7, #24]
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	4313      	orrs	r3, r2
 8002180:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002182:	4a22      	ldr	r2, [pc, #136]	; (800220c <HAL_GPIO_Init+0x534>)
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002188:	4b20      	ldr	r3, [pc, #128]	; (800220c <HAL_GPIO_Init+0x534>)
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	43db      	mvns	r3, r3
 8002192:	69ba      	ldr	r2, [r7, #24]
 8002194:	4013      	ands	r3, r2
 8002196:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d003      	beq.n	80021ac <HAL_GPIO_Init+0x4d4>
        {
          temp |= iocurrent;
 80021a4:	69ba      	ldr	r2, [r7, #24]
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	4313      	orrs	r3, r2
 80021aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80021ac:	4a17      	ldr	r2, [pc, #92]	; (800220c <HAL_GPIO_Init+0x534>)
 80021ae:	69bb      	ldr	r3, [r7, #24]
 80021b0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80021b2:	4b16      	ldr	r3, [pc, #88]	; (800220c <HAL_GPIO_Init+0x534>)
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	43db      	mvns	r3, r3
 80021bc:	69ba      	ldr	r2, [r7, #24]
 80021be:	4013      	ands	r3, r2
 80021c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d003      	beq.n	80021d6 <HAL_GPIO_Init+0x4fe>
        {
          temp |= iocurrent;
 80021ce:	69ba      	ldr	r2, [r7, #24]
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80021d6:	4a0d      	ldr	r2, [pc, #52]	; (800220c <HAL_GPIO_Init+0x534>)
 80021d8:	69bb      	ldr	r3, [r7, #24]
 80021da:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	3301      	adds	r3, #1
 80021e0:	61fb      	str	r3, [r7, #28]
 80021e2:	69fb      	ldr	r3, [r7, #28]
 80021e4:	2b0f      	cmp	r3, #15
 80021e6:	f67f adf9 	bls.w	8001ddc <HAL_GPIO_Init+0x104>
      }
    }
  }
}
 80021ea:	bf00      	nop
 80021ec:	bf00      	nop
 80021ee:	3720      	adds	r7, #32
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	40020000 	.word	0x40020000
 80021f8:	40020400 	.word	0x40020400
 80021fc:	40020800 	.word	0x40020800
 8002200:	40020c00 	.word	0x40020c00
 8002204:	40021000 	.word	0x40021000
 8002208:	40013800 	.word	0x40013800
 800220c:	40013c00 	.word	0x40013c00

08002210 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b086      	sub	sp, #24
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800221a:	2300      	movs	r3, #0
 800221c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800221e:	2300      	movs	r3, #0
 8002220:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002222:	2300      	movs	r3, #0
 8002224:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a71      	ldr	r2, [pc, #452]	; (80023f0 <HAL_GPIO_DeInit+0x1e0>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d018      	beq.n	8002260 <HAL_GPIO_DeInit+0x50>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a70      	ldr	r2, [pc, #448]	; (80023f4 <HAL_GPIO_DeInit+0x1e4>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d014      	beq.n	8002260 <HAL_GPIO_DeInit+0x50>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a6f      	ldr	r2, [pc, #444]	; (80023f8 <HAL_GPIO_DeInit+0x1e8>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d010      	beq.n	8002260 <HAL_GPIO_DeInit+0x50>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a6e      	ldr	r2, [pc, #440]	; (80023fc <HAL_GPIO_DeInit+0x1ec>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d00c      	beq.n	8002260 <HAL_GPIO_DeInit+0x50>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a6d      	ldr	r2, [pc, #436]	; (8002400 <HAL_GPIO_DeInit+0x1f0>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d008      	beq.n	8002260 <HAL_GPIO_DeInit+0x50>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a6c      	ldr	r2, [pc, #432]	; (8002404 <HAL_GPIO_DeInit+0x1f4>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d004      	beq.n	8002260 <HAL_GPIO_DeInit+0x50>
 8002256:	f44f 7197 	mov.w	r1, #302	; 0x12e
 800225a:	486b      	ldr	r0, [pc, #428]	; (8002408 <HAL_GPIO_DeInit+0x1f8>)
 800225c:	f7fe fe61 	bl	8000f22 <assert_failed>
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002260:	2300      	movs	r3, #0
 8002262:	617b      	str	r3, [r7, #20]
 8002264:	e0bb      	b.n	80023de <HAL_GPIO_DeInit+0x1ce>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002266:	2201      	movs	r2, #1
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	fa02 f303 	lsl.w	r3, r2, r3
 800226e:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002270:	683a      	ldr	r2, [r7, #0]
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	4013      	ands	r3, r2
 8002276:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002278:	68fa      	ldr	r2, [r7, #12]
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	429a      	cmp	r2, r3
 800227e:	f040 80ab 	bne.w	80023d8 <HAL_GPIO_DeInit+0x1c8>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002282:	4a62      	ldr	r2, [pc, #392]	; (800240c <HAL_GPIO_DeInit+0x1fc>)
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	089b      	lsrs	r3, r3, #2
 8002288:	3302      	adds	r3, #2
 800228a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800228e:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	f003 0303 	and.w	r3, r3, #3
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	220f      	movs	r2, #15
 800229a:	fa02 f303 	lsl.w	r3, r2, r3
 800229e:	68ba      	ldr	r2, [r7, #8]
 80022a0:	4013      	ands	r3, r2
 80022a2:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	4a52      	ldr	r2, [pc, #328]	; (80023f0 <HAL_GPIO_DeInit+0x1e0>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d019      	beq.n	80022e0 <HAL_GPIO_DeInit+0xd0>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	4a51      	ldr	r2, [pc, #324]	; (80023f4 <HAL_GPIO_DeInit+0x1e4>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d013      	beq.n	80022dc <HAL_GPIO_DeInit+0xcc>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	4a50      	ldr	r2, [pc, #320]	; (80023f8 <HAL_GPIO_DeInit+0x1e8>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d00d      	beq.n	80022d8 <HAL_GPIO_DeInit+0xc8>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	4a4f      	ldr	r2, [pc, #316]	; (80023fc <HAL_GPIO_DeInit+0x1ec>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d007      	beq.n	80022d4 <HAL_GPIO_DeInit+0xc4>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	4a4e      	ldr	r2, [pc, #312]	; (8002400 <HAL_GPIO_DeInit+0x1f0>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d101      	bne.n	80022d0 <HAL_GPIO_DeInit+0xc0>
 80022cc:	2304      	movs	r3, #4
 80022ce:	e008      	b.n	80022e2 <HAL_GPIO_DeInit+0xd2>
 80022d0:	2307      	movs	r3, #7
 80022d2:	e006      	b.n	80022e2 <HAL_GPIO_DeInit+0xd2>
 80022d4:	2303      	movs	r3, #3
 80022d6:	e004      	b.n	80022e2 <HAL_GPIO_DeInit+0xd2>
 80022d8:	2302      	movs	r3, #2
 80022da:	e002      	b.n	80022e2 <HAL_GPIO_DeInit+0xd2>
 80022dc:	2301      	movs	r3, #1
 80022de:	e000      	b.n	80022e2 <HAL_GPIO_DeInit+0xd2>
 80022e0:	2300      	movs	r3, #0
 80022e2:	697a      	ldr	r2, [r7, #20]
 80022e4:	f002 0203 	and.w	r2, r2, #3
 80022e8:	0092      	lsls	r2, r2, #2
 80022ea:	4093      	lsls	r3, r2
 80022ec:	68ba      	ldr	r2, [r7, #8]
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d132      	bne.n	8002358 <HAL_GPIO_DeInit+0x148>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80022f2:	4b47      	ldr	r3, [pc, #284]	; (8002410 <HAL_GPIO_DeInit+0x200>)
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	43db      	mvns	r3, r3
 80022fa:	4945      	ldr	r1, [pc, #276]	; (8002410 <HAL_GPIO_DeInit+0x200>)
 80022fc:	4013      	ands	r3, r2
 80022fe:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002300:	4b43      	ldr	r3, [pc, #268]	; (8002410 <HAL_GPIO_DeInit+0x200>)
 8002302:	685a      	ldr	r2, [r3, #4]
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	43db      	mvns	r3, r3
 8002308:	4941      	ldr	r1, [pc, #260]	; (8002410 <HAL_GPIO_DeInit+0x200>)
 800230a:	4013      	ands	r3, r2
 800230c:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800230e:	4b40      	ldr	r3, [pc, #256]	; (8002410 <HAL_GPIO_DeInit+0x200>)
 8002310:	689a      	ldr	r2, [r3, #8]
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	43db      	mvns	r3, r3
 8002316:	493e      	ldr	r1, [pc, #248]	; (8002410 <HAL_GPIO_DeInit+0x200>)
 8002318:	4013      	ands	r3, r2
 800231a:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800231c:	4b3c      	ldr	r3, [pc, #240]	; (8002410 <HAL_GPIO_DeInit+0x200>)
 800231e:	68da      	ldr	r2, [r3, #12]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	43db      	mvns	r3, r3
 8002324:	493a      	ldr	r1, [pc, #232]	; (8002410 <HAL_GPIO_DeInit+0x200>)
 8002326:	4013      	ands	r3, r2
 8002328:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	f003 0303 	and.w	r3, r3, #3
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	220f      	movs	r2, #15
 8002334:	fa02 f303 	lsl.w	r3, r2, r3
 8002338:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800233a:	4a34      	ldr	r2, [pc, #208]	; (800240c <HAL_GPIO_DeInit+0x1fc>)
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	089b      	lsrs	r3, r3, #2
 8002340:	3302      	adds	r3, #2
 8002342:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	43da      	mvns	r2, r3
 800234a:	4830      	ldr	r0, [pc, #192]	; (800240c <HAL_GPIO_DeInit+0x1fc>)
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	089b      	lsrs	r3, r3, #2
 8002350:	400a      	ands	r2, r1
 8002352:	3302      	adds	r3, #2
 8002354:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	005b      	lsls	r3, r3, #1
 8002360:	2103      	movs	r1, #3
 8002362:	fa01 f303 	lsl.w	r3, r1, r3
 8002366:	43db      	mvns	r3, r3
 8002368:	401a      	ands	r2, r3
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	08da      	lsrs	r2, r3, #3
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	3208      	adds	r2, #8
 8002376:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	f003 0307 	and.w	r3, r3, #7
 8002380:	009b      	lsls	r3, r3, #2
 8002382:	220f      	movs	r2, #15
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	43db      	mvns	r3, r3
 800238a:	697a      	ldr	r2, [r7, #20]
 800238c:	08d2      	lsrs	r2, r2, #3
 800238e:	4019      	ands	r1, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	3208      	adds	r2, #8
 8002394:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	68da      	ldr	r2, [r3, #12]
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	005b      	lsls	r3, r3, #1
 80023a0:	2103      	movs	r1, #3
 80023a2:	fa01 f303 	lsl.w	r3, r1, r3
 80023a6:	43db      	mvns	r3, r3
 80023a8:	401a      	ands	r2, r3
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685a      	ldr	r2, [r3, #4]
 80023b2:	2101      	movs	r1, #1
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	fa01 f303 	lsl.w	r3, r1, r3
 80023ba:	43db      	mvns	r3, r3
 80023bc:	401a      	ands	r2, r3
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	689a      	ldr	r2, [r3, #8]
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	005b      	lsls	r3, r3, #1
 80023ca:	2103      	movs	r1, #3
 80023cc:	fa01 f303 	lsl.w	r3, r1, r3
 80023d0:	43db      	mvns	r3, r3
 80023d2:	401a      	ands	r2, r3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	3301      	adds	r3, #1
 80023dc:	617b      	str	r3, [r7, #20]
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	2b0f      	cmp	r3, #15
 80023e2:	f67f af40 	bls.w	8002266 <HAL_GPIO_DeInit+0x56>
    }
  }
}
 80023e6:	bf00      	nop
 80023e8:	bf00      	nop
 80023ea:	3718      	adds	r7, #24
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	40020000 	.word	0x40020000
 80023f4:	40020400 	.word	0x40020400
 80023f8:	40020800 	.word	0x40020800
 80023fc:	40020c00 	.word	0x40020c00
 8002400:	40021000 	.word	0x40021000
 8002404:	40021c00 	.word	0x40021c00
 8002408:	08008888 	.word	0x08008888
 800240c:	40013800 	.word	0x40013800
 8002410:	40013c00 	.word	0x40013c00

08002414 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	460b      	mov	r3, r1
 800241e:	807b      	strh	r3, [r7, #2]
 8002420:	4613      	mov	r3, r2
 8002422:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002424:	887b      	ldrh	r3, [r7, #2]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d004      	beq.n	8002434 <HAL_GPIO_WritePin+0x20>
 800242a:	887b      	ldrh	r3, [r7, #2]
 800242c:	0c1b      	lsrs	r3, r3, #16
 800242e:	041b      	lsls	r3, r3, #16
 8002430:	2b00      	cmp	r3, #0
 8002432:	d004      	beq.n	800243e <HAL_GPIO_WritePin+0x2a>
 8002434:	f240 119d 	movw	r1, #413	; 0x19d
 8002438:	480e      	ldr	r0, [pc, #56]	; (8002474 <HAL_GPIO_WritePin+0x60>)
 800243a:	f7fe fd72 	bl	8000f22 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800243e:	787b      	ldrb	r3, [r7, #1]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d007      	beq.n	8002454 <HAL_GPIO_WritePin+0x40>
 8002444:	787b      	ldrb	r3, [r7, #1]
 8002446:	2b01      	cmp	r3, #1
 8002448:	d004      	beq.n	8002454 <HAL_GPIO_WritePin+0x40>
 800244a:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 800244e:	4809      	ldr	r0, [pc, #36]	; (8002474 <HAL_GPIO_WritePin+0x60>)
 8002450:	f7fe fd67 	bl	8000f22 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8002454:	787b      	ldrb	r3, [r7, #1]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d003      	beq.n	8002462 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800245a:	887a      	ldrh	r2, [r7, #2]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002460:	e003      	b.n	800246a <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002462:	887b      	ldrh	r3, [r7, #2]
 8002464:	041a      	lsls	r2, r3, #16
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	619a      	str	r2, [r3, #24]
}
 800246a:	bf00      	nop
 800246c:	3708      	adds	r7, #8
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	08008888 	.word	0x08008888

08002478 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800247e:	4b06      	ldr	r3, [pc, #24]	; (8002498 <HAL_PWR_EnableBkUpAccess+0x20>)
 8002480:	2201      	movs	r2, #1
 8002482:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8002484:	4b05      	ldr	r3, [pc, #20]	; (800249c <HAL_PWR_EnableBkUpAccess+0x24>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 800248a:	687b      	ldr	r3, [r7, #4]
}
 800248c:	bf00      	nop
 800248e:	370c      	adds	r7, #12
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr
 8002498:	420e0020 	.word	0x420e0020
 800249c:	40007000 	.word	0x40007000

080024a0 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 80024a6:	4b06      	ldr	r3, [pc, #24]	; (80024c0 <HAL_PWR_DisableBkUpAccess+0x20>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80024ac:	4b05      	ldr	r3, [pc, #20]	; (80024c4 <HAL_PWR_DisableBkUpAccess+0x24>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80024b2:	687b      	ldr	r3, [r7, #4]
}
 80024b4:	bf00      	nop
 80024b6:	370c      	adds	r7, #12
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr
 80024c0:	420e0020 	.word	0x420e0020
 80024c4:	40007000 	.word	0x40007000

080024c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b086      	sub	sp, #24
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d101      	bne.n	80024da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e316      	b.n	8002b08 <HAL_RCC_OscConfig+0x640>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	2b0f      	cmp	r3, #15
 80024e0:	d903      	bls.n	80024ea <HAL_RCC_OscConfig+0x22>
 80024e2:	21e8      	movs	r1, #232	; 0xe8
 80024e4:	48a3      	ldr	r0, [pc, #652]	; (8002774 <HAL_RCC_OscConfig+0x2ac>)
 80024e6:	f7fe fd1c 	bl	8000f22 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f003 0301 	and.w	r3, r3, #1
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	f000 8088 	beq.w	8002608 <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d00d      	beq.n	800251c <HAL_RCC_OscConfig+0x54>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002508:	d008      	beq.n	800251c <HAL_RCC_OscConfig+0x54>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002512:	d003      	beq.n	800251c <HAL_RCC_OscConfig+0x54>
 8002514:	21ed      	movs	r1, #237	; 0xed
 8002516:	4897      	ldr	r0, [pc, #604]	; (8002774 <HAL_RCC_OscConfig+0x2ac>)
 8002518:	f7fe fd03 	bl	8000f22 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800251c:	4b96      	ldr	r3, [pc, #600]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	f003 030c 	and.w	r3, r3, #12
 8002524:	2b04      	cmp	r3, #4
 8002526:	d00c      	beq.n	8002542 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002528:	4b93      	ldr	r3, [pc, #588]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002530:	2b08      	cmp	r3, #8
 8002532:	d112      	bne.n	800255a <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002534:	4b90      	ldr	r3, [pc, #576]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800253c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002540:	d10b      	bne.n	800255a <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002542:	4b8d      	ldr	r3, [pc, #564]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d05b      	beq.n	8002606 <HAL_RCC_OscConfig+0x13e>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d157      	bne.n	8002606 <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e2d6      	b.n	8002b08 <HAL_RCC_OscConfig+0x640>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002562:	d106      	bne.n	8002572 <HAL_RCC_OscConfig+0xaa>
 8002564:	4b84      	ldr	r3, [pc, #528]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a83      	ldr	r2, [pc, #524]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 800256a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800256e:	6013      	str	r3, [r2, #0]
 8002570:	e01d      	b.n	80025ae <HAL_RCC_OscConfig+0xe6>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800257a:	d10c      	bne.n	8002596 <HAL_RCC_OscConfig+0xce>
 800257c:	4b7e      	ldr	r3, [pc, #504]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a7d      	ldr	r2, [pc, #500]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 8002582:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002586:	6013      	str	r3, [r2, #0]
 8002588:	4b7b      	ldr	r3, [pc, #492]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a7a      	ldr	r2, [pc, #488]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 800258e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002592:	6013      	str	r3, [r2, #0]
 8002594:	e00b      	b.n	80025ae <HAL_RCC_OscConfig+0xe6>
 8002596:	4b78      	ldr	r3, [pc, #480]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a77      	ldr	r2, [pc, #476]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 800259c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025a0:	6013      	str	r3, [r2, #0]
 80025a2:	4b75      	ldr	r3, [pc, #468]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a74      	ldr	r2, [pc, #464]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 80025a8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025ac:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d013      	beq.n	80025de <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025b6:	f7fe ff9b 	bl	80014f0 <HAL_GetTick>
 80025ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025bc:	e008      	b.n	80025d0 <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025be:	f7fe ff97 	bl	80014f0 <HAL_GetTick>
 80025c2:	4602      	mov	r2, r0
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	1ad3      	subs	r3, r2, r3
 80025c8:	2b64      	cmp	r3, #100	; 0x64
 80025ca:	d901      	bls.n	80025d0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80025cc:	2303      	movs	r3, #3
 80025ce:	e29b      	b.n	8002b08 <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025d0:	4b69      	ldr	r3, [pc, #420]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d0f0      	beq.n	80025be <HAL_RCC_OscConfig+0xf6>
 80025dc:	e014      	b.n	8002608 <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025de:	f7fe ff87 	bl	80014f0 <HAL_GetTick>
 80025e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025e4:	e008      	b.n	80025f8 <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025e6:	f7fe ff83 	bl	80014f0 <HAL_GetTick>
 80025ea:	4602      	mov	r2, r0
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	1ad3      	subs	r3, r2, r3
 80025f0:	2b64      	cmp	r3, #100	; 0x64
 80025f2:	d901      	bls.n	80025f8 <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 80025f4:	2303      	movs	r3, #3
 80025f6:	e287      	b.n	8002b08 <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025f8:	4b5f      	ldr	r3, [pc, #380]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002600:	2b00      	cmp	r3, #0
 8002602:	d1f0      	bne.n	80025e6 <HAL_RCC_OscConfig+0x11e>
 8002604:	e000      	b.n	8002608 <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002606:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 0302 	and.w	r3, r3, #2
 8002610:	2b00      	cmp	r3, #0
 8002612:	d079      	beq.n	8002708 <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d008      	beq.n	800262e <HAL_RCC_OscConfig+0x166>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	2b01      	cmp	r3, #1
 8002622:	d004      	beq.n	800262e <HAL_RCC_OscConfig+0x166>
 8002624:	f240 111f 	movw	r1, #287	; 0x11f
 8002628:	4852      	ldr	r0, [pc, #328]	; (8002774 <HAL_RCC_OscConfig+0x2ac>)
 800262a:	f7fe fc7a 	bl	8000f22 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	2b1f      	cmp	r3, #31
 8002634:	d904      	bls.n	8002640 <HAL_RCC_OscConfig+0x178>
 8002636:	f44f 7190 	mov.w	r1, #288	; 0x120
 800263a:	484e      	ldr	r0, [pc, #312]	; (8002774 <HAL_RCC_OscConfig+0x2ac>)
 800263c:	f7fe fc71 	bl	8000f22 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002640:	4b4d      	ldr	r3, [pc, #308]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	f003 030c 	and.w	r3, r3, #12
 8002648:	2b00      	cmp	r3, #0
 800264a:	d00b      	beq.n	8002664 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800264c:	4b4a      	ldr	r3, [pc, #296]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002654:	2b08      	cmp	r3, #8
 8002656:	d11c      	bne.n	8002692 <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002658:	4b47      	ldr	r3, [pc, #284]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002660:	2b00      	cmp	r3, #0
 8002662:	d116      	bne.n	8002692 <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002664:	4b44      	ldr	r3, [pc, #272]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0302 	and.w	r3, r3, #2
 800266c:	2b00      	cmp	r3, #0
 800266e:	d005      	beq.n	800267c <HAL_RCC_OscConfig+0x1b4>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	2b01      	cmp	r3, #1
 8002676:	d001      	beq.n	800267c <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	e245      	b.n	8002b08 <HAL_RCC_OscConfig+0x640>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800267c:	4b3e      	ldr	r3, [pc, #248]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	691b      	ldr	r3, [r3, #16]
 8002688:	00db      	lsls	r3, r3, #3
 800268a:	493b      	ldr	r1, [pc, #236]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 800268c:	4313      	orrs	r3, r2
 800268e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002690:	e03a      	b.n	8002708 <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	68db      	ldr	r3, [r3, #12]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d020      	beq.n	80026dc <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800269a:	4b38      	ldr	r3, [pc, #224]	; (800277c <HAL_RCC_OscConfig+0x2b4>)
 800269c:	2201      	movs	r2, #1
 800269e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026a0:	f7fe ff26 	bl	80014f0 <HAL_GetTick>
 80026a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026a6:	e008      	b.n	80026ba <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026a8:	f7fe ff22 	bl	80014f0 <HAL_GetTick>
 80026ac:	4602      	mov	r2, r0
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	2b02      	cmp	r3, #2
 80026b4:	d901      	bls.n	80026ba <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e226      	b.n	8002b08 <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026ba:	4b2f      	ldr	r3, [pc, #188]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0302 	and.w	r3, r3, #2
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d0f0      	beq.n	80026a8 <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026c6:	4b2c      	ldr	r3, [pc, #176]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	691b      	ldr	r3, [r3, #16]
 80026d2:	00db      	lsls	r3, r3, #3
 80026d4:	4928      	ldr	r1, [pc, #160]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 80026d6:	4313      	orrs	r3, r2
 80026d8:	600b      	str	r3, [r1, #0]
 80026da:	e015      	b.n	8002708 <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026dc:	4b27      	ldr	r3, [pc, #156]	; (800277c <HAL_RCC_OscConfig+0x2b4>)
 80026de:	2200      	movs	r2, #0
 80026e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026e2:	f7fe ff05 	bl	80014f0 <HAL_GetTick>
 80026e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026e8:	e008      	b.n	80026fc <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026ea:	f7fe ff01 	bl	80014f0 <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	2b02      	cmp	r3, #2
 80026f6:	d901      	bls.n	80026fc <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 80026f8:	2303      	movs	r3, #3
 80026fa:	e205      	b.n	8002b08 <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026fc:	4b1e      	ldr	r3, [pc, #120]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0302 	and.w	r3, r3, #2
 8002704:	2b00      	cmp	r3, #0
 8002706:	d1f0      	bne.n	80026ea <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0308 	and.w	r3, r3, #8
 8002710:	2b00      	cmp	r3, #0
 8002712:	d046      	beq.n	80027a2 <HAL_RCC_OscConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	695b      	ldr	r3, [r3, #20]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d008      	beq.n	800272e <HAL_RCC_OscConfig+0x266>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	695b      	ldr	r3, [r3, #20]
 8002720:	2b01      	cmp	r3, #1
 8002722:	d004      	beq.n	800272e <HAL_RCC_OscConfig+0x266>
 8002724:	f44f 71b0 	mov.w	r1, #352	; 0x160
 8002728:	4812      	ldr	r0, [pc, #72]	; (8002774 <HAL_RCC_OscConfig+0x2ac>)
 800272a:	f7fe fbfa 	bl	8000f22 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	695b      	ldr	r3, [r3, #20]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d016      	beq.n	8002764 <HAL_RCC_OscConfig+0x29c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002736:	4b12      	ldr	r3, [pc, #72]	; (8002780 <HAL_RCC_OscConfig+0x2b8>)
 8002738:	2201      	movs	r2, #1
 800273a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800273c:	f7fe fed8 	bl	80014f0 <HAL_GetTick>
 8002740:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002742:	e008      	b.n	8002756 <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002744:	f7fe fed4 	bl	80014f0 <HAL_GetTick>
 8002748:	4602      	mov	r2, r0
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	2b02      	cmp	r3, #2
 8002750:	d901      	bls.n	8002756 <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 8002752:	2303      	movs	r3, #3
 8002754:	e1d8      	b.n	8002b08 <HAL_RCC_OscConfig+0x640>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002756:	4b08      	ldr	r3, [pc, #32]	; (8002778 <HAL_RCC_OscConfig+0x2b0>)
 8002758:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800275a:	f003 0302 	and.w	r3, r3, #2
 800275e:	2b00      	cmp	r3, #0
 8002760:	d0f0      	beq.n	8002744 <HAL_RCC_OscConfig+0x27c>
 8002762:	e01e      	b.n	80027a2 <HAL_RCC_OscConfig+0x2da>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002764:	4b06      	ldr	r3, [pc, #24]	; (8002780 <HAL_RCC_OscConfig+0x2b8>)
 8002766:	2200      	movs	r2, #0
 8002768:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800276a:	f7fe fec1 	bl	80014f0 <HAL_GetTick>
 800276e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002770:	e011      	b.n	8002796 <HAL_RCC_OscConfig+0x2ce>
 8002772:	bf00      	nop
 8002774:	080088c4 	.word	0x080088c4
 8002778:	40023800 	.word	0x40023800
 800277c:	42470000 	.word	0x42470000
 8002780:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002784:	f7fe feb4 	bl	80014f0 <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	2b02      	cmp	r3, #2
 8002790:	d901      	bls.n	8002796 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e1b8      	b.n	8002b08 <HAL_RCC_OscConfig+0x640>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002796:	4b97      	ldr	r3, [pc, #604]	; (80029f4 <HAL_RCC_OscConfig+0x52c>)
 8002798:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d1f0      	bne.n	8002784 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 0304 	and.w	r3, r3, #4
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	f000 80a8 	beq.w	8002900 <HAL_RCC_OscConfig+0x438>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027b0:	2300      	movs	r3, #0
 80027b2:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d00c      	beq.n	80027d6 <HAL_RCC_OscConfig+0x30e>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d008      	beq.n	80027d6 <HAL_RCC_OscConfig+0x30e>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	2b05      	cmp	r3, #5
 80027ca:	d004      	beq.n	80027d6 <HAL_RCC_OscConfig+0x30e>
 80027cc:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 80027d0:	4889      	ldr	r0, [pc, #548]	; (80029f8 <HAL_RCC_OscConfig+0x530>)
 80027d2:	f7fe fba6 	bl	8000f22 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027d6:	4b87      	ldr	r3, [pc, #540]	; (80029f4 <HAL_RCC_OscConfig+0x52c>)
 80027d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d10f      	bne.n	8002802 <HAL_RCC_OscConfig+0x33a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027e2:	2300      	movs	r3, #0
 80027e4:	60bb      	str	r3, [r7, #8]
 80027e6:	4b83      	ldr	r3, [pc, #524]	; (80029f4 <HAL_RCC_OscConfig+0x52c>)
 80027e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ea:	4a82      	ldr	r2, [pc, #520]	; (80029f4 <HAL_RCC_OscConfig+0x52c>)
 80027ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027f0:	6413      	str	r3, [r2, #64]	; 0x40
 80027f2:	4b80      	ldr	r3, [pc, #512]	; (80029f4 <HAL_RCC_OscConfig+0x52c>)
 80027f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027fa:	60bb      	str	r3, [r7, #8]
 80027fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027fe:	2301      	movs	r3, #1
 8002800:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002802:	4b7e      	ldr	r3, [pc, #504]	; (80029fc <HAL_RCC_OscConfig+0x534>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800280a:	2b00      	cmp	r3, #0
 800280c:	d118      	bne.n	8002840 <HAL_RCC_OscConfig+0x378>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800280e:	4b7b      	ldr	r3, [pc, #492]	; (80029fc <HAL_RCC_OscConfig+0x534>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a7a      	ldr	r2, [pc, #488]	; (80029fc <HAL_RCC_OscConfig+0x534>)
 8002814:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002818:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800281a:	f7fe fe69 	bl	80014f0 <HAL_GetTick>
 800281e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002820:	e008      	b.n	8002834 <HAL_RCC_OscConfig+0x36c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002822:	f7fe fe65 	bl	80014f0 <HAL_GetTick>
 8002826:	4602      	mov	r2, r0
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	2b02      	cmp	r3, #2
 800282e:	d901      	bls.n	8002834 <HAL_RCC_OscConfig+0x36c>
        {
          return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e169      	b.n	8002b08 <HAL_RCC_OscConfig+0x640>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002834:	4b71      	ldr	r3, [pc, #452]	; (80029fc <HAL_RCC_OscConfig+0x534>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800283c:	2b00      	cmp	r3, #0
 800283e:	d0f0      	beq.n	8002822 <HAL_RCC_OscConfig+0x35a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	2b01      	cmp	r3, #1
 8002846:	d106      	bne.n	8002856 <HAL_RCC_OscConfig+0x38e>
 8002848:	4b6a      	ldr	r3, [pc, #424]	; (80029f4 <HAL_RCC_OscConfig+0x52c>)
 800284a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800284c:	4a69      	ldr	r2, [pc, #420]	; (80029f4 <HAL_RCC_OscConfig+0x52c>)
 800284e:	f043 0301 	orr.w	r3, r3, #1
 8002852:	6713      	str	r3, [r2, #112]	; 0x70
 8002854:	e01c      	b.n	8002890 <HAL_RCC_OscConfig+0x3c8>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	2b05      	cmp	r3, #5
 800285c:	d10c      	bne.n	8002878 <HAL_RCC_OscConfig+0x3b0>
 800285e:	4b65      	ldr	r3, [pc, #404]	; (80029f4 <HAL_RCC_OscConfig+0x52c>)
 8002860:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002862:	4a64      	ldr	r2, [pc, #400]	; (80029f4 <HAL_RCC_OscConfig+0x52c>)
 8002864:	f043 0304 	orr.w	r3, r3, #4
 8002868:	6713      	str	r3, [r2, #112]	; 0x70
 800286a:	4b62      	ldr	r3, [pc, #392]	; (80029f4 <HAL_RCC_OscConfig+0x52c>)
 800286c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800286e:	4a61      	ldr	r2, [pc, #388]	; (80029f4 <HAL_RCC_OscConfig+0x52c>)
 8002870:	f043 0301 	orr.w	r3, r3, #1
 8002874:	6713      	str	r3, [r2, #112]	; 0x70
 8002876:	e00b      	b.n	8002890 <HAL_RCC_OscConfig+0x3c8>
 8002878:	4b5e      	ldr	r3, [pc, #376]	; (80029f4 <HAL_RCC_OscConfig+0x52c>)
 800287a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800287c:	4a5d      	ldr	r2, [pc, #372]	; (80029f4 <HAL_RCC_OscConfig+0x52c>)
 800287e:	f023 0301 	bic.w	r3, r3, #1
 8002882:	6713      	str	r3, [r2, #112]	; 0x70
 8002884:	4b5b      	ldr	r3, [pc, #364]	; (80029f4 <HAL_RCC_OscConfig+0x52c>)
 8002886:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002888:	4a5a      	ldr	r2, [pc, #360]	; (80029f4 <HAL_RCC_OscConfig+0x52c>)
 800288a:	f023 0304 	bic.w	r3, r3, #4
 800288e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d015      	beq.n	80028c4 <HAL_RCC_OscConfig+0x3fc>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002898:	f7fe fe2a 	bl	80014f0 <HAL_GetTick>
 800289c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800289e:	e00a      	b.n	80028b6 <HAL_RCC_OscConfig+0x3ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028a0:	f7fe fe26 	bl	80014f0 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d901      	bls.n	80028b6 <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e128      	b.n	8002b08 <HAL_RCC_OscConfig+0x640>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028b6:	4b4f      	ldr	r3, [pc, #316]	; (80029f4 <HAL_RCC_OscConfig+0x52c>)
 80028b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028ba:	f003 0302 	and.w	r3, r3, #2
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d0ee      	beq.n	80028a0 <HAL_RCC_OscConfig+0x3d8>
 80028c2:	e014      	b.n	80028ee <HAL_RCC_OscConfig+0x426>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028c4:	f7fe fe14 	bl	80014f0 <HAL_GetTick>
 80028c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028ca:	e00a      	b.n	80028e2 <HAL_RCC_OscConfig+0x41a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028cc:	f7fe fe10 	bl	80014f0 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80028da:	4293      	cmp	r3, r2
 80028dc:	d901      	bls.n	80028e2 <HAL_RCC_OscConfig+0x41a>
        {
          return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e112      	b.n	8002b08 <HAL_RCC_OscConfig+0x640>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028e2:	4b44      	ldr	r3, [pc, #272]	; (80029f4 <HAL_RCC_OscConfig+0x52c>)
 80028e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028e6:	f003 0302 	and.w	r3, r3, #2
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d1ee      	bne.n	80028cc <HAL_RCC_OscConfig+0x404>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028ee:	7dfb      	ldrb	r3, [r7, #23]
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d105      	bne.n	8002900 <HAL_RCC_OscConfig+0x438>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028f4:	4b3f      	ldr	r3, [pc, #252]	; (80029f4 <HAL_RCC_OscConfig+0x52c>)
 80028f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f8:	4a3e      	ldr	r2, [pc, #248]	; (80029f4 <HAL_RCC_OscConfig+0x52c>)
 80028fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028fe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	699b      	ldr	r3, [r3, #24]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d00c      	beq.n	8002922 <HAL_RCC_OscConfig+0x45a>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	699b      	ldr	r3, [r3, #24]
 800290c:	2b01      	cmp	r3, #1
 800290e:	d008      	beq.n	8002922 <HAL_RCC_OscConfig+0x45a>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	699b      	ldr	r3, [r3, #24]
 8002914:	2b02      	cmp	r3, #2
 8002916:	d004      	beq.n	8002922 <HAL_RCC_OscConfig+0x45a>
 8002918:	f240 11cf 	movw	r1, #463	; 0x1cf
 800291c:	4836      	ldr	r0, [pc, #216]	; (80029f8 <HAL_RCC_OscConfig+0x530>)
 800291e:	f7fe fb00 	bl	8000f22 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	699b      	ldr	r3, [r3, #24]
 8002926:	2b00      	cmp	r3, #0
 8002928:	f000 80ed 	beq.w	8002b06 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800292c:	4b31      	ldr	r3, [pc, #196]	; (80029f4 <HAL_RCC_OscConfig+0x52c>)
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	f003 030c 	and.w	r3, r3, #12
 8002934:	2b08      	cmp	r3, #8
 8002936:	f000 80ae 	beq.w	8002a96 <HAL_RCC_OscConfig+0x5ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	2b02      	cmp	r3, #2
 8002940:	f040 8092 	bne.w	8002a68 <HAL_RCC_OscConfig+0x5a0>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	69db      	ldr	r3, [r3, #28]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d009      	beq.n	8002960 <HAL_RCC_OscConfig+0x498>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	69db      	ldr	r3, [r3, #28]
 8002950:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002954:	d004      	beq.n	8002960 <HAL_RCC_OscConfig+0x498>
 8002956:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 800295a:	4827      	ldr	r0, [pc, #156]	; (80029f8 <HAL_RCC_OscConfig+0x530>)
 800295c:	f7fe fae1 	bl	8000f22 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6a1b      	ldr	r3, [r3, #32]
 8002964:	2b3f      	cmp	r3, #63	; 0x3f
 8002966:	d904      	bls.n	8002972 <HAL_RCC_OscConfig+0x4aa>
 8002968:	f240 11d9 	movw	r1, #473	; 0x1d9
 800296c:	4822      	ldr	r0, [pc, #136]	; (80029f8 <HAL_RCC_OscConfig+0x530>)
 800296e:	f7fe fad8 	bl	8000f22 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002976:	2b31      	cmp	r3, #49	; 0x31
 8002978:	d904      	bls.n	8002984 <HAL_RCC_OscConfig+0x4bc>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800297e:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8002982:	d904      	bls.n	800298e <HAL_RCC_OscConfig+0x4c6>
 8002984:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8002988:	481b      	ldr	r0, [pc, #108]	; (80029f8 <HAL_RCC_OscConfig+0x530>)
 800298a:	f7fe faca 	bl	8000f22 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002992:	2b02      	cmp	r3, #2
 8002994:	d010      	beq.n	80029b8 <HAL_RCC_OscConfig+0x4f0>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800299a:	2b04      	cmp	r3, #4
 800299c:	d00c      	beq.n	80029b8 <HAL_RCC_OscConfig+0x4f0>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a2:	2b06      	cmp	r3, #6
 80029a4:	d008      	beq.n	80029b8 <HAL_RCC_OscConfig+0x4f0>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029aa:	2b08      	cmp	r3, #8
 80029ac:	d004      	beq.n	80029b8 <HAL_RCC_OscConfig+0x4f0>
 80029ae:	f240 11db 	movw	r1, #475	; 0x1db
 80029b2:	4811      	ldr	r0, [pc, #68]	; (80029f8 <HAL_RCC_OscConfig+0x530>)
 80029b4:	f7fe fab5 	bl	8000f22 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d903      	bls.n	80029c8 <HAL_RCC_OscConfig+0x500>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029c4:	2b0f      	cmp	r3, #15
 80029c6:	d904      	bls.n	80029d2 <HAL_RCC_OscConfig+0x50a>
 80029c8:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 80029cc:	480a      	ldr	r0, [pc, #40]	; (80029f8 <HAL_RCC_OscConfig+0x530>)
 80029ce:	f7fe faa8 	bl	8000f22 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029d2:	4b0b      	ldr	r3, [pc, #44]	; (8002a00 <HAL_RCC_OscConfig+0x538>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029d8:	f7fe fd8a 	bl	80014f0 <HAL_GetTick>
 80029dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029de:	e011      	b.n	8002a04 <HAL_RCC_OscConfig+0x53c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029e0:	f7fe fd86 	bl	80014f0 <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	2b02      	cmp	r3, #2
 80029ec:	d90a      	bls.n	8002a04 <HAL_RCC_OscConfig+0x53c>
          {
            return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e08a      	b.n	8002b08 <HAL_RCC_OscConfig+0x640>
 80029f2:	bf00      	nop
 80029f4:	40023800 	.word	0x40023800
 80029f8:	080088c4 	.word	0x080088c4
 80029fc:	40007000 	.word	0x40007000
 8002a00:	42470060 	.word	0x42470060
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a04:	4b42      	ldr	r3, [pc, #264]	; (8002b10 <HAL_RCC_OscConfig+0x648>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d1e7      	bne.n	80029e0 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	69da      	ldr	r2, [r3, #28]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6a1b      	ldr	r3, [r3, #32]
 8002a18:	431a      	orrs	r2, r3
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a1e:	019b      	lsls	r3, r3, #6
 8002a20:	431a      	orrs	r2, r3
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a26:	085b      	lsrs	r3, r3, #1
 8002a28:	3b01      	subs	r3, #1
 8002a2a:	041b      	lsls	r3, r3, #16
 8002a2c:	431a      	orrs	r2, r3
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a32:	061b      	lsls	r3, r3, #24
 8002a34:	4936      	ldr	r1, [pc, #216]	; (8002b10 <HAL_RCC_OscConfig+0x648>)
 8002a36:	4313      	orrs	r3, r2
 8002a38:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a3a:	4b36      	ldr	r3, [pc, #216]	; (8002b14 <HAL_RCC_OscConfig+0x64c>)
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a40:	f7fe fd56 	bl	80014f0 <HAL_GetTick>
 8002a44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a46:	e008      	b.n	8002a5a <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a48:	f7fe fd52 	bl	80014f0 <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d901      	bls.n	8002a5a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8002a56:	2303      	movs	r3, #3
 8002a58:	e056      	b.n	8002b08 <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a5a:	4b2d      	ldr	r3, [pc, #180]	; (8002b10 <HAL_RCC_OscConfig+0x648>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d0f0      	beq.n	8002a48 <HAL_RCC_OscConfig+0x580>
 8002a66:	e04e      	b.n	8002b06 <HAL_RCC_OscConfig+0x63e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a68:	4b2a      	ldr	r3, [pc, #168]	; (8002b14 <HAL_RCC_OscConfig+0x64c>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a6e:	f7fe fd3f 	bl	80014f0 <HAL_GetTick>
 8002a72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a74:	e008      	b.n	8002a88 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a76:	f7fe fd3b 	bl	80014f0 <HAL_GetTick>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	2b02      	cmp	r3, #2
 8002a82:	d901      	bls.n	8002a88 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	e03f      	b.n	8002b08 <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a88:	4b21      	ldr	r3, [pc, #132]	; (8002b10 <HAL_RCC_OscConfig+0x648>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d1f0      	bne.n	8002a76 <HAL_RCC_OscConfig+0x5ae>
 8002a94:	e037      	b.n	8002b06 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	699b      	ldr	r3, [r3, #24]
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d101      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e032      	b.n	8002b08 <HAL_RCC_OscConfig+0x640>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002aa2:	4b1b      	ldr	r3, [pc, #108]	; (8002b10 <HAL_RCC_OscConfig+0x648>)
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	699b      	ldr	r3, [r3, #24]
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d028      	beq.n	8002b02 <HAL_RCC_OscConfig+0x63a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d121      	bne.n	8002b02 <HAL_RCC_OscConfig+0x63a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d11a      	bne.n	8002b02 <HAL_RCC_OscConfig+0x63a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002acc:	68fa      	ldr	r2, [r7, #12]
 8002ace:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	687a      	ldr	r2, [r7, #4]
 8002ad6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002ad8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d111      	bne.n	8002b02 <HAL_RCC_OscConfig+0x63a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ae8:	085b      	lsrs	r3, r3, #1
 8002aea:	3b01      	subs	r3, #1
 8002aec:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002aee:	429a      	cmp	r2, r3
 8002af0:	d107      	bne.n	8002b02 <HAL_RCC_OscConfig+0x63a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002afc:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d001      	beq.n	8002b06 <HAL_RCC_OscConfig+0x63e>
#endif
        {
          return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e000      	b.n	8002b08 <HAL_RCC_OscConfig+0x640>
        }
      }
    }
  }
  return HAL_OK;
 8002b06:	2300      	movs	r3, #0
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3718      	adds	r7, #24
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	40023800 	.word	0x40023800
 8002b14:	42470060 	.word	0x42470060

08002b18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d101      	bne.n	8002b2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e174      	b.n	8002e16 <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d003      	beq.n	8002b3c <HAL_RCC_ClockConfig+0x24>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2b0f      	cmp	r3, #15
 8002b3a:	d904      	bls.n	8002b46 <HAL_RCC_ClockConfig+0x2e>
 8002b3c:	f44f 7117 	mov.w	r1, #604	; 0x25c
 8002b40:	487b      	ldr	r0, [pc, #492]	; (8002d30 <HAL_RCC_ClockConfig+0x218>)
 8002b42:	f7fe f9ee 	bl	8000f22 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d019      	beq.n	8002b80 <HAL_RCC_ClockConfig+0x68>
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d016      	beq.n	8002b80 <HAL_RCC_ClockConfig+0x68>
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	2b02      	cmp	r3, #2
 8002b56:	d013      	beq.n	8002b80 <HAL_RCC_ClockConfig+0x68>
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	2b03      	cmp	r3, #3
 8002b5c:	d010      	beq.n	8002b80 <HAL_RCC_ClockConfig+0x68>
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	2b04      	cmp	r3, #4
 8002b62:	d00d      	beq.n	8002b80 <HAL_RCC_ClockConfig+0x68>
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	2b05      	cmp	r3, #5
 8002b68:	d00a      	beq.n	8002b80 <HAL_RCC_ClockConfig+0x68>
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	2b06      	cmp	r3, #6
 8002b6e:	d007      	beq.n	8002b80 <HAL_RCC_ClockConfig+0x68>
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	2b07      	cmp	r3, #7
 8002b74:	d004      	beq.n	8002b80 <HAL_RCC_ClockConfig+0x68>
 8002b76:	f240 215d 	movw	r1, #605	; 0x25d
 8002b7a:	486d      	ldr	r0, [pc, #436]	; (8002d30 <HAL_RCC_ClockConfig+0x218>)
 8002b7c:	f7fe f9d1 	bl	8000f22 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b80:	4b6c      	ldr	r3, [pc, #432]	; (8002d34 <HAL_RCC_ClockConfig+0x21c>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 0307 	and.w	r3, r3, #7
 8002b88:	683a      	ldr	r2, [r7, #0]
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d90c      	bls.n	8002ba8 <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b8e:	4b69      	ldr	r3, [pc, #420]	; (8002d34 <HAL_RCC_ClockConfig+0x21c>)
 8002b90:	683a      	ldr	r2, [r7, #0]
 8002b92:	b2d2      	uxtb	r2, r2
 8002b94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b96:	4b67      	ldr	r3, [pc, #412]	; (8002d34 <HAL_RCC_ClockConfig+0x21c>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0307 	and.w	r3, r3, #7
 8002b9e:	683a      	ldr	r2, [r7, #0]
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d001      	beq.n	8002ba8 <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e136      	b.n	8002e16 <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0302 	and.w	r3, r3, #2
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d049      	beq.n	8002c48 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 0304 	and.w	r3, r3, #4
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d005      	beq.n	8002bcc <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002bc0:	4b5d      	ldr	r3, [pc, #372]	; (8002d38 <HAL_RCC_ClockConfig+0x220>)
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	4a5c      	ldr	r2, [pc, #368]	; (8002d38 <HAL_RCC_ClockConfig+0x220>)
 8002bc6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002bca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0308 	and.w	r3, r3, #8
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d005      	beq.n	8002be4 <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002bd8:	4b57      	ldr	r3, [pc, #348]	; (8002d38 <HAL_RCC_ClockConfig+0x220>)
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	4a56      	ldr	r2, [pc, #344]	; (8002d38 <HAL_RCC_ClockConfig+0x220>)
 8002bde:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002be2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d024      	beq.n	8002c36 <HAL_RCC_ClockConfig+0x11e>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	2b80      	cmp	r3, #128	; 0x80
 8002bf2:	d020      	beq.n	8002c36 <HAL_RCC_ClockConfig+0x11e>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	2b90      	cmp	r3, #144	; 0x90
 8002bfa:	d01c      	beq.n	8002c36 <HAL_RCC_ClockConfig+0x11e>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	2ba0      	cmp	r3, #160	; 0xa0
 8002c02:	d018      	beq.n	8002c36 <HAL_RCC_ClockConfig+0x11e>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	2bb0      	cmp	r3, #176	; 0xb0
 8002c0a:	d014      	beq.n	8002c36 <HAL_RCC_ClockConfig+0x11e>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	2bc0      	cmp	r3, #192	; 0xc0
 8002c12:	d010      	beq.n	8002c36 <HAL_RCC_ClockConfig+0x11e>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	2bd0      	cmp	r3, #208	; 0xd0
 8002c1a:	d00c      	beq.n	8002c36 <HAL_RCC_ClockConfig+0x11e>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	2be0      	cmp	r3, #224	; 0xe0
 8002c22:	d008      	beq.n	8002c36 <HAL_RCC_ClockConfig+0x11e>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	2bf0      	cmp	r3, #240	; 0xf0
 8002c2a:	d004      	beq.n	8002c36 <HAL_RCC_ClockConfig+0x11e>
 8002c2c:	f44f 7120 	mov.w	r1, #640	; 0x280
 8002c30:	483f      	ldr	r0, [pc, #252]	; (8002d30 <HAL_RCC_ClockConfig+0x218>)
 8002c32:	f7fe f976 	bl	8000f22 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c36:	4b40      	ldr	r3, [pc, #256]	; (8002d38 <HAL_RCC_ClockConfig+0x220>)
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	493d      	ldr	r1, [pc, #244]	; (8002d38 <HAL_RCC_ClockConfig+0x220>)
 8002c44:	4313      	orrs	r3, r2
 8002c46:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 0301 	and.w	r3, r3, #1
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d059      	beq.n	8002d08 <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d010      	beq.n	8002c7e <HAL_RCC_ClockConfig+0x166>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d00c      	beq.n	8002c7e <HAL_RCC_ClockConfig+0x166>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d008      	beq.n	8002c7e <HAL_RCC_ClockConfig+0x166>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	2b03      	cmp	r3, #3
 8002c72:	d004      	beq.n	8002c7e <HAL_RCC_ClockConfig+0x166>
 8002c74:	f240 2187 	movw	r1, #647	; 0x287
 8002c78:	482d      	ldr	r0, [pc, #180]	; (8002d30 <HAL_RCC_ClockConfig+0x218>)
 8002c7a:	f7fe f952 	bl	8000f22 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d107      	bne.n	8002c96 <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c86:	4b2c      	ldr	r3, [pc, #176]	; (8002d38 <HAL_RCC_ClockConfig+0x220>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d119      	bne.n	8002cc6 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	e0bf      	b.n	8002e16 <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	2b02      	cmp	r3, #2
 8002c9c:	d003      	beq.n	8002ca6 <HAL_RCC_ClockConfig+0x18e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ca2:	2b03      	cmp	r3, #3
 8002ca4:	d107      	bne.n	8002cb6 <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ca6:	4b24      	ldr	r3, [pc, #144]	; (8002d38 <HAL_RCC_ClockConfig+0x220>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d109      	bne.n	8002cc6 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e0af      	b.n	8002e16 <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cb6:	4b20      	ldr	r3, [pc, #128]	; (8002d38 <HAL_RCC_ClockConfig+0x220>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0302 	and.w	r3, r3, #2
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d101      	bne.n	8002cc6 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e0a7      	b.n	8002e16 <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cc6:	4b1c      	ldr	r3, [pc, #112]	; (8002d38 <HAL_RCC_ClockConfig+0x220>)
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	f023 0203 	bic.w	r2, r3, #3
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	4919      	ldr	r1, [pc, #100]	; (8002d38 <HAL_RCC_ClockConfig+0x220>)
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002cd8:	f7fe fc0a 	bl	80014f0 <HAL_GetTick>
 8002cdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cde:	e00a      	b.n	8002cf6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ce0:	f7fe fc06 	bl	80014f0 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d901      	bls.n	8002cf6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e08f      	b.n	8002e16 <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cf6:	4b10      	ldr	r3, [pc, #64]	; (8002d38 <HAL_RCC_ClockConfig+0x220>)
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	f003 020c 	and.w	r2, r3, #12
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d1eb      	bne.n	8002ce0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d08:	4b0a      	ldr	r3, [pc, #40]	; (8002d34 <HAL_RCC_ClockConfig+0x21c>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0307 	and.w	r3, r3, #7
 8002d10:	683a      	ldr	r2, [r7, #0]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d212      	bcs.n	8002d3c <HAL_RCC_ClockConfig+0x224>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d16:	4b07      	ldr	r3, [pc, #28]	; (8002d34 <HAL_RCC_ClockConfig+0x21c>)
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	b2d2      	uxtb	r2, r2
 8002d1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d1e:	4b05      	ldr	r3, [pc, #20]	; (8002d34 <HAL_RCC_ClockConfig+0x21c>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 0307 	and.w	r3, r3, #7
 8002d26:	683a      	ldr	r2, [r7, #0]
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d007      	beq.n	8002d3c <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e072      	b.n	8002e16 <HAL_RCC_ClockConfig+0x2fe>
 8002d30:	080088c4 	.word	0x080088c4
 8002d34:	40023c00 	.word	0x40023c00
 8002d38:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0304 	and.w	r3, r3, #4
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d025      	beq.n	8002d94 <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d018      	beq.n	8002d82 <HAL_RCC_ClockConfig+0x26a>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	68db      	ldr	r3, [r3, #12]
 8002d54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d58:	d013      	beq.n	8002d82 <HAL_RCC_ClockConfig+0x26a>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8002d62:	d00e      	beq.n	8002d82 <HAL_RCC_ClockConfig+0x26a>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8002d6c:	d009      	beq.n	8002d82 <HAL_RCC_ClockConfig+0x26a>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	68db      	ldr	r3, [r3, #12]
 8002d72:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8002d76:	d004      	beq.n	8002d82 <HAL_RCC_ClockConfig+0x26a>
 8002d78:	f240 21c5 	movw	r1, #709	; 0x2c5
 8002d7c:	4828      	ldr	r0, [pc, #160]	; (8002e20 <HAL_RCC_ClockConfig+0x308>)
 8002d7e:	f7fe f8d0 	bl	8000f22 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d82:	4b28      	ldr	r3, [pc, #160]	; (8002e24 <HAL_RCC_ClockConfig+0x30c>)
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	68db      	ldr	r3, [r3, #12]
 8002d8e:	4925      	ldr	r1, [pc, #148]	; (8002e24 <HAL_RCC_ClockConfig+0x30c>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 0308 	and.w	r3, r3, #8
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d026      	beq.n	8002dee <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	691b      	ldr	r3, [r3, #16]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d018      	beq.n	8002dda <HAL_RCC_ClockConfig+0x2c2>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	691b      	ldr	r3, [r3, #16]
 8002dac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002db0:	d013      	beq.n	8002dda <HAL_RCC_ClockConfig+0x2c2>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	691b      	ldr	r3, [r3, #16]
 8002db6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8002dba:	d00e      	beq.n	8002dda <HAL_RCC_ClockConfig+0x2c2>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	691b      	ldr	r3, [r3, #16]
 8002dc0:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8002dc4:	d009      	beq.n	8002dda <HAL_RCC_ClockConfig+0x2c2>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	691b      	ldr	r3, [r3, #16]
 8002dca:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8002dce:	d004      	beq.n	8002dda <HAL_RCC_ClockConfig+0x2c2>
 8002dd0:	f44f 7133 	mov.w	r1, #716	; 0x2cc
 8002dd4:	4812      	ldr	r0, [pc, #72]	; (8002e20 <HAL_RCC_ClockConfig+0x308>)
 8002dd6:	f7fe f8a4 	bl	8000f22 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002dda:	4b12      	ldr	r3, [pc, #72]	; (8002e24 <HAL_RCC_ClockConfig+0x30c>)
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	691b      	ldr	r3, [r3, #16]
 8002de6:	00db      	lsls	r3, r3, #3
 8002de8:	490e      	ldr	r1, [pc, #56]	; (8002e24 <HAL_RCC_ClockConfig+0x30c>)
 8002dea:	4313      	orrs	r3, r2
 8002dec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002dee:	f000 f821 	bl	8002e34 <HAL_RCC_GetSysClockFreq>
 8002df2:	4602      	mov	r2, r0
 8002df4:	4b0b      	ldr	r3, [pc, #44]	; (8002e24 <HAL_RCC_ClockConfig+0x30c>)
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	091b      	lsrs	r3, r3, #4
 8002dfa:	f003 030f 	and.w	r3, r3, #15
 8002dfe:	490a      	ldr	r1, [pc, #40]	; (8002e28 <HAL_RCC_ClockConfig+0x310>)
 8002e00:	5ccb      	ldrb	r3, [r1, r3]
 8002e02:	fa22 f303 	lsr.w	r3, r2, r3
 8002e06:	4a09      	ldr	r2, [pc, #36]	; (8002e2c <HAL_RCC_ClockConfig+0x314>)
 8002e08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002e0a:	4b09      	ldr	r3, [pc, #36]	; (8002e30 <HAL_RCC_ClockConfig+0x318>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f7fe fb2a 	bl	8001468 <HAL_InitTick>

  return HAL_OK;
 8002e14:	2300      	movs	r3, #0
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3710      	adds	r7, #16
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	080088c4 	.word	0x080088c4
 8002e24:	40023800 	.word	0x40023800
 8002e28:	08008a64 	.word	0x08008a64
 8002e2c:	20000014 	.word	0x20000014
 8002e30:	20000018 	.word	0x20000018

08002e34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e34:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002e38:	b084      	sub	sp, #16
 8002e3a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	607b      	str	r3, [r7, #4]
 8002e40:	2300      	movs	r3, #0
 8002e42:	60fb      	str	r3, [r7, #12]
 8002e44:	2300      	movs	r3, #0
 8002e46:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e4c:	4b67      	ldr	r3, [pc, #412]	; (8002fec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f003 030c 	and.w	r3, r3, #12
 8002e54:	2b08      	cmp	r3, #8
 8002e56:	d00d      	beq.n	8002e74 <HAL_RCC_GetSysClockFreq+0x40>
 8002e58:	2b08      	cmp	r3, #8
 8002e5a:	f200 80bd 	bhi.w	8002fd8 <HAL_RCC_GetSysClockFreq+0x1a4>
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d002      	beq.n	8002e68 <HAL_RCC_GetSysClockFreq+0x34>
 8002e62:	2b04      	cmp	r3, #4
 8002e64:	d003      	beq.n	8002e6e <HAL_RCC_GetSysClockFreq+0x3a>
 8002e66:	e0b7      	b.n	8002fd8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e68:	4b61      	ldr	r3, [pc, #388]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002e6a:	60bb      	str	r3, [r7, #8]
       break;
 8002e6c:	e0b7      	b.n	8002fde <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e6e:	4b61      	ldr	r3, [pc, #388]	; (8002ff4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8002e70:	60bb      	str	r3, [r7, #8]
      break;
 8002e72:	e0b4      	b.n	8002fde <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e74:	4b5d      	ldr	r3, [pc, #372]	; (8002fec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002e7c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e7e:	4b5b      	ldr	r3, [pc, #364]	; (8002fec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d04d      	beq.n	8002f26 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e8a:	4b58      	ldr	r3, [pc, #352]	; (8002fec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	099b      	lsrs	r3, r3, #6
 8002e90:	461a      	mov	r2, r3
 8002e92:	f04f 0300 	mov.w	r3, #0
 8002e96:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002e9a:	f04f 0100 	mov.w	r1, #0
 8002e9e:	ea02 0800 	and.w	r8, r2, r0
 8002ea2:	ea03 0901 	and.w	r9, r3, r1
 8002ea6:	4640      	mov	r0, r8
 8002ea8:	4649      	mov	r1, r9
 8002eaa:	f04f 0200 	mov.w	r2, #0
 8002eae:	f04f 0300 	mov.w	r3, #0
 8002eb2:	014b      	lsls	r3, r1, #5
 8002eb4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002eb8:	0142      	lsls	r2, r0, #5
 8002eba:	4610      	mov	r0, r2
 8002ebc:	4619      	mov	r1, r3
 8002ebe:	ebb0 0008 	subs.w	r0, r0, r8
 8002ec2:	eb61 0109 	sbc.w	r1, r1, r9
 8002ec6:	f04f 0200 	mov.w	r2, #0
 8002eca:	f04f 0300 	mov.w	r3, #0
 8002ece:	018b      	lsls	r3, r1, #6
 8002ed0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002ed4:	0182      	lsls	r2, r0, #6
 8002ed6:	1a12      	subs	r2, r2, r0
 8002ed8:	eb63 0301 	sbc.w	r3, r3, r1
 8002edc:	f04f 0000 	mov.w	r0, #0
 8002ee0:	f04f 0100 	mov.w	r1, #0
 8002ee4:	00d9      	lsls	r1, r3, #3
 8002ee6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002eea:	00d0      	lsls	r0, r2, #3
 8002eec:	4602      	mov	r2, r0
 8002eee:	460b      	mov	r3, r1
 8002ef0:	eb12 0208 	adds.w	r2, r2, r8
 8002ef4:	eb43 0309 	adc.w	r3, r3, r9
 8002ef8:	f04f 0000 	mov.w	r0, #0
 8002efc:	f04f 0100 	mov.w	r1, #0
 8002f00:	0259      	lsls	r1, r3, #9
 8002f02:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002f06:	0250      	lsls	r0, r2, #9
 8002f08:	4602      	mov	r2, r0
 8002f0a:	460b      	mov	r3, r1
 8002f0c:	4610      	mov	r0, r2
 8002f0e:	4619      	mov	r1, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	461a      	mov	r2, r3
 8002f14:	f04f 0300 	mov.w	r3, #0
 8002f18:	f7fd f9ba 	bl	8000290 <__aeabi_uldivmod>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	460b      	mov	r3, r1
 8002f20:	4613      	mov	r3, r2
 8002f22:	60fb      	str	r3, [r7, #12]
 8002f24:	e04a      	b.n	8002fbc <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f26:	4b31      	ldr	r3, [pc, #196]	; (8002fec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	099b      	lsrs	r3, r3, #6
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	f04f 0300 	mov.w	r3, #0
 8002f32:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002f36:	f04f 0100 	mov.w	r1, #0
 8002f3a:	ea02 0400 	and.w	r4, r2, r0
 8002f3e:	ea03 0501 	and.w	r5, r3, r1
 8002f42:	4620      	mov	r0, r4
 8002f44:	4629      	mov	r1, r5
 8002f46:	f04f 0200 	mov.w	r2, #0
 8002f4a:	f04f 0300 	mov.w	r3, #0
 8002f4e:	014b      	lsls	r3, r1, #5
 8002f50:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002f54:	0142      	lsls	r2, r0, #5
 8002f56:	4610      	mov	r0, r2
 8002f58:	4619      	mov	r1, r3
 8002f5a:	1b00      	subs	r0, r0, r4
 8002f5c:	eb61 0105 	sbc.w	r1, r1, r5
 8002f60:	f04f 0200 	mov.w	r2, #0
 8002f64:	f04f 0300 	mov.w	r3, #0
 8002f68:	018b      	lsls	r3, r1, #6
 8002f6a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002f6e:	0182      	lsls	r2, r0, #6
 8002f70:	1a12      	subs	r2, r2, r0
 8002f72:	eb63 0301 	sbc.w	r3, r3, r1
 8002f76:	f04f 0000 	mov.w	r0, #0
 8002f7a:	f04f 0100 	mov.w	r1, #0
 8002f7e:	00d9      	lsls	r1, r3, #3
 8002f80:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002f84:	00d0      	lsls	r0, r2, #3
 8002f86:	4602      	mov	r2, r0
 8002f88:	460b      	mov	r3, r1
 8002f8a:	1912      	adds	r2, r2, r4
 8002f8c:	eb45 0303 	adc.w	r3, r5, r3
 8002f90:	f04f 0000 	mov.w	r0, #0
 8002f94:	f04f 0100 	mov.w	r1, #0
 8002f98:	0299      	lsls	r1, r3, #10
 8002f9a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002f9e:	0290      	lsls	r0, r2, #10
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	460b      	mov	r3, r1
 8002fa4:	4610      	mov	r0, r2
 8002fa6:	4619      	mov	r1, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	461a      	mov	r2, r3
 8002fac:	f04f 0300 	mov.w	r3, #0
 8002fb0:	f7fd f96e 	bl	8000290 <__aeabi_uldivmod>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	460b      	mov	r3, r1
 8002fb8:	4613      	mov	r3, r2
 8002fba:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002fbc:	4b0b      	ldr	r3, [pc, #44]	; (8002fec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	0c1b      	lsrs	r3, r3, #16
 8002fc2:	f003 0303 	and.w	r3, r3, #3
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	005b      	lsls	r3, r3, #1
 8002fca:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002fcc:	68fa      	ldr	r2, [r7, #12]
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fd4:	60bb      	str	r3, [r7, #8]
      break;
 8002fd6:	e002      	b.n	8002fde <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002fd8:	4b05      	ldr	r3, [pc, #20]	; (8002ff0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002fda:	60bb      	str	r3, [r7, #8]
      break;
 8002fdc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002fde:	68bb      	ldr	r3, [r7, #8]
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	3710      	adds	r7, #16
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002fea:	bf00      	nop
 8002fec:	40023800 	.word	0x40023800
 8002ff0:	00f42400 	.word	0x00f42400
 8002ff4:	007a1200 	.word	0x007a1200

08002ff8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ffc:	4b03      	ldr	r3, [pc, #12]	; (800300c <HAL_RCC_GetHCLKFreq+0x14>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
}
 8003000:	4618      	mov	r0, r3
 8003002:	46bd      	mov	sp, r7
 8003004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003008:	4770      	bx	lr
 800300a:	bf00      	nop
 800300c:	20000014 	.word	0x20000014

08003010 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003014:	f7ff fff0 	bl	8002ff8 <HAL_RCC_GetHCLKFreq>
 8003018:	4602      	mov	r2, r0
 800301a:	4b05      	ldr	r3, [pc, #20]	; (8003030 <HAL_RCC_GetPCLK1Freq+0x20>)
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	0a9b      	lsrs	r3, r3, #10
 8003020:	f003 0307 	and.w	r3, r3, #7
 8003024:	4903      	ldr	r1, [pc, #12]	; (8003034 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003026:	5ccb      	ldrb	r3, [r1, r3]
 8003028:	fa22 f303 	lsr.w	r3, r2, r3
}
 800302c:	4618      	mov	r0, r3
 800302e:	bd80      	pop	{r7, pc}
 8003030:	40023800 	.word	0x40023800
 8003034:	08008a74 	.word	0x08008a74

08003038 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800303c:	f7ff ffdc 	bl	8002ff8 <HAL_RCC_GetHCLKFreq>
 8003040:	4602      	mov	r2, r0
 8003042:	4b05      	ldr	r3, [pc, #20]	; (8003058 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	0b5b      	lsrs	r3, r3, #13
 8003048:	f003 0307 	and.w	r3, r3, #7
 800304c:	4903      	ldr	r1, [pc, #12]	; (800305c <HAL_RCC_GetPCLK2Freq+0x24>)
 800304e:	5ccb      	ldrb	r3, [r1, r3]
 8003050:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003054:	4618      	mov	r0, r3
 8003056:	bd80      	pop	{r7, pc}
 8003058:	40023800 	.word	0x40023800
 800305c:	08008a74 	.word	0x08008a74

08003060 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b086      	sub	sp, #24
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003068:	2300      	movs	r3, #0
 800306a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800306c:	2300      	movs	r3, #0
 800306e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d003      	beq.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x20>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	2b0f      	cmp	r3, #15
 800307e:	d904      	bls.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x2a>
 8003080:	f640 11d9 	movw	r1, #2521	; 0x9d9
 8003084:	489d      	ldr	r0, [pc, #628]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003086:	f7fd ff4c 	bl	8000f22 <assert_failed>

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0301 	and.w	r3, r3, #1
 8003092:	2b00      	cmp	r3, #0
 8003094:	d105      	bne.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x42>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d060      	beq.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x104>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	68db      	ldr	r3, [r3, #12]
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d903      	bls.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	68db      	ldr	r3, [r3, #12]
 80030ae:	2b07      	cmp	r3, #7
 80030b0:	d904      	bls.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80030b2:	f44f 611e 	mov.w	r1, #2528	; 0x9e0
 80030b6:	4891      	ldr	r0, [pc, #580]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80030b8:	f7fd ff33 	bl	8000f22 <assert_failed>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	2b31      	cmp	r3, #49	; 0x31
 80030c2:	d904      	bls.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 80030cc:	d904      	bls.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80030ce:	f640 11e1 	movw	r1, #2529	; 0x9e1
 80030d2:	488a      	ldr	r0, [pc, #552]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80030d4:	f7fd ff25 	bl	8000f22 <assert_failed>
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d903      	bls.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x88>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	2b3f      	cmp	r3, #63	; 0x3f
 80030e6:	d904      	bls.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x92>
 80030e8:	f640 11e3 	movw	r1, #2531	; 0x9e3
 80030ec:	4883      	ldr	r0, [pc, #524]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80030ee:	f7fd ff18 	bl	8000f22 <assert_failed>
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80030f2:	4b83      	ldr	r3, [pc, #524]	; (8003300 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80030f8:	f7fe f9fa 	bl	80014f0 <HAL_GetTick>
 80030fc:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80030fe:	e008      	b.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0xb2>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003100:	f7fe f9f6 	bl	80014f0 <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	2b02      	cmp	r3, #2
 800310c:	d901      	bls.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0xb2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e1ae      	b.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x410>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003112:	4b7c      	ldr	r3, [pc, #496]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800311a:	2b00      	cmp	r3, #0
 800311c:	d1f0      	bne.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0xa0>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	685a      	ldr	r2, [r3, #4]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	019b      	lsls	r3, r3, #6
 8003128:	431a      	orrs	r2, r3
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	68db      	ldr	r3, [r3, #12]
 800312e:	071b      	lsls	r3, r3, #28
 8003130:	4974      	ldr	r1, [pc, #464]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8003132:	4313      	orrs	r3, r2
 8003134:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003138:	4b71      	ldr	r3, [pc, #452]	; (8003300 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800313a:	2201      	movs	r2, #1
 800313c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800313e:	f7fe f9d7 	bl	80014f0 <HAL_GetTick>
 8003142:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003144:	e008      	b.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003146:	f7fe f9d3 	bl	80014f0 <HAL_GetTick>
 800314a:	4602      	mov	r2, r0
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	1ad3      	subs	r3, r2, r3
 8003150:	2b02      	cmp	r3, #2
 8003152:	d901      	bls.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003154:	2303      	movs	r3, #3
 8003156:	e18b      	b.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x410>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003158:	4b6a      	ldr	r3, [pc, #424]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d0f0      	beq.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0xe6>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0302 	and.w	r3, r3, #2
 800316c:	2b00      	cmp	r3, #0
 800316e:	f000 8174 	beq.w	800345a <HAL_RCCEx_PeriphCLKConfig+0x3fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	691b      	ldr	r3, [r3, #16]
 8003176:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800317a:	f000 80a6 	beq.w	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	691b      	ldr	r3, [r3, #16]
 8003182:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003186:	f000 80a0 	beq.w	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	691b      	ldr	r3, [r3, #16]
 800318e:	4a5e      	ldr	r2, [pc, #376]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8003190:	4293      	cmp	r3, r2
 8003192:	f000 809a 	beq.w	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	691b      	ldr	r3, [r3, #16]
 800319a:	4a5c      	ldr	r2, [pc, #368]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 800319c:	4293      	cmp	r3, r2
 800319e:	f000 8094 	beq.w	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	691b      	ldr	r3, [r3, #16]
 80031a6:	4a5a      	ldr	r2, [pc, #360]	; (8003310 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	f000 808e 	beq.w	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	691b      	ldr	r3, [r3, #16]
 80031b2:	4a58      	ldr	r2, [pc, #352]	; (8003314 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	f000 8088 	beq.w	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	691b      	ldr	r3, [r3, #16]
 80031be:	4a56      	ldr	r2, [pc, #344]	; (8003318 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	f000 8082 	beq.w	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	691b      	ldr	r3, [r3, #16]
 80031ca:	4a54      	ldr	r2, [pc, #336]	; (800331c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d07c      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	691b      	ldr	r3, [r3, #16]
 80031d4:	4a52      	ldr	r2, [pc, #328]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d077      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	691b      	ldr	r3, [r3, #16]
 80031de:	4a51      	ldr	r2, [pc, #324]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d072      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	691b      	ldr	r3, [r3, #16]
 80031e8:	4a4f      	ldr	r2, [pc, #316]	; (8003328 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d06d      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	691b      	ldr	r3, [r3, #16]
 80031f2:	4a4e      	ldr	r2, [pc, #312]	; (800332c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d068      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	691b      	ldr	r3, [r3, #16]
 80031fc:	4a4c      	ldr	r2, [pc, #304]	; (8003330 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d063      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	691b      	ldr	r3, [r3, #16]
 8003206:	4a4b      	ldr	r2, [pc, #300]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d05e      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	691b      	ldr	r3, [r3, #16]
 8003210:	4a49      	ldr	r2, [pc, #292]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d059      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	691b      	ldr	r3, [r3, #16]
 800321a:	4a48      	ldr	r2, [pc, #288]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d054      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	691b      	ldr	r3, [r3, #16]
 8003224:	4a46      	ldr	r2, [pc, #280]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d04f      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	691b      	ldr	r3, [r3, #16]
 800322e:	4a45      	ldr	r2, [pc, #276]	; (8003344 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d04a      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	691b      	ldr	r3, [r3, #16]
 8003238:	4a43      	ldr	r2, [pc, #268]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d045      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	691b      	ldr	r3, [r3, #16]
 8003242:	4a42      	ldr	r2, [pc, #264]	; (800334c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d040      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	691b      	ldr	r3, [r3, #16]
 800324c:	4a40      	ldr	r2, [pc, #256]	; (8003350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d03b      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	691b      	ldr	r3, [r3, #16]
 8003256:	4a3f      	ldr	r2, [pc, #252]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d036      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	691b      	ldr	r3, [r3, #16]
 8003260:	4a3d      	ldr	r2, [pc, #244]	; (8003358 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d031      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	691b      	ldr	r3, [r3, #16]
 800326a:	4a3c      	ldr	r2, [pc, #240]	; (800335c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d02c      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	691b      	ldr	r3, [r3, #16]
 8003274:	4a3a      	ldr	r2, [pc, #232]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d027      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	691b      	ldr	r3, [r3, #16]
 800327e:	4a39      	ldr	r2, [pc, #228]	; (8003364 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d022      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	691b      	ldr	r3, [r3, #16]
 8003288:	4a37      	ldr	r2, [pc, #220]	; (8003368 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d01d      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	691b      	ldr	r3, [r3, #16]
 8003292:	4a36      	ldr	r2, [pc, #216]	; (800336c <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d018      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	691b      	ldr	r3, [r3, #16]
 800329c:	4a34      	ldr	r2, [pc, #208]	; (8003370 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d013      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	691b      	ldr	r3, [r3, #16]
 80032a6:	4a33      	ldr	r2, [pc, #204]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d00e      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	691b      	ldr	r3, [r3, #16]
 80032b0:	4a31      	ldr	r2, [pc, #196]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d009      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	691b      	ldr	r3, [r3, #16]
 80032ba:	4a30      	ldr	r2, [pc, #192]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d004      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80032c0:	f640 2112 	movw	r1, #2578	; 0xa12
 80032c4:	480d      	ldr	r0, [pc, #52]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80032c6:	f7fd fe2c 	bl	8000f22 <assert_failed>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80032ca:	2300      	movs	r3, #0
 80032cc:	60fb      	str	r3, [r7, #12]
 80032ce:	4b0d      	ldr	r3, [pc, #52]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80032d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d2:	4a0c      	ldr	r2, [pc, #48]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80032d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032d8:	6413      	str	r3, [r2, #64]	; 0x40
 80032da:	4b0a      	ldr	r3, [pc, #40]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80032dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032e2:	60fb      	str	r3, [r7, #12]
 80032e4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80032e6:	4b26      	ldr	r3, [pc, #152]	; (8003380 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a25      	ldr	r2, [pc, #148]	; (8003380 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80032ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032f0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80032f2:	f7fe f8fd 	bl	80014f0 <HAL_GetTick>
 80032f6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80032f8:	e04d      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x336>
 80032fa:	bf00      	nop
 80032fc:	080088fc 	.word	0x080088fc
 8003300:	42470068 	.word	0x42470068
 8003304:	40023800 	.word	0x40023800
 8003308:	00020300 	.word	0x00020300
 800330c:	00030300 	.word	0x00030300
 8003310:	00040300 	.word	0x00040300
 8003314:	00050300 	.word	0x00050300
 8003318:	00060300 	.word	0x00060300
 800331c:	00070300 	.word	0x00070300
 8003320:	00080300 	.word	0x00080300
 8003324:	00090300 	.word	0x00090300
 8003328:	000a0300 	.word	0x000a0300
 800332c:	000b0300 	.word	0x000b0300
 8003330:	000c0300 	.word	0x000c0300
 8003334:	000d0300 	.word	0x000d0300
 8003338:	000e0300 	.word	0x000e0300
 800333c:	000f0300 	.word	0x000f0300
 8003340:	00100300 	.word	0x00100300
 8003344:	00110300 	.word	0x00110300
 8003348:	00120300 	.word	0x00120300
 800334c:	00130300 	.word	0x00130300
 8003350:	00140300 	.word	0x00140300
 8003354:	00150300 	.word	0x00150300
 8003358:	00160300 	.word	0x00160300
 800335c:	00170300 	.word	0x00170300
 8003360:	00180300 	.word	0x00180300
 8003364:	00190300 	.word	0x00190300
 8003368:	001a0300 	.word	0x001a0300
 800336c:	001b0300 	.word	0x001b0300
 8003370:	001c0300 	.word	0x001c0300
 8003374:	001d0300 	.word	0x001d0300
 8003378:	001e0300 	.word	0x001e0300
 800337c:	001f0300 	.word	0x001f0300
 8003380:	40007000 	.word	0x40007000
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003384:	f7fe f8b4 	bl	80014f0 <HAL_GetTick>
 8003388:	4602      	mov	r2, r0
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	2b02      	cmp	r3, #2
 8003390:	d901      	bls.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x336>
      {
        return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e06c      	b.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x410>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003396:	4b38      	ldr	r3, [pc, #224]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x418>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d0f0      	beq.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x324>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80033a2:	4b36      	ldr	r3, [pc, #216]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80033a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033aa:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d02f      	beq.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	691b      	ldr	r3, [r3, #16]
 80033b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033ba:	693a      	ldr	r2, [r7, #16]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d028      	beq.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80033c0:	4b2e      	ldr	r3, [pc, #184]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80033c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033c8:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80033ca:	4b2d      	ldr	r3, [pc, #180]	; (8003480 <HAL_RCCEx_PeriphCLKConfig+0x420>)
 80033cc:	2201      	movs	r2, #1
 80033ce:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80033d0:	4b2b      	ldr	r3, [pc, #172]	; (8003480 <HAL_RCCEx_PeriphCLKConfig+0x420>)
 80033d2:	2200      	movs	r2, #0
 80033d4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80033d6:	4a29      	ldr	r2, [pc, #164]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80033dc:	4b27      	ldr	r3, [pc, #156]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80033de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033e0:	f003 0301 	and.w	r3, r3, #1
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d114      	bne.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80033e8:	f7fe f882 	bl	80014f0 <HAL_GetTick>
 80033ec:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033ee:	e00a      	b.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033f0:	f7fe f87e 	bl	80014f0 <HAL_GetTick>
 80033f4:	4602      	mov	r2, r0
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	1ad3      	subs	r3, r2, r3
 80033fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80033fe:	4293      	cmp	r3, r2
 8003400:	d901      	bls.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
          {
            return HAL_TIMEOUT;
 8003402:	2303      	movs	r3, #3
 8003404:	e034      	b.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x410>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003406:	4b1d      	ldr	r3, [pc, #116]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8003408:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800340a:	f003 0302 	and.w	r3, r3, #2
 800340e:	2b00      	cmp	r3, #0
 8003410:	d0ee      	beq.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x390>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	691b      	ldr	r3, [r3, #16]
 8003416:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800341a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800341e:	d10d      	bne.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
 8003420:	4b16      	ldr	r3, [pc, #88]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	691b      	ldr	r3, [r3, #16]
 800342c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003430:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003434:	4911      	ldr	r1, [pc, #68]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8003436:	4313      	orrs	r3, r2
 8003438:	608b      	str	r3, [r1, #8]
 800343a:	e005      	b.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800343c:	4b0f      	ldr	r3, [pc, #60]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	4a0e      	ldr	r2, [pc, #56]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8003442:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003446:	6093      	str	r3, [r2, #8]
 8003448:	4b0c      	ldr	r3, [pc, #48]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800344a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	691b      	ldr	r3, [r3, #16]
 8003450:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003454:	4909      	ldr	r1, [pc, #36]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8003456:	4313      	orrs	r3, r2
 8003458:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 0308 	and.w	r3, r3, #8
 8003462:	2b00      	cmp	r3, #0
 8003464:	d003      	beq.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	7d1a      	ldrb	r2, [r3, #20]
 800346a:	4b06      	ldr	r3, [pc, #24]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 800346c:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800346e:	2300      	movs	r3, #0
}
 8003470:	4618      	mov	r0, r3
 8003472:	3718      	adds	r7, #24
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}
 8003478:	40007000 	.word	0x40007000
 800347c:	40023800 	.word	0x40023800
 8003480:	42470e40 	.word	0x42470e40
 8003484:	424711e0 	.word	0x424711e0

08003488 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b082      	sub	sp, #8
 800348c:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800348e:	f7fe f82f 	bl	80014f0 <HAL_GetTick>
 8003492:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8003494:	4b5d      	ldr	r3, [pc, #372]	; (800360c <HAL_RCC_DeInit+0x184>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a5c      	ldr	r2, [pc, #368]	; (800360c <HAL_RCC_DeInit+0x184>)
 800349a:	f043 0301 	orr.w	r3, r3, #1
 800349e:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80034a0:	e008      	b.n	80034b4 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034a2:	f7fe f825 	bl	80014f0 <HAL_GetTick>
 80034a6:	4602      	mov	r2, r0
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d901      	bls.n	80034b4 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e0a7      	b.n	8003604 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80034b4:	4b55      	ldr	r3, [pc, #340]	; (800360c <HAL_RCC_DeInit+0x184>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0302 	and.w	r3, r3, #2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d0f0      	beq.n	80034a2 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 80034c0:	4b52      	ldr	r3, [pc, #328]	; (800360c <HAL_RCC_DeInit+0x184>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a51      	ldr	r2, [pc, #324]	; (800360c <HAL_RCC_DeInit+0x184>)
 80034c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034ca:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80034cc:	f7fe f810 	bl	80014f0 <HAL_GetTick>
 80034d0:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 80034d2:	4b4e      	ldr	r3, [pc, #312]	; (800360c <HAL_RCC_DeInit+0x184>)
 80034d4:	2200      	movs	r2, #0
 80034d6:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80034d8:	e00a      	b.n	80034f0 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034da:	f7fe f809 	bl	80014f0 <HAL_GetTick>
 80034de:	4602      	mov	r2, r0
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	1ad3      	subs	r3, r2, r3
 80034e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d901      	bls.n	80034f0 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 80034ec:	2303      	movs	r3, #3
 80034ee:	e089      	b.n	8003604 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80034f0:	4b46      	ldr	r3, [pc, #280]	; (800360c <HAL_RCC_DeInit+0x184>)
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	f003 030c 	and.w	r3, r3, #12
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d1ee      	bne.n	80034da <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80034fc:	f7fd fff8 	bl	80014f0 <HAL_GetTick>
 8003500:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 8003502:	4b42      	ldr	r3, [pc, #264]	; (800360c <HAL_RCC_DeInit+0x184>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a41      	ldr	r2, [pc, #260]	; (800360c <HAL_RCC_DeInit+0x184>)
 8003508:	f423 2350 	bic.w	r3, r3, #851968	; 0xd0000
 800350c:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800350e:	e008      	b.n	8003522 <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003510:	f7fd ffee 	bl	80014f0 <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	2b64      	cmp	r3, #100	; 0x64
 800351c:	d901      	bls.n	8003522 <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e070      	b.n	8003604 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8003522:	4b3a      	ldr	r3, [pc, #232]	; (800360c <HAL_RCC_DeInit+0x184>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d1f0      	bne.n	8003510 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800352e:	f7fd ffdf 	bl	80014f0 <HAL_GetTick>
 8003532:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8003534:	4b35      	ldr	r3, [pc, #212]	; (800360c <HAL_RCC_DeInit+0x184>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a34      	ldr	r2, [pc, #208]	; (800360c <HAL_RCC_DeInit+0x184>)
 800353a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800353e:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003540:	e008      	b.n	8003554 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003542:	f7fd ffd5 	bl	80014f0 <HAL_GetTick>
 8003546:	4602      	mov	r2, r0
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	1ad3      	subs	r3, r2, r3
 800354c:	2b02      	cmp	r3, #2
 800354e:	d901      	bls.n	8003554 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 8003550:	2303      	movs	r3, #3
 8003552:	e057      	b.n	8003604 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003554:	4b2d      	ldr	r3, [pc, #180]	; (800360c <HAL_RCC_DeInit+0x184>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800355c:	2b00      	cmp	r3, #0
 800355e:	d1f0      	bne.n	8003542 <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003560:	f7fd ffc6 	bl	80014f0 <HAL_GetTick>
 8003564:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8003566:	4b29      	ldr	r3, [pc, #164]	; (800360c <HAL_RCC_DeInit+0x184>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a28      	ldr	r2, [pc, #160]	; (800360c <HAL_RCC_DeInit+0x184>)
 800356c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003570:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8003572:	e008      	b.n	8003586 <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003574:	f7fd ffbc 	bl	80014f0 <HAL_GetTick>
 8003578:	4602      	mov	r2, r0
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	1ad3      	subs	r3, r2, r3
 800357e:	2b02      	cmp	r3, #2
 8003580:	d901      	bls.n	8003586 <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 8003582:	2303      	movs	r3, #3
 8003584:	e03e      	b.n	8003604 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8003586:	4b21      	ldr	r3, [pc, #132]	; (800360c <HAL_RCC_DeInit+0x184>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800358e:	2b00      	cmp	r3, #0
 8003590:	d1f0      	bne.n	8003574 <HAL_RCC_DeInit+0xec>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 8003592:	4b1e      	ldr	r3, [pc, #120]	; (800360c <HAL_RCC_DeInit+0x184>)
 8003594:	4a1e      	ldr	r2, [pc, #120]	; (8003610 <HAL_RCC_DeInit+0x188>)
 8003596:	605a      	str	r2, [r3, #4]
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F411xE)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 8003598:	4b1c      	ldr	r3, [pc, #112]	; (800360c <HAL_RCC_DeInit+0x184>)
 800359a:	4a1e      	ldr	r2, [pc, #120]	; (8003614 <HAL_RCC_DeInit+0x18c>)
 800359c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 80035a0:	4b1a      	ldr	r3, [pc, #104]	; (800360c <HAL_RCC_DeInit+0x184>)
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	4a19      	ldr	r2, [pc, #100]	; (800360c <HAL_RCC_DeInit+0x184>)
 80035a6:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 80035aa:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 80035ac:	4b17      	ldr	r3, [pc, #92]	; (800360c <HAL_RCC_DeInit+0x184>)
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	4a16      	ldr	r2, [pc, #88]	; (800360c <HAL_RCC_DeInit+0x184>)
 80035b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80035b6:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_CSSC);
 80035b8:	4b14      	ldr	r3, [pc, #80]	; (800360c <HAL_RCC_DeInit+0x184>)
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	4a13      	ldr	r2, [pc, #76]	; (800360c <HAL_RCC_DeInit+0x184>)
 80035be:	f443 031f 	orr.w	r3, r3, #10420224	; 0x9f0000
 80035c2:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 80035c4:	4b11      	ldr	r3, [pc, #68]	; (800360c <HAL_RCC_DeInit+0x184>)
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	4a10      	ldr	r2, [pc, #64]	; (800360c <HAL_RCC_DeInit+0x184>)
 80035ca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80035ce:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80035d0:	4b0e      	ldr	r3, [pc, #56]	; (800360c <HAL_RCC_DeInit+0x184>)
 80035d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035d4:	4a0d      	ldr	r2, [pc, #52]	; (800360c <HAL_RCC_DeInit+0x184>)
 80035d6:	f023 0301 	bic.w	r3, r3, #1
 80035da:	6753      	str	r3, [r2, #116]	; 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 80035dc:	4b0b      	ldr	r3, [pc, #44]	; (800360c <HAL_RCC_DeInit+0x184>)
 80035de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035e0:	4a0a      	ldr	r2, [pc, #40]	; (800360c <HAL_RCC_DeInit+0x184>)
 80035e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035e6:	6753      	str	r3, [r2, #116]	; 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 80035e8:	4b0b      	ldr	r3, [pc, #44]	; (8003618 <HAL_RCC_DeInit+0x190>)
 80035ea:	4a0c      	ldr	r2, [pc, #48]	; (800361c <HAL_RCC_DeInit+0x194>)
 80035ec:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if(HAL_InitTick(uwTickPrio) != HAL_OK)
 80035ee:	4b0c      	ldr	r3, [pc, #48]	; (8003620 <HAL_RCC_DeInit+0x198>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4618      	mov	r0, r3
 80035f4:	f7fd ff38 	bl	8001468 <HAL_InitTick>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d001      	beq.n	8003602 <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e000      	b.n	8003604 <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 8003602:	2300      	movs	r3, #0
  }
}
 8003604:	4618      	mov	r0, r3
 8003606:	3708      	adds	r7, #8
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	40023800 	.word	0x40023800
 8003610:	04003010 	.word	0x04003010
 8003614:	20003010 	.word	0x20003010
 8003618:	20000014 	.word	0x20000014
 800361c:	00f42400 	.word	0x00f42400
 8003620:	20000018 	.word	0x20000018

08003624 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b082      	sub	sp, #8
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d101      	bne.n	8003636 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e0d6      	b.n	80037e4 <HAL_RTC_Init+0x1c0>
  }

  /* Check the parameters */
  assert_param(IS_RTC_HOUR_FORMAT(hrtc->Init.HourFormat));
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	2b40      	cmp	r3, #64	; 0x40
 800363c:	d007      	beq.n	800364e <HAL_RTC_Init+0x2a>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d003      	beq.n	800364e <HAL_RTC_Init+0x2a>
 8003646:	21ff      	movs	r1, #255	; 0xff
 8003648:	4868      	ldr	r0, [pc, #416]	; (80037ec <HAL_RTC_Init+0x1c8>)
 800364a:	f7fd fc6a 	bl	8000f22 <assert_failed>
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	2b7f      	cmp	r3, #127	; 0x7f
 8003654:	d904      	bls.n	8003660 <HAL_RTC_Init+0x3c>
 8003656:	f44f 7180 	mov.w	r1, #256	; 0x100
 800365a:	4864      	ldr	r0, [pc, #400]	; (80037ec <HAL_RTC_Init+0x1c8>)
 800365c:	f7fd fc61 	bl	8000f22 <assert_failed>
  assert_param(IS_RTC_SYNCH_PREDIV(hrtc->Init.SynchPrediv));
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003668:	d304      	bcc.n	8003674 <HAL_RTC_Init+0x50>
 800366a:	f240 1101 	movw	r1, #257	; 0x101
 800366e:	485f      	ldr	r0, [pc, #380]	; (80037ec <HAL_RTC_Init+0x1c8>)
 8003670:	f7fd fc57 	bl	8000f22 <assert_failed>
  assert_param (IS_RTC_OUTPUT(hrtc->Init.OutPut));
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	691b      	ldr	r3, [r3, #16]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d013      	beq.n	80036a4 <HAL_RTC_Init+0x80>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	691b      	ldr	r3, [r3, #16]
 8003680:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003684:	d00e      	beq.n	80036a4 <HAL_RTC_Init+0x80>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	691b      	ldr	r3, [r3, #16]
 800368a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800368e:	d009      	beq.n	80036a4 <HAL_RTC_Init+0x80>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	691b      	ldr	r3, [r3, #16]
 8003694:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003698:	d004      	beq.n	80036a4 <HAL_RTC_Init+0x80>
 800369a:	f44f 7181 	mov.w	r1, #258	; 0x102
 800369e:	4853      	ldr	r0, [pc, #332]	; (80037ec <HAL_RTC_Init+0x1c8>)
 80036a0:	f7fd fc3f 	bl	8000f22 <assert_failed>
  assert_param (IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	695b      	ldr	r3, [r3, #20]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d009      	beq.n	80036c0 <HAL_RTC_Init+0x9c>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	695b      	ldr	r3, [r3, #20]
 80036b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80036b4:	d004      	beq.n	80036c0 <HAL_RTC_Init+0x9c>
 80036b6:	f240 1103 	movw	r1, #259	; 0x103
 80036ba:	484c      	ldr	r0, [pc, #304]	; (80037ec <HAL_RTC_Init+0x1c8>)
 80036bc:	f7fd fc31 	bl	8000f22 <assert_failed>
  assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	699b      	ldr	r3, [r3, #24]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d009      	beq.n	80036dc <HAL_RTC_Init+0xb8>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	699b      	ldr	r3, [r3, #24]
 80036cc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80036d0:	d004      	beq.n	80036dc <HAL_RTC_Init+0xb8>
 80036d2:	f44f 7182 	mov.w	r1, #260	; 0x104
 80036d6:	4845      	ldr	r0, [pc, #276]	; (80037ec <HAL_RTC_Init+0x1c8>)
 80036d8:	f7fd fc23 	bl	8000f22 <assert_failed>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	7f5b      	ldrb	r3, [r3, #29]
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d105      	bne.n	80036f2 <HAL_RTC_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2200      	movs	r2, #0
 80036ea:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80036ec:	6878      	ldr	r0, [r7, #4]
 80036ee:	f7fd fc49 	bl	8000f84 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2202      	movs	r2, #2
 80036f6:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	22ca      	movs	r2, #202	; 0xca
 80036fe:	625a      	str	r2, [r3, #36]	; 0x24
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	2253      	movs	r2, #83	; 0x53
 8003706:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	f000 f899 	bl	8003840 <RTC_EnterInitMode>
 800370e:	4603      	mov	r3, r0
 8003710:	2b00      	cmp	r3, #0
 8003712:	d008      	beq.n	8003726 <HAL_RTC_Init+0x102>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	22ff      	movs	r2, #255	; 0xff
 800371a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2204      	movs	r2, #4
 8003720:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e05e      	b.n	80037e4 <HAL_RTC_Init+0x1c0>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	687a      	ldr	r2, [r7, #4]
 800372e:	6812      	ldr	r2, [r2, #0]
 8003730:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003734:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003738:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	6899      	ldr	r1, [r3, #8]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	685a      	ldr	r2, [r3, #4]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	691b      	ldr	r3, [r3, #16]
 8003748:	431a      	orrs	r2, r3
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	695b      	ldr	r3, [r3, #20]
 800374e:	431a      	orrs	r2, r3
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	430a      	orrs	r2, r1
 8003756:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	68d2      	ldr	r2, [r2, #12]
 8003760:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	6919      	ldr	r1, [r3, #16]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	041a      	lsls	r2, r3, #16
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	430a      	orrs	r2, r1
 8003774:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	68da      	ldr	r2, [r3, #12]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003784:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	f003 0320 	and.w	r3, r3, #32
 8003790:	2b00      	cmp	r3, #0
 8003792:	d10e      	bne.n	80037b2 <HAL_RTC_Init+0x18e>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	f000 f82b 	bl	80037f0 <HAL_RTC_WaitForSynchro>
 800379a:	4603      	mov	r3, r0
 800379c:	2b00      	cmp	r3, #0
 800379e:	d008      	beq.n	80037b2 <HAL_RTC_Init+0x18e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	22ff      	movs	r2, #255	; 0xff
 80037a6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2204      	movs	r2, #4
 80037ac:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e018      	b.n	80037e4 <HAL_RTC_Init+0x1c0>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80037c0:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	699a      	ldr	r2, [r3, #24]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	430a      	orrs	r2, r1
 80037d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	22ff      	movs	r2, #255	; 0xff
 80037da:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2201      	movs	r2, #1
 80037e0:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80037e2:	2300      	movs	r3, #0
  }
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3708      	adds	r7, #8
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	08008938 	.word	0x08008938

080037f0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80037f8:	2300      	movs	r3, #0
 80037fa:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68da      	ldr	r2, [r3, #12]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800380a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800380c:	f7fd fe70 	bl	80014f0 <HAL_GetTick>
 8003810:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003812:	e009      	b.n	8003828 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003814:	f7fd fe6c 	bl	80014f0 <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003822:	d901      	bls.n	8003828 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003824:	2303      	movs	r3, #3
 8003826:	e007      	b.n	8003838 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	68db      	ldr	r3, [r3, #12]
 800382e:	f003 0320 	and.w	r3, r3, #32
 8003832:	2b00      	cmp	r3, #0
 8003834:	d0ee      	beq.n	8003814 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003836:	2300      	movs	r3, #0
}
 8003838:	4618      	mov	r0, r3
 800383a:	3710      	adds	r7, #16
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}

08003840 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003848:	2300      	movs	r3, #0
 800384a:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	68db      	ldr	r3, [r3, #12]
 8003852:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003856:	2b00      	cmp	r3, #0
 8003858:	d119      	bne.n	800388e <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003862:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003864:	f7fd fe44 	bl	80014f0 <HAL_GetTick>
 8003868:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800386a:	e009      	b.n	8003880 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800386c:	f7fd fe40 	bl	80014f0 <HAL_GetTick>
 8003870:	4602      	mov	r2, r0
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	1ad3      	subs	r3, r2, r3
 8003876:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800387a:	d901      	bls.n	8003880 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800387c:	2303      	movs	r3, #3
 800387e:	e007      	b.n	8003890 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800388a:	2b00      	cmp	r3, #0
 800388c:	d0ee      	beq.n	800386c <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800388e:	2300      	movs	r3, #0
}
 8003890:	4618      	mov	r0, r3
 8003892:	3710      	adds	r7, #16
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}

08003898 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b086      	sub	sp, #24
 800389c:	af00      	add	r7, sp, #0
 800389e:	60f8      	str	r0, [r7, #12]
 80038a0:	60b9      	str	r1, [r7, #8]
 80038a2:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80038a4:	2300      	movs	r3, #0
 80038a6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d03d      	beq.n	800392a <HAL_RTCEx_BKUPWrite+0x92>
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d03a      	beq.n	800392a <HAL_RTCEx_BKUPWrite+0x92>
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	2b02      	cmp	r3, #2
 80038b8:	d037      	beq.n	800392a <HAL_RTCEx_BKUPWrite+0x92>
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	2b03      	cmp	r3, #3
 80038be:	d034      	beq.n	800392a <HAL_RTCEx_BKUPWrite+0x92>
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	2b04      	cmp	r3, #4
 80038c4:	d031      	beq.n	800392a <HAL_RTCEx_BKUPWrite+0x92>
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	2b05      	cmp	r3, #5
 80038ca:	d02e      	beq.n	800392a <HAL_RTCEx_BKUPWrite+0x92>
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	2b06      	cmp	r3, #6
 80038d0:	d02b      	beq.n	800392a <HAL_RTCEx_BKUPWrite+0x92>
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	2b07      	cmp	r3, #7
 80038d6:	d028      	beq.n	800392a <HAL_RTCEx_BKUPWrite+0x92>
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	2b08      	cmp	r3, #8
 80038dc:	d025      	beq.n	800392a <HAL_RTCEx_BKUPWrite+0x92>
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	2b09      	cmp	r3, #9
 80038e2:	d022      	beq.n	800392a <HAL_RTCEx_BKUPWrite+0x92>
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	2b0a      	cmp	r3, #10
 80038e8:	d01f      	beq.n	800392a <HAL_RTCEx_BKUPWrite+0x92>
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	2b0b      	cmp	r3, #11
 80038ee:	d01c      	beq.n	800392a <HAL_RTCEx_BKUPWrite+0x92>
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	2b0c      	cmp	r3, #12
 80038f4:	d019      	beq.n	800392a <HAL_RTCEx_BKUPWrite+0x92>
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	2b0d      	cmp	r3, #13
 80038fa:	d016      	beq.n	800392a <HAL_RTCEx_BKUPWrite+0x92>
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	2b0e      	cmp	r3, #14
 8003900:	d013      	beq.n	800392a <HAL_RTCEx_BKUPWrite+0x92>
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	2b0f      	cmp	r3, #15
 8003906:	d010      	beq.n	800392a <HAL_RTCEx_BKUPWrite+0x92>
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	2b10      	cmp	r3, #16
 800390c:	d00d      	beq.n	800392a <HAL_RTCEx_BKUPWrite+0x92>
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	2b11      	cmp	r3, #17
 8003912:	d00a      	beq.n	800392a <HAL_RTCEx_BKUPWrite+0x92>
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	2b12      	cmp	r3, #18
 8003918:	d007      	beq.n	800392a <HAL_RTCEx_BKUPWrite+0x92>
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	2b13      	cmp	r3, #19
 800391e:	d004      	beq.n	800392a <HAL_RTCEx_BKUPWrite+0x92>
 8003920:	f240 416c 	movw	r1, #1132	; 0x46c
 8003924:	4809      	ldr	r0, [pc, #36]	; (800394c <HAL_RTCEx_BKUPWrite+0xb4>)
 8003926:	f7fd fafc 	bl	8000f22 <assert_failed>

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	3350      	adds	r3, #80	; 0x50
 8003930:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	697a      	ldr	r2, [r7, #20]
 8003938:	4413      	add	r3, r2
 800393a:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	601a      	str	r2, [r3, #0]
}
 8003942:	bf00      	nop
 8003944:	3718      	adds	r7, #24
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop
 800394c:	08008970 	.word	0x08008970

08003950 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b084      	sub	sp, #16
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 800395a:	2300      	movs	r3, #0
 800395c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d03d      	beq.n	80039e0 <HAL_RTCEx_BKUPRead+0x90>
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	2b01      	cmp	r3, #1
 8003968:	d03a      	beq.n	80039e0 <HAL_RTCEx_BKUPRead+0x90>
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	2b02      	cmp	r3, #2
 800396e:	d037      	beq.n	80039e0 <HAL_RTCEx_BKUPRead+0x90>
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	2b03      	cmp	r3, #3
 8003974:	d034      	beq.n	80039e0 <HAL_RTCEx_BKUPRead+0x90>
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	2b04      	cmp	r3, #4
 800397a:	d031      	beq.n	80039e0 <HAL_RTCEx_BKUPRead+0x90>
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	2b05      	cmp	r3, #5
 8003980:	d02e      	beq.n	80039e0 <HAL_RTCEx_BKUPRead+0x90>
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	2b06      	cmp	r3, #6
 8003986:	d02b      	beq.n	80039e0 <HAL_RTCEx_BKUPRead+0x90>
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	2b07      	cmp	r3, #7
 800398c:	d028      	beq.n	80039e0 <HAL_RTCEx_BKUPRead+0x90>
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	2b08      	cmp	r3, #8
 8003992:	d025      	beq.n	80039e0 <HAL_RTCEx_BKUPRead+0x90>
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	2b09      	cmp	r3, #9
 8003998:	d022      	beq.n	80039e0 <HAL_RTCEx_BKUPRead+0x90>
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	2b0a      	cmp	r3, #10
 800399e:	d01f      	beq.n	80039e0 <HAL_RTCEx_BKUPRead+0x90>
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	2b0b      	cmp	r3, #11
 80039a4:	d01c      	beq.n	80039e0 <HAL_RTCEx_BKUPRead+0x90>
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	2b0c      	cmp	r3, #12
 80039aa:	d019      	beq.n	80039e0 <HAL_RTCEx_BKUPRead+0x90>
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	2b0d      	cmp	r3, #13
 80039b0:	d016      	beq.n	80039e0 <HAL_RTCEx_BKUPRead+0x90>
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	2b0e      	cmp	r3, #14
 80039b6:	d013      	beq.n	80039e0 <HAL_RTCEx_BKUPRead+0x90>
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	2b0f      	cmp	r3, #15
 80039bc:	d010      	beq.n	80039e0 <HAL_RTCEx_BKUPRead+0x90>
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	2b10      	cmp	r3, #16
 80039c2:	d00d      	beq.n	80039e0 <HAL_RTCEx_BKUPRead+0x90>
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	2b11      	cmp	r3, #17
 80039c8:	d00a      	beq.n	80039e0 <HAL_RTCEx_BKUPRead+0x90>
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	2b12      	cmp	r3, #18
 80039ce:	d007      	beq.n	80039e0 <HAL_RTCEx_BKUPRead+0x90>
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	2b13      	cmp	r3, #19
 80039d4:	d004      	beq.n	80039e0 <HAL_RTCEx_BKUPRead+0x90>
 80039d6:	f240 4183 	movw	r1, #1155	; 0x483
 80039da:	4809      	ldr	r0, [pc, #36]	; (8003a00 <HAL_RTCEx_BKUPRead+0xb0>)
 80039dc:	f7fd faa1 	bl	8000f22 <assert_failed>

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	3350      	adds	r3, #80	; 0x50
 80039e6:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	68fa      	ldr	r2, [r7, #12]
 80039ee:	4413      	add	r3, r2
 80039f0:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3710      	adds	r7, #16
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	08008970 	.word	0x08008970

08003a04 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b082      	sub	sp, #8
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d101      	bne.n	8003a16 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	e18c      	b.n	8003d30 <HAL_SPI_Init+0x32c>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a75      	ldr	r2, [pc, #468]	; (8003bf0 <HAL_SPI_Init+0x1ec>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d018      	beq.n	8003a52 <HAL_SPI_Init+0x4e>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a73      	ldr	r2, [pc, #460]	; (8003bf4 <HAL_SPI_Init+0x1f0>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d013      	beq.n	8003a52 <HAL_SPI_Init+0x4e>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a72      	ldr	r2, [pc, #456]	; (8003bf8 <HAL_SPI_Init+0x1f4>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d00e      	beq.n	8003a52 <HAL_SPI_Init+0x4e>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a70      	ldr	r2, [pc, #448]	; (8003bfc <HAL_SPI_Init+0x1f8>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d009      	beq.n	8003a52 <HAL_SPI_Init+0x4e>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a6f      	ldr	r2, [pc, #444]	; (8003c00 <HAL_SPI_Init+0x1fc>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d004      	beq.n	8003a52 <HAL_SPI_Init+0x4e>
 8003a48:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8003a4c:	486d      	ldr	r0, [pc, #436]	; (8003c04 <HAL_SPI_Init+0x200>)
 8003a4e:	f7fd fa68 	bl	8000f22 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d009      	beq.n	8003a6e <HAL_SPI_Init+0x6a>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a62:	d004      	beq.n	8003a6e <HAL_SPI_Init+0x6a>
 8003a64:	f240 1143 	movw	r1, #323	; 0x143
 8003a68:	4866      	ldr	r0, [pc, #408]	; (8003c04 <HAL_SPI_Init+0x200>)
 8003a6a:	f7fd fa5a 	bl	8000f22 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d00e      	beq.n	8003a94 <HAL_SPI_Init+0x90>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a7e:	d009      	beq.n	8003a94 <HAL_SPI_Init+0x90>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a88:	d004      	beq.n	8003a94 <HAL_SPI_Init+0x90>
 8003a8a:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8003a8e:	485d      	ldr	r0, [pc, #372]	; (8003c04 <HAL_SPI_Init+0x200>)
 8003a90:	f7fd fa47 	bl	8000f22 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a9c:	d008      	beq.n	8003ab0 <HAL_SPI_Init+0xac>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	68db      	ldr	r3, [r3, #12]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d004      	beq.n	8003ab0 <HAL_SPI_Init+0xac>
 8003aa6:	f240 1145 	movw	r1, #325	; 0x145
 8003aaa:	4856      	ldr	r0, [pc, #344]	; (8003c04 <HAL_SPI_Init+0x200>)
 8003aac:	f7fd fa39 	bl	8000f22 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	699b      	ldr	r3, [r3, #24]
 8003ab4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ab8:	d00d      	beq.n	8003ad6 <HAL_SPI_Init+0xd2>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	699b      	ldr	r3, [r3, #24]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d009      	beq.n	8003ad6 <HAL_SPI_Init+0xd2>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	699b      	ldr	r3, [r3, #24]
 8003ac6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003aca:	d004      	beq.n	8003ad6 <HAL_SPI_Init+0xd2>
 8003acc:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8003ad0:	484c      	ldr	r0, [pc, #304]	; (8003c04 <HAL_SPI_Init+0x200>)
 8003ad2:	f7fd fa26 	bl	8000f22 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	69db      	ldr	r3, [r3, #28]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d020      	beq.n	8003b20 <HAL_SPI_Init+0x11c>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	69db      	ldr	r3, [r3, #28]
 8003ae2:	2b08      	cmp	r3, #8
 8003ae4:	d01c      	beq.n	8003b20 <HAL_SPI_Init+0x11c>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	69db      	ldr	r3, [r3, #28]
 8003aea:	2b10      	cmp	r3, #16
 8003aec:	d018      	beq.n	8003b20 <HAL_SPI_Init+0x11c>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	69db      	ldr	r3, [r3, #28]
 8003af2:	2b18      	cmp	r3, #24
 8003af4:	d014      	beq.n	8003b20 <HAL_SPI_Init+0x11c>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	69db      	ldr	r3, [r3, #28]
 8003afa:	2b20      	cmp	r3, #32
 8003afc:	d010      	beq.n	8003b20 <HAL_SPI_Init+0x11c>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	69db      	ldr	r3, [r3, #28]
 8003b02:	2b28      	cmp	r3, #40	; 0x28
 8003b04:	d00c      	beq.n	8003b20 <HAL_SPI_Init+0x11c>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	69db      	ldr	r3, [r3, #28]
 8003b0a:	2b30      	cmp	r3, #48	; 0x30
 8003b0c:	d008      	beq.n	8003b20 <HAL_SPI_Init+0x11c>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	69db      	ldr	r3, [r3, #28]
 8003b12:	2b38      	cmp	r3, #56	; 0x38
 8003b14:	d004      	beq.n	8003b20 <HAL_SPI_Init+0x11c>
 8003b16:	f240 1147 	movw	r1, #327	; 0x147
 8003b1a:	483a      	ldr	r0, [pc, #232]	; (8003c04 <HAL_SPI_Init+0x200>)
 8003b1c:	f7fd fa01 	bl	8000f22 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6a1b      	ldr	r3, [r3, #32]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d008      	beq.n	8003b3a <HAL_SPI_Init+0x136>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6a1b      	ldr	r3, [r3, #32]
 8003b2c:	2b80      	cmp	r3, #128	; 0x80
 8003b2e:	d004      	beq.n	8003b3a <HAL_SPI_Init+0x136>
 8003b30:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8003b34:	4833      	ldr	r0, [pc, #204]	; (8003c04 <HAL_SPI_Init+0x200>)
 8003b36:	f7fd f9f4 	bl	8000f22 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d008      	beq.n	8003b54 <HAL_SPI_Init+0x150>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b46:	2b10      	cmp	r3, #16
 8003b48:	d004      	beq.n	8003b54 <HAL_SPI_Init+0x150>
 8003b4a:	f240 1149 	movw	r1, #329	; 0x149
 8003b4e:	482d      	ldr	r0, [pc, #180]	; (8003c04 <HAL_SPI_Init+0x200>)
 8003b50:	f7fd f9e7 	bl	8000f22 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d155      	bne.n	8003c08 <HAL_SPI_Init+0x204>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	691b      	ldr	r3, [r3, #16]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d008      	beq.n	8003b76 <HAL_SPI_Init+0x172>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	691b      	ldr	r3, [r3, #16]
 8003b68:	2b02      	cmp	r3, #2
 8003b6a:	d004      	beq.n	8003b76 <HAL_SPI_Init+0x172>
 8003b6c:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8003b70:	4824      	ldr	r0, [pc, #144]	; (8003c04 <HAL_SPI_Init+0x200>)
 8003b72:	f7fd f9d6 	bl	8000f22 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	695b      	ldr	r3, [r3, #20]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d008      	beq.n	8003b90 <HAL_SPI_Init+0x18c>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d004      	beq.n	8003b90 <HAL_SPI_Init+0x18c>
 8003b86:	f240 114d 	movw	r1, #333	; 0x14d
 8003b8a:	481e      	ldr	r0, [pc, #120]	; (8003c04 <HAL_SPI_Init+0x200>)
 8003b8c:	f7fd f9c9 	bl	8000f22 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b98:	d125      	bne.n	8003be6 <HAL_SPI_Init+0x1e2>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	69db      	ldr	r3, [r3, #28]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d05d      	beq.n	8003c5e <HAL_SPI_Init+0x25a>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	69db      	ldr	r3, [r3, #28]
 8003ba6:	2b08      	cmp	r3, #8
 8003ba8:	d059      	beq.n	8003c5e <HAL_SPI_Init+0x25a>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	69db      	ldr	r3, [r3, #28]
 8003bae:	2b10      	cmp	r3, #16
 8003bb0:	d055      	beq.n	8003c5e <HAL_SPI_Init+0x25a>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	69db      	ldr	r3, [r3, #28]
 8003bb6:	2b18      	cmp	r3, #24
 8003bb8:	d051      	beq.n	8003c5e <HAL_SPI_Init+0x25a>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	69db      	ldr	r3, [r3, #28]
 8003bbe:	2b20      	cmp	r3, #32
 8003bc0:	d04d      	beq.n	8003c5e <HAL_SPI_Init+0x25a>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	69db      	ldr	r3, [r3, #28]
 8003bc6:	2b28      	cmp	r3, #40	; 0x28
 8003bc8:	d049      	beq.n	8003c5e <HAL_SPI_Init+0x25a>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	69db      	ldr	r3, [r3, #28]
 8003bce:	2b30      	cmp	r3, #48	; 0x30
 8003bd0:	d045      	beq.n	8003c5e <HAL_SPI_Init+0x25a>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	69db      	ldr	r3, [r3, #28]
 8003bd6:	2b38      	cmp	r3, #56	; 0x38
 8003bd8:	d041      	beq.n	8003c5e <HAL_SPI_Init+0x25a>
 8003bda:	f240 1151 	movw	r1, #337	; 0x151
 8003bde:	4809      	ldr	r0, [pc, #36]	; (8003c04 <HAL_SPI_Init+0x200>)
 8003be0:	f7fd f99f 	bl	8000f22 <assert_failed>
 8003be4:	e03b      	b.n	8003c5e <HAL_SPI_Init+0x25a>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	61da      	str	r2, [r3, #28]
 8003bec:	e037      	b.n	8003c5e <HAL_SPI_Init+0x25a>
 8003bee:	bf00      	nop
 8003bf0:	40013000 	.word	0x40013000
 8003bf4:	40003800 	.word	0x40003800
 8003bf8:	40003c00 	.word	0x40003c00
 8003bfc:	40013400 	.word	0x40013400
 8003c00:	40015000 	.word	0x40015000
 8003c04:	080089ac 	.word	0x080089ac
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	69db      	ldr	r3, [r3, #28]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d020      	beq.n	8003c52 <HAL_SPI_Init+0x24e>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	69db      	ldr	r3, [r3, #28]
 8003c14:	2b08      	cmp	r3, #8
 8003c16:	d01c      	beq.n	8003c52 <HAL_SPI_Init+0x24e>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	69db      	ldr	r3, [r3, #28]
 8003c1c:	2b10      	cmp	r3, #16
 8003c1e:	d018      	beq.n	8003c52 <HAL_SPI_Init+0x24e>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	69db      	ldr	r3, [r3, #28]
 8003c24:	2b18      	cmp	r3, #24
 8003c26:	d014      	beq.n	8003c52 <HAL_SPI_Init+0x24e>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	69db      	ldr	r3, [r3, #28]
 8003c2c:	2b20      	cmp	r3, #32
 8003c2e:	d010      	beq.n	8003c52 <HAL_SPI_Init+0x24e>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	69db      	ldr	r3, [r3, #28]
 8003c34:	2b28      	cmp	r3, #40	; 0x28
 8003c36:	d00c      	beq.n	8003c52 <HAL_SPI_Init+0x24e>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	69db      	ldr	r3, [r3, #28]
 8003c3c:	2b30      	cmp	r3, #48	; 0x30
 8003c3e:	d008      	beq.n	8003c52 <HAL_SPI_Init+0x24e>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	69db      	ldr	r3, [r3, #28]
 8003c44:	2b38      	cmp	r3, #56	; 0x38
 8003c46:	d004      	beq.n	8003c52 <HAL_SPI_Init+0x24e>
 8003c48:	f240 115b 	movw	r1, #347	; 0x15b
 8003c4c:	483a      	ldr	r0, [pc, #232]	; (8003d38 <HAL_SPI_Init+0x334>)
 8003c4e:	f7fd f968 	bl	8000f22 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2200      	movs	r2, #0
 8003c62:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d106      	bne.n	8003c7e <HAL_SPI_Init+0x27a>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f7fd f9e5 	bl	8001048 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2202      	movs	r2, #2
 8003c82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c94:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	689b      	ldr	r3, [r3, #8]
 8003ca2:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003ca6:	431a      	orrs	r2, r3
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	68db      	ldr	r3, [r3, #12]
 8003cac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cb0:	431a      	orrs	r2, r3
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	691b      	ldr	r3, [r3, #16]
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	431a      	orrs	r2, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	695b      	ldr	r3, [r3, #20]
 8003cc0:	f003 0301 	and.w	r3, r3, #1
 8003cc4:	431a      	orrs	r2, r3
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	699b      	ldr	r3, [r3, #24]
 8003cca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cce:	431a      	orrs	r2, r3
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	69db      	ldr	r3, [r3, #28]
 8003cd4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003cd8:	431a      	orrs	r2, r3
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a1b      	ldr	r3, [r3, #32]
 8003cde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ce2:	ea42 0103 	orr.w	r1, r2, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cea:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	430a      	orrs	r2, r1
 8003cf4:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	699b      	ldr	r3, [r3, #24]
 8003cfa:	0c1b      	lsrs	r3, r3, #16
 8003cfc:	f003 0104 	and.w	r1, r3, #4
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d04:	f003 0210 	and.w	r2, r3, #16
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	430a      	orrs	r2, r1
 8003d0e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	69da      	ldr	r2, [r3, #28]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d1e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2201      	movs	r2, #1
 8003d2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003d2e:	2300      	movs	r3, #0
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3708      	adds	r7, #8
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	080089ac 	.word	0x080089ac

08003d3c <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b082      	sub	sp, #8
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d101      	bne.n	8003d4e <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e038      	b.n	8003dc0 <HAL_SPI_DeInit+0x84>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a1d      	ldr	r2, [pc, #116]	; (8003dc8 <HAL_SPI_DeInit+0x8c>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d018      	beq.n	8003d8a <HAL_SPI_DeInit+0x4e>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a1b      	ldr	r2, [pc, #108]	; (8003dcc <HAL_SPI_DeInit+0x90>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d013      	beq.n	8003d8a <HAL_SPI_DeInit+0x4e>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a1a      	ldr	r2, [pc, #104]	; (8003dd0 <HAL_SPI_DeInit+0x94>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d00e      	beq.n	8003d8a <HAL_SPI_DeInit+0x4e>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a18      	ldr	r2, [pc, #96]	; (8003dd4 <HAL_SPI_DeInit+0x98>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d009      	beq.n	8003d8a <HAL_SPI_DeInit+0x4e>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a17      	ldr	r2, [pc, #92]	; (8003dd8 <HAL_SPI_DeInit+0x9c>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d004      	beq.n	8003d8a <HAL_SPI_DeInit+0x4e>
 8003d80:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8003d84:	4815      	ldr	r0, [pc, #84]	; (8003ddc <HAL_SPI_DeInit+0xa0>)
 8003d86:	f7fd f8cc 	bl	8000f22 <assert_failed>

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2202      	movs	r2, #2
 8003d8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003da0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f7fd f998 	bl	80010d8 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2200      	movs	r2, #0
 8003dac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3708      	adds	r7, #8
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	40013000 	.word	0x40013000
 8003dcc:	40003800 	.word	0x40003800
 8003dd0:	40003c00 	.word	0x40003c00
 8003dd4:	40013400 	.word	0x40013400
 8003dd8:	40015000 	.word	0x40015000
 8003ddc:	080089ac 	.word	0x080089ac

08003de0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b08c      	sub	sp, #48	; 0x30
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	60f8      	str	r0, [r7, #12]
 8003de8:	60b9      	str	r1, [r7, #8]
 8003dea:	607a      	str	r2, [r7, #4]
 8003dec:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003dee:	2301      	movs	r3, #1
 8003df0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003df2:	2300      	movs	r3, #0
 8003df4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d004      	beq.n	8003e0a <HAL_SPI_TransmitReceive+0x2a>
 8003e00:	f240 417e 	movw	r1, #1150	; 0x47e
 8003e04:	4884      	ldr	r0, [pc, #528]	; (8004018 <HAL_SPI_TransmitReceive+0x238>)
 8003e06:	f7fd f88c 	bl	8000f22 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d101      	bne.n	8003e18 <HAL_SPI_TransmitReceive+0x38>
 8003e14:	2302      	movs	r3, #2
 8003e16:	e18d      	b.n	8004134 <HAL_SPI_TransmitReceive+0x354>
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e20:	f7fd fb66 	bl	80014f0 <HAL_GetTick>
 8003e24:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e2c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003e36:	887b      	ldrh	r3, [r7, #2]
 8003e38:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003e3a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d00f      	beq.n	8003e62 <HAL_SPI_TransmitReceive+0x82>
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e48:	d107      	bne.n	8003e5a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d103      	bne.n	8003e5a <HAL_SPI_TransmitReceive+0x7a>
 8003e52:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003e56:	2b04      	cmp	r3, #4
 8003e58:	d003      	beq.n	8003e62 <HAL_SPI_TransmitReceive+0x82>
  {
    errorcode = HAL_BUSY;
 8003e5a:	2302      	movs	r3, #2
 8003e5c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003e60:	e15e      	b.n	8004120 <HAL_SPI_TransmitReceive+0x340>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d005      	beq.n	8003e74 <HAL_SPI_TransmitReceive+0x94>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d002      	beq.n	8003e74 <HAL_SPI_TransmitReceive+0x94>
 8003e6e:	887b      	ldrh	r3, [r7, #2]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d103      	bne.n	8003e7c <HAL_SPI_TransmitReceive+0x9c>
  {
    errorcode = HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003e7a:	e151      	b.n	8004120 <HAL_SPI_TransmitReceive+0x340>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	2b04      	cmp	r3, #4
 8003e86:	d003      	beq.n	8003e90 <HAL_SPI_TransmitReceive+0xb0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2205      	movs	r2, #5
 8003e8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2200      	movs	r2, #0
 8003e94:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	687a      	ldr	r2, [r7, #4]
 8003e9a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	887a      	ldrh	r2, [r7, #2]
 8003ea0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	887a      	ldrh	r2, [r7, #2]
 8003ea6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	68ba      	ldr	r2, [r7, #8]
 8003eac:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	887a      	ldrh	r2, [r7, #2]
 8003eb2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	887a      	ldrh	r2, [r7, #2]
 8003eb8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ed0:	2b40      	cmp	r3, #64	; 0x40
 8003ed2:	d007      	beq.n	8003ee4 <HAL_SPI_TransmitReceive+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ee2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003eec:	d178      	bne.n	8003fe0 <HAL_SPI_TransmitReceive+0x200>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d002      	beq.n	8003efc <HAL_SPI_TransmitReceive+0x11c>
 8003ef6:	8b7b      	ldrh	r3, [r7, #26]
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d166      	bne.n	8003fca <HAL_SPI_TransmitReceive+0x1ea>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f00:	881a      	ldrh	r2, [r3, #0]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f0c:	1c9a      	adds	r2, r3, #2
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f16:	b29b      	uxth	r3, r3
 8003f18:	3b01      	subs	r3, #1
 8003f1a:	b29a      	uxth	r2, r3
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f20:	e053      	b.n	8003fca <HAL_SPI_TransmitReceive+0x1ea>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	f003 0302 	and.w	r3, r3, #2
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	d11b      	bne.n	8003f68 <HAL_SPI_TransmitReceive+0x188>
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f34:	b29b      	uxth	r3, r3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d016      	beq.n	8003f68 <HAL_SPI_TransmitReceive+0x188>
 8003f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d113      	bne.n	8003f68 <HAL_SPI_TransmitReceive+0x188>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f44:	881a      	ldrh	r2, [r3, #0]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f50:	1c9a      	adds	r2, r3, #2
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	3b01      	subs	r3, #1
 8003f5e:	b29a      	uxth	r2, r3
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003f64:	2300      	movs	r3, #0
 8003f66:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	f003 0301 	and.w	r3, r3, #1
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d119      	bne.n	8003faa <HAL_SPI_TransmitReceive+0x1ca>
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d014      	beq.n	8003faa <HAL_SPI_TransmitReceive+0x1ca>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68da      	ldr	r2, [r3, #12]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f8a:	b292      	uxth	r2, r2
 8003f8c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f92:	1c9a      	adds	r2, r3, #2
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	3b01      	subs	r3, #1
 8003fa0:	b29a      	uxth	r2, r3
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003faa:	f7fd faa1 	bl	80014f0 <HAL_GetTick>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d807      	bhi.n	8003fca <HAL_SPI_TransmitReceive+0x1ea>
 8003fba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fbc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003fc0:	d003      	beq.n	8003fca <HAL_SPI_TransmitReceive+0x1ea>
      {
        errorcode = HAL_TIMEOUT;
 8003fc2:	2303      	movs	r3, #3
 8003fc4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003fc8:	e0aa      	b.n	8004120 <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d1a6      	bne.n	8003f22 <HAL_SPI_TransmitReceive+0x142>
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d1a1      	bne.n	8003f22 <HAL_SPI_TransmitReceive+0x142>
 8003fde:	e07f      	b.n	80040e0 <HAL_SPI_TransmitReceive+0x300>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d002      	beq.n	8003fee <HAL_SPI_TransmitReceive+0x20e>
 8003fe8:	8b7b      	ldrh	r3, [r7, #26]
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d16e      	bne.n	80040cc <HAL_SPI_TransmitReceive+0x2ec>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	330c      	adds	r3, #12
 8003ff8:	7812      	ldrb	r2, [r2, #0]
 8003ffa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004000:	1c5a      	adds	r2, r3, #1
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800400a:	b29b      	uxth	r3, r3
 800400c:	3b01      	subs	r3, #1
 800400e:	b29a      	uxth	r2, r3
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004014:	e05a      	b.n	80040cc <HAL_SPI_TransmitReceive+0x2ec>
 8004016:	bf00      	nop
 8004018:	080089ac 	.word	0x080089ac
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	f003 0302 	and.w	r3, r3, #2
 8004026:	2b02      	cmp	r3, #2
 8004028:	d11c      	bne.n	8004064 <HAL_SPI_TransmitReceive+0x284>
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800402e:	b29b      	uxth	r3, r3
 8004030:	2b00      	cmp	r3, #0
 8004032:	d017      	beq.n	8004064 <HAL_SPI_TransmitReceive+0x284>
 8004034:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004036:	2b01      	cmp	r3, #1
 8004038:	d114      	bne.n	8004064 <HAL_SPI_TransmitReceive+0x284>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	330c      	adds	r3, #12
 8004044:	7812      	ldrb	r2, [r2, #0]
 8004046:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800404c:	1c5a      	adds	r2, r3, #1
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004056:	b29b      	uxth	r3, r3
 8004058:	3b01      	subs	r3, #1
 800405a:	b29a      	uxth	r2, r3
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004060:	2300      	movs	r3, #0
 8004062:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	f003 0301 	and.w	r3, r3, #1
 800406e:	2b01      	cmp	r3, #1
 8004070:	d119      	bne.n	80040a6 <HAL_SPI_TransmitReceive+0x2c6>
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004076:	b29b      	uxth	r3, r3
 8004078:	2b00      	cmp	r3, #0
 800407a:	d014      	beq.n	80040a6 <HAL_SPI_TransmitReceive+0x2c6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	68da      	ldr	r2, [r3, #12]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004086:	b2d2      	uxtb	r2, r2
 8004088:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800408e:	1c5a      	adds	r2, r3, #1
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004098:	b29b      	uxth	r3, r3
 800409a:	3b01      	subs	r3, #1
 800409c:	b29a      	uxth	r2, r3
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80040a2:	2301      	movs	r3, #1
 80040a4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80040a6:	f7fd fa23 	bl	80014f0 <HAL_GetTick>
 80040aa:	4602      	mov	r2, r0
 80040ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ae:	1ad3      	subs	r3, r2, r3
 80040b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80040b2:	429a      	cmp	r2, r3
 80040b4:	d803      	bhi.n	80040be <HAL_SPI_TransmitReceive+0x2de>
 80040b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040bc:	d102      	bne.n	80040c4 <HAL_SPI_TransmitReceive+0x2e4>
 80040be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d103      	bne.n	80040cc <HAL_SPI_TransmitReceive+0x2ec>
      {
        errorcode = HAL_TIMEOUT;
 80040c4:	2303      	movs	r3, #3
 80040c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80040ca:	e029      	b.n	8004120 <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d1a2      	bne.n	800401c <HAL_SPI_TransmitReceive+0x23c>
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040da:	b29b      	uxth	r3, r3
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d19d      	bne.n	800401c <HAL_SPI_TransmitReceive+0x23c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80040e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040e2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80040e4:	68f8      	ldr	r0, [r7, #12]
 80040e6:	f000 f8b1 	bl	800424c <SPI_EndRxTxTransaction>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d006      	beq.n	80040fe <HAL_SPI_TransmitReceive+0x31e>
  {
    errorcode = HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2220      	movs	r2, #32
 80040fa:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80040fc:	e010      	b.n	8004120 <HAL_SPI_TransmitReceive+0x340>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d10b      	bne.n	800411e <HAL_SPI_TransmitReceive+0x33e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004106:	2300      	movs	r3, #0
 8004108:	617b      	str	r3, [r7, #20]
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	68db      	ldr	r3, [r3, #12]
 8004110:	617b      	str	r3, [r7, #20]
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	617b      	str	r3, [r7, #20]
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	e000      	b.n	8004120 <HAL_SPI_TransmitReceive+0x340>
  }

error :
 800411e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2201      	movs	r2, #1
 8004124:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2200      	movs	r2, #0
 800412c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004130:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004134:	4618      	mov	r0, r3
 8004136:	3730      	adds	r7, #48	; 0x30
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}

0800413c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b088      	sub	sp, #32
 8004140:	af00      	add	r7, sp, #0
 8004142:	60f8      	str	r0, [r7, #12]
 8004144:	60b9      	str	r1, [r7, #8]
 8004146:	603b      	str	r3, [r7, #0]
 8004148:	4613      	mov	r3, r2
 800414a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800414c:	f7fd f9d0 	bl	80014f0 <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004154:	1a9b      	subs	r3, r3, r2
 8004156:	683a      	ldr	r2, [r7, #0]
 8004158:	4413      	add	r3, r2
 800415a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800415c:	f7fd f9c8 	bl	80014f0 <HAL_GetTick>
 8004160:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004162:	4b39      	ldr	r3, [pc, #228]	; (8004248 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	015b      	lsls	r3, r3, #5
 8004168:	0d1b      	lsrs	r3, r3, #20
 800416a:	69fa      	ldr	r2, [r7, #28]
 800416c:	fb02 f303 	mul.w	r3, r2, r3
 8004170:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004172:	e054      	b.n	800421e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800417a:	d050      	beq.n	800421e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800417c:	f7fd f9b8 	bl	80014f0 <HAL_GetTick>
 8004180:	4602      	mov	r2, r0
 8004182:	69bb      	ldr	r3, [r7, #24]
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	69fa      	ldr	r2, [r7, #28]
 8004188:	429a      	cmp	r2, r3
 800418a:	d902      	bls.n	8004192 <SPI_WaitFlagStateUntilTimeout+0x56>
 800418c:	69fb      	ldr	r3, [r7, #28]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d13d      	bne.n	800420e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	685a      	ldr	r2, [r3, #4]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80041a0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80041aa:	d111      	bne.n	80041d0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041b4:	d004      	beq.n	80041c0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041be:	d107      	bne.n	80041d0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681a      	ldr	r2, [r3, #0]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041ce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041d8:	d10f      	bne.n	80041fa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80041e8:	601a      	str	r2, [r3, #0]
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80041f8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2201      	movs	r2, #1
 80041fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2200      	movs	r2, #0
 8004206:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e017      	b.n	800423e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d101      	bne.n	8004218 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004214:	2300      	movs	r3, #0
 8004216:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	3b01      	subs	r3, #1
 800421c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	689a      	ldr	r2, [r3, #8]
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	4013      	ands	r3, r2
 8004228:	68ba      	ldr	r2, [r7, #8]
 800422a:	429a      	cmp	r2, r3
 800422c:	bf0c      	ite	eq
 800422e:	2301      	moveq	r3, #1
 8004230:	2300      	movne	r3, #0
 8004232:	b2db      	uxtb	r3, r3
 8004234:	461a      	mov	r2, r3
 8004236:	79fb      	ldrb	r3, [r7, #7]
 8004238:	429a      	cmp	r2, r3
 800423a:	d19b      	bne.n	8004174 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	3720      	adds	r7, #32
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	20000014 	.word	0x20000014

0800424c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b088      	sub	sp, #32
 8004250:	af02      	add	r7, sp, #8
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	60b9      	str	r1, [r7, #8]
 8004256:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004258:	4b1b      	ldr	r3, [pc, #108]	; (80042c8 <SPI_EndRxTxTransaction+0x7c>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a1b      	ldr	r2, [pc, #108]	; (80042cc <SPI_EndRxTxTransaction+0x80>)
 800425e:	fba2 2303 	umull	r2, r3, r2, r3
 8004262:	0d5b      	lsrs	r3, r3, #21
 8004264:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004268:	fb02 f303 	mul.w	r3, r2, r3
 800426c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004276:	d112      	bne.n	800429e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	9300      	str	r3, [sp, #0]
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	2200      	movs	r2, #0
 8004280:	2180      	movs	r1, #128	; 0x80
 8004282:	68f8      	ldr	r0, [r7, #12]
 8004284:	f7ff ff5a 	bl	800413c <SPI_WaitFlagStateUntilTimeout>
 8004288:	4603      	mov	r3, r0
 800428a:	2b00      	cmp	r3, #0
 800428c:	d016      	beq.n	80042bc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004292:	f043 0220 	orr.w	r2, r3, #32
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800429a:	2303      	movs	r3, #3
 800429c:	e00f      	b.n	80042be <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d00a      	beq.n	80042ba <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	3b01      	subs	r3, #1
 80042a8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042b4:	2b80      	cmp	r3, #128	; 0x80
 80042b6:	d0f2      	beq.n	800429e <SPI_EndRxTxTransaction+0x52>
 80042b8:	e000      	b.n	80042bc <SPI_EndRxTxTransaction+0x70>
        break;
 80042ba:	bf00      	nop
  }

  return HAL_OK;
 80042bc:	2300      	movs	r3, #0
}
 80042be:	4618      	mov	r0, r3
 80042c0:	3718      	adds	r7, #24
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}
 80042c6:	bf00      	nop
 80042c8:	20000014 	.word	0x20000014
 80042cc:	165e9f81 	.word	0x165e9f81

080042d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d101      	bne.n	80042e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e0a0      	b.n	8004424 <HAL_UART_Init+0x154>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	699b      	ldr	r3, [r3, #24]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d02c      	beq.n	8004344 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a4f      	ldr	r2, [pc, #316]	; (800442c <HAL_UART_Init+0x15c>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d00e      	beq.n	8004312 <HAL_UART_Init+0x42>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a4d      	ldr	r2, [pc, #308]	; (8004430 <HAL_UART_Init+0x160>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d009      	beq.n	8004312 <HAL_UART_Init+0x42>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a4c      	ldr	r2, [pc, #304]	; (8004434 <HAL_UART_Init+0x164>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d004      	beq.n	8004312 <HAL_UART_Init+0x42>
 8004308:	f44f 71b9 	mov.w	r1, #370	; 0x172
 800430c:	484a      	ldr	r0, [pc, #296]	; (8004438 <HAL_UART_Init+0x168>)
 800430e:	f7fc fe08 	bl	8000f22 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	699b      	ldr	r3, [r3, #24]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d028      	beq.n	800436c <HAL_UART_Init+0x9c>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	699b      	ldr	r3, [r3, #24]
 800431e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004322:	d023      	beq.n	800436c <HAL_UART_Init+0x9c>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	699b      	ldr	r3, [r3, #24]
 8004328:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800432c:	d01e      	beq.n	800436c <HAL_UART_Init+0x9c>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	699b      	ldr	r3, [r3, #24]
 8004332:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004336:	d019      	beq.n	800436c <HAL_UART_Init+0x9c>
 8004338:	f240 1173 	movw	r1, #371	; 0x173
 800433c:	483e      	ldr	r0, [pc, #248]	; (8004438 <HAL_UART_Init+0x168>)
 800433e:	f7fc fdf0 	bl	8000f22 <assert_failed>
 8004342:	e013      	b.n	800436c <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a38      	ldr	r2, [pc, #224]	; (800442c <HAL_UART_Init+0x15c>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d00e      	beq.n	800436c <HAL_UART_Init+0x9c>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a37      	ldr	r2, [pc, #220]	; (8004430 <HAL_UART_Init+0x160>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d009      	beq.n	800436c <HAL_UART_Init+0x9c>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a35      	ldr	r2, [pc, #212]	; (8004434 <HAL_UART_Init+0x164>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d004      	beq.n	800436c <HAL_UART_Init+0x9c>
 8004362:	f240 1177 	movw	r1, #375	; 0x177
 8004366:	4834      	ldr	r0, [pc, #208]	; (8004438 <HAL_UART_Init+0x168>)
 8004368:	f7fc fddb 	bl	8000f22 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d009      	beq.n	8004388 <HAL_UART_Init+0xb8>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800437c:	d004      	beq.n	8004388 <HAL_UART_Init+0xb8>
 800437e:	f240 1179 	movw	r1, #377	; 0x179
 8004382:	482d      	ldr	r0, [pc, #180]	; (8004438 <HAL_UART_Init+0x168>)
 8004384:	f7fc fdcd 	bl	8000f22 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	69db      	ldr	r3, [r3, #28]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d009      	beq.n	80043a4 <HAL_UART_Init+0xd4>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	69db      	ldr	r3, [r3, #28]
 8004394:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004398:	d004      	beq.n	80043a4 <HAL_UART_Init+0xd4>
 800439a:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 800439e:	4826      	ldr	r0, [pc, #152]	; (8004438 <HAL_UART_Init+0x168>)
 80043a0:	f7fc fdbf 	bl	8000f22 <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d106      	bne.n	80043be <HAL_UART_Init+0xee>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043b8:	6878      	ldr	r0, [r7, #4]
 80043ba:	f7fc ff6f 	bl	800129c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2224      	movs	r2, #36	; 0x24
 80043c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	68da      	ldr	r2, [r3, #12]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043d4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f000 f97c 	bl	80046d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	691a      	ldr	r2, [r3, #16]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80043ea:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	695a      	ldr	r2, [r3, #20]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80043fa:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	68da      	ldr	r2, [r3, #12]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800440a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2220      	movs	r2, #32
 8004416:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2220      	movs	r2, #32
 800441e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004422:	2300      	movs	r3, #0
}
 8004424:	4618      	mov	r0, r3
 8004426:	3708      	adds	r7, #8
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}
 800442c:	40011000 	.word	0x40011000
 8004430:	40004400 	.word	0x40004400
 8004434:	40011400 	.word	0x40011400
 8004438:	080089e4 	.word	0x080089e4

0800443c <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b082      	sub	sp, #8
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d101      	bne.n	800444e <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e035      	b.n	80044ba <HAL_UART_DeInit+0x7e>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a1c      	ldr	r2, [pc, #112]	; (80044c4 <HAL_UART_DeInit+0x88>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d00e      	beq.n	8004476 <HAL_UART_DeInit+0x3a>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a1a      	ldr	r2, [pc, #104]	; (80044c8 <HAL_UART_DeInit+0x8c>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d009      	beq.n	8004476 <HAL_UART_DeInit+0x3a>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a19      	ldr	r2, [pc, #100]	; (80044cc <HAL_UART_DeInit+0x90>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d004      	beq.n	8004476 <HAL_UART_DeInit+0x3a>
 800446c:	f240 21a1 	movw	r1, #673	; 0x2a1
 8004470:	4817      	ldr	r0, [pc, #92]	; (80044d0 <HAL_UART_DeInit+0x94>)
 8004472:	f7fc fd56 	bl	8000f22 <assert_failed>

  huart->gState = HAL_UART_STATE_BUSY;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2224      	movs	r2, #36	; 0x24
 800447a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	68da      	ldr	r2, [r3, #12]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800448c:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f7fc ff4c 	bl	800132c <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2200      	movs	r2, #0
 8004498:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2200      	movs	r2, #0
 80044ae:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2200      	movs	r2, #0
 80044b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80044b8:	2300      	movs	r3, #0
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	3708      	adds	r7, #8
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}
 80044c2:	bf00      	nop
 80044c4:	40011000 	.word	0x40011000
 80044c8:	40004400 	.word	0x40004400
 80044cc:	40011400 	.word	0x40011400
 80044d0:	080089e4 	.word	0x080089e4

080044d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b08a      	sub	sp, #40	; 0x28
 80044d8:	af02      	add	r7, sp, #8
 80044da:	60f8      	str	r0, [r7, #12]
 80044dc:	60b9      	str	r1, [r7, #8]
 80044de:	603b      	str	r3, [r7, #0]
 80044e0:	4613      	mov	r3, r2
 80044e2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80044e4:	2300      	movs	r3, #0
 80044e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	2b20      	cmp	r3, #32
 80044f2:	d17c      	bne.n	80045ee <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d002      	beq.n	8004500 <HAL_UART_Transmit+0x2c>
 80044fa:	88fb      	ldrh	r3, [r7, #6]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d101      	bne.n	8004504 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	e075      	b.n	80045f0 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800450a:	2b01      	cmp	r3, #1
 800450c:	d101      	bne.n	8004512 <HAL_UART_Transmit+0x3e>
 800450e:	2302      	movs	r3, #2
 8004510:	e06e      	b.n	80045f0 <HAL_UART_Transmit+0x11c>
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2201      	movs	r2, #1
 8004516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2200      	movs	r2, #0
 800451e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2221      	movs	r2, #33	; 0x21
 8004524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004528:	f7fc ffe2 	bl	80014f0 <HAL_GetTick>
 800452c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	88fa      	ldrh	r2, [r7, #6]
 8004532:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	88fa      	ldrh	r2, [r7, #6]
 8004538:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004542:	d108      	bne.n	8004556 <HAL_UART_Transmit+0x82>
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	691b      	ldr	r3, [r3, #16]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d104      	bne.n	8004556 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800454c:	2300      	movs	r3, #0
 800454e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	61bb      	str	r3, [r7, #24]
 8004554:	e003      	b.n	800455e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800455a:	2300      	movs	r3, #0
 800455c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2200      	movs	r2, #0
 8004562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004566:	e02a      	b.n	80045be <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	9300      	str	r3, [sp, #0]
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	2200      	movs	r2, #0
 8004570:	2180      	movs	r1, #128	; 0x80
 8004572:	68f8      	ldr	r0, [r7, #12]
 8004574:	f000 f840 	bl	80045f8 <UART_WaitOnFlagUntilTimeout>
 8004578:	4603      	mov	r3, r0
 800457a:	2b00      	cmp	r3, #0
 800457c:	d001      	beq.n	8004582 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800457e:	2303      	movs	r3, #3
 8004580:	e036      	b.n	80045f0 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004582:	69fb      	ldr	r3, [r7, #28]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d10b      	bne.n	80045a0 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004588:	69bb      	ldr	r3, [r7, #24]
 800458a:	881b      	ldrh	r3, [r3, #0]
 800458c:	461a      	mov	r2, r3
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004596:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004598:	69bb      	ldr	r3, [r7, #24]
 800459a:	3302      	adds	r3, #2
 800459c:	61bb      	str	r3, [r7, #24]
 800459e:	e007      	b.n	80045b0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80045a0:	69fb      	ldr	r3, [r7, #28]
 80045a2:	781a      	ldrb	r2, [r3, #0]
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80045aa:	69fb      	ldr	r3, [r7, #28]
 80045ac:	3301      	adds	r3, #1
 80045ae:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	3b01      	subs	r3, #1
 80045b8:	b29a      	uxth	r2, r3
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d1cf      	bne.n	8004568 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	9300      	str	r3, [sp, #0]
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	2200      	movs	r2, #0
 80045d0:	2140      	movs	r1, #64	; 0x40
 80045d2:	68f8      	ldr	r0, [r7, #12]
 80045d4:	f000 f810 	bl	80045f8 <UART_WaitOnFlagUntilTimeout>
 80045d8:	4603      	mov	r3, r0
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d001      	beq.n	80045e2 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80045de:	2303      	movs	r3, #3
 80045e0:	e006      	b.n	80045f0 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2220      	movs	r2, #32
 80045e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80045ea:	2300      	movs	r3, #0
 80045ec:	e000      	b.n	80045f0 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80045ee:	2302      	movs	r3, #2
  }
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3720      	adds	r7, #32
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b090      	sub	sp, #64	; 0x40
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	60f8      	str	r0, [r7, #12]
 8004600:	60b9      	str	r1, [r7, #8]
 8004602:	603b      	str	r3, [r7, #0]
 8004604:	4613      	mov	r3, r2
 8004606:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004608:	e050      	b.n	80046ac <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800460a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800460c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004610:	d04c      	beq.n	80046ac <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004612:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004614:	2b00      	cmp	r3, #0
 8004616:	d007      	beq.n	8004628 <UART_WaitOnFlagUntilTimeout+0x30>
 8004618:	f7fc ff6a 	bl	80014f0 <HAL_GetTick>
 800461c:	4602      	mov	r2, r0
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004624:	429a      	cmp	r2, r3
 8004626:	d241      	bcs.n	80046ac <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	330c      	adds	r3, #12
 800462e:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004632:	e853 3f00 	ldrex	r3, [r3]
 8004636:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800463a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800463e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	330c      	adds	r3, #12
 8004646:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004648:	637a      	str	r2, [r7, #52]	; 0x34
 800464a:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800464c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800464e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004650:	e841 2300 	strex	r3, r2, [r1]
 8004654:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004658:	2b00      	cmp	r3, #0
 800465a:	d1e5      	bne.n	8004628 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	3314      	adds	r3, #20
 8004662:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	e853 3f00 	ldrex	r3, [r3]
 800466a:	613b      	str	r3, [r7, #16]
   return(result);
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	f023 0301 	bic.w	r3, r3, #1
 8004672:	63bb      	str	r3, [r7, #56]	; 0x38
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	3314      	adds	r3, #20
 800467a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800467c:	623a      	str	r2, [r7, #32]
 800467e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004680:	69f9      	ldr	r1, [r7, #28]
 8004682:	6a3a      	ldr	r2, [r7, #32]
 8004684:	e841 2300 	strex	r3, r2, [r1]
 8004688:	61bb      	str	r3, [r7, #24]
   return(result);
 800468a:	69bb      	ldr	r3, [r7, #24]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d1e5      	bne.n	800465c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2220      	movs	r2, #32
 8004694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2220      	movs	r2, #32
 800469c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2200      	movs	r2, #0
 80046a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e00f      	b.n	80046cc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	4013      	ands	r3, r2
 80046b6:	68ba      	ldr	r2, [r7, #8]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	bf0c      	ite	eq
 80046bc:	2301      	moveq	r3, #1
 80046be:	2300      	movne	r3, #0
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	461a      	mov	r2, r3
 80046c4:	79fb      	ldrb	r3, [r7, #7]
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d09f      	beq.n	800460a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80046ca:	2300      	movs	r3, #0
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3740      	adds	r7, #64	; 0x40
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}

080046d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046d8:	b09f      	sub	sp, #124	; 0x7c
 80046da:	af00      	add	r7, sp, #0
 80046dc:	66f8      	str	r0, [r7, #108]	; 0x6c
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 80046de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046e0:	685a      	ldr	r2, [r3, #4]
 80046e2:	4b9b      	ldr	r3, [pc, #620]	; (8004950 <UART_SetConfig+0x27c>)
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d904      	bls.n	80046f2 <UART_SetConfig+0x1e>
 80046e8:	f640 6156 	movw	r1, #3670	; 0xe56
 80046ec:	4899      	ldr	r0, [pc, #612]	; (8004954 <UART_SetConfig+0x280>)
 80046ee:	f7fc fc18 	bl	8000f22 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 80046f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046f4:	68db      	ldr	r3, [r3, #12]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d009      	beq.n	800470e <UART_SetConfig+0x3a>
 80046fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046fc:	68db      	ldr	r3, [r3, #12]
 80046fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004702:	d004      	beq.n	800470e <UART_SetConfig+0x3a>
 8004704:	f640 6157 	movw	r1, #3671	; 0xe57
 8004708:	4892      	ldr	r0, [pc, #584]	; (8004954 <UART_SetConfig+0x280>)
 800470a:	f7fc fc0a 	bl	8000f22 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800470e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004710:	691b      	ldr	r3, [r3, #16]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d00e      	beq.n	8004734 <UART_SetConfig+0x60>
 8004716:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004718:	691b      	ldr	r3, [r3, #16]
 800471a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800471e:	d009      	beq.n	8004734 <UART_SetConfig+0x60>
 8004720:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004722:	691b      	ldr	r3, [r3, #16]
 8004724:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004728:	d004      	beq.n	8004734 <UART_SetConfig+0x60>
 800472a:	f640 6158 	movw	r1, #3672	; 0xe58
 800472e:	4889      	ldr	r0, [pc, #548]	; (8004954 <UART_SetConfig+0x280>)
 8004730:	f7fc fbf7 	bl	8000f22 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8004734:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004736:	695a      	ldr	r2, [r3, #20]
 8004738:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 800473c:	4013      	ands	r3, r2
 800473e:	2b00      	cmp	r3, #0
 8004740:	d103      	bne.n	800474a <UART_SetConfig+0x76>
 8004742:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004744:	695b      	ldr	r3, [r3, #20]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d104      	bne.n	8004754 <UART_SetConfig+0x80>
 800474a:	f640 6159 	movw	r1, #3673	; 0xe59
 800474e:	4881      	ldr	r0, [pc, #516]	; (8004954 <UART_SetConfig+0x280>)
 8004750:	f7fc fbe7 	bl	8000f22 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004754:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	691b      	ldr	r3, [r3, #16]
 800475a:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800475e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004760:	68d9      	ldr	r1, [r3, #12]
 8004762:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	ea40 0301 	orr.w	r3, r0, r1
 800476a:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800476c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800476e:	689a      	ldr	r2, [r3, #8]
 8004770:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004772:	691b      	ldr	r3, [r3, #16]
 8004774:	431a      	orrs	r2, r3
 8004776:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004778:	695b      	ldr	r3, [r3, #20]
 800477a:	431a      	orrs	r2, r3
 800477c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800477e:	69db      	ldr	r3, [r3, #28]
 8004780:	4313      	orrs	r3, r2
 8004782:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8004784:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	68db      	ldr	r3, [r3, #12]
 800478a:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800478e:	f021 010c 	bic.w	r1, r1, #12
 8004792:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004798:	430b      	orrs	r3, r1
 800479a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800479c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	695b      	ldr	r3, [r3, #20]
 80047a2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80047a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047a8:	6999      	ldr	r1, [r3, #24]
 80047aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	ea40 0301 	orr.w	r3, r0, r1
 80047b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80047b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	4b67      	ldr	r3, [pc, #412]	; (8004958 <UART_SetConfig+0x284>)
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d004      	beq.n	80047c8 <UART_SetConfig+0xf4>
 80047be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	4b66      	ldr	r3, [pc, #408]	; (800495c <UART_SetConfig+0x288>)
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d103      	bne.n	80047d0 <UART_SetConfig+0xfc>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80047c8:	f7fe fc36 	bl	8003038 <HAL_RCC_GetPCLK2Freq>
 80047cc:	6778      	str	r0, [r7, #116]	; 0x74
 80047ce:	e002      	b.n	80047d6 <UART_SetConfig+0x102>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80047d0:	f7fe fc1e 	bl	8003010 <HAL_RCC_GetPCLK1Freq>
 80047d4:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047d8:	69db      	ldr	r3, [r3, #28]
 80047da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047de:	f040 80c1 	bne.w	8004964 <UART_SetConfig+0x290>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80047e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80047e4:	461c      	mov	r4, r3
 80047e6:	f04f 0500 	mov.w	r5, #0
 80047ea:	4622      	mov	r2, r4
 80047ec:	462b      	mov	r3, r5
 80047ee:	1891      	adds	r1, r2, r2
 80047f0:	6439      	str	r1, [r7, #64]	; 0x40
 80047f2:	415b      	adcs	r3, r3
 80047f4:	647b      	str	r3, [r7, #68]	; 0x44
 80047f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80047fa:	1912      	adds	r2, r2, r4
 80047fc:	eb45 0303 	adc.w	r3, r5, r3
 8004800:	f04f 0000 	mov.w	r0, #0
 8004804:	f04f 0100 	mov.w	r1, #0
 8004808:	00d9      	lsls	r1, r3, #3
 800480a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800480e:	00d0      	lsls	r0, r2, #3
 8004810:	4602      	mov	r2, r0
 8004812:	460b      	mov	r3, r1
 8004814:	1911      	adds	r1, r2, r4
 8004816:	6639      	str	r1, [r7, #96]	; 0x60
 8004818:	416b      	adcs	r3, r5
 800481a:	667b      	str	r3, [r7, #100]	; 0x64
 800481c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	461a      	mov	r2, r3
 8004822:	f04f 0300 	mov.w	r3, #0
 8004826:	1891      	adds	r1, r2, r2
 8004828:	63b9      	str	r1, [r7, #56]	; 0x38
 800482a:	415b      	adcs	r3, r3
 800482c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800482e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004832:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004836:	f7fb fd2b 	bl	8000290 <__aeabi_uldivmod>
 800483a:	4602      	mov	r2, r0
 800483c:	460b      	mov	r3, r1
 800483e:	4b48      	ldr	r3, [pc, #288]	; (8004960 <UART_SetConfig+0x28c>)
 8004840:	fba3 2302 	umull	r2, r3, r3, r2
 8004844:	095b      	lsrs	r3, r3, #5
 8004846:	011e      	lsls	r6, r3, #4
 8004848:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800484a:	461c      	mov	r4, r3
 800484c:	f04f 0500 	mov.w	r5, #0
 8004850:	4622      	mov	r2, r4
 8004852:	462b      	mov	r3, r5
 8004854:	1891      	adds	r1, r2, r2
 8004856:	6339      	str	r1, [r7, #48]	; 0x30
 8004858:	415b      	adcs	r3, r3
 800485a:	637b      	str	r3, [r7, #52]	; 0x34
 800485c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004860:	1912      	adds	r2, r2, r4
 8004862:	eb45 0303 	adc.w	r3, r5, r3
 8004866:	f04f 0000 	mov.w	r0, #0
 800486a:	f04f 0100 	mov.w	r1, #0
 800486e:	00d9      	lsls	r1, r3, #3
 8004870:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004874:	00d0      	lsls	r0, r2, #3
 8004876:	4602      	mov	r2, r0
 8004878:	460b      	mov	r3, r1
 800487a:	1911      	adds	r1, r2, r4
 800487c:	65b9      	str	r1, [r7, #88]	; 0x58
 800487e:	416b      	adcs	r3, r5
 8004880:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004882:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	461a      	mov	r2, r3
 8004888:	f04f 0300 	mov.w	r3, #0
 800488c:	1891      	adds	r1, r2, r2
 800488e:	62b9      	str	r1, [r7, #40]	; 0x28
 8004890:	415b      	adcs	r3, r3
 8004892:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004894:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004898:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800489c:	f7fb fcf8 	bl	8000290 <__aeabi_uldivmod>
 80048a0:	4602      	mov	r2, r0
 80048a2:	460b      	mov	r3, r1
 80048a4:	4b2e      	ldr	r3, [pc, #184]	; (8004960 <UART_SetConfig+0x28c>)
 80048a6:	fba3 1302 	umull	r1, r3, r3, r2
 80048aa:	095b      	lsrs	r3, r3, #5
 80048ac:	2164      	movs	r1, #100	; 0x64
 80048ae:	fb01 f303 	mul.w	r3, r1, r3
 80048b2:	1ad3      	subs	r3, r2, r3
 80048b4:	00db      	lsls	r3, r3, #3
 80048b6:	3332      	adds	r3, #50	; 0x32
 80048b8:	4a29      	ldr	r2, [pc, #164]	; (8004960 <UART_SetConfig+0x28c>)
 80048ba:	fba2 2303 	umull	r2, r3, r2, r3
 80048be:	095b      	lsrs	r3, r3, #5
 80048c0:	005b      	lsls	r3, r3, #1
 80048c2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80048c6:	441e      	add	r6, r3
 80048c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048ca:	4618      	mov	r0, r3
 80048cc:	f04f 0100 	mov.w	r1, #0
 80048d0:	4602      	mov	r2, r0
 80048d2:	460b      	mov	r3, r1
 80048d4:	1894      	adds	r4, r2, r2
 80048d6:	623c      	str	r4, [r7, #32]
 80048d8:	415b      	adcs	r3, r3
 80048da:	627b      	str	r3, [r7, #36]	; 0x24
 80048dc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80048e0:	1812      	adds	r2, r2, r0
 80048e2:	eb41 0303 	adc.w	r3, r1, r3
 80048e6:	f04f 0400 	mov.w	r4, #0
 80048ea:	f04f 0500 	mov.w	r5, #0
 80048ee:	00dd      	lsls	r5, r3, #3
 80048f0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80048f4:	00d4      	lsls	r4, r2, #3
 80048f6:	4622      	mov	r2, r4
 80048f8:	462b      	mov	r3, r5
 80048fa:	1814      	adds	r4, r2, r0
 80048fc:	653c      	str	r4, [r7, #80]	; 0x50
 80048fe:	414b      	adcs	r3, r1
 8004900:	657b      	str	r3, [r7, #84]	; 0x54
 8004902:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	461a      	mov	r2, r3
 8004908:	f04f 0300 	mov.w	r3, #0
 800490c:	1891      	adds	r1, r2, r2
 800490e:	61b9      	str	r1, [r7, #24]
 8004910:	415b      	adcs	r3, r3
 8004912:	61fb      	str	r3, [r7, #28]
 8004914:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004918:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800491c:	f7fb fcb8 	bl	8000290 <__aeabi_uldivmod>
 8004920:	4602      	mov	r2, r0
 8004922:	460b      	mov	r3, r1
 8004924:	4b0e      	ldr	r3, [pc, #56]	; (8004960 <UART_SetConfig+0x28c>)
 8004926:	fba3 1302 	umull	r1, r3, r3, r2
 800492a:	095b      	lsrs	r3, r3, #5
 800492c:	2164      	movs	r1, #100	; 0x64
 800492e:	fb01 f303 	mul.w	r3, r1, r3
 8004932:	1ad3      	subs	r3, r2, r3
 8004934:	00db      	lsls	r3, r3, #3
 8004936:	3332      	adds	r3, #50	; 0x32
 8004938:	4a09      	ldr	r2, [pc, #36]	; (8004960 <UART_SetConfig+0x28c>)
 800493a:	fba2 2303 	umull	r2, r3, r2, r3
 800493e:	095b      	lsrs	r3, r3, #5
 8004940:	f003 0207 	and.w	r2, r3, #7
 8004944:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4432      	add	r2, r6
 800494a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800494c:	e0c4      	b.n	8004ad8 <UART_SetConfig+0x404>
 800494e:	bf00      	nop
 8004950:	00a037a0 	.word	0x00a037a0
 8004954:	080089e4 	.word	0x080089e4
 8004958:	40011000 	.word	0x40011000
 800495c:	40011400 	.word	0x40011400
 8004960:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004964:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004966:	461c      	mov	r4, r3
 8004968:	f04f 0500 	mov.w	r5, #0
 800496c:	4622      	mov	r2, r4
 800496e:	462b      	mov	r3, r5
 8004970:	1891      	adds	r1, r2, r2
 8004972:	6139      	str	r1, [r7, #16]
 8004974:	415b      	adcs	r3, r3
 8004976:	617b      	str	r3, [r7, #20]
 8004978:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800497c:	1912      	adds	r2, r2, r4
 800497e:	eb45 0303 	adc.w	r3, r5, r3
 8004982:	f04f 0000 	mov.w	r0, #0
 8004986:	f04f 0100 	mov.w	r1, #0
 800498a:	00d9      	lsls	r1, r3, #3
 800498c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004990:	00d0      	lsls	r0, r2, #3
 8004992:	4602      	mov	r2, r0
 8004994:	460b      	mov	r3, r1
 8004996:	eb12 0804 	adds.w	r8, r2, r4
 800499a:	eb43 0905 	adc.w	r9, r3, r5
 800499e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	4618      	mov	r0, r3
 80049a4:	f04f 0100 	mov.w	r1, #0
 80049a8:	f04f 0200 	mov.w	r2, #0
 80049ac:	f04f 0300 	mov.w	r3, #0
 80049b0:	008b      	lsls	r3, r1, #2
 80049b2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80049b6:	0082      	lsls	r2, r0, #2
 80049b8:	4640      	mov	r0, r8
 80049ba:	4649      	mov	r1, r9
 80049bc:	f7fb fc68 	bl	8000290 <__aeabi_uldivmod>
 80049c0:	4602      	mov	r2, r0
 80049c2:	460b      	mov	r3, r1
 80049c4:	4b47      	ldr	r3, [pc, #284]	; (8004ae4 <UART_SetConfig+0x410>)
 80049c6:	fba3 2302 	umull	r2, r3, r3, r2
 80049ca:	095b      	lsrs	r3, r3, #5
 80049cc:	011e      	lsls	r6, r3, #4
 80049ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049d0:	4618      	mov	r0, r3
 80049d2:	f04f 0100 	mov.w	r1, #0
 80049d6:	4602      	mov	r2, r0
 80049d8:	460b      	mov	r3, r1
 80049da:	1894      	adds	r4, r2, r2
 80049dc:	60bc      	str	r4, [r7, #8]
 80049de:	415b      	adcs	r3, r3
 80049e0:	60fb      	str	r3, [r7, #12]
 80049e2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80049e6:	1812      	adds	r2, r2, r0
 80049e8:	eb41 0303 	adc.w	r3, r1, r3
 80049ec:	f04f 0400 	mov.w	r4, #0
 80049f0:	f04f 0500 	mov.w	r5, #0
 80049f4:	00dd      	lsls	r5, r3, #3
 80049f6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80049fa:	00d4      	lsls	r4, r2, #3
 80049fc:	4622      	mov	r2, r4
 80049fe:	462b      	mov	r3, r5
 8004a00:	1814      	adds	r4, r2, r0
 8004a02:	64bc      	str	r4, [r7, #72]	; 0x48
 8004a04:	414b      	adcs	r3, r1
 8004a06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f04f 0100 	mov.w	r1, #0
 8004a12:	f04f 0200 	mov.w	r2, #0
 8004a16:	f04f 0300 	mov.w	r3, #0
 8004a1a:	008b      	lsls	r3, r1, #2
 8004a1c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004a20:	0082      	lsls	r2, r0, #2
 8004a22:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004a26:	f7fb fc33 	bl	8000290 <__aeabi_uldivmod>
 8004a2a:	4602      	mov	r2, r0
 8004a2c:	460b      	mov	r3, r1
 8004a2e:	4b2d      	ldr	r3, [pc, #180]	; (8004ae4 <UART_SetConfig+0x410>)
 8004a30:	fba3 1302 	umull	r1, r3, r3, r2
 8004a34:	095b      	lsrs	r3, r3, #5
 8004a36:	2164      	movs	r1, #100	; 0x64
 8004a38:	fb01 f303 	mul.w	r3, r1, r3
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	011b      	lsls	r3, r3, #4
 8004a40:	3332      	adds	r3, #50	; 0x32
 8004a42:	4a28      	ldr	r2, [pc, #160]	; (8004ae4 <UART_SetConfig+0x410>)
 8004a44:	fba2 2303 	umull	r2, r3, r2, r3
 8004a48:	095b      	lsrs	r3, r3, #5
 8004a4a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a4e:	441e      	add	r6, r3
 8004a50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a52:	4618      	mov	r0, r3
 8004a54:	f04f 0100 	mov.w	r1, #0
 8004a58:	4602      	mov	r2, r0
 8004a5a:	460b      	mov	r3, r1
 8004a5c:	1894      	adds	r4, r2, r2
 8004a5e:	603c      	str	r4, [r7, #0]
 8004a60:	415b      	adcs	r3, r3
 8004a62:	607b      	str	r3, [r7, #4]
 8004a64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a68:	1812      	adds	r2, r2, r0
 8004a6a:	eb41 0303 	adc.w	r3, r1, r3
 8004a6e:	f04f 0400 	mov.w	r4, #0
 8004a72:	f04f 0500 	mov.w	r5, #0
 8004a76:	00dd      	lsls	r5, r3, #3
 8004a78:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004a7c:	00d4      	lsls	r4, r2, #3
 8004a7e:	4622      	mov	r2, r4
 8004a80:	462b      	mov	r3, r5
 8004a82:	eb12 0a00 	adds.w	sl, r2, r0
 8004a86:	eb43 0b01 	adc.w	fp, r3, r1
 8004a8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f04f 0100 	mov.w	r1, #0
 8004a94:	f04f 0200 	mov.w	r2, #0
 8004a98:	f04f 0300 	mov.w	r3, #0
 8004a9c:	008b      	lsls	r3, r1, #2
 8004a9e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004aa2:	0082      	lsls	r2, r0, #2
 8004aa4:	4650      	mov	r0, sl
 8004aa6:	4659      	mov	r1, fp
 8004aa8:	f7fb fbf2 	bl	8000290 <__aeabi_uldivmod>
 8004aac:	4602      	mov	r2, r0
 8004aae:	460b      	mov	r3, r1
 8004ab0:	4b0c      	ldr	r3, [pc, #48]	; (8004ae4 <UART_SetConfig+0x410>)
 8004ab2:	fba3 1302 	umull	r1, r3, r3, r2
 8004ab6:	095b      	lsrs	r3, r3, #5
 8004ab8:	2164      	movs	r1, #100	; 0x64
 8004aba:	fb01 f303 	mul.w	r3, r1, r3
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	011b      	lsls	r3, r3, #4
 8004ac2:	3332      	adds	r3, #50	; 0x32
 8004ac4:	4a07      	ldr	r2, [pc, #28]	; (8004ae4 <UART_SetConfig+0x410>)
 8004ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8004aca:	095b      	lsrs	r3, r3, #5
 8004acc:	f003 020f 	and.w	r2, r3, #15
 8004ad0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4432      	add	r2, r6
 8004ad6:	609a      	str	r2, [r3, #8]
}
 8004ad8:	bf00      	nop
 8004ada:	377c      	adds	r7, #124	; 0x7c
 8004adc:	46bd      	mov	sp, r7
 8004ade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ae2:	bf00      	nop
 8004ae4:	51eb851f 	.word	0x51eb851f

08004ae8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8004aec:	4904      	ldr	r1, [pc, #16]	; (8004b00 <MX_FATFS_Init+0x18>)
 8004aee:	4805      	ldr	r0, [pc, #20]	; (8004b04 <MX_FATFS_Init+0x1c>)
 8004af0:	f003 f90a 	bl	8007d08 <FATFS_LinkDriver>
 8004af4:	4603      	mov	r3, r0
 8004af6:	461a      	mov	r2, r3
 8004af8:	4b03      	ldr	r3, [pc, #12]	; (8004b08 <MX_FATFS_Init+0x20>)
 8004afa:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8004afc:	bf00      	nop
 8004afe:	bd80      	pop	{r7, pc}
 8004b00:	200002e4 	.word	0x200002e4
 8004b04:	20000020 	.word	0x20000020
 8004b08:	200002e8 	.word	0x200002e8

08004b0c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8004b10:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr

08004b1c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b082      	sub	sp, #8
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	4603      	mov	r3, r0
 8004b24:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8004b26:	79fb      	ldrb	r3, [r7, #7]
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f000 f9d9 	bl	8004ee0 <USER_SPI_initialize>
 8004b2e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3708      	adds	r7, #8
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}

08004b38 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b082      	sub	sp, #8
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	4603      	mov	r3, r0
 8004b40:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8004b42:	79fb      	ldrb	r3, [r7, #7]
 8004b44:	4618      	mov	r0, r3
 8004b46:	f000 fab7 	bl	80050b8 <USER_SPI_status>
 8004b4a:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3708      	adds	r7, #8
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b084      	sub	sp, #16
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	60b9      	str	r1, [r7, #8]
 8004b5c:	607a      	str	r2, [r7, #4]
 8004b5e:	603b      	str	r3, [r7, #0]
 8004b60:	4603      	mov	r3, r0
 8004b62:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8004b64:	7bf8      	ldrb	r0, [r7, #15]
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	687a      	ldr	r2, [r7, #4]
 8004b6a:	68b9      	ldr	r1, [r7, #8]
 8004b6c:	f000 faba 	bl	80050e4 <USER_SPI_read>
 8004b70:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3710      	adds	r7, #16
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}

08004b7a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8004b7a:	b580      	push	{r7, lr}
 8004b7c:	b084      	sub	sp, #16
 8004b7e:	af00      	add	r7, sp, #0
 8004b80:	60b9      	str	r1, [r7, #8]
 8004b82:	607a      	str	r2, [r7, #4]
 8004b84:	603b      	str	r3, [r7, #0]
 8004b86:	4603      	mov	r3, r0
 8004b88:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8004b8a:	7bf8      	ldrb	r0, [r7, #15]
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	68b9      	ldr	r1, [r7, #8]
 8004b92:	f000 fb0d 	bl	80051b0 <USER_SPI_write>
 8004b96:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3710      	adds	r7, #16
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}

08004ba0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b082      	sub	sp, #8
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	603a      	str	r2, [r7, #0]
 8004baa:	71fb      	strb	r3, [r7, #7]
 8004bac:	460b      	mov	r3, r1
 8004bae:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8004bb0:	79b9      	ldrb	r1, [r7, #6]
 8004bb2:	79fb      	ldrb	r3, [r7, #7]
 8004bb4:	683a      	ldr	r2, [r7, #0]
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	f000 fb76 	bl	80052a8 <USER_SPI_ioctl>
 8004bbc:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3708      	adds	r7, #8
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}
	...

08004bc8 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b082      	sub	sp, #8
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8004bd0:	f7fc fc8e 	bl	80014f0 <HAL_GetTick>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	4a04      	ldr	r2, [pc, #16]	; (8004be8 <SPI_Timer_On+0x20>)
 8004bd8:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8004bda:	4a04      	ldr	r2, [pc, #16]	; (8004bec <SPI_Timer_On+0x24>)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6013      	str	r3, [r2, #0]
}
 8004be0:	bf00      	nop
 8004be2:	3708      	adds	r7, #8
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	2000074c 	.word	0x2000074c
 8004bec:	20000750 	.word	0x20000750

08004bf0 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8004bf4:	f7fc fc7c 	bl	80014f0 <HAL_GetTick>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	4b06      	ldr	r3, [pc, #24]	; (8004c14 <SPI_Timer_Status+0x24>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	1ad2      	subs	r2, r2, r3
 8004c00:	4b05      	ldr	r3, [pc, #20]	; (8004c18 <SPI_Timer_Status+0x28>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	429a      	cmp	r2, r3
 8004c06:	bf34      	ite	cc
 8004c08:	2301      	movcc	r3, #1
 8004c0a:	2300      	movcs	r3, #0
 8004c0c:	b2db      	uxtb	r3, r3
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	2000074c 	.word	0x2000074c
 8004c18:	20000750 	.word	0x20000750

08004c1c <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b086      	sub	sp, #24
 8004c20:	af02      	add	r7, sp, #8
 8004c22:	4603      	mov	r3, r0
 8004c24:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8004c26:	f107 020f 	add.w	r2, r7, #15
 8004c2a:	1df9      	adds	r1, r7, #7
 8004c2c:	2332      	movs	r3, #50	; 0x32
 8004c2e:	9300      	str	r3, [sp, #0]
 8004c30:	2301      	movs	r3, #1
 8004c32:	4804      	ldr	r0, [pc, #16]	; (8004c44 <xchg_spi+0x28>)
 8004c34:	f7ff f8d4 	bl	8003de0 <HAL_SPI_TransmitReceive>
    return rxDat;
 8004c38:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	3710      	adds	r7, #16
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}
 8004c42:	bf00      	nop
 8004c44:	20000224 	.word	0x20000224

08004c48 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8004c48:	b590      	push	{r4, r7, lr}
 8004c4a:	b085      	sub	sp, #20
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
 8004c50:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8004c52:	2300      	movs	r3, #0
 8004c54:	60fb      	str	r3, [r7, #12]
 8004c56:	e00a      	b.n	8004c6e <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8004c58:	687a      	ldr	r2, [r7, #4]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	18d4      	adds	r4, r2, r3
 8004c5e:	20ff      	movs	r0, #255	; 0xff
 8004c60:	f7ff ffdc 	bl	8004c1c <xchg_spi>
 8004c64:	4603      	mov	r3, r0
 8004c66:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	3301      	adds	r3, #1
 8004c6c:	60fb      	str	r3, [r7, #12]
 8004c6e:	68fa      	ldr	r2, [r7, #12]
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	429a      	cmp	r2, r3
 8004c74:	d3f0      	bcc.n	8004c58 <rcvr_spi_multi+0x10>
	}
}
 8004c76:	bf00      	nop
 8004c78:	bf00      	nop
 8004c7a:	3714      	adds	r7, #20
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd90      	pop	{r4, r7, pc}

08004c80 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b084      	sub	sp, #16
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
 8004c88:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	60fb      	str	r3, [r7, #12]
 8004c8e:	e009      	b.n	8004ca4 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 8004c90:	687a      	ldr	r2, [r7, #4]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	4413      	add	r3, r2
 8004c96:	781b      	ldrb	r3, [r3, #0]
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f7ff ffbf 	bl	8004c1c <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	3301      	adds	r3, #1
 8004ca2:	60fb      	str	r3, [r7, #12]
 8004ca4:	68fa      	ldr	r2, [r7, #12]
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d3f1      	bcc.n	8004c90 <xmit_spi_multi+0x10>
	}
}
 8004cac:	bf00      	nop
 8004cae:	bf00      	nop
 8004cb0:	3710      	adds	r7, #16
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}

08004cb6 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8004cb6:	b580      	push	{r7, lr}
 8004cb8:	b086      	sub	sp, #24
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8004cbe:	f7fc fc17 	bl	80014f0 <HAL_GetTick>
 8004cc2:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8004cc8:	20ff      	movs	r0, #255	; 0xff
 8004cca:	f7ff ffa7 	bl	8004c1c <xchg_spi>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8004cd2:	7bfb      	ldrb	r3, [r7, #15]
 8004cd4:	2bff      	cmp	r3, #255	; 0xff
 8004cd6:	d007      	beq.n	8004ce8 <wait_ready+0x32>
 8004cd8:	f7fc fc0a 	bl	80014f0 <HAL_GetTick>
 8004cdc:	4602      	mov	r2, r0
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	1ad3      	subs	r3, r2, r3
 8004ce2:	693a      	ldr	r2, [r7, #16]
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d8ef      	bhi.n	8004cc8 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8004ce8:	7bfb      	ldrb	r3, [r7, #15]
 8004cea:	2bff      	cmp	r3, #255	; 0xff
 8004cec:	bf0c      	ite	eq
 8004cee:	2301      	moveq	r3, #1
 8004cf0:	2300      	movne	r3, #0
 8004cf2:	b2db      	uxtb	r3, r3
}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	3718      	adds	r7, #24
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}

08004cfc <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8004d00:	2201      	movs	r2, #1
 8004d02:	2102      	movs	r1, #2
 8004d04:	4803      	ldr	r0, [pc, #12]	; (8004d14 <despiselect+0x18>)
 8004d06:	f7fd fb85 	bl	8002414 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8004d0a:	20ff      	movs	r0, #255	; 0xff
 8004d0c:	f7ff ff86 	bl	8004c1c <xchg_spi>

}
 8004d10:	bf00      	nop
 8004d12:	bd80      	pop	{r7, pc}
 8004d14:	40020400 	.word	0x40020400

08004d18 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	2102      	movs	r1, #2
 8004d20:	4809      	ldr	r0, [pc, #36]	; (8004d48 <spiselect+0x30>)
 8004d22:	f7fd fb77 	bl	8002414 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8004d26:	20ff      	movs	r0, #255	; 0xff
 8004d28:	f7ff ff78 	bl	8004c1c <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8004d2c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004d30:	f7ff ffc1 	bl	8004cb6 <wait_ready>
 8004d34:	4603      	mov	r3, r0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d001      	beq.n	8004d3e <spiselect+0x26>
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e002      	b.n	8004d44 <spiselect+0x2c>

	despiselect();
 8004d3e:	f7ff ffdd 	bl	8004cfc <despiselect>
	return 0;	/* Timeout */
 8004d42:	2300      	movs	r3, #0
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	bd80      	pop	{r7, pc}
 8004d48:	40020400 	.word	0x40020400

08004d4c <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b084      	sub	sp, #16
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8004d56:	20c8      	movs	r0, #200	; 0xc8
 8004d58:	f7ff ff36 	bl	8004bc8 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8004d5c:	20ff      	movs	r0, #255	; 0xff
 8004d5e:	f7ff ff5d 	bl	8004c1c <xchg_spi>
 8004d62:	4603      	mov	r3, r0
 8004d64:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8004d66:	7bfb      	ldrb	r3, [r7, #15]
 8004d68:	2bff      	cmp	r3, #255	; 0xff
 8004d6a:	d104      	bne.n	8004d76 <rcvr_datablock+0x2a>
 8004d6c:	f7ff ff40 	bl	8004bf0 <SPI_Timer_Status>
 8004d70:	4603      	mov	r3, r0
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d1f2      	bne.n	8004d5c <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8004d76:	7bfb      	ldrb	r3, [r7, #15]
 8004d78:	2bfe      	cmp	r3, #254	; 0xfe
 8004d7a:	d001      	beq.n	8004d80 <rcvr_datablock+0x34>
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	e00a      	b.n	8004d96 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8004d80:	6839      	ldr	r1, [r7, #0]
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f7ff ff60 	bl	8004c48 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8004d88:	20ff      	movs	r0, #255	; 0xff
 8004d8a:	f7ff ff47 	bl	8004c1c <xchg_spi>
 8004d8e:	20ff      	movs	r0, #255	; 0xff
 8004d90:	f7ff ff44 	bl	8004c1c <xchg_spi>

	return 1;						/* Function succeeded */
 8004d94:	2301      	movs	r3, #1
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3710      	adds	r7, #16
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}

08004d9e <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8004d9e:	b580      	push	{r7, lr}
 8004da0:	b084      	sub	sp, #16
 8004da2:	af00      	add	r7, sp, #0
 8004da4:	6078      	str	r0, [r7, #4]
 8004da6:	460b      	mov	r3, r1
 8004da8:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8004daa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004dae:	f7ff ff82 	bl	8004cb6 <wait_ready>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d101      	bne.n	8004dbc <xmit_datablock+0x1e>
 8004db8:	2300      	movs	r3, #0
 8004dba:	e01e      	b.n	8004dfa <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8004dbc:	78fb      	ldrb	r3, [r7, #3]
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f7ff ff2c 	bl	8004c1c <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8004dc4:	78fb      	ldrb	r3, [r7, #3]
 8004dc6:	2bfd      	cmp	r3, #253	; 0xfd
 8004dc8:	d016      	beq.n	8004df8 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8004dca:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f7ff ff56 	bl	8004c80 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8004dd4:	20ff      	movs	r0, #255	; 0xff
 8004dd6:	f7ff ff21 	bl	8004c1c <xchg_spi>
 8004dda:	20ff      	movs	r0, #255	; 0xff
 8004ddc:	f7ff ff1e 	bl	8004c1c <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8004de0:	20ff      	movs	r0, #255	; 0xff
 8004de2:	f7ff ff1b 	bl	8004c1c <xchg_spi>
 8004de6:	4603      	mov	r3, r0
 8004de8:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8004dea:	7bfb      	ldrb	r3, [r7, #15]
 8004dec:	f003 031f 	and.w	r3, r3, #31
 8004df0:	2b05      	cmp	r3, #5
 8004df2:	d001      	beq.n	8004df8 <xmit_datablock+0x5a>
 8004df4:	2300      	movs	r3, #0
 8004df6:	e000      	b.n	8004dfa <xmit_datablock+0x5c>
	}
	return 1;
 8004df8:	2301      	movs	r3, #1
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3710      	adds	r7, #16
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}

08004e02 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8004e02:	b580      	push	{r7, lr}
 8004e04:	b084      	sub	sp, #16
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	4603      	mov	r3, r0
 8004e0a:	6039      	str	r1, [r7, #0]
 8004e0c:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8004e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	da0e      	bge.n	8004e34 <send_cmd+0x32>
		cmd &= 0x7F;
 8004e16:	79fb      	ldrb	r3, [r7, #7]
 8004e18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e1c:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8004e1e:	2100      	movs	r1, #0
 8004e20:	2037      	movs	r0, #55	; 0x37
 8004e22:	f7ff ffee 	bl	8004e02 <send_cmd>
 8004e26:	4603      	mov	r3, r0
 8004e28:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8004e2a:	7bbb      	ldrb	r3, [r7, #14]
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d901      	bls.n	8004e34 <send_cmd+0x32>
 8004e30:	7bbb      	ldrb	r3, [r7, #14]
 8004e32:	e051      	b.n	8004ed8 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8004e34:	79fb      	ldrb	r3, [r7, #7]
 8004e36:	2b0c      	cmp	r3, #12
 8004e38:	d008      	beq.n	8004e4c <send_cmd+0x4a>
		despiselect();
 8004e3a:	f7ff ff5f 	bl	8004cfc <despiselect>
		if (!spiselect()) return 0xFF;
 8004e3e:	f7ff ff6b 	bl	8004d18 <spiselect>
 8004e42:	4603      	mov	r3, r0
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d101      	bne.n	8004e4c <send_cmd+0x4a>
 8004e48:	23ff      	movs	r3, #255	; 0xff
 8004e4a:	e045      	b.n	8004ed8 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8004e4c:	79fb      	ldrb	r3, [r7, #7]
 8004e4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e52:	b2db      	uxtb	r3, r3
 8004e54:	4618      	mov	r0, r3
 8004e56:	f7ff fee1 	bl	8004c1c <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	0e1b      	lsrs	r3, r3, #24
 8004e5e:	b2db      	uxtb	r3, r3
 8004e60:	4618      	mov	r0, r3
 8004e62:	f7ff fedb 	bl	8004c1c <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	0c1b      	lsrs	r3, r3, #16
 8004e6a:	b2db      	uxtb	r3, r3
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f7ff fed5 	bl	8004c1c <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	0a1b      	lsrs	r3, r3, #8
 8004e76:	b2db      	uxtb	r3, r3
 8004e78:	4618      	mov	r0, r3
 8004e7a:	f7ff fecf 	bl	8004c1c <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	b2db      	uxtb	r3, r3
 8004e82:	4618      	mov	r0, r3
 8004e84:	f7ff feca 	bl	8004c1c <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8004e88:	2301      	movs	r3, #1
 8004e8a:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8004e8c:	79fb      	ldrb	r3, [r7, #7]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d101      	bne.n	8004e96 <send_cmd+0x94>
 8004e92:	2395      	movs	r3, #149	; 0x95
 8004e94:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8004e96:	79fb      	ldrb	r3, [r7, #7]
 8004e98:	2b08      	cmp	r3, #8
 8004e9a:	d101      	bne.n	8004ea0 <send_cmd+0x9e>
 8004e9c:	2387      	movs	r3, #135	; 0x87
 8004e9e:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8004ea0:	7bfb      	ldrb	r3, [r7, #15]
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	f7ff feba 	bl	8004c1c <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8004ea8:	79fb      	ldrb	r3, [r7, #7]
 8004eaa:	2b0c      	cmp	r3, #12
 8004eac:	d102      	bne.n	8004eb4 <send_cmd+0xb2>
 8004eae:	20ff      	movs	r0, #255	; 0xff
 8004eb0:	f7ff feb4 	bl	8004c1c <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8004eb4:	230a      	movs	r3, #10
 8004eb6:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8004eb8:	20ff      	movs	r0, #255	; 0xff
 8004eba:	f7ff feaf 	bl	8004c1c <xchg_spi>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8004ec2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	da05      	bge.n	8004ed6 <send_cmd+0xd4>
 8004eca:	7bfb      	ldrb	r3, [r7, #15]
 8004ecc:	3b01      	subs	r3, #1
 8004ece:	73fb      	strb	r3, [r7, #15]
 8004ed0:	7bfb      	ldrb	r3, [r7, #15]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d1f0      	bne.n	8004eb8 <send_cmd+0xb6>

	return res;							/* Return received response */
 8004ed6:	7bbb      	ldrb	r3, [r7, #14]
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3710      	adds	r7, #16
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}

08004ee0 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8004ee0:	b590      	push	{r4, r7, lr}
 8004ee2:	b085      	sub	sp, #20
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8004eea:	79fb      	ldrb	r3, [r7, #7]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d001      	beq.n	8004ef4 <USER_SPI_initialize+0x14>
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e0d6      	b.n	80050a2 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8004ef4:	4b6d      	ldr	r3, [pc, #436]	; (80050ac <USER_SPI_initialize+0x1cc>)
 8004ef6:	781b      	ldrb	r3, [r3, #0]
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	f003 0302 	and.w	r3, r3, #2
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d003      	beq.n	8004f0a <USER_SPI_initialize+0x2a>
 8004f02:	4b6a      	ldr	r3, [pc, #424]	; (80050ac <USER_SPI_initialize+0x1cc>)
 8004f04:	781b      	ldrb	r3, [r3, #0]
 8004f06:	b2db      	uxtb	r3, r3
 8004f08:	e0cb      	b.n	80050a2 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8004f0a:	4b69      	ldr	r3, [pc, #420]	; (80050b0 <USER_SPI_initialize+0x1d0>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8004f14:	4b66      	ldr	r3, [pc, #408]	; (80050b0 <USER_SPI_initialize+0x1d0>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8004f1c:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8004f1e:	230a      	movs	r3, #10
 8004f20:	73fb      	strb	r3, [r7, #15]
 8004f22:	e005      	b.n	8004f30 <USER_SPI_initialize+0x50>
 8004f24:	20ff      	movs	r0, #255	; 0xff
 8004f26:	f7ff fe79 	bl	8004c1c <xchg_spi>
 8004f2a:	7bfb      	ldrb	r3, [r7, #15]
 8004f2c:	3b01      	subs	r3, #1
 8004f2e:	73fb      	strb	r3, [r7, #15]
 8004f30:	7bfb      	ldrb	r3, [r7, #15]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d1f6      	bne.n	8004f24 <USER_SPI_initialize+0x44>

	ty = 0;
 8004f36:	2300      	movs	r3, #0
 8004f38:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8004f3a:	2100      	movs	r1, #0
 8004f3c:	2000      	movs	r0, #0
 8004f3e:	f7ff ff60 	bl	8004e02 <send_cmd>
 8004f42:	4603      	mov	r3, r0
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	f040 808b 	bne.w	8005060 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8004f4a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004f4e:	f7ff fe3b 	bl	8004bc8 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8004f52:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004f56:	2008      	movs	r0, #8
 8004f58:	f7ff ff53 	bl	8004e02 <send_cmd>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b01      	cmp	r3, #1
 8004f60:	d151      	bne.n	8005006 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8004f62:	2300      	movs	r3, #0
 8004f64:	73fb      	strb	r3, [r7, #15]
 8004f66:	e00d      	b.n	8004f84 <USER_SPI_initialize+0xa4>
 8004f68:	7bfc      	ldrb	r4, [r7, #15]
 8004f6a:	20ff      	movs	r0, #255	; 0xff
 8004f6c:	f7ff fe56 	bl	8004c1c <xchg_spi>
 8004f70:	4603      	mov	r3, r0
 8004f72:	461a      	mov	r2, r3
 8004f74:	f107 0310 	add.w	r3, r7, #16
 8004f78:	4423      	add	r3, r4
 8004f7a:	f803 2c08 	strb.w	r2, [r3, #-8]
 8004f7e:	7bfb      	ldrb	r3, [r7, #15]
 8004f80:	3301      	adds	r3, #1
 8004f82:	73fb      	strb	r3, [r7, #15]
 8004f84:	7bfb      	ldrb	r3, [r7, #15]
 8004f86:	2b03      	cmp	r3, #3
 8004f88:	d9ee      	bls.n	8004f68 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8004f8a:	7abb      	ldrb	r3, [r7, #10]
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d167      	bne.n	8005060 <USER_SPI_initialize+0x180>
 8004f90:	7afb      	ldrb	r3, [r7, #11]
 8004f92:	2baa      	cmp	r3, #170	; 0xaa
 8004f94:	d164      	bne.n	8005060 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8004f96:	bf00      	nop
 8004f98:	f7ff fe2a 	bl	8004bf0 <SPI_Timer_Status>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d007      	beq.n	8004fb2 <USER_SPI_initialize+0xd2>
 8004fa2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004fa6:	20a9      	movs	r0, #169	; 0xa9
 8004fa8:	f7ff ff2b 	bl	8004e02 <send_cmd>
 8004fac:	4603      	mov	r3, r0
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d1f2      	bne.n	8004f98 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8004fb2:	f7ff fe1d 	bl	8004bf0 <SPI_Timer_Status>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d051      	beq.n	8005060 <USER_SPI_initialize+0x180>
 8004fbc:	2100      	movs	r1, #0
 8004fbe:	203a      	movs	r0, #58	; 0x3a
 8004fc0:	f7ff ff1f 	bl	8004e02 <send_cmd>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d14a      	bne.n	8005060 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8004fca:	2300      	movs	r3, #0
 8004fcc:	73fb      	strb	r3, [r7, #15]
 8004fce:	e00d      	b.n	8004fec <USER_SPI_initialize+0x10c>
 8004fd0:	7bfc      	ldrb	r4, [r7, #15]
 8004fd2:	20ff      	movs	r0, #255	; 0xff
 8004fd4:	f7ff fe22 	bl	8004c1c <xchg_spi>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	461a      	mov	r2, r3
 8004fdc:	f107 0310 	add.w	r3, r7, #16
 8004fe0:	4423      	add	r3, r4
 8004fe2:	f803 2c08 	strb.w	r2, [r3, #-8]
 8004fe6:	7bfb      	ldrb	r3, [r7, #15]
 8004fe8:	3301      	adds	r3, #1
 8004fea:	73fb      	strb	r3, [r7, #15]
 8004fec:	7bfb      	ldrb	r3, [r7, #15]
 8004fee:	2b03      	cmp	r3, #3
 8004ff0:	d9ee      	bls.n	8004fd0 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8004ff2:	7a3b      	ldrb	r3, [r7, #8]
 8004ff4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d001      	beq.n	8005000 <USER_SPI_initialize+0x120>
 8004ffc:	230c      	movs	r3, #12
 8004ffe:	e000      	b.n	8005002 <USER_SPI_initialize+0x122>
 8005000:	2304      	movs	r3, #4
 8005002:	737b      	strb	r3, [r7, #13]
 8005004:	e02c      	b.n	8005060 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8005006:	2100      	movs	r1, #0
 8005008:	20a9      	movs	r0, #169	; 0xa9
 800500a:	f7ff fefa 	bl	8004e02 <send_cmd>
 800500e:	4603      	mov	r3, r0
 8005010:	2b01      	cmp	r3, #1
 8005012:	d804      	bhi.n	800501e <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8005014:	2302      	movs	r3, #2
 8005016:	737b      	strb	r3, [r7, #13]
 8005018:	23a9      	movs	r3, #169	; 0xa9
 800501a:	73bb      	strb	r3, [r7, #14]
 800501c:	e003      	b.n	8005026 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800501e:	2301      	movs	r3, #1
 8005020:	737b      	strb	r3, [r7, #13]
 8005022:	2301      	movs	r3, #1
 8005024:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8005026:	bf00      	nop
 8005028:	f7ff fde2 	bl	8004bf0 <SPI_Timer_Status>
 800502c:	4603      	mov	r3, r0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d007      	beq.n	8005042 <USER_SPI_initialize+0x162>
 8005032:	7bbb      	ldrb	r3, [r7, #14]
 8005034:	2100      	movs	r1, #0
 8005036:	4618      	mov	r0, r3
 8005038:	f7ff fee3 	bl	8004e02 <send_cmd>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d1f2      	bne.n	8005028 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8005042:	f7ff fdd5 	bl	8004bf0 <SPI_Timer_Status>
 8005046:	4603      	mov	r3, r0
 8005048:	2b00      	cmp	r3, #0
 800504a:	d007      	beq.n	800505c <USER_SPI_initialize+0x17c>
 800504c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005050:	2010      	movs	r0, #16
 8005052:	f7ff fed6 	bl	8004e02 <send_cmd>
 8005056:	4603      	mov	r3, r0
 8005058:	2b00      	cmp	r3, #0
 800505a:	d001      	beq.n	8005060 <USER_SPI_initialize+0x180>
				ty = 0;
 800505c:	2300      	movs	r3, #0
 800505e:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8005060:	4a14      	ldr	r2, [pc, #80]	; (80050b4 <USER_SPI_initialize+0x1d4>)
 8005062:	7b7b      	ldrb	r3, [r7, #13]
 8005064:	7013      	strb	r3, [r2, #0]
	despiselect();
 8005066:	f7ff fe49 	bl	8004cfc <despiselect>

	if (ty) {			/* OK */
 800506a:	7b7b      	ldrb	r3, [r7, #13]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d012      	beq.n	8005096 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8005070:	4b0f      	ldr	r3, [pc, #60]	; (80050b0 <USER_SPI_initialize+0x1d0>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800507a:	4b0d      	ldr	r3, [pc, #52]	; (80050b0 <USER_SPI_initialize+0x1d0>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f042 0210 	orr.w	r2, r2, #16
 8005082:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8005084:	4b09      	ldr	r3, [pc, #36]	; (80050ac <USER_SPI_initialize+0x1cc>)
 8005086:	781b      	ldrb	r3, [r3, #0]
 8005088:	b2db      	uxtb	r3, r3
 800508a:	f023 0301 	bic.w	r3, r3, #1
 800508e:	b2da      	uxtb	r2, r3
 8005090:	4b06      	ldr	r3, [pc, #24]	; (80050ac <USER_SPI_initialize+0x1cc>)
 8005092:	701a      	strb	r2, [r3, #0]
 8005094:	e002      	b.n	800509c <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8005096:	4b05      	ldr	r3, [pc, #20]	; (80050ac <USER_SPI_initialize+0x1cc>)
 8005098:	2201      	movs	r2, #1
 800509a:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800509c:	4b03      	ldr	r3, [pc, #12]	; (80050ac <USER_SPI_initialize+0x1cc>)
 800509e:	781b      	ldrb	r3, [r3, #0]
 80050a0:	b2db      	uxtb	r3, r3
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	3714      	adds	r7, #20
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd90      	pop	{r4, r7, pc}
 80050aa:	bf00      	nop
 80050ac:	20000034 	.word	0x20000034
 80050b0:	20000224 	.word	0x20000224
 80050b4:	200001bc 	.word	0x200001bc

080050b8 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b083      	sub	sp, #12
 80050bc:	af00      	add	r7, sp, #0
 80050be:	4603      	mov	r3, r0
 80050c0:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80050c2:	79fb      	ldrb	r3, [r7, #7]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d001      	beq.n	80050cc <USER_SPI_status+0x14>
 80050c8:	2301      	movs	r3, #1
 80050ca:	e002      	b.n	80050d2 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 80050cc:	4b04      	ldr	r3, [pc, #16]	; (80050e0 <USER_SPI_status+0x28>)
 80050ce:	781b      	ldrb	r3, [r3, #0]
 80050d0:	b2db      	uxtb	r3, r3
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	370c      	adds	r7, #12
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr
 80050de:	bf00      	nop
 80050e0:	20000034 	.word	0x20000034

080050e4 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b084      	sub	sp, #16
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	60b9      	str	r1, [r7, #8]
 80050ec:	607a      	str	r2, [r7, #4]
 80050ee:	603b      	str	r3, [r7, #0]
 80050f0:	4603      	mov	r3, r0
 80050f2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80050f4:	7bfb      	ldrb	r3, [r7, #15]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d102      	bne.n	8005100 <USER_SPI_read+0x1c>
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d101      	bne.n	8005104 <USER_SPI_read+0x20>
 8005100:	2304      	movs	r3, #4
 8005102:	e04d      	b.n	80051a0 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8005104:	4b28      	ldr	r3, [pc, #160]	; (80051a8 <USER_SPI_read+0xc4>)
 8005106:	781b      	ldrb	r3, [r3, #0]
 8005108:	b2db      	uxtb	r3, r3
 800510a:	f003 0301 	and.w	r3, r3, #1
 800510e:	2b00      	cmp	r3, #0
 8005110:	d001      	beq.n	8005116 <USER_SPI_read+0x32>
 8005112:	2303      	movs	r3, #3
 8005114:	e044      	b.n	80051a0 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8005116:	4b25      	ldr	r3, [pc, #148]	; (80051ac <USER_SPI_read+0xc8>)
 8005118:	781b      	ldrb	r3, [r3, #0]
 800511a:	f003 0308 	and.w	r3, r3, #8
 800511e:	2b00      	cmp	r3, #0
 8005120:	d102      	bne.n	8005128 <USER_SPI_read+0x44>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	025b      	lsls	r3, r3, #9
 8005126:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	2b01      	cmp	r3, #1
 800512c:	d111      	bne.n	8005152 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800512e:	6879      	ldr	r1, [r7, #4]
 8005130:	2011      	movs	r0, #17
 8005132:	f7ff fe66 	bl	8004e02 <send_cmd>
 8005136:	4603      	mov	r3, r0
 8005138:	2b00      	cmp	r3, #0
 800513a:	d129      	bne.n	8005190 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 800513c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005140:	68b8      	ldr	r0, [r7, #8]
 8005142:	f7ff fe03 	bl	8004d4c <rcvr_datablock>
 8005146:	4603      	mov	r3, r0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d021      	beq.n	8005190 <USER_SPI_read+0xac>
			count = 0;
 800514c:	2300      	movs	r3, #0
 800514e:	603b      	str	r3, [r7, #0]
 8005150:	e01e      	b.n	8005190 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8005152:	6879      	ldr	r1, [r7, #4]
 8005154:	2012      	movs	r0, #18
 8005156:	f7ff fe54 	bl	8004e02 <send_cmd>
 800515a:	4603      	mov	r3, r0
 800515c:	2b00      	cmp	r3, #0
 800515e:	d117      	bne.n	8005190 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8005160:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005164:	68b8      	ldr	r0, [r7, #8]
 8005166:	f7ff fdf1 	bl	8004d4c <rcvr_datablock>
 800516a:	4603      	mov	r3, r0
 800516c:	2b00      	cmp	r3, #0
 800516e:	d00a      	beq.n	8005186 <USER_SPI_read+0xa2>
				buff += 512;
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005176:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	3b01      	subs	r3, #1
 800517c:	603b      	str	r3, [r7, #0]
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d1ed      	bne.n	8005160 <USER_SPI_read+0x7c>
 8005184:	e000      	b.n	8005188 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8005186:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8005188:	2100      	movs	r1, #0
 800518a:	200c      	movs	r0, #12
 800518c:	f7ff fe39 	bl	8004e02 <send_cmd>
		}
	}
	despiselect();
 8005190:	f7ff fdb4 	bl	8004cfc <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	2b00      	cmp	r3, #0
 8005198:	bf14      	ite	ne
 800519a:	2301      	movne	r3, #1
 800519c:	2300      	moveq	r3, #0
 800519e:	b2db      	uxtb	r3, r3
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	3710      	adds	r7, #16
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}
 80051a8:	20000034 	.word	0x20000034
 80051ac:	200001bc 	.word	0x200001bc

080051b0 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b084      	sub	sp, #16
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	60b9      	str	r1, [r7, #8]
 80051b8:	607a      	str	r2, [r7, #4]
 80051ba:	603b      	str	r3, [r7, #0]
 80051bc:	4603      	mov	r3, r0
 80051be:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80051c0:	7bfb      	ldrb	r3, [r7, #15]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d102      	bne.n	80051cc <USER_SPI_write+0x1c>
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d101      	bne.n	80051d0 <USER_SPI_write+0x20>
 80051cc:	2304      	movs	r3, #4
 80051ce:	e063      	b.n	8005298 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80051d0:	4b33      	ldr	r3, [pc, #204]	; (80052a0 <USER_SPI_write+0xf0>)
 80051d2:	781b      	ldrb	r3, [r3, #0]
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	f003 0301 	and.w	r3, r3, #1
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d001      	beq.n	80051e2 <USER_SPI_write+0x32>
 80051de:	2303      	movs	r3, #3
 80051e0:	e05a      	b.n	8005298 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80051e2:	4b2f      	ldr	r3, [pc, #188]	; (80052a0 <USER_SPI_write+0xf0>)
 80051e4:	781b      	ldrb	r3, [r3, #0]
 80051e6:	b2db      	uxtb	r3, r3
 80051e8:	f003 0304 	and.w	r3, r3, #4
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d001      	beq.n	80051f4 <USER_SPI_write+0x44>
 80051f0:	2302      	movs	r3, #2
 80051f2:	e051      	b.n	8005298 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80051f4:	4b2b      	ldr	r3, [pc, #172]	; (80052a4 <USER_SPI_write+0xf4>)
 80051f6:	781b      	ldrb	r3, [r3, #0]
 80051f8:	f003 0308 	and.w	r3, r3, #8
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d102      	bne.n	8005206 <USER_SPI_write+0x56>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	025b      	lsls	r3, r3, #9
 8005204:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	2b01      	cmp	r3, #1
 800520a:	d110      	bne.n	800522e <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 800520c:	6879      	ldr	r1, [r7, #4]
 800520e:	2018      	movs	r0, #24
 8005210:	f7ff fdf7 	bl	8004e02 <send_cmd>
 8005214:	4603      	mov	r3, r0
 8005216:	2b00      	cmp	r3, #0
 8005218:	d136      	bne.n	8005288 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800521a:	21fe      	movs	r1, #254	; 0xfe
 800521c:	68b8      	ldr	r0, [r7, #8]
 800521e:	f7ff fdbe 	bl	8004d9e <xmit_datablock>
 8005222:	4603      	mov	r3, r0
 8005224:	2b00      	cmp	r3, #0
 8005226:	d02f      	beq.n	8005288 <USER_SPI_write+0xd8>
			count = 0;
 8005228:	2300      	movs	r3, #0
 800522a:	603b      	str	r3, [r7, #0]
 800522c:	e02c      	b.n	8005288 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800522e:	4b1d      	ldr	r3, [pc, #116]	; (80052a4 <USER_SPI_write+0xf4>)
 8005230:	781b      	ldrb	r3, [r3, #0]
 8005232:	f003 0306 	and.w	r3, r3, #6
 8005236:	2b00      	cmp	r3, #0
 8005238:	d003      	beq.n	8005242 <USER_SPI_write+0x92>
 800523a:	6839      	ldr	r1, [r7, #0]
 800523c:	2097      	movs	r0, #151	; 0x97
 800523e:	f7ff fde0 	bl	8004e02 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8005242:	6879      	ldr	r1, [r7, #4]
 8005244:	2019      	movs	r0, #25
 8005246:	f7ff fddc 	bl	8004e02 <send_cmd>
 800524a:	4603      	mov	r3, r0
 800524c:	2b00      	cmp	r3, #0
 800524e:	d11b      	bne.n	8005288 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8005250:	21fc      	movs	r1, #252	; 0xfc
 8005252:	68b8      	ldr	r0, [r7, #8]
 8005254:	f7ff fda3 	bl	8004d9e <xmit_datablock>
 8005258:	4603      	mov	r3, r0
 800525a:	2b00      	cmp	r3, #0
 800525c:	d00a      	beq.n	8005274 <USER_SPI_write+0xc4>
				buff += 512;
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005264:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	3b01      	subs	r3, #1
 800526a:	603b      	str	r3, [r7, #0]
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d1ee      	bne.n	8005250 <USER_SPI_write+0xa0>
 8005272:	e000      	b.n	8005276 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8005274:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8005276:	21fd      	movs	r1, #253	; 0xfd
 8005278:	2000      	movs	r0, #0
 800527a:	f7ff fd90 	bl	8004d9e <xmit_datablock>
 800527e:	4603      	mov	r3, r0
 8005280:	2b00      	cmp	r3, #0
 8005282:	d101      	bne.n	8005288 <USER_SPI_write+0xd8>
 8005284:	2301      	movs	r3, #1
 8005286:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8005288:	f7ff fd38 	bl	8004cfc <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	2b00      	cmp	r3, #0
 8005290:	bf14      	ite	ne
 8005292:	2301      	movne	r3, #1
 8005294:	2300      	moveq	r3, #0
 8005296:	b2db      	uxtb	r3, r3
}
 8005298:	4618      	mov	r0, r3
 800529a:	3710      	adds	r7, #16
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}
 80052a0:	20000034 	.word	0x20000034
 80052a4:	200001bc 	.word	0x200001bc

080052a8 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b08c      	sub	sp, #48	; 0x30
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	4603      	mov	r3, r0
 80052b0:	603a      	str	r2, [r7, #0]
 80052b2:	71fb      	strb	r3, [r7, #7]
 80052b4:	460b      	mov	r3, r1
 80052b6:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 80052b8:	79fb      	ldrb	r3, [r7, #7]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d001      	beq.n	80052c2 <USER_SPI_ioctl+0x1a>
 80052be:	2304      	movs	r3, #4
 80052c0:	e15a      	b.n	8005578 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80052c2:	4baf      	ldr	r3, [pc, #700]	; (8005580 <USER_SPI_ioctl+0x2d8>)
 80052c4:	781b      	ldrb	r3, [r3, #0]
 80052c6:	b2db      	uxtb	r3, r3
 80052c8:	f003 0301 	and.w	r3, r3, #1
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d001      	beq.n	80052d4 <USER_SPI_ioctl+0x2c>
 80052d0:	2303      	movs	r3, #3
 80052d2:	e151      	b.n	8005578 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 80052da:	79bb      	ldrb	r3, [r7, #6]
 80052dc:	2b04      	cmp	r3, #4
 80052de:	f200 8136 	bhi.w	800554e <USER_SPI_ioctl+0x2a6>
 80052e2:	a201      	add	r2, pc, #4	; (adr r2, 80052e8 <USER_SPI_ioctl+0x40>)
 80052e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052e8:	080052fd 	.word	0x080052fd
 80052ec:	08005311 	.word	0x08005311
 80052f0:	0800554f 	.word	0x0800554f
 80052f4:	080053bd 	.word	0x080053bd
 80052f8:	080054b3 	.word	0x080054b3
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80052fc:	f7ff fd0c 	bl	8004d18 <spiselect>
 8005300:	4603      	mov	r3, r0
 8005302:	2b00      	cmp	r3, #0
 8005304:	f000 8127 	beq.w	8005556 <USER_SPI_ioctl+0x2ae>
 8005308:	2300      	movs	r3, #0
 800530a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800530e:	e122      	b.n	8005556 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8005310:	2100      	movs	r1, #0
 8005312:	2009      	movs	r0, #9
 8005314:	f7ff fd75 	bl	8004e02 <send_cmd>
 8005318:	4603      	mov	r3, r0
 800531a:	2b00      	cmp	r3, #0
 800531c:	f040 811d 	bne.w	800555a <USER_SPI_ioctl+0x2b2>
 8005320:	f107 030c 	add.w	r3, r7, #12
 8005324:	2110      	movs	r1, #16
 8005326:	4618      	mov	r0, r3
 8005328:	f7ff fd10 	bl	8004d4c <rcvr_datablock>
 800532c:	4603      	mov	r3, r0
 800532e:	2b00      	cmp	r3, #0
 8005330:	f000 8113 	beq.w	800555a <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8005334:	7b3b      	ldrb	r3, [r7, #12]
 8005336:	099b      	lsrs	r3, r3, #6
 8005338:	b2db      	uxtb	r3, r3
 800533a:	2b01      	cmp	r3, #1
 800533c:	d111      	bne.n	8005362 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800533e:	7d7b      	ldrb	r3, [r7, #21]
 8005340:	461a      	mov	r2, r3
 8005342:	7d3b      	ldrb	r3, [r7, #20]
 8005344:	021b      	lsls	r3, r3, #8
 8005346:	4413      	add	r3, r2
 8005348:	461a      	mov	r2, r3
 800534a:	7cfb      	ldrb	r3, [r7, #19]
 800534c:	041b      	lsls	r3, r3, #16
 800534e:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8005352:	4413      	add	r3, r2
 8005354:	3301      	adds	r3, #1
 8005356:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8005358:	69fb      	ldr	r3, [r7, #28]
 800535a:	029a      	lsls	r2, r3, #10
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	601a      	str	r2, [r3, #0]
 8005360:	e028      	b.n	80053b4 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8005362:	7c7b      	ldrb	r3, [r7, #17]
 8005364:	f003 030f 	and.w	r3, r3, #15
 8005368:	b2da      	uxtb	r2, r3
 800536a:	7dbb      	ldrb	r3, [r7, #22]
 800536c:	09db      	lsrs	r3, r3, #7
 800536e:	b2db      	uxtb	r3, r3
 8005370:	4413      	add	r3, r2
 8005372:	b2da      	uxtb	r2, r3
 8005374:	7d7b      	ldrb	r3, [r7, #21]
 8005376:	005b      	lsls	r3, r3, #1
 8005378:	b2db      	uxtb	r3, r3
 800537a:	f003 0306 	and.w	r3, r3, #6
 800537e:	b2db      	uxtb	r3, r3
 8005380:	4413      	add	r3, r2
 8005382:	b2db      	uxtb	r3, r3
 8005384:	3302      	adds	r3, #2
 8005386:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800538a:	7d3b      	ldrb	r3, [r7, #20]
 800538c:	099b      	lsrs	r3, r3, #6
 800538e:	b2db      	uxtb	r3, r3
 8005390:	461a      	mov	r2, r3
 8005392:	7cfb      	ldrb	r3, [r7, #19]
 8005394:	009b      	lsls	r3, r3, #2
 8005396:	441a      	add	r2, r3
 8005398:	7cbb      	ldrb	r3, [r7, #18]
 800539a:	029b      	lsls	r3, r3, #10
 800539c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80053a0:	4413      	add	r3, r2
 80053a2:	3301      	adds	r3, #1
 80053a4:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 80053a6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80053aa:	3b09      	subs	r3, #9
 80053ac:	69fa      	ldr	r2, [r7, #28]
 80053ae:	409a      	lsls	r2, r3
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80053b4:	2300      	movs	r3, #0
 80053b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80053ba:	e0ce      	b.n	800555a <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80053bc:	4b71      	ldr	r3, [pc, #452]	; (8005584 <USER_SPI_ioctl+0x2dc>)
 80053be:	781b      	ldrb	r3, [r3, #0]
 80053c0:	f003 0304 	and.w	r3, r3, #4
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d031      	beq.n	800542c <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80053c8:	2100      	movs	r1, #0
 80053ca:	208d      	movs	r0, #141	; 0x8d
 80053cc:	f7ff fd19 	bl	8004e02 <send_cmd>
 80053d0:	4603      	mov	r3, r0
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	f040 80c3 	bne.w	800555e <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80053d8:	20ff      	movs	r0, #255	; 0xff
 80053da:	f7ff fc1f 	bl	8004c1c <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80053de:	f107 030c 	add.w	r3, r7, #12
 80053e2:	2110      	movs	r1, #16
 80053e4:	4618      	mov	r0, r3
 80053e6:	f7ff fcb1 	bl	8004d4c <rcvr_datablock>
 80053ea:	4603      	mov	r3, r0
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	f000 80b6 	beq.w	800555e <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80053f2:	2330      	movs	r3, #48	; 0x30
 80053f4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80053f8:	e007      	b.n	800540a <USER_SPI_ioctl+0x162>
 80053fa:	20ff      	movs	r0, #255	; 0xff
 80053fc:	f7ff fc0e 	bl	8004c1c <xchg_spi>
 8005400:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005404:	3b01      	subs	r3, #1
 8005406:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800540a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800540e:	2b00      	cmp	r3, #0
 8005410:	d1f3      	bne.n	80053fa <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8005412:	7dbb      	ldrb	r3, [r7, #22]
 8005414:	091b      	lsrs	r3, r3, #4
 8005416:	b2db      	uxtb	r3, r3
 8005418:	461a      	mov	r2, r3
 800541a:	2310      	movs	r3, #16
 800541c:	fa03 f202 	lsl.w	r2, r3, r2
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8005424:	2300      	movs	r3, #0
 8005426:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800542a:	e098      	b.n	800555e <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800542c:	2100      	movs	r1, #0
 800542e:	2009      	movs	r0, #9
 8005430:	f7ff fce7 	bl	8004e02 <send_cmd>
 8005434:	4603      	mov	r3, r0
 8005436:	2b00      	cmp	r3, #0
 8005438:	f040 8091 	bne.w	800555e <USER_SPI_ioctl+0x2b6>
 800543c:	f107 030c 	add.w	r3, r7, #12
 8005440:	2110      	movs	r1, #16
 8005442:	4618      	mov	r0, r3
 8005444:	f7ff fc82 	bl	8004d4c <rcvr_datablock>
 8005448:	4603      	mov	r3, r0
 800544a:	2b00      	cmp	r3, #0
 800544c:	f000 8087 	beq.w	800555e <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8005450:	4b4c      	ldr	r3, [pc, #304]	; (8005584 <USER_SPI_ioctl+0x2dc>)
 8005452:	781b      	ldrb	r3, [r3, #0]
 8005454:	f003 0302 	and.w	r3, r3, #2
 8005458:	2b00      	cmp	r3, #0
 800545a:	d012      	beq.n	8005482 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800545c:	7dbb      	ldrb	r3, [r7, #22]
 800545e:	005b      	lsls	r3, r3, #1
 8005460:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8005464:	7dfa      	ldrb	r2, [r7, #23]
 8005466:	09d2      	lsrs	r2, r2, #7
 8005468:	b2d2      	uxtb	r2, r2
 800546a:	4413      	add	r3, r2
 800546c:	1c5a      	adds	r2, r3, #1
 800546e:	7e7b      	ldrb	r3, [r7, #25]
 8005470:	099b      	lsrs	r3, r3, #6
 8005472:	b2db      	uxtb	r3, r3
 8005474:	3b01      	subs	r3, #1
 8005476:	fa02 f303 	lsl.w	r3, r2, r3
 800547a:	461a      	mov	r2, r3
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	601a      	str	r2, [r3, #0]
 8005480:	e013      	b.n	80054aa <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8005482:	7dbb      	ldrb	r3, [r7, #22]
 8005484:	109b      	asrs	r3, r3, #2
 8005486:	b29b      	uxth	r3, r3
 8005488:	f003 031f 	and.w	r3, r3, #31
 800548c:	3301      	adds	r3, #1
 800548e:	7dfa      	ldrb	r2, [r7, #23]
 8005490:	00d2      	lsls	r2, r2, #3
 8005492:	f002 0218 	and.w	r2, r2, #24
 8005496:	7df9      	ldrb	r1, [r7, #23]
 8005498:	0949      	lsrs	r1, r1, #5
 800549a:	b2c9      	uxtb	r1, r1
 800549c:	440a      	add	r2, r1
 800549e:	3201      	adds	r2, #1
 80054a0:	fb02 f303 	mul.w	r3, r2, r3
 80054a4:	461a      	mov	r2, r3
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80054aa:	2300      	movs	r3, #0
 80054ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 80054b0:	e055      	b.n	800555e <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80054b2:	4b34      	ldr	r3, [pc, #208]	; (8005584 <USER_SPI_ioctl+0x2dc>)
 80054b4:	781b      	ldrb	r3, [r3, #0]
 80054b6:	f003 0306 	and.w	r3, r3, #6
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d051      	beq.n	8005562 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80054be:	f107 020c 	add.w	r2, r7, #12
 80054c2:	79fb      	ldrb	r3, [r7, #7]
 80054c4:	210b      	movs	r1, #11
 80054c6:	4618      	mov	r0, r3
 80054c8:	f7ff feee 	bl	80052a8 <USER_SPI_ioctl>
 80054cc:	4603      	mov	r3, r0
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d149      	bne.n	8005566 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80054d2:	7b3b      	ldrb	r3, [r7, #12]
 80054d4:	099b      	lsrs	r3, r3, #6
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d104      	bne.n	80054e6 <USER_SPI_ioctl+0x23e>
 80054dc:	7dbb      	ldrb	r3, [r7, #22]
 80054de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d041      	beq.n	800556a <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	623b      	str	r3, [r7, #32]
 80054ea:	6a3b      	ldr	r3, [r7, #32]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80054f0:	6a3b      	ldr	r3, [r7, #32]
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 80054f6:	4b23      	ldr	r3, [pc, #140]	; (8005584 <USER_SPI_ioctl+0x2dc>)
 80054f8:	781b      	ldrb	r3, [r3, #0]
 80054fa:	f003 0308 	and.w	r3, r3, #8
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d105      	bne.n	800550e <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8005502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005504:	025b      	lsls	r3, r3, #9
 8005506:	62bb      	str	r3, [r7, #40]	; 0x28
 8005508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800550a:	025b      	lsls	r3, r3, #9
 800550c:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800550e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005510:	2020      	movs	r0, #32
 8005512:	f7ff fc76 	bl	8004e02 <send_cmd>
 8005516:	4603      	mov	r3, r0
 8005518:	2b00      	cmp	r3, #0
 800551a:	d128      	bne.n	800556e <USER_SPI_ioctl+0x2c6>
 800551c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800551e:	2021      	movs	r0, #33	; 0x21
 8005520:	f7ff fc6f 	bl	8004e02 <send_cmd>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d121      	bne.n	800556e <USER_SPI_ioctl+0x2c6>
 800552a:	2100      	movs	r1, #0
 800552c:	2026      	movs	r0, #38	; 0x26
 800552e:	f7ff fc68 	bl	8004e02 <send_cmd>
 8005532:	4603      	mov	r3, r0
 8005534:	2b00      	cmp	r3, #0
 8005536:	d11a      	bne.n	800556e <USER_SPI_ioctl+0x2c6>
 8005538:	f247 5030 	movw	r0, #30000	; 0x7530
 800553c:	f7ff fbbb 	bl	8004cb6 <wait_ready>
 8005540:	4603      	mov	r3, r0
 8005542:	2b00      	cmp	r3, #0
 8005544:	d013      	beq.n	800556e <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8005546:	2300      	movs	r3, #0
 8005548:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800554c:	e00f      	b.n	800556e <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800554e:	2304      	movs	r3, #4
 8005550:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8005554:	e00c      	b.n	8005570 <USER_SPI_ioctl+0x2c8>
		break;
 8005556:	bf00      	nop
 8005558:	e00a      	b.n	8005570 <USER_SPI_ioctl+0x2c8>
		break;
 800555a:	bf00      	nop
 800555c:	e008      	b.n	8005570 <USER_SPI_ioctl+0x2c8>
		break;
 800555e:	bf00      	nop
 8005560:	e006      	b.n	8005570 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8005562:	bf00      	nop
 8005564:	e004      	b.n	8005570 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8005566:	bf00      	nop
 8005568:	e002      	b.n	8005570 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800556a:	bf00      	nop
 800556c:	e000      	b.n	8005570 <USER_SPI_ioctl+0x2c8>
		break;
 800556e:	bf00      	nop
	}

	despiselect();
 8005570:	f7ff fbc4 	bl	8004cfc <despiselect>

	return res;
 8005574:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8005578:	4618      	mov	r0, r3
 800557a:	3730      	adds	r7, #48	; 0x30
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}
 8005580:	20000034 	.word	0x20000034
 8005584:	200001bc 	.word	0x200001bc

08005588 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b084      	sub	sp, #16
 800558c:	af00      	add	r7, sp, #0
 800558e:	4603      	mov	r3, r0
 8005590:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8005592:	79fb      	ldrb	r3, [r7, #7]
 8005594:	4a08      	ldr	r2, [pc, #32]	; (80055b8 <disk_status+0x30>)
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	4413      	add	r3, r2
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	79fa      	ldrb	r2, [r7, #7]
 80055a0:	4905      	ldr	r1, [pc, #20]	; (80055b8 <disk_status+0x30>)
 80055a2:	440a      	add	r2, r1
 80055a4:	7a12      	ldrb	r2, [r2, #8]
 80055a6:	4610      	mov	r0, r2
 80055a8:	4798      	blx	r3
 80055aa:	4603      	mov	r3, r0
 80055ac:	73fb      	strb	r3, [r7, #15]
  return stat;
 80055ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80055b0:	4618      	mov	r0, r3
 80055b2:	3710      	adds	r7, #16
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}
 80055b8:	200001e8 	.word	0x200001e8

080055bc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	4603      	mov	r3, r0
 80055c4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80055c6:	2300      	movs	r3, #0
 80055c8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80055ca:	79fb      	ldrb	r3, [r7, #7]
 80055cc:	4a0d      	ldr	r2, [pc, #52]	; (8005604 <disk_initialize+0x48>)
 80055ce:	5cd3      	ldrb	r3, [r2, r3]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d111      	bne.n	80055f8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80055d4:	79fb      	ldrb	r3, [r7, #7]
 80055d6:	4a0b      	ldr	r2, [pc, #44]	; (8005604 <disk_initialize+0x48>)
 80055d8:	2101      	movs	r1, #1
 80055da:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80055dc:	79fb      	ldrb	r3, [r7, #7]
 80055de:	4a09      	ldr	r2, [pc, #36]	; (8005604 <disk_initialize+0x48>)
 80055e0:	009b      	lsls	r3, r3, #2
 80055e2:	4413      	add	r3, r2
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	79fa      	ldrb	r2, [r7, #7]
 80055ea:	4906      	ldr	r1, [pc, #24]	; (8005604 <disk_initialize+0x48>)
 80055ec:	440a      	add	r2, r1
 80055ee:	7a12      	ldrb	r2, [r2, #8]
 80055f0:	4610      	mov	r0, r2
 80055f2:	4798      	blx	r3
 80055f4:	4603      	mov	r3, r0
 80055f6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80055f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3710      	adds	r7, #16
 80055fe:	46bd      	mov	sp, r7
 8005600:	bd80      	pop	{r7, pc}
 8005602:	bf00      	nop
 8005604:	200001e8 	.word	0x200001e8

08005608 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8005608:	b590      	push	{r4, r7, lr}
 800560a:	b087      	sub	sp, #28
 800560c:	af00      	add	r7, sp, #0
 800560e:	60b9      	str	r1, [r7, #8]
 8005610:	607a      	str	r2, [r7, #4]
 8005612:	603b      	str	r3, [r7, #0]
 8005614:	4603      	mov	r3, r0
 8005616:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005618:	7bfb      	ldrb	r3, [r7, #15]
 800561a:	4a0a      	ldr	r2, [pc, #40]	; (8005644 <disk_read+0x3c>)
 800561c:	009b      	lsls	r3, r3, #2
 800561e:	4413      	add	r3, r2
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	689c      	ldr	r4, [r3, #8]
 8005624:	7bfb      	ldrb	r3, [r7, #15]
 8005626:	4a07      	ldr	r2, [pc, #28]	; (8005644 <disk_read+0x3c>)
 8005628:	4413      	add	r3, r2
 800562a:	7a18      	ldrb	r0, [r3, #8]
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	687a      	ldr	r2, [r7, #4]
 8005630:	68b9      	ldr	r1, [r7, #8]
 8005632:	47a0      	blx	r4
 8005634:	4603      	mov	r3, r0
 8005636:	75fb      	strb	r3, [r7, #23]
  return res;
 8005638:	7dfb      	ldrb	r3, [r7, #23]
}
 800563a:	4618      	mov	r0, r3
 800563c:	371c      	adds	r7, #28
 800563e:	46bd      	mov	sp, r7
 8005640:	bd90      	pop	{r4, r7, pc}
 8005642:	bf00      	nop
 8005644:	200001e8 	.word	0x200001e8

08005648 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8005648:	b590      	push	{r4, r7, lr}
 800564a:	b087      	sub	sp, #28
 800564c:	af00      	add	r7, sp, #0
 800564e:	60b9      	str	r1, [r7, #8]
 8005650:	607a      	str	r2, [r7, #4]
 8005652:	603b      	str	r3, [r7, #0]
 8005654:	4603      	mov	r3, r0
 8005656:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005658:	7bfb      	ldrb	r3, [r7, #15]
 800565a:	4a0a      	ldr	r2, [pc, #40]	; (8005684 <disk_write+0x3c>)
 800565c:	009b      	lsls	r3, r3, #2
 800565e:	4413      	add	r3, r2
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	68dc      	ldr	r4, [r3, #12]
 8005664:	7bfb      	ldrb	r3, [r7, #15]
 8005666:	4a07      	ldr	r2, [pc, #28]	; (8005684 <disk_write+0x3c>)
 8005668:	4413      	add	r3, r2
 800566a:	7a18      	ldrb	r0, [r3, #8]
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	68b9      	ldr	r1, [r7, #8]
 8005672:	47a0      	blx	r4
 8005674:	4603      	mov	r3, r0
 8005676:	75fb      	strb	r3, [r7, #23]
  return res;
 8005678:	7dfb      	ldrb	r3, [r7, #23]
}
 800567a:	4618      	mov	r0, r3
 800567c:	371c      	adds	r7, #28
 800567e:	46bd      	mov	sp, r7
 8005680:	bd90      	pop	{r4, r7, pc}
 8005682:	bf00      	nop
 8005684:	200001e8 	.word	0x200001e8

08005688 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b084      	sub	sp, #16
 800568c:	af00      	add	r7, sp, #0
 800568e:	4603      	mov	r3, r0
 8005690:	603a      	str	r2, [r7, #0]
 8005692:	71fb      	strb	r3, [r7, #7]
 8005694:	460b      	mov	r3, r1
 8005696:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8005698:	79fb      	ldrb	r3, [r7, #7]
 800569a:	4a09      	ldr	r2, [pc, #36]	; (80056c0 <disk_ioctl+0x38>)
 800569c:	009b      	lsls	r3, r3, #2
 800569e:	4413      	add	r3, r2
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	691b      	ldr	r3, [r3, #16]
 80056a4:	79fa      	ldrb	r2, [r7, #7]
 80056a6:	4906      	ldr	r1, [pc, #24]	; (80056c0 <disk_ioctl+0x38>)
 80056a8:	440a      	add	r2, r1
 80056aa:	7a10      	ldrb	r0, [r2, #8]
 80056ac:	79b9      	ldrb	r1, [r7, #6]
 80056ae:	683a      	ldr	r2, [r7, #0]
 80056b0:	4798      	blx	r3
 80056b2:	4603      	mov	r3, r0
 80056b4:	73fb      	strb	r3, [r7, #15]
  return res;
 80056b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	3710      	adds	r7, #16
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd80      	pop	{r7, pc}
 80056c0:	200001e8 	.word	0x200001e8

080056c4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80056c4:	b480      	push	{r7}
 80056c6:	b085      	sub	sp, #20
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	3301      	adds	r3, #1
 80056d0:	781b      	ldrb	r3, [r3, #0]
 80056d2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80056d4:	89fb      	ldrh	r3, [r7, #14]
 80056d6:	021b      	lsls	r3, r3, #8
 80056d8:	b21a      	sxth	r2, r3
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	781b      	ldrb	r3, [r3, #0]
 80056de:	b21b      	sxth	r3, r3
 80056e0:	4313      	orrs	r3, r2
 80056e2:	b21b      	sxth	r3, r3
 80056e4:	81fb      	strh	r3, [r7, #14]
	return rv;
 80056e6:	89fb      	ldrh	r3, [r7, #14]
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	3714      	adds	r7, #20
 80056ec:	46bd      	mov	sp, r7
 80056ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f2:	4770      	bx	lr

080056f4 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80056f4:	b480      	push	{r7}
 80056f6:	b085      	sub	sp, #20
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	3303      	adds	r3, #3
 8005700:	781b      	ldrb	r3, [r3, #0]
 8005702:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	021b      	lsls	r3, r3, #8
 8005708:	687a      	ldr	r2, [r7, #4]
 800570a:	3202      	adds	r2, #2
 800570c:	7812      	ldrb	r2, [r2, #0]
 800570e:	4313      	orrs	r3, r2
 8005710:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	021b      	lsls	r3, r3, #8
 8005716:	687a      	ldr	r2, [r7, #4]
 8005718:	3201      	adds	r2, #1
 800571a:	7812      	ldrb	r2, [r2, #0]
 800571c:	4313      	orrs	r3, r2
 800571e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	021b      	lsls	r3, r3, #8
 8005724:	687a      	ldr	r2, [r7, #4]
 8005726:	7812      	ldrb	r2, [r2, #0]
 8005728:	4313      	orrs	r3, r2
 800572a:	60fb      	str	r3, [r7, #12]
	return rv;
 800572c:	68fb      	ldr	r3, [r7, #12]
}
 800572e:	4618      	mov	r0, r3
 8005730:	3714      	adds	r7, #20
 8005732:	46bd      	mov	sp, r7
 8005734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005738:	4770      	bx	lr

0800573a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800573a:	b480      	push	{r7}
 800573c:	b083      	sub	sp, #12
 800573e:	af00      	add	r7, sp, #0
 8005740:	6078      	str	r0, [r7, #4]
 8005742:	460b      	mov	r3, r1
 8005744:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	1c5a      	adds	r2, r3, #1
 800574a:	607a      	str	r2, [r7, #4]
 800574c:	887a      	ldrh	r2, [r7, #2]
 800574e:	b2d2      	uxtb	r2, r2
 8005750:	701a      	strb	r2, [r3, #0]
 8005752:	887b      	ldrh	r3, [r7, #2]
 8005754:	0a1b      	lsrs	r3, r3, #8
 8005756:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	1c5a      	adds	r2, r3, #1
 800575c:	607a      	str	r2, [r7, #4]
 800575e:	887a      	ldrh	r2, [r7, #2]
 8005760:	b2d2      	uxtb	r2, r2
 8005762:	701a      	strb	r2, [r3, #0]
}
 8005764:	bf00      	nop
 8005766:	370c      	adds	r7, #12
 8005768:	46bd      	mov	sp, r7
 800576a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576e:	4770      	bx	lr

08005770 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8005770:	b480      	push	{r7}
 8005772:	b083      	sub	sp, #12
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
 8005778:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	1c5a      	adds	r2, r3, #1
 800577e:	607a      	str	r2, [r7, #4]
 8005780:	683a      	ldr	r2, [r7, #0]
 8005782:	b2d2      	uxtb	r2, r2
 8005784:	701a      	strb	r2, [r3, #0]
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	0a1b      	lsrs	r3, r3, #8
 800578a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	1c5a      	adds	r2, r3, #1
 8005790:	607a      	str	r2, [r7, #4]
 8005792:	683a      	ldr	r2, [r7, #0]
 8005794:	b2d2      	uxtb	r2, r2
 8005796:	701a      	strb	r2, [r3, #0]
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	0a1b      	lsrs	r3, r3, #8
 800579c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	1c5a      	adds	r2, r3, #1
 80057a2:	607a      	str	r2, [r7, #4]
 80057a4:	683a      	ldr	r2, [r7, #0]
 80057a6:	b2d2      	uxtb	r2, r2
 80057a8:	701a      	strb	r2, [r3, #0]
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	0a1b      	lsrs	r3, r3, #8
 80057ae:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	1c5a      	adds	r2, r3, #1
 80057b4:	607a      	str	r2, [r7, #4]
 80057b6:	683a      	ldr	r2, [r7, #0]
 80057b8:	b2d2      	uxtb	r2, r2
 80057ba:	701a      	strb	r2, [r3, #0]
}
 80057bc:	bf00      	nop
 80057be:	370c      	adds	r7, #12
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr

080057c8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80057c8:	b480      	push	{r7}
 80057ca:	b087      	sub	sp, #28
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	60f8      	str	r0, [r7, #12]
 80057d0:	60b9      	str	r1, [r7, #8]
 80057d2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d00d      	beq.n	80057fe <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80057e2:	693a      	ldr	r2, [r7, #16]
 80057e4:	1c53      	adds	r3, r2, #1
 80057e6:	613b      	str	r3, [r7, #16]
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	1c59      	adds	r1, r3, #1
 80057ec:	6179      	str	r1, [r7, #20]
 80057ee:	7812      	ldrb	r2, [r2, #0]
 80057f0:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	3b01      	subs	r3, #1
 80057f6:	607b      	str	r3, [r7, #4]
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d1f1      	bne.n	80057e2 <mem_cpy+0x1a>
	}
}
 80057fe:	bf00      	nop
 8005800:	371c      	adds	r7, #28
 8005802:	46bd      	mov	sp, r7
 8005804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005808:	4770      	bx	lr

0800580a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800580a:	b480      	push	{r7}
 800580c:	b087      	sub	sp, #28
 800580e:	af00      	add	r7, sp, #0
 8005810:	60f8      	str	r0, [r7, #12]
 8005812:	60b9      	str	r1, [r7, #8]
 8005814:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	1c5a      	adds	r2, r3, #1
 800581e:	617a      	str	r2, [r7, #20]
 8005820:	68ba      	ldr	r2, [r7, #8]
 8005822:	b2d2      	uxtb	r2, r2
 8005824:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	3b01      	subs	r3, #1
 800582a:	607b      	str	r3, [r7, #4]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d1f3      	bne.n	800581a <mem_set+0x10>
}
 8005832:	bf00      	nop
 8005834:	bf00      	nop
 8005836:	371c      	adds	r7, #28
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr

08005840 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8005840:	b480      	push	{r7}
 8005842:	b089      	sub	sp, #36	; 0x24
 8005844:	af00      	add	r7, sp, #0
 8005846:	60f8      	str	r0, [r7, #12]
 8005848:	60b9      	str	r1, [r7, #8]
 800584a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	61fb      	str	r3, [r7, #28]
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8005854:	2300      	movs	r3, #0
 8005856:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8005858:	69fb      	ldr	r3, [r7, #28]
 800585a:	1c5a      	adds	r2, r3, #1
 800585c:	61fa      	str	r2, [r7, #28]
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	4619      	mov	r1, r3
 8005862:	69bb      	ldr	r3, [r7, #24]
 8005864:	1c5a      	adds	r2, r3, #1
 8005866:	61ba      	str	r2, [r7, #24]
 8005868:	781b      	ldrb	r3, [r3, #0]
 800586a:	1acb      	subs	r3, r1, r3
 800586c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	3b01      	subs	r3, #1
 8005872:	607b      	str	r3, [r7, #4]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d002      	beq.n	8005880 <mem_cmp+0x40>
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d0eb      	beq.n	8005858 <mem_cmp+0x18>

	return r;
 8005880:	697b      	ldr	r3, [r7, #20]
}
 8005882:	4618      	mov	r0, r3
 8005884:	3724      	adds	r7, #36	; 0x24
 8005886:	46bd      	mov	sp, r7
 8005888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588c:	4770      	bx	lr

0800588e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800588e:	b480      	push	{r7}
 8005890:	b083      	sub	sp, #12
 8005892:	af00      	add	r7, sp, #0
 8005894:	6078      	str	r0, [r7, #4]
 8005896:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8005898:	e002      	b.n	80058a0 <chk_chr+0x12>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	3301      	adds	r3, #1
 800589e:	607b      	str	r3, [r7, #4]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	781b      	ldrb	r3, [r3, #0]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d005      	beq.n	80058b4 <chk_chr+0x26>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	781b      	ldrb	r3, [r3, #0]
 80058ac:	461a      	mov	r2, r3
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d1f2      	bne.n	800589a <chk_chr+0xc>
	return *str;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	781b      	ldrb	r3, [r3, #0]
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	370c      	adds	r7, #12
 80058bc:	46bd      	mov	sp, r7
 80058be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c2:	4770      	bx	lr

080058c4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b085      	sub	sp, #20
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80058ce:	2300      	movs	r3, #0
 80058d0:	60bb      	str	r3, [r7, #8]
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	60fb      	str	r3, [r7, #12]
 80058d6:	e029      	b.n	800592c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80058d8:	4a27      	ldr	r2, [pc, #156]	; (8005978 <chk_lock+0xb4>)
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	011b      	lsls	r3, r3, #4
 80058de:	4413      	add	r3, r2
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d01d      	beq.n	8005922 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80058e6:	4a24      	ldr	r2, [pc, #144]	; (8005978 <chk_lock+0xb4>)
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	011b      	lsls	r3, r3, #4
 80058ec:	4413      	add	r3, r2
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d116      	bne.n	8005926 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80058f8:	4a1f      	ldr	r2, [pc, #124]	; (8005978 <chk_lock+0xb4>)
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	011b      	lsls	r3, r3, #4
 80058fe:	4413      	add	r3, r2
 8005900:	3304      	adds	r3, #4
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005908:	429a      	cmp	r2, r3
 800590a:	d10c      	bne.n	8005926 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800590c:	4a1a      	ldr	r2, [pc, #104]	; (8005978 <chk_lock+0xb4>)
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	011b      	lsls	r3, r3, #4
 8005912:	4413      	add	r3, r2
 8005914:	3308      	adds	r3, #8
 8005916:	681a      	ldr	r2, [r3, #0]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800591c:	429a      	cmp	r2, r3
 800591e:	d102      	bne.n	8005926 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005920:	e007      	b.n	8005932 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8005922:	2301      	movs	r3, #1
 8005924:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	3301      	adds	r3, #1
 800592a:	60fb      	str	r3, [r7, #12]
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2b01      	cmp	r3, #1
 8005930:	d9d2      	bls.n	80058d8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2b02      	cmp	r3, #2
 8005936:	d109      	bne.n	800594c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d102      	bne.n	8005944 <chk_lock+0x80>
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	2b02      	cmp	r3, #2
 8005942:	d101      	bne.n	8005948 <chk_lock+0x84>
 8005944:	2300      	movs	r3, #0
 8005946:	e010      	b.n	800596a <chk_lock+0xa6>
 8005948:	2312      	movs	r3, #18
 800594a:	e00e      	b.n	800596a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d108      	bne.n	8005964 <chk_lock+0xa0>
 8005952:	4a09      	ldr	r2, [pc, #36]	; (8005978 <chk_lock+0xb4>)
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	011b      	lsls	r3, r3, #4
 8005958:	4413      	add	r3, r2
 800595a:	330c      	adds	r3, #12
 800595c:	881b      	ldrh	r3, [r3, #0]
 800595e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005962:	d101      	bne.n	8005968 <chk_lock+0xa4>
 8005964:	2310      	movs	r3, #16
 8005966:	e000      	b.n	800596a <chk_lock+0xa6>
 8005968:	2300      	movs	r3, #0
}
 800596a:	4618      	mov	r0, r3
 800596c:	3714      	adds	r7, #20
 800596e:	46bd      	mov	sp, r7
 8005970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005974:	4770      	bx	lr
 8005976:	bf00      	nop
 8005978:	200001c8 	.word	0x200001c8

0800597c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800597c:	b480      	push	{r7}
 800597e:	b083      	sub	sp, #12
 8005980:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005982:	2300      	movs	r3, #0
 8005984:	607b      	str	r3, [r7, #4]
 8005986:	e002      	b.n	800598e <enq_lock+0x12>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	3301      	adds	r3, #1
 800598c:	607b      	str	r3, [r7, #4]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2b01      	cmp	r3, #1
 8005992:	d806      	bhi.n	80059a2 <enq_lock+0x26>
 8005994:	4a09      	ldr	r2, [pc, #36]	; (80059bc <enq_lock+0x40>)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	011b      	lsls	r3, r3, #4
 800599a:	4413      	add	r3, r2
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d1f2      	bne.n	8005988 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2b02      	cmp	r3, #2
 80059a6:	bf14      	ite	ne
 80059a8:	2301      	movne	r3, #1
 80059aa:	2300      	moveq	r3, #0
 80059ac:	b2db      	uxtb	r3, r3
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	370c      	adds	r7, #12
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr
 80059ba:	bf00      	nop
 80059bc:	200001c8 	.word	0x200001c8

080059c0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b085      	sub	sp, #20
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
 80059c8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80059ca:	2300      	movs	r3, #0
 80059cc:	60fb      	str	r3, [r7, #12]
 80059ce:	e01f      	b.n	8005a10 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80059d0:	4a41      	ldr	r2, [pc, #260]	; (8005ad8 <inc_lock+0x118>)
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	011b      	lsls	r3, r3, #4
 80059d6:	4413      	add	r3, r2
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	429a      	cmp	r2, r3
 80059e0:	d113      	bne.n	8005a0a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80059e2:	4a3d      	ldr	r2, [pc, #244]	; (8005ad8 <inc_lock+0x118>)
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	011b      	lsls	r3, r3, #4
 80059e8:	4413      	add	r3, r2
 80059ea:	3304      	adds	r3, #4
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80059f2:	429a      	cmp	r2, r3
 80059f4:	d109      	bne.n	8005a0a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80059f6:	4a38      	ldr	r2, [pc, #224]	; (8005ad8 <inc_lock+0x118>)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	011b      	lsls	r3, r3, #4
 80059fc:	4413      	add	r3, r2
 80059fe:	3308      	adds	r3, #8
 8005a00:	681a      	ldr	r2, [r3, #0]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8005a06:	429a      	cmp	r2, r3
 8005a08:	d006      	beq.n	8005a18 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	3301      	adds	r3, #1
 8005a0e:	60fb      	str	r3, [r7, #12]
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2b01      	cmp	r3, #1
 8005a14:	d9dc      	bls.n	80059d0 <inc_lock+0x10>
 8005a16:	e000      	b.n	8005a1a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8005a18:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2b02      	cmp	r3, #2
 8005a1e:	d132      	bne.n	8005a86 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005a20:	2300      	movs	r3, #0
 8005a22:	60fb      	str	r3, [r7, #12]
 8005a24:	e002      	b.n	8005a2c <inc_lock+0x6c>
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	3301      	adds	r3, #1
 8005a2a:	60fb      	str	r3, [r7, #12]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2b01      	cmp	r3, #1
 8005a30:	d806      	bhi.n	8005a40 <inc_lock+0x80>
 8005a32:	4a29      	ldr	r2, [pc, #164]	; (8005ad8 <inc_lock+0x118>)
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	011b      	lsls	r3, r3, #4
 8005a38:	4413      	add	r3, r2
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d1f2      	bne.n	8005a26 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2b02      	cmp	r3, #2
 8005a44:	d101      	bne.n	8005a4a <inc_lock+0x8a>
 8005a46:	2300      	movs	r3, #0
 8005a48:	e040      	b.n	8005acc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681a      	ldr	r2, [r3, #0]
 8005a4e:	4922      	ldr	r1, [pc, #136]	; (8005ad8 <inc_lock+0x118>)
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	011b      	lsls	r3, r3, #4
 8005a54:	440b      	add	r3, r1
 8005a56:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	689a      	ldr	r2, [r3, #8]
 8005a5c:	491e      	ldr	r1, [pc, #120]	; (8005ad8 <inc_lock+0x118>)
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	011b      	lsls	r3, r3, #4
 8005a62:	440b      	add	r3, r1
 8005a64:	3304      	adds	r3, #4
 8005a66:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	695a      	ldr	r2, [r3, #20]
 8005a6c:	491a      	ldr	r1, [pc, #104]	; (8005ad8 <inc_lock+0x118>)
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	011b      	lsls	r3, r3, #4
 8005a72:	440b      	add	r3, r1
 8005a74:	3308      	adds	r3, #8
 8005a76:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8005a78:	4a17      	ldr	r2, [pc, #92]	; (8005ad8 <inc_lock+0x118>)
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	011b      	lsls	r3, r3, #4
 8005a7e:	4413      	add	r3, r2
 8005a80:	330c      	adds	r3, #12
 8005a82:	2200      	movs	r2, #0
 8005a84:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d009      	beq.n	8005aa0 <inc_lock+0xe0>
 8005a8c:	4a12      	ldr	r2, [pc, #72]	; (8005ad8 <inc_lock+0x118>)
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	011b      	lsls	r3, r3, #4
 8005a92:	4413      	add	r3, r2
 8005a94:	330c      	adds	r3, #12
 8005a96:	881b      	ldrh	r3, [r3, #0]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d001      	beq.n	8005aa0 <inc_lock+0xe0>
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	e015      	b.n	8005acc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d108      	bne.n	8005ab8 <inc_lock+0xf8>
 8005aa6:	4a0c      	ldr	r2, [pc, #48]	; (8005ad8 <inc_lock+0x118>)
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	011b      	lsls	r3, r3, #4
 8005aac:	4413      	add	r3, r2
 8005aae:	330c      	adds	r3, #12
 8005ab0:	881b      	ldrh	r3, [r3, #0]
 8005ab2:	3301      	adds	r3, #1
 8005ab4:	b29a      	uxth	r2, r3
 8005ab6:	e001      	b.n	8005abc <inc_lock+0xfc>
 8005ab8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005abc:	4906      	ldr	r1, [pc, #24]	; (8005ad8 <inc_lock+0x118>)
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	011b      	lsls	r3, r3, #4
 8005ac2:	440b      	add	r3, r1
 8005ac4:	330c      	adds	r3, #12
 8005ac6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	3301      	adds	r3, #1
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	3714      	adds	r7, #20
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad6:	4770      	bx	lr
 8005ad8:	200001c8 	.word	0x200001c8

08005adc <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b085      	sub	sp, #20
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	60fb      	str	r3, [r7, #12]
 8005ae8:	e010      	b.n	8005b0c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8005aea:	4a0d      	ldr	r2, [pc, #52]	; (8005b20 <clear_lock+0x44>)
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	011b      	lsls	r3, r3, #4
 8005af0:	4413      	add	r3, r2
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	687a      	ldr	r2, [r7, #4]
 8005af6:	429a      	cmp	r2, r3
 8005af8:	d105      	bne.n	8005b06 <clear_lock+0x2a>
 8005afa:	4a09      	ldr	r2, [pc, #36]	; (8005b20 <clear_lock+0x44>)
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	011b      	lsls	r3, r3, #4
 8005b00:	4413      	add	r3, r2
 8005b02:	2200      	movs	r2, #0
 8005b04:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	3301      	adds	r3, #1
 8005b0a:	60fb      	str	r3, [r7, #12]
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d9eb      	bls.n	8005aea <clear_lock+0xe>
	}
}
 8005b12:	bf00      	nop
 8005b14:	bf00      	nop
 8005b16:	3714      	adds	r7, #20
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr
 8005b20:	200001c8 	.word	0x200001c8

08005b24 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b086      	sub	sp, #24
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	78db      	ldrb	r3, [r3, #3]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d034      	beq.n	8005ba2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b3c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	7858      	ldrb	r0, [r3, #1]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8005b48:	2301      	movs	r3, #1
 8005b4a:	697a      	ldr	r2, [r7, #20]
 8005b4c:	f7ff fd7c 	bl	8005648 <disk_write>
 8005b50:	4603      	mov	r3, r0
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d002      	beq.n	8005b5c <sync_window+0x38>
			res = FR_DISK_ERR;
 8005b56:	2301      	movs	r3, #1
 8005b58:	73fb      	strb	r3, [r7, #15]
 8005b5a:	e022      	b.n	8005ba2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6a1b      	ldr	r3, [r3, #32]
 8005b66:	697a      	ldr	r2, [r7, #20]
 8005b68:	1ad2      	subs	r2, r2, r3
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	699b      	ldr	r3, [r3, #24]
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	d217      	bcs.n	8005ba2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	789b      	ldrb	r3, [r3, #2]
 8005b76:	613b      	str	r3, [r7, #16]
 8005b78:	e010      	b.n	8005b9c <sync_window+0x78>
					wsect += fs->fsize;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	699b      	ldr	r3, [r3, #24]
 8005b7e:	697a      	ldr	r2, [r7, #20]
 8005b80:	4413      	add	r3, r2
 8005b82:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	7858      	ldrb	r0, [r3, #1]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8005b8e:	2301      	movs	r3, #1
 8005b90:	697a      	ldr	r2, [r7, #20]
 8005b92:	f7ff fd59 	bl	8005648 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	3b01      	subs	r3, #1
 8005b9a:	613b      	str	r3, [r7, #16]
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d8eb      	bhi.n	8005b7a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8005ba2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	3718      	adds	r7, #24
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}

08005bac <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b084      	sub	sp, #16
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
 8005bb4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bbe:	683a      	ldr	r2, [r7, #0]
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d01b      	beq.n	8005bfc <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8005bc4:	6878      	ldr	r0, [r7, #4]
 8005bc6:	f7ff ffad 	bl	8005b24 <sync_window>
 8005bca:	4603      	mov	r3, r0
 8005bcc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8005bce:	7bfb      	ldrb	r3, [r7, #15]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d113      	bne.n	8005bfc <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	7858      	ldrb	r0, [r3, #1]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8005bde:	2301      	movs	r3, #1
 8005be0:	683a      	ldr	r2, [r7, #0]
 8005be2:	f7ff fd11 	bl	8005608 <disk_read>
 8005be6:	4603      	mov	r3, r0
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d004      	beq.n	8005bf6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8005bec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005bf0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	683a      	ldr	r2, [r7, #0]
 8005bfa:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8005bfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3710      	adds	r7, #16
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
	...

08005c08 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b084      	sub	sp, #16
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f7ff ff87 	bl	8005b24 <sync_window>
 8005c16:	4603      	mov	r3, r0
 8005c18:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8005c1a:	7bfb      	ldrb	r3, [r7, #15]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d158      	bne.n	8005cd2 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	781b      	ldrb	r3, [r3, #0]
 8005c24:	2b03      	cmp	r3, #3
 8005c26:	d148      	bne.n	8005cba <sync_fs+0xb2>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	791b      	ldrb	r3, [r3, #4]
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d144      	bne.n	8005cba <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	3330      	adds	r3, #48	; 0x30
 8005c34:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c38:	2100      	movs	r1, #0
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f7ff fde5 	bl	800580a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	3330      	adds	r3, #48	; 0x30
 8005c44:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8005c48:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	f7ff fd74 	bl	800573a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	3330      	adds	r3, #48	; 0x30
 8005c56:	4921      	ldr	r1, [pc, #132]	; (8005cdc <sync_fs+0xd4>)
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f7ff fd89 	bl	8005770 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	3330      	adds	r3, #48	; 0x30
 8005c62:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8005c66:	491e      	ldr	r1, [pc, #120]	; (8005ce0 <sync_fs+0xd8>)
 8005c68:	4618      	mov	r0, r3
 8005c6a:	f7ff fd81 	bl	8005770 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	3330      	adds	r3, #48	; 0x30
 8005c72:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	691b      	ldr	r3, [r3, #16]
 8005c7a:	4619      	mov	r1, r3
 8005c7c:	4610      	mov	r0, r2
 8005c7e:	f7ff fd77 	bl	8005770 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	3330      	adds	r3, #48	; 0x30
 8005c86:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	68db      	ldr	r3, [r3, #12]
 8005c8e:	4619      	mov	r1, r3
 8005c90:	4610      	mov	r0, r2
 8005c92:	f7ff fd6d 	bl	8005770 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	69db      	ldr	r3, [r3, #28]
 8005c9a:	1c5a      	adds	r2, r3, #1
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	7858      	ldrb	r0, [r3, #1]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cae:	2301      	movs	r3, #1
 8005cb0:	f7ff fcca 	bl	8005648 <disk_write>
			fs->fsi_flag = 0;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	785b      	ldrb	r3, [r3, #1]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	2100      	movs	r1, #0
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	f7ff fce0 	bl	8005688 <disk_ioctl>
 8005cc8:	4603      	mov	r3, r0
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d001      	beq.n	8005cd2 <sync_fs+0xca>
 8005cce:	2301      	movs	r3, #1
 8005cd0:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8005cd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	3710      	adds	r7, #16
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bd80      	pop	{r7, pc}
 8005cdc:	41615252 	.word	0x41615252
 8005ce0:	61417272 	.word	0x61417272

08005ce4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b083      	sub	sp, #12
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
 8005cec:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	3b02      	subs	r3, #2
 8005cf2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	695b      	ldr	r3, [r3, #20]
 8005cf8:	3b02      	subs	r3, #2
 8005cfa:	683a      	ldr	r2, [r7, #0]
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d301      	bcc.n	8005d04 <clust2sect+0x20>
 8005d00:	2300      	movs	r3, #0
 8005d02:	e008      	b.n	8005d16 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	895b      	ldrh	r3, [r3, #10]
 8005d08:	461a      	mov	r2, r3
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	fb03 f202 	mul.w	r2, r3, r2
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d14:	4413      	add	r3, r2
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	370c      	adds	r7, #12
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d20:	4770      	bx	lr

08005d22 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8005d22:	b580      	push	{r7, lr}
 8005d24:	b086      	sub	sp, #24
 8005d26:	af00      	add	r7, sp, #0
 8005d28:	6078      	str	r0, [r7, #4]
 8005d2a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d904      	bls.n	8005d42 <get_fat+0x20>
 8005d38:	693b      	ldr	r3, [r7, #16]
 8005d3a:	695b      	ldr	r3, [r3, #20]
 8005d3c:	683a      	ldr	r2, [r7, #0]
 8005d3e:	429a      	cmp	r2, r3
 8005d40:	d302      	bcc.n	8005d48 <get_fat+0x26>
		val = 1;	/* Internal error */
 8005d42:	2301      	movs	r3, #1
 8005d44:	617b      	str	r3, [r7, #20]
 8005d46:	e08f      	b.n	8005e68 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8005d48:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005d4c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	781b      	ldrb	r3, [r3, #0]
 8005d52:	2b03      	cmp	r3, #3
 8005d54:	d062      	beq.n	8005e1c <get_fat+0xfa>
 8005d56:	2b03      	cmp	r3, #3
 8005d58:	dc7c      	bgt.n	8005e54 <get_fat+0x132>
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d002      	beq.n	8005d64 <get_fat+0x42>
 8005d5e:	2b02      	cmp	r3, #2
 8005d60:	d042      	beq.n	8005de8 <get_fat+0xc6>
 8005d62:	e077      	b.n	8005e54 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	60fb      	str	r3, [r7, #12]
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	085b      	lsrs	r3, r3, #1
 8005d6c:	68fa      	ldr	r2, [r7, #12]
 8005d6e:	4413      	add	r3, r2
 8005d70:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	6a1a      	ldr	r2, [r3, #32]
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	0a5b      	lsrs	r3, r3, #9
 8005d7a:	4413      	add	r3, r2
 8005d7c:	4619      	mov	r1, r3
 8005d7e:	6938      	ldr	r0, [r7, #16]
 8005d80:	f7ff ff14 	bl	8005bac <move_window>
 8005d84:	4603      	mov	r3, r0
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d167      	bne.n	8005e5a <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	1c5a      	adds	r2, r3, #1
 8005d8e:	60fa      	str	r2, [r7, #12]
 8005d90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d94:	693a      	ldr	r2, [r7, #16]
 8005d96:	4413      	add	r3, r2
 8005d98:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005d9c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005d9e:	693b      	ldr	r3, [r7, #16]
 8005da0:	6a1a      	ldr	r2, [r3, #32]
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	0a5b      	lsrs	r3, r3, #9
 8005da6:	4413      	add	r3, r2
 8005da8:	4619      	mov	r1, r3
 8005daa:	6938      	ldr	r0, [r7, #16]
 8005dac:	f7ff fefe 	bl	8005bac <move_window>
 8005db0:	4603      	mov	r3, r0
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d153      	bne.n	8005e5e <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dbc:	693a      	ldr	r2, [r7, #16]
 8005dbe:	4413      	add	r3, r2
 8005dc0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005dc4:	021b      	lsls	r3, r3, #8
 8005dc6:	461a      	mov	r2, r3
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	f003 0301 	and.w	r3, r3, #1
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d002      	beq.n	8005dde <get_fat+0xbc>
 8005dd8:	68bb      	ldr	r3, [r7, #8]
 8005dda:	091b      	lsrs	r3, r3, #4
 8005ddc:	e002      	b.n	8005de4 <get_fat+0xc2>
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005de4:	617b      	str	r3, [r7, #20]
			break;
 8005de6:	e03f      	b.n	8005e68 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	6a1a      	ldr	r2, [r3, #32]
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	0a1b      	lsrs	r3, r3, #8
 8005df0:	4413      	add	r3, r2
 8005df2:	4619      	mov	r1, r3
 8005df4:	6938      	ldr	r0, [r7, #16]
 8005df6:	f7ff fed9 	bl	8005bac <move_window>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d130      	bne.n	8005e62 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	005b      	lsls	r3, r3, #1
 8005e0a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8005e0e:	4413      	add	r3, r2
 8005e10:	4618      	mov	r0, r3
 8005e12:	f7ff fc57 	bl	80056c4 <ld_word>
 8005e16:	4603      	mov	r3, r0
 8005e18:	617b      	str	r3, [r7, #20]
			break;
 8005e1a:	e025      	b.n	8005e68 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	6a1a      	ldr	r2, [r3, #32]
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	09db      	lsrs	r3, r3, #7
 8005e24:	4413      	add	r3, r2
 8005e26:	4619      	mov	r1, r3
 8005e28:	6938      	ldr	r0, [r7, #16]
 8005e2a:	f7ff febf 	bl	8005bac <move_window>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d118      	bne.n	8005e66 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	009b      	lsls	r3, r3, #2
 8005e3e:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8005e42:	4413      	add	r3, r2
 8005e44:	4618      	mov	r0, r3
 8005e46:	f7ff fc55 	bl	80056f4 <ld_dword>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005e50:	617b      	str	r3, [r7, #20]
			break;
 8005e52:	e009      	b.n	8005e68 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8005e54:	2301      	movs	r3, #1
 8005e56:	617b      	str	r3, [r7, #20]
 8005e58:	e006      	b.n	8005e68 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005e5a:	bf00      	nop
 8005e5c:	e004      	b.n	8005e68 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005e5e:	bf00      	nop
 8005e60:	e002      	b.n	8005e68 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005e62:	bf00      	nop
 8005e64:	e000      	b.n	8005e68 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005e66:	bf00      	nop
		}
	}

	return val;
 8005e68:	697b      	ldr	r3, [r7, #20]
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3718      	adds	r7, #24
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}

08005e72 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8005e72:	b590      	push	{r4, r7, lr}
 8005e74:	b089      	sub	sp, #36	; 0x24
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	60f8      	str	r0, [r7, #12]
 8005e7a:	60b9      	str	r1, [r7, #8]
 8005e7c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8005e7e:	2302      	movs	r3, #2
 8005e80:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	f240 80d2 	bls.w	800602e <put_fat+0x1bc>
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	695b      	ldr	r3, [r3, #20]
 8005e8e:	68ba      	ldr	r2, [r7, #8]
 8005e90:	429a      	cmp	r2, r3
 8005e92:	f080 80cc 	bcs.w	800602e <put_fat+0x1bc>
		switch (fs->fs_type) {
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	781b      	ldrb	r3, [r3, #0]
 8005e9a:	2b03      	cmp	r3, #3
 8005e9c:	f000 8096 	beq.w	8005fcc <put_fat+0x15a>
 8005ea0:	2b03      	cmp	r3, #3
 8005ea2:	f300 80cd 	bgt.w	8006040 <put_fat+0x1ce>
 8005ea6:	2b01      	cmp	r3, #1
 8005ea8:	d002      	beq.n	8005eb0 <put_fat+0x3e>
 8005eaa:	2b02      	cmp	r3, #2
 8005eac:	d06e      	beq.n	8005f8c <put_fat+0x11a>
 8005eae:	e0c7      	b.n	8006040 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	61bb      	str	r3, [r7, #24]
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	085b      	lsrs	r3, r3, #1
 8005eb8:	69ba      	ldr	r2, [r7, #24]
 8005eba:	4413      	add	r3, r2
 8005ebc:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	6a1a      	ldr	r2, [r3, #32]
 8005ec2:	69bb      	ldr	r3, [r7, #24]
 8005ec4:	0a5b      	lsrs	r3, r3, #9
 8005ec6:	4413      	add	r3, r2
 8005ec8:	4619      	mov	r1, r3
 8005eca:	68f8      	ldr	r0, [r7, #12]
 8005ecc:	f7ff fe6e 	bl	8005bac <move_window>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005ed4:	7ffb      	ldrb	r3, [r7, #31]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	f040 80ab 	bne.w	8006032 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005ee2:	69bb      	ldr	r3, [r7, #24]
 8005ee4:	1c59      	adds	r1, r3, #1
 8005ee6:	61b9      	str	r1, [r7, #24]
 8005ee8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005eec:	4413      	add	r3, r2
 8005eee:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	f003 0301 	and.w	r3, r3, #1
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d00d      	beq.n	8005f16 <put_fat+0xa4>
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	781b      	ldrb	r3, [r3, #0]
 8005efe:	b25b      	sxtb	r3, r3
 8005f00:	f003 030f 	and.w	r3, r3, #15
 8005f04:	b25a      	sxtb	r2, r3
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	b2db      	uxtb	r3, r3
 8005f0a:	011b      	lsls	r3, r3, #4
 8005f0c:	b25b      	sxtb	r3, r3
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	b25b      	sxtb	r3, r3
 8005f12:	b2db      	uxtb	r3, r3
 8005f14:	e001      	b.n	8005f1a <put_fat+0xa8>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	b2db      	uxtb	r3, r3
 8005f1a:	697a      	ldr	r2, [r7, #20]
 8005f1c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2201      	movs	r2, #1
 8005f22:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6a1a      	ldr	r2, [r3, #32]
 8005f28:	69bb      	ldr	r3, [r7, #24]
 8005f2a:	0a5b      	lsrs	r3, r3, #9
 8005f2c:	4413      	add	r3, r2
 8005f2e:	4619      	mov	r1, r3
 8005f30:	68f8      	ldr	r0, [r7, #12]
 8005f32:	f7ff fe3b 	bl	8005bac <move_window>
 8005f36:	4603      	mov	r3, r0
 8005f38:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005f3a:	7ffb      	ldrb	r3, [r7, #31]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d17a      	bne.n	8006036 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005f46:	69bb      	ldr	r3, [r7, #24]
 8005f48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f4c:	4413      	add	r3, r2
 8005f4e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	f003 0301 	and.w	r3, r3, #1
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d003      	beq.n	8005f62 <put_fat+0xf0>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	091b      	lsrs	r3, r3, #4
 8005f5e:	b2db      	uxtb	r3, r3
 8005f60:	e00e      	b.n	8005f80 <put_fat+0x10e>
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	781b      	ldrb	r3, [r3, #0]
 8005f66:	b25b      	sxtb	r3, r3
 8005f68:	f023 030f 	bic.w	r3, r3, #15
 8005f6c:	b25a      	sxtb	r2, r3
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	0a1b      	lsrs	r3, r3, #8
 8005f72:	b25b      	sxtb	r3, r3
 8005f74:	f003 030f 	and.w	r3, r3, #15
 8005f78:	b25b      	sxtb	r3, r3
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	b25b      	sxtb	r3, r3
 8005f7e:	b2db      	uxtb	r3, r3
 8005f80:	697a      	ldr	r2, [r7, #20]
 8005f82:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2201      	movs	r2, #1
 8005f88:	70da      	strb	r2, [r3, #3]
			break;
 8005f8a:	e059      	b.n	8006040 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	6a1a      	ldr	r2, [r3, #32]
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	0a1b      	lsrs	r3, r3, #8
 8005f94:	4413      	add	r3, r2
 8005f96:	4619      	mov	r1, r3
 8005f98:	68f8      	ldr	r0, [r7, #12]
 8005f9a:	f7ff fe07 	bl	8005bac <move_window>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005fa2:	7ffb      	ldrb	r3, [r7, #31]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d148      	bne.n	800603a <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	005b      	lsls	r3, r3, #1
 8005fb2:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8005fb6:	4413      	add	r3, r2
 8005fb8:	687a      	ldr	r2, [r7, #4]
 8005fba:	b292      	uxth	r2, r2
 8005fbc:	4611      	mov	r1, r2
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f7ff fbbb 	bl	800573a <st_word>
			fs->wflag = 1;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	70da      	strb	r2, [r3, #3]
			break;
 8005fca:	e039      	b.n	8006040 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	6a1a      	ldr	r2, [r3, #32]
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	09db      	lsrs	r3, r3, #7
 8005fd4:	4413      	add	r3, r2
 8005fd6:	4619      	mov	r1, r3
 8005fd8:	68f8      	ldr	r0, [r7, #12]
 8005fda:	f7ff fde7 	bl	8005bac <move_window>
 8005fde:	4603      	mov	r3, r0
 8005fe0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005fe2:	7ffb      	ldrb	r3, [r7, #31]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d12a      	bne.n	800603e <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	009b      	lsls	r3, r3, #2
 8005ff8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8005ffc:	4413      	add	r3, r2
 8005ffe:	4618      	mov	r0, r3
 8006000:	f7ff fb78 	bl	80056f4 <ld_dword>
 8006004:	4603      	mov	r3, r0
 8006006:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800600a:	4323      	orrs	r3, r4
 800600c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	009b      	lsls	r3, r3, #2
 8006018:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800601c:	4413      	add	r3, r2
 800601e:	6879      	ldr	r1, [r7, #4]
 8006020:	4618      	mov	r0, r3
 8006022:	f7ff fba5 	bl	8005770 <st_dword>
			fs->wflag = 1;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2201      	movs	r2, #1
 800602a:	70da      	strb	r2, [r3, #3]
			break;
 800602c:	e008      	b.n	8006040 <put_fat+0x1ce>
		}
	}
 800602e:	bf00      	nop
 8006030:	e006      	b.n	8006040 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8006032:	bf00      	nop
 8006034:	e004      	b.n	8006040 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8006036:	bf00      	nop
 8006038:	e002      	b.n	8006040 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800603a:	bf00      	nop
 800603c:	e000      	b.n	8006040 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800603e:	bf00      	nop
	return res;
 8006040:	7ffb      	ldrb	r3, [r7, #31]
}
 8006042:	4618      	mov	r0, r3
 8006044:	3724      	adds	r7, #36	; 0x24
 8006046:	46bd      	mov	sp, r7
 8006048:	bd90      	pop	{r4, r7, pc}

0800604a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800604a:	b580      	push	{r7, lr}
 800604c:	b088      	sub	sp, #32
 800604e:	af00      	add	r7, sp, #0
 8006050:	60f8      	str	r0, [r7, #12]
 8006052:	60b9      	str	r1, [r7, #8]
 8006054:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8006056:	2300      	movs	r3, #0
 8006058:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	2b01      	cmp	r3, #1
 8006064:	d904      	bls.n	8006070 <remove_chain+0x26>
 8006066:	69bb      	ldr	r3, [r7, #24]
 8006068:	695b      	ldr	r3, [r3, #20]
 800606a:	68ba      	ldr	r2, [r7, #8]
 800606c:	429a      	cmp	r2, r3
 800606e:	d301      	bcc.n	8006074 <remove_chain+0x2a>
 8006070:	2302      	movs	r3, #2
 8006072:	e04b      	b.n	800610c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d00c      	beq.n	8006094 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800607a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800607e:	6879      	ldr	r1, [r7, #4]
 8006080:	69b8      	ldr	r0, [r7, #24]
 8006082:	f7ff fef6 	bl	8005e72 <put_fat>
 8006086:	4603      	mov	r3, r0
 8006088:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800608a:	7ffb      	ldrb	r3, [r7, #31]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d001      	beq.n	8006094 <remove_chain+0x4a>
 8006090:	7ffb      	ldrb	r3, [r7, #31]
 8006092:	e03b      	b.n	800610c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8006094:	68b9      	ldr	r1, [r7, #8]
 8006096:	68f8      	ldr	r0, [r7, #12]
 8006098:	f7ff fe43 	bl	8005d22 <get_fat>
 800609c:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d031      	beq.n	8006108 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	d101      	bne.n	80060ae <remove_chain+0x64>
 80060aa:	2302      	movs	r3, #2
 80060ac:	e02e      	b.n	800610c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80060b4:	d101      	bne.n	80060ba <remove_chain+0x70>
 80060b6:	2301      	movs	r3, #1
 80060b8:	e028      	b.n	800610c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80060ba:	2200      	movs	r2, #0
 80060bc:	68b9      	ldr	r1, [r7, #8]
 80060be:	69b8      	ldr	r0, [r7, #24]
 80060c0:	f7ff fed7 	bl	8005e72 <put_fat>
 80060c4:	4603      	mov	r3, r0
 80060c6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80060c8:	7ffb      	ldrb	r3, [r7, #31]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d001      	beq.n	80060d2 <remove_chain+0x88>
 80060ce:	7ffb      	ldrb	r3, [r7, #31]
 80060d0:	e01c      	b.n	800610c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80060d2:	69bb      	ldr	r3, [r7, #24]
 80060d4:	691a      	ldr	r2, [r3, #16]
 80060d6:	69bb      	ldr	r3, [r7, #24]
 80060d8:	695b      	ldr	r3, [r3, #20]
 80060da:	3b02      	subs	r3, #2
 80060dc:	429a      	cmp	r2, r3
 80060de:	d20b      	bcs.n	80060f8 <remove_chain+0xae>
			fs->free_clst++;
 80060e0:	69bb      	ldr	r3, [r7, #24]
 80060e2:	691b      	ldr	r3, [r3, #16]
 80060e4:	1c5a      	adds	r2, r3, #1
 80060e6:	69bb      	ldr	r3, [r7, #24]
 80060e8:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 80060ea:	69bb      	ldr	r3, [r7, #24]
 80060ec:	791b      	ldrb	r3, [r3, #4]
 80060ee:	f043 0301 	orr.w	r3, r3, #1
 80060f2:	b2da      	uxtb	r2, r3
 80060f4:	69bb      	ldr	r3, [r7, #24]
 80060f6:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80060fc:	69bb      	ldr	r3, [r7, #24]
 80060fe:	695b      	ldr	r3, [r3, #20]
 8006100:	68ba      	ldr	r2, [r7, #8]
 8006102:	429a      	cmp	r2, r3
 8006104:	d3c6      	bcc.n	8006094 <remove_chain+0x4a>
 8006106:	e000      	b.n	800610a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8006108:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800610a:	2300      	movs	r3, #0
}
 800610c:	4618      	mov	r0, r3
 800610e:	3720      	adds	r7, #32
 8006110:	46bd      	mov	sp, r7
 8006112:	bd80      	pop	{r7, pc}

08006114 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b088      	sub	sp, #32
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d10d      	bne.n	8006146 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800612a:	693b      	ldr	r3, [r7, #16]
 800612c:	68db      	ldr	r3, [r3, #12]
 800612e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8006130:	69bb      	ldr	r3, [r7, #24]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d004      	beq.n	8006140 <create_chain+0x2c>
 8006136:	693b      	ldr	r3, [r7, #16]
 8006138:	695b      	ldr	r3, [r3, #20]
 800613a:	69ba      	ldr	r2, [r7, #24]
 800613c:	429a      	cmp	r2, r3
 800613e:	d31b      	bcc.n	8006178 <create_chain+0x64>
 8006140:	2301      	movs	r3, #1
 8006142:	61bb      	str	r3, [r7, #24]
 8006144:	e018      	b.n	8006178 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8006146:	6839      	ldr	r1, [r7, #0]
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f7ff fdea 	bl	8005d22 <get_fat>
 800614e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2b01      	cmp	r3, #1
 8006154:	d801      	bhi.n	800615a <create_chain+0x46>
 8006156:	2301      	movs	r3, #1
 8006158:	e070      	b.n	800623c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006160:	d101      	bne.n	8006166 <create_chain+0x52>
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	e06a      	b.n	800623c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8006166:	693b      	ldr	r3, [r7, #16]
 8006168:	695b      	ldr	r3, [r3, #20]
 800616a:	68fa      	ldr	r2, [r7, #12]
 800616c:	429a      	cmp	r2, r3
 800616e:	d201      	bcs.n	8006174 <create_chain+0x60>
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	e063      	b.n	800623c <create_chain+0x128>
		scl = clst;
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8006178:	69bb      	ldr	r3, [r7, #24]
 800617a:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800617c:	69fb      	ldr	r3, [r7, #28]
 800617e:	3301      	adds	r3, #1
 8006180:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	695b      	ldr	r3, [r3, #20]
 8006186:	69fa      	ldr	r2, [r7, #28]
 8006188:	429a      	cmp	r2, r3
 800618a:	d307      	bcc.n	800619c <create_chain+0x88>
				ncl = 2;
 800618c:	2302      	movs	r3, #2
 800618e:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8006190:	69fa      	ldr	r2, [r7, #28]
 8006192:	69bb      	ldr	r3, [r7, #24]
 8006194:	429a      	cmp	r2, r3
 8006196:	d901      	bls.n	800619c <create_chain+0x88>
 8006198:	2300      	movs	r3, #0
 800619a:	e04f      	b.n	800623c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800619c:	69f9      	ldr	r1, [r7, #28]
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f7ff fdbf 	bl	8005d22 <get_fat>
 80061a4:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d00e      	beq.n	80061ca <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2b01      	cmp	r3, #1
 80061b0:	d003      	beq.n	80061ba <create_chain+0xa6>
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80061b8:	d101      	bne.n	80061be <create_chain+0xaa>
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	e03e      	b.n	800623c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80061be:	69fa      	ldr	r2, [r7, #28]
 80061c0:	69bb      	ldr	r3, [r7, #24]
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d1da      	bne.n	800617c <create_chain+0x68>
 80061c6:	2300      	movs	r3, #0
 80061c8:	e038      	b.n	800623c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80061ca:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80061cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80061d0:	69f9      	ldr	r1, [r7, #28]
 80061d2:	6938      	ldr	r0, [r7, #16]
 80061d4:	f7ff fe4d 	bl	8005e72 <put_fat>
 80061d8:	4603      	mov	r3, r0
 80061da:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80061dc:	7dfb      	ldrb	r3, [r7, #23]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d109      	bne.n	80061f6 <create_chain+0xe2>
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d006      	beq.n	80061f6 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80061e8:	69fa      	ldr	r2, [r7, #28]
 80061ea:	6839      	ldr	r1, [r7, #0]
 80061ec:	6938      	ldr	r0, [r7, #16]
 80061ee:	f7ff fe40 	bl	8005e72 <put_fat>
 80061f2:	4603      	mov	r3, r0
 80061f4:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80061f6:	7dfb      	ldrb	r3, [r7, #23]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d116      	bne.n	800622a <create_chain+0x116>
		fs->last_clst = ncl;
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	69fa      	ldr	r2, [r7, #28]
 8006200:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	691a      	ldr	r2, [r3, #16]
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	695b      	ldr	r3, [r3, #20]
 800620a:	3b02      	subs	r3, #2
 800620c:	429a      	cmp	r2, r3
 800620e:	d804      	bhi.n	800621a <create_chain+0x106>
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	691b      	ldr	r3, [r3, #16]
 8006214:	1e5a      	subs	r2, r3, #1
 8006216:	693b      	ldr	r3, [r7, #16]
 8006218:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800621a:	693b      	ldr	r3, [r7, #16]
 800621c:	791b      	ldrb	r3, [r3, #4]
 800621e:	f043 0301 	orr.w	r3, r3, #1
 8006222:	b2da      	uxtb	r2, r3
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	711a      	strb	r2, [r3, #4]
 8006228:	e007      	b.n	800623a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800622a:	7dfb      	ldrb	r3, [r7, #23]
 800622c:	2b01      	cmp	r3, #1
 800622e:	d102      	bne.n	8006236 <create_chain+0x122>
 8006230:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006234:	e000      	b.n	8006238 <create_chain+0x124>
 8006236:	2301      	movs	r3, #1
 8006238:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800623a:	69fb      	ldr	r3, [r7, #28]
}
 800623c:	4618      	mov	r0, r3
 800623e:	3720      	adds	r7, #32
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}

08006244 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8006244:	b480      	push	{r7}
 8006246:	b087      	sub	sp, #28
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
 800624c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006258:	3304      	adds	r3, #4
 800625a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	0a5b      	lsrs	r3, r3, #9
 8006260:	68fa      	ldr	r2, [r7, #12]
 8006262:	8952      	ldrh	r2, [r2, #10]
 8006264:	fbb3 f3f2 	udiv	r3, r3, r2
 8006268:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	1d1a      	adds	r2, r3, #4
 800626e:	613a      	str	r2, [r7, #16]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d101      	bne.n	800627e <clmt_clust+0x3a>
 800627a:	2300      	movs	r3, #0
 800627c:	e010      	b.n	80062a0 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800627e:	697a      	ldr	r2, [r7, #20]
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	429a      	cmp	r2, r3
 8006284:	d307      	bcc.n	8006296 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8006286:	697a      	ldr	r2, [r7, #20]
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	1ad3      	subs	r3, r2, r3
 800628c:	617b      	str	r3, [r7, #20]
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	3304      	adds	r3, #4
 8006292:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006294:	e7e9      	b.n	800626a <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8006296:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	681a      	ldr	r2, [r3, #0]
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	4413      	add	r3, r2
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	371c      	adds	r7, #28
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr

080062ac <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b086      	sub	sp, #24
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
 80062b4:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80062c2:	d204      	bcs.n	80062ce <dir_sdi+0x22>
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	f003 031f 	and.w	r3, r3, #31
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d001      	beq.n	80062d2 <dir_sdi+0x26>
		return FR_INT_ERR;
 80062ce:	2302      	movs	r3, #2
 80062d0:	e063      	b.n	800639a <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	683a      	ldr	r2, [r7, #0]
 80062d6:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d106      	bne.n	80062f2 <dir_sdi+0x46>
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	781b      	ldrb	r3, [r3, #0]
 80062e8:	2b02      	cmp	r3, #2
 80062ea:	d902      	bls.n	80062f2 <dir_sdi+0x46>
		clst = fs->dirbase;
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062f0:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d10c      	bne.n	8006312 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	095b      	lsrs	r3, r3, #5
 80062fc:	693a      	ldr	r2, [r7, #16]
 80062fe:	8912      	ldrh	r2, [r2, #8]
 8006300:	4293      	cmp	r3, r2
 8006302:	d301      	bcc.n	8006308 <dir_sdi+0x5c>
 8006304:	2302      	movs	r3, #2
 8006306:	e048      	b.n	800639a <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	61da      	str	r2, [r3, #28]
 8006310:	e029      	b.n	8006366 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	895b      	ldrh	r3, [r3, #10]
 8006316:	025b      	lsls	r3, r3, #9
 8006318:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800631a:	e019      	b.n	8006350 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6979      	ldr	r1, [r7, #20]
 8006320:	4618      	mov	r0, r3
 8006322:	f7ff fcfe 	bl	8005d22 <get_fat>
 8006326:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800632e:	d101      	bne.n	8006334 <dir_sdi+0x88>
 8006330:	2301      	movs	r3, #1
 8006332:	e032      	b.n	800639a <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	2b01      	cmp	r3, #1
 8006338:	d904      	bls.n	8006344 <dir_sdi+0x98>
 800633a:	693b      	ldr	r3, [r7, #16]
 800633c:	695b      	ldr	r3, [r3, #20]
 800633e:	697a      	ldr	r2, [r7, #20]
 8006340:	429a      	cmp	r2, r3
 8006342:	d301      	bcc.n	8006348 <dir_sdi+0x9c>
 8006344:	2302      	movs	r3, #2
 8006346:	e028      	b.n	800639a <dir_sdi+0xee>
			ofs -= csz;
 8006348:	683a      	ldr	r2, [r7, #0]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	1ad3      	subs	r3, r2, r3
 800634e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006350:	683a      	ldr	r2, [r7, #0]
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	429a      	cmp	r2, r3
 8006356:	d2e1      	bcs.n	800631c <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8006358:	6979      	ldr	r1, [r7, #20]
 800635a:	6938      	ldr	r0, [r7, #16]
 800635c:	f7ff fcc2 	bl	8005ce4 <clust2sect>
 8006360:	4602      	mov	r2, r0
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	697a      	ldr	r2, [r7, #20]
 800636a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	69db      	ldr	r3, [r3, #28]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d101      	bne.n	8006378 <dir_sdi+0xcc>
 8006374:	2302      	movs	r3, #2
 8006376:	e010      	b.n	800639a <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	69da      	ldr	r2, [r3, #28]
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	0a5b      	lsrs	r3, r3, #9
 8006380:	441a      	add	r2, r3
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006392:	441a      	add	r2, r3
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006398:	2300      	movs	r3, #0
}
 800639a:	4618      	mov	r0, r3
 800639c:	3718      	adds	r7, #24
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}

080063a2 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80063a2:	b580      	push	{r7, lr}
 80063a4:	b086      	sub	sp, #24
 80063a6:	af00      	add	r7, sp, #0
 80063a8:	6078      	str	r0, [r7, #4]
 80063aa:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	695b      	ldr	r3, [r3, #20]
 80063b6:	3320      	adds	r3, #32
 80063b8:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	69db      	ldr	r3, [r3, #28]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d003      	beq.n	80063ca <dir_next+0x28>
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80063c8:	d301      	bcc.n	80063ce <dir_next+0x2c>
 80063ca:	2304      	movs	r3, #4
 80063cc:	e0aa      	b.n	8006524 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	f040 8098 	bne.w	800650a <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	69db      	ldr	r3, [r3, #28]
 80063de:	1c5a      	adds	r2, r3, #1
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	699b      	ldr	r3, [r3, #24]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d10b      	bne.n	8006404 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	095b      	lsrs	r3, r3, #5
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	8912      	ldrh	r2, [r2, #8]
 80063f4:	4293      	cmp	r3, r2
 80063f6:	f0c0 8088 	bcc.w	800650a <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2200      	movs	r2, #0
 80063fe:	61da      	str	r2, [r3, #28]
 8006400:	2304      	movs	r3, #4
 8006402:	e08f      	b.n	8006524 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	0a5b      	lsrs	r3, r3, #9
 8006408:	68fa      	ldr	r2, [r7, #12]
 800640a:	8952      	ldrh	r2, [r2, #10]
 800640c:	3a01      	subs	r2, #1
 800640e:	4013      	ands	r3, r2
 8006410:	2b00      	cmp	r3, #0
 8006412:	d17a      	bne.n	800650a <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8006414:	687a      	ldr	r2, [r7, #4]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	699b      	ldr	r3, [r3, #24]
 800641a:	4619      	mov	r1, r3
 800641c:	4610      	mov	r0, r2
 800641e:	f7ff fc80 	bl	8005d22 <get_fat>
 8006422:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8006424:	697b      	ldr	r3, [r7, #20]
 8006426:	2b01      	cmp	r3, #1
 8006428:	d801      	bhi.n	800642e <dir_next+0x8c>
 800642a:	2302      	movs	r3, #2
 800642c:	e07a      	b.n	8006524 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006434:	d101      	bne.n	800643a <dir_next+0x98>
 8006436:	2301      	movs	r3, #1
 8006438:	e074      	b.n	8006524 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	695b      	ldr	r3, [r3, #20]
 800643e:	697a      	ldr	r2, [r7, #20]
 8006440:	429a      	cmp	r2, r3
 8006442:	d358      	bcc.n	80064f6 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d104      	bne.n	8006454 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2200      	movs	r2, #0
 800644e:	61da      	str	r2, [r3, #28]
 8006450:	2304      	movs	r3, #4
 8006452:	e067      	b.n	8006524 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8006454:	687a      	ldr	r2, [r7, #4]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	699b      	ldr	r3, [r3, #24]
 800645a:	4619      	mov	r1, r3
 800645c:	4610      	mov	r0, r2
 800645e:	f7ff fe59 	bl	8006114 <create_chain>
 8006462:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8006464:	697b      	ldr	r3, [r7, #20]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d101      	bne.n	800646e <dir_next+0xcc>
 800646a:	2307      	movs	r3, #7
 800646c:	e05a      	b.n	8006524 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	2b01      	cmp	r3, #1
 8006472:	d101      	bne.n	8006478 <dir_next+0xd6>
 8006474:	2302      	movs	r3, #2
 8006476:	e055      	b.n	8006524 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006478:	697b      	ldr	r3, [r7, #20]
 800647a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800647e:	d101      	bne.n	8006484 <dir_next+0xe2>
 8006480:	2301      	movs	r3, #1
 8006482:	e04f      	b.n	8006524 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8006484:	68f8      	ldr	r0, [r7, #12]
 8006486:	f7ff fb4d 	bl	8005b24 <sync_window>
 800648a:	4603      	mov	r3, r0
 800648c:	2b00      	cmp	r3, #0
 800648e:	d001      	beq.n	8006494 <dir_next+0xf2>
 8006490:	2301      	movs	r3, #1
 8006492:	e047      	b.n	8006524 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	3330      	adds	r3, #48	; 0x30
 8006498:	f44f 7200 	mov.w	r2, #512	; 0x200
 800649c:	2100      	movs	r1, #0
 800649e:	4618      	mov	r0, r3
 80064a0:	f7ff f9b3 	bl	800580a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80064a4:	2300      	movs	r3, #0
 80064a6:	613b      	str	r3, [r7, #16]
 80064a8:	6979      	ldr	r1, [r7, #20]
 80064aa:	68f8      	ldr	r0, [r7, #12]
 80064ac:	f7ff fc1a 	bl	8005ce4 <clust2sect>
 80064b0:	4602      	mov	r2, r0
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80064b6:	e012      	b.n	80064de <dir_next+0x13c>
						fs->wflag = 1;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2201      	movs	r2, #1
 80064bc:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80064be:	68f8      	ldr	r0, [r7, #12]
 80064c0:	f7ff fb30 	bl	8005b24 <sync_window>
 80064c4:	4603      	mov	r3, r0
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d001      	beq.n	80064ce <dir_next+0x12c>
 80064ca:	2301      	movs	r3, #1
 80064cc:	e02a      	b.n	8006524 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	3301      	adds	r3, #1
 80064d2:	613b      	str	r3, [r7, #16]
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064d8:	1c5a      	adds	r2, r3, #1
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	62da      	str	r2, [r3, #44]	; 0x2c
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	895b      	ldrh	r3, [r3, #10]
 80064e2:	461a      	mov	r2, r3
 80064e4:	693b      	ldr	r3, [r7, #16]
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d3e6      	bcc.n	80064b8 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064ee:	693b      	ldr	r3, [r7, #16]
 80064f0:	1ad2      	subs	r2, r2, r3
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	697a      	ldr	r2, [r7, #20]
 80064fa:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80064fc:	6979      	ldr	r1, [r7, #20]
 80064fe:	68f8      	ldr	r0, [r7, #12]
 8006500:	f7ff fbf0 	bl	8005ce4 <clust2sect>
 8006504:	4602      	mov	r2, r0
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	68ba      	ldr	r2, [r7, #8]
 800650e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006516:	68bb      	ldr	r3, [r7, #8]
 8006518:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800651c:	441a      	add	r2, r3
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006522:	2300      	movs	r3, #0
}
 8006524:	4618      	mov	r0, r3
 8006526:	3718      	adds	r7, #24
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}

0800652c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b086      	sub	sp, #24
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
 8006534:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800653c:	2100      	movs	r1, #0
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f7ff feb4 	bl	80062ac <dir_sdi>
 8006544:	4603      	mov	r3, r0
 8006546:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8006548:	7dfb      	ldrb	r3, [r7, #23]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d12b      	bne.n	80065a6 <dir_alloc+0x7a>
		n = 0;
 800654e:	2300      	movs	r3, #0
 8006550:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	69db      	ldr	r3, [r3, #28]
 8006556:	4619      	mov	r1, r3
 8006558:	68f8      	ldr	r0, [r7, #12]
 800655a:	f7ff fb27 	bl	8005bac <move_window>
 800655e:	4603      	mov	r3, r0
 8006560:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006562:	7dfb      	ldrb	r3, [r7, #23]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d11d      	bne.n	80065a4 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6a1b      	ldr	r3, [r3, #32]
 800656c:	781b      	ldrb	r3, [r3, #0]
 800656e:	2be5      	cmp	r3, #229	; 0xe5
 8006570:	d004      	beq.n	800657c <dir_alloc+0x50>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6a1b      	ldr	r3, [r3, #32]
 8006576:	781b      	ldrb	r3, [r3, #0]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d107      	bne.n	800658c <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800657c:	693b      	ldr	r3, [r7, #16]
 800657e:	3301      	adds	r3, #1
 8006580:	613b      	str	r3, [r7, #16]
 8006582:	693a      	ldr	r2, [r7, #16]
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	429a      	cmp	r2, r3
 8006588:	d102      	bne.n	8006590 <dir_alloc+0x64>
 800658a:	e00c      	b.n	80065a6 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800658c:	2300      	movs	r3, #0
 800658e:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8006590:	2101      	movs	r1, #1
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f7ff ff05 	bl	80063a2 <dir_next>
 8006598:	4603      	mov	r3, r0
 800659a:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800659c:	7dfb      	ldrb	r3, [r7, #23]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d0d7      	beq.n	8006552 <dir_alloc+0x26>
 80065a2:	e000      	b.n	80065a6 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80065a4:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80065a6:	7dfb      	ldrb	r3, [r7, #23]
 80065a8:	2b04      	cmp	r3, #4
 80065aa:	d101      	bne.n	80065b0 <dir_alloc+0x84>
 80065ac:	2307      	movs	r3, #7
 80065ae:	75fb      	strb	r3, [r7, #23]
	return res;
 80065b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80065b2:	4618      	mov	r0, r3
 80065b4:	3718      	adds	r7, #24
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}

080065ba <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80065ba:	b580      	push	{r7, lr}
 80065bc:	b084      	sub	sp, #16
 80065be:	af00      	add	r7, sp, #0
 80065c0:	6078      	str	r0, [r7, #4]
 80065c2:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	331a      	adds	r3, #26
 80065c8:	4618      	mov	r0, r3
 80065ca:	f7ff f87b 	bl	80056c4 <ld_word>
 80065ce:	4603      	mov	r3, r0
 80065d0:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	781b      	ldrb	r3, [r3, #0]
 80065d6:	2b03      	cmp	r3, #3
 80065d8:	d109      	bne.n	80065ee <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	3314      	adds	r3, #20
 80065de:	4618      	mov	r0, r3
 80065e0:	f7ff f870 	bl	80056c4 <ld_word>
 80065e4:	4603      	mov	r3, r0
 80065e6:	041b      	lsls	r3, r3, #16
 80065e8:	68fa      	ldr	r2, [r7, #12]
 80065ea:	4313      	orrs	r3, r2
 80065ec:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80065ee:	68fb      	ldr	r3, [r7, #12]
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3710      	adds	r7, #16
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}

080065f8 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b084      	sub	sp, #16
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	60f8      	str	r0, [r7, #12]
 8006600:	60b9      	str	r1, [r7, #8]
 8006602:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	331a      	adds	r3, #26
 8006608:	687a      	ldr	r2, [r7, #4]
 800660a:	b292      	uxth	r2, r2
 800660c:	4611      	mov	r1, r2
 800660e:	4618      	mov	r0, r3
 8006610:	f7ff f893 	bl	800573a <st_word>
	if (fs->fs_type == FS_FAT32) {
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	781b      	ldrb	r3, [r3, #0]
 8006618:	2b03      	cmp	r3, #3
 800661a:	d109      	bne.n	8006630 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	f103 0214 	add.w	r2, r3, #20
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	0c1b      	lsrs	r3, r3, #16
 8006626:	b29b      	uxth	r3, r3
 8006628:	4619      	mov	r1, r3
 800662a:	4610      	mov	r0, r2
 800662c:	f7ff f885 	bl	800573a <st_word>
	}
}
 8006630:	bf00      	nop
 8006632:	3710      	adds	r7, #16
 8006634:	46bd      	mov	sp, r7
 8006636:	bd80      	pop	{r7, pc}

08006638 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b086      	sub	sp, #24
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
 8006640:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8006642:	2304      	movs	r3, #4
 8006644:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 800664c:	e03c      	b.n	80066c8 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	69db      	ldr	r3, [r3, #28]
 8006652:	4619      	mov	r1, r3
 8006654:	6938      	ldr	r0, [r7, #16]
 8006656:	f7ff faa9 	bl	8005bac <move_window>
 800665a:	4603      	mov	r3, r0
 800665c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800665e:	7dfb      	ldrb	r3, [r7, #23]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d136      	bne.n	80066d2 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6a1b      	ldr	r3, [r3, #32]
 8006668:	781b      	ldrb	r3, [r3, #0]
 800666a:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 800666c:	7bfb      	ldrb	r3, [r7, #15]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d102      	bne.n	8006678 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8006672:	2304      	movs	r3, #4
 8006674:	75fb      	strb	r3, [r7, #23]
 8006676:	e031      	b.n	80066dc <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6a1b      	ldr	r3, [r3, #32]
 800667c:	330b      	adds	r3, #11
 800667e:	781b      	ldrb	r3, [r3, #0]
 8006680:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006684:	73bb      	strb	r3, [r7, #14]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	7bba      	ldrb	r2, [r7, #14]
 800668a:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 800668c:	7bfb      	ldrb	r3, [r7, #15]
 800668e:	2be5      	cmp	r3, #229	; 0xe5
 8006690:	d011      	beq.n	80066b6 <dir_read+0x7e>
 8006692:	7bfb      	ldrb	r3, [r7, #15]
 8006694:	2b2e      	cmp	r3, #46	; 0x2e
 8006696:	d00e      	beq.n	80066b6 <dir_read+0x7e>
 8006698:	7bbb      	ldrb	r3, [r7, #14]
 800669a:	2b0f      	cmp	r3, #15
 800669c:	d00b      	beq.n	80066b6 <dir_read+0x7e>
 800669e:	7bbb      	ldrb	r3, [r7, #14]
 80066a0:	f023 0320 	bic.w	r3, r3, #32
 80066a4:	2b08      	cmp	r3, #8
 80066a6:	bf0c      	ite	eq
 80066a8:	2301      	moveq	r3, #1
 80066aa:	2300      	movne	r3, #0
 80066ac:	b2db      	uxtb	r3, r3
 80066ae:	461a      	mov	r2, r3
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d00f      	beq.n	80066d6 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 80066b6:	2100      	movs	r1, #0
 80066b8:	6878      	ldr	r0, [r7, #4]
 80066ba:	f7ff fe72 	bl	80063a2 <dir_next>
 80066be:	4603      	mov	r3, r0
 80066c0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80066c2:	7dfb      	ldrb	r3, [r7, #23]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d108      	bne.n	80066da <dir_read+0xa2>
	while (dp->sect) {
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	69db      	ldr	r3, [r3, #28]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d1be      	bne.n	800664e <dir_read+0x16>
 80066d0:	e004      	b.n	80066dc <dir_read+0xa4>
		if (res != FR_OK) break;
 80066d2:	bf00      	nop
 80066d4:	e002      	b.n	80066dc <dir_read+0xa4>
				break;
 80066d6:	bf00      	nop
 80066d8:	e000      	b.n	80066dc <dir_read+0xa4>
		if (res != FR_OK) break;
 80066da:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 80066dc:	7dfb      	ldrb	r3, [r7, #23]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d002      	beq.n	80066e8 <dir_read+0xb0>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2200      	movs	r2, #0
 80066e6:	61da      	str	r2, [r3, #28]
	return res;
 80066e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3718      	adds	r7, #24
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}

080066f2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80066f2:	b580      	push	{r7, lr}
 80066f4:	b086      	sub	sp, #24
 80066f6:	af00      	add	r7, sp, #0
 80066f8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006700:	2100      	movs	r1, #0
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f7ff fdd2 	bl	80062ac <dir_sdi>
 8006708:	4603      	mov	r3, r0
 800670a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800670c:	7dfb      	ldrb	r3, [r7, #23]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d001      	beq.n	8006716 <dir_find+0x24>
 8006712:	7dfb      	ldrb	r3, [r7, #23]
 8006714:	e03e      	b.n	8006794 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	69db      	ldr	r3, [r3, #28]
 800671a:	4619      	mov	r1, r3
 800671c:	6938      	ldr	r0, [r7, #16]
 800671e:	f7ff fa45 	bl	8005bac <move_window>
 8006722:	4603      	mov	r3, r0
 8006724:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006726:	7dfb      	ldrb	r3, [r7, #23]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d12f      	bne.n	800678c <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6a1b      	ldr	r3, [r3, #32]
 8006730:	781b      	ldrb	r3, [r3, #0]
 8006732:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8006734:	7bfb      	ldrb	r3, [r7, #15]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d102      	bne.n	8006740 <dir_find+0x4e>
 800673a:	2304      	movs	r3, #4
 800673c:	75fb      	strb	r3, [r7, #23]
 800673e:	e028      	b.n	8006792 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6a1b      	ldr	r3, [r3, #32]
 8006744:	330b      	adds	r3, #11
 8006746:	781b      	ldrb	r3, [r3, #0]
 8006748:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800674c:	b2da      	uxtb	r2, r3
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6a1b      	ldr	r3, [r3, #32]
 8006756:	330b      	adds	r3, #11
 8006758:	781b      	ldrb	r3, [r3, #0]
 800675a:	f003 0308 	and.w	r3, r3, #8
 800675e:	2b00      	cmp	r3, #0
 8006760:	d10a      	bne.n	8006778 <dir_find+0x86>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6a18      	ldr	r0, [r3, #32]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	3324      	adds	r3, #36	; 0x24
 800676a:	220b      	movs	r2, #11
 800676c:	4619      	mov	r1, r3
 800676e:	f7ff f867 	bl	8005840 <mem_cmp>
 8006772:	4603      	mov	r3, r0
 8006774:	2b00      	cmp	r3, #0
 8006776:	d00b      	beq.n	8006790 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8006778:	2100      	movs	r1, #0
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f7ff fe11 	bl	80063a2 <dir_next>
 8006780:	4603      	mov	r3, r0
 8006782:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8006784:	7dfb      	ldrb	r3, [r7, #23]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d0c5      	beq.n	8006716 <dir_find+0x24>
 800678a:	e002      	b.n	8006792 <dir_find+0xa0>
		if (res != FR_OK) break;
 800678c:	bf00      	nop
 800678e:	e000      	b.n	8006792 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8006790:	bf00      	nop

	return res;
 8006792:	7dfb      	ldrb	r3, [r7, #23]
}
 8006794:	4618      	mov	r0, r3
 8006796:	3718      	adds	r7, #24
 8006798:	46bd      	mov	sp, r7
 800679a:	bd80      	pop	{r7, pc}

0800679c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b084      	sub	sp, #16
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80067aa:	2101      	movs	r1, #1
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f7ff febd 	bl	800652c <dir_alloc>
 80067b2:	4603      	mov	r3, r0
 80067b4:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80067b6:	7bfb      	ldrb	r3, [r7, #15]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d11c      	bne.n	80067f6 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	69db      	ldr	r3, [r3, #28]
 80067c0:	4619      	mov	r1, r3
 80067c2:	68b8      	ldr	r0, [r7, #8]
 80067c4:	f7ff f9f2 	bl	8005bac <move_window>
 80067c8:	4603      	mov	r3, r0
 80067ca:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80067cc:	7bfb      	ldrb	r3, [r7, #15]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d111      	bne.n	80067f6 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6a1b      	ldr	r3, [r3, #32]
 80067d6:	2220      	movs	r2, #32
 80067d8:	2100      	movs	r1, #0
 80067da:	4618      	mov	r0, r3
 80067dc:	f7ff f815 	bl	800580a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6a18      	ldr	r0, [r3, #32]
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	3324      	adds	r3, #36	; 0x24
 80067e8:	220b      	movs	r2, #11
 80067ea:	4619      	mov	r1, r3
 80067ec:	f7fe ffec 	bl	80057c8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	2201      	movs	r2, #1
 80067f4:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80067f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	3710      	adds	r7, #16
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}

08006800 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b084      	sub	sp, #16
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	69db      	ldr	r3, [r3, #28]
 8006812:	4619      	mov	r1, r3
 8006814:	68f8      	ldr	r0, [r7, #12]
 8006816:	f7ff f9c9 	bl	8005bac <move_window>
 800681a:	4603      	mov	r3, r0
 800681c:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 800681e:	7afb      	ldrb	r3, [r7, #11]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d106      	bne.n	8006832 <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6a1b      	ldr	r3, [r3, #32]
 8006828:	22e5      	movs	r2, #229	; 0xe5
 800682a:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2201      	movs	r2, #1
 8006830:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 8006832:	7afb      	ldrb	r3, [r7, #11]
}
 8006834:	4618      	mov	r0, r3
 8006836:	3710      	adds	r7, #16
 8006838:	46bd      	mov	sp, r7
 800683a:	bd80      	pop	{r7, pc}

0800683c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b088      	sub	sp, #32
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
 8006844:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	60fb      	str	r3, [r7, #12]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	3324      	adds	r3, #36	; 0x24
 8006850:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8006852:	220b      	movs	r2, #11
 8006854:	2120      	movs	r1, #32
 8006856:	68b8      	ldr	r0, [r7, #8]
 8006858:	f7fe ffd7 	bl	800580a <mem_set>
	si = i = 0; ni = 8;
 800685c:	2300      	movs	r3, #0
 800685e:	613b      	str	r3, [r7, #16]
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	61fb      	str	r3, [r7, #28]
 8006864:	2308      	movs	r3, #8
 8006866:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8006868:	69fb      	ldr	r3, [r7, #28]
 800686a:	1c5a      	adds	r2, r3, #1
 800686c:	61fa      	str	r2, [r7, #28]
 800686e:	68fa      	ldr	r2, [r7, #12]
 8006870:	4413      	add	r3, r2
 8006872:	781b      	ldrb	r3, [r3, #0]
 8006874:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8006876:	7efb      	ldrb	r3, [r7, #27]
 8006878:	2b20      	cmp	r3, #32
 800687a:	d94e      	bls.n	800691a <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800687c:	7efb      	ldrb	r3, [r7, #27]
 800687e:	2b2f      	cmp	r3, #47	; 0x2f
 8006880:	d006      	beq.n	8006890 <create_name+0x54>
 8006882:	7efb      	ldrb	r3, [r7, #27]
 8006884:	2b5c      	cmp	r3, #92	; 0x5c
 8006886:	d110      	bne.n	80068aa <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8006888:	e002      	b.n	8006890 <create_name+0x54>
 800688a:	69fb      	ldr	r3, [r7, #28]
 800688c:	3301      	adds	r3, #1
 800688e:	61fb      	str	r3, [r7, #28]
 8006890:	68fa      	ldr	r2, [r7, #12]
 8006892:	69fb      	ldr	r3, [r7, #28]
 8006894:	4413      	add	r3, r2
 8006896:	781b      	ldrb	r3, [r3, #0]
 8006898:	2b2f      	cmp	r3, #47	; 0x2f
 800689a:	d0f6      	beq.n	800688a <create_name+0x4e>
 800689c:	68fa      	ldr	r2, [r7, #12]
 800689e:	69fb      	ldr	r3, [r7, #28]
 80068a0:	4413      	add	r3, r2
 80068a2:	781b      	ldrb	r3, [r3, #0]
 80068a4:	2b5c      	cmp	r3, #92	; 0x5c
 80068a6:	d0f0      	beq.n	800688a <create_name+0x4e>
			break;
 80068a8:	e038      	b.n	800691c <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80068aa:	7efb      	ldrb	r3, [r7, #27]
 80068ac:	2b2e      	cmp	r3, #46	; 0x2e
 80068ae:	d003      	beq.n	80068b8 <create_name+0x7c>
 80068b0:	693a      	ldr	r2, [r7, #16]
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	429a      	cmp	r2, r3
 80068b6:	d30c      	bcc.n	80068d2 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	2b0b      	cmp	r3, #11
 80068bc:	d002      	beq.n	80068c4 <create_name+0x88>
 80068be:	7efb      	ldrb	r3, [r7, #27]
 80068c0:	2b2e      	cmp	r3, #46	; 0x2e
 80068c2:	d001      	beq.n	80068c8 <create_name+0x8c>
 80068c4:	2306      	movs	r3, #6
 80068c6:	e044      	b.n	8006952 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80068c8:	2308      	movs	r3, #8
 80068ca:	613b      	str	r3, [r7, #16]
 80068cc:	230b      	movs	r3, #11
 80068ce:	617b      	str	r3, [r7, #20]
			continue;
 80068d0:	e022      	b.n	8006918 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80068d2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	da04      	bge.n	80068e4 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80068da:	7efb      	ldrb	r3, [r7, #27]
 80068dc:	3b80      	subs	r3, #128	; 0x80
 80068de:	4a1f      	ldr	r2, [pc, #124]	; (800695c <create_name+0x120>)
 80068e0:	5cd3      	ldrb	r3, [r2, r3]
 80068e2:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80068e4:	7efb      	ldrb	r3, [r7, #27]
 80068e6:	4619      	mov	r1, r3
 80068e8:	481d      	ldr	r0, [pc, #116]	; (8006960 <create_name+0x124>)
 80068ea:	f7fe ffd0 	bl	800588e <chk_chr>
 80068ee:	4603      	mov	r3, r0
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d001      	beq.n	80068f8 <create_name+0xbc>
 80068f4:	2306      	movs	r3, #6
 80068f6:	e02c      	b.n	8006952 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80068f8:	7efb      	ldrb	r3, [r7, #27]
 80068fa:	2b60      	cmp	r3, #96	; 0x60
 80068fc:	d905      	bls.n	800690a <create_name+0xce>
 80068fe:	7efb      	ldrb	r3, [r7, #27]
 8006900:	2b7a      	cmp	r3, #122	; 0x7a
 8006902:	d802      	bhi.n	800690a <create_name+0xce>
 8006904:	7efb      	ldrb	r3, [r7, #27]
 8006906:	3b20      	subs	r3, #32
 8006908:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800690a:	693b      	ldr	r3, [r7, #16]
 800690c:	1c5a      	adds	r2, r3, #1
 800690e:	613a      	str	r2, [r7, #16]
 8006910:	68ba      	ldr	r2, [r7, #8]
 8006912:	4413      	add	r3, r2
 8006914:	7efa      	ldrb	r2, [r7, #27]
 8006916:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8006918:	e7a6      	b.n	8006868 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800691a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800691c:	68fa      	ldr	r2, [r7, #12]
 800691e:	69fb      	ldr	r3, [r7, #28]
 8006920:	441a      	add	r2, r3
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d101      	bne.n	8006930 <create_name+0xf4>
 800692c:	2306      	movs	r3, #6
 800692e:	e010      	b.n	8006952 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	781b      	ldrb	r3, [r3, #0]
 8006934:	2be5      	cmp	r3, #229	; 0xe5
 8006936:	d102      	bne.n	800693e <create_name+0x102>
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	2205      	movs	r2, #5
 800693c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800693e:	7efb      	ldrb	r3, [r7, #27]
 8006940:	2b20      	cmp	r3, #32
 8006942:	d801      	bhi.n	8006948 <create_name+0x10c>
 8006944:	2204      	movs	r2, #4
 8006946:	e000      	b.n	800694a <create_name+0x10e>
 8006948:	2200      	movs	r2, #0
 800694a:	68bb      	ldr	r3, [r7, #8]
 800694c:	330b      	adds	r3, #11
 800694e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8006950:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8006952:	4618      	mov	r0, r3
 8006954:	3720      	adds	r7, #32
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}
 800695a:	bf00      	nop
 800695c:	08008a7c 	.word	0x08008a7c
 8006960:	08008a20 	.word	0x08008a20

08006964 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b086      	sub	sp, #24
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
 800696c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8006972:	693b      	ldr	r3, [r7, #16]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8006978:	e002      	b.n	8006980 <follow_path+0x1c>
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	3301      	adds	r3, #1
 800697e:	603b      	str	r3, [r7, #0]
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	781b      	ldrb	r3, [r3, #0]
 8006984:	2b2f      	cmp	r3, #47	; 0x2f
 8006986:	d0f8      	beq.n	800697a <follow_path+0x16>
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	781b      	ldrb	r3, [r3, #0]
 800698c:	2b5c      	cmp	r3, #92	; 0x5c
 800698e:	d0f4      	beq.n	800697a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8006990:	693b      	ldr	r3, [r7, #16]
 8006992:	2200      	movs	r2, #0
 8006994:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	781b      	ldrb	r3, [r3, #0]
 800699a:	2b1f      	cmp	r3, #31
 800699c:	d80a      	bhi.n	80069b4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2280      	movs	r2, #128	; 0x80
 80069a2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80069a6:	2100      	movs	r1, #0
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	f7ff fc7f 	bl	80062ac <dir_sdi>
 80069ae:	4603      	mov	r3, r0
 80069b0:	75fb      	strb	r3, [r7, #23]
 80069b2:	e043      	b.n	8006a3c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80069b4:	463b      	mov	r3, r7
 80069b6:	4619      	mov	r1, r3
 80069b8:	6878      	ldr	r0, [r7, #4]
 80069ba:	f7ff ff3f 	bl	800683c <create_name>
 80069be:	4603      	mov	r3, r0
 80069c0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80069c2:	7dfb      	ldrb	r3, [r7, #23]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d134      	bne.n	8006a32 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f7ff fe92 	bl	80066f2 <dir_find>
 80069ce:	4603      	mov	r3, r0
 80069d0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80069d8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80069da:	7dfb      	ldrb	r3, [r7, #23]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d00a      	beq.n	80069f6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80069e0:	7dfb      	ldrb	r3, [r7, #23]
 80069e2:	2b04      	cmp	r3, #4
 80069e4:	d127      	bne.n	8006a36 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80069e6:	7afb      	ldrb	r3, [r7, #11]
 80069e8:	f003 0304 	and.w	r3, r3, #4
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d122      	bne.n	8006a36 <follow_path+0xd2>
 80069f0:	2305      	movs	r3, #5
 80069f2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80069f4:	e01f      	b.n	8006a36 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80069f6:	7afb      	ldrb	r3, [r7, #11]
 80069f8:	f003 0304 	and.w	r3, r3, #4
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d11c      	bne.n	8006a3a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	799b      	ldrb	r3, [r3, #6]
 8006a04:	f003 0310 	and.w	r3, r3, #16
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d102      	bne.n	8006a12 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8006a0c:	2305      	movs	r3, #5
 8006a0e:	75fb      	strb	r3, [r7, #23]
 8006a10:	e014      	b.n	8006a3c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	695b      	ldr	r3, [r3, #20]
 8006a1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a20:	4413      	add	r3, r2
 8006a22:	4619      	mov	r1, r3
 8006a24:	68f8      	ldr	r0, [r7, #12]
 8006a26:	f7ff fdc8 	bl	80065ba <ld_clust>
 8006a2a:	4602      	mov	r2, r0
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006a30:	e7c0      	b.n	80069b4 <follow_path+0x50>
			if (res != FR_OK) break;
 8006a32:	bf00      	nop
 8006a34:	e002      	b.n	8006a3c <follow_path+0xd8>
				break;
 8006a36:	bf00      	nop
 8006a38:	e000      	b.n	8006a3c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006a3a:	bf00      	nop
			}
		}
	}

	return res;
 8006a3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	3718      	adds	r7, #24
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}

08006a46 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8006a46:	b480      	push	{r7}
 8006a48:	b087      	sub	sp, #28
 8006a4a:	af00      	add	r7, sp, #0
 8006a4c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8006a4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006a52:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d031      	beq.n	8006ac0 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	617b      	str	r3, [r7, #20]
 8006a62:	e002      	b.n	8006a6a <get_ldnumber+0x24>
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	3301      	adds	r3, #1
 8006a68:	617b      	str	r3, [r7, #20]
 8006a6a:	697b      	ldr	r3, [r7, #20]
 8006a6c:	781b      	ldrb	r3, [r3, #0]
 8006a6e:	2b20      	cmp	r3, #32
 8006a70:	d903      	bls.n	8006a7a <get_ldnumber+0x34>
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	781b      	ldrb	r3, [r3, #0]
 8006a76:	2b3a      	cmp	r3, #58	; 0x3a
 8006a78:	d1f4      	bne.n	8006a64 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8006a7a:	697b      	ldr	r3, [r7, #20]
 8006a7c:	781b      	ldrb	r3, [r3, #0]
 8006a7e:	2b3a      	cmp	r3, #58	; 0x3a
 8006a80:	d11c      	bne.n	8006abc <get_ldnumber+0x76>
			tp = *path;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	1c5a      	adds	r2, r3, #1
 8006a8c:	60fa      	str	r2, [r7, #12]
 8006a8e:	781b      	ldrb	r3, [r3, #0]
 8006a90:	3b30      	subs	r3, #48	; 0x30
 8006a92:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	2b09      	cmp	r3, #9
 8006a98:	d80e      	bhi.n	8006ab8 <get_ldnumber+0x72>
 8006a9a:	68fa      	ldr	r2, [r7, #12]
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	d10a      	bne.n	8006ab8 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d107      	bne.n	8006ab8 <get_ldnumber+0x72>
					vol = (int)i;
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	3301      	adds	r3, #1
 8006ab0:	617b      	str	r3, [r7, #20]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	697a      	ldr	r2, [r7, #20]
 8006ab6:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8006ab8:	693b      	ldr	r3, [r7, #16]
 8006aba:	e002      	b.n	8006ac2 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8006abc:	2300      	movs	r3, #0
 8006abe:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006ac0:	693b      	ldr	r3, [r7, #16]
}
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	371c      	adds	r7, #28
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006acc:	4770      	bx	lr
	...

08006ad0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b082      	sub	sp, #8
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
 8006ad8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2200      	movs	r2, #0
 8006ade:	70da      	strb	r2, [r3, #3]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006ae6:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8006ae8:	6839      	ldr	r1, [r7, #0]
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f7ff f85e 	bl	8005bac <move_window>
 8006af0:	4603      	mov	r3, r0
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d001      	beq.n	8006afa <check_fs+0x2a>
 8006af6:	2304      	movs	r3, #4
 8006af8:	e038      	b.n	8006b6c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	3330      	adds	r3, #48	; 0x30
 8006afe:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006b02:	4618      	mov	r0, r3
 8006b04:	f7fe fdde 	bl	80056c4 <ld_word>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d001      	beq.n	8006b18 <check_fs+0x48>
 8006b14:	2303      	movs	r3, #3
 8006b16:	e029      	b.n	8006b6c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006b1e:	2be9      	cmp	r3, #233	; 0xe9
 8006b20:	d009      	beq.n	8006b36 <check_fs+0x66>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006b28:	2beb      	cmp	r3, #235	; 0xeb
 8006b2a:	d11e      	bne.n	8006b6a <check_fs+0x9a>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006b32:	2b90      	cmp	r3, #144	; 0x90
 8006b34:	d119      	bne.n	8006b6a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	3330      	adds	r3, #48	; 0x30
 8006b3a:	3336      	adds	r3, #54	; 0x36
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	f7fe fdd9 	bl	80056f4 <ld_dword>
 8006b42:	4603      	mov	r3, r0
 8006b44:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006b48:	4a0a      	ldr	r2, [pc, #40]	; (8006b74 <check_fs+0xa4>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d101      	bne.n	8006b52 <check_fs+0x82>
 8006b4e:	2300      	movs	r3, #0
 8006b50:	e00c      	b.n	8006b6c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	3330      	adds	r3, #48	; 0x30
 8006b56:	3352      	adds	r3, #82	; 0x52
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f7fe fdcb 	bl	80056f4 <ld_dword>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	4a05      	ldr	r2, [pc, #20]	; (8006b78 <check_fs+0xa8>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d101      	bne.n	8006b6a <check_fs+0x9a>
 8006b66:	2300      	movs	r3, #0
 8006b68:	e000      	b.n	8006b6c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8006b6a:	2302      	movs	r3, #2
}
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	3708      	adds	r7, #8
 8006b70:	46bd      	mov	sp, r7
 8006b72:	bd80      	pop	{r7, pc}
 8006b74:	00544146 	.word	0x00544146
 8006b78:	33544146 	.word	0x33544146

08006b7c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b096      	sub	sp, #88	; 0x58
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	60f8      	str	r0, [r7, #12]
 8006b84:	60b9      	str	r1, [r7, #8]
 8006b86:	4613      	mov	r3, r2
 8006b88:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8006b90:	68f8      	ldr	r0, [r7, #12]
 8006b92:	f7ff ff58 	bl	8006a46 <get_ldnumber>
 8006b96:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8006b98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	da01      	bge.n	8006ba2 <find_volume+0x26>
 8006b9e:	230b      	movs	r3, #11
 8006ba0:	e22e      	b.n	8007000 <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8006ba2:	4aa8      	ldr	r2, [pc, #672]	; (8006e44 <find_volume+0x2c8>)
 8006ba4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ba6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006baa:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8006bac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d101      	bne.n	8006bb6 <find_volume+0x3a>
 8006bb2:	230c      	movs	r3, #12
 8006bb4:	e224      	b.n	8007000 <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006bba:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8006bbc:	79fb      	ldrb	r3, [r7, #7]
 8006bbe:	f023 0301 	bic.w	r3, r3, #1
 8006bc2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8006bc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bc6:	781b      	ldrb	r3, [r3, #0]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d01a      	beq.n	8006c02 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8006bcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bce:	785b      	ldrb	r3, [r3, #1]
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	f7fe fcd9 	bl	8005588 <disk_status>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006bdc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006be0:	f003 0301 	and.w	r3, r3, #1
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d10c      	bne.n	8006c02 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8006be8:	79fb      	ldrb	r3, [r7, #7]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d007      	beq.n	8006bfe <find_volume+0x82>
 8006bee:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006bf2:	f003 0304 	and.w	r3, r3, #4
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d001      	beq.n	8006bfe <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8006bfa:	230a      	movs	r3, #10
 8006bfc:	e200      	b.n	8007000 <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 8006bfe:	2300      	movs	r3, #0
 8006c00:	e1fe      	b.n	8007000 <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8006c02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c04:	2200      	movs	r2, #0
 8006c06:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8006c08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c0a:	b2da      	uxtb	r2, r3
 8006c0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c0e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006c10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c12:	785b      	ldrb	r3, [r3, #1]
 8006c14:	4618      	mov	r0, r3
 8006c16:	f7fe fcd1 	bl	80055bc <disk_initialize>
 8006c1a:	4603      	mov	r3, r0
 8006c1c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8006c20:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006c24:	f003 0301 	and.w	r3, r3, #1
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d001      	beq.n	8006c30 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8006c2c:	2303      	movs	r3, #3
 8006c2e:	e1e7      	b.n	8007000 <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8006c30:	79fb      	ldrb	r3, [r7, #7]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d007      	beq.n	8006c46 <find_volume+0xca>
 8006c36:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006c3a:	f003 0304 	and.w	r3, r3, #4
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d001      	beq.n	8006c46 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8006c42:	230a      	movs	r3, #10
 8006c44:	e1dc      	b.n	8007000 <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8006c46:	2300      	movs	r3, #0
 8006c48:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8006c4a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006c4c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006c4e:	f7ff ff3f 	bl	8006ad0 <check_fs>
 8006c52:	4603      	mov	r3, r0
 8006c54:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8006c58:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006c5c:	2b02      	cmp	r3, #2
 8006c5e:	d14b      	bne.n	8006cf8 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006c60:	2300      	movs	r3, #0
 8006c62:	643b      	str	r3, [r7, #64]	; 0x40
 8006c64:	e01f      	b.n	8006ca6 <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8006c66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c68:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006c6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c6e:	011b      	lsls	r3, r3, #4
 8006c70:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8006c74:	4413      	add	r3, r2
 8006c76:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8006c78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c7a:	3304      	adds	r3, #4
 8006c7c:	781b      	ldrb	r3, [r3, #0]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d006      	beq.n	8006c90 <find_volume+0x114>
 8006c82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c84:	3308      	adds	r3, #8
 8006c86:	4618      	mov	r0, r3
 8006c88:	f7fe fd34 	bl	80056f4 <ld_dword>
 8006c8c:	4602      	mov	r2, r0
 8006c8e:	e000      	b.n	8006c92 <find_volume+0x116>
 8006c90:	2200      	movs	r2, #0
 8006c92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c94:	009b      	lsls	r3, r3, #2
 8006c96:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8006c9a:	440b      	add	r3, r1
 8006c9c:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006ca0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ca2:	3301      	adds	r3, #1
 8006ca4:	643b      	str	r3, [r7, #64]	; 0x40
 8006ca6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ca8:	2b03      	cmp	r3, #3
 8006caa:	d9dc      	bls.n	8006c66 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8006cac:	2300      	movs	r3, #0
 8006cae:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8006cb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d002      	beq.n	8006cbc <find_volume+0x140>
 8006cb6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cb8:	3b01      	subs	r3, #1
 8006cba:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8006cbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cbe:	009b      	lsls	r3, r3, #2
 8006cc0:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8006cc4:	4413      	add	r3, r2
 8006cc6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8006cca:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8006ccc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d005      	beq.n	8006cde <find_volume+0x162>
 8006cd2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006cd4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006cd6:	f7ff fefb 	bl	8006ad0 <check_fs>
 8006cda:	4603      	mov	r3, r0
 8006cdc:	e000      	b.n	8006ce0 <find_volume+0x164>
 8006cde:	2303      	movs	r3, #3
 8006ce0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8006ce4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006ce8:	2b01      	cmp	r3, #1
 8006cea:	d905      	bls.n	8006cf8 <find_volume+0x17c>
 8006cec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cee:	3301      	adds	r3, #1
 8006cf0:	643b      	str	r3, [r7, #64]	; 0x40
 8006cf2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cf4:	2b03      	cmp	r3, #3
 8006cf6:	d9e1      	bls.n	8006cbc <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8006cf8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006cfc:	2b04      	cmp	r3, #4
 8006cfe:	d101      	bne.n	8006d04 <find_volume+0x188>
 8006d00:	2301      	movs	r3, #1
 8006d02:	e17d      	b.n	8007000 <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8006d04:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006d08:	2b01      	cmp	r3, #1
 8006d0a:	d901      	bls.n	8006d10 <find_volume+0x194>
 8006d0c:	230d      	movs	r3, #13
 8006d0e:	e177      	b.n	8007000 <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8006d10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d12:	3330      	adds	r3, #48	; 0x30
 8006d14:	330b      	adds	r3, #11
 8006d16:	4618      	mov	r0, r3
 8006d18:	f7fe fcd4 	bl	80056c4 <ld_word>
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d22:	d001      	beq.n	8006d28 <find_volume+0x1ac>
 8006d24:	230d      	movs	r3, #13
 8006d26:	e16b      	b.n	8007000 <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8006d28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d2a:	3330      	adds	r3, #48	; 0x30
 8006d2c:	3316      	adds	r3, #22
 8006d2e:	4618      	mov	r0, r3
 8006d30:	f7fe fcc8 	bl	80056c4 <ld_word>
 8006d34:	4603      	mov	r3, r0
 8006d36:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8006d38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d106      	bne.n	8006d4c <find_volume+0x1d0>
 8006d3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d40:	3330      	adds	r3, #48	; 0x30
 8006d42:	3324      	adds	r3, #36	; 0x24
 8006d44:	4618      	mov	r0, r3
 8006d46:	f7fe fcd5 	bl	80056f4 <ld_dword>
 8006d4a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8006d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d4e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006d50:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8006d52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d54:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8006d58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d5a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8006d5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d5e:	789b      	ldrb	r3, [r3, #2]
 8006d60:	2b01      	cmp	r3, #1
 8006d62:	d005      	beq.n	8006d70 <find_volume+0x1f4>
 8006d64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d66:	789b      	ldrb	r3, [r3, #2]
 8006d68:	2b02      	cmp	r3, #2
 8006d6a:	d001      	beq.n	8006d70 <find_volume+0x1f4>
 8006d6c:	230d      	movs	r3, #13
 8006d6e:	e147      	b.n	8007000 <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8006d70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d72:	789b      	ldrb	r3, [r3, #2]
 8006d74:	461a      	mov	r2, r3
 8006d76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d78:	fb02 f303 	mul.w	r3, r2, r3
 8006d7c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8006d7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d84:	b29a      	uxth	r2, r3
 8006d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d88:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8006d8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d8c:	895b      	ldrh	r3, [r3, #10]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d008      	beq.n	8006da4 <find_volume+0x228>
 8006d92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d94:	895b      	ldrh	r3, [r3, #10]
 8006d96:	461a      	mov	r2, r3
 8006d98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d9a:	895b      	ldrh	r3, [r3, #10]
 8006d9c:	3b01      	subs	r3, #1
 8006d9e:	4013      	ands	r3, r2
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d001      	beq.n	8006da8 <find_volume+0x22c>
 8006da4:	230d      	movs	r3, #13
 8006da6:	e12b      	b.n	8007000 <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8006da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006daa:	3330      	adds	r3, #48	; 0x30
 8006dac:	3311      	adds	r3, #17
 8006dae:	4618      	mov	r0, r3
 8006db0:	f7fe fc88 	bl	80056c4 <ld_word>
 8006db4:	4603      	mov	r3, r0
 8006db6:	461a      	mov	r2, r3
 8006db8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dba:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8006dbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dbe:	891b      	ldrh	r3, [r3, #8]
 8006dc0:	f003 030f 	and.w	r3, r3, #15
 8006dc4:	b29b      	uxth	r3, r3
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d001      	beq.n	8006dce <find_volume+0x252>
 8006dca:	230d      	movs	r3, #13
 8006dcc:	e118      	b.n	8007000 <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8006dce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dd0:	3330      	adds	r3, #48	; 0x30
 8006dd2:	3313      	adds	r3, #19
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	f7fe fc75 	bl	80056c4 <ld_word>
 8006dda:	4603      	mov	r3, r0
 8006ddc:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8006dde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d106      	bne.n	8006df2 <find_volume+0x276>
 8006de4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006de6:	3330      	adds	r3, #48	; 0x30
 8006de8:	3320      	adds	r3, #32
 8006dea:	4618      	mov	r0, r3
 8006dec:	f7fe fc82 	bl	80056f4 <ld_dword>
 8006df0:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8006df2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006df4:	3330      	adds	r3, #48	; 0x30
 8006df6:	330e      	adds	r3, #14
 8006df8:	4618      	mov	r0, r3
 8006dfa:	f7fe fc63 	bl	80056c4 <ld_word>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8006e02:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d101      	bne.n	8006e0c <find_volume+0x290>
 8006e08:	230d      	movs	r3, #13
 8006e0a:	e0f9      	b.n	8007000 <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8006e0c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8006e0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e10:	4413      	add	r3, r2
 8006e12:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006e14:	8912      	ldrh	r2, [r2, #8]
 8006e16:	0912      	lsrs	r2, r2, #4
 8006e18:	b292      	uxth	r2, r2
 8006e1a:	4413      	add	r3, r2
 8006e1c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8006e1e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006e20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e22:	429a      	cmp	r2, r3
 8006e24:	d201      	bcs.n	8006e2a <find_volume+0x2ae>
 8006e26:	230d      	movs	r3, #13
 8006e28:	e0ea      	b.n	8007000 <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8006e2a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006e2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e2e:	1ad3      	subs	r3, r2, r3
 8006e30:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006e32:	8952      	ldrh	r2, [r2, #10]
 8006e34:	fbb3 f3f2 	udiv	r3, r3, r2
 8006e38:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8006e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d103      	bne.n	8006e48 <find_volume+0x2cc>
 8006e40:	230d      	movs	r3, #13
 8006e42:	e0dd      	b.n	8007000 <find_volume+0x484>
 8006e44:	200001c0 	.word	0x200001c0
		fmt = FS_FAT32;
 8006e48:	2303      	movs	r3, #3
 8006e4a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8006e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e50:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d802      	bhi.n	8006e5e <find_volume+0x2e2>
 8006e58:	2302      	movs	r3, #2
 8006e5a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8006e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e60:	f640 72f5 	movw	r2, #4085	; 0xff5
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d802      	bhi.n	8006e6e <find_volume+0x2f2>
 8006e68:	2301      	movs	r3, #1
 8006e6a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8006e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e70:	1c9a      	adds	r2, r3, #2
 8006e72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e74:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8006e76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e78:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006e7a:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8006e7c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8006e7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e80:	441a      	add	r2, r3
 8006e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e84:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8006e86:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006e88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e8a:	441a      	add	r2, r3
 8006e8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e8e:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8006e90:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006e94:	2b03      	cmp	r3, #3
 8006e96:	d11e      	bne.n	8006ed6 <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8006e98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e9a:	3330      	adds	r3, #48	; 0x30
 8006e9c:	332a      	adds	r3, #42	; 0x2a
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	f7fe fc10 	bl	80056c4 <ld_word>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d001      	beq.n	8006eae <find_volume+0x332>
 8006eaa:	230d      	movs	r3, #13
 8006eac:	e0a8      	b.n	8007000 <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8006eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eb0:	891b      	ldrh	r3, [r3, #8]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d001      	beq.n	8006eba <find_volume+0x33e>
 8006eb6:	230d      	movs	r3, #13
 8006eb8:	e0a2      	b.n	8007000 <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8006eba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ebc:	3330      	adds	r3, #48	; 0x30
 8006ebe:	332c      	adds	r3, #44	; 0x2c
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	f7fe fc17 	bl	80056f4 <ld_dword>
 8006ec6:	4602      	mov	r2, r0
 8006ec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eca:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8006ecc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ece:	695b      	ldr	r3, [r3, #20]
 8006ed0:	009b      	lsls	r3, r3, #2
 8006ed2:	647b      	str	r3, [r7, #68]	; 0x44
 8006ed4:	e01f      	b.n	8006f16 <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8006ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ed8:	891b      	ldrh	r3, [r3, #8]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d101      	bne.n	8006ee2 <find_volume+0x366>
 8006ede:	230d      	movs	r3, #13
 8006ee0:	e08e      	b.n	8007000 <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8006ee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ee4:	6a1a      	ldr	r2, [r3, #32]
 8006ee6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ee8:	441a      	add	r2, r3
 8006eea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eec:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8006eee:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006ef2:	2b02      	cmp	r3, #2
 8006ef4:	d103      	bne.n	8006efe <find_volume+0x382>
 8006ef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ef8:	695b      	ldr	r3, [r3, #20]
 8006efa:	005b      	lsls	r3, r3, #1
 8006efc:	e00a      	b.n	8006f14 <find_volume+0x398>
 8006efe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f00:	695a      	ldr	r2, [r3, #20]
 8006f02:	4613      	mov	r3, r2
 8006f04:	005b      	lsls	r3, r3, #1
 8006f06:	4413      	add	r3, r2
 8006f08:	085a      	lsrs	r2, r3, #1
 8006f0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f0c:	695b      	ldr	r3, [r3, #20]
 8006f0e:	f003 0301 	and.w	r3, r3, #1
 8006f12:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8006f14:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8006f16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f18:	699a      	ldr	r2, [r3, #24]
 8006f1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f1c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8006f20:	0a5b      	lsrs	r3, r3, #9
 8006f22:	429a      	cmp	r2, r3
 8006f24:	d201      	bcs.n	8006f2a <find_volume+0x3ae>
 8006f26:	230d      	movs	r3, #13
 8006f28:	e06a      	b.n	8007000 <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8006f2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f2c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006f30:	611a      	str	r2, [r3, #16]
 8006f32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f34:	691a      	ldr	r2, [r3, #16]
 8006f36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f38:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8006f3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f3c:	2280      	movs	r2, #128	; 0x80
 8006f3e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8006f40:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006f44:	2b03      	cmp	r3, #3
 8006f46:	d149      	bne.n	8006fdc <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8006f48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f4a:	3330      	adds	r3, #48	; 0x30
 8006f4c:	3330      	adds	r3, #48	; 0x30
 8006f4e:	4618      	mov	r0, r3
 8006f50:	f7fe fbb8 	bl	80056c4 <ld_word>
 8006f54:	4603      	mov	r3, r0
 8006f56:	2b01      	cmp	r3, #1
 8006f58:	d140      	bne.n	8006fdc <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 8006f5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f5c:	3301      	adds	r3, #1
 8006f5e:	4619      	mov	r1, r3
 8006f60:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006f62:	f7fe fe23 	bl	8005bac <move_window>
 8006f66:	4603      	mov	r3, r0
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d137      	bne.n	8006fdc <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 8006f6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f6e:	2200      	movs	r2, #0
 8006f70:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8006f72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f74:	3330      	adds	r3, #48	; 0x30
 8006f76:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f7fe fba2 	bl	80056c4 <ld_word>
 8006f80:	4603      	mov	r3, r0
 8006f82:	461a      	mov	r2, r3
 8006f84:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d127      	bne.n	8006fdc <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8006f8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f8e:	3330      	adds	r3, #48	; 0x30
 8006f90:	4618      	mov	r0, r3
 8006f92:	f7fe fbaf 	bl	80056f4 <ld_dword>
 8006f96:	4603      	mov	r3, r0
 8006f98:	4a1b      	ldr	r2, [pc, #108]	; (8007008 <find_volume+0x48c>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d11e      	bne.n	8006fdc <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8006f9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fa0:	3330      	adds	r3, #48	; 0x30
 8006fa2:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	f7fe fba4 	bl	80056f4 <ld_dword>
 8006fac:	4603      	mov	r3, r0
 8006fae:	4a17      	ldr	r2, [pc, #92]	; (800700c <find_volume+0x490>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d113      	bne.n	8006fdc <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8006fb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fb6:	3330      	adds	r3, #48	; 0x30
 8006fb8:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	f7fe fb99 	bl	80056f4 <ld_dword>
 8006fc2:	4602      	mov	r2, r0
 8006fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fc6:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8006fc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fca:	3330      	adds	r3, #48	; 0x30
 8006fcc:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	f7fe fb8f 	bl	80056f4 <ld_dword>
 8006fd6:	4602      	mov	r2, r0
 8006fd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fda:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8006fdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fde:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8006fe2:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8006fe4:	4b0a      	ldr	r3, [pc, #40]	; (8007010 <find_volume+0x494>)
 8006fe6:	881b      	ldrh	r3, [r3, #0]
 8006fe8:	3301      	adds	r3, #1
 8006fea:	b29a      	uxth	r2, r3
 8006fec:	4b08      	ldr	r3, [pc, #32]	; (8007010 <find_volume+0x494>)
 8006fee:	801a      	strh	r2, [r3, #0]
 8006ff0:	4b07      	ldr	r3, [pc, #28]	; (8007010 <find_volume+0x494>)
 8006ff2:	881a      	ldrh	r2, [r3, #0]
 8006ff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ff6:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8006ff8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006ffa:	f7fe fd6f 	bl	8005adc <clear_lock>
#endif
	return FR_OK;
 8006ffe:	2300      	movs	r3, #0
}
 8007000:	4618      	mov	r0, r3
 8007002:	3758      	adds	r7, #88	; 0x58
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}
 8007008:	41615252 	.word	0x41615252
 800700c:	61417272 	.word	0x61417272
 8007010:	200001c4 	.word	0x200001c4

08007014 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b084      	sub	sp, #16
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800701e:	2309      	movs	r3, #9
 8007020:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d01c      	beq.n	8007062 <validate+0x4e>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d018      	beq.n	8007062 <validate+0x4e>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	781b      	ldrb	r3, [r3, #0]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d013      	beq.n	8007062 <validate+0x4e>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	889a      	ldrh	r2, [r3, #4]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	88db      	ldrh	r3, [r3, #6]
 8007044:	429a      	cmp	r2, r3
 8007046:	d10c      	bne.n	8007062 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	785b      	ldrb	r3, [r3, #1]
 800704e:	4618      	mov	r0, r3
 8007050:	f7fe fa9a 	bl	8005588 <disk_status>
 8007054:	4603      	mov	r3, r0
 8007056:	f003 0301 	and.w	r3, r3, #1
 800705a:	2b00      	cmp	r3, #0
 800705c:	d101      	bne.n	8007062 <validate+0x4e>
			res = FR_OK;
 800705e:	2300      	movs	r3, #0
 8007060:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8007062:	7bfb      	ldrb	r3, [r7, #15]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d102      	bne.n	800706e <validate+0x5a>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	e000      	b.n	8007070 <validate+0x5c>
 800706e:	2300      	movs	r3, #0
 8007070:	683a      	ldr	r2, [r7, #0]
 8007072:	6013      	str	r3, [r2, #0]
	return res;
 8007074:	7bfb      	ldrb	r3, [r7, #15]
}
 8007076:	4618      	mov	r0, r3
 8007078:	3710      	adds	r7, #16
 800707a:	46bd      	mov	sp, r7
 800707c:	bd80      	pop	{r7, pc}
	...

08007080 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b088      	sub	sp, #32
 8007084:	af00      	add	r7, sp, #0
 8007086:	60f8      	str	r0, [r7, #12]
 8007088:	60b9      	str	r1, [r7, #8]
 800708a:	4613      	mov	r3, r2
 800708c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8007092:	f107 0310 	add.w	r3, r7, #16
 8007096:	4618      	mov	r0, r3
 8007098:	f7ff fcd5 	bl	8006a46 <get_ldnumber>
 800709c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800709e:	69fb      	ldr	r3, [r7, #28]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	da01      	bge.n	80070a8 <f_mount+0x28>
 80070a4:	230b      	movs	r3, #11
 80070a6:	e02b      	b.n	8007100 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80070a8:	4a17      	ldr	r2, [pc, #92]	; (8007108 <f_mount+0x88>)
 80070aa:	69fb      	ldr	r3, [r7, #28]
 80070ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80070b0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80070b2:	69bb      	ldr	r3, [r7, #24]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d005      	beq.n	80070c4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80070b8:	69b8      	ldr	r0, [r7, #24]
 80070ba:	f7fe fd0f 	bl	8005adc <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80070be:	69bb      	ldr	r3, [r7, #24]
 80070c0:	2200      	movs	r2, #0
 80070c2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d002      	beq.n	80070d0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2200      	movs	r2, #0
 80070ce:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80070d0:	68fa      	ldr	r2, [r7, #12]
 80070d2:	490d      	ldr	r1, [pc, #52]	; (8007108 <f_mount+0x88>)
 80070d4:	69fb      	ldr	r3, [r7, #28]
 80070d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d002      	beq.n	80070e6 <f_mount+0x66>
 80070e0:	79fb      	ldrb	r3, [r7, #7]
 80070e2:	2b01      	cmp	r3, #1
 80070e4:	d001      	beq.n	80070ea <f_mount+0x6a>
 80070e6:	2300      	movs	r3, #0
 80070e8:	e00a      	b.n	8007100 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80070ea:	f107 010c 	add.w	r1, r7, #12
 80070ee:	f107 0308 	add.w	r3, r7, #8
 80070f2:	2200      	movs	r2, #0
 80070f4:	4618      	mov	r0, r3
 80070f6:	f7ff fd41 	bl	8006b7c <find_volume>
 80070fa:	4603      	mov	r3, r0
 80070fc:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80070fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8007100:	4618      	mov	r0, r3
 8007102:	3720      	adds	r7, #32
 8007104:	46bd      	mov	sp, r7
 8007106:	bd80      	pop	{r7, pc}
 8007108:	200001c0 	.word	0x200001c0

0800710c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b098      	sub	sp, #96	; 0x60
 8007110:	af00      	add	r7, sp, #0
 8007112:	60f8      	str	r0, [r7, #12]
 8007114:	60b9      	str	r1, [r7, #8]
 8007116:	4613      	mov	r3, r2
 8007118:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d101      	bne.n	8007124 <f_open+0x18>
 8007120:	2309      	movs	r3, #9
 8007122:	e1ad      	b.n	8007480 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8007124:	79fb      	ldrb	r3, [r7, #7]
 8007126:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800712a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800712c:	79fa      	ldrb	r2, [r7, #7]
 800712e:	f107 0110 	add.w	r1, r7, #16
 8007132:	f107 0308 	add.w	r3, r7, #8
 8007136:	4618      	mov	r0, r3
 8007138:	f7ff fd20 	bl	8006b7c <find_volume>
 800713c:	4603      	mov	r3, r0
 800713e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8007142:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007146:	2b00      	cmp	r3, #0
 8007148:	f040 8191 	bne.w	800746e <f_open+0x362>
		dj.obj.fs = fs;
 800714c:	693b      	ldr	r3, [r7, #16]
 800714e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8007150:	68ba      	ldr	r2, [r7, #8]
 8007152:	f107 0314 	add.w	r3, r7, #20
 8007156:	4611      	mov	r1, r2
 8007158:	4618      	mov	r0, r3
 800715a:	f7ff fc03 	bl	8006964 <follow_path>
 800715e:	4603      	mov	r3, r0
 8007160:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8007164:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007168:	2b00      	cmp	r3, #0
 800716a:	d11a      	bne.n	80071a2 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800716c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8007170:	b25b      	sxtb	r3, r3
 8007172:	2b00      	cmp	r3, #0
 8007174:	da03      	bge.n	800717e <f_open+0x72>
				res = FR_INVALID_NAME;
 8007176:	2306      	movs	r3, #6
 8007178:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800717c:	e011      	b.n	80071a2 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800717e:	79fb      	ldrb	r3, [r7, #7]
 8007180:	f023 0301 	bic.w	r3, r3, #1
 8007184:	2b00      	cmp	r3, #0
 8007186:	bf14      	ite	ne
 8007188:	2301      	movne	r3, #1
 800718a:	2300      	moveq	r3, #0
 800718c:	b2db      	uxtb	r3, r3
 800718e:	461a      	mov	r2, r3
 8007190:	f107 0314 	add.w	r3, r7, #20
 8007194:	4611      	mov	r1, r2
 8007196:	4618      	mov	r0, r3
 8007198:	f7fe fb94 	bl	80058c4 <chk_lock>
 800719c:	4603      	mov	r3, r0
 800719e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80071a2:	79fb      	ldrb	r3, [r7, #7]
 80071a4:	f003 031c 	and.w	r3, r3, #28
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d07f      	beq.n	80072ac <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 80071ac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d017      	beq.n	80071e4 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80071b4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80071b8:	2b04      	cmp	r3, #4
 80071ba:	d10e      	bne.n	80071da <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80071bc:	f7fe fbde 	bl	800597c <enq_lock>
 80071c0:	4603      	mov	r3, r0
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d006      	beq.n	80071d4 <f_open+0xc8>
 80071c6:	f107 0314 	add.w	r3, r7, #20
 80071ca:	4618      	mov	r0, r3
 80071cc:	f7ff fae6 	bl	800679c <dir_register>
 80071d0:	4603      	mov	r3, r0
 80071d2:	e000      	b.n	80071d6 <f_open+0xca>
 80071d4:	2312      	movs	r3, #18
 80071d6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80071da:	79fb      	ldrb	r3, [r7, #7]
 80071dc:	f043 0308 	orr.w	r3, r3, #8
 80071e0:	71fb      	strb	r3, [r7, #7]
 80071e2:	e010      	b.n	8007206 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80071e4:	7ebb      	ldrb	r3, [r7, #26]
 80071e6:	f003 0311 	and.w	r3, r3, #17
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d003      	beq.n	80071f6 <f_open+0xea>
					res = FR_DENIED;
 80071ee:	2307      	movs	r3, #7
 80071f0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80071f4:	e007      	b.n	8007206 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80071f6:	79fb      	ldrb	r3, [r7, #7]
 80071f8:	f003 0304 	and.w	r3, r3, #4
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d002      	beq.n	8007206 <f_open+0xfa>
 8007200:	2308      	movs	r3, #8
 8007202:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007206:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800720a:	2b00      	cmp	r3, #0
 800720c:	d168      	bne.n	80072e0 <f_open+0x1d4>
 800720e:	79fb      	ldrb	r3, [r7, #7]
 8007210:	f003 0308 	and.w	r3, r3, #8
 8007214:	2b00      	cmp	r3, #0
 8007216:	d063      	beq.n	80072e0 <f_open+0x1d4>
				dw = GET_FATTIME();
 8007218:	f7fd fc78 	bl	8004b0c <get_fattime>
 800721c:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800721e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007220:	330e      	adds	r3, #14
 8007222:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007224:	4618      	mov	r0, r3
 8007226:	f7fe faa3 	bl	8005770 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800722a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800722c:	3316      	adds	r3, #22
 800722e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007230:	4618      	mov	r0, r3
 8007232:	f7fe fa9d 	bl	8005770 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8007236:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007238:	330b      	adds	r3, #11
 800723a:	2220      	movs	r2, #32
 800723c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007242:	4611      	mov	r1, r2
 8007244:	4618      	mov	r0, r3
 8007246:	f7ff f9b8 	bl	80065ba <ld_clust>
 800724a:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800724c:	693b      	ldr	r3, [r7, #16]
 800724e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007250:	2200      	movs	r2, #0
 8007252:	4618      	mov	r0, r3
 8007254:	f7ff f9d0 	bl	80065f8 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8007258:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800725a:	331c      	adds	r3, #28
 800725c:	2100      	movs	r1, #0
 800725e:	4618      	mov	r0, r3
 8007260:	f7fe fa86 	bl	8005770 <st_dword>
					fs->wflag = 1;
 8007264:	693b      	ldr	r3, [r7, #16]
 8007266:	2201      	movs	r2, #1
 8007268:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800726a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800726c:	2b00      	cmp	r3, #0
 800726e:	d037      	beq.n	80072e0 <f_open+0x1d4>
						dw = fs->winsect;
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007274:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8007276:	f107 0314 	add.w	r3, r7, #20
 800727a:	2200      	movs	r2, #0
 800727c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800727e:	4618      	mov	r0, r3
 8007280:	f7fe fee3 	bl	800604a <remove_chain>
 8007284:	4603      	mov	r3, r0
 8007286:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800728a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800728e:	2b00      	cmp	r3, #0
 8007290:	d126      	bne.n	80072e0 <f_open+0x1d4>
							res = move_window(fs, dw);
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007296:	4618      	mov	r0, r3
 8007298:	f7fe fc88 	bl	8005bac <move_window>
 800729c:	4603      	mov	r3, r0
 800729e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80072a2:	693b      	ldr	r3, [r7, #16]
 80072a4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80072a6:	3a01      	subs	r2, #1
 80072a8:	60da      	str	r2, [r3, #12]
 80072aa:	e019      	b.n	80072e0 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80072ac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d115      	bne.n	80072e0 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80072b4:	7ebb      	ldrb	r3, [r7, #26]
 80072b6:	f003 0310 	and.w	r3, r3, #16
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d003      	beq.n	80072c6 <f_open+0x1ba>
					res = FR_NO_FILE;
 80072be:	2304      	movs	r3, #4
 80072c0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80072c4:	e00c      	b.n	80072e0 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80072c6:	79fb      	ldrb	r3, [r7, #7]
 80072c8:	f003 0302 	and.w	r3, r3, #2
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d007      	beq.n	80072e0 <f_open+0x1d4>
 80072d0:	7ebb      	ldrb	r3, [r7, #26]
 80072d2:	f003 0301 	and.w	r3, r3, #1
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d002      	beq.n	80072e0 <f_open+0x1d4>
						res = FR_DENIED;
 80072da:	2307      	movs	r3, #7
 80072dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80072e0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d128      	bne.n	800733a <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80072e8:	79fb      	ldrb	r3, [r7, #7]
 80072ea:	f003 0308 	and.w	r3, r3, #8
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d003      	beq.n	80072fa <f_open+0x1ee>
				mode |= FA_MODIFIED;
 80072f2:	79fb      	ldrb	r3, [r7, #7]
 80072f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80072f8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8007302:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007308:	79fb      	ldrb	r3, [r7, #7]
 800730a:	f023 0301 	bic.w	r3, r3, #1
 800730e:	2b00      	cmp	r3, #0
 8007310:	bf14      	ite	ne
 8007312:	2301      	movne	r3, #1
 8007314:	2300      	moveq	r3, #0
 8007316:	b2db      	uxtb	r3, r3
 8007318:	461a      	mov	r2, r3
 800731a:	f107 0314 	add.w	r3, r7, #20
 800731e:	4611      	mov	r1, r2
 8007320:	4618      	mov	r0, r3
 8007322:	f7fe fb4d 	bl	80059c0 <inc_lock>
 8007326:	4602      	mov	r2, r0
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	691b      	ldr	r3, [r3, #16]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d102      	bne.n	800733a <f_open+0x22e>
 8007334:	2302      	movs	r3, #2
 8007336:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800733a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800733e:	2b00      	cmp	r3, #0
 8007340:	f040 8095 	bne.w	800746e <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007348:	4611      	mov	r1, r2
 800734a:	4618      	mov	r0, r3
 800734c:	f7ff f935 	bl	80065ba <ld_clust>
 8007350:	4602      	mov	r2, r0
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8007356:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007358:	331c      	adds	r3, #28
 800735a:	4618      	mov	r0, r3
 800735c:	f7fe f9ca 	bl	80056f4 <ld_dword>
 8007360:	4602      	mov	r2, r0
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	2200      	movs	r2, #0
 800736a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800736c:	693a      	ldr	r2, [r7, #16]
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8007372:	693b      	ldr	r3, [r7, #16]
 8007374:	88da      	ldrh	r2, [r3, #6]
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	79fa      	ldrb	r2, [r7, #7]
 800737e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	2200      	movs	r2, #0
 8007384:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	2200      	movs	r2, #0
 800738a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	2200      	movs	r2, #0
 8007390:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	3330      	adds	r3, #48	; 0x30
 8007396:	f44f 7200 	mov.w	r2, #512	; 0x200
 800739a:	2100      	movs	r1, #0
 800739c:	4618      	mov	r0, r3
 800739e:	f7fe fa34 	bl	800580a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80073a2:	79fb      	ldrb	r3, [r7, #7]
 80073a4:	f003 0320 	and.w	r3, r3, #32
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d060      	beq.n	800746e <f_open+0x362>
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	68db      	ldr	r3, [r3, #12]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d05c      	beq.n	800746e <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	68da      	ldr	r2, [r3, #12]
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80073bc:	693b      	ldr	r3, [r7, #16]
 80073be:	895b      	ldrh	r3, [r3, #10]
 80073c0:	025b      	lsls	r3, r3, #9
 80073c2:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	689b      	ldr	r3, [r3, #8]
 80073c8:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	68db      	ldr	r3, [r3, #12]
 80073ce:	657b      	str	r3, [r7, #84]	; 0x54
 80073d0:	e016      	b.n	8007400 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80073d6:	4618      	mov	r0, r3
 80073d8:	f7fe fca3 	bl	8005d22 <get_fat>
 80073dc:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 80073de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	d802      	bhi.n	80073ea <f_open+0x2de>
 80073e4:	2302      	movs	r3, #2
 80073e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80073ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80073ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80073f0:	d102      	bne.n	80073f8 <f_open+0x2ec>
 80073f2:	2301      	movs	r3, #1
 80073f4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80073f8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80073fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073fc:	1ad3      	subs	r3, r2, r3
 80073fe:	657b      	str	r3, [r7, #84]	; 0x54
 8007400:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007404:	2b00      	cmp	r3, #0
 8007406:	d103      	bne.n	8007410 <f_open+0x304>
 8007408:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800740a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800740c:	429a      	cmp	r2, r3
 800740e:	d8e0      	bhi.n	80073d2 <f_open+0x2c6>
				}
				fp->clust = clst;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007414:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007416:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800741a:	2b00      	cmp	r3, #0
 800741c:	d127      	bne.n	800746e <f_open+0x362>
 800741e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007420:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007424:	2b00      	cmp	r3, #0
 8007426:	d022      	beq.n	800746e <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8007428:	693b      	ldr	r3, [r7, #16]
 800742a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800742c:	4618      	mov	r0, r3
 800742e:	f7fe fc59 	bl	8005ce4 <clust2sect>
 8007432:	6478      	str	r0, [r7, #68]	; 0x44
 8007434:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007436:	2b00      	cmp	r3, #0
 8007438:	d103      	bne.n	8007442 <f_open+0x336>
						res = FR_INT_ERR;
 800743a:	2302      	movs	r3, #2
 800743c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007440:	e015      	b.n	800746e <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8007442:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007444:	0a5a      	lsrs	r2, r3, #9
 8007446:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007448:	441a      	add	r2, r3
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800744e:	693b      	ldr	r3, [r7, #16]
 8007450:	7858      	ldrb	r0, [r3, #1]
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	6a1a      	ldr	r2, [r3, #32]
 800745c:	2301      	movs	r3, #1
 800745e:	f7fe f8d3 	bl	8005608 <disk_read>
 8007462:	4603      	mov	r3, r0
 8007464:	2b00      	cmp	r3, #0
 8007466:	d002      	beq.n	800746e <f_open+0x362>
 8007468:	2301      	movs	r3, #1
 800746a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800746e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007472:	2b00      	cmp	r3, #0
 8007474:	d002      	beq.n	800747c <f_open+0x370>
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	2200      	movs	r2, #0
 800747a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800747c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8007480:	4618      	mov	r0, r3
 8007482:	3760      	adds	r7, #96	; 0x60
 8007484:	46bd      	mov	sp, r7
 8007486:	bd80      	pop	{r7, pc}

08007488 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b08e      	sub	sp, #56	; 0x38
 800748c:	af00      	add	r7, sp, #0
 800748e:	60f8      	str	r0, [r7, #12]
 8007490:	60b9      	str	r1, [r7, #8]
 8007492:	607a      	str	r2, [r7, #4]
 8007494:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	2200      	movs	r2, #0
 800749e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	f107 0214 	add.w	r2, r7, #20
 80074a6:	4611      	mov	r1, r2
 80074a8:	4618      	mov	r0, r3
 80074aa:	f7ff fdb3 	bl	8007014 <validate>
 80074ae:	4603      	mov	r3, r0
 80074b0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80074b4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d107      	bne.n	80074cc <f_read+0x44>
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	7d5b      	ldrb	r3, [r3, #21]
 80074c0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80074c4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d002      	beq.n	80074d2 <f_read+0x4a>
 80074cc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80074d0:	e115      	b.n	80076fe <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	7d1b      	ldrb	r3, [r3, #20]
 80074d6:	f003 0301 	and.w	r3, r3, #1
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d101      	bne.n	80074e2 <f_read+0x5a>
 80074de:	2307      	movs	r3, #7
 80074e0:	e10d      	b.n	80076fe <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	68da      	ldr	r2, [r3, #12]
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	699b      	ldr	r3, [r3, #24]
 80074ea:	1ad3      	subs	r3, r2, r3
 80074ec:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80074ee:	687a      	ldr	r2, [r7, #4]
 80074f0:	6a3b      	ldr	r3, [r7, #32]
 80074f2:	429a      	cmp	r2, r3
 80074f4:	f240 80fe 	bls.w	80076f4 <f_read+0x26c>
 80074f8:	6a3b      	ldr	r3, [r7, #32]
 80074fa:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80074fc:	e0fa      	b.n	80076f4 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	699b      	ldr	r3, [r3, #24]
 8007502:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007506:	2b00      	cmp	r3, #0
 8007508:	f040 80c6 	bne.w	8007698 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	699b      	ldr	r3, [r3, #24]
 8007510:	0a5b      	lsrs	r3, r3, #9
 8007512:	697a      	ldr	r2, [r7, #20]
 8007514:	8952      	ldrh	r2, [r2, #10]
 8007516:	3a01      	subs	r2, #1
 8007518:	4013      	ands	r3, r2
 800751a:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800751c:	69fb      	ldr	r3, [r7, #28]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d12f      	bne.n	8007582 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	699b      	ldr	r3, [r3, #24]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d103      	bne.n	8007532 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	689b      	ldr	r3, [r3, #8]
 800752e:	633b      	str	r3, [r7, #48]	; 0x30
 8007530:	e013      	b.n	800755a <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007536:	2b00      	cmp	r3, #0
 8007538:	d007      	beq.n	800754a <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	699b      	ldr	r3, [r3, #24]
 800753e:	4619      	mov	r1, r3
 8007540:	68f8      	ldr	r0, [r7, #12]
 8007542:	f7fe fe7f 	bl	8006244 <clmt_clust>
 8007546:	6338      	str	r0, [r7, #48]	; 0x30
 8007548:	e007      	b.n	800755a <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800754a:	68fa      	ldr	r2, [r7, #12]
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	69db      	ldr	r3, [r3, #28]
 8007550:	4619      	mov	r1, r3
 8007552:	4610      	mov	r0, r2
 8007554:	f7fe fbe5 	bl	8005d22 <get_fat>
 8007558:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800755a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800755c:	2b01      	cmp	r3, #1
 800755e:	d804      	bhi.n	800756a <f_read+0xe2>
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	2202      	movs	r2, #2
 8007564:	755a      	strb	r2, [r3, #21]
 8007566:	2302      	movs	r3, #2
 8007568:	e0c9      	b.n	80076fe <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800756a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800756c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007570:	d104      	bne.n	800757c <f_read+0xf4>
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	2201      	movs	r2, #1
 8007576:	755a      	strb	r2, [r3, #21]
 8007578:	2301      	movs	r3, #1
 800757a:	e0c0      	b.n	80076fe <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007580:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8007582:	697a      	ldr	r2, [r7, #20]
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	69db      	ldr	r3, [r3, #28]
 8007588:	4619      	mov	r1, r3
 800758a:	4610      	mov	r0, r2
 800758c:	f7fe fbaa 	bl	8005ce4 <clust2sect>
 8007590:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8007592:	69bb      	ldr	r3, [r7, #24]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d104      	bne.n	80075a2 <f_read+0x11a>
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	2202      	movs	r2, #2
 800759c:	755a      	strb	r2, [r3, #21]
 800759e:	2302      	movs	r3, #2
 80075a0:	e0ad      	b.n	80076fe <f_read+0x276>
			sect += csect;
 80075a2:	69ba      	ldr	r2, [r7, #24]
 80075a4:	69fb      	ldr	r3, [r7, #28]
 80075a6:	4413      	add	r3, r2
 80075a8:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	0a5b      	lsrs	r3, r3, #9
 80075ae:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 80075b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d039      	beq.n	800762a <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80075b6:	69fa      	ldr	r2, [r7, #28]
 80075b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075ba:	4413      	add	r3, r2
 80075bc:	697a      	ldr	r2, [r7, #20]
 80075be:	8952      	ldrh	r2, [r2, #10]
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d905      	bls.n	80075d0 <f_read+0x148>
					cc = fs->csize - csect;
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	895b      	ldrh	r3, [r3, #10]
 80075c8:	461a      	mov	r2, r3
 80075ca:	69fb      	ldr	r3, [r7, #28]
 80075cc:	1ad3      	subs	r3, r2, r3
 80075ce:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80075d0:	697b      	ldr	r3, [r7, #20]
 80075d2:	7858      	ldrb	r0, [r3, #1]
 80075d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075d6:	69ba      	ldr	r2, [r7, #24]
 80075d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80075da:	f7fe f815 	bl	8005608 <disk_read>
 80075de:	4603      	mov	r3, r0
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d004      	beq.n	80075ee <f_read+0x166>
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	2201      	movs	r2, #1
 80075e8:	755a      	strb	r2, [r3, #21]
 80075ea:	2301      	movs	r3, #1
 80075ec:	e087      	b.n	80076fe <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	7d1b      	ldrb	r3, [r3, #20]
 80075f2:	b25b      	sxtb	r3, r3
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	da14      	bge.n	8007622 <f_read+0x19a>
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	6a1a      	ldr	r2, [r3, #32]
 80075fc:	69bb      	ldr	r3, [r7, #24]
 80075fe:	1ad3      	subs	r3, r2, r3
 8007600:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007602:	429a      	cmp	r2, r3
 8007604:	d90d      	bls.n	8007622 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	6a1a      	ldr	r2, [r3, #32]
 800760a:	69bb      	ldr	r3, [r7, #24]
 800760c:	1ad3      	subs	r3, r2, r3
 800760e:	025b      	lsls	r3, r3, #9
 8007610:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007612:	18d0      	adds	r0, r2, r3
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	3330      	adds	r3, #48	; 0x30
 8007618:	f44f 7200 	mov.w	r2, #512	; 0x200
 800761c:	4619      	mov	r1, r3
 800761e:	f7fe f8d3 	bl	80057c8 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8007622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007624:	025b      	lsls	r3, r3, #9
 8007626:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8007628:	e050      	b.n	80076cc <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	6a1b      	ldr	r3, [r3, #32]
 800762e:	69ba      	ldr	r2, [r7, #24]
 8007630:	429a      	cmp	r2, r3
 8007632:	d02e      	beq.n	8007692 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	7d1b      	ldrb	r3, [r3, #20]
 8007638:	b25b      	sxtb	r3, r3
 800763a:	2b00      	cmp	r3, #0
 800763c:	da18      	bge.n	8007670 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	7858      	ldrb	r0, [r3, #1]
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	6a1a      	ldr	r2, [r3, #32]
 800764c:	2301      	movs	r3, #1
 800764e:	f7fd fffb 	bl	8005648 <disk_write>
 8007652:	4603      	mov	r3, r0
 8007654:	2b00      	cmp	r3, #0
 8007656:	d004      	beq.n	8007662 <f_read+0x1da>
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	2201      	movs	r2, #1
 800765c:	755a      	strb	r2, [r3, #21]
 800765e:	2301      	movs	r3, #1
 8007660:	e04d      	b.n	80076fe <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	7d1b      	ldrb	r3, [r3, #20]
 8007666:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800766a:	b2da      	uxtb	r2, r3
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8007670:	697b      	ldr	r3, [r7, #20]
 8007672:	7858      	ldrb	r0, [r3, #1]
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800767a:	2301      	movs	r3, #1
 800767c:	69ba      	ldr	r2, [r7, #24]
 800767e:	f7fd ffc3 	bl	8005608 <disk_read>
 8007682:	4603      	mov	r3, r0
 8007684:	2b00      	cmp	r3, #0
 8007686:	d004      	beq.n	8007692 <f_read+0x20a>
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	2201      	movs	r2, #1
 800768c:	755a      	strb	r2, [r3, #21]
 800768e:	2301      	movs	r3, #1
 8007690:	e035      	b.n	80076fe <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	69ba      	ldr	r2, [r7, #24]
 8007696:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	699b      	ldr	r3, [r3, #24]
 800769c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076a0:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80076a4:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80076a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	429a      	cmp	r2, r3
 80076ac:	d901      	bls.n	80076b2 <f_read+0x22a>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	699b      	ldr	r3, [r3, #24]
 80076bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076c0:	4413      	add	r3, r2
 80076c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80076c4:	4619      	mov	r1, r3
 80076c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80076c8:	f7fe f87e 	bl	80057c8 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80076cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076d0:	4413      	add	r3, r2
 80076d2:	627b      	str	r3, [r7, #36]	; 0x24
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	699a      	ldr	r2, [r3, #24]
 80076d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076da:	441a      	add	r2, r3
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	619a      	str	r2, [r3, #24]
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	681a      	ldr	r2, [r3, #0]
 80076e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076e6:	441a      	add	r2, r3
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	601a      	str	r2, [r3, #0]
 80076ec:	687a      	ldr	r2, [r7, #4]
 80076ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076f0:	1ad3      	subs	r3, r2, r3
 80076f2:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	f47f af01 	bne.w	80074fe <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80076fc:	2300      	movs	r3, #0
}
 80076fe:	4618      	mov	r0, r3
 8007700:	3738      	adds	r7, #56	; 0x38
 8007702:	46bd      	mov	sp, r7
 8007704:	bd80      	pop	{r7, pc}

08007706 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8007706:	b580      	push	{r7, lr}
 8007708:	b090      	sub	sp, #64	; 0x40
 800770a:	af00      	add	r7, sp, #0
 800770c:	6078      	str	r0, [r7, #4]
 800770e:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	f107 0208 	add.w	r2, r7, #8
 8007716:	4611      	mov	r1, r2
 8007718:	4618      	mov	r0, r3
 800771a:	f7ff fc7b 	bl	8007014 <validate>
 800771e:	4603      	mov	r3, r0
 8007720:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8007724:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007728:	2b00      	cmp	r3, #0
 800772a:	d103      	bne.n	8007734 <f_lseek+0x2e>
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	7d5b      	ldrb	r3, [r3, #21]
 8007730:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8007734:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007738:	2b00      	cmp	r3, #0
 800773a:	d002      	beq.n	8007742 <f_lseek+0x3c>
 800773c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007740:	e1e6      	b.n	8007b10 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007746:	2b00      	cmp	r3, #0
 8007748:	f000 80d1 	beq.w	80078ee <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007752:	d15a      	bne.n	800780a <f_lseek+0x104>
			tbl = fp->cltbl;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007758:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800775a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800775c:	1d1a      	adds	r2, r3, #4
 800775e:	627a      	str	r2, [r7, #36]	; 0x24
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	617b      	str	r3, [r7, #20]
 8007764:	2302      	movs	r3, #2
 8007766:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	689b      	ldr	r3, [r3, #8]
 800776c:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800776e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007770:	2b00      	cmp	r3, #0
 8007772:	d03a      	beq.n	80077ea <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8007774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007776:	613b      	str	r3, [r7, #16]
 8007778:	2300      	movs	r3, #0
 800777a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800777c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800777e:	3302      	adds	r3, #2
 8007780:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8007782:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007784:	60fb      	str	r3, [r7, #12]
 8007786:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007788:	3301      	adds	r3, #1
 800778a:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007790:	4618      	mov	r0, r3
 8007792:	f7fe fac6 	bl	8005d22 <get_fat>
 8007796:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8007798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800779a:	2b01      	cmp	r3, #1
 800779c:	d804      	bhi.n	80077a8 <f_lseek+0xa2>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2202      	movs	r2, #2
 80077a2:	755a      	strb	r2, [r3, #21]
 80077a4:	2302      	movs	r3, #2
 80077a6:	e1b3      	b.n	8007b10 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80077a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80077ae:	d104      	bne.n	80077ba <f_lseek+0xb4>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2201      	movs	r2, #1
 80077b4:	755a      	strb	r2, [r3, #21]
 80077b6:	2301      	movs	r3, #1
 80077b8:	e1aa      	b.n	8007b10 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	3301      	adds	r3, #1
 80077be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077c0:	429a      	cmp	r2, r3
 80077c2:	d0de      	beq.n	8007782 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80077c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	429a      	cmp	r2, r3
 80077ca:	d809      	bhi.n	80077e0 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 80077cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ce:	1d1a      	adds	r2, r3, #4
 80077d0:	627a      	str	r2, [r7, #36]	; 0x24
 80077d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80077d4:	601a      	str	r2, [r3, #0]
 80077d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077d8:	1d1a      	adds	r2, r3, #4
 80077da:	627a      	str	r2, [r7, #36]	; 0x24
 80077dc:	693a      	ldr	r2, [r7, #16]
 80077de:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	695b      	ldr	r3, [r3, #20]
 80077e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077e6:	429a      	cmp	r2, r3
 80077e8:	d3c4      	bcc.n	8007774 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80077f0:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 80077f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	429a      	cmp	r2, r3
 80077f8:	d803      	bhi.n	8007802 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 80077fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077fc:	2200      	movs	r2, #0
 80077fe:	601a      	str	r2, [r3, #0]
 8007800:	e184      	b.n	8007b0c <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8007802:	2311      	movs	r3, #17
 8007804:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8007808:	e180      	b.n	8007b0c <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	68db      	ldr	r3, [r3, #12]
 800780e:	683a      	ldr	r2, [r7, #0]
 8007810:	429a      	cmp	r2, r3
 8007812:	d902      	bls.n	800781a <f_lseek+0x114>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	68db      	ldr	r3, [r3, #12]
 8007818:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	683a      	ldr	r2, [r7, #0]
 800781e:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	2b00      	cmp	r3, #0
 8007824:	f000 8172 	beq.w	8007b0c <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	3b01      	subs	r3, #1
 800782c:	4619      	mov	r1, r3
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f7fe fd08 	bl	8006244 <clmt_clust>
 8007834:	4602      	mov	r2, r0
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800783a:	68ba      	ldr	r2, [r7, #8]
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	69db      	ldr	r3, [r3, #28]
 8007840:	4619      	mov	r1, r3
 8007842:	4610      	mov	r0, r2
 8007844:	f7fe fa4e 	bl	8005ce4 <clust2sect>
 8007848:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800784a:	69bb      	ldr	r3, [r7, #24]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d104      	bne.n	800785a <f_lseek+0x154>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2202      	movs	r2, #2
 8007854:	755a      	strb	r2, [r3, #21]
 8007856:	2302      	movs	r3, #2
 8007858:	e15a      	b.n	8007b10 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	3b01      	subs	r3, #1
 800785e:	0a5b      	lsrs	r3, r3, #9
 8007860:	68ba      	ldr	r2, [r7, #8]
 8007862:	8952      	ldrh	r2, [r2, #10]
 8007864:	3a01      	subs	r2, #1
 8007866:	4013      	ands	r3, r2
 8007868:	69ba      	ldr	r2, [r7, #24]
 800786a:	4413      	add	r3, r2
 800786c:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	699b      	ldr	r3, [r3, #24]
 8007872:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007876:	2b00      	cmp	r3, #0
 8007878:	f000 8148 	beq.w	8007b0c <f_lseek+0x406>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6a1b      	ldr	r3, [r3, #32]
 8007880:	69ba      	ldr	r2, [r7, #24]
 8007882:	429a      	cmp	r2, r3
 8007884:	f000 8142 	beq.w	8007b0c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	7d1b      	ldrb	r3, [r3, #20]
 800788c:	b25b      	sxtb	r3, r3
 800788e:	2b00      	cmp	r3, #0
 8007890:	da18      	bge.n	80078c4 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	7858      	ldrb	r0, [r3, #1]
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6a1a      	ldr	r2, [r3, #32]
 80078a0:	2301      	movs	r3, #1
 80078a2:	f7fd fed1 	bl	8005648 <disk_write>
 80078a6:	4603      	mov	r3, r0
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d004      	beq.n	80078b6 <f_lseek+0x1b0>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2201      	movs	r2, #1
 80078b0:	755a      	strb	r2, [r3, #21]
 80078b2:	2301      	movs	r3, #1
 80078b4:	e12c      	b.n	8007b10 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	7d1b      	ldrb	r3, [r3, #20]
 80078ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80078be:	b2da      	uxtb	r2, r3
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	7858      	ldrb	r0, [r3, #1]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80078ce:	2301      	movs	r3, #1
 80078d0:	69ba      	ldr	r2, [r7, #24]
 80078d2:	f7fd fe99 	bl	8005608 <disk_read>
 80078d6:	4603      	mov	r3, r0
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d004      	beq.n	80078e6 <f_lseek+0x1e0>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2201      	movs	r2, #1
 80078e0:	755a      	strb	r2, [r3, #21]
 80078e2:	2301      	movs	r3, #1
 80078e4:	e114      	b.n	8007b10 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	69ba      	ldr	r2, [r7, #24]
 80078ea:	621a      	str	r2, [r3, #32]
 80078ec:	e10e      	b.n	8007b0c <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	68db      	ldr	r3, [r3, #12]
 80078f2:	683a      	ldr	r2, [r7, #0]
 80078f4:	429a      	cmp	r2, r3
 80078f6:	d908      	bls.n	800790a <f_lseek+0x204>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	7d1b      	ldrb	r3, [r3, #20]
 80078fc:	f003 0302 	and.w	r3, r3, #2
 8007900:	2b00      	cmp	r3, #0
 8007902:	d102      	bne.n	800790a <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	68db      	ldr	r3, [r3, #12]
 8007908:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	699b      	ldr	r3, [r3, #24]
 800790e:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8007910:	2300      	movs	r3, #0
 8007912:	637b      	str	r3, [r7, #52]	; 0x34
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007918:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	2b00      	cmp	r3, #0
 800791e:	f000 80a7 	beq.w	8007a70 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	895b      	ldrh	r3, [r3, #10]
 8007926:	025b      	lsls	r3, r3, #9
 8007928:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800792a:	6a3b      	ldr	r3, [r7, #32]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d01b      	beq.n	8007968 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	1e5a      	subs	r2, r3, #1
 8007934:	69fb      	ldr	r3, [r7, #28]
 8007936:	fbb2 f2f3 	udiv	r2, r2, r3
 800793a:	6a3b      	ldr	r3, [r7, #32]
 800793c:	1e59      	subs	r1, r3, #1
 800793e:	69fb      	ldr	r3, [r7, #28]
 8007940:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8007944:	429a      	cmp	r2, r3
 8007946:	d30f      	bcc.n	8007968 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8007948:	6a3b      	ldr	r3, [r7, #32]
 800794a:	1e5a      	subs	r2, r3, #1
 800794c:	69fb      	ldr	r3, [r7, #28]
 800794e:	425b      	negs	r3, r3
 8007950:	401a      	ands	r2, r3
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	699b      	ldr	r3, [r3, #24]
 800795a:	683a      	ldr	r2, [r7, #0]
 800795c:	1ad3      	subs	r3, r2, r3
 800795e:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	69db      	ldr	r3, [r3, #28]
 8007964:	63bb      	str	r3, [r7, #56]	; 0x38
 8007966:	e022      	b.n	80079ae <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	689b      	ldr	r3, [r3, #8]
 800796c:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800796e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007970:	2b00      	cmp	r3, #0
 8007972:	d119      	bne.n	80079a8 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2100      	movs	r1, #0
 8007978:	4618      	mov	r0, r3
 800797a:	f7fe fbcb 	bl	8006114 <create_chain>
 800797e:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8007980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007982:	2b01      	cmp	r3, #1
 8007984:	d104      	bne.n	8007990 <f_lseek+0x28a>
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2202      	movs	r2, #2
 800798a:	755a      	strb	r2, [r3, #21]
 800798c:	2302      	movs	r3, #2
 800798e:	e0bf      	b.n	8007b10 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007990:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007992:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007996:	d104      	bne.n	80079a2 <f_lseek+0x29c>
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2201      	movs	r2, #1
 800799c:	755a      	strb	r2, [r3, #21]
 800799e:	2301      	movs	r3, #1
 80079a0:	e0b6      	b.n	8007b10 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80079a6:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80079ac:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 80079ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d05d      	beq.n	8007a70 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 80079b4:	e03a      	b.n	8007a2c <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 80079b6:	683a      	ldr	r2, [r7, #0]
 80079b8:	69fb      	ldr	r3, [r7, #28]
 80079ba:	1ad3      	subs	r3, r2, r3
 80079bc:	603b      	str	r3, [r7, #0]
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	699a      	ldr	r2, [r3, #24]
 80079c2:	69fb      	ldr	r3, [r7, #28]
 80079c4:	441a      	add	r2, r3
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	7d1b      	ldrb	r3, [r3, #20]
 80079ce:	f003 0302 	and.w	r3, r3, #2
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d00b      	beq.n	80079ee <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80079da:	4618      	mov	r0, r3
 80079dc:	f7fe fb9a 	bl	8006114 <create_chain>
 80079e0:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 80079e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d108      	bne.n	80079fa <f_lseek+0x2f4>
							ofs = 0; break;
 80079e8:	2300      	movs	r3, #0
 80079ea:	603b      	str	r3, [r7, #0]
 80079ec:	e022      	b.n	8007a34 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80079f2:	4618      	mov	r0, r3
 80079f4:	f7fe f995 	bl	8005d22 <get_fat>
 80079f8:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80079fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007a00:	d104      	bne.n	8007a0c <f_lseek+0x306>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2201      	movs	r2, #1
 8007a06:	755a      	strb	r2, [r3, #21]
 8007a08:	2301      	movs	r3, #1
 8007a0a:	e081      	b.n	8007b10 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8007a0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a0e:	2b01      	cmp	r3, #1
 8007a10:	d904      	bls.n	8007a1c <f_lseek+0x316>
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	695b      	ldr	r3, [r3, #20]
 8007a16:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007a18:	429a      	cmp	r2, r3
 8007a1a:	d304      	bcc.n	8007a26 <f_lseek+0x320>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2202      	movs	r2, #2
 8007a20:	755a      	strb	r2, [r3, #21]
 8007a22:	2302      	movs	r3, #2
 8007a24:	e074      	b.n	8007b10 <f_lseek+0x40a>
					fp->clust = clst;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007a2a:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8007a2c:	683a      	ldr	r2, [r7, #0]
 8007a2e:	69fb      	ldr	r3, [r7, #28]
 8007a30:	429a      	cmp	r2, r3
 8007a32:	d8c0      	bhi.n	80079b6 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	699a      	ldr	r2, [r3, #24]
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	441a      	add	r2, r3
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d012      	beq.n	8007a70 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f7fe f948 	bl	8005ce4 <clust2sect>
 8007a54:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8007a56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d104      	bne.n	8007a66 <f_lseek+0x360>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2202      	movs	r2, #2
 8007a60:	755a      	strb	r2, [r3, #21]
 8007a62:	2302      	movs	r3, #2
 8007a64:	e054      	b.n	8007b10 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	0a5b      	lsrs	r3, r3, #9
 8007a6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007a6c:	4413      	add	r3, r2
 8007a6e:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	699a      	ldr	r2, [r3, #24]
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	68db      	ldr	r3, [r3, #12]
 8007a78:	429a      	cmp	r2, r3
 8007a7a:	d90a      	bls.n	8007a92 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	699a      	ldr	r2, [r3, #24]
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	7d1b      	ldrb	r3, [r3, #20]
 8007a88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a8c:	b2da      	uxtb	r2, r3
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	699b      	ldr	r3, [r3, #24]
 8007a96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d036      	beq.n	8007b0c <f_lseek+0x406>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6a1b      	ldr	r3, [r3, #32]
 8007aa2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007aa4:	429a      	cmp	r2, r3
 8007aa6:	d031      	beq.n	8007b0c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	7d1b      	ldrb	r3, [r3, #20]
 8007aac:	b25b      	sxtb	r3, r3
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	da18      	bge.n	8007ae4 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	7858      	ldrb	r0, [r3, #1]
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6a1a      	ldr	r2, [r3, #32]
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	f7fd fdc1 	bl	8005648 <disk_write>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d004      	beq.n	8007ad6 <f_lseek+0x3d0>
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2201      	movs	r2, #1
 8007ad0:	755a      	strb	r2, [r3, #21]
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	e01c      	b.n	8007b10 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	7d1b      	ldrb	r3, [r3, #20]
 8007ada:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ade:	b2da      	uxtb	r2, r3
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	7858      	ldrb	r0, [r3, #1]
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007aee:	2301      	movs	r3, #1
 8007af0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007af2:	f7fd fd89 	bl	8005608 <disk_read>
 8007af6:	4603      	mov	r3, r0
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d004      	beq.n	8007b06 <f_lseek+0x400>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2201      	movs	r2, #1
 8007b00:	755a      	strb	r2, [r3, #21]
 8007b02:	2301      	movs	r3, #1
 8007b04:	e004      	b.n	8007b10 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007b0a:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8007b0c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8007b10:	4618      	mov	r0, r3
 8007b12:	3740      	adds	r7, #64	; 0x40
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bd80      	pop	{r7, pc}

08007b18 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b09e      	sub	sp, #120	; 0x78
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 8007b20:	2300      	movs	r3, #0
 8007b22:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8007b24:	f107 010c 	add.w	r1, r7, #12
 8007b28:	1d3b      	adds	r3, r7, #4
 8007b2a:	2202      	movs	r2, #2
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f7ff f825 	bl	8006b7c <find_volume>
 8007b32:	4603      	mov	r3, r0
 8007b34:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 8007b3c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	f040 808e 	bne.w	8007c62 <f_unlink+0x14a>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 8007b46:	687a      	ldr	r2, [r7, #4]
 8007b48:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007b4c:	4611      	mov	r1, r2
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f7fe ff08 	bl	8006964 <follow_path>
 8007b54:	4603      	mov	r3, r0
 8007b56:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 8007b5a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d108      	bne.n	8007b74 <f_unlink+0x5c>
 8007b62:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007b66:	2102      	movs	r1, #2
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f7fd feab 	bl	80058c4 <chk_lock>
 8007b6e:	4603      	mov	r3, r0
 8007b70:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 8007b74:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d172      	bne.n	8007c62 <f_unlink+0x14a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8007b7c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8007b80:	b25b      	sxtb	r3, r3
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	da03      	bge.n	8007b8e <f_unlink+0x76>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 8007b86:	2306      	movs	r3, #6
 8007b88:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8007b8c:	e008      	b.n	8007ba0 <f_unlink+0x88>
			} else {
				if (dj.obj.attr & AM_RDO) {
 8007b8e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8007b92:	f003 0301 	and.w	r3, r3, #1
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d002      	beq.n	8007ba0 <f_unlink+0x88>
					res = FR_DENIED;		/* Cannot remove R/O object */
 8007b9a:	2307      	movs	r3, #7
 8007b9c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 8007ba0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d134      	bne.n	8007c12 <f_unlink+0xfa>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007bac:	4611      	mov	r1, r2
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f7fe fd03 	bl	80065ba <ld_clust>
 8007bb4:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 8007bb6:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8007bba:	f003 0310 	and.w	r3, r3, #16
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d027      	beq.n	8007c12 <f_unlink+0xfa>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 8007bc6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007bc8:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 8007bca:	f107 0310 	add.w	r3, r7, #16
 8007bce:	2100      	movs	r1, #0
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	f7fe fb6b 	bl	80062ac <dir_sdi>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 8007bdc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d116      	bne.n	8007c12 <f_unlink+0xfa>
							res = dir_read(&sdj, 0);			/* Read an item */
 8007be4:	f107 0310 	add.w	r3, r7, #16
 8007be8:	2100      	movs	r1, #0
 8007bea:	4618      	mov	r0, r3
 8007bec:	f7fe fd24 	bl	8006638 <dir_read>
 8007bf0:	4603      	mov	r3, r0
 8007bf2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 8007bf6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d102      	bne.n	8007c04 <f_unlink+0xec>
 8007bfe:	2307      	movs	r3, #7
 8007c00:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 8007c04:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007c08:	2b04      	cmp	r3, #4
 8007c0a:	d102      	bne.n	8007c12 <f_unlink+0xfa>
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 8007c12:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d123      	bne.n	8007c62 <f_unlink+0x14a>
				res = dir_remove(&dj);			/* Remove the directory entry */
 8007c1a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007c1e:	4618      	mov	r0, r3
 8007c20:	f7fe fdee 	bl	8006800 <dir_remove>
 8007c24:	4603      	mov	r3, r0
 8007c26:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 8007c2a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d10c      	bne.n	8007c4c <f_unlink+0x134>
 8007c32:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d009      	beq.n	8007c4c <f_unlink+0x134>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 8007c38:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8007c40:	4618      	mov	r0, r3
 8007c42:	f7fe fa02 	bl	800604a <remove_chain>
 8007c46:	4603      	mov	r3, r0
 8007c48:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 8007c4c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d106      	bne.n	8007c62 <f_unlink+0x14a>
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	4618      	mov	r0, r3
 8007c58:	f7fd ffd6 	bl	8005c08 <sync_fs>
 8007c5c:	4603      	mov	r3, r0
 8007c5e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8007c62:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	3778      	adds	r7, #120	; 0x78
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}
	...

08007c70 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007c70:	b480      	push	{r7}
 8007c72:	b087      	sub	sp, #28
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	60f8      	str	r0, [r7, #12]
 8007c78:	60b9      	str	r1, [r7, #8]
 8007c7a:	4613      	mov	r3, r2
 8007c7c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007c7e:	2301      	movs	r3, #1
 8007c80:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007c82:	2300      	movs	r3, #0
 8007c84:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007c86:	4b1f      	ldr	r3, [pc, #124]	; (8007d04 <FATFS_LinkDriverEx+0x94>)
 8007c88:	7a5b      	ldrb	r3, [r3, #9]
 8007c8a:	b2db      	uxtb	r3, r3
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d131      	bne.n	8007cf4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007c90:	4b1c      	ldr	r3, [pc, #112]	; (8007d04 <FATFS_LinkDriverEx+0x94>)
 8007c92:	7a5b      	ldrb	r3, [r3, #9]
 8007c94:	b2db      	uxtb	r3, r3
 8007c96:	461a      	mov	r2, r3
 8007c98:	4b1a      	ldr	r3, [pc, #104]	; (8007d04 <FATFS_LinkDriverEx+0x94>)
 8007c9a:	2100      	movs	r1, #0
 8007c9c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8007c9e:	4b19      	ldr	r3, [pc, #100]	; (8007d04 <FATFS_LinkDriverEx+0x94>)
 8007ca0:	7a5b      	ldrb	r3, [r3, #9]
 8007ca2:	b2db      	uxtb	r3, r3
 8007ca4:	4a17      	ldr	r2, [pc, #92]	; (8007d04 <FATFS_LinkDriverEx+0x94>)
 8007ca6:	009b      	lsls	r3, r3, #2
 8007ca8:	4413      	add	r3, r2
 8007caa:	68fa      	ldr	r2, [r7, #12]
 8007cac:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8007cae:	4b15      	ldr	r3, [pc, #84]	; (8007d04 <FATFS_LinkDriverEx+0x94>)
 8007cb0:	7a5b      	ldrb	r3, [r3, #9]
 8007cb2:	b2db      	uxtb	r3, r3
 8007cb4:	461a      	mov	r2, r3
 8007cb6:	4b13      	ldr	r3, [pc, #76]	; (8007d04 <FATFS_LinkDriverEx+0x94>)
 8007cb8:	4413      	add	r3, r2
 8007cba:	79fa      	ldrb	r2, [r7, #7]
 8007cbc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8007cbe:	4b11      	ldr	r3, [pc, #68]	; (8007d04 <FATFS_LinkDriverEx+0x94>)
 8007cc0:	7a5b      	ldrb	r3, [r3, #9]
 8007cc2:	b2db      	uxtb	r3, r3
 8007cc4:	1c5a      	adds	r2, r3, #1
 8007cc6:	b2d1      	uxtb	r1, r2
 8007cc8:	4a0e      	ldr	r2, [pc, #56]	; (8007d04 <FATFS_LinkDriverEx+0x94>)
 8007cca:	7251      	strb	r1, [r2, #9]
 8007ccc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007cce:	7dbb      	ldrb	r3, [r7, #22]
 8007cd0:	3330      	adds	r3, #48	; 0x30
 8007cd2:	b2da      	uxtb	r2, r3
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	3301      	adds	r3, #1
 8007cdc:	223a      	movs	r2, #58	; 0x3a
 8007cde:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	3302      	adds	r3, #2
 8007ce4:	222f      	movs	r2, #47	; 0x2f
 8007ce6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	3303      	adds	r3, #3
 8007cec:	2200      	movs	r2, #0
 8007cee:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007cf4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	371c      	adds	r7, #28
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d00:	4770      	bx	lr
 8007d02:	bf00      	nop
 8007d04:	200001e8 	.word	0x200001e8

08007d08 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b082      	sub	sp, #8
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
 8007d10:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8007d12:	2200      	movs	r2, #0
 8007d14:	6839      	ldr	r1, [r7, #0]
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f7ff ffaa 	bl	8007c70 <FATFS_LinkDriverEx>
 8007d1c:	4603      	mov	r3, r0
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	3708      	adds	r7, #8
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}
	...

08007d28 <__errno>:
 8007d28:	4b01      	ldr	r3, [pc, #4]	; (8007d30 <__errno+0x8>)
 8007d2a:	6818      	ldr	r0, [r3, #0]
 8007d2c:	4770      	bx	lr
 8007d2e:	bf00      	nop
 8007d30:	20000038 	.word	0x20000038

08007d34 <__libc_init_array>:
 8007d34:	b570      	push	{r4, r5, r6, lr}
 8007d36:	4d0d      	ldr	r5, [pc, #52]	; (8007d6c <__libc_init_array+0x38>)
 8007d38:	4c0d      	ldr	r4, [pc, #52]	; (8007d70 <__libc_init_array+0x3c>)
 8007d3a:	1b64      	subs	r4, r4, r5
 8007d3c:	10a4      	asrs	r4, r4, #2
 8007d3e:	2600      	movs	r6, #0
 8007d40:	42a6      	cmp	r6, r4
 8007d42:	d109      	bne.n	8007d58 <__libc_init_array+0x24>
 8007d44:	4d0b      	ldr	r5, [pc, #44]	; (8007d74 <__libc_init_array+0x40>)
 8007d46:	4c0c      	ldr	r4, [pc, #48]	; (8007d78 <__libc_init_array+0x44>)
 8007d48:	f000 fc4e 	bl	80085e8 <_init>
 8007d4c:	1b64      	subs	r4, r4, r5
 8007d4e:	10a4      	asrs	r4, r4, #2
 8007d50:	2600      	movs	r6, #0
 8007d52:	42a6      	cmp	r6, r4
 8007d54:	d105      	bne.n	8007d62 <__libc_init_array+0x2e>
 8007d56:	bd70      	pop	{r4, r5, r6, pc}
 8007d58:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d5c:	4798      	blx	r3
 8007d5e:	3601      	adds	r6, #1
 8007d60:	e7ee      	b.n	8007d40 <__libc_init_array+0xc>
 8007d62:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d66:	4798      	blx	r3
 8007d68:	3601      	adds	r6, #1
 8007d6a:	e7f2      	b.n	8007d52 <__libc_init_array+0x1e>
 8007d6c:	08008b38 	.word	0x08008b38
 8007d70:	08008b38 	.word	0x08008b38
 8007d74:	08008b38 	.word	0x08008b38
 8007d78:	08008b3c 	.word	0x08008b3c

08007d7c <memset>:
 8007d7c:	4402      	add	r2, r0
 8007d7e:	4603      	mov	r3, r0
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d100      	bne.n	8007d86 <memset+0xa>
 8007d84:	4770      	bx	lr
 8007d86:	f803 1b01 	strb.w	r1, [r3], #1
 8007d8a:	e7f9      	b.n	8007d80 <memset+0x4>

08007d8c <siprintf>:
 8007d8c:	b40e      	push	{r1, r2, r3}
 8007d8e:	b500      	push	{lr}
 8007d90:	b09c      	sub	sp, #112	; 0x70
 8007d92:	ab1d      	add	r3, sp, #116	; 0x74
 8007d94:	9002      	str	r0, [sp, #8]
 8007d96:	9006      	str	r0, [sp, #24]
 8007d98:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007d9c:	4809      	ldr	r0, [pc, #36]	; (8007dc4 <siprintf+0x38>)
 8007d9e:	9107      	str	r1, [sp, #28]
 8007da0:	9104      	str	r1, [sp, #16]
 8007da2:	4909      	ldr	r1, [pc, #36]	; (8007dc8 <siprintf+0x3c>)
 8007da4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007da8:	9105      	str	r1, [sp, #20]
 8007daa:	6800      	ldr	r0, [r0, #0]
 8007dac:	9301      	str	r3, [sp, #4]
 8007dae:	a902      	add	r1, sp, #8
 8007db0:	f000 f868 	bl	8007e84 <_svfiprintf_r>
 8007db4:	9b02      	ldr	r3, [sp, #8]
 8007db6:	2200      	movs	r2, #0
 8007db8:	701a      	strb	r2, [r3, #0]
 8007dba:	b01c      	add	sp, #112	; 0x70
 8007dbc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007dc0:	b003      	add	sp, #12
 8007dc2:	4770      	bx	lr
 8007dc4:	20000038 	.word	0x20000038
 8007dc8:	ffff0208 	.word	0xffff0208

08007dcc <__ssputs_r>:
 8007dcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dd0:	688e      	ldr	r6, [r1, #8]
 8007dd2:	429e      	cmp	r6, r3
 8007dd4:	4682      	mov	sl, r0
 8007dd6:	460c      	mov	r4, r1
 8007dd8:	4690      	mov	r8, r2
 8007dda:	461f      	mov	r7, r3
 8007ddc:	d838      	bhi.n	8007e50 <__ssputs_r+0x84>
 8007dde:	898a      	ldrh	r2, [r1, #12]
 8007de0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007de4:	d032      	beq.n	8007e4c <__ssputs_r+0x80>
 8007de6:	6825      	ldr	r5, [r4, #0]
 8007de8:	6909      	ldr	r1, [r1, #16]
 8007dea:	eba5 0901 	sub.w	r9, r5, r1
 8007dee:	6965      	ldr	r5, [r4, #20]
 8007df0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007df4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007df8:	3301      	adds	r3, #1
 8007dfa:	444b      	add	r3, r9
 8007dfc:	106d      	asrs	r5, r5, #1
 8007dfe:	429d      	cmp	r5, r3
 8007e00:	bf38      	it	cc
 8007e02:	461d      	movcc	r5, r3
 8007e04:	0553      	lsls	r3, r2, #21
 8007e06:	d531      	bpl.n	8007e6c <__ssputs_r+0xa0>
 8007e08:	4629      	mov	r1, r5
 8007e0a:	f000 fb47 	bl	800849c <_malloc_r>
 8007e0e:	4606      	mov	r6, r0
 8007e10:	b950      	cbnz	r0, 8007e28 <__ssputs_r+0x5c>
 8007e12:	230c      	movs	r3, #12
 8007e14:	f8ca 3000 	str.w	r3, [sl]
 8007e18:	89a3      	ldrh	r3, [r4, #12]
 8007e1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e1e:	81a3      	strh	r3, [r4, #12]
 8007e20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e28:	6921      	ldr	r1, [r4, #16]
 8007e2a:	464a      	mov	r2, r9
 8007e2c:	f000 fabe 	bl	80083ac <memcpy>
 8007e30:	89a3      	ldrh	r3, [r4, #12]
 8007e32:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007e36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e3a:	81a3      	strh	r3, [r4, #12]
 8007e3c:	6126      	str	r6, [r4, #16]
 8007e3e:	6165      	str	r5, [r4, #20]
 8007e40:	444e      	add	r6, r9
 8007e42:	eba5 0509 	sub.w	r5, r5, r9
 8007e46:	6026      	str	r6, [r4, #0]
 8007e48:	60a5      	str	r5, [r4, #8]
 8007e4a:	463e      	mov	r6, r7
 8007e4c:	42be      	cmp	r6, r7
 8007e4e:	d900      	bls.n	8007e52 <__ssputs_r+0x86>
 8007e50:	463e      	mov	r6, r7
 8007e52:	4632      	mov	r2, r6
 8007e54:	6820      	ldr	r0, [r4, #0]
 8007e56:	4641      	mov	r1, r8
 8007e58:	f000 fab6 	bl	80083c8 <memmove>
 8007e5c:	68a3      	ldr	r3, [r4, #8]
 8007e5e:	6822      	ldr	r2, [r4, #0]
 8007e60:	1b9b      	subs	r3, r3, r6
 8007e62:	4432      	add	r2, r6
 8007e64:	60a3      	str	r3, [r4, #8]
 8007e66:	6022      	str	r2, [r4, #0]
 8007e68:	2000      	movs	r0, #0
 8007e6a:	e7db      	b.n	8007e24 <__ssputs_r+0x58>
 8007e6c:	462a      	mov	r2, r5
 8007e6e:	f000 fb6f 	bl	8008550 <_realloc_r>
 8007e72:	4606      	mov	r6, r0
 8007e74:	2800      	cmp	r0, #0
 8007e76:	d1e1      	bne.n	8007e3c <__ssputs_r+0x70>
 8007e78:	6921      	ldr	r1, [r4, #16]
 8007e7a:	4650      	mov	r0, sl
 8007e7c:	f000 fabe 	bl	80083fc <_free_r>
 8007e80:	e7c7      	b.n	8007e12 <__ssputs_r+0x46>
	...

08007e84 <_svfiprintf_r>:
 8007e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e88:	4698      	mov	r8, r3
 8007e8a:	898b      	ldrh	r3, [r1, #12]
 8007e8c:	061b      	lsls	r3, r3, #24
 8007e8e:	b09d      	sub	sp, #116	; 0x74
 8007e90:	4607      	mov	r7, r0
 8007e92:	460d      	mov	r5, r1
 8007e94:	4614      	mov	r4, r2
 8007e96:	d50e      	bpl.n	8007eb6 <_svfiprintf_r+0x32>
 8007e98:	690b      	ldr	r3, [r1, #16]
 8007e9a:	b963      	cbnz	r3, 8007eb6 <_svfiprintf_r+0x32>
 8007e9c:	2140      	movs	r1, #64	; 0x40
 8007e9e:	f000 fafd 	bl	800849c <_malloc_r>
 8007ea2:	6028      	str	r0, [r5, #0]
 8007ea4:	6128      	str	r0, [r5, #16]
 8007ea6:	b920      	cbnz	r0, 8007eb2 <_svfiprintf_r+0x2e>
 8007ea8:	230c      	movs	r3, #12
 8007eaa:	603b      	str	r3, [r7, #0]
 8007eac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007eb0:	e0d1      	b.n	8008056 <_svfiprintf_r+0x1d2>
 8007eb2:	2340      	movs	r3, #64	; 0x40
 8007eb4:	616b      	str	r3, [r5, #20]
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	9309      	str	r3, [sp, #36]	; 0x24
 8007eba:	2320      	movs	r3, #32
 8007ebc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ec0:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ec4:	2330      	movs	r3, #48	; 0x30
 8007ec6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008070 <_svfiprintf_r+0x1ec>
 8007eca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007ece:	f04f 0901 	mov.w	r9, #1
 8007ed2:	4623      	mov	r3, r4
 8007ed4:	469a      	mov	sl, r3
 8007ed6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007eda:	b10a      	cbz	r2, 8007ee0 <_svfiprintf_r+0x5c>
 8007edc:	2a25      	cmp	r2, #37	; 0x25
 8007ede:	d1f9      	bne.n	8007ed4 <_svfiprintf_r+0x50>
 8007ee0:	ebba 0b04 	subs.w	fp, sl, r4
 8007ee4:	d00b      	beq.n	8007efe <_svfiprintf_r+0x7a>
 8007ee6:	465b      	mov	r3, fp
 8007ee8:	4622      	mov	r2, r4
 8007eea:	4629      	mov	r1, r5
 8007eec:	4638      	mov	r0, r7
 8007eee:	f7ff ff6d 	bl	8007dcc <__ssputs_r>
 8007ef2:	3001      	adds	r0, #1
 8007ef4:	f000 80aa 	beq.w	800804c <_svfiprintf_r+0x1c8>
 8007ef8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007efa:	445a      	add	r2, fp
 8007efc:	9209      	str	r2, [sp, #36]	; 0x24
 8007efe:	f89a 3000 	ldrb.w	r3, [sl]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	f000 80a2 	beq.w	800804c <_svfiprintf_r+0x1c8>
 8007f08:	2300      	movs	r3, #0
 8007f0a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007f0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f12:	f10a 0a01 	add.w	sl, sl, #1
 8007f16:	9304      	str	r3, [sp, #16]
 8007f18:	9307      	str	r3, [sp, #28]
 8007f1a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007f1e:	931a      	str	r3, [sp, #104]	; 0x68
 8007f20:	4654      	mov	r4, sl
 8007f22:	2205      	movs	r2, #5
 8007f24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f28:	4851      	ldr	r0, [pc, #324]	; (8008070 <_svfiprintf_r+0x1ec>)
 8007f2a:	f7f8 f961 	bl	80001f0 <memchr>
 8007f2e:	9a04      	ldr	r2, [sp, #16]
 8007f30:	b9d8      	cbnz	r0, 8007f6a <_svfiprintf_r+0xe6>
 8007f32:	06d0      	lsls	r0, r2, #27
 8007f34:	bf44      	itt	mi
 8007f36:	2320      	movmi	r3, #32
 8007f38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f3c:	0711      	lsls	r1, r2, #28
 8007f3e:	bf44      	itt	mi
 8007f40:	232b      	movmi	r3, #43	; 0x2b
 8007f42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f46:	f89a 3000 	ldrb.w	r3, [sl]
 8007f4a:	2b2a      	cmp	r3, #42	; 0x2a
 8007f4c:	d015      	beq.n	8007f7a <_svfiprintf_r+0xf6>
 8007f4e:	9a07      	ldr	r2, [sp, #28]
 8007f50:	4654      	mov	r4, sl
 8007f52:	2000      	movs	r0, #0
 8007f54:	f04f 0c0a 	mov.w	ip, #10
 8007f58:	4621      	mov	r1, r4
 8007f5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f5e:	3b30      	subs	r3, #48	; 0x30
 8007f60:	2b09      	cmp	r3, #9
 8007f62:	d94e      	bls.n	8008002 <_svfiprintf_r+0x17e>
 8007f64:	b1b0      	cbz	r0, 8007f94 <_svfiprintf_r+0x110>
 8007f66:	9207      	str	r2, [sp, #28]
 8007f68:	e014      	b.n	8007f94 <_svfiprintf_r+0x110>
 8007f6a:	eba0 0308 	sub.w	r3, r0, r8
 8007f6e:	fa09 f303 	lsl.w	r3, r9, r3
 8007f72:	4313      	orrs	r3, r2
 8007f74:	9304      	str	r3, [sp, #16]
 8007f76:	46a2      	mov	sl, r4
 8007f78:	e7d2      	b.n	8007f20 <_svfiprintf_r+0x9c>
 8007f7a:	9b03      	ldr	r3, [sp, #12]
 8007f7c:	1d19      	adds	r1, r3, #4
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	9103      	str	r1, [sp, #12]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	bfbb      	ittet	lt
 8007f86:	425b      	neglt	r3, r3
 8007f88:	f042 0202 	orrlt.w	r2, r2, #2
 8007f8c:	9307      	strge	r3, [sp, #28]
 8007f8e:	9307      	strlt	r3, [sp, #28]
 8007f90:	bfb8      	it	lt
 8007f92:	9204      	strlt	r2, [sp, #16]
 8007f94:	7823      	ldrb	r3, [r4, #0]
 8007f96:	2b2e      	cmp	r3, #46	; 0x2e
 8007f98:	d10c      	bne.n	8007fb4 <_svfiprintf_r+0x130>
 8007f9a:	7863      	ldrb	r3, [r4, #1]
 8007f9c:	2b2a      	cmp	r3, #42	; 0x2a
 8007f9e:	d135      	bne.n	800800c <_svfiprintf_r+0x188>
 8007fa0:	9b03      	ldr	r3, [sp, #12]
 8007fa2:	1d1a      	adds	r2, r3, #4
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	9203      	str	r2, [sp, #12]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	bfb8      	it	lt
 8007fac:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007fb0:	3402      	adds	r4, #2
 8007fb2:	9305      	str	r3, [sp, #20]
 8007fb4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008080 <_svfiprintf_r+0x1fc>
 8007fb8:	7821      	ldrb	r1, [r4, #0]
 8007fba:	2203      	movs	r2, #3
 8007fbc:	4650      	mov	r0, sl
 8007fbe:	f7f8 f917 	bl	80001f0 <memchr>
 8007fc2:	b140      	cbz	r0, 8007fd6 <_svfiprintf_r+0x152>
 8007fc4:	2340      	movs	r3, #64	; 0x40
 8007fc6:	eba0 000a 	sub.w	r0, r0, sl
 8007fca:	fa03 f000 	lsl.w	r0, r3, r0
 8007fce:	9b04      	ldr	r3, [sp, #16]
 8007fd0:	4303      	orrs	r3, r0
 8007fd2:	3401      	adds	r4, #1
 8007fd4:	9304      	str	r3, [sp, #16]
 8007fd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fda:	4826      	ldr	r0, [pc, #152]	; (8008074 <_svfiprintf_r+0x1f0>)
 8007fdc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007fe0:	2206      	movs	r2, #6
 8007fe2:	f7f8 f905 	bl	80001f0 <memchr>
 8007fe6:	2800      	cmp	r0, #0
 8007fe8:	d038      	beq.n	800805c <_svfiprintf_r+0x1d8>
 8007fea:	4b23      	ldr	r3, [pc, #140]	; (8008078 <_svfiprintf_r+0x1f4>)
 8007fec:	bb1b      	cbnz	r3, 8008036 <_svfiprintf_r+0x1b2>
 8007fee:	9b03      	ldr	r3, [sp, #12]
 8007ff0:	3307      	adds	r3, #7
 8007ff2:	f023 0307 	bic.w	r3, r3, #7
 8007ff6:	3308      	adds	r3, #8
 8007ff8:	9303      	str	r3, [sp, #12]
 8007ffa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ffc:	4433      	add	r3, r6
 8007ffe:	9309      	str	r3, [sp, #36]	; 0x24
 8008000:	e767      	b.n	8007ed2 <_svfiprintf_r+0x4e>
 8008002:	fb0c 3202 	mla	r2, ip, r2, r3
 8008006:	460c      	mov	r4, r1
 8008008:	2001      	movs	r0, #1
 800800a:	e7a5      	b.n	8007f58 <_svfiprintf_r+0xd4>
 800800c:	2300      	movs	r3, #0
 800800e:	3401      	adds	r4, #1
 8008010:	9305      	str	r3, [sp, #20]
 8008012:	4619      	mov	r1, r3
 8008014:	f04f 0c0a 	mov.w	ip, #10
 8008018:	4620      	mov	r0, r4
 800801a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800801e:	3a30      	subs	r2, #48	; 0x30
 8008020:	2a09      	cmp	r2, #9
 8008022:	d903      	bls.n	800802c <_svfiprintf_r+0x1a8>
 8008024:	2b00      	cmp	r3, #0
 8008026:	d0c5      	beq.n	8007fb4 <_svfiprintf_r+0x130>
 8008028:	9105      	str	r1, [sp, #20]
 800802a:	e7c3      	b.n	8007fb4 <_svfiprintf_r+0x130>
 800802c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008030:	4604      	mov	r4, r0
 8008032:	2301      	movs	r3, #1
 8008034:	e7f0      	b.n	8008018 <_svfiprintf_r+0x194>
 8008036:	ab03      	add	r3, sp, #12
 8008038:	9300      	str	r3, [sp, #0]
 800803a:	462a      	mov	r2, r5
 800803c:	4b0f      	ldr	r3, [pc, #60]	; (800807c <_svfiprintf_r+0x1f8>)
 800803e:	a904      	add	r1, sp, #16
 8008040:	4638      	mov	r0, r7
 8008042:	f3af 8000 	nop.w
 8008046:	1c42      	adds	r2, r0, #1
 8008048:	4606      	mov	r6, r0
 800804a:	d1d6      	bne.n	8007ffa <_svfiprintf_r+0x176>
 800804c:	89ab      	ldrh	r3, [r5, #12]
 800804e:	065b      	lsls	r3, r3, #25
 8008050:	f53f af2c 	bmi.w	8007eac <_svfiprintf_r+0x28>
 8008054:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008056:	b01d      	add	sp, #116	; 0x74
 8008058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800805c:	ab03      	add	r3, sp, #12
 800805e:	9300      	str	r3, [sp, #0]
 8008060:	462a      	mov	r2, r5
 8008062:	4b06      	ldr	r3, [pc, #24]	; (800807c <_svfiprintf_r+0x1f8>)
 8008064:	a904      	add	r1, sp, #16
 8008066:	4638      	mov	r0, r7
 8008068:	f000 f87a 	bl	8008160 <_printf_i>
 800806c:	e7eb      	b.n	8008046 <_svfiprintf_r+0x1c2>
 800806e:	bf00      	nop
 8008070:	08008afc 	.word	0x08008afc
 8008074:	08008b06 	.word	0x08008b06
 8008078:	00000000 	.word	0x00000000
 800807c:	08007dcd 	.word	0x08007dcd
 8008080:	08008b02 	.word	0x08008b02

08008084 <_printf_common>:
 8008084:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008088:	4616      	mov	r6, r2
 800808a:	4699      	mov	r9, r3
 800808c:	688a      	ldr	r2, [r1, #8]
 800808e:	690b      	ldr	r3, [r1, #16]
 8008090:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008094:	4293      	cmp	r3, r2
 8008096:	bfb8      	it	lt
 8008098:	4613      	movlt	r3, r2
 800809a:	6033      	str	r3, [r6, #0]
 800809c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80080a0:	4607      	mov	r7, r0
 80080a2:	460c      	mov	r4, r1
 80080a4:	b10a      	cbz	r2, 80080aa <_printf_common+0x26>
 80080a6:	3301      	adds	r3, #1
 80080a8:	6033      	str	r3, [r6, #0]
 80080aa:	6823      	ldr	r3, [r4, #0]
 80080ac:	0699      	lsls	r1, r3, #26
 80080ae:	bf42      	ittt	mi
 80080b0:	6833      	ldrmi	r3, [r6, #0]
 80080b2:	3302      	addmi	r3, #2
 80080b4:	6033      	strmi	r3, [r6, #0]
 80080b6:	6825      	ldr	r5, [r4, #0]
 80080b8:	f015 0506 	ands.w	r5, r5, #6
 80080bc:	d106      	bne.n	80080cc <_printf_common+0x48>
 80080be:	f104 0a19 	add.w	sl, r4, #25
 80080c2:	68e3      	ldr	r3, [r4, #12]
 80080c4:	6832      	ldr	r2, [r6, #0]
 80080c6:	1a9b      	subs	r3, r3, r2
 80080c8:	42ab      	cmp	r3, r5
 80080ca:	dc26      	bgt.n	800811a <_printf_common+0x96>
 80080cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80080d0:	1e13      	subs	r3, r2, #0
 80080d2:	6822      	ldr	r2, [r4, #0]
 80080d4:	bf18      	it	ne
 80080d6:	2301      	movne	r3, #1
 80080d8:	0692      	lsls	r2, r2, #26
 80080da:	d42b      	bmi.n	8008134 <_printf_common+0xb0>
 80080dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80080e0:	4649      	mov	r1, r9
 80080e2:	4638      	mov	r0, r7
 80080e4:	47c0      	blx	r8
 80080e6:	3001      	adds	r0, #1
 80080e8:	d01e      	beq.n	8008128 <_printf_common+0xa4>
 80080ea:	6823      	ldr	r3, [r4, #0]
 80080ec:	68e5      	ldr	r5, [r4, #12]
 80080ee:	6832      	ldr	r2, [r6, #0]
 80080f0:	f003 0306 	and.w	r3, r3, #6
 80080f4:	2b04      	cmp	r3, #4
 80080f6:	bf08      	it	eq
 80080f8:	1aad      	subeq	r5, r5, r2
 80080fa:	68a3      	ldr	r3, [r4, #8]
 80080fc:	6922      	ldr	r2, [r4, #16]
 80080fe:	bf0c      	ite	eq
 8008100:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008104:	2500      	movne	r5, #0
 8008106:	4293      	cmp	r3, r2
 8008108:	bfc4      	itt	gt
 800810a:	1a9b      	subgt	r3, r3, r2
 800810c:	18ed      	addgt	r5, r5, r3
 800810e:	2600      	movs	r6, #0
 8008110:	341a      	adds	r4, #26
 8008112:	42b5      	cmp	r5, r6
 8008114:	d11a      	bne.n	800814c <_printf_common+0xc8>
 8008116:	2000      	movs	r0, #0
 8008118:	e008      	b.n	800812c <_printf_common+0xa8>
 800811a:	2301      	movs	r3, #1
 800811c:	4652      	mov	r2, sl
 800811e:	4649      	mov	r1, r9
 8008120:	4638      	mov	r0, r7
 8008122:	47c0      	blx	r8
 8008124:	3001      	adds	r0, #1
 8008126:	d103      	bne.n	8008130 <_printf_common+0xac>
 8008128:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800812c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008130:	3501      	adds	r5, #1
 8008132:	e7c6      	b.n	80080c2 <_printf_common+0x3e>
 8008134:	18e1      	adds	r1, r4, r3
 8008136:	1c5a      	adds	r2, r3, #1
 8008138:	2030      	movs	r0, #48	; 0x30
 800813a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800813e:	4422      	add	r2, r4
 8008140:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008144:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008148:	3302      	adds	r3, #2
 800814a:	e7c7      	b.n	80080dc <_printf_common+0x58>
 800814c:	2301      	movs	r3, #1
 800814e:	4622      	mov	r2, r4
 8008150:	4649      	mov	r1, r9
 8008152:	4638      	mov	r0, r7
 8008154:	47c0      	blx	r8
 8008156:	3001      	adds	r0, #1
 8008158:	d0e6      	beq.n	8008128 <_printf_common+0xa4>
 800815a:	3601      	adds	r6, #1
 800815c:	e7d9      	b.n	8008112 <_printf_common+0x8e>
	...

08008160 <_printf_i>:
 8008160:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008164:	460c      	mov	r4, r1
 8008166:	4691      	mov	r9, r2
 8008168:	7e27      	ldrb	r7, [r4, #24]
 800816a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800816c:	2f78      	cmp	r7, #120	; 0x78
 800816e:	4680      	mov	r8, r0
 8008170:	469a      	mov	sl, r3
 8008172:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008176:	d807      	bhi.n	8008188 <_printf_i+0x28>
 8008178:	2f62      	cmp	r7, #98	; 0x62
 800817a:	d80a      	bhi.n	8008192 <_printf_i+0x32>
 800817c:	2f00      	cmp	r7, #0
 800817e:	f000 80d8 	beq.w	8008332 <_printf_i+0x1d2>
 8008182:	2f58      	cmp	r7, #88	; 0x58
 8008184:	f000 80a3 	beq.w	80082ce <_printf_i+0x16e>
 8008188:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800818c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008190:	e03a      	b.n	8008208 <_printf_i+0xa8>
 8008192:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008196:	2b15      	cmp	r3, #21
 8008198:	d8f6      	bhi.n	8008188 <_printf_i+0x28>
 800819a:	a001      	add	r0, pc, #4	; (adr r0, 80081a0 <_printf_i+0x40>)
 800819c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80081a0:	080081f9 	.word	0x080081f9
 80081a4:	0800820d 	.word	0x0800820d
 80081a8:	08008189 	.word	0x08008189
 80081ac:	08008189 	.word	0x08008189
 80081b0:	08008189 	.word	0x08008189
 80081b4:	08008189 	.word	0x08008189
 80081b8:	0800820d 	.word	0x0800820d
 80081bc:	08008189 	.word	0x08008189
 80081c0:	08008189 	.word	0x08008189
 80081c4:	08008189 	.word	0x08008189
 80081c8:	08008189 	.word	0x08008189
 80081cc:	08008319 	.word	0x08008319
 80081d0:	0800823d 	.word	0x0800823d
 80081d4:	080082fb 	.word	0x080082fb
 80081d8:	08008189 	.word	0x08008189
 80081dc:	08008189 	.word	0x08008189
 80081e0:	0800833b 	.word	0x0800833b
 80081e4:	08008189 	.word	0x08008189
 80081e8:	0800823d 	.word	0x0800823d
 80081ec:	08008189 	.word	0x08008189
 80081f0:	08008189 	.word	0x08008189
 80081f4:	08008303 	.word	0x08008303
 80081f8:	680b      	ldr	r3, [r1, #0]
 80081fa:	1d1a      	adds	r2, r3, #4
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	600a      	str	r2, [r1, #0]
 8008200:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008204:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008208:	2301      	movs	r3, #1
 800820a:	e0a3      	b.n	8008354 <_printf_i+0x1f4>
 800820c:	6825      	ldr	r5, [r4, #0]
 800820e:	6808      	ldr	r0, [r1, #0]
 8008210:	062e      	lsls	r6, r5, #24
 8008212:	f100 0304 	add.w	r3, r0, #4
 8008216:	d50a      	bpl.n	800822e <_printf_i+0xce>
 8008218:	6805      	ldr	r5, [r0, #0]
 800821a:	600b      	str	r3, [r1, #0]
 800821c:	2d00      	cmp	r5, #0
 800821e:	da03      	bge.n	8008228 <_printf_i+0xc8>
 8008220:	232d      	movs	r3, #45	; 0x2d
 8008222:	426d      	negs	r5, r5
 8008224:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008228:	485e      	ldr	r0, [pc, #376]	; (80083a4 <_printf_i+0x244>)
 800822a:	230a      	movs	r3, #10
 800822c:	e019      	b.n	8008262 <_printf_i+0x102>
 800822e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008232:	6805      	ldr	r5, [r0, #0]
 8008234:	600b      	str	r3, [r1, #0]
 8008236:	bf18      	it	ne
 8008238:	b22d      	sxthne	r5, r5
 800823a:	e7ef      	b.n	800821c <_printf_i+0xbc>
 800823c:	680b      	ldr	r3, [r1, #0]
 800823e:	6825      	ldr	r5, [r4, #0]
 8008240:	1d18      	adds	r0, r3, #4
 8008242:	6008      	str	r0, [r1, #0]
 8008244:	0628      	lsls	r0, r5, #24
 8008246:	d501      	bpl.n	800824c <_printf_i+0xec>
 8008248:	681d      	ldr	r5, [r3, #0]
 800824a:	e002      	b.n	8008252 <_printf_i+0xf2>
 800824c:	0669      	lsls	r1, r5, #25
 800824e:	d5fb      	bpl.n	8008248 <_printf_i+0xe8>
 8008250:	881d      	ldrh	r5, [r3, #0]
 8008252:	4854      	ldr	r0, [pc, #336]	; (80083a4 <_printf_i+0x244>)
 8008254:	2f6f      	cmp	r7, #111	; 0x6f
 8008256:	bf0c      	ite	eq
 8008258:	2308      	moveq	r3, #8
 800825a:	230a      	movne	r3, #10
 800825c:	2100      	movs	r1, #0
 800825e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008262:	6866      	ldr	r6, [r4, #4]
 8008264:	60a6      	str	r6, [r4, #8]
 8008266:	2e00      	cmp	r6, #0
 8008268:	bfa2      	ittt	ge
 800826a:	6821      	ldrge	r1, [r4, #0]
 800826c:	f021 0104 	bicge.w	r1, r1, #4
 8008270:	6021      	strge	r1, [r4, #0]
 8008272:	b90d      	cbnz	r5, 8008278 <_printf_i+0x118>
 8008274:	2e00      	cmp	r6, #0
 8008276:	d04d      	beq.n	8008314 <_printf_i+0x1b4>
 8008278:	4616      	mov	r6, r2
 800827a:	fbb5 f1f3 	udiv	r1, r5, r3
 800827e:	fb03 5711 	mls	r7, r3, r1, r5
 8008282:	5dc7      	ldrb	r7, [r0, r7]
 8008284:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008288:	462f      	mov	r7, r5
 800828a:	42bb      	cmp	r3, r7
 800828c:	460d      	mov	r5, r1
 800828e:	d9f4      	bls.n	800827a <_printf_i+0x11a>
 8008290:	2b08      	cmp	r3, #8
 8008292:	d10b      	bne.n	80082ac <_printf_i+0x14c>
 8008294:	6823      	ldr	r3, [r4, #0]
 8008296:	07df      	lsls	r7, r3, #31
 8008298:	d508      	bpl.n	80082ac <_printf_i+0x14c>
 800829a:	6923      	ldr	r3, [r4, #16]
 800829c:	6861      	ldr	r1, [r4, #4]
 800829e:	4299      	cmp	r1, r3
 80082a0:	bfde      	ittt	le
 80082a2:	2330      	movle	r3, #48	; 0x30
 80082a4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80082a8:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80082ac:	1b92      	subs	r2, r2, r6
 80082ae:	6122      	str	r2, [r4, #16]
 80082b0:	f8cd a000 	str.w	sl, [sp]
 80082b4:	464b      	mov	r3, r9
 80082b6:	aa03      	add	r2, sp, #12
 80082b8:	4621      	mov	r1, r4
 80082ba:	4640      	mov	r0, r8
 80082bc:	f7ff fee2 	bl	8008084 <_printf_common>
 80082c0:	3001      	adds	r0, #1
 80082c2:	d14c      	bne.n	800835e <_printf_i+0x1fe>
 80082c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80082c8:	b004      	add	sp, #16
 80082ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082ce:	4835      	ldr	r0, [pc, #212]	; (80083a4 <_printf_i+0x244>)
 80082d0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80082d4:	6823      	ldr	r3, [r4, #0]
 80082d6:	680e      	ldr	r6, [r1, #0]
 80082d8:	061f      	lsls	r7, r3, #24
 80082da:	f856 5b04 	ldr.w	r5, [r6], #4
 80082de:	600e      	str	r6, [r1, #0]
 80082e0:	d514      	bpl.n	800830c <_printf_i+0x1ac>
 80082e2:	07d9      	lsls	r1, r3, #31
 80082e4:	bf44      	itt	mi
 80082e6:	f043 0320 	orrmi.w	r3, r3, #32
 80082ea:	6023      	strmi	r3, [r4, #0]
 80082ec:	b91d      	cbnz	r5, 80082f6 <_printf_i+0x196>
 80082ee:	6823      	ldr	r3, [r4, #0]
 80082f0:	f023 0320 	bic.w	r3, r3, #32
 80082f4:	6023      	str	r3, [r4, #0]
 80082f6:	2310      	movs	r3, #16
 80082f8:	e7b0      	b.n	800825c <_printf_i+0xfc>
 80082fa:	6823      	ldr	r3, [r4, #0]
 80082fc:	f043 0320 	orr.w	r3, r3, #32
 8008300:	6023      	str	r3, [r4, #0]
 8008302:	2378      	movs	r3, #120	; 0x78
 8008304:	4828      	ldr	r0, [pc, #160]	; (80083a8 <_printf_i+0x248>)
 8008306:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800830a:	e7e3      	b.n	80082d4 <_printf_i+0x174>
 800830c:	065e      	lsls	r6, r3, #25
 800830e:	bf48      	it	mi
 8008310:	b2ad      	uxthmi	r5, r5
 8008312:	e7e6      	b.n	80082e2 <_printf_i+0x182>
 8008314:	4616      	mov	r6, r2
 8008316:	e7bb      	b.n	8008290 <_printf_i+0x130>
 8008318:	680b      	ldr	r3, [r1, #0]
 800831a:	6826      	ldr	r6, [r4, #0]
 800831c:	6960      	ldr	r0, [r4, #20]
 800831e:	1d1d      	adds	r5, r3, #4
 8008320:	600d      	str	r5, [r1, #0]
 8008322:	0635      	lsls	r5, r6, #24
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	d501      	bpl.n	800832c <_printf_i+0x1cc>
 8008328:	6018      	str	r0, [r3, #0]
 800832a:	e002      	b.n	8008332 <_printf_i+0x1d2>
 800832c:	0671      	lsls	r1, r6, #25
 800832e:	d5fb      	bpl.n	8008328 <_printf_i+0x1c8>
 8008330:	8018      	strh	r0, [r3, #0]
 8008332:	2300      	movs	r3, #0
 8008334:	6123      	str	r3, [r4, #16]
 8008336:	4616      	mov	r6, r2
 8008338:	e7ba      	b.n	80082b0 <_printf_i+0x150>
 800833a:	680b      	ldr	r3, [r1, #0]
 800833c:	1d1a      	adds	r2, r3, #4
 800833e:	600a      	str	r2, [r1, #0]
 8008340:	681e      	ldr	r6, [r3, #0]
 8008342:	6862      	ldr	r2, [r4, #4]
 8008344:	2100      	movs	r1, #0
 8008346:	4630      	mov	r0, r6
 8008348:	f7f7 ff52 	bl	80001f0 <memchr>
 800834c:	b108      	cbz	r0, 8008352 <_printf_i+0x1f2>
 800834e:	1b80      	subs	r0, r0, r6
 8008350:	6060      	str	r0, [r4, #4]
 8008352:	6863      	ldr	r3, [r4, #4]
 8008354:	6123      	str	r3, [r4, #16]
 8008356:	2300      	movs	r3, #0
 8008358:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800835c:	e7a8      	b.n	80082b0 <_printf_i+0x150>
 800835e:	6923      	ldr	r3, [r4, #16]
 8008360:	4632      	mov	r2, r6
 8008362:	4649      	mov	r1, r9
 8008364:	4640      	mov	r0, r8
 8008366:	47d0      	blx	sl
 8008368:	3001      	adds	r0, #1
 800836a:	d0ab      	beq.n	80082c4 <_printf_i+0x164>
 800836c:	6823      	ldr	r3, [r4, #0]
 800836e:	079b      	lsls	r3, r3, #30
 8008370:	d413      	bmi.n	800839a <_printf_i+0x23a>
 8008372:	68e0      	ldr	r0, [r4, #12]
 8008374:	9b03      	ldr	r3, [sp, #12]
 8008376:	4298      	cmp	r0, r3
 8008378:	bfb8      	it	lt
 800837a:	4618      	movlt	r0, r3
 800837c:	e7a4      	b.n	80082c8 <_printf_i+0x168>
 800837e:	2301      	movs	r3, #1
 8008380:	4632      	mov	r2, r6
 8008382:	4649      	mov	r1, r9
 8008384:	4640      	mov	r0, r8
 8008386:	47d0      	blx	sl
 8008388:	3001      	adds	r0, #1
 800838a:	d09b      	beq.n	80082c4 <_printf_i+0x164>
 800838c:	3501      	adds	r5, #1
 800838e:	68e3      	ldr	r3, [r4, #12]
 8008390:	9903      	ldr	r1, [sp, #12]
 8008392:	1a5b      	subs	r3, r3, r1
 8008394:	42ab      	cmp	r3, r5
 8008396:	dcf2      	bgt.n	800837e <_printf_i+0x21e>
 8008398:	e7eb      	b.n	8008372 <_printf_i+0x212>
 800839a:	2500      	movs	r5, #0
 800839c:	f104 0619 	add.w	r6, r4, #25
 80083a0:	e7f5      	b.n	800838e <_printf_i+0x22e>
 80083a2:	bf00      	nop
 80083a4:	08008b0d 	.word	0x08008b0d
 80083a8:	08008b1e 	.word	0x08008b1e

080083ac <memcpy>:
 80083ac:	440a      	add	r2, r1
 80083ae:	4291      	cmp	r1, r2
 80083b0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80083b4:	d100      	bne.n	80083b8 <memcpy+0xc>
 80083b6:	4770      	bx	lr
 80083b8:	b510      	push	{r4, lr}
 80083ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80083c2:	4291      	cmp	r1, r2
 80083c4:	d1f9      	bne.n	80083ba <memcpy+0xe>
 80083c6:	bd10      	pop	{r4, pc}

080083c8 <memmove>:
 80083c8:	4288      	cmp	r0, r1
 80083ca:	b510      	push	{r4, lr}
 80083cc:	eb01 0402 	add.w	r4, r1, r2
 80083d0:	d902      	bls.n	80083d8 <memmove+0x10>
 80083d2:	4284      	cmp	r4, r0
 80083d4:	4623      	mov	r3, r4
 80083d6:	d807      	bhi.n	80083e8 <memmove+0x20>
 80083d8:	1e43      	subs	r3, r0, #1
 80083da:	42a1      	cmp	r1, r4
 80083dc:	d008      	beq.n	80083f0 <memmove+0x28>
 80083de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80083e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80083e6:	e7f8      	b.n	80083da <memmove+0x12>
 80083e8:	4402      	add	r2, r0
 80083ea:	4601      	mov	r1, r0
 80083ec:	428a      	cmp	r2, r1
 80083ee:	d100      	bne.n	80083f2 <memmove+0x2a>
 80083f0:	bd10      	pop	{r4, pc}
 80083f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80083f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80083fa:	e7f7      	b.n	80083ec <memmove+0x24>

080083fc <_free_r>:
 80083fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80083fe:	2900      	cmp	r1, #0
 8008400:	d048      	beq.n	8008494 <_free_r+0x98>
 8008402:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008406:	9001      	str	r0, [sp, #4]
 8008408:	2b00      	cmp	r3, #0
 800840a:	f1a1 0404 	sub.w	r4, r1, #4
 800840e:	bfb8      	it	lt
 8008410:	18e4      	addlt	r4, r4, r3
 8008412:	f000 f8d3 	bl	80085bc <__malloc_lock>
 8008416:	4a20      	ldr	r2, [pc, #128]	; (8008498 <_free_r+0x9c>)
 8008418:	9801      	ldr	r0, [sp, #4]
 800841a:	6813      	ldr	r3, [r2, #0]
 800841c:	4615      	mov	r5, r2
 800841e:	b933      	cbnz	r3, 800842e <_free_r+0x32>
 8008420:	6063      	str	r3, [r4, #4]
 8008422:	6014      	str	r4, [r2, #0]
 8008424:	b003      	add	sp, #12
 8008426:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800842a:	f000 b8cd 	b.w	80085c8 <__malloc_unlock>
 800842e:	42a3      	cmp	r3, r4
 8008430:	d90b      	bls.n	800844a <_free_r+0x4e>
 8008432:	6821      	ldr	r1, [r4, #0]
 8008434:	1862      	adds	r2, r4, r1
 8008436:	4293      	cmp	r3, r2
 8008438:	bf04      	itt	eq
 800843a:	681a      	ldreq	r2, [r3, #0]
 800843c:	685b      	ldreq	r3, [r3, #4]
 800843e:	6063      	str	r3, [r4, #4]
 8008440:	bf04      	itt	eq
 8008442:	1852      	addeq	r2, r2, r1
 8008444:	6022      	streq	r2, [r4, #0]
 8008446:	602c      	str	r4, [r5, #0]
 8008448:	e7ec      	b.n	8008424 <_free_r+0x28>
 800844a:	461a      	mov	r2, r3
 800844c:	685b      	ldr	r3, [r3, #4]
 800844e:	b10b      	cbz	r3, 8008454 <_free_r+0x58>
 8008450:	42a3      	cmp	r3, r4
 8008452:	d9fa      	bls.n	800844a <_free_r+0x4e>
 8008454:	6811      	ldr	r1, [r2, #0]
 8008456:	1855      	adds	r5, r2, r1
 8008458:	42a5      	cmp	r5, r4
 800845a:	d10b      	bne.n	8008474 <_free_r+0x78>
 800845c:	6824      	ldr	r4, [r4, #0]
 800845e:	4421      	add	r1, r4
 8008460:	1854      	adds	r4, r2, r1
 8008462:	42a3      	cmp	r3, r4
 8008464:	6011      	str	r1, [r2, #0]
 8008466:	d1dd      	bne.n	8008424 <_free_r+0x28>
 8008468:	681c      	ldr	r4, [r3, #0]
 800846a:	685b      	ldr	r3, [r3, #4]
 800846c:	6053      	str	r3, [r2, #4]
 800846e:	4421      	add	r1, r4
 8008470:	6011      	str	r1, [r2, #0]
 8008472:	e7d7      	b.n	8008424 <_free_r+0x28>
 8008474:	d902      	bls.n	800847c <_free_r+0x80>
 8008476:	230c      	movs	r3, #12
 8008478:	6003      	str	r3, [r0, #0]
 800847a:	e7d3      	b.n	8008424 <_free_r+0x28>
 800847c:	6825      	ldr	r5, [r4, #0]
 800847e:	1961      	adds	r1, r4, r5
 8008480:	428b      	cmp	r3, r1
 8008482:	bf04      	itt	eq
 8008484:	6819      	ldreq	r1, [r3, #0]
 8008486:	685b      	ldreq	r3, [r3, #4]
 8008488:	6063      	str	r3, [r4, #4]
 800848a:	bf04      	itt	eq
 800848c:	1949      	addeq	r1, r1, r5
 800848e:	6021      	streq	r1, [r4, #0]
 8008490:	6054      	str	r4, [r2, #4]
 8008492:	e7c7      	b.n	8008424 <_free_r+0x28>
 8008494:	b003      	add	sp, #12
 8008496:	bd30      	pop	{r4, r5, pc}
 8008498:	200001f4 	.word	0x200001f4

0800849c <_malloc_r>:
 800849c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800849e:	1ccd      	adds	r5, r1, #3
 80084a0:	f025 0503 	bic.w	r5, r5, #3
 80084a4:	3508      	adds	r5, #8
 80084a6:	2d0c      	cmp	r5, #12
 80084a8:	bf38      	it	cc
 80084aa:	250c      	movcc	r5, #12
 80084ac:	2d00      	cmp	r5, #0
 80084ae:	4606      	mov	r6, r0
 80084b0:	db01      	blt.n	80084b6 <_malloc_r+0x1a>
 80084b2:	42a9      	cmp	r1, r5
 80084b4:	d903      	bls.n	80084be <_malloc_r+0x22>
 80084b6:	230c      	movs	r3, #12
 80084b8:	6033      	str	r3, [r6, #0]
 80084ba:	2000      	movs	r0, #0
 80084bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084be:	f000 f87d 	bl	80085bc <__malloc_lock>
 80084c2:	4921      	ldr	r1, [pc, #132]	; (8008548 <_malloc_r+0xac>)
 80084c4:	680a      	ldr	r2, [r1, #0]
 80084c6:	4614      	mov	r4, r2
 80084c8:	b99c      	cbnz	r4, 80084f2 <_malloc_r+0x56>
 80084ca:	4f20      	ldr	r7, [pc, #128]	; (800854c <_malloc_r+0xb0>)
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	b923      	cbnz	r3, 80084da <_malloc_r+0x3e>
 80084d0:	4621      	mov	r1, r4
 80084d2:	4630      	mov	r0, r6
 80084d4:	f000 f862 	bl	800859c <_sbrk_r>
 80084d8:	6038      	str	r0, [r7, #0]
 80084da:	4629      	mov	r1, r5
 80084dc:	4630      	mov	r0, r6
 80084de:	f000 f85d 	bl	800859c <_sbrk_r>
 80084e2:	1c43      	adds	r3, r0, #1
 80084e4:	d123      	bne.n	800852e <_malloc_r+0x92>
 80084e6:	230c      	movs	r3, #12
 80084e8:	6033      	str	r3, [r6, #0]
 80084ea:	4630      	mov	r0, r6
 80084ec:	f000 f86c 	bl	80085c8 <__malloc_unlock>
 80084f0:	e7e3      	b.n	80084ba <_malloc_r+0x1e>
 80084f2:	6823      	ldr	r3, [r4, #0]
 80084f4:	1b5b      	subs	r3, r3, r5
 80084f6:	d417      	bmi.n	8008528 <_malloc_r+0x8c>
 80084f8:	2b0b      	cmp	r3, #11
 80084fa:	d903      	bls.n	8008504 <_malloc_r+0x68>
 80084fc:	6023      	str	r3, [r4, #0]
 80084fe:	441c      	add	r4, r3
 8008500:	6025      	str	r5, [r4, #0]
 8008502:	e004      	b.n	800850e <_malloc_r+0x72>
 8008504:	6863      	ldr	r3, [r4, #4]
 8008506:	42a2      	cmp	r2, r4
 8008508:	bf0c      	ite	eq
 800850a:	600b      	streq	r3, [r1, #0]
 800850c:	6053      	strne	r3, [r2, #4]
 800850e:	4630      	mov	r0, r6
 8008510:	f000 f85a 	bl	80085c8 <__malloc_unlock>
 8008514:	f104 000b 	add.w	r0, r4, #11
 8008518:	1d23      	adds	r3, r4, #4
 800851a:	f020 0007 	bic.w	r0, r0, #7
 800851e:	1ac2      	subs	r2, r0, r3
 8008520:	d0cc      	beq.n	80084bc <_malloc_r+0x20>
 8008522:	1a1b      	subs	r3, r3, r0
 8008524:	50a3      	str	r3, [r4, r2]
 8008526:	e7c9      	b.n	80084bc <_malloc_r+0x20>
 8008528:	4622      	mov	r2, r4
 800852a:	6864      	ldr	r4, [r4, #4]
 800852c:	e7cc      	b.n	80084c8 <_malloc_r+0x2c>
 800852e:	1cc4      	adds	r4, r0, #3
 8008530:	f024 0403 	bic.w	r4, r4, #3
 8008534:	42a0      	cmp	r0, r4
 8008536:	d0e3      	beq.n	8008500 <_malloc_r+0x64>
 8008538:	1a21      	subs	r1, r4, r0
 800853a:	4630      	mov	r0, r6
 800853c:	f000 f82e 	bl	800859c <_sbrk_r>
 8008540:	3001      	adds	r0, #1
 8008542:	d1dd      	bne.n	8008500 <_malloc_r+0x64>
 8008544:	e7cf      	b.n	80084e6 <_malloc_r+0x4a>
 8008546:	bf00      	nop
 8008548:	200001f4 	.word	0x200001f4
 800854c:	200001f8 	.word	0x200001f8

08008550 <_realloc_r>:
 8008550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008552:	4607      	mov	r7, r0
 8008554:	4614      	mov	r4, r2
 8008556:	460e      	mov	r6, r1
 8008558:	b921      	cbnz	r1, 8008564 <_realloc_r+0x14>
 800855a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800855e:	4611      	mov	r1, r2
 8008560:	f7ff bf9c 	b.w	800849c <_malloc_r>
 8008564:	b922      	cbnz	r2, 8008570 <_realloc_r+0x20>
 8008566:	f7ff ff49 	bl	80083fc <_free_r>
 800856a:	4625      	mov	r5, r4
 800856c:	4628      	mov	r0, r5
 800856e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008570:	f000 f830 	bl	80085d4 <_malloc_usable_size_r>
 8008574:	42a0      	cmp	r0, r4
 8008576:	d20f      	bcs.n	8008598 <_realloc_r+0x48>
 8008578:	4621      	mov	r1, r4
 800857a:	4638      	mov	r0, r7
 800857c:	f7ff ff8e 	bl	800849c <_malloc_r>
 8008580:	4605      	mov	r5, r0
 8008582:	2800      	cmp	r0, #0
 8008584:	d0f2      	beq.n	800856c <_realloc_r+0x1c>
 8008586:	4631      	mov	r1, r6
 8008588:	4622      	mov	r2, r4
 800858a:	f7ff ff0f 	bl	80083ac <memcpy>
 800858e:	4631      	mov	r1, r6
 8008590:	4638      	mov	r0, r7
 8008592:	f7ff ff33 	bl	80083fc <_free_r>
 8008596:	e7e9      	b.n	800856c <_realloc_r+0x1c>
 8008598:	4635      	mov	r5, r6
 800859a:	e7e7      	b.n	800856c <_realloc_r+0x1c>

0800859c <_sbrk_r>:
 800859c:	b538      	push	{r3, r4, r5, lr}
 800859e:	4d06      	ldr	r5, [pc, #24]	; (80085b8 <_sbrk_r+0x1c>)
 80085a0:	2300      	movs	r3, #0
 80085a2:	4604      	mov	r4, r0
 80085a4:	4608      	mov	r0, r1
 80085a6:	602b      	str	r3, [r5, #0]
 80085a8:	f7f8 fe06 	bl	80011b8 <_sbrk>
 80085ac:	1c43      	adds	r3, r0, #1
 80085ae:	d102      	bne.n	80085b6 <_sbrk_r+0x1a>
 80085b0:	682b      	ldr	r3, [r5, #0]
 80085b2:	b103      	cbz	r3, 80085b6 <_sbrk_r+0x1a>
 80085b4:	6023      	str	r3, [r4, #0]
 80085b6:	bd38      	pop	{r3, r4, r5, pc}
 80085b8:	20000754 	.word	0x20000754

080085bc <__malloc_lock>:
 80085bc:	4801      	ldr	r0, [pc, #4]	; (80085c4 <__malloc_lock+0x8>)
 80085be:	f000 b811 	b.w	80085e4 <__retarget_lock_acquire_recursive>
 80085c2:	bf00      	nop
 80085c4:	2000075c 	.word	0x2000075c

080085c8 <__malloc_unlock>:
 80085c8:	4801      	ldr	r0, [pc, #4]	; (80085d0 <__malloc_unlock+0x8>)
 80085ca:	f000 b80c 	b.w	80085e6 <__retarget_lock_release_recursive>
 80085ce:	bf00      	nop
 80085d0:	2000075c 	.word	0x2000075c

080085d4 <_malloc_usable_size_r>:
 80085d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085d8:	1f18      	subs	r0, r3, #4
 80085da:	2b00      	cmp	r3, #0
 80085dc:	bfbc      	itt	lt
 80085de:	580b      	ldrlt	r3, [r1, r0]
 80085e0:	18c0      	addlt	r0, r0, r3
 80085e2:	4770      	bx	lr

080085e4 <__retarget_lock_acquire_recursive>:
 80085e4:	4770      	bx	lr

080085e6 <__retarget_lock_release_recursive>:
 80085e6:	4770      	bx	lr

080085e8 <_init>:
 80085e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085ea:	bf00      	nop
 80085ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085ee:	bc08      	pop	{r3}
 80085f0:	469e      	mov	lr, r3
 80085f2:	4770      	bx	lr

080085f4 <_fini>:
 80085f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085f6:	bf00      	nop
 80085f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085fa:	bc08      	pop	{r3}
 80085fc:	469e      	mov	lr, r3
 80085fe:	4770      	bx	lr
