Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 09:09:05 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_92/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.747      -12.269                     25                 3010       -0.037       -0.748                     45                 3010        1.725        0.000                       0                  3011  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.747      -12.269                     25                 3010       -0.037       -0.748                     45                 3010        1.725        0.000                       0                  3011  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           25  Failing Endpoints,  Worst Slack       -0.747ns,  Total Violation      -12.269ns
Hold  :           45  Failing Endpoints,  Worst Slack       -0.037ns,  Total Violation       -0.748ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.747ns  (required time - arrival time)
  Source:                 genblk1[167].reg_in/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 2.062ns (44.632%)  route 2.558ns (55.368%))
  Logic Levels:           20  (CARRY8=11 LUT2=8 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.744ns = ( 5.744 - 4.000 ) 
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.278ns (routing 0.210ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.190ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3010, estimated)     1.278     2.239    genblk1[167].reg_in/CLK
    SLICE_X123Y440       FDRE                                         r  genblk1[167].reg_in/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y440       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.317 r  genblk1[167].reg_in/reg_out_reg[2]/Q
                         net (fo=6, estimated)        0.114     2.431    genblk1[167].reg_in/x_reg[167][2]
    SLICE_X123Y439       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     2.521 r  genblk1[167].reg_in/reg_out[8]_i_1951/O
                         net (fo=1, routed)           0.013     2.534    conv/mul79/reg_out[8]_i_1408[0]
    SLICE_X123Y439       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     2.630 r  conv/mul79/reg_out_reg[8]_i_1742/O[1]
                         net (fo=1, estimated)        0.173     2.803    genblk1[166].reg_in/tmp00[79]_0[1]
    SLICE_X122Y438       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     2.853 r  genblk1[166].reg_in/reg_out[8]_i_1407/O
                         net (fo=1, routed)           0.009     2.862    conv/add000183/reg_out[8]_i_614_0[2]
    SLICE_X122Y438       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     3.042 r  conv/add000183/reg_out_reg[8]_i_1009/O[5]
                         net (fo=1, estimated)        0.355     3.397    conv/add000183/reg_out_reg[8]_i_1009_n_10
    SLICE_X121Y438       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     3.448 r  conv/add000183/reg_out[8]_i_610/O
                         net (fo=1, routed)           0.022     3.470    conv/add000183/reg_out[8]_i_610_n_0
    SLICE_X121Y438       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.629 r  conv/add000183/reg_out_reg[8]_i_350/CO[7]
                         net (fo=1, estimated)        0.026     3.655    conv/add000183/reg_out_reg[8]_i_350_n_0
    SLICE_X121Y439       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.711 r  conv/add000183/reg_out_reg[23]_i_490/O[0]
                         net (fo=1, estimated)        0.402     4.113    conv/add000183/reg_out_reg[23]_i_490_n_15
    SLICE_X123Y437       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     4.150 r  conv/add000183/reg_out[16]_i_258/O
                         net (fo=1, routed)           0.021     4.171    conv/add000183/reg_out[16]_i_258_n_0
    SLICE_X123Y437       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.200     4.371 r  conv/add000183/reg_out_reg[16]_i_196/O[5]
                         net (fo=1, estimated)        0.187     4.558    conv/add000183/reg_out_reg[16]_i_196_n_10
    SLICE_X124Y436       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     4.593 r  conv/add000183/reg_out[16]_i_144/O
                         net (fo=1, routed)           0.011     4.604    conv/add000183/reg_out[16]_i_144_n_0
    SLICE_X124Y436       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     4.731 r  conv/add000183/reg_out_reg[16]_i_88/O[6]
                         net (fo=2, estimated)        0.229     4.960    conv/add000183/reg_out_reg[16]_i_88_n_9
    SLICE_X126Y435       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     5.010 r  conv/add000183/reg_out[16]_i_90/O
                         net (fo=1, routed)           0.008     5.018    conv/add000183/reg_out[16]_i_90_n_0
    SLICE_X126Y435       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.133 r  conv/add000183/reg_out_reg[16]_i_50/CO[7]
                         net (fo=1, estimated)        0.026     5.159    conv/add000183/reg_out_reg[16]_i_50_n_0
    SLICE_X126Y436       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.235 r  conv/add000183/reg_out_reg[23]_i_33/O[1]
                         net (fo=2, estimated)        0.223     5.458    conv/add000183/reg_out_reg[23]_i_33_n_14
    SLICE_X127Y435       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     5.510 r  conv/add000183/reg_out[23]_i_37/O
                         net (fo=1, routed)           0.016     5.526    conv/add000183/reg_out[23]_i_37_n_0
    SLICE_X127Y435       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     5.730 r  conv/add000183/reg_out_reg[23]_i_22/O[4]
                         net (fo=1, estimated)        0.353     6.083    conv/add000183/reg_out_reg[23]_i_22_n_11
    SLICE_X126Y444       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     6.133 r  conv/add000183/reg_out[23]_i_12/O
                         net (fo=1, routed)           0.009     6.142    conv/add000183/reg_out[23]_i_12_n_0
    SLICE_X126Y444       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     6.322 r  conv/add000183/reg_out_reg[23]_i_3/O[5]
                         net (fo=2, estimated)        0.324     6.646    conv/add000183/out[21]
    SLICE_X126Y452       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     6.695 r  conv/add000183/reg_out[23]_i_4/O
                         net (fo=1, routed)           0.011     6.706    conv/add000184/S[0]
    SLICE_X126Y452       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     6.833 r  conv/add000184/reg_out_reg[23]_i_1/O[6]
                         net (fo=1, routed)           0.026     6.859    reg_out/D[23]
    SLICE_X126Y452       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3010, estimated)     1.074     5.744    reg_out/CLK
    SLICE_X126Y452       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.378     6.123    
                         clock uncertainty           -0.035     6.087    
    SLICE_X126Y452       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     6.112    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.112    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                 -0.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.037ns  (arrival time - required time)
  Source:                 demux/genblk1[308].z_reg[308][0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[308].reg_in/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.058ns (28.431%)  route 0.146ns (71.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.093ns (routing 0.190ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.292ns (routing 0.210ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3010, estimated)     1.093     1.763    demux/CLK
    SLICE_X127Y481       FDRE                                         r  demux/genblk1[308].z_reg[308][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y481       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.821 r  demux/genblk1[308].z_reg[308][0]/Q
                         net (fo=1, estimated)        0.146     1.967    genblk1[308].reg_in/D[0]
    SLICE_X129Y479       FDRE                                         r  genblk1[308].reg_in/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3010, estimated)     1.292     2.253    genblk1[308].reg_in/CLK
    SLICE_X129Y479       FDRE                                         r  genblk1[308].reg_in/reg_out_reg[0]/C
                         clock pessimism             -0.311     1.942    
    SLICE_X129Y479       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.004    genblk1[308].reg_in/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                 -0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X122Y494  genblk1[323].reg_in/reg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X121Y489  demux/genblk1[335].z_reg[335][7]/C



