# Î∞ïÌò∏Ïú§ (Park HoYoun)

> ÏïàÎÖïÌïòÏÑ∏Ïöî! Ïù¥Î°†Í≥º Ïã§ÏäµÏùÑ Î™®Îëê Í≤™ÏùÄ ÏÜêÏúºÎ°ú ÏÑ§Í≥ÑÌïòÎäî RISC-V Í∏∞Î∞ò ÏãúÏä§ÌÖú Í∞úÎ∞úÏûêÏûÖÎãàÎã§.

# üåü About Me

üè´  Í∞ïÏõêÎåÄÌïôÍµê Ï†ÑÍ∏∞Ï†ÑÏûêÍ≥µÌïôÍ≥º

üïç  ÏÑúÏö∏Í∏∞Ïà†ÍµêÏú°ÏÑºÌÑ∞ Harman Semicon Academy ÏàòÎ£å

üèÜ **Í∞ïÏõêÎåÄÌïôÍµê ITÎåÄÌïô Ï°∏ÏóÖÏûëÌíà Í≤ΩÏßÑÎåÄÌöå Ïö∞ÏàòÏÉÅ ÏàòÏÉÅ**

üìß  **Email** | cong2738@gmail.com

# üõ†Ô∏è HW Engineer

> üí° Ï†ÄÎäî  RTL Design / VerificationÏóê Î∂ÑÏïºÏóê Ïó¥Ï†ïÏùÑ Í∞ÄÏßÑ **HW ÏóîÏßÄÎãàÏñ¥** Î∞ïÌò∏Ïú§ ÏûÖÎãàÎã§!

- **ÌïòÎìúÏõ®Ïñ¥ Í∏∞Î∞ò Í≥†ÏÜç ÏòÅÏÉÅÏ≤òÎ¶¨**(ISP)ÌîÑÎ°úÏ†ùÌä∏Î•º ÏÑ§Í≥ÑÌïòÍ≥† ÏßÑÌñâÌïú Í≤ΩÌóòÏù¥ ÏûàÏäµÎãàÎã§.
- FPGA Í∏∞Î∞ò **Î©ÄÌã∞ÏÇ¨Ïù¥ÌÅ¥ RV32I CPU Î∞è SoC ÏÑ§Í≥Ñ** Í≤ΩÌóòÏù¥ ÏûàÏäµÎãàÎã§.
- **SPI, I2C, APB Î≤ÑÏä§** Îì± Îã§ÏñëÌïú ÌÜµÏã† Î™®ÎìàÏùÑ RTLÎ°ú Íµ¨ÌòÑÌïòÍ≥†, **SystemVerilog**Î°ú Í≤ÄÏ¶ù ÌôòÍ≤ΩÏùÑ Íµ¨Ï∂ïÌïú Í≤ΩÌóòÏù¥ ÏûàÏäµÎãàÎã§.
- **Testbench ÏûëÏÑ±**, **ÌååÌòï Î∂ÑÏÑù**, **Îã®ÏúÑ/ÌÜµÌï© Í≤ÄÏ¶ù**Ïóê Îä•ÏàôÌïòÎ©∞, Íµ¨Ï°∞Ï†ÅÏù¥Í≥† Î∞òÎ≥µ Í∞ÄÎä•Ìïú Í≤ÄÏ¶ù ÏãúÏä§ÌÖúÏùÑ ÏÑ§Í≥ÑÌï† Ïàò ÏûàÏäµÎãàÎã§.
- **ÎîîÏßÄÌÑ∏ ÌöåÎ°úÏùò ÌùêÎ¶ÑÍ≥º Ï†úÏñ¥ Î°úÏßÅ**ÏùÑ ÍπäÏù¥ ÏûàÍ≤å Ïù¥Ìï¥ÌïòÍ≥† ÏûàÏúºÎ©∞, **ÏÑ§Í≥Ñ ‚Üí ÏãúÎÆ¨Î†àÏù¥ÏÖò ‚Üí Í∞úÏÑ†**Ïùò Í≥ºÏ†ïÏùÑ Ï≤¥Í≥ÑÏ†ÅÏúºÎ°ú ÏàòÌñâÌï† Ïàò ÏûàÏäµÎãàÎã§.
- Î¨∏Ï†ú Ìï¥Í≤∞ Í≥ºÏ†ïÏóêÏÑú **ÎÖºÎ¶¨Ï†Å ÏÇ¨Í≥†ÏôÄ ÎîîÎ≤ÑÍπÖ Ïó≠Îüâ**, Í∑∏Î¶¨Í≥† ÌòëÏóÖÏùÑ ÏúÑÌïú **Î™ÖÌôïÌïú Ïª§ÎÆ§ÎãàÏºÄÏù¥ÏÖò**Ïóê Í∞ïÏ†êÏùÑ Í∞ÄÏßÄÍ≥† ÏûàÏäµÎãàÎã§.

---

# ‚úèÔ∏èÍ∏∞Ïà† STACK

## Verilog HDL

- **Î©ÄÌã∞ÏÇ¨Ïù¥ÌÅ¥ RV32I CPU**Î•º ÏßÅÏ†ë ÏÑ§Í≥ÑÌïòÏó¨ Ïª¥Ìì®ÌÑ∞ Íµ¨Ï°∞Ïóê ÎåÄÌïú ÎÜíÏùÄ Ïù¥Ìï¥Î•º Î≥¥Ïú†ÌïòÍ≥†ÏûàÏäµÎãàÎã§.
- **APB(Advanced Peripheral Bus) Î≤ÑÏä§ ÏÑ§Í≥Ñ**Î•º Îã§Î§ÑÎ≥∏ Í≤ΩÌóòÏùÑ ÌÜµÌï¥ **CPUÏôÄ Ï£ºÎ≥ÄÏû•Ïπò Í∞ÑÏùò Ïó∞Í≤∞ ÌîÑÎ°úÌÜ†ÏΩúÍ≥º ÎèôÏûë Î∞©Ïãù**ÏùÑ ÍπäÏù¥ ÏûàÍ≤å Ïù¥Ìï¥ÌïòÍ≥† ÏûàÏäµÎãàÎã§.
- **AXI Peripheral IP**ÏùÑ ÏßÅÏ†ë ÎßåÎì§Í≥† Î∏îÎ°ùÏùÑ ÏÑ§Í≥ÑÌïú Í≤ÖÌóòÏù¥ ÏûàÏäµÎãàÎã§.
- **UART, SPI, I2C** Îì± ÌÜµÏã† Î™®ÎìàÏùÑ ÏßÅÏ†ë Íµ¨ÌòÑÌïòÍ≥†, **Í∏∞Îä• Îã®ÏúÑ ÌÖåÏä§Ìä∏Î≤§Ïπò**Î•º ÌÜµÌï¥ Î™ÖÌôïÌûà Í≤ÄÏ¶ùÌñàÏäµÎãàÎã§.
- **ÌÜµÌï© ÏÑºÏÑú ÏãúÏä§ÌÖú**ÏóêÏÑú Í∞Å ÏÑºÏÑú Î™®ÎìàÏùÑ VerilogÎ°ú Íµ¨ÌòÑÌïòÍ≥† ÏÉÅÌò∏ Ïó∞ÎèôÏùÑ ÏúÑÌïú Íµ¨Ï°∞Ï†Å ÏÑ§Í≥ÑÎ•º ÏàòÌñâÌñàÏäµÎãàÎã§.
- **FSM Í∏∞Î∞ò Ï†úÏñ¥ ÏÑ§Í≥Ñ**, **Î™®ÎìàÌôî**, **ÏãúÎÆ¨Î†àÏù¥ÏÖò ÌååÌòï Ìï¥ÏÑù Îä•Î†•**Ïóê Í∞ïÏ†êÏùÑ Í∞ÄÏßÄÍ≥† ÏûàÏäµÎãàÎã§.

## System Verilog & UVM

- **SystemVerilog**Î°ú Î≥µÏû°Ìïú ÌÖåÏä§Ìä∏Î≤§Ïπò ÌôòÍ≤ΩÏùÑ Íµ¨Ï∂ïÌïòÍ≥†, Îã§ÏñëÌïú Î™ÖÎ†πÏñ¥/Î™®ÎìàÏùò Í≤ÄÏ¶ùÏùÑ ÏàòÌñâÌïú Í≤ΩÌóòÏù¥ ÏûàÏäµÎãàÎã§.
- **RISC-V APB ÏãúÏä§ÌÖú**, **SPI/I2C Î™®Îìà**, **ÏòÅÏÉÅÏ≤òÎ¶¨ ÏãúÏä§ÌÖú**Ïóê ÎåÄÌïú ÌÖåÏä§Ìä∏ ÌôòÍ≤ΩÏùÑ ÏßÅÏ†ë ÏûëÏÑ±ÌïòÏòÄÏäµÎãàÎã§.
- **I2C ÌÜµÏã† Î™®Îìà**ÏùÑ ÎåÄÏÉÅÏúºÎ°ú **UVM**(Universal Verification Methodology)ÏùÑ Ï†ÅÏö©ÌïòÏó¨, **Îã®ÏúÑ Î™®Îìà Î∞è ÏãúÏä§ÌÖú ÌÜµÌï© ÏàòÏ§ÄÏùò Í≤ÄÏ¶ù ÌùêÎ¶Ñ Íµ¨ÏÑ±** Í≤ΩÌóòÏù¥ ÏûàÏäµÎãàÎã§.

## Embedded

- STM32 (Cortex-M4)Î•º ÌôúÏö©Ìïú ÏãúÏä§ÌÖú Ï†úÏñ¥ Í≤ΩÌóòÏù¥ ÏûàÏúºÎ©∞, ÏÑºÏÑú Ï†úÏñ¥, UART/I2C/SPI ÌÜµÏã† Íµ¨ÌòÑ Îì±ÏùÑ ÏßÅÏ†ë Í∞úÎ∞úÌñàÏäµÎãàÎã§.
- ÏûÑÎ≤†ÎîîÎìú ÏãúÏä§ÌÖúÏóê **RTOS**Î•º ÏÇ¨Ïö©ÌïòÏó¨ **Î©ÄÌã∞Ïä§Î†àÎî© ÌôòÍ≤ΩÏóêÏÑúÏùò ÏãúÏä§ÌÖú ÏÑ§Í≥ÑÏôÄ ÎîîÏûêÏù∏Ìå®ÌÑ¥ Ï†ÅÏö©**Ìïú Í≤ΩÌóòÏù¥ ÏûàÏäµÎãàÎã§.
- ÌïòÎìúÏõ®Ïñ¥ ÏÑ§Í≥Ñ Ïô∏ÏóêÎèÑ **PythonÏùÑ ÌôúÏö©Ìïú API Í∏∞Î∞ò Ïñ¥ÌîåÎ¶¨ÏºÄÏù¥ÏÖò Í∞úÎ∞ú** Í≤ΩÌóòÏù¥ ÏûàÏúºÎ©∞, **Ï∂úÌá¥Í∑º ÏïàÎÇ¥ Î≥¥Ï°∞ ÏãúÏä§ÌÖú**ÏùÑ Íµ¨ÌòÑÌñàÏäµÎãàÎã§.
- Îç∞Ïù¥ÌÑ∞ÏãúÌä∏ Í∏∞Î∞ò ÏãúÏä§ÌÖú ÏÑ§Í≥Ñ Î∞è **Î°úÏö∞Î†àÎ≤® ÌÜµÏã† Íµ¨ÌòÑ**Ïóê ÏùµÏàôÌï©ÎãàÎã§.

## ÏòÅÏÉÅÏ≤òÎ¶¨ / Ïù∏ÌÑ∞ÎûôÏÖò ÏãúÏä§ÌÖú

- Î®∏Ïã†Îü¨Îãù ÏóÜÏù¥ **VerilogÎßåÏúºÎ°ú ÏÉâÏÉÅ Ï∂îÏ∂ú Í∏∞Î∞ò ÎßàÏª§ Ìä∏ÎûòÌÇπ ÏãúÏä§ÌÖú**ÏùÑ Íµ¨ÌòÑÌñàÏäµÎãàÎã§.
- FPGAÏóê Ïó∞Í≤∞Îêú Ïπ¥Î©îÎùº Îç∞Ïù¥ÌÑ∞Î•º Ï≤òÎ¶¨ÌïòÏó¨ **Ï≤≠Í∏∞Î∞±Í∏∞ Í≤åÏûÑ** Îì± Ïù∏ÌÑ∞ÎûôÌã∞Î∏å ÏãúÏä§ÌÖúÏùÑ ÏôÑÏÑ±ÌñàÏäµÎãàÎã§.
- RGB-HSV ÏÉâÏÉÅ Í≥µÍ∞Ñ Ï≤òÎ¶¨, ÎßàÏª§ ÏúÑÏπò Ï∂îÏ†Å, ÏÜçÎèÑ Ï∂îÏ†ï Îì± **Í∞ÑÎã®Ìïú ÎπÑÏ†Ñ Î°úÏßÅÏùÑ HDLÎ°ú ÏßÅÏ†ë Íµ¨ÌòÑ**Ìïú Í≤ΩÌóòÏù¥ ÏûàÏäµÎãàÎã§.

----

# üìëProject

- **[HandBand>> https://github.com/cong2738/HandBand](https://github.com/cong2738/HandBand)** | `SystemVerilog` `verilog` `ISP` `C` `Python` `RTL` `Embedded` `Multithreading` `MIPI` `VDMA` `AMBA AXI` <br/>
  <a href="https://github.com/cong2738/HandBand">
    <img width="512" height="auto" alt="image" src="https://github.com/user-attachments/assets/74c6f5a2-a27c-490c-9f8f-b0e9369c8b8b" /> <br/>
  </a>
  - ÏòÅÏÉÅÏ≤òÎ¶¨ Î™®ÏÖòÏù∏Ïãù Î¨¥ÎåÄÏû•Ïπò Ï†úÏñ¥ÏãúÏä§ÌÖú

- **[FlagGame>> https://github.com/cong2738/FlagGame](https://github.com/cong2738/FlagGame)** | `SystemVerilog` `RTL` `ISP` `VGA` <br/>
  <a href="https://github.com/cong2738/FlagGame">
    <img width="512" height="auto" alt="image" src="https://github.com/user-attachments/assets/2f65a5a0-9e33-444a-96c9-8e2a09521809" /> <br/>
  </a>
  - ÏòÅÏÉÅÏ≤òÎ¶¨ ÎßàÏª§ Ìä∏ÎûòÌÇπ ÏïåÍ≥†Î¶¨Ï¶òÏùÑ ÌôúÏö©Ìïú FlagGame RTL Design 
  
- **[RTOS-Winecellar>> https://github.com/cong2738/wine_celler](https://github.com/cong2738/wine_celler)** | `C` `Embedded` `RTOS` `ARM Coretex M` <br/>
  <a href="https://github.com/cong2738/wine_celler">
    <img width="512" height="auto" alt="image" src="https://github.com/user-attachments/assets/63e04ec3-2a2d-435d-953f-43963fefff47" /> <br/>
  </a>
  - RTOS Í∏∞Î∞ò ÏôÄÏù∏ÏÖÄÎü¨
  - RTOS Î©ÄÌã∞Ïä§Î†àÎî©ÏùÑ Ï†ÅÏö© ÌôïÏû•ÏÑ±Í≥º ÎèôÏãú ÏûÖÏ∂úÎ†•, Îç∞Ïù¥ÌÑ∞Ï≤òÎ¶¨Î•º Î≥¥Ïû•ÌïúÎã§
  
- **[I2C/SPI Team Project>> https://github.com/cong2738/May_team_project_I2C_SPI](https://github.com/cong2738/May_team_project_I2C_SPI)** | `SystemVerilog` `C` `RTL` `UVM` <br/>
  <a href="https://github.com/cong2738/May_team_project_I2C_SPI">
    <img width="512" height="auto" alt="image" src="https://github.com/user-attachments/assets/900ceec0-a250-4bb9-b6bb-865881edcd45" /> <br/>
  </a>
  - I2C, SPI ÌÜµÏã† RTL ÏÑ§Í≥Ñ/Í≤ÄÏ¶ù with AMBA AXI
  - ÌÜµÏã† ÌîÑÎ°úÌÜ†ÏΩúÏùÑ ÏßÅÏ†ë  RTLÏÑ§Í≥ÑÌïòÍ≥† UVMÍ≤ÄÏ¶ùÌïúÎã§

- **[SmartFarmSensorSystem>> https://github.com/cong2738/SmartFarmSensorSystem](https://github.com/cong2738/SmartFarmSensorSystem)** | `SystemVerilog` `RTL` `C` `AMBA APB` <br/>
  <a href="https://github.com/cong2738/SmartFarmSensorSystem">
    <img width="512" height="auto" alt="image" src="https://github.com/user-attachments/assets/b859945d-2d0a-4101-b40b-65ec44ab52dc" /> <br/>
  <a/>
  - My AMBA APB Interface, My RISC-VÏùÑ ÌôúÏö©Ìïú Ïä§ÎßàÌä∏Ìåú ÏÑºÏÑú ÏãúÏä§ÌÖú
  - AMBA APB InterfaceÎ•º ÏßÅÏ†ë Íµ¨ÌòÑÌïúÎã§
  
- **[my_RISC-V>> https://github.com/cong2738/my_RISC-V](https://github.com/cong2738/my_RISC-V)** | `Verilog` `RTL` `C` <br/>
  <a href="https://github.com/cong2738/my_RISC-V">
    <img width="512" height="auto" alt="image" src="https://github.com/user-attachments/assets/a3575988-3aaa-4dc3-ad84-8673fb23fdc6" /> <br/>
  </a>
  - Î©ÄÌã∞ÏÇ¨Ïù¥ÌÅ¥ RISC-V CPU ÏÑ§Í≥Ñ
  - RISC-VÎ•º ÏßÅÏ†ë RTLÏÑ§Í≥ÑÌïòÎ©∞ CPUÍµ¨Ï°∞ÏôÄ ÎèôÏûëÏóê ÎåÄÌï¥ Ïù¥Ìï¥ÌïúÎã§

- **[Ï∂úÍ∑ºÎπÑÏÑú>> https://github.com/cong2738/HarmanCA_project1](https://github.com/cong2738/HarmanCA_project1)** | `Python` `API`  <br/>
  <a href="https://github.com/cong2738/HarmanCA_project1">
    <img width="128" height="auto" alt="image" src="https://github.com/user-attachments/assets/0012179d-b9c9-4023-ab0c-03df688584a7" /> <br/>
  </a>
  - Python APIÎ•º ÌôúÏö©ÌïúÏ∂úÍ∑ºÎπÑÏÑú 

- **[Ïã§ÏãúÍ∞Ñ ÏòÅÏÉÅÏ≤òÎ¶¨Î•º Ïù¥Ïö©Ìïú Î°úÎ¥á Ï†úÏñ¥Ïùò Î∞©Î≤ïÍ≥º ÌïÑÏöîÏÑ±>> https://github.com/cong2738/Kangwon_university_senior_project](https://github.com/cong2738/Kangwon_university_senior_project)** | `Python` `Deeplearning`  <br/>
  <a href="https://github.com/cong2738/Kangwon_university_senior_project">
    <img width="512" height="auto" alt="image" src="https://github.com/user-attachments/assets/495431f6-bec7-4e36-9185-7eede8fd3825" /> <br/>
  </a>
  - Î®∏Ïã†Îü¨Îãù ÏòÅÏÉÅÏ≤òÎ¶¨Î•º ÌôúÏö©Ìïú Î°úÎ¥áÏ†úÏñ¥

- **[Ï†ÑÏ≤¥ Î†àÌè¨ÏßÄÌÜ†Î¶¨ https://github.com/cong2738?tab=repositories](https://github.com/cong2738?tab=repositories)**
---

