# Verilog-Lab-HDL
Lab Assignment-1
