

================================================================
== Vivado HLS Report for 'c_sum'
================================================================
* Date:           Tue Dec 11 22:56:05 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8BitFloatMod
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|    32.100|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  360|  360|  360|  360|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |   70|   70|        14|          -|          -|     5|    no    |
        | + Loop 1.1      |   12|   12|         2|          -|          -|     6|    no    |
        |- Loop 2         |  288|  288|        72|          -|          -|     4|    no    |
        | + Loop 2.1      |   70|   70|        14|          -|          -|     5|    no    |
        |  ++ Loop 2.1.1  |   12|   12|         2|          -|          -|     6|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
	5  / (exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond2)
6 --> 
	7  / (!exitcond1)
	5  / (exitcond1)
7 --> 
	8  / (!exitcond)
	6  / (exitcond)
8 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 9 [1/1] (1.66ns)   --->   "br label %.loopexit" [../Desktop/buildTest/sum.c:43]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%k = phi i3 [ 0, %0 ], [ %k_29, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.18ns)   --->   "%exitcond4 = icmp eq i3 %k, -3" [../Desktop/buildTest/sum.c:43]   --->   Operation 11 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.68ns)   --->   "%k_29 = add i3 %k, 1" [../Desktop/buildTest/sum.c:43]   --->   Operation 13 'add' 'k_29' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader6.preheader, label %.preheader7.preheader" [../Desktop/buildTest/sum.c:43]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_shl = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %k, i3 0)" [../Desktop/buildTest/sum.c:45]   --->   Operation 15 'bitconcatenate' 'p_shl' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i6 %p_shl to i7" [../Desktop/buildTest/sum.c:45]   --->   Operation 16 'zext' 'p_shl_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl9 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %k, i1 false)" [../Desktop/buildTest/sum.c:45]   --->   Operation 17 'bitconcatenate' 'p_shl9' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i4 %p_shl9 to i7" [../Desktop/buildTest/sum.c:45]   --->   Operation 18 'zext' 'p_shl9_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.94ns)   --->   "%tmp = sub i7 %p_shl_cast, %p_shl9_cast" [../Desktop/buildTest/sum.c:45]   --->   Operation 19 'sub' 'tmp' <Predicate = (!exitcond4)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.66ns)   --->   "br label %.preheader7" [../Desktop/buildTest/sum.c:44]   --->   Operation 20 'br' <Predicate = (!exitcond4)> <Delay = 1.66>
ST_2 : Operation 21 [1/1] (1.66ns)   --->   "br label %.preheader6" [../Desktop/buildTest/sum.c:49]   --->   Operation 21 'br' <Predicate = (exitcond4)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 5.28>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%b_k = phi i3 [ %b_k_13, %1 ], [ 0, %.preheader7.preheader ]"   --->   Operation 22 'phi' 'b_k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%b_k_cast7 = zext i3 %b_k to i7" [../Desktop/buildTest/sum.c:44]   --->   Operation 23 'zext' 'b_k_cast7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.18ns)   --->   "%exitcond3 = icmp eq i3 %b_k, -2" [../Desktop/buildTest/sum.c:44]   --->   Operation 24 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 25 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.68ns)   --->   "%b_k_13 = add i3 %b_k, 1" [../Desktop/buildTest/sum.c:44]   --->   Operation 26 'add' 'b_k_13' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %1" [../Desktop/buildTest/sum.c:44]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.03ns)   --->   "%tmp_169 = add i7 %tmp, %b_k_cast7" [../Desktop/buildTest/sum.c:45]   --->   Operation 28 'add' 'tmp_169' <Predicate = (!exitcond3)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_175_cast = sext i7 %tmp_169 to i32" [../Desktop/buildTest/sum.c:45]   --->   Operation 29 'sext' 'tmp_175_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_170 = zext i32 %tmp_175_cast to i64" [../Desktop/buildTest/sum.c:45]   --->   Operation 30 'zext' 'tmp_170' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [150 x float]* %x, i64 0, i64 %tmp_170" [../Desktop/buildTest/sum.c:45]   --->   Operation 31 'getelementptr' 'x_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (3.25ns)   --->   "%x_load = load float* %x_addr, align 4" [../Desktop/buildTest/sum.c:45]   --->   Operation 32 'load' 'x_load' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 33 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.40>
ST_4 : Operation 34 [1/2] (3.25ns)   --->   "%x_load = load float* %x_addr, align 4" [../Desktop/buildTest/sum.c:45]   --->   Operation 34 'load' 'x_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%y_addr = getelementptr [30 x float]* %y, i64 0, i64 %tmp_170" [../Desktop/buildTest/sum.c:45]   --->   Operation 35 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (2.15ns)   --->   "store float %x_load, float* %y_addr, align 4" [../Desktop/buildTest/sum.c:45]   --->   Operation 36 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %.preheader7" [../Desktop/buildTest/sum.c:44]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.03>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%k_1 = phi i3 [ %k_30, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]"   --->   Operation 38 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (1.18ns)   --->   "%exitcond2 = icmp eq i3 %k_1, -4" [../Desktop/buildTest/sum.c:49]   --->   Operation 39 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 40 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (1.68ns)   --->   "%k_30 = add i3 %k_1, 1" [../Desktop/buildTest/sum.c:49]   --->   Operation 41 'add' 'k_30' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %.preheader5.preheader" [../Desktop/buildTest/sum.c:49]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_177 = trunc i3 %k_1 to i2" [../Desktop/buildTest/sum.c:49]   --->   Operation 43 'trunc' 'tmp_177' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%p_shl10 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_177, i5 0)" [../Desktop/buildTest/sum.c:52]   --->   Operation 44 'bitconcatenate' 'p_shl10' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%p_shl10_cast = zext i7 %p_shl10 to i8" [../Desktop/buildTest/sum.c:52]   --->   Operation 45 'zext' 'p_shl10_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_178 = shl i3 %k_1, 1" [../Desktop/buildTest/sum.c:52]   --->   Operation 46 'shl' 'tmp_178' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%p_shl11_cast = zext i3 %tmp_178 to i8" [../Desktop/buildTest/sum.c:52]   --->   Operation 47 'zext' 'p_shl11_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (2.03ns) (out node of the LUT)   --->   "%tmp_s = sub i8 %p_shl10_cast, %p_shl11_cast" [../Desktop/buildTest/sum.c:52]   --->   Operation 48 'sub' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_cast = sext i8 %tmp_s to i9" [../Desktop/buildTest/sum.c:52]   --->   Operation 49 'sext' 'tmp_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.66ns)   --->   "br label %.preheader5" [../Desktop/buildTest/sum.c:50]   --->   Operation 50 'br' <Predicate = (!exitcond2)> <Delay = 1.66>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "ret void" [../Desktop/buildTest/sum.c:56]   --->   Operation 51 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 4.06>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%b_k_1 = phi i3 [ 0, %.preheader5.preheader ], [ %b_k_14, %.preheader5.loopexit ]"   --->   Operation 52 'phi' 'b_k_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (1.18ns)   --->   "%exitcond1 = icmp eq i3 %b_k_1, -3" [../Desktop/buildTest/sum.c:50]   --->   Operation 53 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 54 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.68ns)   --->   "%b_k_14 = add i3 %b_k_1, 1" [../Desktop/buildTest/sum.c:50]   --->   Operation 55 'add' 'b_k_14' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader6.loopexit, label %.preheader.preheader" [../Desktop/buildTest/sum.c:50]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl12 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %b_k_1, i3 0)" [../Desktop/buildTest/sum.c:52]   --->   Operation 57 'bitconcatenate' 'p_shl12' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl12_cast = zext i6 %p_shl12 to i7" [../Desktop/buildTest/sum.c:52]   --->   Operation 58 'zext' 'p_shl12_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl13 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %b_k_1, i1 false)" [../Desktop/buildTest/sum.c:52]   --->   Operation 59 'bitconcatenate' 'p_shl13' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%p_shl13_cast = zext i4 %p_shl13 to i7" [../Desktop/buildTest/sum.c:52]   --->   Operation 60 'zext' 'p_shl13_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.94ns)   --->   "%tmp_171 = sub i7 %p_shl12_cast, %p_shl13_cast" [../Desktop/buildTest/sum.c:52]   --->   Operation 61 'sub' 'tmp_171' <Predicate = (!exitcond1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_177_cast = sext i7 %tmp_171 to i9" [../Desktop/buildTest/sum.c:52]   --->   Operation 62 'sext' 'tmp_177_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (2.11ns)   --->   "%tmp1 = add i9 %tmp_177_cast, %tmp_cast" [../Desktop/buildTest/sum.c:52]   --->   Operation 63 'add' 'tmp1' <Predicate = (!exitcond1)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.66ns)   --->   "br label %.preheader" [../Desktop/buildTest/sum.c:51]   --->   Operation 64 'br' <Predicate = (!exitcond1)> <Delay = 1.66>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 65 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 7.32>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%c_k = phi i3 [ %c_k_2, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 66 'phi' 'c_k' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%c_k_cast4 = zext i3 %c_k to i7" [../Desktop/buildTest/sum.c:51]   --->   Operation 67 'zext' 'c_k_cast4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%c_k_cast3 = zext i3 %c_k to i6" [../Desktop/buildTest/sum.c:51]   --->   Operation 68 'zext' 'c_k_cast3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (1.18ns)   --->   "%exitcond = icmp eq i3 %c_k, -2" [../Desktop/buildTest/sum.c:51]   --->   Operation 69 'icmp' 'exitcond' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 70 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.68ns)   --->   "%c_k_2 = add i3 %c_k, 1" [../Desktop/buildTest/sum.c:51]   --->   Operation 71 'add' 'c_k_2' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader5.loopexit, label %2" [../Desktop/buildTest/sum.c:51]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (1.94ns)   --->   "%tmp2 = add i6 %c_k_cast3, 30" [../Desktop/buildTest/sum.c:52]   --->   Operation 73 'add' 'tmp2' <Predicate = (!exitcond)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i6 %tmp2 to i9" [../Desktop/buildTest/sum.c:52]   --->   Operation 74 'zext' 'tmp2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (2.11ns)   --->   "%tmp_172 = add i9 %tmp2_cast, %tmp1" [../Desktop/buildTest/sum.c:52]   --->   Operation 75 'add' 'tmp_172' <Predicate = (!exitcond)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_173 = zext i9 %tmp_172 to i64" [../Desktop/buildTest/sum.c:52]   --->   Operation 76 'zext' 'tmp_173' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%x_addr_5 = getelementptr [150 x float]* %x, i64 0, i64 %tmp_173" [../Desktop/buildTest/sum.c:52]   --->   Operation 77 'getelementptr' 'x_addr_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 78 [2/2] (3.25ns)   --->   "%x_load_5 = load float* %x_addr_5, align 4" [../Desktop/buildTest/sum.c:52]   --->   Operation 78 'load' 'x_load_5' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 79 [1/1] (2.03ns)   --->   "%tmp_174 = add i7 %tmp_171, %c_k_cast4" [../Desktop/buildTest/sum.c:52]   --->   Operation 79 'add' 'tmp_174' <Predicate = (!exitcond)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_181_cast = sext i7 %tmp_174 to i32" [../Desktop/buildTest/sum.c:52]   --->   Operation 80 'sext' 'tmp_181_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_175 = zext i32 %tmp_181_cast to i64" [../Desktop/buildTest/sum.c:52]   --->   Operation 81 'zext' 'tmp_175' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%y_addr_5 = getelementptr [30 x float]* %y, i64 0, i64 %tmp_175" [../Desktop/buildTest/sum.c:52]   --->   Operation 82 'getelementptr' 'y_addr_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 83 [2/2] (2.15ns)   --->   "%y_load = load float* %y_addr_5, align 4" [../Desktop/buildTest/sum.c:52]   --->   Operation 83 'load' 'y_load' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 84 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 32.1>
ST_8 : Operation 85 [1/2] (3.25ns)   --->   "%x_load_5 = load float* %x_addr_5, align 4" [../Desktop/buildTest/sum.c:52]   --->   Operation 85 'load' 'x_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 86 [1/2] (2.15ns)   --->   "%y_load = load float* %y_addr_5, align 4" [../Desktop/buildTest/sum.c:52]   --->   Operation 86 'load' 'y_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 87 [1/1] (26.6ns)   --->   "%tmp_176 = fadd float %y_load, %x_load_5" [../Desktop/buildTest/sum.c:52]   --->   Operation 87 'fadd' 'tmp_176' <Predicate = true> <Delay = 26.6> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 26.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (2.15ns)   --->   "store float %tmp_176, float* %y_addr_5, align 4" [../Desktop/buildTest/sum.c:52]   --->   Operation 88 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader" [../Desktop/buildTest/sum.c:51]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9   (br               ) [ 011110000]
k            (phi              ) [ 001000000]
exitcond4    (icmp             ) [ 001110000]
empty        (speclooptripcount) [ 000000000]
k_29         (add              ) [ 011110000]
StgValue_14  (br               ) [ 000000000]
p_shl        (bitconcatenate   ) [ 000000000]
p_shl_cast   (zext             ) [ 000000000]
p_shl9       (bitconcatenate   ) [ 000000000]
p_shl9_cast  (zext             ) [ 000000000]
tmp          (sub              ) [ 000110000]
StgValue_20  (br               ) [ 001110000]
StgValue_21  (br               ) [ 001111111]
b_k          (phi              ) [ 000100000]
b_k_cast7    (zext             ) [ 000000000]
exitcond3    (icmp             ) [ 001110000]
empty_62     (speclooptripcount) [ 000000000]
b_k_13       (add              ) [ 001110000]
StgValue_27  (br               ) [ 000000000]
tmp_169      (add              ) [ 000000000]
tmp_175_cast (sext             ) [ 000000000]
tmp_170      (zext             ) [ 000010000]
x_addr       (getelementptr    ) [ 000010000]
StgValue_33  (br               ) [ 011110000]
x_load       (load             ) [ 000000000]
y_addr       (getelementptr    ) [ 000000000]
StgValue_36  (store            ) [ 000000000]
StgValue_37  (br               ) [ 001110000]
k_1          (phi              ) [ 000001000]
exitcond2    (icmp             ) [ 000001111]
empty_63     (speclooptripcount) [ 000000000]
k_30         (add              ) [ 001001111]
StgValue_42  (br               ) [ 000000000]
tmp_177      (trunc            ) [ 000000000]
p_shl10      (bitconcatenate   ) [ 000000000]
p_shl10_cast (zext             ) [ 000000000]
tmp_178      (shl              ) [ 000000000]
p_shl11_cast (zext             ) [ 000000000]
tmp_s        (sub              ) [ 000000000]
tmp_cast     (sext             ) [ 000000111]
StgValue_50  (br               ) [ 000001111]
StgValue_51  (ret              ) [ 000000000]
b_k_1        (phi              ) [ 000000100]
exitcond1    (icmp             ) [ 000001111]
empty_64     (speclooptripcount) [ 000000000]
b_k_14       (add              ) [ 000001111]
StgValue_56  (br               ) [ 000000000]
p_shl12      (bitconcatenate   ) [ 000000000]
p_shl12_cast (zext             ) [ 000000000]
p_shl13      (bitconcatenate   ) [ 000000000]
p_shl13_cast (zext             ) [ 000000000]
tmp_171      (sub              ) [ 000000011]
tmp_177_cast (sext             ) [ 000000000]
tmp1         (add              ) [ 000000011]
StgValue_64  (br               ) [ 000001111]
StgValue_65  (br               ) [ 001001111]
c_k          (phi              ) [ 000000010]
c_k_cast4    (zext             ) [ 000000000]
c_k_cast3    (zext             ) [ 000000000]
exitcond     (icmp             ) [ 000001111]
empty_65     (speclooptripcount) [ 000000000]
c_k_2        (add              ) [ 000001111]
StgValue_72  (br               ) [ 000000000]
tmp2         (add              ) [ 000000000]
tmp2_cast    (zext             ) [ 000000000]
tmp_172      (add              ) [ 000000000]
tmp_173      (zext             ) [ 000000000]
x_addr_5     (getelementptr    ) [ 000000001]
tmp_174      (add              ) [ 000000000]
tmp_181_cast (sext             ) [ 000000000]
tmp_175      (zext             ) [ 000000000]
y_addr_5     (getelementptr    ) [ 000000001]
StgValue_84  (br               ) [ 000001111]
x_load_5     (load             ) [ 000000000]
y_load       (load             ) [ 000000000]
tmp_176      (fadd             ) [ 000000000]
StgValue_88  (store            ) [ 000000000]
StgValue_89  (br               ) [ 000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="x_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="32" slack="0"/>
<pin id="40" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/3 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="8" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/3 x_load_5/7 "/>
</bind>
</comp>

<comp id="49" class="1004" name="y_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="32" slack="1"/>
<pin id="53" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/4 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="5" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_36/4 y_load/7 StgValue_88/8 "/>
</bind>
</comp>

<comp id="63" class="1004" name="x_addr_5_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="9" slack="0"/>
<pin id="67" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_5/7 "/>
</bind>
</comp>

<comp id="71" class="1004" name="y_addr_5_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="32" slack="0"/>
<pin id="75" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr_5/7 "/>
</bind>
</comp>

<comp id="79" class="1005" name="k_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="3" slack="1"/>
<pin id="81" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="k_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="3" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="b_k_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="1"/>
<pin id="92" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_k (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="b_k_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="1" slack="1"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_k/3 "/>
</bind>
</comp>

<comp id="101" class="1005" name="k_1_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="1"/>
<pin id="103" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="k_1_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="0"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="1" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/5 "/>
</bind>
</comp>

<comp id="112" class="1005" name="b_k_1_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="1"/>
<pin id="114" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_k_1 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="b_k_1_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="3" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_k_1/6 "/>
</bind>
</comp>

<comp id="123" class="1005" name="c_k_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="3" slack="1"/>
<pin id="125" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_k (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="c_k_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="1" slack="1"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_k/7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_176_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_176/8 "/>
</bind>
</comp>

<comp id="141" class="1004" name="exitcond4_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="0" index="1" bw="3" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="k_29_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_29/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_shl_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="0"/>
<pin id="155" dir="0" index="1" bw="3" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="p_shl_cast_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="0"/>
<pin id="163" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_shl9_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="3" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_shl9_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="0"/>
<pin id="180" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="b_k_cast7_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="b_k_cast7/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="exitcond3_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="2" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="b_k_13_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_k_13/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_169_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="1"/>
<pin id="201" dir="0" index="1" bw="3" slack="0"/>
<pin id="202" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_169/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_175_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_175_cast/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_170_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_170/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="exitcond2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="0"/>
<pin id="215" dir="0" index="1" bw="3" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="k_30_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_30/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_177_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_177/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_shl10_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="0" index="1" bw="2" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl10/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_shl10_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="0"/>
<pin id="239" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl10_cast/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_178_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_178/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_shl11_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="0"/>
<pin id="249" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl11_cast/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_s_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="0" index="1" bw="3" slack="0"/>
<pin id="254" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="exitcond1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="0" index="1" bw="3" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="b_k_14_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_k_14/6 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_shl12_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="0" index="1" bw="3" slack="0"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl12/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_shl12_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl12_cast/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_shl13_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl13/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_shl13_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl13_cast/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_171_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="0"/>
<pin id="300" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_171/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_177_cast_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="7" slack="0"/>
<pin id="305" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_177_cast/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="7" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="1"/>
<pin id="310" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="c_k_cast4_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_k_cast4/7 "/>
</bind>
</comp>

<comp id="316" class="1004" name="c_k_cast3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="0"/>
<pin id="318" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_k_cast3/7 "/>
</bind>
</comp>

<comp id="320" class="1004" name="exitcond_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="0"/>
<pin id="322" dir="0" index="1" bw="2" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="c_k_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_k_2/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="0"/>
<pin id="334" dir="0" index="1" bw="6" slack="0"/>
<pin id="335" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/7 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp2_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/7 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_172_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="0" index="1" bw="9" slack="1"/>
<pin id="345" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_172/7 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_173_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_173/7 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_174_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="1"/>
<pin id="354" dir="0" index="1" bw="3" slack="0"/>
<pin id="355" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_174/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_181_cast_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_181_cast/7 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_175_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_175/7 "/>
</bind>
</comp>

<comp id="369" class="1005" name="k_29_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_29 "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="1"/>
<pin id="376" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="382" class="1005" name="b_k_13_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="3" slack="0"/>
<pin id="384" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="b_k_13 "/>
</bind>
</comp>

<comp id="387" class="1005" name="tmp_170_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="64" slack="1"/>
<pin id="389" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_170 "/>
</bind>
</comp>

<comp id="392" class="1005" name="x_addr_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="1"/>
<pin id="394" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="400" class="1005" name="k_30_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="0"/>
<pin id="402" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_30 "/>
</bind>
</comp>

<comp id="405" class="1005" name="tmp_cast_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="9" slack="1"/>
<pin id="407" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="413" class="1005" name="b_k_14_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="0"/>
<pin id="415" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="b_k_14 "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_171_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="7" slack="1"/>
<pin id="420" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_171 "/>
</bind>
</comp>

<comp id="423" class="1005" name="tmp1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="1"/>
<pin id="425" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="431" class="1005" name="c_k_2_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="3" slack="0"/>
<pin id="433" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c_k_2 "/>
</bind>
</comp>

<comp id="436" class="1005" name="x_addr_5_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="1"/>
<pin id="438" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_5 "/>
</bind>
</comp>

<comp id="441" class="1005" name="y_addr_5_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="1"/>
<pin id="443" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="y_addr_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="24" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="24" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="43" pin="3"/><net_sink comp="56" pin=1"/></net>

<net id="62"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="24" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="70"><net_src comp="63" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="71" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="138"><net_src comp="56" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="43" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="134" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="145"><net_src comp="83" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="83" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="83" pin="4"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="153" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="83" pin="4"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="161" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="173" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="94" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="94" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="94" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="183" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="199" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="217"><net_src comp="105" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="105" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="12" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="105" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="240"><net_src comp="229" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="105" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="237" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="247" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="116" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="6" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="116" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="14" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="116" pin="4"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="4" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="16" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="116" pin="4"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="18" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="281" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="127" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="127" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="127" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="20" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="127" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="12" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="316" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="34" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="342" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="356"><net_src comp="312" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="352" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="372"><net_src comp="147" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="377"><net_src comp="177" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="385"><net_src comp="193" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="390"><net_src comp="208" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="395"><net_src comp="36" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="403"><net_src comp="219" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="408"><net_src comp="257" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="416"><net_src comp="267" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="421"><net_src comp="297" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="426"><net_src comp="307" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="434"><net_src comp="326" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="439"><net_src comp="63" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="444"><net_src comp="71" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="56" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {4 8 }
 - Input state : 
	Port: c_sum : x | {3 4 7 8 }
	Port: c_sum : y | {7 8 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		k_29 : 1
		StgValue_14 : 2
		p_shl : 1
		p_shl_cast : 2
		p_shl9 : 1
		p_shl9_cast : 2
		tmp : 3
	State 3
		b_k_cast7 : 1
		exitcond3 : 1
		b_k_13 : 1
		StgValue_27 : 2
		tmp_169 : 2
		tmp_175_cast : 3
		tmp_170 : 4
		x_addr : 5
		x_load : 6
	State 4
		StgValue_36 : 1
	State 5
		exitcond2 : 1
		k_30 : 1
		StgValue_42 : 2
		tmp_177 : 1
		p_shl10 : 2
		p_shl10_cast : 3
		tmp_178 : 1
		p_shl11_cast : 1
		tmp_s : 4
		tmp_cast : 5
	State 6
		exitcond1 : 1
		b_k_14 : 1
		StgValue_56 : 2
		p_shl12 : 1
		p_shl12_cast : 2
		p_shl13 : 1
		p_shl13_cast : 2
		tmp_171 : 3
		tmp_177_cast : 4
		tmp1 : 5
	State 7
		c_k_cast4 : 1
		c_k_cast3 : 1
		exitcond : 1
		c_k_2 : 1
		StgValue_72 : 2
		tmp2 : 2
		tmp2_cast : 3
		tmp_172 : 4
		tmp_173 : 5
		x_addr_5 : 6
		x_load_5 : 7
		tmp_174 : 2
		tmp_181_cast : 3
		tmp_175 : 4
		y_addr_5 : 5
		y_load : 6
	State 8
		tmp_176 : 1
		StgValue_88 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |    tmp_176_fu_134   |    2    |   177   |   195   |
|----------|---------------------|---------|---------|---------|
|          |     k_29_fu_147     |    0    |    0    |    12   |
|          |    b_k_13_fu_193    |    0    |    0    |    12   |
|          |    tmp_169_fu_199   |    0    |    0    |    15   |
|          |     k_30_fu_219     |    0    |    0    |    12   |
|    add   |    b_k_14_fu_267    |    0    |    0    |    12   |
|          |     tmp1_fu_307     |    0    |    0    |    15   |
|          |     c_k_2_fu_326    |    0    |    0    |    12   |
|          |     tmp2_fu_332     |    0    |    0    |    15   |
|          |    tmp_172_fu_342   |    0    |    0    |    16   |
|          |    tmp_174_fu_352   |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond4_fu_141  |    0    |    0    |    9    |
|          |   exitcond3_fu_187  |    0    |    0    |    9    |
|   icmp   |   exitcond2_fu_213  |    0    |    0    |    9    |
|          |   exitcond1_fu_261  |    0    |    0    |    9    |
|          |   exitcond_fu_320   |    0    |    0    |    9    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_177     |    0    |    0    |    15   |
|    sub   |     tmp_s_fu_251    |    0    |    0    |    15   |
|          |    tmp_171_fu_297   |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|          |     p_shl_fu_153    |    0    |    0    |    0    |
|          |    p_shl9_fu_165    |    0    |    0    |    0    |
|bitconcatenate|    p_shl10_fu_229   |    0    |    0    |    0    |
|          |    p_shl12_fu_273   |    0    |    0    |    0    |
|          |    p_shl13_fu_285   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  p_shl_cast_fu_161  |    0    |    0    |    0    |
|          |  p_shl9_cast_fu_173 |    0    |    0    |    0    |
|          |   b_k_cast7_fu_183  |    0    |    0    |    0    |
|          |    tmp_170_fu_208   |    0    |    0    |    0    |
|          | p_shl10_cast_fu_237 |    0    |    0    |    0    |
|          | p_shl11_cast_fu_247 |    0    |    0    |    0    |
|   zext   | p_shl12_cast_fu_281 |    0    |    0    |    0    |
|          | p_shl13_cast_fu_293 |    0    |    0    |    0    |
|          |   c_k_cast4_fu_312  |    0    |    0    |    0    |
|          |   c_k_cast3_fu_316  |    0    |    0    |    0    |
|          |   tmp2_cast_fu_338  |    0    |    0    |    0    |
|          |    tmp_173_fu_347   |    0    |    0    |    0    |
|          |    tmp_175_fu_361   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          | tmp_175_cast_fu_204 |    0    |    0    |    0    |
|   sext   |   tmp_cast_fu_257   |    0    |    0    |    0    |
|          | tmp_177_cast_fu_303 |    0    |    0    |    0    |
|          | tmp_181_cast_fu_357 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |    tmp_177_fu_225   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|    shl   |    tmp_178_fu_241   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    2    |   177   |   421   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| b_k_13_reg_382 |    3   |
| b_k_14_reg_413 |    3   |
|  b_k_1_reg_112 |    3   |
|   b_k_reg_90   |    3   |
|  c_k_2_reg_431 |    3   |
|   c_k_reg_123  |    3   |
|   k_1_reg_101  |    3   |
|  k_29_reg_369  |    3   |
|  k_30_reg_400  |    3   |
|    k_reg_79    |    3   |
|  tmp1_reg_423  |    9   |
| tmp_170_reg_387|   64   |
| tmp_171_reg_418|    7   |
|tmp_cast_reg_405|    9   |
|   tmp_reg_374  |    7   |
|x_addr_5_reg_436|    8   |
| x_addr_reg_392 |    8   |
|y_addr_5_reg_441|    5   |
+----------------+--------+
|      Total     |   147  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   4  |   8  |   32   ||    21   |
| grp_access_fu_56 |  p0  |   3  |   5  |   15   ||    15   |
| grp_access_fu_56 |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   111  || 5.12625 ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   177  |   421  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   45   |
|  Register |    -   |    -   |   147  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   324  |   466  |
+-----------+--------+--------+--------+--------+
