<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>ITR:  Statically Speculative Power-Aware\(SPA)\Architectures</AwardTitle>
<AwardEffectiveDate>09/01/2002</AwardEffectiveDate>
<AwardExpirationDate>08/31/2006</AwardExpirationDate>
<AwardAmount>400000</AwardAmount>
<AwardInstrument>
<Value>Continuing grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Timothy M. Pinkston</SignBlockName>
</ProgramOfficer>
<AbstractNarration>This project focuses on compiler-enabled power-aware architectures. &lt;br/&gt;Its purpose is to leverage static program information in smart ways, &lt;br/&gt;to reduce power and energy consumption in both embeddded&lt;br/&gt;and general-purpose architectures.&lt;br/&gt;We follow three key general ideas to achieve this goal:&lt;br/&gt;(1) we use static information to throttle processor resources,&lt;br/&gt;(2) we incorporate architectural features to directly support static&lt;br/&gt;compiler managed modes of operation, and&lt;br/&gt;(3) we leverage speculative static information in addition to&lt;br/&gt;the predictable static information to support (1) and (2).   &lt;br/&gt;&lt;br/&gt;We have demonstrated, in a number of processor architectural domains, &lt;br/&gt;that our approach is feasible, and can be easily implemented, and that &lt;br/&gt;considerable energy savings, beyond what would be possible with circuit&lt;br/&gt;and architectural techniques alone, can be achieved.&lt;br/&gt;We estimate that our techniques if combined,  can give an additional  &lt;br/&gt;30% or more energy savings compared to state-of-the-art low-power &lt;br/&gt;designs, while not significantly affecting performance.&lt;br/&gt;&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>07/25/2002</MinAmdLetterDate>
<MaxAmdLetterDate>05/09/2004</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0205212</AwardID>
<Investigator>
<FirstName>Israel</FirstName>
<LastName>Koren</LastName>
<EmailAddress>koren@ecs.umass.edu</EmailAddress>
<StartDate>07/25/2002</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>C.Mani</FirstName>
<LastName>Krishna</LastName>
<EmailAddress>krishna@ecs.umass.edu</EmailAddress>
<StartDate>07/25/2002</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Csaba Andras</FirstName>
<LastName>Moritz</LastName>
<EmailAddress>andras@ecs.umass.edu</EmailAddress>
<StartDate>07/25/2002</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of Massachusetts Amherst</Name>
<CityName>Hadley</CityName>
<ZipCode>010359450</ZipCode>
<PhoneNumber>4135450698</PhoneNumber>
<StreetAddress>Research Administration Building</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Massachusetts</StateName>
<StateCode>MA</StateCode>
</Institution>
<FoaInformation>
<Code>0000099</Code>
<Name>Other Applications NEC</Name>
</FoaInformation>
<ProgramElement>
<Code>1687</Code>
<Text>ITR MEDIUM (GROUP) GRANTS</Text>
</ProgramElement>
<ProgramReference>
<Code>1659</Code>
<Text>HIGH END COMPUTING</Text>
</ProgramReference>
<ProgramReference>
<Code>9215</Code>
<Text>HIGH PERFORMANCE COMPUTING SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
