{
	"cells": [
		{
			"id": 0,
			"tex": "Core",
			"content": [
				"Core"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 3,
			"tex": "Private 16/16 KiB (2-way), MSHRs: 2(I)/6(D)",
			"content": [
				"Private",
				"16/16",
				"KiB",
				"(2-way),",
				"MSHRs:",
				"2(I)/6(D)"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 1,
			"tex": "Quad-core, out-of-order, 2 GHz, IQ: 96, ROB: 128, LSQ: 48/48",
			"content": [
				"Quad-core,",
				"out-of-order,",
				"2",
				"GHz,",
				"IQ:",
				"96,",
				"ROB:",
				"128,",
				"LSQ:",
				"48/48"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 8,
			"tex": "DRAM module",
			"content": [
				"DRAM",
				"module"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 9,
			"tex": "LPDDR2@533MHz, 1 rank, 8 banks",
			"content": [
				"LPDDR2@533MHz,",
				"1",
				"rank,",
				"8",
				"banks"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 6,
			"tex": "DRAM Controller",
			"content": [
				"DRAM",
				"Controller"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 5,
			"tex": "Shared 2 MiB (16-way), LRU, MSHRs: 56, hit latency: 12",
			"content": [
				"Shared",
				"2",
				"MiB",
				"(16-way),",
				"LRU,",
				"MSHRs:",
				"56,",
				"hit",
				"latency:",
				"12"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 7,
			"tex": "Read buffer: 64, write buffer: 64, open-adaptive page policy",
			"content": [
				"Read",
				"bu\ufb00er:",
				"64,",
				"write",
				"bu\ufb00er:",
				"64,",
				"open-adaptive",
				"page",
				"policy"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 4,
			"tex": "L2 cache",
			"content": [
				"L2",
				"cache"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 2,
			"tex": "L1-I/D caches",
			"content": [
				"L1-I/D",
				"caches"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 0,
			"end_col": 0
		}
	]
}