/* $NoKeywords:$ */
/**
 * @file
 *
 * GFx tables
 *
 *
 *
 * @xrefitem bom "File Content Label" "Release Content"
 * @e project:     AGESA
 * @e sub-project: GNB
 * @e \$Revision: 282988 $   @e \$Date: 2014-01-20 12:14:48 -0600 (Mon, 20 Jan 2014) $
 *
 */
/*
*****************************************************************************
*
* Copyright 2008 - 2014 ADVANCED MICRO DEVICES, INC.  All Rights Reserved.
*
* AMD is granting you permission to use this software (the Materials)
* pursuant to the terms and conditions of your Software License Agreement
* with AMD.  This header does *NOT* give you permission to use the Materials
* or any rights under AMD's intellectual property.  Your use of any portion
* of these Materials shall constitute your acceptance of those terms and
* conditions.  If you do not agree to the terms and conditions of the Software
* License Agreement, please do not use any portion of these Materials.
*
* CONFIDENTIALITY:  The Materials and all other information, identified as
* confidential and provided to you by AMD shall be kept confidential in
* accordance with the terms and conditions of the Software License Agreement.
*
* LIMITATION OF LIABILITY: THE MATERIALS AND ANY OTHER RELATED INFORMATION
* PROVIDED TO YOU BY AMD ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED
* WARRANTY OF ANY KIND, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
* MERCHANTABILITY, NONINFRINGEMENT, TITLE, FITNESS FOR ANY PARTICULAR PURPOSE,
* OR WARRANTIES ARISING FROM CONDUCT, COURSE OF DEALING, OR USAGE OF TRADE.
* IN NO EVENT SHALL AMD OR ITS LICENSORS BE LIABLE FOR ANY DAMAGES WHATSOEVER
* (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS
* INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF AMD'S NEGLIGENCE,
* GROSS NEGLIGENCE, THE USE OF OR INABILITY TO USE THE MATERIALS OR ANY OTHER
* RELATED INFORMATION PROVIDED TO YOU BY AMD, EVEN IF AMD HAS BEEN ADVISED OF
* THE POSSIBILITY OF SUCH DAMAGES.  BECAUSE SOME JURISDICTIONS PROHIBIT THE
* EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES,
* THE ABOVE LIMITATION MAY NOT APPLY TO YOU.
*
* AMD does not assume any responsibility for any errors which may appear in
* the Materials or any other related information provided to you by AMD, or
* result from use of the Materials or any related information.
*
* You agree that you will not reverse engineer or decompile the Materials.
*
* NO SUPPORT OBLIGATION: AMD is not obligated to furnish, support, or make any
* further information, software, technical information, know-how, or show-how
* available to you.  Additionally, AMD retains the right to modify the
* Materials at any time, without notice, and is not obligated to provide such
* modified Materials to you.
*
* U.S. GOVERNMENT RESTRICTED RIGHTS: The Materials are provided with
* "RESTRICTED RIGHTS." Use, duplication, or disclosure by the Government is
* subject to the restrictions as set forth in FAR 52.227-14 and
* DFAR252.227-7013, et seq., or its successor.  Use of the Materials by the
* Government constitutes acknowledgement of AMD's proprietary rights in them.
*
* EXPORT ASSURANCE:  You agree and certify that neither the Materials, nor any
* direct product thereof will be exported directly or indirectly, into any
* country prohibited by the United States Export Administration Act and the
* regulations thereunder, without the required authorization from the U.S.
* government nor will be used for any purpose prohibited by the same.
* ***************************************************************************
*
*/
/*----------------------------------------------------------------------------------------
 *                             M O D U L E S    U S E D
 *----------------------------------------------------------------------------------------
 */
#include  "AGESA.h"
#include  "Gnb.h"
#include  "GnbPcie.h"
#include  "GnbCommonLib.h"
#include  "GnbTable.h"
#include  "GnbRegistersKV.h"
#include  "cpuFamilyTranslation.h"

/*----------------------------------------------------------------------------------------
 *                   D E F I N I T I O N S    A N D    M A C R O S
 *----------------------------------------------------------------------------------------
 */


/*----------------------------------------------------------------------------------------
 *                  T Y P E D E F S     A N D     S T R U C T U  R E S
 *----------------------------------------------------------------------------------------
 */


/*----------------------------------------------------------------------------------------
 *           P R O T O T Y P E S     O F     L O C A L     F U  N C T I O N S
 *----------------------------------------------------------------------------------------
 */


/*----------------------------------------------------------------------------------------
 *           T A B L E S
 *----------------------------------------------------------------------------------------
 */

GNB_TABLE ROMDATA GfxGmcClockGatingDisableKV [] = {
  //2.1 Disable clock-gating
  GNB_ENTRY_WR (GMMx20C0_TYPE, GMMx20C0_ADDRESS, 0x00000C80),
  GNB_ENTRY_WR (GMMx2478_TYPE, GMMx2478_ADDRESS, 0x00000400),
  GNB_ENTRY_WR (GMMx20B8_TYPE, GMMx20B8_ADDRESS, 0x00000400),
  GNB_ENTRY_WR (GMMx20BC_TYPE, GMMx20BC_ADDRESS, 0x00000400),
  GNB_ENTRY_WR (GMMx2648_TYPE, GMMx2648_ADDRESS, 0x00000400),
  GNB_ENTRY_WR (GMMx264C_TYPE, GMMx264C_ADDRESS, 0x00000400),
  GNB_ENTRY_WR (GMMx2650_TYPE, GMMx2650_ADDRESS, 0x00000400),
  GNB_ENTRY_WR (GMMx15C0_TYPE, GMMx15C0_ADDRESS, 0x00000400),
  GNB_ENTRY_TERMINATE
};

GNB_TABLE ROMDATA GfxGmcInitCh1Dct3KV [] = {
  //2.2 System memory address translation
  GNB_ENTRY_COPY (GMMx2818_TYPE, GMMx2818_ADDRESS,  0, 32, D18F2x40_dct3_TYPE, D18F2x40_dct3_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx2820_TYPE, GMMx2820_ADDRESS,  0, 32, D18F2x44_dct3_TYPE, D18F2x44_dct3_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx2828_TYPE, GMMx2828_ADDRESS,  0, 32, D18F2x48_dct3_TYPE, D18F2x48_dct3_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx2830_TYPE, GMMx2830_ADDRESS,  0, 32, D18F2x4C_dct3_TYPE, D18F2x4C_dct3_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx2838_TYPE, GMMx2838_ADDRESS,  0, 32, D18F2x60_dct3_TYPE, D18F2x60_dct3_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx2840_TYPE, GMMx2840_ADDRESS,  0, 32, D18F2x64_dct3_TYPE, D18F2x64_dct3_ADDRESS,  0, 32),
  // MC_FUS_DRAM1_BANK_ADDR_MAPPING
  GNB_ENTRY_COPY (GMMx2848_TYPE, GMMx2848_ADDRESS,  0,  8, D18F2x80_dct3_TYPE, D18F2x80_dct3_ADDRESS,  0,  8),
  GNB_ENTRY_COPY (GMMx2848_TYPE, GMMx2848_ADDRESS,  8,  1, D18F2x94_dct3_TYPE, D18F2x94_dct3_ADDRESS, 22,  1),
  GNB_ENTRY_COPY (GMMx2848_TYPE, GMMx2848_ADDRESS,  9,  1, D18F2xA8_dct3_TYPE, D18F2xA8_dct3_ADDRESS, 20,  1),
  GNB_ENTRY_TERMINATE
};

GNB_TABLE ROMDATA GfxGmcInitTableKV [] = {
  //Enable Garlic interface on UNB Through F5x178[19] = 0
  GNB_ENTRY_RMW (D18F5x178_TYPE, D18F5x178_ADDRESS, D18F5x178_SwGfxDis_MASK, 0 << D18F5x178_SwGfxDis_OFFSET),
  //2.2 System memory address translation
  GNB_ENTRY_COPY (GMMx2814_TYPE, GMMx2814_ADDRESS,  0, 32, D18F2x40_dct0_TYPE, D18F2x40_dct0_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx281C_TYPE, GMMx281C_ADDRESS,  0, 32, D18F2x44_dct0_TYPE, D18F2x44_dct0_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx2824_TYPE, GMMx2824_ADDRESS,  0, 32, D18F2x48_dct0_TYPE, D18F2x48_dct0_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx282C_TYPE, GMMx282C_ADDRESS,  0, 32, D18F2x4C_dct0_TYPE, D18F2x4C_dct0_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx2834_TYPE, GMMx2834_ADDRESS,  0, 32, D18F2x60_dct0_TYPE, D18F2x60_dct0_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx283C_TYPE, GMMx283C_ADDRESS,  0, 32, D18F2x64_dct0_TYPE, D18F2x64_dct0_ADDRESS,  0, 32),
  // MC_FUS_DRAM0_BANK_ADDR_MAPPING
  GNB_ENTRY_COPY (GMMx2844_TYPE, GMMx2844_ADDRESS,  0,  8, D18F2x80_dct0_TYPE, D18F2x80_dct0_ADDRESS,  0,  8),
  GNB_ENTRY_COPY (GMMx2844_TYPE, GMMx2844_ADDRESS,  8,  1, D18F2x94_dct0_TYPE, D18F2x94_dct0_ADDRESS, 22,  1),
  GNB_ENTRY_COPY (GMMx2844_TYPE, GMMx2844_ADDRESS,  9,  1, D18F2xA8_dct0_TYPE, D18F2xA8_dct0_ADDRESS, 20,  1),
  // MC_FUS_DRAM0_CTL_BASE
  GNB_ENTRY_COPY (GMMx284C_TYPE, GMMx284C_ADDRESS,  0,  3, D18F1x200_TYPE, D18F1x200_ADDRESS,  4,  3),
  GNB_ENTRY_COPY (GMMx284C_TYPE, GMMx284C_ADDRESS,  3,  4, D18F1x204_TYPE, D18F1x204_ADDRESS,  0,  4),
  GNB_ENTRY_COPY (GMMx284C_TYPE, GMMx284C_ADDRESS,  7, 21, D18F1x200_TYPE, D18F1x200_ADDRESS, 11, 21),
  GNB_ENTRY_COPY (GMMx284C_TYPE, GMMx284C_ADDRESS, 28,  1, D18F1x200_TYPE, D18F1x200_ADDRESS,  3,  1),
  GNB_ENTRY_COPY (GMMx284C_TYPE, GMMx284C_ADDRESS, 29,  1, D18F1x200_TYPE, D18F1x200_ADDRESS,  0,  1),
  // MC_FUS_DRAM1_CTL_BASE
  GNB_ENTRY_COPY (GMMx2850_TYPE, GMMx2850_ADDRESS,  0,  3, D18F1x208_TYPE, D18F1x208_ADDRESS,  4,  3),
  GNB_ENTRY_COPY (GMMx2850_TYPE, GMMx2850_ADDRESS,  3,  4, D18F1x20C_TYPE, D18F1x20C_ADDRESS,  0,  4),
  GNB_ENTRY_COPY (GMMx2850_TYPE, GMMx2850_ADDRESS,  7, 21, D18F1x208_TYPE, D18F1x208_ADDRESS, 11, 21),
  GNB_ENTRY_COPY (GMMx2850_TYPE, GMMx2850_ADDRESS, 28,  1, D18F1x208_TYPE, D18F1x208_ADDRESS,  3,  1),
  GNB_ENTRY_COPY (GMMx2850_TYPE, GMMx2850_ADDRESS, 29,  1, D18F1x208_TYPE, D18F1x208_ADDRESS,  0,  1),
  // MC_FUS_DRAM0_CTL_LIMIT
  GNB_ENTRY_COPY (GMMx2854_TYPE, GMMx2854_ADDRESS,  0, 21, D18F1x204_TYPE, D18F1x204_ADDRESS, 11, 21),
  GNB_ENTRY_COPY (GMMx2854_TYPE, GMMx2854_ADDRESS, 21,  1, D18F1x200_TYPE, D18F1x200_ADDRESS,   1,  1),
  // MC_FUS_DRAM1_CTL_LIMIT
  GNB_ENTRY_COPY (GMMx2858_TYPE, GMMx2858_ADDRESS,  0, 21, D18F1x20C_TYPE, D18F1x20C_ADDRESS, 11, 21),
  GNB_ENTRY_COPY (GMMx2858_TYPE, GMMx2858_ADDRESS, 21,  1, D18F1x208_TYPE, D18F1x208_ADDRESS,   1,  1),
  // MC_FUS_DRAM_MODE
  GNB_ENTRY_COPY (GMMx2864_TYPE, GMMx2864_ADDRESS,  3,  1, D18F2x78_dct0_TYPE, D18F2x78_dct0_ADDRESS,  8,  1),
  GNB_ENTRY_COPY (GMMx2864_TYPE, GMMx2864_ADDRESS,  4,  9, D18F1xF0_TYPE,      D18F1xF0_ADDRESS,       7,  9),
  GNB_ENTRY_COPY (GMMx2864_TYPE, GMMx2864_ADDRESS,  0,  2, D18F2x110_TYPE,     D18F2x110_ADDRESS,      6,  2),
  GNB_ENTRY_COPY (GMMx2864_TYPE, GMMx2864_ADDRESS,  2,  1, D18F2x114_TYPE,     D18F2x114_ADDRESS,      9,  1),
  // MC_FUS_DRAM_CTL_HIGH_01
  GNB_ENTRY_COPY (GMMx285C_TYPE, GMMx285C_ADDRESS,  0, 12, D18F1x240_TYPE, D18F1x240_ADDRESS, 11, 12),
  GNB_ENTRY_COPY (GMMx285C_TYPE, GMMx285C_ADDRESS, 12, 12, D18F1x244_TYPE, D18F1x244_ADDRESS, 11, 12),
  // MC_FUS_DRAM_CTL_HIGH_23
  GNB_ENTRY_COPY (GMMx2860_TYPE, GMMx2860_ADDRESS,  0, 12, D18F1x248_TYPE, D18F1x248_ADDRESS, 11, 12),
  GNB_ENTRY_COPY (GMMx2860_TYPE, GMMx2860_ADDRESS, 12, 12, D18F1x24C_TYPE, D18F1x24C_ADDRESS, 11, 12),

  // 2.4 Sequencer model programming
  GNB_ENTRY_WR (GMMx276C_TYPE, GMMx276C_ADDRESS, 0x000003ff),

  //---------------------------------------------------------------------------
  // 2.5 Power gating init
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx3538_TYPE, GMMx3538_ADDRESS, 0x200010ff),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx3538_TYPE, GMMx3538_ADDRESS, 0x300010ff),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x210000),
  GNB_ENTRY_WR (GMMx3538_TYPE, GMMx3538_ADDRESS, 0xa00010ff),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x21003),
  GNB_ENTRY_WR (GMMx3538_TYPE, GMMx3538_ADDRESS, 0xb00010ff),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x2b00),
  GNB_ENTRY_WR (GMMx3538_TYPE, GMMx3538_ADDRESS, 0xc00010ff),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx3538_TYPE, GMMx3538_ADDRESS, 0xd00010ff),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x420000),
  GNB_ENTRY_WR (GMMx3538_TYPE, GMMx3538_ADDRESS, 0x100010ff),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x120202),
  GNB_ENTRY_WR (GMMx3538_TYPE, GMMx3538_ADDRESS, 0x500010ff),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x3e3e36),
  GNB_ENTRY_WR (GMMx3538_TYPE, GMMx3538_ADDRESS, 0x600010ff),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x373f3e),
  GNB_ENTRY_WR (GMMx3538_TYPE, GMMx3538_ADDRESS, 0x700010ff),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx353C_TYPE, GMMx353C_ADDRESS, 0x3e1332),
  GNB_ENTRY_WR (GMMx3538_TYPE, GMMx3538_ADDRESS, 0xe00010ff),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x10000800),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0xf),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0xf),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x4),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x10000828),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x3f),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x3f),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x8),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x1000051e),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0xffff),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0xffff),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0xc),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x20500),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x10),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x40504),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x16),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x9050c),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x21),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x9052c),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x2c),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x10546),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x2f),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0xa054e),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x3b),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x1055f),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x3e),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x1056f),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x41),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x10572),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x44),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x20575),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x48),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x3507a0),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x7f),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x7db),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x81),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x1a0801),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x9d),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x20829),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0xa1),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x4082d),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0xa7),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x40833),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0xad),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0xb083b),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0xba),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x10848),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0xbd),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x3f084d),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0xfe),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x891),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x100),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x893),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x102),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x8a1),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x104),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x8a5),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x106),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x3308cd),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x13b),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x10902),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x13e),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x13090c),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x153),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x922),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x155),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x924),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x157),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x140926),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x16d),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x2000095a),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x1),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x16f),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x301f095b),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x190),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0xc094d),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x19e),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x1000096d),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x1e00000),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0xdeadbee0),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x1a2),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x10000800),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0xf),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x2),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x1a6),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x10000828),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x3f),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x2),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x1aa),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x1000096d),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x1e00000),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0xdeadbee1),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x1ae),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x10000800),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0xf),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0xf),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x1b2),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x10000828),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x3f),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x3f),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x1b6),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0xf096e),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x1c7),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0xc097f),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x1d5),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x98e),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x1d7),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x20992),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x1db),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x20998),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x1df),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x9a4),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x1e1),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x9a7),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x1e3),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x609bf),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x1eb),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x2d09c9),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x21a),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x309f9),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x21f),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x9ff),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x221),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x20a02),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x225),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x60a13),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x22d),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x30a1f),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x232),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x10000ccd),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x3f),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x0),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x236),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x70cc0),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x23f),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x20cc9),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x243),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x10cd0),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x246),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x40cd4),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x24c),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x50cdc),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x253),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x100ce6),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x265),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0xccd),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x267),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x170dc0),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x280),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x800),
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x282),
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x828),
  GNB_ENTRY_RMW (GMMx3508_TYPE, GMMx3508_ADDRESS, 0xfffff000, 0xa0e83000),
  GNB_ENTRY_RMW (GMMx3544_TYPE, GMMx3544_ADDRESS, 0x4000000, 0x0),
  //---------------------------------------------------------------------------
  // 2.8 Performance tuning
  GNB_ENTRY_WR (GMMx27D0_TYPE, GMMx27D0_ADDRESS, 0x10724847),
  GNB_ENTRY_WR (GMMx27C0_TYPE, GMMx27C0_ADDRESS, 0x00c32008),
  GNB_ENTRY_WR (GMMx27C4_TYPE, GMMx27C4_ADDRESS, 0x00c32006),
  GNB_ENTRY_WR (GMMx277C_TYPE, GMMx277C_ADDRESS, 0x00000807),
  GNB_ENTRY_WR (GMMx218C_TYPE, GMMx218C_ADDRESS, 0x000021b1),
  GNB_ENTRY_WR (GMMx220C_TYPE, GMMx220C_ADDRESS, 0x002121b1),
  GNB_ENTRY_WR (GMMx2780_TYPE, GMMx2780_ADDRESS, 0x00000803),
  GNB_ENTRY_WR (GMMx2218_TYPE, GMMx2218_ADDRESS, 0x002121b1),
  GNB_ENTRY_WR (GMMx201C_TYPE, GMMx201C_ADDRESS, 0x37773337),
  GNB_ENTRY_WR (GMMx2020_TYPE, GMMx2020_ADDRESS, 0x73773337),
  GNB_ENTRY_WR (GMMx2018_TYPE, GMMx2018_ADDRESS, 0x66333303),
  GNB_ENTRY_WR (GMMx2014_TYPE, GMMx2014_ADDRESS, 0x66300333),
  GNB_ENTRY_WR (GMMx2794_TYPE, GMMx2794_ADDRESS, 0xfcfcfdfc),
  GNB_ENTRY_WR (GMMx2798_TYPE, GMMx2798_ADDRESS, 0xfcfcfdfc),
  GNB_ENTRY_WR (GMMx27A4_TYPE, GMMx27A4_ADDRESS, 0x00ffffff),
  GNB_ENTRY_WR (GMMx27A8_TYPE, GMMx27A8_ADDRESS, 0x00ffffff),
  GNB_ENTRY_WR (GMMx278C_TYPE, GMMx278C_ADDRESS, 0x00000008),
  GNB_ENTRY_WR (GMMx2790_TYPE, GMMx2790_ADDRESS, 0x00000008),
  GNB_ENTRY_WR (GMMx2628_TYPE, GMMx2628_ADDRESS, 0x55111000),
  GNB_ENTRY_WR (GMMx25E0_TYPE, GMMx25E0_ADDRESS, 0x00000025),
  GNB_ENTRY_WR (GMMx262C_TYPE, GMMx262C_ADDRESS, 0x10555111),
  GNB_ENTRY_WR (GMMx25E4_TYPE, GMMx25E4_ADDRESS, 0x00000025),
  GNB_ENTRY_WR (GMMx25C8_TYPE, GMMx25C8_ADDRESS, 0x0080685f),
  GNB_ENTRY_WR (GMMx25CC_TYPE, GMMx25CC_ADDRESS, 0x0000807f),
  GNB_ENTRY_WR (GMMx2144_TYPE, GMMx2144_ADDRESS, 0x50a14219),
  GNB_ENTRY_WR (GMMx2148_TYPE, GMMx2148_ADDRESS, 0x50a14219),
  GNB_ENTRY_WR (GMMx20EC_TYPE, GMMx20EC_ADDRESS, 0x0000001c),
  GNB_ENTRY_WR (GMMx2184_TYPE, GMMx2184_ADDRESS, 0x0000a1f1),
  GNB_ENTRY_WR (GMMx21E0_TYPE, GMMx21E0_ADDRESS, 0x0000a1f1),
  GNB_ENTRY_WR (GMMx217C_TYPE, GMMx217C_ADDRESS, 0x0000a1f1),
  GNB_ENTRY_WR (GMMx21C0_TYPE, GMMx21C0_ADDRESS, 0x0000a1f1),

  // Harsh Priority start
  GNB_ENTRY_WR (GMMxE40_TYPE, GMMxE40_ADDRESS, 0x000203ff),
  GNB_ENTRY_WR (GMMx3758_TYPE, GMMx3758_ADDRESS, 0x00000800),
  GNB_ENTRY_WR (GMMx375C_TYPE, GMMx375C_ADDRESS, 0x00000800),
  GNB_ENTRY_WR (GMMx3700_TYPE, GMMx3700_ADDRESS, 0xd1000000),
  GNB_ENTRY_WR (GMMx3704_TYPE, GMMx3704_ADDRESS, 0xd0000000),
  GNB_ENTRY_WR (GMMx3748_TYPE, GMMx3748_ADDRESS, 0x0000007f),
  GNB_ENTRY_WR (GMMx3750_TYPE, GMMx3750_ADDRESS, 0x18257a7e),
  GNB_ENTRY_WR (GMMx3754_TYPE, GMMx3754_ADDRESS, 0x18257a7e),
  GNB_ENTRY_WR (GMMxE40_TYPE, GMMxE40_ADDRESS, 0x000003ff),
  // Harsh Priority end
  GNB_ENTRY_WR (GMMx253C_TYPE, GMMx253C_ADDRESS, 0x000000b4),
  GNB_ENTRY_WR (GMMx2550_TYPE, GMMx2550_ADDRESS, 0x000000a3),
  // To rearrange SDMA0 and SDMA1 effective queues for efficient
  // dual SDMA performance please follow next order of registers writes
  GNB_ENTRY_WR (GMMx2558_TYPE, GMMx2558_ADDRESS, 0x00002077),
  GNB_ENTRY_WR (GMMx2558_TYPE, GMMx2558_ADDRESS, 0x000020b7),
  GNB_ENTRY_WR (GMMx2558_TYPE, GMMx2558_ADDRESS, 0x00002a3d),
  // To rearrange TC0 and TC1 effective queues for efficient dual
  // SDMA performance please follow next order of registers writes
  GNB_ENTRY_WR (GMMx2558_TYPE, GMMx2558_ADDRESS, 0x00002010),
  GNB_ENTRY_WR (GMMx2558_TYPE, GMMx2558_ADDRESS, 0x00002a20),
  // To rearrange CB0 and CB1 effective queues for efficient dual
  // SDMA performance please follow next order of registers writes
  GNB_ENTRY_WR (GMMx2558_TYPE, GMMx2558_ADDRESS, 0x00002000),
  GNB_ENTRY_WR (GMMx2558_TYPE, GMMx2558_ADDRESS, 0x00002001),
  GNB_ENTRY_WR (GMMx2558_TYPE, GMMx2558_ADDRESS, 0x00002002),
  GNB_ENTRY_WR (GMMx2558_TYPE, GMMx2558_ADDRESS, 0x00002a40),
  GNB_ENTRY_WR (GMMx2558_TYPE, GMMx2558_ADDRESS, 0x00002a41),
  GNB_ENTRY_WR (GMMx2558_TYPE, GMMx2558_ADDRESS, 0x00002a42),
  // To rearrange DB0 and DB1 effective queues for efficient dual
  // SDMA performance please follow next order of registers writes
  GNB_ENTRY_WR (GMMx2558_TYPE, GMMx2558_ADDRESS, 0x00002004),
  GNB_ENTRY_WR (GMMx2558_TYPE, GMMx2558_ADDRESS, 0x00002005),
  GNB_ENTRY_WR (GMMx2558_TYPE, GMMx2558_ADDRESS, 0x00002006),
  GNB_ENTRY_WR (GMMx2558_TYPE, GMMx2558_ADDRESS, 0x00002a44),
  GNB_ENTRY_WR (GMMx2558_TYPE, GMMx2558_ADDRESS, 0x00002a45),
  GNB_ENTRY_WR (GMMx2558_TYPE, GMMx2558_ADDRESS, 0x00002a47),

  GNB_ENTRY_WR (GMMx2550_TYPE, GMMx2550_ADDRESS, 0x000000b3),
  GNB_ENTRY_WR (GMMx2544_TYPE, GMMx2544_ADDRESS, 0x00040108),
  GNB_ENTRY_WR (GMMx25E8_TYPE, GMMx25E8_ADDRESS, 0x00006448),

  //2.9-2.10 Garlic programming
  GNB_ENTRY_WR (GMMx287C_TYPE, GMMx287C_ADDRESS, 0x0C0005DD),
  GNB_ENTRY_WR (GMMx2880_TYPE, GMMx2880_ADDRESS, 0xFCFE8000),
  //2.12 Display latency
  GNB_ENTRY_WR (GMMx2114_TYPE, GMMx2114_ADDRESS, 0x00000015),
  //2.13 Remove blackout
  GNB_ENTRY_WR (GMMx20AC_TYPE, GMMx20AC_ADDRESS, 0x00000000),
  //Enable FB writes
  GNB_ENTRY_RMW (GMMx5490_TYPE, GMMx5490_ADDRESS, GMMx5490_FB_WRITE_EN_MASK | GMMx5490_FB_READ_EN_MASK, (1 << GMMx5490_FB_READ_EN_OFFSET) | (1 << GMMx5490_FB_WRITE_EN_OFFSET)),

  // UVD/VCE Performance Enhancements
  GNB_ENTRY_WR (GMMx2768_TYPE, GMMx2768_ADDRESS, 0x0000F0F0),
  GNB_ENTRY_RMW (GMMx2108_TYPE, GMMx2108_ADDRESS, GMMx2108_STALL_THRESHOLD_MASK, (1 << GMMx2108_STALL_THRESHOLD_OFFSET)),

  //Corruption after TDR and un-hotplug of monitor which is related to the Lower Power Tiling feature.
  GNB_ENTRY_RMW (GMMx2760_TYPE, GMMx2760_ADDRESS, GMMx2760_NOOFBANK_MASK | GMMx2760_NOOFCOLS_MASK, (1 << GMMx2760_NOOFBANK_OFFSET) | (1 << GMMx2760_NOOFCOLS_OFFSET)),

  //Sets the threshold.
  GNB_ENTRY_RMW (GMMx3510_TYPE, GMMx3510_ADDRESS, GMMx3510_STCTRL_NONDISP_IDLE_THRESHOLD_MASK, 2 << GMMx3510_STCTRL_NONDISP_IDLE_THRESHOLD_OFFSET),

  GNB_ENTRY_TERMINATE
};

GNB_TABLE ROMDATA GfxGmcClockGatingEnableKV [] = {
  GNB_ENTRY_WR (GMMx20C0_TYPE, GMMx20C0_ADDRESS, 0x000c0c80),
  GNB_ENTRY_WR (GMMx2478_TYPE, GMMx2478_ADDRESS, 0x000c0400),
  GNB_ENTRY_WR (GMMx20B8_TYPE, GMMx20B8_ADDRESS, 0x000c0400),
  GNB_ENTRY_WR (GMMx20BC_TYPE, GMMx20BC_ADDRESS, 0x000c0400),
  GNB_ENTRY_WR (GMMx2648_TYPE, GMMx2648_ADDRESS, 0x00080400),
  GNB_ENTRY_WR (GMMx264C_TYPE, GMMx264C_ADDRESS, 0x000c0400),
  GNB_ENTRY_WR (GMMx2650_TYPE, GMMx2650_ADDRESS, 0x000c0400),
  GNB_ENTRY_WR (GMMx15C0_TYPE, GMMx15C0_ADDRESS, 0x000c0400),
  GNB_ENTRY_TERMINATE
};

GNB_TABLE ROMDATA GfxEnvInitTableKV [] = {
//---------------------------------------------------------------------------
// CHUB initailize
// 4.1 Release credits
  GNB_ENTRY_RMW (
    GMMx186C_TYPE,
    GMMx186C_ADDRESS,
    GMMx186C_MAX_RC_CREDITS_MASK | GMMx186C_MAX_RD_CREDITS_MASK,
    (0x40 << GMMx186C_MAX_RC_CREDITS_OFFSET) | (0x40 << GMMx186C_MAX_RD_CREDITS_OFFSET)
    ),
// 4.2 Configure hysteresis idle check
  GNB_ENTRY_RMW (
    GMMx1864_TYPE,
    GMMx1864_ADDRESS,
    GMMx1864_USE_CLKEN_FOR_IDLE_CNT_MASK | GMMx1864_IDLE_LAGCNT_BIT_SEL_MASK,
    (0x1 << GMMx1864_USE_CLKEN_FOR_IDLE_CNT_OFFSET) | (0x4 << GMMx1864_IDLE_LAGCNT_BIT_SEL_OFFSET)
    ),
// 4.3 Disable bypass
  GNB_ENTRY_RMW (
    GMMx1864_TYPE,
    GMMx1864_ADDRESS,
    GMMx1864_BYPASS_VM_MASK,
    (0 << GMMx1864_BYPASS_VM_OFFSET)
    ),
// 4.4 Enable partial write optimization
  GNB_ENTRY_RMW (
    GMMx1860_TYPE,
    GMMx1860_ADDRESS,
    GMMx1860_PARTIAL_WRITE_OPT_DISABLE_MASK,
    (0x0 << GMMx1860_PARTIAL_WRITE_OPT_DISABLE_OFFSET)
    ),
// 4.5 Configure PGFSM
  GNB_ENTRY_WR (GMMx18A0_TYPE, GMMx18A0_ADDRESS, 0x00000010),
  GNB_ENTRY_WR (GMMx18A8_TYPE, GMMx18A8_ADDRESS, 0x00400000),
  GNB_ENTRY_WR (GMMx18A4_TYPE, GMMx18A4_ADDRESS, 0x10001000),
  GNB_ENTRY_WR (GMMx18A0_TYPE, GMMx18A0_ADDRESS, 0x00000000),
// 4.6 Configure light sleep
  GNB_ENTRY_RMW (
    GMMx1854_TYPE,
    GMMx1854_ADDRESS,
    GMMx1854_LS_SETUP_MASK,
    (0x8 << GMMx1854_LS_SETUP_OFFSET)
    ),
// 5.1 Clock Gating -- Default TABLE_PROPERTY_CHUB_CLOCK_GATING should be enabled
  GNB_ENTRY_RMW (
    GMMx1854_TYPE,
    GMMx1854_ADDRESS,
    GMMx1854_CG_ENABLE_MASK,
    (0x0 << GMMx1854_CG_ENABLE_OFFSET)
    ),
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_CHUB_CLOCK_GATING,
    GMMx1854_TYPE,
    GMMx1854_ADDRESS,
    GMMx1854_CG_ENABLE_MASK,
    (0x1 << GMMx1854_CG_ENABLE_OFFSET)
    ),

// ACP Clock Gating
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_ACP_CLOCK_GATING_DISABLED,
    GMMx14A18_TYPE,
    GMMx14A18_ADDRESS,
    GMMx14A18_ClkEn_MASK,
    (0x0 << GMMx14A18_ClkEn_OFFSET)
    ),

// ACP Power Gating
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_ACP_POWER_GATING_DISABLED,
    GMMx14A60_TYPE,
    GMMx14A60_ADDRESS,
    GMMx14A60_Power_Down_MASK,
    (0x1 << GMMx14A60_Power_Down_OFFSET)
    ),
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_ACP_POWER_GATING_ENABLED,
    GMMx14A60_TYPE,
    GMMx14A60_ADDRESS,
    GMMx14A60_Power_Up_MASK,
    (0x1 << GMMx14A60_Power_Up_OFFSET)
    ),

//---------------------------------------------------------------------------
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_IGFX_DISABLED,
    GMMxE60_TYPE,
    GMMxE60_ADDRESS,
    0x0,
    (0x1 << GMMxE60_SOFT_RESET_BIF_OFFSET) | (0x1 << GMMxE60_SOFT_RESET_GRBM_OFFSET) |
    (0x1 << GMMxE60_SOFT_RESET_DC_OFFSET)  | (0x1 << GMMxE60_SOFT_RESET_IH_OFFSET) |
    (0x1 << GMMxE60_SOFT_RESET_DRM_OFFSET) | (0x1 << GMMxE60_SOFT_RESET_SEM_OFFSET) |
    (0x1 << GMMxE60_SOFT_RESET_HDP_OFFSET) | (0x1 << GMMxE60_SOFT_RESET_UVD_OFFSET) |
    (0x1 << GMMxE60_SOFT_RESET_MC_OFFSET)  | (0x1 << GMMxE60_SOFT_RESET_ROM_OFFSET) |
    (0x1 << GMMxE60_SOFT_RESET_VMC_OFFSET) | (0x1 << GMMxE60_SOFT_RESET_XSP_OFFSET) |
    (0x1 << GMMxE60_SOFT_RESET_VCE_OFFSET)
    ),
//---------------------------------------------------------------------------
//---------------------------------------------------------------------------
// Isolate DC, SYS and CP tile when Internal Graphics is disabled
  // Step 2: Reduce SCLK frequency to 100Mhz. Save current SCLK divider.
  // Step 3
// Removing SMU interface until definition is updated
//  GNB_ENTRY_PROPERTY_RMW (
//    TABLE_PROPERTY_IGFX_DISABLED,
//    D0F0xBC_xE0003034_TYPE,
//    D0F0xBC_xE0003034_ADDRESS,
//    D0F0xBC_xE0003034_SysIso_MASK | D0F0xBC_xE0003034_CpIso_MASK |
//    D0F0xBC_xE0003034_Dc0Iso_MASK | D0F0xBC_xE0003034_Dc1Iso_MASK |
//    D0F0xBC_xE0003034_DciIso_MASK | D0F0xBC_xE0003034_DcipgIso_MASK,
//    (1 << D0F0xBC_xE0003034_SysIso_OFFSET) | (1 << D0F0xBC_xE0003034_CpIso_OFFSET) |
//    (1 << D0F0xBC_xE0003034_Dc0Iso_OFFSET) | (1 << D0F0xBC_xE0003034_Dc1Iso_OFFSET) |
//    (1 << D0F0xBC_xE0003034_DciIso_OFFSET) | (1 << D0F0xBC_xE0003034_DcipgIso_OFFSET)
//    ),
  //Step 4: Restore pervious SCLK frequency

//---------------------------------------------------------------------------
// For IOMMU add logic of GfxDis
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F2xF4_x57_TYPE,
    D0F2xF4_x57_ADDRESS,
    D0F2xF4_x57_L1ImuIntGfxDis_MASK,
    (0x1 << D0F2xF4_x57_L1ImuIntGfxDis_OFFSET)
    ),
// Internal graphics is fused off, IOMMU with rest of power gated tiles remains in reset
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xC0000000_TYPE,
    D0F0xBC_xC0000000_ADDRESS,
    D0F0xBC_xC0000000_IOMMU_hard_resetb_MASK,
    (0x1 << D0F0xBC_xC0000000_IOMMU_hard_resetb_OFFSET)
    ),
//---------------------------------------------------------------------------
//programming sequence update when powering down GFX on No-GPU fused parts
//In order to make the SMU estimated VDDNB power correct and keep the actual power low,
//SBIOS needs to enable SCLK deep sleep and set a flag to tell SMU that GFX is powered down.
//After GFX is powered down, simply execute these 3 writes.
//  GNB_ENTRY_PROPERTY_RMW (
//    TABLE_PROPERTY_IGFX_DISABLED,
//    D0F0xBC_x1F154_TYPE,
//    D0F0xBC_x1F154_ADDRESS,
//    D0F0xBC_x1F154_GfxPwrGaterState_MASK,
//    0
//    ),
//  GNB_ENTRY_PROPERTY_RMW (
//    TABLE_PROPERTY_IGFX_DISABLED,
//    GMMx790_TYPE,
//    GMMx790_ADDRESS,
//    GMMx790_SclkRunningMask_MASK | GMMx790_EnableDs_MASK,
//    (0 << GMMx790_SclkRunningMask_OFFSET) | (1 << GMMx790_EnableDs_OFFSET)
//    ),
  GNB_ENTRY_TERMINATE
};

GNB_TABLE ROMDATA GfxGmcTCClientSteering2DctKV [] = {
  // 2.6 TC Client Steering
  // MC_CONFIG =  0x1        Enable writing to mcc0
  GNB_ENTRY_WR (GMMx2000_TYPE, GMMx2000_ADDRESS, 1),
  // MC_CONFIG_MCD = 0x1     Enable writing to mcd0
  GNB_ENTRY_WR (GMMx20A0_TYPE, GMMx20A0_ADDRESS, 1),
  // MC_CITF_XTRA_ENABLE.TC0_CONNECT_CNTL = 0x0    Steer tc0 to left lane
  // MC_CITF_XTRA_ENABLE.TC1_CONNECT_CNTL = 0x0    Steer tc1 to left lane
  GNB_ENTRY_RMW (
    GMMx25B4_TYPE,
    GMMx25B4_ADDRESS,
    GMMx25B4_TC0_CONNECT_CNTL_MASK | GMMx25B4_TC1_CONNECT_CNTL_MASK,
    (0x0 << GMMx25B4_TC0_CONNECT_CNTL_OFFSET) | (0x0 << GMMx25B4_TC1_CONNECT_CNTL_OFFSET)
    ),
  // MC_CONFIG = 0x2        Enable writing to mcc1
  GNB_ENTRY_WR (GMMx2000_TYPE, GMMx2000_ADDRESS, 2),
  // MC_CONFIG_MCD = 0x2    Enable writing to mcd1
  GNB_ENTRY_WR (GMMx20A0_TYPE, GMMx20A0_ADDRESS, 2),
  // MC_CITF_XTRA_ENABLE.TC0_CONNECT_CNTL = 0x2    Steer tc0 to right lane
  // MC_CITF_XTRA_ENABLE.TC1_CONNECT_CNTL = 0x2    Steer tc1 to right lane
  GNB_ENTRY_RMW (
    GMMx25B4_TYPE,
    GMMx25B4_ADDRESS,
    GMMx25B4_TC0_CONNECT_CNTL_MASK | GMMx25B4_TC1_CONNECT_CNTL_MASK,
    (0x2 << GMMx25B4_TC0_CONNECT_CNTL_OFFSET) | (0x2 << GMMx25B4_TC1_CONNECT_CNTL_OFFSET)
    ),
  // MC_CONFIG = 0xf     reset MC_CONFIG back to default
  GNB_ENTRY_WR (GMMx2000_TYPE, GMMx2000_ADDRESS, 0xF),
  // MC_CONFIG_MCD = 0x3f
  GNB_ENTRY_WR (GMMx20A0_TYPE, GMMx20A0_ADDRESS, 0x3F),
  // hardcode MC_CITF_XTRA_ENABLE values into RENG RAM
  // GMCON_RENG_RAM_INDEX = 0x1a0    MCC0/MCD0 MC_CITF_XTRA_ENABLE
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x1A0),
  // GMCON_RENG_RAM_DATA = 0x0
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x0),
  // GMCON_RENG_RAM_INDEX = 0x1ac    MCC1/MCD1 MC_CITF_XTRA_ENABLE
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x1AC),
  // GMCON_RENG_RAM_DATA = 0x1400000
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x1400000),
  // Enable light sleep in GMCON
  // GMCON_MISC3.RENG_MEM_LS_ENABLE = 0x1
  GNB_ENTRY_RMW (
    GMMx3544_TYPE,
    GMMx3544_ADDRESS,
    GMMx3544_RENG_MEM_LS_ENABLE_MASK,
    0x1 << GMMx3544_RENG_MEM_LS_ENABLE_OFFSET
    ),
  GNB_ENTRY_TERMINATE
};

GNB_TABLE ROMDATA GfxGmcTCClientSteering1DctModeAKV [] = {
  // 2.6 TC Client Steering
  // MC_CONFIG =  0x1        Enable writing to mcc0
  GNB_ENTRY_WR (GMMx2000_TYPE, GMMx2000_ADDRESS, 1),
  // MC_CONFIG_MCD = 0x1     Enable writing to mcd0
  GNB_ENTRY_WR (GMMx20A0_TYPE, GMMx20A0_ADDRESS, 1),
  // MC_CITF_XTRA_ENABLE.TC0_CONNECT_CNTL = 0x0    Steer tc0 to left lane
  // MC_CITF_XTRA_ENABLE.TC1_CONNECT_CNTL = 0x0    Steer tc1 to left lane
  GNB_ENTRY_RMW (
    GMMx25B4_TYPE,
    GMMx25B4_ADDRESS,
    GMMx25B4_TC0_CONNECT_CNTL_MASK | GMMx25B4_TC1_CONNECT_CNTL_MASK,
    (0x0 << GMMx25B4_TC0_CONNECT_CNTL_OFFSET) | (0x0 << GMMx25B4_TC1_CONNECT_CNTL_OFFSET)
    ),
  // MC_CONFIG = 0x2        Enable writing to mcc1
  GNB_ENTRY_WR (GMMx2000_TYPE, GMMx2000_ADDRESS, 2),
  // MC_CONFIG_MCD = 0x2    Enable writing to mcd1
  GNB_ENTRY_WR (GMMx20A0_TYPE, GMMx20A0_ADDRESS, 2),
  // MC_CITF_XTRA_ENABLE.TC0_CONNECT_CNTL = 0x0    Steer tc0 to right lane
  // MC_CITF_XTRA_ENABLE.TC1_CONNECT_CNTL = 0x2    Steer tc1 to right lane
  GNB_ENTRY_RMW (
    GMMx25B4_TYPE,
    GMMx25B4_ADDRESS,
    GMMx25B4_TC0_CONNECT_CNTL_MASK | GMMx25B4_TC1_CONNECT_CNTL_MASK,
    (0 << GMMx25B4_TC0_CONNECT_CNTL_OFFSET) | (0x2 << GMMx25B4_TC1_CONNECT_CNTL_OFFSET)
    ),
  // MC_CONFIG = 0xf     reset MC_CONFIG back to default
  GNB_ENTRY_WR (GMMx2000_TYPE, GMMx2000_ADDRESS, 0xF),
  // MC_CONFIG_MCD = 0x3f
  GNB_ENTRY_WR (GMMx20A0_TYPE, GMMx20A0_ADDRESS, 0x3F),
  // hardcode MC_CITF_XTRA_ENABLE values into RENG RAM
  // GMCON_RENG_RAM_INDEX = 0x1a0    MCC0/MCD0 MC_CITF_XTRA_ENABLE
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x1A0),
  // GMCON_RENG_RAM_DATA = 0x0
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x0),
  // GMCON_RENG_RAM_INDEX = 0x1ac    MCC1/MCD1 MC_CITF_XTRA_ENABLE
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x1AC),
  // GMCON_RENG_RAM_DATA = 0x1000000
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x1000000),
  // Enable light sleep in GMCON
  // GMCON_MISC3.RENG_MEM_LS_ENABLE = 0x1
  GNB_ENTRY_RMW (
    GMMx3544_TYPE,
    GMMx3544_ADDRESS,
    GMMx3544_RENG_MEM_LS_ENABLE_MASK,
    0x1 << GMMx3544_RENG_MEM_LS_ENABLE_OFFSET
    ),
  GNB_ENTRY_TERMINATE
};

GNB_TABLE ROMDATA GfxGmcTCClientSteering1DctModeBKV [] = {
  // 2.6 TC Client Steering
  // MC_CONFIG =  0x1        Enable writing to mcc0
  GNB_ENTRY_WR (GMMx2000_TYPE, GMMx2000_ADDRESS, 1),
  // MC_CONFIG_MCD = 0x1     Enable writing to mcd0
  GNB_ENTRY_WR (GMMx20A0_TYPE, GMMx20A0_ADDRESS, 1),
  // MC_CITF_XTRA_ENABLE.TC0_CONNECT_CNTL = 0x0    Steer tc0 to left lane
  // MC_CITF_XTRA_ENABLE.TC1_CONNECT_CNTL = 0x2    Steer tc1 to left lane
  GNB_ENTRY_RMW (
    GMMx25B4_TYPE,
    GMMx25B4_ADDRESS,
    GMMx25B4_TC0_CONNECT_CNTL_MASK | GMMx25B4_TC1_CONNECT_CNTL_MASK,
    (0x0 << GMMx25B4_TC0_CONNECT_CNTL_OFFSET) | (0x2 << GMMx25B4_TC1_CONNECT_CNTL_OFFSET)
    ),
  // MC_CONFIG = 0x2        Enable writing to mcc1
  GNB_ENTRY_WR (GMMx2000_TYPE, GMMx2000_ADDRESS, 2),
  // MC_CONFIG_MCD = 0x2    Enable writing to mcd1
  GNB_ENTRY_WR (GMMx20A0_TYPE, GMMx20A0_ADDRESS, 2),
  // MC_CITF_XTRA_ENABLE.TC0_CONNECT_CNTL = 0x2    Steer tc0 to right lane
  // MC_CITF_XTRA_ENABLE.TC1_CONNECT_CNTL = 0x2    Steer tc1 to right lane
  GNB_ENTRY_RMW (
    GMMx25B4_TYPE,
    GMMx25B4_ADDRESS,
    GMMx25B4_TC0_CONNECT_CNTL_MASK | GMMx25B4_TC1_CONNECT_CNTL_MASK,
    (0x2 << GMMx25B4_TC0_CONNECT_CNTL_OFFSET) | (0x2 << GMMx25B4_TC1_CONNECT_CNTL_OFFSET)
    ),
  // MC_CONFIG = 0xf     reset MC_CONFIG back to default
  GNB_ENTRY_WR (GMMx2000_TYPE, GMMx2000_ADDRESS, 0xF),
  // MC_CONFIG_MCD = 0x3f
  GNB_ENTRY_WR (GMMx20A0_TYPE, GMMx20A0_ADDRESS, 0x3F),
  // hardcode MC_CITF_XTRA_ENABLE values into RENG RAM
  // GMCON_RENG_RAM_INDEX = 0x1a0    MCC0/MCD0 MC_CITF_XTRA_ENABLE
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x1A0),
  // GMCON_RENG_RAM_DATA = 0x1000000
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x1000000),
  // GMCON_RENG_RAM_INDEX = 0x1ac    MCC1/MCD1 MC_CITF_XTRA_ENABLE
  GNB_ENTRY_WR (GMMx3500_TYPE, GMMx3500_ADDRESS, 0x1AC),
  // GMCON_RENG_RAM_DATA = 0x1400000
  GNB_ENTRY_WR (GMMx3504_TYPE, GMMx3504_ADDRESS, 0x1400000),
  // Enable light sleep in GMCON
  // GMCON_MISC3.RENG_MEM_LS_ENABLE = 0x1
  GNB_ENTRY_RMW (
    GMMx3544_TYPE,
    GMMx3544_ADDRESS,
    GMMx3544_RENG_MEM_LS_ENABLE_MASK,
    0x1 << GMMx3544_RENG_MEM_LS_ENABLE_OFFSET
    ),
  GNB_ENTRY_TERMINATE
};
