[Inputs]
fpga_0_RS232_Uart_1_RX_pin
fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin
fpga_0_Hard_Ethernet_MAC_GMII_RX_DV_0_pin
fpga_0_Hard_Ethernet_MAC_GMII_RX_ER_0_pin
fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin
fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin
fpga_0_clk_1_sys_clk_pin
fpga_0_rst_1_sys_rst_pin
=fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin[7:0]=
[Outputs]
fpga_0_RS232_Uart_1_TX_pin
fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin
fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin
fpga_0_DDR2_SDRAM_DDR2_WE_n_pin
fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin
fpga_0_Hard_Ethernet_MAC_GMII_TX_EN_0_pin
fpga_0_Hard_Ethernet_MAC_GMII_TX_ER_0_pin
fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin
fpga_0_Hard_Ethernet_MAC_MDC_0_pin
=fpga_0_DDR2_SDRAM_DDR2_Clk_pin[1:0]=
=fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin[1:0]=
=fpga_0_DDR2_SDRAM_DDR2_CE_pin[1:0]=
=fpga_0_DDR2_SDRAM_DDR2_CS_n_pin[1:0]=
=fpga_0_DDR2_SDRAM_DDR2_ODT_pin[1:0]=
=fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin[1:0]=
=fpga_0_DDR2_SDRAM_DDR2_Addr_pin[12:0]=
=fpga_0_DDR2_SDRAM_DDR2_DM_pin[7:0]=
=fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin[7:0]=
[BiDir]
fpga_0_IIC_EEPROM_Sda_pin
fpga_0_IIC_EEPROM_Scl_pin
fpga_0_Hard_Ethernet_MAC_MDIO_0_pin
=fpga_0_LEDs_8Bit_GPIO_IO_pin[0:7]=
=fpga_0_LEDs_Positions_GPIO_IO_pin[0:4]=
=fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[0:4]=
=fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[0:7]=
=fpga_0_DDR2_SDRAM_DDR2_DQ_pin[63:0]=
=fpga_0_DDR2_SDRAM_DDR2_DQS_pin[7:0]=
=fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[7:0]=
