# CPU_VHDL
A simple VHDL-based CPU system implemented for the Intel/Altera MAX 10 FPGA (10M50DAF484C7G).  
The project includes a custom CPU, ROM program memory, address bus decoder, input filter for manual clocking, LED output device, and multiple 7-segment display modules for visual debugging.

This design is intended for educational and embedded-systems practice within digital logic, CPU architecture and FPGA development.

---

## ğŸ“Œ Features
- **Custom VHDL CPU** with a small instruction set
- **ROM program memory** (Harvard-style fetch)
- **Shared data bus** with tri-state behavior
- **Address bus decoder** to route read/write operations
- **OUT_LED module** for storing data to LEDs
- **Input filtering** allowing manual or automatic clock modes
- **Status display system** for:
  - Program Counter (PC)
  - Instruction Register (IR)
  - CPU internal state (FETCH, DECODE, EXECUTE, STORE)
  - Current address bus value
- **Fully synthesizable** and runs on:
  - DE10-Lite
  - MAX10 10M50 FPGA
- **Fully verified** in ModelSim

---

## ğŸ“ Folder Structure
CPU_VHDL/
â”‚
â”œâ”€â”€ src/
â”‚ â”œâ”€â”€ CPU_VHDL_project_DE10.vhd # Top-level design
â”‚ â”œâ”€â”€ simple_vhdl_cpu.vhd # CPU core
â”‚ â”œâ”€â”€ rom_vhdl.vhd # ROM memory
â”‚ â”œâ”€â”€ addr_bus_decoder.vhd # Address decoder
â”‚ â”œâ”€â”€ input_filter.vhd # Manual/auto clock filter
â”‚ â”œâ”€â”€ out_led.vhd # LED register
â”‚ â”œâ”€â”€ SJU_SEG_DISPLAYER.vhd # 7-seg: hex digits
â”‚ â”œâ”€â”€ SJU_SEG_DISPLAYER_CPU_STATE.vhd # 7-seg: CPU states
â”‚ â”œâ”€â”€ status_display_system.vhd # 7-seg multiplexer
â”‚ â””â”€â”€ ...
â”‚
â”œâ”€â”€ testbench/ # Simulation files
â”‚ â”œâ”€â”€ CPU_VHDL_project_DE10_tb.vhd
â”‚ â”œâ”€â”€ wave.do
â”‚ â””â”€â”€ ...
â”œâ”€â”€Docs/ # 
â”‚ â”œâ”€â”€ Technical Report.pdf

â”‚ â””â”€â”€ ...
â”‚
â””â”€â”€ README.md

---

## ğŸ§  System Overview

### âœ” CPU Core  
Implements a simple 2-bit state machine:

| State | Meaning     |
|-------|-------------|
| 00    | FETCH       |
| 01    | DECODE      |
| 10    | EXECUTE     |
| 11    | STORE       |

Outputs:
- Program Counter  
- Instruction Register  
- Data Bus  
- Write Enable (WE_n)  
- Bus Enable (bus_en_n)

---

### âœ” Address Bus Decoder  
Decodes CPU address bus:

| Address Range | Device         |
|---------------|----------------|
| 0x00â€“0xFF     | ROM            |
| 0xF0 etc.     | OUT_LED        |

Outputs chip-select signals:
- `CS_ROM_n`
- `CS_OUT_LED_n`

---

### âœ” Input Filter  
Provides:
- Automatic 50 MHz clock  
- OR manual clock using KEY0  
- Debounce logic  
- Output `Clk_out` for CPU

---

### âœ” Status Display System  
Displays CPU internals on HEX displays:

| HEX | Value Shown             |
|-----|--------------------------|
| HEX0 | Address bus             |
| HEX1 | Program Counter (PC)    |
| HEX2 | Instruction Register    |
| HEX3 | CPU State               |

---

### âœ” LED Output Register  
Stores CPU output to LEDs (write on WE_n = 0).

---

## ğŸ§ª Simulation

### Requirements
- ModelSim (Intel Edition)
- Provided `.do` script

### Run simulation
1. Open ModelSim
2. Change directory to `/testbench`
3. Run:

CPU_VHDL_project_DE10

---

## ğŸ“œ License
This project is intended for educational use within FPGA and embedded system development.  
Feel free to use and modify for learning or academic purposes.

---

## ğŸ‘¤ Author
**Menyar Hees**  
Embedded Systems & FPGA Engineering Student  
TEIS / Embedded Computer Systems Architecture


