TRACE::2021-08-12.14:37:20::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:37:20::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:37:20::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:37:27::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:37:27::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:37:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:37:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-12.14:37:47::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2021-08-12.14:37:47::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-08-12.14:37:47::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2021-08-12.14:37:47::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-08-12.14:37:47::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-12.14:37:47::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-08-12.14:37:47::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-08-12.14:37:47::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-08-12.14:37:47::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:37:47::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:37:47::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:37:47::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:37:47::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:37:47::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:37:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:37:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:37:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:37:47::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:37:47::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:37:47::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:37:47::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:37:47::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:37:47::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:37:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:37:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:37:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:37:47::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2021-08-12.14:37:47::SCWPlatform::Generating the sources  .
TRACE::2021-08-12.14:37:47::SCWBDomain::Generating boot domain sources.
TRACE::2021-08-12.14:37:47::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2021-08-12.14:37:47::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:37:47::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:37:47::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:37:47::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:37:47::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:37:47::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:37:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:37:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:37:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:37:47::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:37:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-08-12.14:37:47::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:37:47::SCWMssOS::mss does not exists at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:37:47::SCWMssOS::Creating sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:37:47::SCWMssOS::Adding the swdes entry, created swdb C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:37:47::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:37:47::SCWMssOS::Writing mss at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:37:47::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-08-12.14:37:47::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-08-12.14:37:47::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-08-12.14:37:47::SCWBDomain::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-08-12.14:38:12::SCWPlatform::Generating sources Done.
TRACE::2021-08-12.14:38:12::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-12.14:38:12::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-08-12.14:38:12::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-08-12.14:38:12::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-08-12.14:38:12::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2021-08-12.14:38:12::SCWPlatform::Generating the sources  .
TRACE::2021-08-12.14:38:12::SCWBDomain::Generating boot domain sources.
TRACE::2021-08-12.14:38:12::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2021-08-12.14:38:12::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:12::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:12::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:12::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:12::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:13::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2021-08-12.14:38:13::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:13::SCWMssOS::mss does not exists at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:13::SCWMssOS::Creating sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:13::SCWMssOS::Adding the swdes entry, created swdb C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:13::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:13::SCWMssOS::Writing mss at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:13::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-08-12.14:38:13::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-08-12.14:38:13::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-08-12.14:38:13::SCWBDomain::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-08-12.14:38:24::SCWPlatform::Generating sources Done.
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:24::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:24::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2021-08-12.14:38:24::SCWMssOS::Could not open the swdb for C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2021-08-12.14:38:24::SCWMssOS::Could not open the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2021-08-12.14:38:24::SCWMssOS::Cleared the swdb table entry
KEYINFO::2021-08-12.14:38:24::SCWMssOS::Could not open the swdb for C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2021-08-12.14:38:24::SCWMssOS::Could not open the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2021-08-12.14:38:24::SCWMssOS::Cleared the swdb table entry
TRACE::2021-08-12.14:38:24::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-08-12.14:38:24::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-12.14:38:24::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:24::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:24::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-12.14:38:24::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-08-12.14:38:24::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-12.14:38:24::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:24::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:24::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:24::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:24::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:24::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:24::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:24::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:24::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:24::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:24::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:24::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:24::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:24::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:24::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:24::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:24::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:24::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:24::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b7f34352a1c52dafebfc5074491df406",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"81449ed874203b2d3de0f31e4f9d7668",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:24::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:24::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:24::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:24::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:24::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:24::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:24::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:24::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:24::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:24::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:24::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:24::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:24::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:24::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:24::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:24::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:24::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:24::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:24::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b7f34352a1c52dafebfc5074491df406",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"81449ed874203b2d3de0f31e4f9d7668",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-12.14:38:25::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-12.14:38:25::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-08-12.14:38:25::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-08-12.14:38:25::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-08-12.14:38:25::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:25::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:25::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:25::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:25::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:25::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:25::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:25::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:25::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:25::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:25::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:25::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:25::SCWMssOS::mss does not exists at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:25::SCWMssOS::Creating sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:25::SCWMssOS::Adding the swdes entry, created swdb C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:25::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:25::SCWMssOS::Writing mss at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:25::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-08-12.14:38:25::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-08-12.14:38:26::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-08-12.14:38:26::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:26::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:26::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:26::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:26::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:26::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:26::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:26::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:26::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:26::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:26::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:26::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:26::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:26::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:26::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:26::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:26::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:26::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:26::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:26::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:26::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:26::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:26::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:26::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:26::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:26::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:26::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:26::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:26::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:26::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:26::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:26::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:26::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:26::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:26::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:26::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:26::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b7f34352a1c52dafebfc5074491df406",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"81449ed874203b2d3de0f31e4f9d7668",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-12.14:38:26::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:26::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:26::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:26::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:26::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-08-12.14:38:26::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2021-08-12.14:38:31::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-08-12.14:38:31::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-12.14:38:31::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-08-12.14:38:31::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-08-12.14:38:31::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-08-12.14:38:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-12.14:38:31::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2021-08-12.14:38:31::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-08-12.14:38:31::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-08-12.14:38:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-12.14:38:31::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2021-08-12.14:38:31::SCWSystem::Checking the domain standalone_domain
LOG::2021-08-12.14:38:31::SCWSystem::Not a boot domain 
LOG::2021-08-12.14:38:31::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-08-12.14:38:31::SCWDomain::Generating domain artifcats
TRACE::2021-08-12.14:38:31::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-12.14:38:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-08-12.14:38:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-08-12.14:38:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-08-12.14:38:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-08-12.14:38:31::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-12.14:38:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:31::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:31::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2021-08-12.14:38:31::SCWMssOS::Could not open the swdb for C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
KEYINFO::2021-08-12.14:38:31::SCWMssOS::Could not open the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-08-12.14:38:31::SCWMssOS::Cleared the swdb table entry
TRACE::2021-08-12.14:38:31::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-08-12.14:38:31::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-12.14:38:31::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-08-12.14:38:31::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-12.14:38:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-12.14:38:31::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-08-12.14:38:31::SCWMssOS::skipping the bsp build ... 
TRACE::2021-08-12.14:38:31::SCWMssOS::Copying to export directory.
TRACE::2021-08-12.14:38:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-12.14:38:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-08-12.14:38:31::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-08-12.14:38:31::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-08-12.14:38:31::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-08-12.14:38:31::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-08-12.14:38:31::SCWPlatform::Started preparing the platform 
TRACE::2021-08-12.14:38:31::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-08-12.14:38:31::SCWSystem::dir created 
TRACE::2021-08-12.14:38:31::SCWSystem::Writing the bif 
TRACE::2021-08-12.14:38:31::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-12.14:38:31::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-12.14:38:31::SCWPlatform::Completed generating the platform
TRACE::2021-08-12.14:38:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:31::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:31::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:31::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:31::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:31::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:31::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:31::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:31::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:31::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:31::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:31::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:31::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:31::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:31::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:31::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:31::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:31::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:31::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:31::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:31::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:31::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:31::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:31::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:31::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:31::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:31::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:31::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:31::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b7f34352a1c52dafebfc5074491df406",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"81449ed874203b2d3de0f31e4f9d7668",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"58f8304f3597aabd4c1452cd56054eda",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-12.14:38:31::SCWPlatform::updated the xpfm file.
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b7f34352a1c52dafebfc5074491df406",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"81449ed874203b2d3de0f31e4f9d7668",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"58f8304f3597aabd4c1452cd56054eda",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b7f34352a1c52dafebfc5074491df406",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"81449ed874203b2d3de0f31e4f9d7668",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"58f8304f3597aabd4c1452cd56054eda",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-08-12.14:38:32::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-08-12.14:38:32::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-12.14:38:32::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-08-12.14:38:32::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-08-12.14:38:32::SCWDomain::Generating domain artifcats
TRACE::2021-08-12.14:38:32::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-12.14:38:32::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-08-12.14:38:32::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-08-12.14:38:32::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-08-12.14:38:32::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-08-12.14:38:32::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-08-12.14:38:32::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-12.14:38:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-12.14:38:32::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-08-12.14:38:32::SCWMssOS::skipping the bsp build ... 
TRACE::2021-08-12.14:38:32::SCWMssOS::Copying to export directory.
TRACE::2021-08-12.14:38:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-12.14:38:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-08-12.14:38:32::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-08-12.14:38:32::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-08-12.14:38:32::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-08-12.14:38:32::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-08-12.14:38:32::SCWPlatform::Started preparing the platform 
TRACE::2021-08-12.14:38:32::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-08-12.14:38:32::SCWSystem::dir created 
TRACE::2021-08-12.14:38:32::SCWSystem::Writing the bif 
TRACE::2021-08-12.14:38:32::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-12.14:38:32::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-12.14:38:32::SCWPlatform::Completed generating the platform
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:38:32::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:38:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-08-12.14:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:38:32::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:38:32::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:38:32::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b7f34352a1c52dafebfc5074491df406",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"81449ed874203b2d3de0f31e4f9d7668",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"58f8304f3597aabd4c1452cd56054eda",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-12.14:38:32::SCWPlatform::updated the xpfm file.
TRACE::2021-08-12.14:40:22::SCWPlatform::Clearing the existing platform
TRACE::2021-08-12.14:40:22::SCWSystem::Clearing the existing sysconfig
TRACE::2021-08-12.14:40:22::SCWBDomain::clearing the fsbl build
TRACE::2021-08-12.14:40:22::SCWMssOS::Removing the swdes entry for  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:22::SCWBDomain::clearing the pmufw build
TRACE::2021-08-12.14:40:22::SCWMssOS::Removing the swdes entry for  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:40:22::SCWMssOS::Removing the swdes entry for  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:22::SCWSystem::Clearing the domains completed.
TRACE::2021-08-12.14:40:22::SCWPlatform::Clearing the opened hw db.
TRACE::2021-08-12.14:40:22::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:22::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:22::SCWPlatform:: Platform location is C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:22::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:22::SCWPlatform::Removing the HwDB with name C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:22::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:22::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:22::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:22::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:22::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-12.14:40:45::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2021-08-12.14:40:45::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-08-12.14:40:45::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-08-12.14:40:45::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-12.14:40:45::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-08-12.14:40:45::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-08-12.14:40:45::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-08-12.14:40:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:45::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-08-12.14:40:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:45::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-08-12.14:40:45::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:45::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:45::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:45::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-08-12.14:40:45::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-12.14:40:46::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-12.14:40:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-12.14:40:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-12.14:40:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-12.14:40:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-12.14:40:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-12.14:40:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-12.14:40:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-12.14:40:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-12.14:40:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-12.14:40:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-12.14:40:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWReader::No isolation master present  
TRACE::2021-08-12.14:40:46::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-12.14:40:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-08-12.14:40:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-08-12.14:40:46::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-08-12.14:40:46::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-08-12.14:40:46::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-08-12.14:40:46::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-12.14:40:46::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:40:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:40:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:40:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2021-08-12.14:40:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-12.14:40:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:40:46::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWReader::No isolation master present  
TRACE::2021-08-12.14:40:46::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-12.14:40:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-08-12.14:40:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-08-12.14:40:46::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:46::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:46::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:40:46::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:46::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-08-12.14:40:46::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-12.14:40:47::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-08-12.14:40:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-08-12.14:40:47::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:47::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:47::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:47::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:47::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:47::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:47::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:47::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:40:47::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:47::SCWReader::No isolation master present  
TRACE::2021-08-12.14:40:47::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:47::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:47::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:47::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:47::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:47::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:47::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:47::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:40:47::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:40:47::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:47::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:47::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:47::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:47::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:47::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:47::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:47::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:40:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:40:47::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:40:49::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:49::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:49::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:49::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:49::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:49::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:40:49::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:51::SCWMssOS::In reload Mss file.
TRACE::2021-08-12.14:40:51::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:51::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:51::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:51::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:51::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:51::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:51::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2021-08-12.14:40:51::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2021-08-12.14:40:51::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2021-08-12.14:40:51::SCWMssOS::Cleared the swdb table entry
TRACE::2021-08-12.14:40:51::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:51::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:51::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:51::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-08-12.14:40:51::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-12.14:40:51::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:51::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:51::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:51::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:51::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:51::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:51::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:51::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:40:51::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:51::SCWMssOS::Removing the swdes entry for  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:53::SCWMssOS::In reload Mss file.
TRACE::2021-08-12.14:40:53::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:53::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:53::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:53::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:53::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:53::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:53::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:53::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:40:53::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:53::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:53::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:53::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-08-12.14:40:53::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-12.14:40:53::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:53::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:53::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:53::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:53::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:53::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:53::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:53::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:53::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:40:53::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:53::SCWMssOS::Removing the swdes entry for  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:54::SCWMssOS::In reload Mss file.
TRACE::2021-08-12.14:40:54::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:54::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:54::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:54::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:54::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:54::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:54::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:40:54::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:54::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:54::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:54::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-08-12.14:40:54::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-12.14:40:55::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:55::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:55::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:55::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:55::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:40:55::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:40:55::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:40:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:40:55::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:40:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:40:55::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:40:55::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:40:55::SCWMssOS::Removing the swdes entry for  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:41:04::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:04::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:04::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:04::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:41:04::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:41:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:41:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:41:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:41:04::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:41:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:41:04::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:41:04::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:41:04::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:41:04::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-08-12.14:41:04::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-12.14:41:04::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:41:30::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:30::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:30::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:30::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:41:30::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:41:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:41:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:41:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:41:30::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:41:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:41:30::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:41:30::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:30::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:30::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:30::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:41:30::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:41:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:41:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:41:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:41:30::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:41:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:41:30::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:41:53::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:53::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:53::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:53::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:41:53::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:53::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:41:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:41:53::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:41:53::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:41:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:41:53::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:41:53::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:53::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:53::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:53::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:41:53::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:53::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:41:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:41:53::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:41:53::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:41:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:41:53::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:41:56::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:56::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:56::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:56::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:41:56::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:41:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:41:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:41:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:41:56::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:41:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:41:56::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:41:56::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:56::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:56::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:56::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:41:56::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:41:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:41:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:41:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:41:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:41:56::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:41:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:41:56::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:19::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:19::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:19::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:19::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:42:19::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:42:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:42:19::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:42:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:42:19::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:42:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:42:19::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:42:19::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:19::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:19::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:19::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:42:19::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:42:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:42:19::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:42:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:42:19::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:42:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:42:19::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:42:19::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:19::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:19::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:19::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:42:19::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:42:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:42:19::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:42:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:42:19::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:42:19::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:19::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b7f34352a1c52dafebfc5074491df406",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"81449ed874203b2d3de0f31e4f9d7668",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"58f8304f3597aabd4c1452cd56054eda",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-12.14:42:19::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:19::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:19::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:19::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:42:19::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:42:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:42:19::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:42:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:42:19::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:42:19::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:19::SCWMssOS::Removing the swdes entry for  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:20::SCWMssOS::In reload Mss file.
TRACE::2021-08-12.14:42:20::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:42:20::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:42:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:42:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:42:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:42:20::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:42:20::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:20::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:20::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:20::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-08-12.14:42:20::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-12.14:42:20::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:20::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:42:20::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:42:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:42:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:42:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:42:20::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:42:20::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:20::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:42:20::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:42:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:42:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:42:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:42:20::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:42:20::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:20::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:42:20::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:42:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:42:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:42:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:42:20::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:42:20::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:20::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:42:20::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:42:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:42:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:42:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:42:20::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:42:20::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:20::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:42:20::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:42:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:42:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:42:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:42:20::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:42:20::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:20::SCWMssOS::Removing the swdes entry for  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:20::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:42:20::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:42:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:42:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:42:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:42:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:42:20::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:42:20::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:20::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:20::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:20::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-08-12.14:42:20::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-12.14:42:20::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:42:20::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-08-12.14:42:21::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2021-08-12.14:42:26::SCWMssOS::Removing file C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp\system_1.mss
LOG::2021-08-12.14:52:55::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-08-12.14:52:55::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-12.14:52:55::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-08-12.14:52:55::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-08-12.14:52:55::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-08-12.14:52:55::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-12.14:52:55::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2021-08-12.14:52:55::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:52:55::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:52:55::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:52:55::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:52:55::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:52:55::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:52:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:52:55::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:52:55::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:52:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:52:55::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:52:55::SCWBDomain::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-08-12.14:52:55::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-12.14:52:55::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-12.14:52:55::SCWBDomain::System Command Ran  C:&  cd  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl & make 
TRACE::2021-08-12.14:52:56::SCWBDomain::make -C zynqmp_fsbl_bsp

TRACE::2021-08-12.14:52:56::SCWBDomain::make[1]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:52:56::SCWBDomain::_bsp'

TRACE::2021-08-12.14:52:56::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2021-08-12.14:52:56::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-12.14:52:56::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-08-12.14:52:56::SCWBDomain::cts"

TRACE::2021-08-12.14:52:56::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:52:56::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-12.14:52:57::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:52:57::SCWBDomain::bsp/psu_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-12.14:52:57::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2021-08-12.14:52:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-12.14:52:57::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-08-12.14:52:57::SCWBDomain::jects"

TRACE::2021-08-12.14:52:57::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:52:57::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-12.14:52:57::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:52:57::SCWBDomain::bsp/psu_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-12.14:52:57::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2021-08-12.14:52:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-12.14:52:57::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-08-12.14:52:57::SCWBDomain::jects"

TRACE::2021-08-12.14:52:57::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:52:57::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-12.14:52:57::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:52:57::SCWBDomain::bsp/psu_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-12.14:52:57::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-08-12.14:52:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-08-12.14:52:57::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2021-08-12.14:52:57::SCWBDomain::t-lto-objects"

TRACE::2021-08-12.14:52:57::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:52:57::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-08-12.14:52:57::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:52:57::SCWBDomain::bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-08-12.14:52:57::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2021-08-12.14:52:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-08-12.14:52:57::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2021-08-12.14:52:57::SCWBDomain::lto-objects"

TRACE::2021-08-12.14:52:57::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:52:57::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2021-08-12.14:52:57::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:52:57::SCWBDomain::bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2021-08-12.14:52:57::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2021-08-12.14:52:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.14:52:57::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-12.14:52:57::SCWBDomain::ects"

TRACE::2021-08-12.14:52:58::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:52:58::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-12.14:52:58::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:52:58::SCWBDomain::bsp/psu_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-12.14:52:58::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2021-08-12.14:52:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-12.14:52:58::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-08-12.14:52:58::SCWBDomain::jects"

TRACE::2021-08-12.14:52:58::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:52:58::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-12.14:52:58::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:52:58::SCWBDomain::bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-12.14:52:58::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2021-08-12.14:52:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-12.14:52:58::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-08-12.14:52:58::SCWBDomain::cts"

TRACE::2021-08-12.14:52:58::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:52:58::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-12.14:52:58::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:52:58::SCWBDomain::bsp/psu_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-12.14:52:58::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2021-08-12.14:52:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.14:52:58::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-12.14:52:58::SCWBDomain::ects"

TRACE::2021-08-12.14:52:58::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:52:58::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-12.14:52:58::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:52:58::SCWBDomain::bsp/psu_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-12.14:52:58::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2021-08-12.14:52:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.14:52:58::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-12.14:52:58::SCWBDomain::ects"

TRACE::2021-08-12.14:52:58::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:52:58::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-12.14:52:58::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:52:58::SCWBDomain::bsp/psu_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-12.14:52:58::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2021-08-12.14:52:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.14:52:58::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-12.14:52:58::SCWBDomain::ects"

TRACE::2021-08-12.14:52:58::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:52:58::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-12.14:52:59::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:52:59::SCWBDomain::bsp/psu_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-12.14:52:59::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2021-08-12.14:52:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-12.14:52:59::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-08-12.14:52:59::SCWBDomain::jects"

TRACE::2021-08-12.14:52:59::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:52:59::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-12.14:52:59::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:52:59::SCWBDomain::bsp/psu_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-12.14:52:59::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2021-08-12.14:52:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.14:52:59::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-12.14:52:59::SCWBDomain::ects"

TRACE::2021-08-12.14:52:59::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:52:59::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-12.14:52:59::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:52:59::SCWBDomain::bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-12.14:52:59::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2021-08-12.14:52:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.14:52:59::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-12.14:52:59::SCWBDomain::ects"

TRACE::2021-08-12.14:52:59::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:52:59::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2021-08-12.14:52:59::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:52:59::SCWBDomain::bsp/psu_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2021-08-12.14:52:59::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2021-08-12.14:52:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-12.14:52:59::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-08-12.14:52:59::SCWBDomain::ts"

TRACE::2021-08-12.14:52:59::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:52:59::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-12.14:52:59::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:52:59::SCWBDomain::bsp/psu_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-12.14:53:00::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src"

TRACE::2021-08-12.14:53:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-12.14:53:00::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-08-12.14:53:00::SCWBDomain::cts"

TRACE::2021-08-12.14:53:00::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:00::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/spips_v3_3/src'

TRACE::2021-08-12.14:53:00::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:00::SCWBDomain::bsp/psu_cortexa53_0/libsrc/spips_v3_3/src'

TRACE::2021-08-12.14:53:00::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2021-08-12.14:53:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-08-12.14:53:00::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-08-12.14:53:00::SCWBDomain::-objects"

TRACE::2021-08-12.14:53:00::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:00::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-12.14:53:00::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:00::SCWBDomain::bsp/psu_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-12.14:53:00::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2021-08-12.14:53:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-08-12.14:53:00::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-08-12.14:53:00::SCWBDomain::objects"

TRACE::2021-08-12.14:53:01::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:01::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-12.14:53:01::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:01::SCWBDomain::bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-12.14:53:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2021-08-12.14:53:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.14:53:01::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-12.14:53:01::SCWBDomain::ects"

TRACE::2021-08-12.14:53:01::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:01::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-12.14:53:01::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:01::SCWBDomain::bsp/psu_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-12.14:53:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2021-08-12.14:53:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.14:53:01::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-12.14:53:01::SCWBDomain::ects"

TRACE::2021-08-12.14:53:01::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:01::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-12.14:53:01::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:01::SCWBDomain::bsp/psu_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-12.14:53:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2021-08-12.14:53:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.14:53:01::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-12.14:53:01::SCWBDomain::ects"

TRACE::2021-08-12.14:53:01::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:01::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-12.14:53:01::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:01::SCWBDomain::bsp/psu_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-12.14:53:01::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2021-08-12.14:53:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-08-12.14:53:01::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2021-08-12.14:53:01::SCWBDomain::to-objects"

TRACE::2021-08-12.14:53:01::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:01::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-12.14:53:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:02::SCWBDomain::bsp/psu_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-12.14:53:02::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2021-08-12.14:53:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-12.14:53:02::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-08-12.14:53:02::SCWBDomain::cts"

TRACE::2021-08-12.14:53:02::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:02::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-12.14:53:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:02::SCWBDomain::bsp/psu_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-12.14:53:02::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_2/src"

TRACE::2021-08-12.14:53:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.14:53:02::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-12.14:53:02::SCWBDomain::ects"

TRACE::2021-08-12.14:53:02::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:02::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2021-08-12.14:53:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:02::SCWBDomain::bsp/psu_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2021-08-12.14:53:02::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_0/src"

TRACE::2021-08-12.14:53:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-12.14:53:02::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-08-12.14:53:02::SCWBDomain::cts"

TRACE::2021-08-12.14:53:02::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:02::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2021-08-12.14:53:02::SCWBDomain::"Include files for this library have already been copied."

TRACE::2021-08-12.14:53:02::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:02::SCWBDomain::bsp/psu_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2021-08-12.14:53:03::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_1/src"

TRACE::2021-08-12.14:53:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-08-12.14:53:03::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-08-12.14:53:03::SCWBDomain::objects"

TRACE::2021-08-12.14:53:03::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:03::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-12.14:53:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:03::SCWBDomain::bsp/psu_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-12.14:53:03::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2021-08-12.14:53:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-12.14:53:03::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-08-12.14:53:03::SCWBDomain::ts"

TRACE::2021-08-12.14:53:03::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:03::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-12.14:53:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:03::SCWBDomain::bsp/psu_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-12.14:53:03::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2021-08-12.14:53:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-12.14:53:03::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-08-12.14:53:03::SCWBDomain::"

TRACE::2021-08-12.14:53:03::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:03::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-12.14:53:03::SCWBDomain::"Compiling avbuf"

TRACE::2021-08-12.14:53:07::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:07::SCWBDomain::bsp/psu_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-12.14:53:07::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2021-08-12.14:53:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-12.14:53:07::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-08-12.14:53:07::SCWBDomain::ts"

TRACE::2021-08-12.14:53:07::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:07::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-12.14:53:07::SCWBDomain::"Compiling axipmon"

TRACE::2021-08-12.14:53:10::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:10::SCWBDomain::bsp/psu_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-12.14:53:10::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2021-08-12.14:53:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-12.14:53:10::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-08-12.14:53:10::SCWBDomain::ts"

TRACE::2021-08-12.14:53:10::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:10::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-12.14:53:10::SCWBDomain::"Compiling clockps"

TRACE::2021-08-12.14:53:14::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:14::SCWBDomain::bsp/psu_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-12.14:53:14::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-08-12.14:53:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-08-12.14:53:14::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2021-08-12.14:53:14::SCWBDomain::to-objects"

TRACE::2021-08-12.14:53:14::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:14::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-08-12.14:53:14::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-08-12.14:53:15::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:15::SCWBDomain::bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-08-12.14:53:15::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2021-08-12.14:53:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-08-12.14:53:15::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-08-12.14:53:15::SCWBDomain::-objects"

TRACE::2021-08-12.14:53:15::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:15::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2021-08-12.14:53:15::SCWBDomain::"Compiling cpu_cortexa53"

TRACE::2021-08-12.14:53:15::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:15::SCWBDomain::bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2021-08-12.14:53:15::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2021-08-12.14:53:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.14:53:15::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:53:15::SCWBDomain::s"

TRACE::2021-08-12.14:53:15::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:15::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-12.14:53:15::SCWBDomain::"Compiling csudma"

TRACE::2021-08-12.14:53:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:17::SCWBDomain::bsp/psu_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-12.14:53:17::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2021-08-12.14:53:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-12.14:53:17::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-08-12.14:53:17::SCWBDomain::ts"

TRACE::2021-08-12.14:53:17::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:17::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-12.14:53:17::SCWBDomain::"Compiling ddrcpsu"

TRACE::2021-08-12.14:53:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:17::SCWBDomain::bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-12.14:53:17::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2021-08-12.14:53:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-12.14:53:17::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-08-12.14:53:17::SCWBDomain::"

TRACE::2021-08-12.14:53:17::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:17::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-12.14:53:17::SCWBDomain::"Compiling dpdma"

TRACE::2021-08-12.14:53:19::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:19::SCWBDomain::bsp/psu_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-12.14:53:19::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2021-08-12.14:53:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.14:53:19::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:53:19::SCWBDomain::s"

TRACE::2021-08-12.14:53:19::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:19::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-12.14:53:20::SCWBDomain::"Compiling gpiops"

TRACE::2021-08-12.14:53:23::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:23::SCWBDomain::bsp/psu_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-12.14:53:23::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2021-08-12.14:53:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.14:53:23::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:53:23::SCWBDomain::s"

TRACE::2021-08-12.14:53:23::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:23::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-12.14:53:23::SCWBDomain::"Compiling iicps"

TRACE::2021-08-12.14:53:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:27::SCWBDomain::bsp/psu_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-12.14:53:27::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2021-08-12.14:53:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.14:53:27::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:53:27::SCWBDomain::s"

TRACE::2021-08-12.14:53:27::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:27::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-12.14:53:27::SCWBDomain::"Compiling ipipsu"

TRACE::2021-08-12.14:53:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:28::SCWBDomain::bsp/psu_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-12.14:53:28::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2021-08-12.14:53:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-12.14:53:28::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-08-12.14:53:28::SCWBDomain::ts"

TRACE::2021-08-12.14:53:28::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:28::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-12.14:53:28::SCWBDomain::"Compiling resetps"

TRACE::2021-08-12.14:53:29::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:29::SCWBDomain::bsp/psu_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-12.14:53:29::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2021-08-12.14:53:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.14:53:29::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:53:29::SCWBDomain::s"

TRACE::2021-08-12.14:53:30::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:30::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-12.14:53:30::SCWBDomain::"Compiling rtcpsu"

TRACE::2021-08-12.14:53:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:31::SCWBDomain::bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-12.14:53:32::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2021-08-12.14:53:32::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.14:53:32::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:53:32::SCWBDomain::s"

TRACE::2021-08-12.14:53:32::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:32::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2021-08-12.14:53:32::SCWBDomain::"Compiling scugic"

TRACE::2021-08-12.14:53:34::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:34::SCWBDomain::bsp/psu_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2021-08-12.14:53:34::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2021-08-12.14:53:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-08-12.14:53:34::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2021-08-12.14:53:34::SCWBDomain::

TRACE::2021-08-12.14:53:34::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:34::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-12.14:53:34::SCWBDomain::"Compiling sdps"

TRACE::2021-08-12.14:53:38::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:38::SCWBDomain::bsp/psu_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-12.14:53:38::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src"

TRACE::2021-08-12.14:53:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-12.14:53:38::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-08-12.14:53:38::SCWBDomain::"

TRACE::2021-08-12.14:53:38::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:38::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/spips_v3_3/src'

TRACE::2021-08-12.14:53:39::SCWBDomain::"Compiling spips"

TRACE::2021-08-12.14:53:43::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:43::SCWBDomain::bsp/psu_cortexa53_0/libsrc/spips_v3_3/src'

TRACE::2021-08-12.14:53:43::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2021-08-12.14:53:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-12.14:53:43::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-08-12.14:53:43::SCWBDomain::jects"

TRACE::2021-08-12.14:53:43::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:43::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-12.14:53:44::SCWBDomain::"Compiling standalone ARMv8 64 bit"

TRACE::2021-08-12.14:53:55::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:55::SCWBDomain::bsp/psu_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-12.14:53:55::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2021-08-12.14:53:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.14:53:55::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-12.14:53:55::SCWBDomain::ects"

TRACE::2021-08-12.14:53:55::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:55::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-12.14:53:55::SCWBDomain::"Compiling sysmonpsu"

TRACE::2021-08-12.14:53:59::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:53:59::SCWBDomain::bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-12.14:53:59::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2021-08-12.14:53:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.14:53:59::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:53:59::SCWBDomain::s"

TRACE::2021-08-12.14:53:59::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:53:59::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-12.14:53:59::SCWBDomain::"Compiling ttcps"

TRACE::2021-08-12.14:54:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:54:03::SCWBDomain::bsp/psu_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-12.14:54:03::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2021-08-12.14:54:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.14:54:03::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:54:03::SCWBDomain::s"

TRACE::2021-08-12.14:54:03::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:54:03::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-12.14:54:03::SCWBDomain::"Compiling uartps"

TRACE::2021-08-12.14:54:08::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:54:08::SCWBDomain::bsp/psu_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-12.14:54:08::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2021-08-12.14:54:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.14:54:08::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:54:08::SCWBDomain::s"

TRACE::2021-08-12.14:54:08::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:54:08::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-12.14:54:08::SCWBDomain::"Compiling usbpsu"

TRACE::2021-08-12.14:54:14::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:54:14::SCWBDomain::bsp/psu_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-12.14:54:15::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2021-08-12.14:54:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-08-12.14:54:15::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-08-12.14:54:15::SCWBDomain::objects"

TRACE::2021-08-12.14:54:15::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:54:15::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-12.14:54:15::SCWBDomain::"Compiling video_common"

TRACE::2021-08-12.14:54:19::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:54:19::SCWBDomain::bsp/psu_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-12.14:54:19::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2021-08-12.14:54:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-12.14:54:19::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-08-12.14:54:19::SCWBDomain::"

TRACE::2021-08-12.14:54:19::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:54:19::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-12.14:54:19::SCWBDomain::"Compiling wdtps"

TRACE::2021-08-12.14:54:21::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:54:21::SCWBDomain::bsp/psu_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-12.14:54:21::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_2/src"

TRACE::2021-08-12.14:54:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.14:54:21::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:54:21::SCWBDomain::s"

TRACE::2021-08-12.14:54:21::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:54:21::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2021-08-12.14:54:21::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-08-12.14:54:23::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:54:23::SCWBDomain::bsp/psu_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2021-08-12.14:54:23::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_0/src"

TRACE::2021-08-12.14:54:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-12.14:54:23::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-08-12.14:54:23::SCWBDomain::"

TRACE::2021-08-12.14:54:24::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:54:24::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2021-08-12.14:54:24::SCWBDomain::"Compiling xilpm library"

TRACE::2021-08-12.14:54:27::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:54:27::SCWBDomain::bsp/psu_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2021-08-12.14:54:27::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_1/src"

TRACE::2021-08-12.14:54:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.14:54:27::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-08-12.14:54:27::SCWBDomain::ects"

TRACE::2021-08-12.14:54:27::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:54:27::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-12.14:54:27::SCWBDomain::"Compiling XilSecure Library"

TRACE::2021-08-12.14:54:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:54:31::SCWBDomain::bsp/psu_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-12.14:54:31::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2021-08-12.14:54:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-08-12.14:54:31::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2021-08-12.14:54:31::SCWBDomain::

TRACE::2021-08-12.14:54:31::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl
TRACE::2021-08-12.14:54:31::SCWBDomain::_bsp/psu_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-12.14:54:32::SCWBDomain::"Compiling zdma"

TRACE::2021-08-12.14:54:34::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:54:34::SCWBDomain::bsp/psu_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-12.14:54:34::SCWBDomain::'Finished building libraries'

TRACE::2021-08-12.14:54:34::SCWBDomain::make[1]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_
TRACE::2021-08-12.14:54:34::SCWBDomain::bsp'

TRACE::2021-08-12.14:54:34::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_qspi.c -o xfsbl
TRACE::2021-08-12.14:54:34::SCWBDomain::_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-12.14:54:35::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_csu_dma.c -o xf
TRACE::2021-08-12.14:54:35::SCWBDomain::sbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-12.14:54:35::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_nand.c -o xfsbl
TRACE::2021-08-12.14:54:35::SCWBDomain::_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-12.14:54:35::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_sd.c -o xfsbl_s
TRACE::2021-08-12.14:54:35::SCWBDomain::d.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-12.14:54:36::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_usb.c -o xfsbl_
TRACE::2021-08-12.14:54:36::SCWBDomain::usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-12.14:54:36::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_hooks.c -o xfsb
TRACE::2021-08-12.14:54:36::SCWBDomain::l_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-12.14:54:36::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_main.c -o xfsbl
TRACE::2021-08-12.14:54:36::SCWBDomain::_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-12.14:54:37::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_dfu_util.c -o x
TRACE::2021-08-12.14:54:37::SCWBDomain::fsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-12.14:54:37::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_partition_load.
TRACE::2021-08-12.14:54:37::SCWBDomain::c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-12.14:54:38::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_initialization.
TRACE::2021-08-12.14:54:38::SCWBDomain::c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-12.14:54:39::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_ddr_init.c -o x
TRACE::2021-08-12.14:54:39::SCWBDomain::fsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-12.14:54:39::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_handoff.c -o xf
TRACE::2021-08-12.14:54:39::SCWBDomain::sbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-12.14:54:40::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c psu_init.c -o psu_ini
TRACE::2021-08-12.14:54:40::SCWBDomain::t.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-12.14:54:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_board.c -o xfsb
TRACE::2021-08-12.14:54:42::SCWBDomain::l_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-12.14:54:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc_drivers.c 
TRACE::2021-08-12.14:54:42::SCWBDomain::-o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-12.14:54:43::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_bs.c -o xfsbl_b
TRACE::2021-08-12.14:54:43::SCWBDomain::s.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-12.14:54:43::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_rsa_sha.c -o xf
TRACE::2021-08-12.14:54:43::SCWBDomain::sbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-12.14:54:43::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_plpartition_val
TRACE::2021-08-12.14:54:43::SCWBDomain::id.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-12.14:54:44::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_image_header.c 
TRACE::2021-08-12.14:54:44::SCWBDomain::-o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-12.14:54:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc.c -o xfsbl
TRACE::2021-08-12.14:54:45::SCWBDomain::_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-12.14:54:45::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_authentication.
TRACE::2021-08-12.14:54:45::SCWBDomain::c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-12.14:54:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_translation_tab
TRACE::2021-08-12.14:54:46::SCWBDomain::le.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-12.14:54:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_exit.S -o xfsbl
TRACE::2021-08-12.14:54:46::SCWBDomain::_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-08-12.14:54:46::SCWBDomain::aarch64-none-elf-gcc -o executable.elf  xfsbl_qspi.o  xfsbl_csu_dma.o  xfsbl_nand.o  xfsbl_sd.o  xfsbl_usb.o  xfsbl_hooks.o  xf
TRACE::2021-08-12.14:54:46::SCWBDomain::sbl_main.o  xfsbl_dfu_util.o  xfsbl_partition_load.o  xfsbl_initialization.o  xfsbl_ddr_init.o  xfsbl_handoff.o  psu_init.o  xf
TRACE::2021-08-12.14:54:46::SCWBDomain::sbl_board.o  xfsbl_misc_drivers.o  xfsbl_bs.o  xfsbl_rsa_sha.o  xfsbl_plpartition_valid.o  xfsbl_image_header.o  xfsbl_misc.o  
TRACE::2021-08-12.14:54:46::SCWBDomain::xfsbl_authentication.o  xfsbl_translation_table.o  xfsbl_exit.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -f
TRACE::2021-08-12.14:54:46::SCWBDomain::fat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--s
TRACE::2021-08-12.14:54:46::SCWBDomain::tart-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                       
TRACE::2021-08-12.14:54:46::SCWBDomain::                                                                                -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/psu_cor
TRACE::2021-08-12.14:54:46::SCWBDomain::texa53_0/lib -Tlscript.ld

LOG::2021-08-12.14:55:06::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-08-12.14:55:06::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-08-12.14:55:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-12.14:55:06::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2021-08-12.14:55:06::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:55:06::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:55:06::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:55:06::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:55:06::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:55:06::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:55:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:55:06::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:55:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:55:06::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:55:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:55:06::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:55:06::SCWBDomain::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-08-12.14:55:07::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-12.14:55:07::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-12.14:55:07::SCWBDomain::System Command Ran  C:&  cd  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw & make 
TRACE::2021-08-12.14:55:07::SCWBDomain::make -C zynqmp_pmufw_bsp

TRACE::2021-08-12.14:55:07::SCWBDomain::make[1]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:07::SCWBDomain::fw_bsp'

TRACE::2021-08-12.14:55:07::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/avbuf_v2_2/src"

TRACE::2021-08-12.14:55:07::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-08-12.14:55:07::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-08-12.14:55:07::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:07::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:07::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-12.14:55:08::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:08::SCWBDomain::w_bsp/psu_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-12.14:55:08::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_7/src"

TRACE::2021-08-12.14:55:08::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-12.14:55:08::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-12.14:55:08::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:08::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:08::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-12.14:55:08::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:08::SCWBDomain::w_bsp/psu_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-12.14:55:08::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_1/src"

TRACE::2021-08-12.14:55:08::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-12.14:55:08::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-12.14:55:08::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:08::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:08::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-12.14:55:08::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:08::SCWBDomain::w_bsp/psu_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-12.14:55:08::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_10/src"

TRACE::2021-08-12.14:55:08::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-12.14:55:08::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-12.14:55:08::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:08::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:08::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2021-08-12.14:55:08::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:08::SCWBDomain::w_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2021-08-12.14:55:08::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_5/src"

TRACE::2021-08-12.14:55:08::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-12.14:55:08::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-12.14:55:08::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:08::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:08::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-12.14:55:09::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:09::SCWBDomain::w_bsp/psu_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-12.14:55:09::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2021-08-12.14:55:09::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-12.14:55:09::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-12.14:55:09::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:09::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:09::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-12.14:55:09::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:09::SCWBDomain::w_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-12.14:55:09::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/dpdma_v1_1/src"

TRACE::2021-08-12.14:55:09::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-08-12.14:55:09::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-08-12.14:55:09::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:09::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:09::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-12.14:55:09::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:09::SCWBDomain::w_bsp/psu_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-12.14:55:09::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_6/src"

TRACE::2021-08-12.14:55:09::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-12.14:55:09::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-12.14:55:09::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:09::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:09::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-12.14:55:09::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:09::SCWBDomain::w_bsp/psu_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-12.14:55:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_10/src"

TRACE::2021-08-12.14:55:10::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-12.14:55:10::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-12.14:55:10::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:10::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:10::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-12.14:55:10::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:10::SCWBDomain::w_bsp/psu_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-12.14:55:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_5/src"

TRACE::2021-08-12.14:55:10::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-12.14:55:10::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-12.14:55:10::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:10::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:10::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-12.14:55:10::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:10::SCWBDomain::w_bsp/psu_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-12.14:55:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_2/src"

TRACE::2021-08-12.14:55:10::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-12.14:55:10::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-12.14:55:10::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:10::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:10::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-12.14:55:10::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:10::SCWBDomain::w_bsp/psu_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-12.14:55:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_8/src"

TRACE::2021-08-12.14:55:10::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-12.14:55:10::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-12.14:55:10::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:10::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:10::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-12.14:55:11::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:11::SCWBDomain::w_bsp/psu_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-12.14:55:11::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v3_8/src"

TRACE::2021-08-12.14:55:11::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-12.14:55:11::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-12.14:55:11::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:11::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:11::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-12.14:55:11::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:11::SCWBDomain::w_bsp/psu_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-12.14:55:11::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/spips_v3_3/src"

TRACE::2021-08-12.14:55:11::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-08-12.14:55:11::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-08-12.14:55:11::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:11::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:11::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/spips_v3_3/src'

TRACE::2021-08-12.14:55:11::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:11::SCWBDomain::w_bsp/psu_pmu_0/libsrc/spips_v3_3/src'

TRACE::2021-08-12.14:55:11::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v7_1/src"

TRACE::2021-08-12.14:55:11::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-08-12.14:55:11::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-08-12.14:55:11::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:11::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:11::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-12.14:55:12::SCWBDomain::make[3]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:12::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src/profile'

TRACE::2021-08-12.14:55:12::SCWBDomain::make[3]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:12::SCWBDomain::w_bsp/psu_pmu_0/libsrc/standalone_v7_1/src/profile'

TRACE::2021-08-12.14:55:12::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:12::SCWBDomain::w_bsp/psu_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-12.14:55:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2021-08-12.14:55:12::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-08-12.14:55:12::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-08-12.14:55:12::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:12::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:12::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-12.14:55:12::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:12::SCWBDomain::w_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-12.14:55:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_10/src"

TRACE::2021-08-12.14:55:12::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-12.14:55:12::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-12.14:55:12::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:12::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:12::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-12.14:55:13::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:13::SCWBDomain::w_bsp/psu_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-12.14:55:13::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_8/src"

TRACE::2021-08-12.14:55:13::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-12.14:55:13::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-12.14:55:13::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:13::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:13::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-12.14:55:13::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:13::SCWBDomain::w_bsp/psu_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-12.14:55:13::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/usbpsu_v1_6/src"

TRACE::2021-08-12.14:55:13::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-12.14:55:13::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-12.14:55:13::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:13::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:13::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-12.14:55:13::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:13::SCWBDomain::w_bsp/psu_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-12.14:55:13::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/video_common_v4_8/src"

TRACE::2021-08-12.14:55:13::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-08-12.14:55:13::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2021-08-12.14:55:13::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:13::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:13::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-12.14:55:14::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:14::SCWBDomain::w_bsp/psu_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-12.14:55:14::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_2/src"

TRACE::2021-08-12.14:55:14::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-08-12.14:55:14::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-08-12.14:55:14::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:14::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:14::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-12.14:55:14::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:14::SCWBDomain::w_bsp/psu_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-12.14:55:14::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v5_1/src"

TRACE::2021-08-12.14:55:14::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-12.14:55:14::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-12.14:55:14::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:14::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:14::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2021-08-12.14:55:14::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:14::SCWBDomain::w_bsp/psu_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2021-08-12.14:55:14::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v4_1/src"

TRACE::2021-08-12.14:55:14::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-08-12.14:55:14::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-08-12.14:55:14::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:14::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:14::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-12.14:55:15::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:15::SCWBDomain::w_bsp/psu_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-12.14:55:15::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v6_8/src"

TRACE::2021-08-12.14:55:15::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-12.14:55:15::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-12.14:55:15::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:15::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:15::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2021-08-12.14:55:15::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:15::SCWBDomain::w_bsp/psu_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2021-08-12.14:55:15::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_8/src"

TRACE::2021-08-12.14:55:15::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-12.14:55:15::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-12.14:55:15::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:15::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:15::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-12.14:55:15::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:15::SCWBDomain::w_bsp/psu_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-12.14:55:15::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/avbuf_v2_2/src"

TRACE::2021-08-12.14:55:15::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-08-12.14:55:15::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-08-12.14:55:15::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:15::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:15::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-12.14:55:15::SCWBDomain::"Compiling avbuf"

TRACE::2021-08-12.14:55:21::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:21::SCWBDomain::w_bsp/psu_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2021-08-12.14:55:21::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axipmon_v6_7/src"

TRACE::2021-08-12.14:55:22::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-12.14:55:22::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-12.14:55:22::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:22::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:22::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-12.14:55:22::SCWBDomain::"Compiling axipmon"

TRACE::2021-08-12.14:55:24::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:24::SCWBDomain::w_bsp/psu_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2021-08-12.14:55:24::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/clockps_v1_1/src"

TRACE::2021-08-12.14:55:24::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-12.14:55:24::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-12.14:55:24::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:25::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:25::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-12.14:55:25::SCWBDomain::"Compiling clockps"

TRACE::2021-08-12.14:55:30::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:30::SCWBDomain::w_bsp/psu_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2021-08-12.14:55:30::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/cpu_v2_10/src"

TRACE::2021-08-12.14:55:30::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2021-08-12.14:55:30::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2021-08-12.14:55:30::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:30::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:30::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2021-08-12.14:55:30::SCWBDomain::"Compiling cpu"

TRACE::2021-08-12.14:55:30::SCWBDomain::make[3]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:30::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2021-08-12.14:55:30::SCWBDomain::make[3]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:30::SCWBDomain::w_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2021-08-12.14:55:30::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:30::SCWBDomain::w_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2021-08-12.14:55:30::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/csudma_v1_5/src"

TRACE::2021-08-12.14:55:30::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-12.14:55:30::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-12.14:55:30::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:31::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:31::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-12.14:55:31::SCWBDomain::"Compiling csudma"

TRACE::2021-08-12.14:55:33::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:33::SCWBDomain::w_bsp/psu_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2021-08-12.14:55:33::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2021-08-12.14:55:33::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-12.14:55:33::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-12.14:55:33::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:33::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:33::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-12.14:55:33::SCWBDomain::"Compiling ddrcpsu"

TRACE::2021-08-12.14:55:33::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:33::SCWBDomain::w_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2021-08-12.14:55:33::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/dpdma_v1_1/src"

TRACE::2021-08-12.14:55:33::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-08-12.14:55:33::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-08-12.14:55:33::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:33::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:33::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-12.14:55:33::SCWBDomain::"Compiling dpdma"

TRACE::2021-08-12.14:55:35::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:35::SCWBDomain::w_bsp/psu_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2021-08-12.14:55:36::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpiops_v3_6/src"

TRACE::2021-08-12.14:55:36::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-12.14:55:36::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-12.14:55:36::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:36::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:36::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-12.14:55:36::SCWBDomain::"Compiling gpiops"

TRACE::2021-08-12.14:55:39::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:39::SCWBDomain::w_bsp/psu_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2021-08-12.14:55:39::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/iicps_v3_10/src"

TRACE::2021-08-12.14:55:39::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-12.14:55:39::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-12.14:55:39::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:39::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:39::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-12.14:55:39::SCWBDomain::"Compiling iicps"

TRACE::2021-08-12.14:55:43::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:43::SCWBDomain::w_bsp/psu_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2021-08-12.14:55:43::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_5/src"

TRACE::2021-08-12.14:55:43::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-12.14:55:43::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-12.14:55:43::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:43::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:43::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-12.14:55:43::SCWBDomain::"Compiling ipipsu"

TRACE::2021-08-12.14:55:45::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:45::SCWBDomain::w_bsp/psu_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2021-08-12.14:55:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/resetps_v1_2/src"

TRACE::2021-08-12.14:55:45::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-12.14:55:45::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-12.14:55:45::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:45::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:45::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-12.14:55:45::SCWBDomain::"Compiling resetps"

TRACE::2021-08-12.14:55:46::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:46::SCWBDomain::w_bsp/psu_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2021-08-12.14:55:46::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_8/src"

TRACE::2021-08-12.14:55:46::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-12.14:55:46::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-12.14:55:46::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:46::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:46::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-12.14:55:46::SCWBDomain::"Compiling rtcpsu"

TRACE::2021-08-12.14:55:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:48::SCWBDomain::w_bsp/psu_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2021-08-12.14:55:49::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sdps_v3_8/src"

TRACE::2021-08-12.14:55:49::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2021-08-12.14:55:49::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2021-08-12.14:55:49::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:49::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:49::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-12.14:55:49::SCWBDomain::"Compiling sdps"

TRACE::2021-08-12.14:55:53::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:53::SCWBDomain::w_bsp/psu_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2021-08-12.14:55:53::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/spips_v3_3/src"

TRACE::2021-08-12.14:55:53::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-08-12.14:55:53::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-08-12.14:55:53::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:53::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:53::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/spips_v3_3/src'

TRACE::2021-08-12.14:55:53::SCWBDomain::"Compiling spips"

TRACE::2021-08-12.14:55:57::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:55:57::SCWBDomain::w_bsp/psu_pmu_0/libsrc/spips_v3_3/src'

TRACE::2021-08-12.14:55:57::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/standalone_v7_1/src"

TRACE::2021-08-12.14:55:57::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-08-12.14:55:57::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-08-12.14:55:57::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:55:57::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:55:57::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-12.14:55:57::SCWBDomain::"Compiling standalone";

TRACE::2021-08-12.14:56:05::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:56:05::SCWBDomain::w_bsp/psu_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2021-08-12.14:56:05::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2021-08-12.14:56:05::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-12.14:56:05::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-12.14:56:05::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:56:05::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:56:05::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-12.14:56:05::SCWBDomain::"Compiling sysmonpsu"

TRACE::2021-08-12.14:56:09::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:56:09::SCWBDomain::w_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2021-08-12.14:56:09::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ttcps_v3_10/src"

TRACE::2021-08-12.14:56:09::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-12.14:56:09::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-12.14:56:09::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:56:09::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:56:09::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-12.14:56:10::SCWBDomain::"Compiling ttcps"

TRACE::2021-08-12.14:56:12::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:56:12::SCWBDomain::w_bsp/psu_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2021-08-12.14:56:12::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/uartps_v3_8/src"

TRACE::2021-08-12.14:56:12::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-12.14:56:12::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-12.14:56:12::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:56:12::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:56:12::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-12.14:56:13::SCWBDomain::"Compiling uartps"

TRACE::2021-08-12.14:56:17::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:56:17::SCWBDomain::w_bsp/psu_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2021-08-12.14:56:17::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_6/src"

TRACE::2021-08-12.14:56:17::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-08-12.14:56:17::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-08-12.14:56:17::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:56:17::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:56:17::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-12.14:56:17::SCWBDomain::"Compiling usbpsu"

TRACE::2021-08-12.14:56:23::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:56:23::SCWBDomain::w_bsp/psu_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2021-08-12.14:56:23::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/video_common_v4_8/src"

TRACE::2021-08-12.14:56:23::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-08-12.14:56:23::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-08-12.14:56:23::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:56:23::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:56:23::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-12.14:56:23::SCWBDomain::"Compiling video_common"

TRACE::2021-08-12.14:56:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:56:28::SCWBDomain::w_bsp/psu_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2021-08-12.14:56:28::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/wdtps_v3_2/src"

TRACE::2021-08-12.14:56:28::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-08-12.14:56:28::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-08-12.14:56:28::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:56:28::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:56:28::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-12.14:56:28::SCWBDomain::"Compiling wdtps"

TRACE::2021-08-12.14:56:30::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:56:30::SCWBDomain::w_bsp/psu_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2021-08-12.14:56:30::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_1/src"

TRACE::2021-08-12.14:56:30::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-12.14:56:30::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-12.14:56:30::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:56:30::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:56:30::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2021-08-12.14:56:30::SCWBDomain::"Compiling xilfpga Library"

TRACE::2021-08-12.14:56:33::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:56:33::SCWBDomain::w_bsp/psu_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2021-08-12.14:56:33::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_1/src"

TRACE::2021-08-12.14:56:33::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-08-12.14:56:33::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-08-12.14:56:33::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:56:33::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:56:33::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-12.14:56:33::SCWBDomain::"Compiling XilSecure Library"

TRACE::2021-08-12.14:56:38::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:56:38::SCWBDomain::w_bsp/psu_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2021-08-12.14:56:38::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilskey_v6_8/src"

TRACE::2021-08-12.14:56:38::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-08-12.14:56:38::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-08-12.14:56:38::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:56:38::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:56:38::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2021-08-12.14:56:38::SCWBDomain::"Compiling Xilskey Library"

TRACE::2021-08-12.14:56:43::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:56:43::SCWBDomain::w_bsp/psu_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2021-08-12.14:56:43::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/zdma_v1_8/src"

TRACE::2021-08-12.14:56:43::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2021-08-12.14:56:43::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2021-08-12.14:56:43::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-08-12.14:56:43::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmu
TRACE::2021-08-12.14:56:43::SCWBDomain::fw_bsp/psu_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-12.14:56:43::SCWBDomain::"Compiling zdma"

TRACE::2021-08-12.14:56:46::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:56:46::SCWBDomain::w_bsp/psu_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2021-08-12.14:56:46::SCWBDomain::'Finished building libraries'

TRACE::2021-08-12.14:56:46::SCWBDomain::make[1]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmuf
TRACE::2021-08-12.14:56:46::SCWBDomain::w_bsp'

TRACE::2021-08-12.14:56:46::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:56:46::SCWBDomain::s    -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:56:48::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:56:48::SCWBDomain::s    -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:56:49::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:56:49::SCWBDomain::s    -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:56:49::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:56:49::SCWBDomain::s    -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:56:49::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:56:49::SCWBDomain::s    -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:56:50::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:56:50::SCWBDomain::s    -c pm_power.c -o pm_power.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:56:51::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:56:51::SCWBDomain::s    -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:56:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:56:52::SCWBDomain::s    -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:56:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:56:52::SCWBDomain::s    -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:56:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:56:53::SCWBDomain::s    -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:56:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:56:53::SCWBDomain::s    -c xpfw_mod_common.c -o xpfw_mod_common.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:56:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:56:54::SCWBDomain::s    -c pm_periph.c -o pm_periph.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:56:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:56:55::SCWBDomain::s    -c idle_hooks.c -o idle_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:56:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:56:55::SCWBDomain::s    -c xpfw_resets.c -o xpfw_resets.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:56:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:56:56::SCWBDomain::s    -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:56:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:56:56::SCWBDomain::s    -c pm_node.c -o pm_node.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:56:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:56:57::SCWBDomain::s    -c pm_extern.c -o pm_extern.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:56:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:56:57::SCWBDomain::s    -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:56:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:56:58::SCWBDomain::s    -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:56:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:56:59::SCWBDomain::s    -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:56:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:56:59::SCWBDomain::s    -c xpfw_interrupts.c -o xpfw_interrupts.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:00::SCWBDomain::s    -c xpfw_ipi_manager.c -o xpfw_ipi_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:00::SCWBDomain::s    -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:01::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:01::SCWBDomain::s    -c xpfw_user_startup.c -o xpfw_user_startup.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:01::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:01::SCWBDomain::s    -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:01::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:01::SCWBDomain::s    -c pm_callbacks.c -o pm_callbacks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:02::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:02::SCWBDomain::s    -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:03::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:03::SCWBDomain::s    -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:03::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:03::SCWBDomain::s    -c xpfw_rom_interface.c -o xpfw_rom_interface.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:04::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:04::SCWBDomain::s    -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:04::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:04::SCWBDomain::s    -c xpfw_mod_sched.c -o xpfw_mod_sched.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:05::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:05::SCWBDomain::s    -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:05::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:05::SCWBDomain::s    -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:06::SCWBDomain::s    -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:07::SCWBDomain::s    -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:07::SCWBDomain::s    -c xpfw_platform.c -o xpfw_platform.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:08::SCWBDomain::s    -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:09::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:09::SCWBDomain::s    -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:10::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:10::SCWBDomain::s    -c xpfw_scheduler.c -o xpfw_scheduler.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:10::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:10::SCWBDomain::s    -c pm_binding.c -o pm_binding.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:11::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:11::SCWBDomain::s    -c xpfw_events.c -o xpfw_events.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:11::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:11::SCWBDomain::s    -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:12::SCWBDomain::s    -c pm_notifier.c -o pm_notifier.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:12::SCWBDomain::s    -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:13::SCWBDomain::s    -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:13::SCWBDomain::s    -c pm_core.c -o pm_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:15::SCWBDomain::s    -c pm_config.c -o pm_config.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:16::SCWBDomain::s    -c pm_system.c -o pm_system.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:16::SCWBDomain::s    -c pm_mmio_access.c -o pm_mmio_access.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:17::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:17::SCWBDomain::s    -c pm_node_reset.c -o pm_node_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:17::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:17::SCWBDomain::s    -c pm_requirement.c -o pm_requirement.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:18::SCWBDomain::s    -c xpfw_module.c -o xpfw_module.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:18::SCWBDomain::s    -c xpfw_restart.c -o xpfw_restart.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:19::SCWBDomain::s    -c xpfw_error_manager.c -o xpfw_error_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:19::SCWBDomain::s    -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:20::SCWBDomain::s    -c pm_master.c -o pm_master.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-08-12.14:57:21::SCWBDomain::s    -c xpfw_start.S -o xpfw_start.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-08-12.14:57:21::SCWBDomain::mb-gcc -o executable.elf  pm_clock.o  pm_proc.o  pm_csudma.o  xpfw_mod_em.o  xpfw_main.o  pm_power.o  pm_gpp.o  pm_hooks.o  xpf
TRACE::2021-08-12.14:57:21::SCWBDomain::w_util.o  pm_pll.o  xpfw_mod_common.o  pm_periph.o  idle_hooks.o  xpfw_resets.o  xpfw_core.o  pm_node.o  pm_extern.o  pm_usb.o 
TRACE::2021-08-12.14:57:21::SCWBDomain:: xpfw_mod_ultra96.o  xpfw_mod_dap.o  xpfw_interrupts.o  xpfw_ipi_manager.o  xpfw_crc.o  xpfw_user_startup.o  xpfw_mod_stl.o  pm
TRACE::2021-08-12.14:57:21::SCWBDomain::_callbacks.o  pm_reset.o  xpfw_mod_wdt.o  xpfw_rom_interface.o  xpfw_mod_rtc.o  xpfw_mod_sched.o  pm_sram.o  pm_qspi.o  pm_ddr.
TRACE::2021-08-12.14:57:21::SCWBDomain::o  xpfw_mod_pm.o  xpfw_platform.o  pm_pinctrl.o  pm_slave.o  xpfw_scheduler.o  pm_binding.o  xpfw_events.o  xpfw_aib.o  pm_noti
TRACE::2021-08-12.14:57:21::SCWBDomain::fier.o  pm_gic_proxy.o  xpfw_xpu.o  pm_core.o  pm_config.o  pm_system.o  pm_mmio_access.o  pm_node_reset.o  pm_requirement.o  x
TRACE::2021-08-12.14:57:21::SCWBDomain::pfw_module.o  xpfw_restart.o  xpfw_error_manager.o  xpfw_mod_legacy.o  pm_master.o  xpfw_start.o -MMD -MP      -mlittle-endian 
TRACE::2021-08-12.14:57:21::SCWBDomain::-mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-l
TRACE::2021-08-12.14:57:21::SCWBDomain::c,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lxilsecure,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc
TRACE::2021-08-12.14:57:21::SCWBDomain::,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                           
TRACE::2021-08-12.14:57:21::SCWBDomain::                                                -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2021-08-12.14:57:21::SCWBDomain:: -Tlscript.ld

LOG::2021-08-12.14:57:34::SCWSystem::Checking the domain standalone_domain
LOG::2021-08-12.14:57:34::SCWSystem::Not a boot domain 
LOG::2021-08-12.14:57:34::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-08-12.14:57:34::SCWDomain::Generating domain artifcats
TRACE::2021-08-12.14:57:34::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-12.14:57:34::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-08-12.14:57:34::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-08-12.14:57:34::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-08-12.14:57:34::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-08-12.14:57:34::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-12.14:57:34::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:57:34::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:57:34::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:57:34::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:57:34::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:57:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:57:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:57:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:57:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:57:34::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:57:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2021-08-12.14:57:34::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2021-08-12.14:57:34::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2021-08-12.14:57:34::SCWMssOS::Cleared the swdb table entry
TRACE::2021-08-12.14:57:34::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:57:34::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:57:34::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:57:34::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-08-12.14:57:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-12.14:57:34::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:57:34::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-08-12.14:57:34::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:57:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-12.14:57:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-12.14:57:34::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-08-12.14:57:34::SCWMssOS::doing bsp build ... 
TRACE::2021-08-12.14:57:34::SCWMssOS::System Command Ran  C: & cd  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2021-08-12.14:57:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2021-08-12.14:57:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-12.14:57:35::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2021-08-12.14:57:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-12.14:57:35::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2021-08-12.14:57:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-12.14:57:35::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-08-12.14:57:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-08-12.14:57:35::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2021-08-12.14:57:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-08-12.14:57:36::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2021-08-12.14:57:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.14:57:36::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2021-08-12.14:57:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-12.14:57:36::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2021-08-12.14:57:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-12.14:57:36::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:37::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2021-08-12.14:57:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.14:57:37::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:37::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2021-08-12.14:57:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.14:57:37::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:37::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2021-08-12.14:57:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.14:57:37::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:37::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2021-08-12.14:57:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-12.14:57:37::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:38::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2021-08-12.14:57:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.14:57:38::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:38::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2021-08-12.14:57:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.14:57:38::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:38::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2021-08-12.14:57:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-12.14:57:38::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src"

TRACE::2021-08-12.14:57:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-12.14:57:39::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2021-08-12.14:57:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-08-12.14:57:39::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2021-08-12.14:57:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-08-12.14:57:40::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2021-08-12.14:57:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.14:57:41::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2021-08-12.14:57:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.14:57:41::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2021-08-12.14:57:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.14:57:41::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:41::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2021-08-12.14:57:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-08-12.14:57:41::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2021-08-12.14:57:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-12.14:57:42::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2021-08-12.14:57:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-12.14:57:42::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:42::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2021-08-12.14:57:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-12.14:57:43::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:43::SCWMssOS::"Compiling avbuf"

TRACE::2021-08-12.14:57:46::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2021-08-12.14:57:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-12.14:57:46::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:46::SCWMssOS::"Compiling axipmon"

TRACE::2021-08-12.14:57:50::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2021-08-12.14:57:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-12.14:57:50::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:50::SCWMssOS::"Compiling clockps"

TRACE::2021-08-12.14:57:56::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-08-12.14:57:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-08-12.14:57:56::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:56::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-08-12.14:57:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2021-08-12.14:57:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-08-12.14:57:57::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:57::SCWMssOS::"Compiling cpu_cortexa53"

TRACE::2021-08-12.14:57:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2021-08-12.14:57:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.14:57:57::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:57:57::SCWMssOS::"Compiling csudma"

TRACE::2021-08-12.14:58:00::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2021-08-12.14:58:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-12.14:58:00::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:58:00::SCWMssOS::"Compiling ddrcpsu"

TRACE::2021-08-12.14:58:00::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2021-08-12.14:58:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-12.14:58:00::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:58:00::SCWMssOS::"Compiling dpdma"

TRACE::2021-08-12.14:58:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2021-08-12.14:58:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.14:58:03::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:58:03::SCWMssOS::"Compiling gpiops"

TRACE::2021-08-12.14:58:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2021-08-12.14:58:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.14:58:07::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:58:07::SCWMssOS::"Compiling iicps"

TRACE::2021-08-12.14:58:13::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2021-08-12.14:58:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.14:58:13::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:58:13::SCWMssOS::"Compiling ipipsu"

TRACE::2021-08-12.14:58:15::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2021-08-12.14:58:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-12.14:58:15::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:58:15::SCWMssOS::"Compiling resetps"

TRACE::2021-08-12.14:58:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2021-08-12.14:58:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.14:58:17::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:58:17::SCWMssOS::"Compiling rtcpsu"

TRACE::2021-08-12.14:58:19::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2021-08-12.14:58:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.14:58:19::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:58:20::SCWMssOS::"Compiling scugic"

TRACE::2021-08-12.14:58:23::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2021-08-12.14:58:23::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-08-12.14:58:23::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:58:23::SCWMssOS::"Compiling sdps"

TRACE::2021-08-12.14:58:29::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src"

TRACE::2021-08-12.14:58:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-12.14:58:29::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:58:29::SCWMssOS::"Compiling spips"

TRACE::2021-08-12.14:58:32::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2021-08-12.14:58:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-12.14:58:32::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:58:32::SCWMssOS::"Compiling standalone ARMv8 64 bit"

TRACE::2021-08-12.14:58:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2021-08-12.14:58:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.14:58:45::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:58:45::SCWMssOS::"Compiling sysmonpsu"

TRACE::2021-08-12.14:58:50::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2021-08-12.14:58:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.14:58:50::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:58:50::SCWMssOS::"Compiling ttcps"

TRACE::2021-08-12.14:58:52::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2021-08-12.14:58:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.14:58:52::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:58:52::SCWMssOS::"Compiling uartps"

TRACE::2021-08-12.14:58:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2021-08-12.14:58:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.14:58:57::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:58:57::SCWMssOS::"Compiling usbpsu"

TRACE::2021-08-12.14:59:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2021-08-12.14:59:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-08-12.14:59:04::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:59:04::SCWMssOS::"Compiling video_common"

TRACE::2021-08-12.14:59:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2021-08-12.14:59:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-12.14:59:08::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:59:08::SCWMssOS::"Compiling wdtps"

TRACE::2021-08-12.14:59:11::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2021-08-12.14:59:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-08-12.14:59:11::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.14:59:11::SCWMssOS::"Compiling zdma"

TRACE::2021-08-12.14:59:14::SCWMssOS::'Finished building libraries'

TRACE::2021-08-12.14:59:15::SCWMssOS::Copying to export directory.
TRACE::2021-08-12.14:59:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-12.14:59:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-08-12.14:59:15::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-08-12.14:59:15::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-08-12.14:59:15::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-08-12.14:59:15::SCWPlatform::Started preparing the platform 
TRACE::2021-08-12.14:59:15::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-08-12.14:59:15::SCWSystem::dir created 
TRACE::2021-08-12.14:59:15::SCWSystem::Writing the bif 
TRACE::2021-08-12.14:59:15::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-12.14:59:15::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-12.14:59:15::SCWPlatform::Completed generating the platform
TRACE::2021-08-12.14:59:15::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:59:15::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:59:15::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:59:15::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:59:15::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:59:15::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:59:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:59:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:59:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:59:15::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:59:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:59:15::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.14:59:15::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:59:15::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:59:15::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:59:15::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:59:15::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:59:15::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:59:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:59:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:59:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:59:15::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:59:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:59:15::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.14:59:15::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:59:15::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:59:15::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:59:15::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:59:15::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:59:15::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:59:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:59:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:59:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:59:15::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:59:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:59:15::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:59:15::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b7f34352a1c52dafebfc5074491df406",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"81449ed874203b2d3de0f31e4f9d7668",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b10cef43583a5665d3e5300b0e22ad4a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-12.14:59:15::SCWPlatform::updated the xpfm file.
TRACE::2021-08-12.14:59:15::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:59:15::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:59:15::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:59:15::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.14:59:15::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.14:59:15::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.14:59:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.14:59:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.14:59:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.14:59:15::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.14:59:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.14:59:15::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:02::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:02::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:02::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:02::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:28:03::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:03::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:28:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:28:03::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:28:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:28:03::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:28:03::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:17::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:17::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:17::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:17::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:28:17::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:17::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:28:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:28:17::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:28:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:28:17::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:28:17::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:17::SCWMssOS::Adding Library:  xilisf:5.14
TRACE::2021-08-12.15:28:17::SCWMssOS::Added Library:  xilisf
TRACE::2021-08-12.15:28:23::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:23::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:23::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:23::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:28:23::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:28:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:28:23::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:28:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:28:23::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:28:23::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:24::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:24::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:24::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:24::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:28:24::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:28:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:28:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:28:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:28:24::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:28:24::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:24::SCWMssOS::Adding Library:  xilffs:4.2
TRACE::2021-08-12.15:28:24::SCWMssOS::Added Library:  xilffs
TRACE::2021-08-12.15:28:30::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:30::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:30::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:30::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:28:30::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:28:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:28:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:28:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:28:30::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:28:30::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:30::SCWMssOS::Adding Library:  xilpm:3.0
TRACE::2021-08-12.15:28:30::SCWMssOS::Added Library:  xilpm
TRACE::2021-08-12.15:28:34::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:34::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:34::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:34::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:28:34::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:28:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:28:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:28:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:28:34::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:28:34::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:34::SCWMssOS::Adding Library:  xilsecure:4.1
TRACE::2021-08-12.15:28:34::SCWMssOS::Added Library:  xilsecure
TRACE::2021-08-12.15:28:44::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:44::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:44::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:44::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:28:44::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:28:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:28:44::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:28:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:28:44::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.15:28:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:28:44::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.15:28:44::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:44::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:44::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:44::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:28:44::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:28:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:28:44::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:28:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:28:44::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.15:28:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:28:44::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.15:28:44::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:44::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:44::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:44::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:28:44::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:28:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:28:44::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:28:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:28:44::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:28:44::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:44::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b7f34352a1c52dafebfc5074491df406",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"81449ed874203b2d3de0f31e4f9d7668",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b10cef43583a5665d3e5300b0e22ad4a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilpm:3.0", "xilsecure:4.1"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-12.15:28:44::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:44::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:44::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:44::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:28:44::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:28:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:28:44::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:28:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:28:44::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:28:44::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:44::SCWMssOS::Removing the swdes entry for  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:45::SCWMssOS::In reload Mss file.
TRACE::2021-08-12.15:28:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:28:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:28:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:28:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:28:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:28:45::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:28:45::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:45::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:45::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:45::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-08-12.15:28:45::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-12.15:28:45::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:28:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:28:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:28:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:28:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:28:45::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:28:45::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:45::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-08-12.15:28:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:28:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:28:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:28:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:28:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:28:45::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:28:45::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:45::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2021-08-12.15:28:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:28:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:28:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:28:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:28:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:28:45::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:28:45::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:45::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2021-08-12.15:28:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:28:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:28:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:28:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:28:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:28:45::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:28:45::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:28:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:28:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:28:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:28:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:28:45::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:28:45::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:28:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:28:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:28:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:28:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:28:45::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:28:45::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:28:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:28:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:28:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:28:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:28:45::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:28:45::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:45::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:28:45::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:45::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:28:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:28:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:28:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:28:45::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:28:45::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:45::SCWMssOS::Removing the swdes entry for  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:47::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:47::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:47::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:47::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:28:47::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:28:47::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:28:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:28:47::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:28:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:28:47::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:28:47::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:47::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:47::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:47::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-08-12.15:28:47::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-12.15:28:47::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:28:47::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-08-12.15:28:48::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2021-08-12.15:28:54::SCWMssOS::Removing file C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp\system_1.mss
TRACE::2021-08-12.15:29:56::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:29:56::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:29:56::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:29:56::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:29:56::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:29:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:29:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:29:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:29:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:29:56::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:29:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2021-08-12.15:29:56::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2021-08-12.15:29:56::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2021-08-12.15:29:56::SCWMssOS::Cleared the swdb table entry
TRACE::2021-08-12.15:29:56::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:29:56::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:29:56::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:29:56::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-08-12.15:29:56::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-12.15:29:56::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:33:48::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:33:48::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:33:48::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:33:48::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:33:48::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:33:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:33:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:33:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:33:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:33:48::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.15:33:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:33:48::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.15:33:48::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:33:48::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:33:48::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:33:48::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:33:48::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:33:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:33:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:33:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:33:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:33:48::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.15:33:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:33:48::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.15:33:48::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:33:48::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:33:48::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:33:48::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:33:48::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:33:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:33:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:33:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:33:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:33:48::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:33:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:33:48::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:33:48::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b7f34352a1c52dafebfc5074491df406",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"81449ed874203b2d3de0f31e4f9d7668",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"79b91196e891370342e31e5175e47ec3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilpm:3.0", "xilsecure:4.1"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-12.15:33:48::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:33:48::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:33:48::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:33:48::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:33:48::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:33:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:33:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:33:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:33:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:33:48::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:33:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:33:48::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:33:48::SCWMssOS::Removing the swdes entry for  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:35:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:35:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:35:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:35:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:35:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:35:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:35:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:35:00::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:35:00::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:35:00::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:35:00::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-08-12.15:35:00::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-12.15:35:01::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:35:20::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:20::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:20::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:20::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:35:20::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:35:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:35:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:35:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:35:20::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.15:35:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:35:20::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.15:35:20::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:20::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:20::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:20::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:35:20::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:35:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:35:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:35:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:35:20::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.15:35:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:35:20::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.15:35:20::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:20::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:20::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:20::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:35:20::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:35:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:35:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:35:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:35:20::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:35:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:35:20::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:35:20::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b7f34352a1c52dafebfc5074491df406",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"81449ed874203b2d3de0f31e4f9d7668",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"79b91196e891370342e31e5175e47ec3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilpm:3.0", "xilsecure:4.1"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-12.15:35:20::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:20::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:20::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:20::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:35:20::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:35:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:35:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:35:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:35:20::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:35:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:35:20::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:35:20::SCWMssOS::Removing the swdes entry for  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
LOG::2021-08-12.15:35:27::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-08-12.15:35:27::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-12.15:35:27::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-08-12.15:35:27::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-08-12.15:35:27::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-08-12.15:35:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-12.15:35:27::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2021-08-12.15:35:27::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-08-12.15:35:27::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-08-12.15:35:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-08-12.15:35:27::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2021-08-12.15:35:27::SCWSystem::Checking the domain standalone_domain
LOG::2021-08-12.15:35:27::SCWSystem::Not a boot domain 
LOG::2021-08-12.15:35:27::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-08-12.15:35:27::SCWDomain::Generating domain artifcats
TRACE::2021-08-12.15:35:27::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-12.15:35:27::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-08-12.15:35:27::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-08-12.15:35:27::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-08-12.15:35:27::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-08-12.15:35:27::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-12.15:35:27::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:27::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:27::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:27::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:35:27::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:35:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:35:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:35:27::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:35:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:35:27::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:35:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:35:27::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:35:27::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:35:27::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:35:27::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-08-12.15:35:27::SCWMssOS::updating the scw layer about changes
TRACE::2021-08-12.15:35:27::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:35:27::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-08-12.15:35:27::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:35:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-12.15:35:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-12.15:35:27::SCWDomain::Building the domain :  standalone_domain
TRACE::2021-08-12.15:35:27::SCWMssOS::doing bsp build ... 
TRACE::2021-08-12.15:35:27::SCWMssOS::System Command Ran  C: & cd  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2021-08-12.15:35:28::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2021-08-12.15:35:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-12.15:35:28::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:28::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2021-08-12.15:35:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-12.15:35:28::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:28::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2021-08-12.15:35:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-12.15:35:28::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:28::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-08-12.15:35:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-08-12.15:35:28::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2021-08-12.15:35:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-08-12.15:35:29::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2021-08-12.15:35:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.15:35:29::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2021-08-12.15:35:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-12.15:35:29::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2021-08-12.15:35:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-12.15:35:29::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2021-08-12.15:35:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.15:35:29::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2021-08-12.15:35:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.15:35:30::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2021-08-12.15:35:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.15:35:30::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2021-08-12.15:35:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-12.15:35:30::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2021-08-12.15:35:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.15:35:30::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2021-08-12.15:35:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.15:35:30::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:31::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2021-08-12.15:35:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-12.15:35:31::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:31::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src"

TRACE::2021-08-12.15:35:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-12.15:35:31::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:31::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2021-08-12.15:35:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-08-12.15:35:31::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:32::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2021-08-12.15:35:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-08-12.15:35:32::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:32::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2021-08-12.15:35:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.15:35:32::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:32::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2021-08-12.15:35:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.15:35:32::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2021-08-12.15:35:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.15:35:33::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2021-08-12.15:35:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-08-12.15:35:33::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2021-08-12.15:35:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-12.15:35:33::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_2/src"

TRACE::2021-08-12.15:35:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.15:35:33::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_0/src"

TRACE::2021-08-12.15:35:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-08-12.15:35:34::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:34::SCWMssOS::"Include files for this library have already been copied."

TRACE::2021-08-12.15:35:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_1/src"

TRACE::2021-08-12.15:35:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-08-12.15:35:34::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2021-08-12.15:35:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-12.15:35:34::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:35::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2021-08-12.15:35:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-12.15:35:35::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:35::SCWMssOS::"Compiling avbuf"

TRACE::2021-08-12.15:35:37::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2021-08-12.15:35:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-12.15:35:37::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:38::SCWMssOS::"Compiling axipmon"

TRACE::2021-08-12.15:35:40::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2021-08-12.15:35:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-12.15:35:40::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:41::SCWMssOS::"Compiling clockps"

TRACE::2021-08-12.15:35:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-08-12.15:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-08-12.15:35:45::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:45::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-08-12.15:35:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2021-08-12.15:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-08-12.15:35:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:46::SCWMssOS::"Compiling cpu_cortexa53"

TRACE::2021-08-12.15:35:46::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2021-08-12.15:35:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.15:35:46::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:46::SCWMssOS::"Compiling csudma"

TRACE::2021-08-12.15:35:48::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2021-08-12.15:35:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-12.15:35:48::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:48::SCWMssOS::"Compiling ddrcpsu"

TRACE::2021-08-12.15:35:48::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2021-08-12.15:35:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-12.15:35:48::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:48::SCWMssOS::"Compiling dpdma"

TRACE::2021-08-12.15:35:50::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2021-08-12.15:35:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.15:35:50::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:50::SCWMssOS::"Compiling gpiops"

TRACE::2021-08-12.15:35:54::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2021-08-12.15:35:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.15:35:54::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:54::SCWMssOS::"Compiling iicps"

TRACE::2021-08-12.15:35:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2021-08-12.15:35:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.15:35:58::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:58::SCWMssOS::"Compiling ipipsu"

TRACE::2021-08-12.15:35:59::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2021-08-12.15:35:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-08-12.15:35:59::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:35:59::SCWMssOS::"Compiling resetps"

TRACE::2021-08-12.15:36:01::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2021-08-12.15:36:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.15:36:01::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:36:01::SCWMssOS::"Compiling rtcpsu"

TRACE::2021-08-12.15:36:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2021-08-12.15:36:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.15:36:03::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:36:03::SCWMssOS::"Compiling scugic"

TRACE::2021-08-12.15:36:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2021-08-12.15:36:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-08-12.15:36:05::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:36:06::SCWMssOS::"Compiling sdps"

TRACE::2021-08-12.15:36:09::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src"

TRACE::2021-08-12.15:36:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-12.15:36:09::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:36:09::SCWMssOS::"Compiling spips"

TRACE::2021-08-12.15:36:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2021-08-12.15:36:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-08-12.15:36:12::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:36:12::SCWMssOS::"Compiling standalone ARMv8 64 bit"

TRACE::2021-08-12.15:36:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2021-08-12.15:36:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.15:36:21::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:36:21::SCWMssOS::"Compiling sysmonpsu"

TRACE::2021-08-12.15:36:24::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2021-08-12.15:36:24::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.15:36:24::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:36:24::SCWMssOS::"Compiling ttcps"

TRACE::2021-08-12.15:36:26::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2021-08-12.15:36:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.15:36:26::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:36:26::SCWMssOS::"Compiling uartps"

TRACE::2021-08-12.15:36:30::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2021-08-12.15:36:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.15:36:30::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:36:30::SCWMssOS::"Compiling usbpsu"

TRACE::2021-08-12.15:36:35::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2021-08-12.15:36:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-08-12.15:36:35::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:36:35::SCWMssOS::"Compiling video_common"

TRACE::2021-08-12.15:36:39::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2021-08-12.15:36:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-12.15:36:39::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:36:39::SCWMssOS::"Compiling wdtps"

TRACE::2021-08-12.15:36:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_2/src"

TRACE::2021-08-12.15:36:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-08-12.15:36:41::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:36:41::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-08-12.15:36:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_0/src"

TRACE::2021-08-12.15:36:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-08-12.15:36:45::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:36:46::SCWMssOS::"Compiling xilpm library"

TRACE::2021-08-12.15:36:49::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_1/src"

TRACE::2021-08-12.15:36:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-08-12.15:36:49::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:36:49::SCWMssOS::"Compiling XilSecure Library"

TRACE::2021-08-12.15:36:54::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2021-08-12.15:36:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-08-12.15:36:54::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-08-12.15:36:54::SCWMssOS::"Compiling zdma"

TRACE::2021-08-12.15:36:56::SCWMssOS::'Finished building libraries'

TRACE::2021-08-12.15:36:57::SCWMssOS::Copying to export directory.
TRACE::2021-08-12.15:36:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-12.15:36:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-08-12.15:36:57::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-08-12.15:36:57::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-08-12.15:36:57::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-08-12.15:36:57::SCWPlatform::Started preparing the platform 
TRACE::2021-08-12.15:36:57::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-08-12.15:36:57::SCWSystem::dir created 
TRACE::2021-08-12.15:36:57::SCWSystem::Writing the bif 
TRACE::2021-08-12.15:36:57::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-12.15:36:57::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-12.15:36:57::SCWPlatform::Completed generating the platform
TRACE::2021-08-12.15:36:57::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:36:57::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:36:57::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:36:57::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:36:57::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:36:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:36:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:36:57::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:36:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:36:57::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.15:36:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:36:57::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-08-12.15:36:57::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:36:57::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:36:57::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:36:57::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:36:57::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:36:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:36:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:36:57::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:36:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:36:57::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.15:36:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:36:57::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-08-12.15:36:57::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:36:57::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:36:57::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:36:57::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:36:57::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:36:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:36:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:36:57::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:36:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:36:57::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:36:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:36:57::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:36:57::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b7f34352a1c52dafebfc5074491df406",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"81449ed874203b2d3de0f31e4f9d7668",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"79b91196e891370342e31e5175e47ec3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilpm:3.0", "xilsecure:4.1"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-12.15:36:57::SCWPlatform::updated the xpfm file.
TRACE::2021-08-12.15:36:57::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:36:57::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:36:57::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:36:57::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw
TRACE::2021-08-12.15:36:57::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.15:36:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-08-12.15:36:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-08-12.15:36:57::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-08-12.15:36:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.15:36:57::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-08-12.15:36:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-08-12.15:36:57::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/Hello_World/design_1_wrapper/psu_cortexa53_0/standalone_domain/bsp/system.mss
