Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/bastien/Documents/L3/S6/Archi/Project/Memory.qsys --block-symbol-file --output-directory=/home/bastien/Documents/L3/S6/Archi/Project/Memory --family="Cyclone IV E" --part=EP4CE115F29C8
Progress: Loading Project/Memory.qsys
Progress: Reading input file
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/bastien/Documents/L3/S6/Archi/Project/Memory.qsys --synthesis=VHDL --output-directory=/home/bastien/Documents/L3/S6/Archi/Project/Memory/synthesis --family="Cyclone IV E" --part=EP4CE115F29C8
Progress: Loading Project/Memory.qsys
Progress: Reading input file
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Memory: Generating Memory "Memory" for QUARTUS_SYNTH
Info: onchip_memory2_0: Starting RTL generation for module 'Memory_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/bastien/quartus/15.1/quartus/linux64/perl/bin/perl -I /home/bastien/quartus/15.1/quartus/linux64/perl/lib -I /home/bastien/quartus/15.1/quartus/sopc_builder/bin/europa -I /home/bastien/quartus/15.1/quartus/sopc_builder/bin/perl_lib -I /home/bastien/quartus/15.1/quartus/sopc_builder/bin -I /home/bastien/quartus/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/bastien/quartus/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/bastien/quartus/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Memory_onchip_memory2_0 --dir=/tmp/alt6891_4891596957269096696.dir/0001_onchip_memory2_0_gen/ --quartus_dir=/home/bastien/quartus/15.1/quartus --verilog --config=/tmp/alt6891_4891596957269096696.dir/0001_onchip_memory2_0_gen//Memory_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'Memory_onchip_memory2_0'
Info: onchip_memory2_0: "Memory" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: Memory: Done "Memory" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
