#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Dec 21 20:06:03 2021
# Process ID: 19000
# Current directory: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/synth_1
# Command line: vivado.exe -log GuessTheSequence.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source GuessTheSequence.tcl
# Log file: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/synth_1/GuessTheSequence.vds
# Journal file: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source GuessTheSequence.tcl -notrace
Command: synth_design -top GuessTheSequence -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1496
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'GuessTheSequence' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/GuessTheSequence.vhd:51]
INFO: [Synth 8-3491] module 'UnitaDiControllo' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/UnitaDiControllo.vhd:34' bound to instance 'Controllo' of component 'UnitaDiControllo' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/GuessTheSequence.vhd:131]
INFO: [Synth 8-638] synthesizing module 'UnitaDiControllo' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/UnitaDiControllo.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'UnitaDiControllo' (1#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/UnitaDiControllo.vhd:54]
INFO: [Synth 8-3491] module 'UnitaOperativa' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/UnitaOperativa.vhd:34' bound to instance 'Operativa' of component 'UnitaOperativa' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/GuessTheSequence.vhd:150]
INFO: [Synth 8-638] synthesizing module 'UnitaOperativa' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/UnitaOperativa.vhd:59]
INFO: [Synth 8-3491] module 'Player' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/Player.vhd:34' bound to instance 'PLY' of component 'Player' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/UnitaOperativa.vhd:104]
INFO: [Synth 8-638] synthesizing module 'Player' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/Player.vhd:49]
INFO: [Synth 8-3491] module 'Debauncer_block' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/Debauncer_block.vhd:34' bound to instance 'DB' of component 'Debauncer_block' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/Player.vhd:115]
INFO: [Synth 8-638] synthesizing module 'Debauncer_block' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/Debauncer_block.vhd:43]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 650000000 - type: integer 
INFO: [Synth 8-3491] module 'ButtonDebouncer' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Desktop/ButtonDebouncer.vhd:34' bound to instance 'BTN_g' of component 'ButtonDebouncer' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/Debauncer_block.vhd:63]
INFO: [Synth 8-638] synthesizing module 'ButtonDebouncer' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Desktop/ButtonDebouncer.vhd:46]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 650000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Desktop/ButtonDebouncer.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'ButtonDebouncer' (2#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Desktop/ButtonDebouncer.vhd:46]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 650000000 - type: integer 
INFO: [Synth 8-3491] module 'ButtonDebouncer' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Desktop/ButtonDebouncer.vhd:34' bound to instance 'BTN_g' of component 'ButtonDebouncer' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/Debauncer_block.vhd:63]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 650000000 - type: integer 
INFO: [Synth 8-3491] module 'ButtonDebouncer' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Desktop/ButtonDebouncer.vhd:34' bound to instance 'BTN_g' of component 'ButtonDebouncer' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/Debauncer_block.vhd:63]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 650000000 - type: integer 
INFO: [Synth 8-3491] module 'ButtonDebouncer' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Desktop/ButtonDebouncer.vhd:34' bound to instance 'BTN_g' of component 'ButtonDebouncer' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/Debauncer_block.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Debauncer_block' (3#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/Debauncer_block.vhd:43]
INFO: [Synth 8-3491] module 'button_interface' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/button_interface.vhd:34' bound to instance 'BI' of component 'button_interface' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/Player.vhd:127]
INFO: [Synth 8-638] synthesizing module 'button_interface' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/button_interface.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'button_interface' (4#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/button_interface.vhd:45]
INFO: [Synth 8-3491] module 'comparator' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/comparator.vhd:34' bound to instance 'CMP' of component 'comparator' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/Player.vhd:139]
INFO: [Synth 8-638] synthesizing module 'comparator' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/comparator.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'comparator' (5#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/comparator.vhd:47]
INFO: [Synth 8-3491] module 'mux_21' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/mux_21.vhd:34' bound to instance 'MUX' of component 'mux_21' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/Player.vhd:151]
INFO: [Synth 8-638] synthesizing module 'mux_21' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/mux_21.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/mux_21.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux_21' (6#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/mux_21.vhd:42]
INFO: [Synth 8-3491] module 'mux_21' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/mux_21.vhd:34' bound to instance 'MUX2' of component 'mux_21' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/Player.vhd:159]
	Parameter M bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'timer' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/timer.vhd:34' bound to instance 'TM' of component 'timer' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/Player.vhd:167]
INFO: [Synth 8-638] synthesizing module 'timer' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/timer.vhd:46]
	Parameter M bound to: 7 - type: integer 
	Parameter clock_frequency_in bound to: 100000000 - type: integer 
	Parameter clock_frequency_out bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/div.vhd:34' bound to instance 'divisore_fre' of component 'div' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/timer.vhd:74]
INFO: [Synth 8-638] synthesizing module 'div' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/div.vhd:47]
	Parameter clock_frequency_in bound to: 100000000 - type: integer 
	Parameter clock_frequency_out bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div' (7#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/div.vhd:47]
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'contatore_timer' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/contatore_timer.vhd:34' bound to instance 'c_timer' of component 'contatore_timer' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/timer.vhd:84]
INFO: [Synth 8-638] synthesizing module 'contatore_timer' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/contatore_timer.vhd:45]
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contatore_timer' (8#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/contatore_timer.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'timer' (9#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/timer.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Player' (10#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/Player.vhd:49]
INFO: [Synth 8-3491] module 'visual' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/visual.vhd:34' bound to instance 'VS' of component 'visual' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/UnitaOperativa.vhd:119]
INFO: [Synth 8-638] synthesizing module 'visual' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/visual.vhd:54]
INFO: [Synth 8-3491] module 'lsfr2' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/lsfr2.vhd:33' bound to instance 'random_data' of component 'lsfr2' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/visual.vhd:147]
INFO: [Synth 8-638] synthesizing module 'lsfr2' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/lsfr2.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'lsfr2' (11#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/lsfr2.vhd:39]
INFO: [Synth 8-3491] module 'ffd' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/ffd.vhd:34' bound to instance 'flipflopD' of component 'ffd' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/visual.vhd:151]
INFO: [Synth 8-638] synthesizing module 'ffd' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/ffd.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ffd' (12#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/ffd.vhd:42]
INFO: [Synth 8-3491] module 'codec' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/codec.vhd:34' bound to instance 'kodek' of component 'codec' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/visual.vhd:160]
INFO: [Synth 8-638] synthesizing module 'codec' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/codec.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'codec' (13#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/codec.vhd:43]
	Parameter CLKIN_freq bound to: 100000000 - type: integer 
	Parameter CLKOUT_freq bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'display_seven_segments' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:32' bound to instance 'visor' of component 'display_seven_segments' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/visual.vhd:169]
INFO: [Synth 8-638] synthesizing module 'display_seven_segments' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:46]
	Parameter CLKIN_freq bound to: 100000000 - type: integer 
	Parameter CLKOUT_freq bound to: 1000 - type: integer 
	Parameter CLKIN_freq bound to: 100000000 - type: integer 
	Parameter CLKOUT_freq bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'clock_filter' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Display7Seg - Vivado/clock_filter.vhd:32' bound to instance 'clk_filter' of component 'clock_filter' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:94]
INFO: [Synth 8-638] synthesizing module 'clock_filter' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Display7Seg - Vivado/clock_filter.vhd:44]
	Parameter CLKIN_freq bound to: 100000000 - type: integer 
	Parameter CLKOUT_freq bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_filter' (14#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Display7Seg - Vivado/clock_filter.vhd:44]
INFO: [Synth 8-3491] module 'counter_mod8' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Display7Seg - Vivado/counter_mod4.vhd:34' bound to instance 'counter_instance' of component 'counter_mod8' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:104]
INFO: [Synth 8-638] synthesizing module 'counter_mod8' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Display7Seg - Vivado/counter_mod4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'counter_mod8' (15#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Display7Seg - Vivado/counter_mod4.vhd:41]
INFO: [Synth 8-3491] module 'cathodes_manager' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:32' bound to instance 'cathodes_instance' of component 'cathodes_manager' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:112]
INFO: [Synth 8-638] synthesizing module 'cathodes_manager' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:87]
WARNING: [Synth 8-614] signal 'value' is read in the process but is not in the sensitivity list [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:84]
WARNING: [Synth 8-614] signal 'dots' is read in the process but is not in the sensitivity list [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'cathodes_manager' (16#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd:39]
INFO: [Synth 8-3491] module 'anodes_manager' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Display7Seg - Vivado/anodes_manager.vhd:32' bound to instance 'anodes_instance' of component 'anodes_manager' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:119]
INFO: [Synth 8-638] synthesizing module 'anodes_manager' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Display7Seg - Vivado/anodes_manager.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Display7Seg - Vivado/anodes_manager.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'anodes_manager' (17#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Display7Seg - Vivado/anodes_manager.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'display_seven_segments' (18#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd:46]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/counter.vhd:34' bound to instance 'score' of component 'counter' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/visual.vhd:183]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/counter.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'counter' (19#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/counter.vhd:43]
INFO: [Synth 8-3491] module 'level_velocity' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_velocity.vhd:34' bound to instance 'vel' of component 'level_velocity' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/visual.vhd:191]
INFO: [Synth 8-638] synthesizing module 'level_velocity' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_velocity.vhd:43]
	Parameter clock_frequency_in bound to: 100000000 - type: integer 
	Parameter clock_frequency_out bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'div' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/div.vhd:34' bound to instance 'div1' of component 'div' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_velocity.vhd:74]
INFO: [Synth 8-638] synthesizing module 'div__parameterized1' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/div.vhd:47]
	Parameter clock_frequency_in bound to: 100000000 - type: integer 
	Parameter clock_frequency_out bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div__parameterized1' (19#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/div.vhd:47]
	Parameter clock_frequency_in bound to: 100000000 - type: integer 
	Parameter clock_frequency_out bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'div' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/div.vhd:34' bound to instance 'div2' of component 'div' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_velocity.vhd:85]
INFO: [Synth 8-638] synthesizing module 'div__parameterized3' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/div.vhd:47]
	Parameter clock_frequency_in bound to: 100000000 - type: integer 
	Parameter clock_frequency_out bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div__parameterized3' (19#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/div.vhd:47]
	Parameter clock_frequency_in bound to: 100000000 - type: integer 
	Parameter clock_frequency_out bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'div' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/div.vhd:34' bound to instance 'div3' of component 'div' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_velocity.vhd:96]
INFO: [Synth 8-638] synthesizing module 'div__parameterized5' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/div.vhd:47]
	Parameter clock_frequency_in bound to: 100000000 - type: integer 
	Parameter clock_frequency_out bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div__parameterized5' (19#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/div.vhd:47]
	Parameter clock_frequency_in bound to: 100000000 - type: integer 
	Parameter clock_frequency_out bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'div' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/div.vhd:34' bound to instance 'div4' of component 'div' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_velocity.vhd:107]
INFO: [Synth 8-638] synthesizing module 'div__parameterized7' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/div.vhd:47]
	Parameter clock_frequency_in bound to: 100000000 - type: integer 
	Parameter clock_frequency_out bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div__parameterized7' (19#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/div.vhd:47]
INFO: [Synth 8-3491] module 'level_manager' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_manager.vhd:34' bound to instance 'lv_man' of component 'level_manager' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_velocity.vhd:118]
INFO: [Synth 8-638] synthesizing module 'level_manager' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_manager.vhd:45]
WARNING: [Synth 8-614] signal 'clock_div1' is read in the process but is not in the sensitivity list [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_manager.vhd:48]
WARNING: [Synth 8-614] signal 'clock_div2' is read in the process but is not in the sensitivity list [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_manager.vhd:48]
WARNING: [Synth 8-614] signal 'clock_div3' is read in the process but is not in the sensitivity list [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_manager.vhd:48]
WARNING: [Synth 8-614] signal 'clock_div4' is read in the process but is not in the sensitivity list [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_manager.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'level_manager' (20#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_manager.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'level_velocity' (21#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_velocity.vhd:43]
INFO: [Synth 8-3491] module 'display_led_controller' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/display_led_controller.vhd:34' bound to instance 'dsp_contr' of component 'display_led_controller' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/visual.vhd:199]
INFO: [Synth 8-638] synthesizing module 'display_led_controller' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/display_led_controller.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'display_led_controller' (22#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/display_led_controller.vhd:47]
	Parameter M bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'timer' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/timer.vhd:34' bound to instance 'TIM' of component 'timer' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/visual.vhd:211]
INFO: [Synth 8-638] synthesizing module 'timer__parameterized1' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/timer.vhd:46]
	Parameter M bound to: 1 - type: integer 
	Parameter clock_frequency_in bound to: 100000000 - type: integer 
	Parameter clock_frequency_out bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/div.vhd:34' bound to instance 'divisore_fre' of component 'div' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/timer.vhd:74]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'contatore_timer' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/contatore_timer.vhd:34' bound to instance 'c_timer' of component 'contatore_timer' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/timer.vhd:84]
INFO: [Synth 8-638] synthesizing module 'contatore_timer__parameterized1' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/contatore_timer.vhd:45]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contatore_timer__parameterized1' (22#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/contatore_timer.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'timer__parameterized1' (22#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/timer.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'visual' (23#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/visual.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'UnitaOperativa' (24#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/UnitaOperativa.vhd:59]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 650000000 - type: integer 
INFO: [Synth 8-3491] module 'ButtonDebouncer' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/imports/Desktop/ButtonDebouncer.vhd:34' bound to instance 'BTND' of component 'ButtonDebouncer' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/GuessTheSequence.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'GuessTheSequence' (25#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/GuessTheSequence.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1000.375 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/constrs_1/imports/esercizio_2/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/constrs_1/imports/esercizio_2/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/constrs_1/imports/esercizio_2/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/GuessTheSequence_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/GuessTheSequence_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1000.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'stato_corrente_reg' in module 'UnitaDiControllo'
INFO: [Synth 8-802] inferred FSM for state register 'stato_corrente_reg' in module 'comparator'
INFO: [Synth 8-802] inferred FSM for state register 'flag_reg' in module 'codec'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
               startgame |                          0000010 |                              001
               visualize |                          0000100 |                              010
                   match |                          0001000 |                              011
              viewresult |                          0010000 |                              110
          evaluatetmatch |                          0100000 |                              100
                endmatch |                          1000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stato_corrente_reg' using encoding 'one-hot' in module 'UnitaDiControllo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      q0 |                              001 |                               00
                      q1 |                              010 |                               01
                      q2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stato_corrente_reg' using encoding 'one-hot' in module 'comparator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 | 00000000000000000000000000000000
*
                 iSTATE0 |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'flag_reg' using encoding 'sequential' in module 'codec'
WARNING: [Synth 8-327] inferring latch for variable 'clock_out_reg' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.srcs/sources_1/new/level_manager.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 11    
	   2 Input   27 Bit       Adders := 2     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 34    
+---Muxes : 
	   3 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 12    
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 29    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-----------------------+--------------------------------------+---------------+----------------+
|Module Name            | RTL Object                           | Depth x Width | Implemented As | 
+-----------------------+--------------------------------------+---------------+----------------+
|cathodes_manager       | cathodes_for_digit                   | 32x7          | LUT            | 
|display_seven_segments | cathodes_instance/cathodes_for_digit | 32x7          | LUT            | 
+-----------------------+--------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1001.719 ; gain = 1.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1015.910 ; gain = 15.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1015.910 ; gain = 15.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1015.910 ; gain = 15.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1015.910 ; gain = 15.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1015.910 ; gain = 15.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1015.910 ; gain = 15.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1015.910 ; gain = 15.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |   129|
|3     |LUT1   |    14|
|4     |LUT2   |   205|
|5     |LUT3   |    56|
|6     |LUT4   |   157|
|7     |LUT5   |    62|
|8     |LUT6   |    96|
|9     |MUXF7  |     3|
|10    |MUXF8  |     1|
|11    |FDCE   |   302|
|12    |FDPE   |     1|
|13    |FDRE   |   269|
|14    |FDSE   |     1|
|15    |LD     |     1|
|16    |IBUF   |     7|
|17    |OBUF   |    19|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1015.910 ; gain = 15.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1015.910 ; gain = 15.535
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1015.910 ; gain = 15.535
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1022.695 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 134 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1022.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
123 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1022.695 ; gain = 22.320
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/esercizio_libero/esercizio_libero.runs/synth_1/GuessTheSequence.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file GuessTheSequence_utilization_synth.rpt -pb GuessTheSequence_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 21 20:06:45 2021...
