

================================================================
== Vivado HLS Report for 'mixer'
================================================================
* Date:           Thu Aug  2 10:17:18 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mixer
* Solution:       mixer
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      4.35|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   31|   31|    6|    6| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      -|       0|   2414|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|     54|    5761|   2076|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    166|
|Register         |        -|      -|    3165|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|     56|    8926|   4656|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|     25|       8|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |mixer_AXILiteS_s_axi_U    |mixer_AXILiteS_s_axi  |        2|      0|  116|  110|
    |mixer_m_V_m_axi_U         |mixer_m_V_m_axi       |        2|      0|  537|  677|
    |mixer_mul_51ns_47bkb_U1   |mixer_mul_51ns_47bkb  |        0|      9|  406|  113|
    |mixer_mul_51ns_48cud_U2   |mixer_mul_51ns_48cud  |        0|      9|  406|  113|
    |mixer_mul_51ns_48cud_U3   |mixer_mul_51ns_48cud  |        0|      9|  406|  113|
    |mixer_mul_51ns_48cud_U4   |mixer_mul_51ns_48cud  |        0|      9|  406|  113|
    |mixer_mul_51ns_48cud_U5   |mixer_mul_51ns_48cud  |        0|      9|  406|  113|
    |mixer_mul_51ns_48cud_U6   |mixer_mul_51ns_48cud  |        0|      9|  406|  113|
    |mixer_sub_97ns_97dEe_U7   |mixer_sub_97ns_97dEe  |        0|      0|  442|  101|
    |mixer_sub_98ns_98eOg_U8   |mixer_sub_98ns_98eOg  |        0|      0|  446|  102|
    |mixer_sub_98ns_98eOg_U9   |mixer_sub_98ns_98eOg  |        0|      0|  446|  102|
    |mixer_sub_98ns_98eOg_U10  |mixer_sub_98ns_98eOg  |        0|      0|  446|  102|
    |mixer_sub_98ns_98eOg_U11  |mixer_sub_98ns_98eOg  |        0|      0|  446|  102|
    |mixer_sub_98ns_98eOg_U12  |mixer_sub_98ns_98eOg  |        0|      0|  446|  102|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        4|     54| 5761| 2076|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |mixer_mul_mul_16ng8j_U14  |mixer_mul_mul_16ng8j  |  i0 * i1  |
    |mixer_mul_mul_16sfYi_U13  |mixer_mul_mul_16sfYi  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_11_1_fu_733_p2         |     +    |      0|  0|  63|          56|          56|
    |p_Val2_11_2_fu_1007_p2        |     +    |      0|  0|  63|          56|          56|
    |p_Val2_11_3_fu_1140_p2        |     +    |      0|  0|  63|          56|          56|
    |p_Val2_11_4_fu_853_p2         |     +    |      0|  0|  63|          56|          56|
    |p_Val2_11_5_fu_1238_p2        |     +    |      0|  0|  63|          56|          56|
    |p_Val2_8_1_fu_561_p2          |     +    |      0|  0|  40|          33|          33|
    |p_Val2_8_2_fu_393_p2          |     +    |      0|  0|  39|          32|          32|
    |p_Val2_8_6_fu_545_p2          |     +    |      0|  0|  40|          33|          33|
    |p_Val2_s_8_fu_899_p2          |     +    |      0|  0|  63|          56|          56|
    |tmp_10_fu_421_p2              |     +    |      0|  0|  39|          32|          32|
    |tmp_19_fu_347_p2              |     +    |      0|  0|  23|          15|          16|
    |tmp_25_fu_480_p2              |     +    |      0|  0|  39|          32|          32|
    |neg_ti1_fu_824_p2             |     -    |      0|  0|  56|           1|          49|
    |neg_ti2_fu_693_p2             |     -    |      0|  0|  56|           1|          49|
    |neg_ti3_fu_973_p2             |     -    |      0|  0|  56|           1|          49|
    |neg_ti4_fu_1053_p2            |     -    |      0|  0|  56|           1|          49|
    |neg_ti9_fu_795_p2             |     -    |      0|  0|  56|           1|          49|
    |neg_ti_fu_1186_p2             |     -    |      0|  0|  56|           1|          49|
    |p_Val2_8_4_fu_529_p2          |     -    |      0|  0|  40|          33|          33|
    |p_Val2_8_8_fu_446_p2          |     -    |      0|  0|  40|          33|          33|
    |p_Val2_8_s_fu_466_p2          |     -    |      0|  0|  40|          33|          33|
    |tmp_28_fu_484_p2              |     -    |      0|  0|  39|          32|          32|
    |tmp_33_fu_505_p2              |     -    |      0|  0|  39|          32|          32|
    |tmp_7_fu_369_p2               |     -    |      0|  0|  39|           1|          32|
    |ap_block_pp0_stage0_01001     |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage1_01001     |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage3_11001     |    and   |      0|  0|   8|           1|           1|
    |ap_condition_665              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_675              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_685              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_695              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_705              |    and   |      0|  0|   8|           1|           1|
    |ap_condition_712              |    and   |      0|  0|   8|           1|           1|
    |grp_fu_230_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |grp_fu_236_p2                 |   icmp   |      0|  0|  13|          16|          15|
    |tmp_1_fu_266_p2               |   icmp   |      0|  0|  13|          16|          15|
    |tmp_21_fu_989_p2              |   icmp   |      0|  0|  18|          19|          15|
    |tmp_22_1_fu_830_p2            |   icmp   |      0|  0|  18|          19|          15|
    |tmp_22_2_fu_1122_p2           |   icmp   |      0|  0|  18|          19|          15|
    |tmp_22_3_fu_1220_p2           |   icmp   |      0|  0|  18|          19|          15|
    |tmp_22_4_fu_979_p2            |   icmp   |      0|  0|  18|          19|          15|
    |tmp_22_5_fu_1289_p2           |   icmp   |      0|  0|  18|          19|          15|
    |tmp_2_fu_304_p2               |   icmp   |      0|  0|  13|          16|          15|
    |tmp_fu_261_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_11001     |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage1_11001     |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage2_11001     |    or    |      0|  0|   8|           1|           1|
    |tmp_13_fu_300_p2              |    or    |      0|  0|   8|           1|           1|
    |tmp_36_fu_353_p2              |    or    |      0|  0|   8|           1|           1|
    |tmp_3_fu_289_p2               |    or    |      0|  0|   8|           1|           1|
    |tmp_40_fu_1103_p2             |    or    |      0|  0|   8|           1|           1|
    |tmp_41_fu_938_p2              |    or    |      0|  0|   8|           1|           1|
    |tmp_42_fu_1208_p2             |    or    |      0|  0|   8|           1|           1|
    |tmp_43_fu_1277_p2             |    or    |      0|  0|   8|           1|           1|
    |tmp_44_fu_1075_p2             |    or    |      0|  0|   8|           1|           1|
    |tmp_45_fu_1310_p2             |    or    |      0|  0|   8|           1|           1|
    |tmp_s_fu_249_p2               |    or    |      0|  0|   8|           1|           1|
    |p_Val2_12_1_fu_942_p3         |  select  |      0|  0|  16|           1|          16|
    |p_Val2_12_2_fu_1212_p3        |  select  |      0|  0|  16|           1|          16|
    |p_Val2_12_3_fu_1281_p3        |  select  |      0|  0|  16|           1|          16|
    |p_Val2_12_4_fu_1079_p3        |  select  |      0|  0|  16|           1|          16|
    |p_Val2_12_5_fu_1314_p3        |  select  |      0|  0|  16|           1|          16|
    |p_Val2_1_fu_253_p3            |  select  |      0|  0|  16|           1|          16|
    |p_Val2_5_fu_1107_p3           |  select  |      0|  0|  16|           1|          16|
    |p_Val2_s_fu_293_p3            |  select  |      0|  0|  16|           1|          16|
    |p_regs_in_V_load_1_fu_242_p3  |  select  |      0|  0|  16|           1|          16|
    |p_regs_in_V_load_fu_282_p3    |  select  |      0|  0|  16|           1|          16|
    |phitmp_1_cast_fu_931_p3       |  select  |      0|  0|  15|           1|           1|
    |phitmp_2_cast_fu_1201_p3      |  select  |      0|  0|  15|           1|           1|
    |phitmp_3_cast_fu_1270_p3      |  select  |      0|  0|  15|           1|           1|
    |phitmp_4_cast_fu_1068_p3      |  select  |      0|  0|  15|           1|           1|
    |phitmp_5_cast_fu_1303_p3      |  select  |      0|  0|  15|           1|           1|
    |phitmp_cast_fu_1096_p3        |  select  |      0|  0|  15|           1|           1|
    |tmp_11_fu_886_p3              |  select  |      0|  0|  49|           1|          49|
    |tmp_22_fu_720_p3              |  select  |      0|  0|  49|           1|          49|
    |tmp_26_fu_994_p3              |  select  |      0|  0|  49|           1|          49|
    |tmp_29_fu_1127_p3             |  select  |      0|  0|  49|           1|          49|
    |tmp_31_fu_840_p3              |  select  |      0|  0|  49|           1|          49|
    |tmp_34_fu_1225_p3             |  select  |      0|  0|  49|           1|          49|
    |tmp_37_fu_309_p3              |  select  |      0|  0|  16|           1|          16|
    |tmp_38_fu_316_p3              |  select  |      0|  0|  16|           1|          16|
    |tmp_51_fu_817_p3              |  select  |      0|  0|  49|           1|          49|
    |tmp_52_fu_375_p3              |  select  |      0|  0|  16|           1|          16|
    |tmp_57_fu_686_p3              |  select  |      0|  0|  49|           1|          49|
    |tmp_61_fu_966_p3              |  select  |      0|  0|  49|           1|          49|
    |tmp_65_fu_1046_p3             |  select  |      0|  0|  49|           1|          49|
    |tmp_69_fu_788_p3              |  select  |      0|  0|  49|           1|          49|
    |tmp_73_fu_1179_p3             |  select  |      0|  0|  49|           1|          49|
    |ap_enable_pp0                 |    xor   |      0|  0|   8|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0|2414|         931|        1996|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter0     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5     |   9|          2|    1|          2|
    |ap_sig_ioackin_m_V_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_m_V_WREADY   |   9|          2|    1|          2|
    |m_V_WDATA                   |  38|          7|   16|        112|
    |m_V_blk_n_AW                |   9|          2|    1|          2|
    |m_V_blk_n_B                 |   9|          2|    1|          2|
    |m_V_blk_n_W                 |   9|          2|    1|          2|
    |regs_in_V_address0          |  27|          5|    2|         10|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 166|         33|   26|        143|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_reg_ioackin_m_V_AWREADY        |   1|   0|    1|          0|
    |ap_reg_ioackin_m_V_WREADY         |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_46_reg_1518  |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_52_reg_1451  |  16|   0|   16|          0|
    |ap_reg_pp0_iter2_tmp_74_reg_1466  |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_78_reg_1554  |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_82_reg_1565  |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_86_reg_1500  |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_90_reg_1576  |   1|   0|    1|          0|
    |mul1_reg_1617                     |  98|   0|   98|          0|
    |mul2_reg_1592                     |  97|   0|   97|          0|
    |mul3_reg_1607                     |  98|   0|   98|          0|
    |mul4_reg_1642                     |  98|   0|   98|          0|
    |mul5_reg_1687                     |  98|   0|   98|          0|
    |mul_reg_1743                      |  98|   0|   98|          0|
    |neg_mul1_reg_1657                 |  98|   0|   98|          0|
    |neg_mul2_reg_1627                 |  97|   0|   97|          0|
    |neg_mul3_reg_1722                 |  98|   0|   98|          0|
    |neg_mul4_reg_1652                 |  98|   0|   98|          0|
    |neg_mul5_reg_1784                 |  98|   0|   98|          0|
    |neg_mul_reg_1830                  |  98|   0|   98|          0|
    |neg_ti1_reg_1712                  |  49|   0|   49|          0|
    |neg_ti2_reg_1637                  |  49|   0|   49|          0|
    |neg_ti3_reg_1779                  |  49|   0|   49|          0|
    |neg_ti4_reg_1820                  |  49|   0|   49|          0|
    |neg_ti9_reg_1702                  |  49|   0|   49|          0|
    |neg_ti_reg_1877                   |  49|   0|   49|          0|
    |p_Val2_11_1_reg_1671              |  56|   0|   56|          0|
    |p_Val2_11_2_reg_1799              |  56|   0|   56|          0|
    |p_Val2_11_3_reg_1856              |  56|   0|   56|          0|
    |p_Val2_11_4_reg_1727              |  56|   0|   56|          0|
    |p_Val2_11_5_reg_1892              |  56|   0|   56|          0|
    |p_Val2_12_1_reg_1769              |  16|   0|   16|          0|
    |p_Val2_12_2_reg_1882              |  16|   0|   16|          0|
    |p_Val2_12_3_reg_1908              |  16|   0|   16|          0|
    |p_Val2_12_4_reg_1825              |  16|   0|   16|          0|
    |p_Val2_12_5_reg_1918              |  16|   0|   16|          0|
    |p_Val2_1_reg_1366                 |  16|   0|   16|          0|
    |p_Val2_4_cast_reg_1472            |  18|   0|   32|         14|
    |p_Val2_5_reg_1835                 |  16|   0|   16|          0|
    |p_Val2_8_1_reg_1571               |  33|   0|   33|          0|
    |p_Val2_8_2_reg_1461               |  17|   0|   32|         15|
    |p_Val2_8_4_reg_1549               |  33|   0|   33|          0|
    |p_Val2_8_6_reg_1560               |  33|   0|   33|          0|
    |p_Val2_8_8_reg_1495               |  18|   0|   33|         15|
    |p_Val2_8_s_reg_1513               |  33|   0|   33|          0|
    |p_Val2_s_8_reg_1753               |  56|   0|   56|          0|
    |p_Val2_s_reg_1419                 |  16|   0|   16|          0|
    |p_shl_cast2_reg_1506              |  18|   0|   33|         15|
    |p_shl_reg_1441                    |  16|   0|   31|         15|
    |reg_226                           |  16|   0|   16|          0|
    |regs_in_V_load_3_reg_1398         |  16|   0|   16|          0|
    |regs_in_V_load_reg_1343           |  16|   0|   16|          0|
    |scaled_power_V_1_reg_1676         |  19|   0|   19|          0|
    |scaled_power_V_2_reg_1804         |  19|   0|   19|          0|
    |scaled_power_V_3_reg_1861         |  19|   0|   19|          0|
    |scaled_power_V_4_reg_1732         |  19|   0|   19|          0|
    |scaled_power_V_5_reg_1897         |  19|   0|   19|          0|
    |scaled_power_V_reg_1758           |  19|   0|   19|          0|
    |tmp_10_reg_1479                   |  32|   0|   32|          0|
    |tmp_16_cast_reg_1662              |  16|   0|   56|         40|
    |tmp_17_reg_1405                   |   1|   0|    1|          0|
    |tmp_1_reg_1382                    |   1|   0|    1|          0|
    |tmp_20_reg_1456                   |  16|   0|   31|         15|
    |tmp_21_reg_1794                   |   1|   0|    1|          0|
    |tmp_22_1_reg_1717                 |   1|   0|    1|          0|
    |tmp_22_2_reg_1851                 |   1|   0|    1|          0|
    |tmp_22_3_reg_1887                 |   1|   0|    1|          0|
    |tmp_22_4_reg_1789                 |   1|   0|    1|          0|
    |tmp_22_5_reg_1913                 |   1|   0|    1|          0|
    |tmp_24_reg_1489                   |  32|   0|   32|          0|
    |tmp_25_reg_1524                   |  32|   0|   32|          0|
    |tmp_28_reg_1529                   |  32|   0|   32|          0|
    |tmp_2_reg_1425                    |   1|   0|    1|          0|
    |tmp_33_reg_1539                   |  32|   0|   32|          0|
    |tmp_38_reg_1430                   |  16|   0|   16|          0|
    |tmp_3_cast_reg_1413               |  32|   0|   32|          0|
    |tmp_46_reg_1518                   |   1|   0|    1|          0|
    |tmp_49_reg_1622                   |  32|   0|   32|          0|
    |tmp_4_reg_1350                    |   1|   0|    1|          0|
    |tmp_50_reg_1707                   |  49|   0|   49|          0|
    |tmp_52_reg_1451                   |  16|   0|   16|          0|
    |tmp_53_reg_1763                   |   1|   0|    1|          0|
    |tmp_56_reg_1632                   |  49|   0|   49|          0|
    |tmp_5_reg_1356                    |   1|   0|    1|          0|
    |tmp_60_reg_1774                   |  49|   0|   49|          0|
    |tmp_64_reg_1815                   |  49|   0|   49|          0|
    |tmp_68_reg_1697                   |  49|   0|   49|          0|
    |tmp_6_reg_1435                    |  32|   0|   32|          0|
    |tmp_72_reg_1872                   |  49|   0|   49|          0|
    |tmp_74_reg_1466                   |   1|   0|    1|          0|
    |tmp_76_reg_1597                   |  31|   0|   31|          0|
    |tmp_77_reg_1681                   |   1|   0|    1|          0|
    |tmp_78_reg_1554                   |   1|   0|    1|          0|
    |tmp_7_reg_1446                    |  17|   0|   32|         15|
    |tmp_80_reg_1647                   |  32|   0|   32|          0|
    |tmp_81_reg_1809                   |   1|   0|    1|          0|
    |tmp_82_reg_1565                   |   1|   0|    1|          0|
    |tmp_84_reg_1692                   |  32|   0|   32|          0|
    |tmp_85_reg_1866                   |   1|   0|    1|          0|
    |tmp_86_reg_1500                   |   1|   0|    1|          0|
    |tmp_88_reg_1612                   |  32|   0|   32|          0|
    |tmp_89_reg_1737                   |   1|   0|    1|          0|
    |tmp_8_reg_1387                    |   1|   0|    1|          0|
    |tmp_90_reg_1576                   |   1|   0|    1|          0|
    |tmp_92_reg_1748                   |  32|   0|   32|          0|
    |tmp_93_reg_1902                   |   1|   0|    1|          0|
    |tmp_9_reg_1393                    |   1|   0|    1|          0|
    |tmp_reg_1376                      |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |3165|   0| 3309|        144|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs |     mixer    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     mixer    | return value |
|interrupt               | out |    1| ap_ctrl_hs |     mixer    | return value |
|m_axi_m_V_AWVALID       | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWREADY       |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWADDR        | out |   32|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWID          | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWLEN         | out |    8|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWSIZE        | out |    3|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWBURST       | out |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWLOCK        | out |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWCACHE       | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWPROT        | out |    3|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWQOS         | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWREGION      | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_AWUSER        | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WVALID        | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WREADY        |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WDATA         | out |   32|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WSTRB         | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WLAST         | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WID           | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_WUSER         | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARVALID       | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARREADY       |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARADDR        | out |   32|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARID          | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARLEN         | out |    8|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARSIZE        | out |    3|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARBURST       | out |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARLOCK        | out |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARCACHE       | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARPROT        | out |    3|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARQOS         | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARREGION      | out |    4|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_ARUSER        | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RVALID        |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RREADY        | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RDATA         |  in |   32|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RLAST         |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RID           |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RUSER         |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_RRESP         |  in |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_BVALID        |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_BREADY        | out |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_BRESP         |  in |    2|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_BID           |  in |    1|    m_axi   |      m_V     |    pointer   |
|m_axi_m_V_BUSER         |  in |    1|    m_axi   |      m_V     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

