<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001210A1-20030102-D00000.TIF SYSTEM "US20030001210A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001210A1-20030102-D00001.TIF SYSTEM "US20030001210A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001210A1-20030102-D00002.TIF SYSTEM "US20030001210A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001210A1-20030102-D00003.TIF SYSTEM "US20030001210A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001210A1-20030102-D00004.TIF SYSTEM "US20030001210A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001210A1-20030102-D00005.TIF SYSTEM "US20030001210A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030001210A1-20030102-D00006.TIF SYSTEM "US20030001210A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030001210A1-20030102-D00007.TIF SYSTEM "US20030001210A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030001210A1-20030102-D00008.TIF SYSTEM "US20030001210A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030001210A1-20030102-D00009.TIF SYSTEM "US20030001210A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030001210A1-20030102-D00010.TIF SYSTEM "US20030001210A1-20030102-D00010.TIF" NDATA TIF>
<!ENTITY US20030001210A1-20030102-D00011.TIF SYSTEM "US20030001210A1-20030102-D00011.TIF" NDATA TIF>
<!ENTITY US20030001210A1-20030102-D00012.TIF SYSTEM "US20030001210A1-20030102-D00012.TIF" NDATA TIF>
<!ENTITY US20030001210A1-20030102-D00013.TIF SYSTEM "US20030001210A1-20030102-D00013.TIF" NDATA TIF>
<!ENTITY US20030001210A1-20030102-D00014.TIF SYSTEM "US20030001210A1-20030102-D00014.TIF" NDATA TIF>
<!ENTITY US20030001210A1-20030102-D00015.TIF SYSTEM "US20030001210A1-20030102-D00015.TIF" NDATA TIF>
<!ENTITY US20030001210A1-20030102-D00016.TIF SYSTEM "US20030001210A1-20030102-D00016.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001210</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10011774</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20011211</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2001-197190</doc-number>
</priority-application-number>
<filing-date>20010628</filing-date>
<country-code>JP</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L027/01</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>257</class>
<subclass>351000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Semiconductor device having element isolation region and method for manufacture thereof</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Satoshi</given-name>
<family-name>Rittaku</family-name>
</name>
<residence>
<residence-non-us>
<city>Tokyo</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<assignee>
<organization-name>Mitsubishi Denki Kabushiki Kaisha</organization-name>
<assignee-type>03</assignee-type>
</assignee>
<correspondence-address>
<name-1>McDermott, Will &amp; Emery</name-1>
<name-2></name-2>
<address>
<address-1>600 13th Street, N.W.</address-1>
<city>Washington</city>
<state>DC</state>
<postalcode>20005-3096</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">An n-type buried diffusion layer is formed on the surface layer of the prescribed area of a p-type silicon substrate, and a p-type first high-concentration isolation diffusion layer is formed in the silicon substrate so as to surround the buried diffusion layer. An n-type epitaxial layer is formed on the silicon substrate, the buried diffusion layer, and the first high-concentration isolation diffusion layer. A p-type second high-concentration isolation diffusion layer is formed in the epitaxial layer on the first high-concentration isolation diffusion layer. A p-type low-concentration isolation diffusion layer for isolating the epitaxial layer into a plurality of island regions is formed in the epitaxial layer on the second high-concentration isolation diffusion layer. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates to a semiconductor device and a method for the manufacture thereof. More specifically, the present invention relates to the improvement of latch-up resistance of Bi-CMOS integrated circuits. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Description of the Background Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> A Bi-CMOS integrated circuit, in which bipolar transistors and CMOS transistors are formed on a single substrate, has been manufactured. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> In recent years, techniques for reducing the size of Bi-CMOS integrated circuits, in particular, techniques for reducing the size of bipolar transistors have been proposed. For example, in order to solve the problem of high occupying ratio of element isolation region in the area where bipolar transistors are formed, there have been proposed a large number of techniques for reducing the size of Bi-CMOS integrated circuits by element isolation using trench forming techniques. However, since trench forming techniques have problems of technical difficulties or manufacturing costs, separation techniques by junction forming have still been used. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> A conventional semiconductor device and a method for the manufacture thereof will be described below. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> First, a conventional semiconductor device (Bi-CMOS integrated circuit) will be described. <cross-reference target="DRAWINGS">FIGS. 23 and 24</cross-reference> are cross-sectional views for illustrating a conventional semiconductor device. Specifically, <cross-reference target="DRAWINGS">FIG. 23</cross-reference> shows a first island region in which a p-type diffusion resistor element is formed, a second island region in which an npn transistor is formed, and an element isolation region for isolating these island regions in a conventional Bi-CMOS integrated circuit. <cross-reference target="DRAWINGS">FIG. 24</cross-reference> shows a third island region in which a CMOS transistor is formed in a conventional Bi-CMOS integrated circuit. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> In <cross-reference target="DRAWINGS">FIGS. 23 and 24</cross-reference>, the reference numeral <highlight><bold>1</bold></highlight> represents a p-type silicon substrate, <highlight><bold>2</bold></highlight> represents an n-type buried diffusion layer, <highlight><bold>3</bold></highlight> represents a p-type first high-concentration isolation diffusion layer formed in the silicon substrate <highlight><bold>1</bold></highlight> and for isolating lower layer (deep layer) elements, and <highlight><bold>4</bold></highlight> represents an n-type epitaxial layer. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> The reference numeral <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>represents a p-type low-concentration isolation diffusion layer formed in the epitaxial layer <highlight><bold>4</bold></highlight> and for isolating upper layer elements. The reference numeral <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>represents a p-type well region, which is formed in a third island region C of the epitaxial layer <highlight><bold>4</bold></highlight> simultaneously with the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a, </italic></highlight>and in which an NMOS transistor is formed. The reference numeral <highlight><bold>6</bold></highlight> represents an n-type well region, which is formed in the third island region C, and in which a PMOS transistor is formed. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> The reference numeral <highlight><bold>7</bold></highlight> represents gate electrodes of the MOS transistors, <highlight><bold>8</bold></highlight><highlight><italic>a </italic></highlight>represents an n-type diffusion region constituting an electrode forming region, <highlight><bold>8</bold></highlight><highlight><italic>b </italic></highlight>represents an n-type diffusion region constituting the bipolar transistor, <highlight><bold>8</bold></highlight><highlight><italic>c </italic></highlight>represents an n-type diffusion region constituting the source-drain region of the NMOS transistor, <highlight><bold>9</bold></highlight><highlight><italic>a </italic></highlight>represents a p-type diffusion region constituting a p-type diffused resistorelement, <highlight><bold>9</bold></highlight><highlight><italic>b </italic></highlight>represents a p-type diffusion region constituting the bipolar transistor, <highlight><bold>9</bold></highlight><highlight><italic>c </italic></highlight>represents a p-type diffusion region constituting the source-drain region of the PMOS transistor, and <highlight><bold>11</bold></highlight> represents a field insulating film. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> The reference symbol A represents an n-type first island region, B represents an n-type second island region, C represents a third island region, and Q<highlight><bold>1</bold></highlight>, Q<highlight><bold>2</bold></highlight>, Q<highlight><bold>3</bold></highlight>, and Q<highlight><bold>4</bold></highlight> represent parasitic transistors. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIGS. 23 and 24</cross-reference>, the epitaxial layer <highlight><bold>4</bold></highlight> is separated into a plurality of island regions A, B, and C by the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>and the first high-concentration isolation diffusion layer <highlight><bold>3</bold></highlight> formed in the element-isolation region. The n-type diffusion region <highlight><bold>8</bold></highlight><highlight><italic>b </italic></highlight>is fixed to the normal (ON) potential Vcc. The p-type silicon substrate <highlight><bold>1</bold></highlight> is fixed to GND (not shown). </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> Next, a method for manufacturing the above-described semiconductor device will be described below. FIGS. <highlight><bold>25</bold></highlight> to <highlight><bold>29</bold></highlight> are cross-sectional views for illustrating a conventional method for manufacturing a semiconductor device. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> First, as <cross-reference target="DRAWINGS">FIG. 25</cross-reference> shows, a silicon oxide film <highlight><bold>100</bold></highlight> is formed on a p-type silicon substrate <highlight><bold>1</bold></highlight>. Next, the silicon oxide film <highlight><bold>100</bold></highlight> is patterned. Then, an n-type impurity is implanted using the silicon oxide film <highlight><bold>100</bold></highlight> as a mask (hard mask), and the substrate <highlight><bold>1</bold></highlight> is subjected to annealing (heat treatment). Then the silicon oxide film <highlight><bold>100</bold></highlight> is removed. Thereby, an n-type buried diffusion layer <highlight><bold>2</bold></highlight> is formed. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 26, a</cross-reference> silicon oxide film <highlight><bold>101</bold></highlight> is formed on the silicon substrate <highlight><bold>1</bold></highlight>. Then, the silicon oxide film <highlight><bold>101</bold></highlight> is patterned. Furthermore, a p-type impurity is implanted using the silicon oxide film <highlight><bold>101</bold></highlight> as a mask, and the substrate <highlight><bold>1</bold></highlight> is subjected to annealing. Then the silicon oxide film <highlight><bold>101</bold></highlight> is removed. Thereby, a first high-concentration isolation diffusion layer <highlight><bold>3</bold></highlight> is formed. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 27</cross-reference>, an n-type epitaxial layer <highlight><bold>4</bold></highlight> is formed on the silicon substrate <highlight><bold>1</bold></highlight>, the buried diffusion layer <highlight><bold>2</bold></highlight>, and the first high-concentration isolation diffusion layer <highlight><bold>3</bold></highlight> using the epitaxial method. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 28, a</cross-reference> low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>and a p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>(see <cross-reference target="DRAWINGS">FIG. 24</cross-reference>) are selectively and simultaneously formed using photolithography, the implantation of a p-type impurity, and annealing at a high temperature. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> Then, in the same manner as the above-described p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b, </italic></highlight>an n-type well region <highlight><bold>6</bold></highlight> (see <cross-reference target="DRAWINGS">FIG. 24</cross-reference>) is selectively formed using photolithography, the implantation of a p-type impurity, and annealing at a high temperature. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 29, a</cross-reference> field insulating film <highlight><bold>11</bold></highlight> is formed on the prescribed area of the epitaxial layer <highlight><bold>4</bold></highlight>. Then, gate electrodes <highlight><bold>7</bold></highlight> (see <cross-reference target="DRAWINGS">FIG. 24</cross-reference>) are formed on the epitaxial layer <highlight><bold>4</bold></highlight>, and n-type diffusion regions <highlight><bold>8</bold></highlight><highlight><italic>a, </italic></highlight><highlight><bold>8</bold></highlight><highlight><italic>b, </italic></highlight>and <highlight><bold>8</bold></highlight><highlight><italic>c </italic></highlight>are selectively formed in the epitaxial layer <highlight><bold>4</bold></highlight>. Next, p-type diffusion regions <highlight><bold>9</bold></highlight><highlight><italic>a, </italic></highlight><highlight><bold>9</bold></highlight><highlight><italic>b, </italic></highlight>and <highlight><bold>9</bold></highlight><highlight><italic>c </italic></highlight>are selectively formed in the epitaxial layer <highlight><bold>4</bold></highlight>. Thereby, a p-type diffused resistor element having the p-type diffusion regions <highlight><bold>9</bold></highlight><highlight><italic>a </italic></highlight>is formed in the first island region A, and a bipolar transistor having the n-type diffusion region <highlight><bold>8</bold></highlight><highlight><italic>b </italic></highlight>is formed in the second island region B. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> Also at the same time, an NMOS transistor is formed in the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b, </italic></highlight>and a PMOS transistor is formed in the n-type well region <highlight><bold>6</bold></highlight> (see <cross-reference target="DRAWINGS">FIG. 24</cross-reference>). Thus, a CMOS transistor is formed in the third island region C. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> However, the recent downsizing of semiconductor devices has inevitably shortened the distance between junctions, and in the operation of circuits, the operation of parasitic transistors induced in junction separation has not been ignored. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> In the above-described conventional semiconductor device, the potential of the p-type diffusion region <highlight><bold>9</bold></highlight><highlight><italic>a </italic></highlight>becomes momentarily higher than the potential of the first island region A in the transient state between ON and OFF of Vcc, and current flows from the p-type diffusion region <highlight><bold>9</bold></highlight><highlight><italic>a </italic></highlight>to the first island region A. Thereby the parasitic pnp transistor Q<highlight><bold>1</bold></highlight> that uses the p-type diffusion region <highlight><bold>9</bold></highlight><highlight><italic>a </italic></highlight>as the emitter, the first island region A as the base, and the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>as the collector operates, and current flows into the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a. </italic></highlight>Here, when the current flows into the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a, </italic></highlight>the potential of the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>elevates due to the resistance of the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>itself. Due to the elevation of the potential, the parasitic npn transistor Q<highlight><bold>2</bold></highlight> that uses the second island region B as the emitter, the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>as the base, and the first island region A as the collector conducts. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> As described above, when parasitic transistors Q<highlight><bold>1</bold></highlight> and Q<highlight><bold>2</bold></highlight> operate, a continuous excessive current flows between the p-type diffusion region <highlight><bold>9</bold></highlight> and the second island region B. Thus, the problem of a latch-up phenomenon arises. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> Similarly in the third island region C shown in <cross-reference target="DRAWINGS">FIG. 24</cross-reference>, there is a parasitic pnp transistor Q<highlight><bold>4</bold></highlight> that uses the p-type diffusion region <highlight><bold>9</bold></highlight><highlight><italic>c, </italic></highlight>which is the source-drain region of the PMOS transistor, as the emitter, the n-type well region <highlight><bold>6</bold></highlight> as the base, and the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>as the collector; and there is a parasitic npn transistor Q<highlight><bold>3</bold></highlight> that uses the buried diffusion layer <highlight><bold>2</bold></highlight> as the collector, the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>as the base, and the n-type well region <highlight><bold>8</bold></highlight><highlight><italic>c, </italic></highlight>which is the source-drain region of the NMOS transistor, as the emitter. In the transient state between ON and OFF of Vcc, current flows from the p-type diffusion region <highlight><bold>9</bold></highlight> to the n-type well region <highlight><bold>6</bold></highlight>, and the parasitic pnp transistor Q<highlight><bold>4</bold></highlight> operates. Thereby, current flows in the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b, </italic></highlight>and the potential of the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>elevates. Since the current gain of parasitic bipolar transistors Q<highlight><bold>3</bold></highlight> and Q<highlight><bold>4</bold></highlight> increases at this time, a continuous excessive current flows between (the source-drain region <highlight><bold>9</bold></highlight><highlight><italic>c </italic></highlight>of) the PMOS transistor and (the source-drain region <highlight><bold>8</bold></highlight><highlight><italic>c </italic></highlight>of) NMOS transistor. Thus, the problem of a latch-up phenomenon arises. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> Although increase in the distance between the p-type diffusion region <highlight><bold>9</bold></highlight> and the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a, </italic></highlight>or increase in the width of the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>is effective to inhibit the operation of the above-described parasitic transistors, any of these goes against the current requirement of downsizing. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> Also in a semiconductor device manufactured by the conventional manufacturing method, the concentration gradient of impurities is formed in the junction between the first high-concentration isolation diffusion layer <highlight><bold>3</bold></highlight> and the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a, </italic></highlight>and in the junction between the buried diffusion layer <highlight><bold>2</bold></highlight> and the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b, </italic></highlight>depending on the thickness and impurity content of the epitaxial layer <highlight><bold>4</bold></highlight>, and on the conditions of heat treatment (temperature, time). Lowering the temperature and reducing the time of heat-treatment to meet the current requirement of downsizing may result in insufficient diffusion of the impurities in the above-described junctions, and may cause a high-resistance layer to be formed in the above-described junctions. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> Therefore, the conduction of the above-described parasitic pnp transistor Q<highlight><bold>1</bold></highlight> causes the potential of the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>to elevate easily. Similarly in the third island region C, the conduction of the parasitic pnp transistor Q<highlight><bold>4</bold></highlight> causes the potential of the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>to elevate easily. Thus, the problem of a high possibility of a latch-up phenomenon arises. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> Alternatively, a method for lowering the resistance of the above-described junctions can be considered by increasing the impurity content for forming the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a, </italic></highlight>or by increasing the time for heat treatment after the implantation of impurities. However, since the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>is formed simultaneously with the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>of the NMOS transistor, the driving ability of the NMOS transistor takes precedence. Furthermore, since the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>is formed considering the control of side diffusion to inhibit the isolating width. In other words, since increase in impurity content or heat-treatment time leads to the deterioration of the performance of the NMOS transistor, and to increase in the element area of the bipolar transistor, the problem of going against the improvement of performance by downsizing. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> The present invention has been conceived to solve the previously-mentioned problems and a general object of the present invention is to provide a novel and semiconductor device and to provide a novel and useful method for manufacturing a semiconductor device. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> A more specific object of the present invention is to provide a semiconductor device with improved latch-up resistance by inhibiting the operation of parasitic transistors without increasing the element area, and is to form an element separation of low resistance that does not depend on the thickness and impurity content of the epitaxial layer, and on the conditions of heat treatment. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> The above object of the present invention is attained by a following method of manufacturing a semiconductor device and a following semiconductor device. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> According to a first aspect of the present invention, the semiconductor device comprises: a substrate of a first conductivity type; a buried diffusion layer of a second conductivity type formed in the surface layer of the prescribed area of the substrate; a first high-concentration isolation diffusion layer of the first conductivity type formed in the substrate so as to surround the buried diffusion layer; an epitaxial layer of the second conductivity type formed on the substrate, the buried diffusion layer, and the first high-concentration isolation diffusion layer; a second high-concentration isolation diffusion layer of the first conductivity type formed in the epitaxial layer on the first high-concentration isolation diffusion layer; and a low-concentration isolation diffusion layer of the first conductivity type formed on the second high-concentration isolation diffusion layer, for isolating the epitaxial layer into a plurality of island regions. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> According to a second aspect of the present invention, the semiconductor device comprises: a substrate of a first conductivity type; a buried diffusion layer of a second conductivity type formed in the surface layer of the prescribed area of said substrate; an epitaxial layer of the second conductivity type formed on the substrate and the buried diffusion layer; a high-concentration diffusion layer of the first conductivity type formed on the prescribed area of the buried diffusion layer; a first diffusion layer of the first conductivity type formed in the epitaxial layer on the high-concentration diffusion layer; and a second diffusion layer of the second conductivity type formed in the epitaxial layer on the buried diffusion layer adjacent to the first diffusion layer. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> According to a third aspect of the present invention, the method for manufacturing a semiconductor device, comprises the steps of: forming a buried diffusion layer of a second conductivity type in the surface layer of the prescribed area of a substrate of a first conductivity type; forming a first high-concentration isolation diffusion layer of the first conductivity type in the substrate so as to surround the buried diffusion layer: forming an epitaxial layer of the second conductivity type on the substrate, the buried diffusion layer, and the first high-concentration isolation diffusion layer; forming a low-concentration isolation diffusion layer of the first conductivity type in the epitaxial layer on the first high-concentration isolation diffusion layer, the low-concentration isolation diffusion layer isolating the epitaxial layer into a plurality of island regions; and forming a second high-concentration isolation diffusion layer of the first conductivity type in the junction area between the first high-concentration isolation diffusion layer and the low-concentration isolation diffusion layer. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> Other objects and further features of the present invention will be apparent from the following detailed description when read in conjunction with the accompanying drawings. </paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 1 and 2</cross-reference> are cross-sectional views for describing a semiconductor device according to a first embodiment of the present invention; </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> FIGS. <highlight><bold>3</bold></highlight> to <highlight><bold>10</bold></highlight> are cross-sectional views for illustrating a method for manufacturing a semiconductor device according to a first embodiment of the present invention; </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 11 and 12</cross-reference> are cross-sectional views for illustrating a semiconductor device according to a second embodiment of the present invention; </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> FIGS. <highlight><bold>13</bold></highlight> to <highlight><bold>20</bold></highlight> are cross-sectional views for illustrating a method for manufacturing a semiconductor device according to a second embodiment; </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 21 and 22</cross-reference> are cross-sectional views for illustrating a semiconductor device according to a third embodiment of the present invention; </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 23 and 24</cross-reference> are cross-sectional views for illustrating a conventional semiconductor device; </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> FIGS. <highlight><bold>25</bold></highlight> to <highlight><bold>29</bold></highlight> are cross-sectional views for illustrating a conventional method for manufacturing a semiconductor device.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> In the following, principles and embodiments of the present invention will be described with reference to the accompanying drawings. The members and steps that are common to some of the drawings are given the same reference numerals and redundant descriptions therefore may be omitted. </paragraph>
<paragraph id="P-0044" lvl="7"><number>&lsqb;0044&rsqb;</number> First Embodiment </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> First a semiconductor device will be described. <cross-reference target="DRAWINGS">FIGS. 1 and 2</cross-reference> are cross-sectional views for illustrating a semiconductor device according to a first embodiment of the present invention. Specifically, <cross-reference target="DRAWINGS">FIG. 1</cross-reference> shows, in a Bi-CMOS integrated circuit according to the first embodiment, a first island region A in which a p-type diffused resistor element is formed, a second island region B in which an npn transistor is formed, and an element isolation region for isolating the first and second island regions. <cross-reference target="DRAWINGS">FIG. 2</cross-reference> shows, in a Bi-CMOS integrated circuit according to the first embodiment, a third island region C in which a CMOS transistor is formed. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> In <cross-reference target="DRAWINGS">FIGS. 1 and 2</cross-reference>, the reference numeral <highlight><bold>1</bold></highlight> represents a substrate, for example, a p-type silicon substrate; <highlight><bold>2</bold></highlight> represents an n-type buried diffusion layer, <highlight><bold>3</bold></highlight> represents a p-type first high-concentration isolation diffusion layer formed in the silicon substrate <highlight><bold>1</bold></highlight> and for isolating lower layer (deep layer) elements, and <highlight><bold>4</bold></highlight> represents an n-type epitaxial layer. In the present embodiment, &ldquo;p-type&rdquo; corresponds to &ldquo;first conductivity&rdquo;, and &ldquo;n-type&rdquo; corresponds to &ldquo;second conductivity&rdquo; (the same also applies to the second and third embodiments to be described later). </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> The reference numeral <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>represents a p-type low-concentration isolation diffusion layer formed in the epitaxial layer <highlight><bold>4</bold></highlight> on a second high-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>c </italic></highlight>(described below) and for isolating upper layer elements. The reference numeral <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>represents a p-type well region, which is formed in a third island region C of the epitaxial layer <highlight><bold>4</bold></highlight> on the high-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>d </italic></highlight>and for forming an NMOS transistor. The reference numeral <highlight><bold>5</bold></highlight><highlight><italic>c </italic></highlight>represents a p-type second high-concentration isolation diffusion layer formed in the epitaxial layer <highlight><bold>4</bold></highlight> on the first high-concentration diffusion layer <highlight><bold>3</bold></highlight>; <highlight><bold>5</bold></highlight><highlight><italic>d </italic></highlight>represents a p-type high-concentration isolation diffusion layer formed on the upper layer of the prescribed area of the buried diffusion layer <highlight><bold>2</bold></highlight>. The reference numeral <highlight><bold>6</bold></highlight> represents an n-type well region, which is formed in the third island region C adjacent to the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b, </italic></highlight>and in which a PMOS transistor is formed. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> The reference numeral <highlight><bold>7</bold></highlight> represents gate electrodes of the MOS transistors, <highlight><bold>8</bold></highlight><highlight><italic>a </italic></highlight>represents an n-type diffusion region constituting an electrode forming region, <highlight><bold>8</bold></highlight><highlight><italic>b </italic></highlight>represents an n-type diffusion region constituting the bipolar transistor, <highlight><bold>8</bold></highlight><highlight><italic>c </italic></highlight>represents an n-type diffusion region constituting the source-drain region of the NMOS transistor, <highlight><bold>9</bold></highlight><highlight><italic>a </italic></highlight>represents a p-type diffusion region constituting a p-type diffused resistor element, <highlight><bold>9</bold></highlight><highlight><italic>b </italic></highlight>represents a p-type diffusion region constituting the bipolar transistor, <highlight><bold>9</bold></highlight><highlight><italic>c </italic></highlight>represents a p-type diffusion region constituting the source-drain region of the PMOS transistor, and <highlight><bold>11</bold></highlight> represents a field insulating film. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIGS. 1 and 2</cross-reference>, the epitaxial layer <highlight><bold>4</bold></highlight> is separated into a plurality of island regions A, B, and C by the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a, </italic></highlight>the first high-concentration isolation diffusion layer <highlight><bold>3</bold></highlight>, and the second high-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>c. </italic></highlight>The silicon substrate <highlight><bold>1</bold></highlight> is fixed to GND (not shown), and the n-type diffusion region <highlight><bold>8</bold></highlight>a formed in the first island region A is fixed to the normal (ON) potential Vcc. The n-type diffusion region <highlight><bold>8</bold></highlight><highlight><italic>a </italic></highlight>formed in the n-type well region <highlight><bold>6</bold></highlight> is also fixed to the normal (ON) potential Vcc. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> As described above, the above-described semiconductor device comprises a second p-type high-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>c </italic></highlight>in the junction between the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>and the first high-concentration isolation diffusion layer <highlight><bold>3</bold></highlight>. The second high-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>c </italic></highlight>has a higher impurity content and a lower resistance than the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a. </italic></highlight>Therefore, even if a current flows in the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>due to the operation of the parasitic pnp transistor Q<highlight><bold>1</bold></highlight>, the second high-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>c </italic></highlight>allows the current to flow in the silicon substrate <highlight><bold>1</bold></highlight> connected to GND while inhibiting the elevation of the potential of the first high-concentration isolation diffusion layer <highlight><bold>3</bold></highlight> and the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a. </italic></highlight>In other words, the elevation of potential at the above-described junction can be inhibited. The operation of the parasitic npn transistor Q<highlight><bold>2</bold></highlight> is inhibited, thereby preventing latch-up. Therefore, continuous excessive current flowing between the p-type diffusion region <highlight><bold>9</bold></highlight> and the active island region B is inhibited, and the latch-up resistance can be improved. </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> The above-described semiconductor device also comprises a p-type high-concentration diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>d </italic></highlight>in the junction between the n-type buried diffusion layer <highlight><bold>2</bold></highlight> and the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b. </italic></highlight>The high-concentration diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>d </italic></highlight>has a higher impurity content and a lower resistance than the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b. </italic></highlight>Therefore, even if a current flows in the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>due to the operation of the parasitic pnp transistor Q<highlight><bold>4</bold></highlight>, the high-concentration diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>d </italic></highlight>allows the current to flow in the silicon substrate <highlight><bold>1</bold></highlight> connected to GND while inhibiting the elevation of the potential of the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b. </italic></highlight>That is, the elevation of potential at the above-described junction can be inhibited. The operation of the parasitic npn transistor Q<highlight><bold>4</bold></highlight> is inhibited, thereby preventing latch-up between the first island region A and the second island region B. In other words, the current gain of the parasitic transistors Q<highlight><bold>3</bold></highlight> and Q<highlight><bold>4</bold></highlight> can be minimized, and the latch-up resistance can be improved. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> Next, a method for manufacturing the above-described semiconductor device will be described below. FIGS. <highlight><bold>3</bold></highlight> to <highlight><bold>10</bold></highlight> are cross-sectional views for illustrating a method for manufacturing a semiconductor device according to a first embodiment. </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> First, as shown in <cross-reference target="DRAWINGS">FIG. 3, a</cross-reference> silicon oxide film <highlight><bold>100</bold></highlight> is formed on a silicon substrate <highlight><bold>1</bold></highlight>. Next,the silicon oxide film <highlight><bold>100</bold></highlight> is patterned using photolithography. Then, an n-type impurity is implanted into the silicon substrate <highlight><bold>1</bold></highlight> using the patterned silicon oxide film <highlight><bold>100</bold></highlight> as the mask. Furthermore, the silicon substrate <highlight><bold>1</bold></highlight> is annealed to diffuse the n-type impurity. Then, the silicon oxide film <highlight><bold>100</bold></highlight> is removed. Thereby, an buried diffusion layer <highlight><bold>2</bold></highlight> is formed in the upper layer of the prescribed area of the silicon substrate <highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 4, a</cross-reference> silicon oxide film <highlight><bold>101</bold></highlight> is formed on the silicon substrate <highlight><bold>1</bold></highlight>. Then, the silicon oxide film <highlight><bold>101</bold></highlight> is patterned using photolithography. Furthermore, a p-type impurity is implanted into the silicon substrate <highlight><bold>1</bold></highlight> using the patterned silicon oxide film <highlight><bold>101</bold></highlight> as the mask. Then, the silicon substrate <highlight><bold>1</bold></highlight> is annealed to diffuse the p-type impurity. Then, the silicon oxide film <highlight><bold>101</bold></highlight> is removed. Thereby, a first high-concentration isolation diffusion layer <highlight><bold>3</bold></highlight> is formed in the silicon substrate <highlight><bold>1</bold></highlight> so as to surround the buried diffusion layer <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> Then, as shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, an epitaxial layer <highlight><bold>4</bold></highlight> of a thickness of, for example, 1.0 to 4.0 &mgr;m is formed on the silicon substrate <highlight><bold>1</bold></highlight>, the buried diffusion layer <highlight><bold>2</bold></highlight>, and the first high-concentration isolation diffusion layer <highlight><bold>3</bold></highlight> using the epitaxial method. </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 6, a</cross-reference> low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>is formed in the epitaxial layer <highlight><bold>4</bold></highlight> on the first high-concentration isolation diffusion layer <highlight><bold>3</bold></highlight> by photolithography, the implantation of a p-type impurity, and annealing. At the same time, a p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b, </italic></highlight>in which an NMOS transistor is formed, is formed in the epitaxial layer <highlight><bold>4</bold></highlight> on the prescribed area of the buried diffusion layer <highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> Then, as shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>, an n-type well region <highlight><bold>6</bold></highlight>, in which a PMOS transistor is formed, is formed in the epitaxial layer <highlight><bold>4</bold></highlight> on the buried diffusion layer <highlight><bold>2</bold></highlight> adjacent to the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>by photolithography, the implantation of an n-type impurity, and annealing. </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, field-insulating films <highlight><bold>11</bold></highlight> for isolating elements are formed on the surface layer of a prescribed areas of the epitaxial layer <highlight><bold>4</bold></highlight> using the LOCOS method. </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 9, a</cross-reference> resist pattern <highlight><bold>102</bold></highlight> of a thickness of, for example, 1.0 to 3.0 &mgr;m is formed on the epitaxial layer <highlight><bold>4</bold></highlight> using photolithography. At this time, the photo mask for forming the above-described low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>and p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>is used as a photo mask for forming the resist pattern <highlight><bold>102</bold></highlight>. </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> Then, a p-type impurity, such as boron, is implanted into the epitaxial layer <highlight><bold>4</bold></highlight> using the resist pattern <highlight><bold>102</bold></highlight> as the mask at an accelerating voltage of 350 to 500 keV, and a dose of 1.0 E12 to 3.0 E13/cm. </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> Furthermore, the silicon substrate <highlight><bold>1</bold></highlight> is annealed to diffuse the p-type impurity. </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> Thereby, a high-concentration diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>d </italic></highlight>is formed in the junction between the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>and the buried diffusion layer <highlight><bold>2</bold></highlight>, and a second high-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>c </italic></highlight>is formed in the junction between the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>and the first high-concentration isolation diffusion layer <highlight><bold>3</bold></highlight> (see <cross-reference target="DRAWINGS">FIG. 10</cross-reference>). </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 10, a</cross-reference> gate electrode <highlight><bold>7</bold></highlight> is formed, and n-type diffusion regions <highlight><bold>8</bold></highlight><highlight><italic>a, </italic></highlight><highlight><bold>8</bold></highlight><highlight><italic>b, </italic></highlight>and <highlight><bold>8</bold></highlight><highlight><italic>c </italic></highlight>are selectively formed. Next, p-type diffusion regions <highlight><bold>9</bold></highlight><highlight><italic>a, </italic></highlight><highlight><bold>9</bold></highlight><highlight><italic>b, </italic></highlight>and <highlight><bold>9</bold></highlight><highlight><italic>c </italic></highlight>are selectively formed. Thereby, an NMOS transistor is formed in the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b, </italic></highlight>and a PMOS transistor is formed in the n-type well region <highlight><bold>6</bold></highlight>. In other words, a CMOS transistor is formed in the third island region C. </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> At the same time, a p-type diffused resistor element having a p-type diffusion region <highlight><bold>9</bold></highlight><highlight><italic>a </italic></highlight>is also formed in the first island region A, and a bipolar transistor having an n-type diffusion region <highlight><bold>8</bold></highlight><highlight><italic>b </italic></highlight>is formed in the second island region B (see <cross-reference target="DRAWINGS">FIG. 1</cross-reference>). </paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> As described above, in the first embodiment, a p-type high-concentration diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>c </italic></highlight>of a low resistance is formed in the junction between the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>and the first high-concentration isolation diffusion layer <highlight><bold>3</bold></highlight>. Thereby when a junction separation is formed by low-temperature heat treatment to meet downsizing, even if annealing is performed at a low temperature after implanting an impurity for forming the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a, </italic></highlight>the elevation of the resistance of the junction seen in the conventional semiconductor device can be prevented, and an element separation of a low resistance can be formed. Therefore, an element separation of a low resistance, which does not depend on the thickness and the impurity content of the epitaxial layer <highlight><bold>4</bold></highlight> and on heat-treatment conditions, can be formed </paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> Also, since the element separation can be formed by a low-temperature heat treatment, the element separation width does not increase, and the element area does not enlarge. Therefore, the operation of parasitic transistors can be inhibited, and resistance to latch-up can be improved. </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> In the first embodiments, a high-concentration diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>d </italic></highlight>of a low resistance is also formed in the junction between the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>and the buried diffusion layer <highlight><bold>2</bold></highlight> in the third island region C. Thereby, even when the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>is formed by low-temperature heat treatment to meet downsizing, the elevation of the resistance of the junction seen in the conventional semiconductor device can be prevented. Therefore, the elevation of the potential of the junction between the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>and the buried diffusion layer <highlight><bold>2</bold></highlight> can be inhibited. For this reason, even if a parasitic transistor Q<highlight><bold>4</bold></highlight> operates, the operation of the parasitic transistor Q<highlight><bold>3</bold></highlight> can be inhibited, and resistance to latch-up can be improved. </paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> Even if the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>is not necessarily joined with the first high-concentration isolation diffusion layer <highlight><bold>3</bold></highlight> by low-temperature heat treatment to meet downsizing, the present invention is effective, and is an essential technique for forming fundamental element separation. </paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> Here, as an example of the low-temperature heat treatment, the maximum temperature of the heat treatment is lowered to 850&deg; C. or below from 950&deg; C. employed in the prior art. However, the above-described low-temperature heat treatment is not only lowering the maximum temperature, but also lowering the temperature of the entire heat treatment. Therefore, the heat treatment at a lower temperature than the maximum temperature is included, and the integral sum with the heat-treatment time is decreased compared with the prior art. </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> Also in the first embodiment, the photo mask for forming the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>and the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>can be used as the photo mask for forming the second high-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>c </italic></highlight>and the high-concentration diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>d</italic></highlight>. Therefore, no additional photo masks are required, and the elevation of manufacturing costs can be inhibited. </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> Also, a method for manufacturing a semiconductor device, comprises the steps of: forming an buried diffusion layer of a second conductivity type in the surface layer of the prescribed area of a first conductivity type; forming a first high-concentration isolation diffusion layer of the first conductivity type in said substrate so as to surround the buried diffusion layer; forming an epitaxial layer of the second conductivity type on the substrate, the buried diffusion layer, and the first high-concentration isolation diffusion layer; forming a low-concentration isolation diffusion layer of the first conductivity type in the epitaxial layer on the first high-concentration isolation diffusion layer, and simultaneously forming a first diffusion layer of the first conductivity type in the epitaxial layer on the buried diffusion layer; forming a second diffusion layer of the second conductivity type in the epitaxial layer on the buried diffusion layer adjacent to the first diffusion layer; and forming a second high-concentration isolation diffusion layer of the first conductivity type in the junction area between the first high-concentration isolation diffusion layer and the low-concentration isolation diffusion layer, and simultaneously forming a high-concentration diffusion layer of the first conductivity type in the junction area between the buried diffusion layer and the first diffusion layer. </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> The method for manufacturing a semiconductor device, further comprises the steps of: forming, after formation of the high-concentration diffusion layer, a first circuit element having a diffusion region of the second conductivity type in the first diffusion layer; and forming a second circuit element having a diffusion region of the first conductivity type in the second diffusion layer. </paragraph>
<paragraph id="P-0073" lvl="7"><number>&lsqb;0073&rsqb;</number> Second Embodiment </paragraph>
<paragraph id="P-0074" lvl="0"><number>&lsqb;0074&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 11 and 12</cross-reference> are cross-sectional views for illustrating a semiconductor device according to a second embodiment of the present invention. Specifically, <cross-reference target="DRAWINGS">FIG. 11</cross-reference> shows, in a Bi-CMOS integrated circuit according to the second embodiment, a first island region A in which a p-type diffused resistor element is formed, a second island region B in which an npn transistor is formed, and an element isolation region for isolating the first and second island regions. <cross-reference target="DRAWINGS">FIG. 12</cross-reference> shows, in a Bi-CMOS integrated circuit according to the second embodiment, a third island region C in which a CMOS transistor is formed. </paragraph>
<paragraph id="P-0075" lvl="0"><number>&lsqb;0075&rsqb;</number> In the above-described first embodiment, the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>and the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b, </italic></highlight>and the second high-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>c </italic></highlight>and the high-concentration diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>d </italic></highlight>are formed in separate processes. However, in the second embodiment, they are formed in the same process. </paragraph>
<paragraph id="P-0076" lvl="0"><number>&lsqb;0076&rsqb;</number> Therefore, the structure of the semiconductor device according to the second embodiment is substantially the same as the structure according to the first embodiment. Consequently, the same effect as the first embodiment can be obtained. The description of the semiconductor device according to the second embodiment will be omitted. </paragraph>
<paragraph id="P-0077" lvl="0"><number>&lsqb;0077&rsqb;</number> Next, a method for manufacturing a semiconductor device according to a second embodiment will be described below. </paragraph>
<paragraph id="P-0078" lvl="0"><number>&lsqb;0078&rsqb;</number> FIGS. <highlight><bold>13</bold></highlight> to <highlight><bold>20</bold></highlight> are cross-sectional views for illustrating a method for manufacturing a semiconductor device according to a second embodiment. </paragraph>
<paragraph id="P-0079" lvl="0"><number>&lsqb;0079&rsqb;</number> First, the process steps shown in FIGS. <highlight><bold>13</bold></highlight> to <highlight><bold>15</bold></highlight> are carried out. Since the process steps shown in FIGS. <highlight><bold>13</bold></highlight> to <highlight><bold>15</bold></highlight> are the same as the process steps shown in FIGS. <highlight><bold>3</bold></highlight> to <highlight><bold>5</bold></highlight>, no descriptions will be required. </paragraph>
<paragraph id="P-0080" lvl="0"><number>&lsqb;0080&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 16, a</cross-reference> resist pattern <highlight><bold>103</bold></highlight> of a thickness of, for example, 1.0 to 3.0 &mgr;m is formed on the epitaxial layer <highlight><bold>4</bold></highlight>. </paragraph>
<paragraph id="P-0081" lvl="0"><number>&lsqb;0081&rsqb;</number> Then, a p-type impurity, such as boron, is implanted into the upper layer of the epitaxial layer <highlight><bold>4</bold></highlight> using the resist pattern <highlight><bold>103</bold></highlight> as the mask at an accelerating voltage of 300 to 400 keV or below, and a dose of 1.0 E12 to 1.0 E13/cm or below. </paragraph>
<paragraph id="P-0082" lvl="0"><number>&lsqb;0082&rsqb;</number> Furthermore, a p-type impurity, such as boron, is implanted into the lower layer of the epitaxial layer <highlight><bold>4</bold></highlight> using the resist pattern <highlight><bold>103</bold></highlight> as the mask at an accelerating voltage of 350 to 500 keV, and a dose of 1.0 E12 to 3.0 E13/cm. Thereby, the second impurity is implanted into the location 0.2 to 0.3 &mgr;m deeper than the location where the first impurity has been implanted. </paragraph>
<paragraph id="P-0083" lvl="0"><number>&lsqb;0083&rsqb;</number> The conditions of the above-described two impurity implantations are determined depending on the optimization of characteristics of the MOS transistor. </paragraph>
<paragraph id="P-0084" lvl="0"><number>&lsqb;0084&rsqb;</number> Next, the silicon substrate <highlight><bold>1</bold></highlight> is annealed to diffuse the p-type impurity that has been implanted in two implantation steps. </paragraph>
<paragraph id="P-0085" lvl="0"><number>&lsqb;0085&rsqb;</number> Thereby, as shown in <cross-reference target="DRAWINGS">FIG. 17, a</cross-reference> low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>and a p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>are formed in the upper layer of the epitaxial layer <highlight><bold>4</bold></highlight>, and a second high-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>c </italic></highlight>and a high-concentration diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>d </italic></highlight>are formed in the lower layer of the epitaxial layer <highlight><bold>4</bold></highlight>. </paragraph>
<paragraph id="P-0086" lvl="0"><number>&lsqb;0086&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 18</cross-reference>, an n-type well region <highlight><bold>6</bold></highlight> is formed in the epitaxial layer <highlight><bold>4</bold></highlight> on the n-type buried diffusion layer <highlight><bold>2</bold></highlight> adjacent to the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>by photolithography, the implantation of an n-type impurity, and high-temperature annealing. </paragraph>
<paragraph id="P-0087" lvl="0"><number>&lsqb;0087&rsqb;</number> Then, as shown in <cross-reference target="DRAWINGS">FIG. 19</cross-reference>, field-insulating films <highlight><bold>11</bold></highlight> for isolating elements are formed on the prescribed areas of the epitaxial layer <highlight><bold>4</bold></highlight> using the LOCOS method. </paragraph>
<paragraph id="P-0088" lvl="0"><number>&lsqb;0088&rsqb;</number> Next, as shown in <cross-reference target="DRAWINGS">FIG. 20, a</cross-reference> gate electrode <highlight><bold>7</bold></highlight> is formed, and n-type diffusion regions <highlight><bold>8</bold></highlight><highlight><italic>a, </italic></highlight><highlight><bold>8</bold></highlight><highlight><italic>b, </italic></highlight>and <highlight><bold>8</bold></highlight><highlight><italic>c </italic></highlight>are selectively formed. Next, p-type diffusion regions <highlight><bold>9</bold></highlight><highlight><italic>a, </italic></highlight><highlight><bold>9</bold></highlight><highlight><italic>b, </italic></highlight>and <highlight><bold>9</bold></highlight><highlight><italic>c </italic></highlight>are selectively formed. Thereby, an NMOS transistor is formed in the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b, </italic></highlight>and a PMOS transistor is formed in the n-type well region <highlight><bold>6</bold></highlight>. In other words, a CMOS transistor is formed in the third island region C. </paragraph>
<paragraph id="P-0089" lvl="0"><number>&lsqb;0089&rsqb;</number> At the same time, a p-type diffused resistor element having a p-type diffusion region <highlight><bold>9</bold></highlight><highlight><italic>a </italic></highlight>is also formed in the first island region A, and a bipolar transistor having an n-type diffusion region <highlight><bold>8</bold></highlight><highlight><italic>b </italic></highlight>is formed in the second island region B (see <cross-reference target="DRAWINGS">FIG. 11</cross-reference>). </paragraph>
<paragraph id="P-0090" lvl="0"><number>&lsqb;0090&rsqb;</number> As described above, in the second embodiment, after the epitaxial layer <highlight><bold>4</bold></highlight> has been formed, an impurity is implanted twice using the same resist pattern <highlight><bold>103</bold></highlight> in two different heights, and the impurity implanted in different locations is simultaneously diffused by heat. Thereby, the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a, </italic></highlight>the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b, </italic></highlight>the second high-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>c, </italic></highlight>and the high-concentration diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>d </italic></highlight>can be formed simultaneously. </paragraph>
<paragraph id="P-0091" lvl="0"><number>&lsqb;0091&rsqb;</number> Therefore, one resist pattern forming step, and one annealing step can be decreased from the first embodiment. Thereby, the manufacturing costs can be reduced. </paragraph>
<paragraph id="P-0092" lvl="7"><number>&lsqb;0092&rsqb;</number> Third Embodiment </paragraph>
<paragraph id="P-0093" lvl="0"><number>&lsqb;0093&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 21 and 22</cross-reference> are cross-sectional views for illustrating a semiconductor device according to a third embodiment of the present invention. Specifically, <cross-reference target="DRAWINGS">FIG. 21</cross-reference> shows, in a Bi-CMOS integrated circuit according to the third embodiment, a first island region A in which a p-type diffused resistor element is formed, a second island region B in which an npn transistor is formed, and an element isolation region for isolating the first and second island regions. <cross-reference target="DRAWINGS">FIG. 22</cross-reference> shows, in a Bi-CMOS integrated circuit according to the third embodiment, a third island region C in which a CMOS transistor is formed. </paragraph>
<paragraph id="P-0094" lvl="0"><number>&lsqb;0094&rsqb;</number> In the third embodiment, the method for manufacturing the second high-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>c </italic></highlight>and the high-concentration diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>d </italic></highlight>according to the first embodiment, and the method for manufacturing the second high-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>c </italic></highlight>and the high-concentration diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>d </italic></highlight>according to the second embodiment are used in combination. </paragraph>
<paragraph id="P-0095" lvl="0"><number>&lsqb;0095&rsqb;</number> According to the third embodiment, the second high-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>c </italic></highlight>is formed between the low-concentration isolation diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>and the first high-concentration isolation diffusion layer <highlight><bold>3</bold></highlight>. Also, the high-concentration diffusion layer <highlight><bold>5</bold></highlight><highlight><italic>d </italic></highlight>is formed between the p-type well region <highlight><bold>5</bold></highlight><highlight><italic>b </italic></highlight>and the buried diffusion layer <highlight><bold>2</bold></highlight>. Therefore, the same effect as the first embodiment can be obtained. </paragraph>
<paragraph id="P-0096" lvl="0"><number>&lsqb;0096&rsqb;</number> This invention, when practiced illustratively in the manner described above, provides the following major effects: </paragraph>
<paragraph id="P-0097" lvl="0"><number>&lsqb;0097&rsqb;</number> According to the present invention, the operation of parasitic transistors can be inhibited without increasing the element area, and resistance to latch-up can be improved. Also, the element separation of a low resistance that does not depend on the thickness and impurity content of the epitaxial layer, and the conditions of heat treatment can be formed. </paragraph>
<paragraph id="P-0098" lvl="0"><number>&lsqb;0098&rsqb;</number> Further, the present invention is not limited to these embodiments, but variations and modifications may be made without departing from the scope of the present invention. </paragraph>
<paragraph id="P-0099" lvl="0"><number>&lsqb;0099&rsqb;</number> The entire disclosure of Japanese Patent Application No. 2001-197190 filed on Jun. 28, 2001 containing specification, claims, drawings and summary are incorporated herein by reference in its entirety. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A semiconductor device comprising: 
<claim-text>a substrate of a first conductivity type; </claim-text>
<claim-text>a buried diffusion layer of a second conductivity type formed in the surface layer of the prescribed area of said substrate; </claim-text>
<claim-text>a first high-concentration isolation diffusion layer of the first conductivity type formed in said substrate so as to surround said buried diffusion layer; </claim-text>
<claim-text>an epitaxial layer of the second conductivity type formed on said substrate, said buried diffusion layer, and said first high-concentration isolation diffusion layer; </claim-text>
<claim-text>a second high-concentration isolation diffusion layer of the first conductivity type formed in said epitaxial layer on said first high-concentration isolation diffusion layer; and </claim-text>
<claim-text>a low-concentration isolation diffusion layer of the first conductivity type formed on said second high-concentration isolation diffusion layer, for isolating said epitaxial layer into a plurality of island regions. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising: 
<claim-text>a first circuit element formed in the first island region of said epitaxial layer, said first circuit element having a diffusion region of the first conductivity type; and </claim-text>
<claim-text>a second circuit element formed in the second island region of said epitaxial layer, said second circuit element having a diffusion region of the second conductivity type. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, 
<claim-text>wherein said first circuit element is a diffused resistor element of the first conductivity type, and </claim-text>
<claim-text>said second circuit element is a bipolar transistor. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising: 
<claim-text>a high-concentration diffusion layer of the first conductivity type formed on the prescribed area of said buried diffusion layer; </claim-text>
<claim-text>a first diffusion layer of the first conductivity type formed in the third island region of said epitaxial layer on said high-concentration diffusion layer; and </claim-text>
<claim-text>a second diffusion layer of the second conductivity type formed in said third island region adjacent to said first diffusion layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, further comprising: 
<claim-text>a high-concentration diffusion layer of the first conductivity type formed on the prescribed area of said buried diffusion layer; </claim-text>
<claim-text>a first diffusion layer of the first conductivity type formed on the third island region of said epitaxial layer on said high-concentration diffusion layer; and </claim-text>
<claim-text>a second diffusion layer of the second conductivity type formed in said third island region adjacent to said first diffusion layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, further comprising: 
<claim-text>a high-concentration diffusion layer of the first conductivity type formed on the prescribed area of said buried diffusion layer; </claim-text>
<claim-text>a first diffusion layer of the first conductivity type formed on the third island region of said epitaxial layer on said high-concentration diffusion layer; and </claim-text>
<claim-text>a second diffusion layer of the second conductivity type formed in said third island region adjacent to said first diffusion layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference>, further comprising: 
<claim-text>a third circuit element formed in said first diffusion layer, said third circuit element having a diffusion region of the second conductivity type; and </claim-text>
<claim-text>a fourth circuit element formed in said second diffusion layer, said fourth circuit element having a diffusion region of the first conductivity type. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, 
<claim-text>wherein said third circuit element is an insulated gate field effect transistor of the second conductivity type, and </claim-text>
<claim-text>said fourth circuit element is an insulated gate field effect transistor of the first conductivity type. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. A semiconductor device comprising: 
<claim-text>a substrate of a first conductivity type; </claim-text>
<claim-text>a buried diffusion layer of a second conductivity type formed in the surface layer of the prescribed area of said substrate; </claim-text>
<claim-text>an epitaxial layer of the second conductivity type formed on said substrate and said buried diffusion layer; </claim-text>
<claim-text>a high-concentration diffusion layer of the first conductivity type formed on the prescribed area of said buried diffusion layer; </claim-text>
<claim-text>a first diffusion layer of the first conductivity type formed in said epitaxial layer on said high-concentration diffusion layer; and </claim-text>
<claim-text>a second diffusion layer of the second conductivity type formed in said epitaxial layer on said buried diffusion layer adjacent to said first diffusion layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, further comprising: 
<claim-text>a first circuit element formed in said first diffusion layer, said first circuit element having a diffusion region of the second conductivity type; and </claim-text>
<claim-text>a second circuit element formed in said second diffusion layer, said second circuit element having a diffusion region of the first conductivity type. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, 
<claim-text>wherein said first circuit element is a insulated gate field effect transistor of the second conductivity type; and </claim-text>
<claim-text>said second circuit element is a insulated gate field effect transistor of the first conductivity type. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. A method for manufacturing a semiconductor device, comprising the steps of: 
<claim-text>forming a buried diffusion layer of a second conductivity type in the surface layer of the prescribed area of a substrate of a first conductivity type; </claim-text>
<claim-text>forming a first high-concentration isolation diffusion layer of the first conductivity type in the substrate so as to surround the buried diffusion layer; </claim-text>
<claim-text>forming an epitaxial layer of the second conductivity type on the substrate, the buried diffusion layer, and the first high-concentration isolation diffusion layer; </claim-text>
<claim-text>forming a low-concentration isolation diffusion layer of the first conductivity type in the epitaxial layer on the first high-concentration isolation diffusion layer, the low-concentration isolation diffusion layer isolating the epitaxial layer into a plurality of island regions; and </claim-text>
<claim-text>forming a second high-concentration isolation diffusion layer of the first conductivity type in the junction area between the first high-concentration isolation diffusion layer and the low-concentration isolation diffusion layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The method for manufacturing a semiconductor device according to <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, further comprising the steps of: 
<claim-text>forming, after formation of the second high-concentration isolation diffusion layer, a first circuit element having a diffusion region of the first conductivity type in the first island region of the epitaxial layer; and </claim-text>
<claim-text>forming a second circuit element having a diffusion region of the second conductivity type in the second island region of the epitaxial layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The method for manufacturing a semiconductor device according to <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, further comprising the steps of: 
<claim-text>forming, after formation of the epitaxial layer, a first diffusion layer of the first conductivity type in the third island region of the epitaxial layer on the buried diffusion layer; </claim-text>
<claim-text>forming a second diffusion layer of the second conductivity type in the third island region adjacent to the first diffusion layer; and </claim-text>
<claim-text>forming a high-concentration diffusion layer of the first conductivity type in the junction area between the buried diffusion layer and the first diffusion layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The method for manufacturing a semiconductor device according to <dependent-claim-reference depends_on="CLM-00011">claim 14</dependent-claim-reference>, further comprising the steps of: 
<claim-text>forming, after formation of the high-concentration diffusion layer, a third circuit element having a diffusion region of the second conductivity type in the first diffusion layer; and </claim-text>
<claim-text>forming a forth circuit element having a diffusion region of the first conductivity type in the second diffusion layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The method for manufacturing a semiconductor device according to <dependent-claim-reference depends_on="CLM-00011">claim 14</dependent-claim-reference>, 
<claim-text>wherein said step of forming the first diffusion layer is simultaneously performed with said step of forming the low-concentration isolation diffusion layer, and </claim-text>
<claim-text>said step of forming the high-concentration diffusion layer is simultaneously performed with said step of forming the second high-concentration isolation diffusion layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The method for manufacturing a semiconductor device according to <dependent-claim-reference depends_on="CLM-00011">claim 15</dependent-claim-reference>, 
<claim-text>wherein said step of forming the first diffusion layer is simultaneously performed with said step of forming the low-concentration isolation diffusion layer, and </claim-text>
<claim-text>said step of forming the high-concentration diffusion layer is simultaneously performed with said step of forming the second high-concentration isolation diffusion layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The method for manufacturing a semiconductor device according to <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference>, 
<claim-text>wherein said step of forming the low-concentration isolation diffusion layer and the first diffusion layer is simultaneously performed with said step of forming the second high-concentration isolation diffusion layer and the high-concentration diffusion layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. The method for manufacturing a semiconductor device according to <dependent-claim-reference depends_on="CLM-00011">claim 18</dependent-claim-reference>, 
<claim-text>wherein the low-concentration isolation diffusion layer, the first diffusion layer, the second high-concentration isolation diffusion layer, and the high-concentration diffusion layer are formed by implanting impurities several times using the same mask and by thermally diffusing the impurities, and </claim-text>
<claim-text>the depths of the impurities implanted several times are different. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00020">
<claim-text><highlight><bold>20</bold></highlight>. The method for manufacturing a semiconductor device according to <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference>, 
<claim-text>wherein the low-concentration isolation diffusion layer and the first diffusion layer are formed by implanting impurities several times using the same mask and by thermally diffusing the impurities, and </claim-text>
<claim-text>the depths of the impurities implanted several times are different.</claim-text>
</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001210A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001210A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001210A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001210A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001210A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001210A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030001210A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030001210A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030001210A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030001210A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030001210A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00011">
<image id="EMI-D00011" file="US20030001210A1-20030102-D00011.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00012">
<image id="EMI-D00012" file="US20030001210A1-20030102-D00012.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00013">
<image id="EMI-D00013" file="US20030001210A1-20030102-D00013.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00014">
<image id="EMI-D00014" file="US20030001210A1-20030102-D00014.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00015">
<image id="EMI-D00015" file="US20030001210A1-20030102-D00015.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00016">
<image id="EMI-D00016" file="US20030001210A1-20030102-D00016.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
