Active-HDL 9.2.2499.sp1.36.4586  2020-12-16 14:34:14

Elaboration top modules:
Architecture                  TB_ARCHITECTURE(register_file_tb)


-------------------------------------------------------------------------------------------------------------
Entity           | Architecture    | Library  | Info | Compiler Version                | Compilation Options
-------------------------------------------------------------------------------------------------------------
register_file_tb | TB_ARCHITECTURE | reg_file |      | 9.2.2499.sp1.36.4586  (Windows) | -O3
register_file    | behavioral      | reg_file |      | 9.2.2499.sp1.36.4586  (Windows) | -O3
-------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------
VHDL Package                       | Library  | Info | Compiler Version                | Compilation Options
-------------------------------------------------------------------------------------------------------------
standard                           | std      |      |                                 | <unavailable>
TEXTIO                             | std      |      | 9.2.2499.sp1.36.4586  (Windows) |  -2008
std_logic_1164                     | ieee     |      | 9.2.2499.sp1.36.4586  (Windows) |  -2008
NUMERIC_STD                        | ieee     |      | 9.2.2499.sp1.36.4586  (Windows) |  -2008
-------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------
Library                            | Comment
-------------------------------------------------------------------------------------------------------------
ieee                               | Standard IEEE packages library
reg_file                           | None
std                                | Standard VHDL library
-------------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+register_file_tb register_file_tb TB_ARCHITECTURE

