.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000010000000000000
000010110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000100010
000010110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000000110000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000001100010
000000000000000000
000000000000000000
000000000000000001
000000000000100110
000000000000011000
001100000000000000
000000000000000000
000000111000000000
000111010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000100000
000000000000000000
000100000000000000
000000111000000010
000000001000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000011000
000000000000000000
000100000000000000
000010000000100010
000010110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 11 0
000000000001000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000011010000000001
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000010110010
000000000001110000
000000000000000000
000000000000000001
000000000000000001
000011010000000000

.io_tile 12 0
100000000000000000
000100000000000000
100000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
100000000000000010
000000000000000000
000000000000000000
101000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000011000000011110000000010
000000000000000000000000000000000000000011110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000001000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
011000000000000000000000001011000000000010000000000000

.logic_tile 5 5
010000000000010001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000111011100100010110100000000
000000000000001101000000000101111011000001010000000000
010010100000000000000111011001000001000000000000000000
111000000000000111000011110001001011001001000000000001
000000000000000000000110100001111010111111110000000000
001000000000000000000000000001010000101010100000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000110001001000001111111110000000001
001000000000000000000000001101001000111001110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001100000000000000000000011000000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000011110000100000100000001
000000000000000000000000000000010000000000000000000101
111000000000001111000010100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
110000000000000001100000000001111001011010100000000000
010000000000000000100000000101011100010101110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011000000011110000000000
000000000000000000000010000000000000000011110000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010100000000000000000000000000000

.logic_tile 5 6
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000101000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000010100000000000000000001111101010000100100000000100
000001000000000000000000000111101010100001100010000000
000000000000000000000000001000000000111001110000000000
000000000000000000000000001111001010110110110000000000
010000000000001000000110001111101010000000000000000000
110000000000000001000100000111101010100000000000100001

.logic_tile 6 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000010100111100000000000000100000000
000000000000000000000100000000000000000001000000000000
000000000000000101000111000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000000101000000000000000000000000100100000000
000000000000000000100000000000001111000000000000000000

.logic_tile 7 6
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001001000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001100000000000011110000011110000000000
000000000000000000000000000000010000000011110000000010
000000000000000000000000011000001110011110100000000000
000000000000000000000011011111001101101101010010000100

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000001101100001101001010100000000
000000000000000000000000000011001111011001100000000010
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110111000000000
000001011000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110100000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 2 7
100000000000000000000000010000000000000000001000000000
000000000000000000000011100000001011000000000000001000
101000000000000101000000000001000001000000001000000000
100000000000000000100000000000101110000000000000000000
110000000000100000000110000001101001001011000100000000
110000000000000000000000001011001011001101000000000000
000000000000000000000010110000000001001111000000000000
000000000000000000000110000000001011001111000000000000
000000000000000000000000010000000001001111000000000000
000000000000000000000010000000001111001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000101100001110110110100000000
000000000000000000000000000000101110110110110000000000
110000000000001101000110001101011011000000110100000000
110000000000000001100000000111111000000011110000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000001110110110100000000
010000000000000000000000000101001011111001110010000111

.logic_tile 5 7
000000000100001111000000001101111010001111110000000000
000000000000000001100010001111011111001111010000000000
111000000000000111100000000111011001101000010100000000
100000000000000000100010110101011110111000100000000000
010000000000000000000000000001101010101000000100000000
010000000000001101000000000000000000101000000000000000
000010000000000001000000000000000000000000000000000000
000000000100000101000010100000000000000000000000000000
000000000000000000000011101000001100110000100000000000
000000000000000000000000000101011000110000010000000010
000000000000000000000111000000000000100000010100000000
000000000000000000000100000001001010010000100000000000
000000000000000011100011100101111010000000100000000011
000000000000000000100000000000011111000000100000000001
110000000000000111100010001111011000101000010100000000
110000000000001001100000001011011010111000100000000000

.logic_tile 6 7
000000000000000000000000010000000001000000100100000001
000000000000000000000011100000001010000000000000000000
111000000000001011100000000000000000000000000000000000
000000000000011001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001011100000010000000000000000000000000000
000000000000001001100010100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000001001100001111001110000000000
000000000001010000000000001101001000010110100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000110000000000000000000011011001100000000000000
010000000000000000000000000000001010001100000000100010

.logic_tile 7 7
000000000000000000000000010001100000000000000100000000
000000000000000000000010000000000000000001000000000000
111000000000000101000000000000000001000000100100000000
000000000000000000100000000000001110000000000000000000
110000000000000000000000001000000000000000000100000000
110001000000000000000000000111000000000010000000000000
000000000000000111000010101111001100100001010000000001
000000000000000000000100001011011111010000000000000000
000000000000000000000110010000000001000000100100000000
000000000000000000000110100000001111000000000000000000
000000000001000001100110100101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000001100010110011100000100000010000000000
000000000000000000000011011011001001111001110000000000
010000000000001001100110000000000000000000100100000000
110000000000001001100100000000001101000000000000000000

.logic_tile 8 7
000000000000000000000010100000000001000000001000000000
000000000000001101000000000000001011000000000000001000
111000000000000000000011100001100001000000001000000000
000000000000000000000011110000101011000000000000000000
010000000000000101000011111101001000001100110100000000
110000000000000000000010001001100000110011001000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001001111010001011000000000000
000000000000000000000000001011111000001111000000000000
000000000000100000000000000101101010000100000000000000
000000000001000000000010111101101001000000000000000000
000000000000000000000000001101100001001100110100000000
000000000000000000000000001001101011110011001000000000
110000000000000111100000000101100000010110100100000000
110000000000000000000000000000100000010110100000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000010000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000011011000000000
000101110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000

.logic_tile 1 8
100000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001011000000111111110000000000
000000000000000000000000001111100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 2 8
100000000000000000000110010000011010000000110000000000
000000000000000000000010100000011001000000110000000000
101000000000000000000010101000011000000000010000000000
100000000000000000000010101001011011000000100000000000
110000000000000001100000000101011001001001010000000000
110000000000000000000010100011111001010110100000000000
000000000000000101100000010001001011000000100000000000
000000000000000000000010000000101011000000100000000000
000000000000001000000000000101100000011111100000000010
000000000000000001000000000000101001011111100000000000
000000000000000000000000000000001100000010100000000000
000000000000000000000000001001000000000001010000000000
000000000000000000000110100000000000000000100100000000
000000000000000000000100000000001100000000000000000000
010000000000000000000000000011011001100000000000000000
110000000000000000000000001101011001000000000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000001000000000000000000000111111111000000000000000000
000010100000000000000000000111101000000001000000000000
111000000000010000000000000000000000001001000100000000
000000000000001101000000000111001101000110000000000000
110000000000000000000000000111111111000100000000000000
110000000000000000000000000111101000000000000000000000
000000000001010000000000001001101111111001010000100000
000000000000000000000000001111001110111101110000000001
000000000000000000000010100011001110101000000100000000
000000000000000000000000000000100000101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001100011000111111111000000000000000000
000000000000000101000000000111011000000010000000000000
110000000000001000000000001111011001000110100000000000
010000000000000001000010101111001110000011000010000010

.logic_tile 6 8
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000000000111101001000000101001010100000000
100000000000000000000100001001101010111001110000000000
110000000000001111100000000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
000000000000000111100000000001001010101001010100000000
000000000000000000000000000101100000111101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011100011100101000000101001010100000000
000000001000000000000100001001001110110110110000000000
010000000000000000000000001000001000111110100100000000
110000001100000000000000001011010000111101011000000000

.logic_tile 7 8
000000000000000101100110110001000000000000000100000000
000000000000000000000011000000000000000001000000000001
111000000000000000000110010000000000000000000000000000
000000000000000101000110100000000000000000000000000000
010000001100000101000000010000000000000000000000000000
010000000000000000100010010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000001001101010000000100000000000
000000000000000000000000000001111010010100100000000000
000010100000000000000000000000011010000100000100000000
000001000000000000000000000000010000000000000000000000

.logic_tile 8 8
000000000000000011100000001111111001010010100000000000
000000000000000000100010101001111000100000000000000000
111000000000001101000010100111100000000000000100000000
000000000000000001000010100000000000000001000001100000
010000000000000111100111100000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000000000000110000001111011010011110000000000
000000000000000000000000000000111000010011110000000000
000000000000000000000000000111011100010011100000000000
000000000000000000000000000000011001010011100000000000
000000000000000000000110000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000101000000010101000000000110000000000000
000000000000000000000010010000001000000110000010100010

.logic_tile 9 8
000000000000000000000110000001000000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111001000001100110100000000
000000000000000000000000000000100000110011000100000000
000000001100000111100000000000000000001111000100000000
000000000000000000000000000000001001001111000100000000
000000000000000000000000001001001110101000000000000001
000000000000000000000000000111110000000010100000000000
000000000000000000000000000000011110001100110100000000
000000000000000000000000000000001001110011000100000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000001100000001100000000000011110100000000000000001
110000000000000000000000001001001111010000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000001000
000000000000000000
000000000000000000
000000000001000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.logic_tile 1 9
100000000000001000000000000111001011101000000100000000
000000000000000001000010101001111001101000010000000000
101000000000000101000000010000000000000000000000000000
100000000000000000000010010000000000000000000000000000
110000000000000000000110010000000000000000000000000000
010000000000000000000010010011000000000010000000000000
000000000000001101000000000001011001110000010100000000
000000000000000111000000001101111010010000100000000000
000000000000001000000000010001100000000000000100000000
000000000000000101000010100001000000010110100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011000000000110100000001
000000000000000000000011110000001011000000110000000000
010000000000000000000000000001011001010101110010000000
110000000000000000000000001111111010010101010000000000

.logic_tile 2 9
100000000000000000000000000001100000000000000000000100
000000000000000000000010101101101001001001000000000000
101000000000001000000110100111111000010100000100000001
100000000000000101000000000000000000010100000000000000
110000000000000000000010100000011000000100000000000000
110000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000011100000011110100000000
110000000000000000000100000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000011100000000000000100000000
000000100000000000000000000000000000000001000000000010
000000000000000101000000000000000000001111000000000000
000000000000000000000000000000001000001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000001000000000000000000000000000000000000000000
000000000000000101000010110000000000000000000000000000
111000000000000000000011100101100000000000000100000000
000000001100000000000000000000000000000001000000000000
110000001010000101000000010000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000010010000001100000000000000000000
000010100000001000000000001000001111000000010000000000
000000000000000101000000001001001111000000100000100000
000000000000000101100000001111011000001111000001000000
000000000000000000000010100111111010011111000000000000
000000000000000101000000011001001000010111100000000000
000000000000000000000010101101011011000111010000000000

.logic_tile 6 9
000000000000000101100000000111100000000000000000000000
000000000000000000000010110000000000000001000000000000
111000000000000000000000001001011000111110100000000000
000000000000001101000000001011100000101001010000000000
010000000000000101000111100000000000000000000010100000
110000000000000000100000000000000000000000000010000010
000000000000000000000000000111000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000111100000000110000000000000
000000000000000000000000000000001110000110000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100101000000000000011110000000110100000000
000000000001010000000000000000001110000000110010000111
110000000000000000000000000101000000000110000000000000
010000000100000101000000000000001000000110000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000111000000000000000000000001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000001000000000000111100000000000000100000000
000000000000000001000010000000100000000001000000000000
001000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110010000011000000100000100000000
010000000000000000000010000000010000000000000000000000
000000000000000111100000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000001000000000000000001010000100000100000000
000000000000000001000000000000010000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000001000000000000010001000000000000000100000000
000000000000000000000010000000000000000001000000000000

.logic_tile 9 9
000000000000000000000000010000000000000000000100000000
000010100000000000000010000011000000000010000000000000
001000000000000101100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000000010101011000010100000000000000
010001000000000000000011110000110000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000010000000000010
000010110000000000
000000000000100000
000000000000010001
000000000000000010
000000000000010000
001100000000000000
000000000000010000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000001111101100010111100000000000
000000000000000000000000001101111100001011100000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000011011000000110100000000000
000000000000000000000000000111001101001111110000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.logic_tile 5 10
000000000000000101000000010001101101110111110100000000
000000000000000001000010101101111101010111110000000010
111010000000000101100010001101101101110111110100100000
000001000000001001000111100101111111101011110000000000
110000000000000111100110000111111001101111110100000000
110000000000000000000000000001101111001111111000000000
000000000000000111100010000000011110100000000010000000
000000000000001101000000001111001110010000000000000001
000000000000000101000110100011011111110110100100000000
000000000000100000000010111001011010111111110000000010
000000000000001000000000000111100000000000000000000000
000000000000000101000010111111001110100000010000000001
000001001100001101100011110111111111101111110100000000
000000000000000101000010100101101001001111110000100000
010000000000000101100110100111011100000100000000000000
010000000000000101000010101111001000000000000010000100

.logic_tile 6 10
000000000000100000000110100000001000000100000110000000
000000000001010000000111110000010000000000000000000100
111000000000000101100000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
010000000000000001100010100000000001000000100100000000
010000000000000000000100000000001101000000000000000000
000000000000001000000000001011111110010111100000000000
000000000000000001000000000001011101001011100000000000
000000000000000001100111000000000000000000000100000000
000000001010000000100000001111000000000010000000000000
000000000000000000000000011000001010000010000000000000
000000000000000101000010100101001100000001000000000000
000000000000000011100110110001100000000000000000000000
000000000000000000100010101101000000010110100000000100
000000000000000000000010101111011101010111100000000000
000000000000000000000010101111001000000111010000000000

.logic_tile 7 10
000000000000000000000000011000000000000000000100000001
000000000000000000000010101011000000000010000001000000
111000000000000000000000000000000000000000000100000001
000000000000000000000000000111000000000010000000000000
010000000000001000000111100000000001000000100100000000
110000000000000101000100000000001110000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000000101000000000000001101000000000000000000
000001000000000101100000000000001100000100000110000000
000010100000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000110100000000000000000000100000000
000000000000000101000000001111000000000010000000000000
000000000000000101100110000001011111100011110000000000
000000000000000000000100000101111010100111110000000000

.logic_tile 8 10
000000000000000000000010110101000000000000000100000000
000000000000000000000010010000100000000001000000000000
001001000000000000000110100000000000000000100100000000
000010100000000000000010100000001001000000000000000000
010000000000000000000111100000000000000000000000000000
010000000000000101000110100000000000000000000000000000
000000000000000000000010101000000000000000000100000000
000000000010000101000000000101000000000010000000000000
000000000000000000000000000011111000000001010000000000
000000000000000000000000001101110000000000000000000000
000000000001000000000111100000000000000000100100000000
000000000000000000000100000000001010000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 9 10
000000000000000000000000010000000000000000000101000000
000000000000000101000010110001000000000010000000100000
111000000000001000010000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001001000001000000
000000000000000000000000001001001101000110000010100100

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
010000000000000000
000000000000000000
000001110000000000
000000001000000000
011100000000000000
000000000000000000
001000000000100000
000100000000100100
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000110000000011100000100000100000000
000000000000000000000100000000010000000000000000000000
111000000000010000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
110000000000001101000000000001001100010111100000000000
010000000000000001100011110011111010000111010000000000
000000000000001101000000000001100000000000000100000000
000000000000000111100000000000100000000001000000000000
000000000000001000000110000000011100000100000100000000
000000000000000101000010100000000000000000000000000000
000000000000000101100110100011011010010111100000000000
000000000000000000000000000101001001000111010000000010
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000

.logic_tile 5 11
000000000000000000000000001000001010000001010000000000
000000000000000000000000001101000000000010100000000000
111010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000001100001111100111011000000000000000000110000000
110000000000001001100011101111000000000010000000000001
000000000000000000000010110000000001000000100100000000
000000000000000000000011110000001100000000000010000001
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001110000000000000000000
000000000000000011100000000000000000000000000110000001
000000000000000000100000001101000000000010000000000000
000000000000000000000000000000011010000100000100000001
000000000000000000000000000000010000000000000000000000
000000000000000101000010000000001010000100000100000001
000000000000000000000000000000000000000000000000000010

.logic_tile 6 11
000000000000001000000000010101111100000000000001000001
000000000000001111000011100011001010100000000010000000
111000000000100000000010101001011101010111100000000000
000000000000010000000100001001101100000111010000000000
110000000000000111100110010000000000000000000100000000
010000000000000101100110011101000000000010000001000001
000000000000001000000000011011101110000010100000000000
000000000000000011000010011011010000000000000000000010
000000000000000000000000010111111101010111100000000000
000000000000000001000011010001001100000111010000000000
000010100000001001100110000000000000000000100110000000
000001000000000101100100000000001011000000000000000000
000000000000000000000110000000001011110000000000000000
000000000000000000000100000000001111110000000000000000
000000000000000000000110001000000000000000000110000000
000000000000000101000100001101000000000010000000000011

.logic_tile 7 11
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000011010000000000000000000000000000
110000000000010000000010100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000010011100000000000000010000000
000000000000001001000010010011001101100000010000000000
000000000000000001100000001000000000000000000000000000
000000000000000000100000000001000000000010000000000000
000000000000000000000000000000000001000000100100000100
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000101

.logic_tile 8 11
000000000000000000000010100000011010010111110100000001
000000000000000000000100000011010000101011110000000000
111000000001001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000110110000000000000000000000000000
000000000100000101000000000000000000011111100100000001
000000000000000000100010111111001011101111010000000000
000000000000001000000000000000001001001111110100000000
000000000000001011000000000000011010001111110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001110100000000000000000000000000000
001000000000010000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000010000000100000
000000000000000000000000000000000000000000000001100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000001011000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001100
000000111000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000001000000000000000000100000000
001000000000000000000000001111000000000010000000000000
111000000000000001100111101000000000000000000100000000
000000000000000000100000001001000000000010000000000000
010000000000000000000011100000000000000000000000000000
111000000000000000000100000000000000000000000000000000
000000000000000000000110001000000000000000000000000000
001000000001000000000100001111000000000010000000000000
000000000000000000000000000000011000000100000100000000
001000000000000000000000000000000000000000000000100000
000000000000000000000111000101100000000000000100000000
001000000000000000000100000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110110000000001000000100100000000
001000000000000000000010100000001101000000000000100000

.logic_tile 5 12
010000000000000000000000011011111000001000000000000001
001000000000000000000011000001101001000000000000000000
111000000000001011100110000000000000000000100100000000
000000000000001011000100000000001011000000000000000011
010000000000001000000110110111000000000000000000000000
111000000000000101000010010000000000000001000000000000
000000000000000101000000011011001100010111100000000000
001000000000000000000011001101101010111111010000000010
000000000000000000000000001000000000000000000100000001
001000000000000001000010010101000000000010000000000010
000000000000000011100010000000000001000000100100000001
001000000000000000100000000000001001000000000000000000
000000000000001000000000001001111100001000000000000000
001000000000000001000000000001001001000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001101000000000010000000000000

.logic_tile 6 12
010010000000100000000000000011000000000000000000000000
001000000001000000000000000000100000000001000000000000
111000000000000101100000000011000000000000000000000000
000000000000000000000000000000000000000001000000000000
110000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
001000000000001001000100000000000000000000000000000000
000000000000000000000000001101001111010111100000000000
001000000000000000000000000001101010000111010000000000
000000000000000101100011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000001
001000000000000000000000000000000000000001000000000010

.logic_tile 7 12
010000000000000000000000010111101011000000000001000000
001000000000000000000011100011101101010000000000100000
111000000000100000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
010000000000001101100000000000000000000000000000000000
011010000000001011000000000000000000000000000000000000
000000000000000000000111100101001101001000000000000000
001000000000000000000000000101001111000000000001000000
000000000000000000000000001000000000000000000100000101
001000000000000001000000001101000000000010000000000000
000000000000000000000110010000000000000000000000000000
001000000000000000000110010000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000

.logic_tile 8 12
010000000000000111000011100000000000000000000000000000
001000000000000000000010010000000000000000000000000000
111000000000000001000000000111100000000000000100000000
000000000000000000100000000000000000000001000000000001
010000000000000000000011001001011111010111100000000000
111000000000001101000000001101001100000111010000000000
000000000000000011100111010001001101010111110000000000
001000000001000000100111100101101000011011110000000000
000000000000001000000000000000000001000000100100000000
001000000000001011000000000000001111000000000000000001
000000000000001000000000001101111101000110100000000000
001000000000000011000000000111001011001111110000000000
000000000000000001000000000111101001000110100000000000
001000000000000000000000000111011100001111110000000000
000000000000001001100111000000000000000000000000000000
001000000000001001100100000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000001010100110010
000000001100010000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000001010000100000
000000001000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
111000000000001011100010101001101011000010110000000001
000000000000001001000000001001001110000011110000100000
010000000000000001100000000000000000000000000000000000
011000000000000000100000000000000000000000000000000000
000000000000000011100111000000000000000000000000000000
001000000000000000100100000000000000000000000000000000
000000001100000000000000000001100000000000000110000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000000011010000100000110000000
001000000000000000000000000000000000000000000000000000
000001001110100000000000000000011110000011000000000000
001010100001010000000000000000001010000011000010000000
000000000000000000000000000000011010000100000100000000
001000000000000001000000000000010000000000000000000001

.logic_tile 7 13
010000000000100000000000010000000001000000100100000000
001000000001000000000011110000001010000000000000000000
111000000000000000000000010000011000000100000100000000
000000000000000101000011110000010000000000000000000000
010000000000000000000111100101100000000000000100000000
111000000000000000000000000000000000000001000000000000
000000000000001011100011110000001000000100000100000000
001000000000001111100011000000010000000000000000000000
000000000000001000000000000000000000000000000100000000
001000000000001001000000000011000000000010000000000000
000000000000000000000000001001100000010110100000000000
001000000000000000000000001101000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
001000000000000000000000000000100000000001000000000000

.logic_tile 8 13
010010000000010000000000000101100000000000000100000000
001000000000100000000000000000100000000001000000000000
111000000000000111000011100000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110000000000000000000110000000000000000000000000000000
111000000100000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000100000000
001000000000000000000010011011000000000010000000000000
000010100000000000000111110001101110010111100000000000
001001000000001101000011000011001011111111100000100000
000000000000001000000000000111111001011111110000000000
001000000000000111000000000111111000001111100000100000
000000000000000000000110001111111001100001010000000000
001000000000000001000100000011011011010110000000000000
000000000000001000000110000011000000000000000100000000
001000000000001001000000000000100000000001000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000001010100000000
000000001100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000001100001000000000010000000000000000000000000000
000000000000001001000010010000000000000000000000000000
111000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000001101111000010100000100100000
110000000000000000000000001101110000111101010000000100
000000000000000000000010000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001100000000000000000111011011011001010100000000
000000000000000000000000001001011011011010100000000100
000000000000000000000000001001011010101001000100000100
000000000000000000000000001101011110111111010000100000
000001000000000000000111100000000000000000000000000000
000010100000000001000100000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000001110000101000010111001011001000001000100000000
000000000000000000000011111011001011101011010010000000
111000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000000000000
010000000000000000000000001011000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000001001011001101000010110000000
000000000000000000000000001011101011111101110000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000011100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000001011000010001110100100000
000000000000000000000010100001101101111000100010000000
000000000000000000000010001000011010111101000100000001
000000000000000000000000000011011001111110000000000010
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001000000000101100000010000100110000000
000000000000000000000000000111101001010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000111000000010
000100001000000000
000000000000000000
000000000000010001
000000000000010010
000000000000110000
001110000000000000
000010110000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000100010
000000110000110000
000000000000000000
000000000000000001
000001010000000010
000000001000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000001010000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000010000000000010
000001010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000001100000
000100000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000001110000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011001
000000111000000000
000000001000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 i_sck$SB_IO_IN_$glb_clk
.sym 4 lvds_clock_buf
.sym 7 r_counter[0]_$glb_clk
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 639 r_counter[0]
.sym 748 w_lvds_rx_09_d1_SB_LUT4_I3_I2[0]
.sym 751 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 830 r_counter[0]
.sym 858 r_counter[0]
.sym 860 w_rx_09_fifo_data[0]
.sym 862 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 863 w_rx_09_fifo_data[1]
.sym 864 io_pmod[5]$SB_IO_OUT
.sym 866 io_pmod[6]$SB_IO_OUT
.sym 867 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 940 lvds_clock
.sym 944 lvds_clock
.sym 970 lvds_clock
.sym 1007 w_lvds_rx_09_d0
.sym 1017 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 1031 w_lvds_rx_09_d1
.sym 1054 w_lvds_rx_09_d0
.sym 1055 w_lvds_rx_09_d1
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_buf
.sym 1191 $PACKER_VCC_NET
.sym 1256 $PACKER_VCC_NET
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1313 $PACKER_VCC_NET
.sym 1391 $PACKER_VCC_NET
.sym 2776 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 2777 lvds_rx_09_inst.r_phase_count[0]
.sym 2778 lvds_rx_09_inst.r_phase_count[1]
.sym 2780 w_lvds_rx_09_d1_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 2781 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 2857 r_counter[0]
.sym 2899 r_counter[0]
.sym 2907 i_glob_clock$SB_IO_IN_$glb_clk
.sym 2909 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 2910 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 2911 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 2912 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 2913 w_lvds_rx_09_d1_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_DFFNESR_Q_E
.sym 2914 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 2915 w_lvds_rx_09_d1_SB_LUT4_I3_I2[1]
.sym 2916 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 2964 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 2980 w_lvds_rx_09_d1_SB_LUT4_I3_I2[0]
.sym 2991 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 2992 w_lvds_rx_09_d1_SB_LUT4_I3_I2[1]
.sym 3007 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3025 w_lvds_rx_09_d1_SB_LUT4_I3_I2[1]
.sym 3026 w_lvds_rx_09_d1_SB_LUT4_I3_I2[0]
.sym 3041 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 3042 lvds_clock_buf
.sym 3044 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 3045 io_pmod[7]$SB_IO_OUT
.sym 3046 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3072 io_pmod[6]$SB_IO_OUT
.sym 3097 w_rx_09_fifo_data[0]
.sym 3099 w_lvds_rx_09_d1_SB_LUT4_I3_I2[0]
.sym 3102 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3103 w_lvds_rx_09_d1_SB_LUT4_I3_I2[1]
.sym 3107 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3108 w_rx_09_fifo_data[1]
.sym 3109 w_lvds_rx_09_d0
.sym 3110 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3113 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 3115 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3123 w_lvds_rx_09_d1
.sym 3130 w_lvds_rx_09_d1_SB_LUT4_I3_I2[0]
.sym 3131 w_lvds_rx_09_d1
.sym 3132 w_lvds_rx_09_d1_SB_LUT4_I3_I2[1]
.sym 3133 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3142 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 3148 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3149 w_lvds_rx_09_d1_SB_LUT4_I3_I2[0]
.sym 3150 w_lvds_rx_09_d0
.sym 3151 w_lvds_rx_09_d1_SB_LUT4_I3_I2[1]
.sym 3154 w_rx_09_fifo_data[0]
.sym 3155 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3168 w_rx_09_fifo_data[1]
.sym 3169 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3172 w_lvds_rx_09_d1
.sym 3173 w_lvds_rx_09_d1_SB_LUT4_I3_I2[0]
.sym 3174 w_lvds_rx_09_d0
.sym 3175 w_lvds_rx_09_d1_SB_LUT4_I3_I2[1]
.sym 3176 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3177 lvds_clock_buf
.sym 3178 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3201 io_pmod[5]$SB_IO_OUT
.sym 4253 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 4261 w_lvds_rx_09_d1_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_DFFNESR_Q_E
.sym 5059 $PACKER_VCC_NET
.sym 5062 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 5068 lvds_rx_09_inst.r_phase_count[0]
.sym 5071 w_lvds_rx_09_d1_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 5072 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 5075 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 5084 w_lvds_rx_09_d1_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_DFFNESR_Q_E
.sym 5085 lvds_rx_09_inst.r_phase_count[1]
.sym 5086 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5088 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 5089 $nextpnr_ICESTORM_LC_0$O
.sym 5092 lvds_rx_09_inst.r_phase_count[0]
.sym 5095 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5097 $PACKER_VCC_NET
.sym 5098 lvds_rx_09_inst.r_phase_count[1]
.sym 5102 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 5103 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 5104 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 5105 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5110 w_lvds_rx_09_d1_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 5116 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 5127 w_lvds_rx_09_d1_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 5128 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5132 lvds_rx_09_inst.r_phase_count[1]
.sym 5133 lvds_rx_09_inst.r_phase_count[0]
.sym 5134 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 5135 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 5136 w_lvds_rx_09_d1_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_DFFNESR_Q_E
.sym 5137 lvds_clock_buf
.sym 5138 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5153 $PACKER_VCC_NET
.sym 5155 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 5158 io_pmod[6]$SB_IO_OUT
.sym 5161 spi_if_ins.o_cs_SB_LUT4_I2_1_O
.sym 5170 io_pmod[7]$SB_IO_OUT
.sym 5182 w_lvds_rx_09_d1_SB_LUT4_I3_I2[0]
.sym 5183 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 5186 w_lvds_rx_09_d1_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 5187 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 5189 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 5190 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 5193 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5194 w_lvds_rx_09_d1_SB_LUT4_I3_I2[1]
.sym 5196 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 5207 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 5215 w_lvds_rx_09_d1_SB_LUT4_I3_I2[0]
.sym 5216 w_lvds_rx_09_d1_SB_LUT4_I3_I2[1]
.sym 5219 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 5221 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 5222 w_lvds_rx_09_d1_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 5225 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 5226 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 5227 w_lvds_rx_09_d1_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 5228 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 5232 w_lvds_rx_09_d1_SB_LUT4_I3_I2[0]
.sym 5233 w_lvds_rx_09_d1_SB_LUT4_I3_I2[1]
.sym 5234 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 5238 w_lvds_rx_09_d1_SB_LUT4_I3_I2[1]
.sym 5239 w_lvds_rx_09_d1_SB_LUT4_I3_I2[0]
.sym 5243 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 5246 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 5251 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 5255 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 5256 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 5257 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 5258 w_lvds_rx_09_d1_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 5259 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 5260 lvds_clock_buf
.sym 5261 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5305 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 5307 io_pmod[5]$SB_IO_OUT
.sym 5310 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 5314 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 5330 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 5332 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5336 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 5337 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 5338 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 5343 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5345 io_pmod[5]$SB_IO_OUT
.sym 5351 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 5382 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 5383 lvds_clock_buf
.sym 5384 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5639 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 5647 $PACKER_VCC_NET
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6301 o_shdn_tx_lna$SB_IO_OUT
.sym 6316 o_shdn_rx_lna$SB_IO_OUT
.sym 6317 o_shdn_tx_lna$SB_IO_OUT
.sym 6378 $PACKER_GND_NET
.sym 6771 spi_if_ins.state_if[0]
.sym 6866 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 6868 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 6870 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 6929 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 6975 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 7013 io_pmod[7]$SB_IO_OUT
.sym 7029 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 7072 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 7117 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 7174 w_tx_data_smi[0]
.sym 7176 w_tx_data_smi[1]
.sym 7177 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 7276 i_config_SB_LUT4_I3_O[3]
.sym 7279 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 7312 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 7337 io_ctrl_ins.o_pmod[0]
.sym 7376 io_ctrl_ins.pmod_dir_state[4]
.sym 7378 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 7379 io_ctrl_ins.pmod_dir_state[1]
.sym 7380 io_ctrl_ins.pmod_dir_state[0]
.sym 7381 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[3]
.sym 7382 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 7383 io_ctrl_ins.pmod_dir_state[3]
.sym 7432 io_ctrl_ins.o_pmod[3]
.sym 7478 io_ctrl_ins.o_pmod[2]
.sym 7479 io_ctrl_ins.o_pmod[1]
.sym 7481 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 7482 io_ctrl_ins.o_pmod[0]
.sym 7483 io_ctrl_ins.o_pmod[4]
.sym 7485 io_ctrl_ins.o_pmod[3]
.sym 7521 w_rx_data[2]
.sym 7524 w_rx_data[0]
.sym 7618 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O
.sym 7626 w_rx_data[1]
.sym 7637 w_rx_data[3]
.sym 7834 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 8093 $PACKER_GND_NET
.sym 8106 $PACKER_GND_NET
.sym 8272 $PACKER_GND_NET
.sym 8431 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 8432 $PACKER_GND_NET
.sym 8556 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 8652 spi_if_ins.state_if[1]
.sym 8653 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 8654 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 8657 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 8677 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 8680 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 8696 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 8703 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 8711 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 8767 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 8771 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 8772 r_counter[0]_$glb_clk
.sym 8773 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 8778 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 8779 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 8780 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 8781 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 8795 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 8801 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 8805 spi_if_ins.o_cs_SB_LUT4_I2_1_O
.sym 8806 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 8819 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 8820 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 8822 spi_if_ins.state_if[0]
.sym 8824 spi_if_ins.state_if[1]
.sym 8833 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 8835 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 8845 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 8851 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 8860 spi_if_ins.state_if[1]
.sym 8861 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 8862 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 8863 spi_if_ins.state_if[0]
.sym 8875 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 8894 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 8895 r_counter[0]_$glb_clk
.sym 8896 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 8897 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 8898 r_tx_data[3]
.sym 8899 r_tx_data[6]
.sym 8901 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 8902 r_tx_data[4]
.sym 8903 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 8904 r_tx_data[1]
.sym 8916 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 8924 $PACKER_GND_NET
.sym 8927 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 8929 w_tx_data_smi[1]
.sym 8932 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 8942 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 8950 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 8952 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 8956 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 9013 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9015 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 9017 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 9018 r_counter[0]_$glb_clk
.sym 9019 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9020 spi_if_ins.o_cs_SB_LUT4_I1_1_O[0]
.sym 9021 w_cs[2]
.sym 9022 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 9023 spi_if_ins.o_cs_SB_LUT4_I2_1_O
.sym 9024 w_cs[3]
.sym 9026 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 9027 spi_if_ins.o_cs_SB_LUT4_I2_O
.sym 9042 w_tx_data_io[6]
.sym 9047 w_tx_data_io[1]
.sym 9051 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 9053 spi_if_ins.w_rx_data[4]
.sym 9055 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 9067 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 9106 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 9144 w_ioc[4]
.sym 9147 w_cs[0]
.sym 9148 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9149 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9150 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[1]
.sym 9160 spi_if_ins.o_cs_SB_LUT4_I2_O
.sym 9165 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 9167 w_tx_data_io[4]
.sym 9169 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9172 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 9177 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[3]
.sym 9185 w_cs[2]
.sym 9195 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9205 i_config_SB_LUT4_I3_I1[4]
.sym 9213 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 9232 i_config_SB_LUT4_I3_I1[4]
.sym 9242 i_config_SB_LUT4_I3_I1[4]
.sym 9249 w_cs[2]
.sym 9263 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9264 r_counter[0]_$glb_clk
.sym 9265 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 9266 w_tx_data_io[2]
.sym 9267 w_tx_data_io[1]
.sym 9268 w_tx_data_io[0]
.sym 9269 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 9270 w_tx_data_io[3]
.sym 9271 i_config_SB_LUT4_I3_I1[4]
.sym 9272 w_tx_data_io[4]
.sym 9273 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 9286 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 9293 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 9294 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 9297 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 9311 io_ctrl_ins.pmod_dir_state[0]
.sym 9322 io_ctrl_ins.pmod_dir_state[3]
.sym 9323 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 9326 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 9331 io_ctrl_ins.o_pmod[0]
.sym 9337 io_ctrl_ins.o_pmod[3]
.sym 9352 io_ctrl_ins.pmod_dir_state[3]
.sym 9353 io_ctrl_ins.o_pmod[3]
.sym 9354 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 9355 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 9370 io_ctrl_ins.o_pmod[0]
.sym 9371 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 9372 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 9373 io_ctrl_ins.pmod_dir_state[0]
.sym 9389 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 9391 w_rx_data[7]
.sym 9392 w_rx_data[6]
.sym 9393 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 9394 w_rx_data[0]
.sym 9395 w_rx_data[5]
.sym 9396 w_rx_data[4]
.sym 9401 o_tr_vc2$SB_IO_OUT
.sym 9404 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 9406 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 9413 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 9420 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9433 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 9436 w_rx_data[1]
.sym 9438 io_ctrl_ins.pmod_dir_state[4]
.sym 9439 io_ctrl_ins.o_pmod[1]
.sym 9440 w_rx_data[3]
.sym 9442 w_rx_data[2]
.sym 9443 io_ctrl_ins.o_pmod[4]
.sym 9446 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 9448 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 9449 io_ctrl_ins.pmod_dir_state[1]
.sym 9451 w_rx_data[0]
.sym 9453 w_rx_data[4]
.sym 9466 w_rx_data[4]
.sym 9475 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 9476 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 9477 io_ctrl_ins.o_pmod[1]
.sym 9478 io_ctrl_ins.pmod_dir_state[1]
.sym 9482 w_rx_data[1]
.sym 9490 w_rx_data[0]
.sym 9493 io_ctrl_ins.pmod_dir_state[4]
.sym 9494 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 9495 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 9496 io_ctrl_ins.o_pmod[4]
.sym 9502 w_rx_data[2]
.sym 9505 w_rx_data[3]
.sym 9509 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 9510 r_counter[0]_$glb_clk
.sym 9512 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 9513 o_ldo_2v8_en$SB_IO_OUT
.sym 9514 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 9515 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[2]
.sym 9516 o_led0$SB_IO_OUT
.sym 9517 o_led1$SB_IO_OUT
.sym 9518 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 9519 w_rx_data[2]
.sym 9527 spi_if_ins.w_rx_data[5]
.sym 9528 w_rx_data[3]
.sym 9530 spi_if_ins.w_rx_data[4]
.sym 9532 w_rx_data[1]
.sym 9535 w_rx_data[7]
.sym 9537 spi_if_ins.w_rx_data[6]
.sym 9544 o_tr_vc1_b$SB_IO_OUT
.sym 9558 w_rx_data[0]
.sym 9560 w_rx_data[1]
.sym 9564 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 9568 w_rx_data[4]
.sym 9576 w_rx_data[3]
.sym 9583 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 9584 w_rx_data[2]
.sym 9586 w_rx_data[2]
.sym 9592 w_rx_data[1]
.sym 9604 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 9613 w_rx_data[0]
.sym 9617 w_rx_data[4]
.sym 9630 w_rx_data[3]
.sym 9632 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 9633 r_counter[0]_$glb_clk
.sym 9652 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 9654 $PACKER_VCC_NET
.sym 9660 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 9770 io_ctrl_ins.pmod_dir_state[5]
.sym 9774 io_ctrl_ins.pmod_dir_state[7]
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10181 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 $PACKER_GND_NET
.sym 10204 $PACKER_GND_NET
.sym 10212 $PACKER_GND_NET
.sym 10220 $PACKER_GND_NET
.sym 10365 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 10412 $PACKER_GND_NET
.sym 10542 $PACKER_GND_NET
.sym 10787 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 10791 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 10801 spi_if_ins.state_if[1]
.sym 10804 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 10808 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 10810 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 10811 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 10815 spi_if_ins.state_if[0]
.sym 10822 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 10827 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 10839 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 10840 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 10841 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 10842 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 10845 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 10846 spi_if_ins.state_if[1]
.sym 10847 spi_if_ins.state_if[0]
.sym 10851 spi_if_ins.state_if[1]
.sym 10852 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 10854 spi_if_ins.state_if[0]
.sym 10869 spi_if_ins.state_if[0]
.sym 10870 spi_if_ins.state_if[1]
.sym 10871 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 10879 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 10880 r_counter[0]_$glb_clk
.sym 10885 spi_if_ins.r_tx_byte[1]
.sym 10886 spi_if_ins.r_tx_byte[3]
.sym 10887 spi_if_ins.r_tx_byte[4]
.sym 10889 spi_if_ins.r_tx_byte[6]
.sym 10907 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 10908 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 10917 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 10925 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 10931 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 10932 spi_if_ins.state_if[1]
.sym 10936 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 10937 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 10951 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 10954 spi_if_ins.state_if[0]
.sym 10981 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 10986 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 10987 spi_if_ins.state_if[0]
.sym 10988 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 10989 spi_if_ins.state_if[1]
.sym 10992 spi_if_ins.state_if[0]
.sym 10994 spi_if_ins.state_if[1]
.sym 10998 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 10999 spi_if_ins.state_if[0]
.sym 11000 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 11001 spi_if_ins.state_if[1]
.sym 11002 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11003 r_counter[0]_$glb_clk
.sym 11004 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 11005 spi_if_ins.r_tx_data_valid
.sym 11010 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11012 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11017 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 11019 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11032 spi_if_ins.o_cs_SB_LUT4_I2_O
.sym 11033 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11034 $PACKER_GND_NET
.sym 11040 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11046 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 11047 w_tx_data_io[4]
.sym 11048 spi_if_ins.o_cs_SB_LUT4_I2_O
.sym 11051 w_tx_data_io[6]
.sym 11052 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 11054 spi_if_ins.o_cs_SB_LUT4_I1_1_O[0]
.sym 11058 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11059 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 11060 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11065 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 11069 w_tx_data_io[1]
.sym 11071 w_tx_data_smi[1]
.sym 11073 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 11074 w_tx_data_io[3]
.sym 11075 spi_if_ins.o_cs_SB_LUT4_I2_1_O
.sym 11077 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11079 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11080 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11081 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 11082 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11085 spi_if_ins.o_cs_SB_LUT4_I1_1_O[0]
.sym 11086 w_tx_data_smi[1]
.sym 11087 w_tx_data_io[3]
.sym 11088 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 11092 w_tx_data_io[6]
.sym 11094 spi_if_ins.o_cs_SB_LUT4_I1_1_O[0]
.sym 11103 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 11105 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 11106 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 11109 w_tx_data_io[4]
.sym 11111 spi_if_ins.o_cs_SB_LUT4_I1_1_O[0]
.sym 11116 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11117 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 11118 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11121 w_tx_data_io[1]
.sym 11122 w_tx_data_smi[1]
.sym 11123 spi_if_ins.o_cs_SB_LUT4_I1_1_O[0]
.sym 11124 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 11125 spi_if_ins.o_cs_SB_LUT4_I2_O
.sym 11126 i_glob_clock$SB_IO_IN_$glb_clk
.sym 11127 spi_if_ins.o_cs_SB_LUT4_I2_1_O
.sym 11129 r_tx_data[7]
.sym 11131 r_tx_data[5]
.sym 11134 r_tx_data[2]
.sym 11135 r_tx_data[0]
.sym 11140 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 11141 w_tx_data_io[4]
.sym 11152 w_tx_data_io[2]
.sym 11158 o_shdn_rx_lna$SB_IO_OUT
.sym 11160 w_tx_data_io[3]
.sym 11161 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11173 w_cs[0]
.sym 11188 spi_if_ins.w_rx_data[5]
.sym 11189 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11193 spi_if_ins.w_rx_data[6]
.sym 11194 w_cs[2]
.sym 11196 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11197 w_cs[3]
.sym 11199 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11202 w_cs[2]
.sym 11203 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11204 w_cs[0]
.sym 11205 w_cs[3]
.sym 11208 spi_if_ins.w_rx_data[6]
.sym 11210 spi_if_ins.w_rx_data[5]
.sym 11214 w_cs[2]
.sym 11215 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11216 w_cs[0]
.sym 11217 w_cs[3]
.sym 11220 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11221 w_cs[0]
.sym 11222 w_cs[3]
.sym 11223 w_cs[2]
.sym 11227 spi_if_ins.w_rx_data[5]
.sym 11229 spi_if_ins.w_rx_data[6]
.sym 11238 w_cs[2]
.sym 11239 w_cs[3]
.sym 11240 w_cs[0]
.sym 11241 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11244 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11245 w_cs[2]
.sym 11246 w_cs[3]
.sym 11247 w_cs[0]
.sym 11248 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11249 r_counter[0]_$glb_clk
.sym 11250 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11251 spi_if_ins.w_rx_data[6]
.sym 11252 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 11253 $PACKER_GND_NET
.sym 11254 spi_if_ins.w_rx_data[5]
.sym 11255 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11257 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11258 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 11263 spi_if_ins.o_cs_SB_LUT4_I2_1_O
.sym 11265 w_tx_data_io[7]
.sym 11269 w_tx_data_io[5]
.sym 11278 spi_if_ins.o_cs_SB_LUT4_I2_1_O
.sym 11280 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11292 spi_if_ins.o_cs_SB_LUT4_I1_1_O[0]
.sym 11294 w_tx_data_io[0]
.sym 11299 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11301 w_cs[2]
.sym 11302 w_tx_data_smi[0]
.sym 11305 spi_if_ins.w_rx_data[4]
.sym 11306 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 11310 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11312 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11317 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 11318 w_ioc[1]
.sym 11321 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 11322 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11332 spi_if_ins.w_rx_data[4]
.sym 11351 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11355 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11357 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11358 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 11361 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 11362 w_ioc[1]
.sym 11363 w_cs[2]
.sym 11364 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11367 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 11368 spi_if_ins.o_cs_SB_LUT4_I1_1_O[0]
.sym 11369 w_tx_data_smi[0]
.sym 11370 w_tx_data_io[0]
.sym 11371 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11372 r_counter[0]_$glb_clk
.sym 11374 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 11375 w_ioc[3]
.sym 11376 w_ioc[1]
.sym 11377 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[3]
.sym 11378 w_ioc[2]
.sym 11379 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 11380 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11381 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 11387 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11392 io_pmod[5]$SB_IO_OUT
.sym 11397 $PACKER_GND_NET
.sym 11399 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 11400 o_ldo_2v8_en$SB_IO_OUT
.sym 11401 w_rx_data[4]
.sym 11403 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11404 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[2]
.sym 11406 o_led0$SB_IO_OUT
.sym 11407 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 11409 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11415 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 11416 w_ioc[4]
.sym 11417 i_config_SB_LUT4_I3_O[3]
.sym 11419 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11420 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 11421 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[3]
.sym 11422 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[2]
.sym 11424 o_tr_vc1_b$SB_IO_OUT
.sym 11426 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 11427 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 11428 o_tr_vc2$SB_IO_OUT
.sym 11430 o_shdn_rx_lna$SB_IO_OUT
.sym 11432 i_config_SB_LUT4_I3_O[2]
.sym 11433 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 11434 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[3]
.sym 11435 w_ioc[2]
.sym 11437 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 11439 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 11440 w_ioc[3]
.sym 11441 w_ioc[1]
.sym 11442 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 11443 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[2]
.sym 11444 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 11445 i_config_SB_LUT4_I3_O[1]
.sym 11446 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 11448 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 11449 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[2]
.sym 11450 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 11451 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[3]
.sym 11454 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 11455 o_shdn_rx_lna$SB_IO_OUT
.sym 11456 i_config_SB_LUT4_I3_O[1]
.sym 11457 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 11460 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 11461 i_config_SB_LUT4_I3_O[1]
.sym 11462 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 11463 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 11466 w_ioc[1]
.sym 11468 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 11469 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 11472 i_config_SB_LUT4_I3_O[3]
.sym 11473 i_config_SB_LUT4_I3_O[2]
.sym 11474 o_tr_vc2$SB_IO_OUT
.sym 11475 i_config_SB_LUT4_I3_O[1]
.sym 11478 w_ioc[1]
.sym 11479 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 11480 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 11484 o_tr_vc1_b$SB_IO_OUT
.sym 11485 i_config_SB_LUT4_I3_O[1]
.sym 11486 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[3]
.sym 11487 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[2]
.sym 11490 w_ioc[1]
.sym 11491 w_ioc[3]
.sym 11492 w_ioc[4]
.sym 11493 w_ioc[2]
.sym 11494 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 11495 r_counter[0]_$glb_clk
.sym 11496 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11497 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 11498 i_config_SB_LUT4_I3_O[2]
.sym 11499 w_rx_data[2]
.sym 11500 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 11501 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[2]
.sym 11502 w_rx_data[3]
.sym 11503 i_config_SB_LUT4_I3_O[1]
.sym 11504 w_rx_data[1]
.sym 11505 spi_if_ins.w_rx_data[0]
.sym 11509 spi_if_ins.w_rx_data[6]
.sym 11511 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11516 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 11519 spi_if_ins.w_rx_data[4]
.sym 11520 o_tr_vc1_b$SB_IO_OUT
.sym 11523 w_rx_data[0]
.sym 11524 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 11525 w_rx_data[5]
.sym 11526 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 11527 w_rx_data[4]
.sym 11528 i_config_SB_LUT4_I3_I1[4]
.sym 11532 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11546 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 11547 spi_if_ins.w_rx_data[4]
.sym 11548 spi_if_ins.w_rx_data[0]
.sym 11549 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11552 spi_if_ins.w_rx_data[5]
.sym 11553 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 11559 spi_if_ins.w_rx_data[6]
.sym 11567 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 11569 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11571 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 11574 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 11583 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11591 spi_if_ins.w_rx_data[6]
.sym 11597 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 11601 spi_if_ins.w_rx_data[0]
.sym 11610 spi_if_ins.w_rx_data[5]
.sym 11616 spi_if_ins.w_rx_data[4]
.sym 11617 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11618 r_counter[0]_$glb_clk
.sym 11620 w_rx_data[6]
.sym 11621 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 11625 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 11627 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 11632 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 11634 spi_if_ins.w_rx_data[0]
.sym 11638 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 11639 i_config[1]$SB_IO_IN
.sym 11640 w_rx_data[6]
.sym 11644 o_led0$SB_IO_OUT
.sym 11645 w_rx_data[7]
.sym 11646 o_led1$SB_IO_OUT
.sym 11647 w_rx_data[6]
.sym 11649 o_shdn_rx_lna$SB_IO_OUT
.sym 11650 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 11654 o_ldo_2v8_en$SB_IO_OUT
.sym 11655 o_shdn_tx_lna$SB_IO_OUT
.sym 11663 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11665 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11666 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 11668 w_rx_data[1]
.sym 11669 io_ctrl_ins.o_pmod[2]
.sym 11671 w_rx_data[2]
.sym 11672 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 11674 w_rx_data[0]
.sym 11675 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 11677 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 11679 o_shdn_tx_lna$SB_IO_OUT
.sym 11682 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 11684 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 11685 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 11694 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11695 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 11696 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11697 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 11702 w_rx_data[2]
.sym 11707 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 11712 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 11713 o_shdn_tx_lna$SB_IO_OUT
.sym 11714 io_ctrl_ins.o_pmod[2]
.sym 11715 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 11718 w_rx_data[0]
.sym 11726 w_rx_data[1]
.sym 11730 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11731 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 11732 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11733 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 11736 w_rx_data[2]
.sym 11740 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 11741 r_counter[0]_$glb_clk
.sym 11744 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 11747 io_ctrl_ins.pmod_dir_state[5]
.sym 11748 io_ctrl_ins.pmod_dir_state[7]
.sym 11749 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 11750 io_ctrl_ins.pmod_dir_state[6]
.sym 11774 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 11868 o_shdn_rx_lna$SB_IO_OUT
.sym 11870 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 11871 o_shdn_tx_lna$SB_IO_OUT
.sym 11879 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 11891 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 12007 o_tr_vc1_b$SB_IO_OUT
.sym 12013 o_shdn_rx_lna$SB_IO_OUT
.sym 12019 o_shdn_tx_lna$SB_IO_OUT
.sym 12146 o_ldo_2v8_en$SB_IO_OUT
.sym 12313 $PACKER_GND_NET
.sym 12331 $PACKER_GND_NET
.sym 12481 $PACKER_GND_NET
.sym 12488 $PACKER_GND_NET
.sym 12650 $PACKER_GND_NET
.sym 12758 o_miso_$_TBUF__Y_E
.sym 12894 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 12995 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 13018 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13020 spi_if_ins.r_tx_data_valid
.sym 13024 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 13055 r_tx_data[1]
.sym 13057 r_tx_data[3]
.sym 13058 r_tx_data[6]
.sym 13059 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13061 r_tx_data[4]
.sym 13085 r_tx_data[1]
.sym 13089 r_tx_data[3]
.sym 13096 r_tx_data[4]
.sym 13109 r_tx_data[6]
.sym 13111 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13112 r_counter[0]_$glb_clk
.sym 13114 spi_if_ins.spi.r_tx_byte[5]
.sym 13115 spi_if_ins.spi.r_tx_byte[3]
.sym 13116 spi_if_ins.spi.r_tx_byte[4]
.sym 13117 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13118 spi_if_ins.spi.r_tx_byte[6]
.sym 13119 spi_if_ins.spi.r_tx_byte[0]
.sym 13120 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 13121 spi_if_ins.spi.r_tx_byte[1]
.sym 13142 $PACKER_GND_NET
.sym 13149 spi_if_ins.spi.r_tx_byte[7]
.sym 13157 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13159 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 13160 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13167 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 13168 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13169 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13190 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13218 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13219 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 13220 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13232 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 13233 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13234 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13235 r_counter[0]_$glb_clk
.sym 13236 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 13237 spi_if_ins.r_tx_byte[7]
.sym 13241 spi_if_ins.r_tx_byte[2]
.sym 13242 spi_if_ins.r_tx_byte[5]
.sym 13243 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13244 spi_if_ins.r_tx_byte[0]
.sym 13251 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13258 $PACKER_VCC_NET
.sym 13259 io_pmod[6]$SB_IO_OUT
.sym 13262 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 13280 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 13285 w_tx_data_io[7]
.sym 13286 spi_if_ins.o_cs_SB_LUT4_I1_1_O[0]
.sym 13287 w_tx_data_io[5]
.sym 13291 spi_if_ins.o_cs_SB_LUT4_I2_1_O
.sym 13301 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[1]
.sym 13303 w_tx_data_io[2]
.sym 13305 spi_if_ins.o_cs_SB_LUT4_I2_O
.sym 13317 w_tx_data_io[7]
.sym 13318 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 13319 spi_if_ins.o_cs_SB_LUT4_I1_1_O[0]
.sym 13329 spi_if_ins.o_cs_SB_LUT4_I1_1_O[0]
.sym 13330 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 13332 w_tx_data_io[5]
.sym 13347 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 13348 spi_if_ins.o_cs_SB_LUT4_I1_1_O[0]
.sym 13349 w_tx_data_io[2]
.sym 13353 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[1]
.sym 13356 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 13357 spi_if_ins.o_cs_SB_LUT4_I2_O
.sym 13358 i_glob_clock$SB_IO_IN_$glb_clk
.sym 13359 spi_if_ins.o_cs_SB_LUT4_I2_1_O
.sym 13361 spi_if_ins.spi.r_tx_byte[2]
.sym 13365 spi_if_ins.spi.r_tx_byte[7]
.sym 13374 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13390 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 13393 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 13402 w_ioc[4]
.sym 13403 w_ioc[1]
.sym 13405 w_ioc[2]
.sym 13410 w_ioc[3]
.sym 13412 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13421 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13424 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 13426 spi_if_ins.w_rx_data[5]
.sym 13429 spi_if_ins.w_rx_data[6]
.sym 13435 spi_if_ins.w_rx_data[6]
.sym 13440 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 13441 w_ioc[1]
.sym 13443 w_ioc[2]
.sym 13453 spi_if_ins.w_rx_data[5]
.sym 13459 spi_if_ins.w_rx_data[6]
.sym 13460 spi_if_ins.w_rx_data[5]
.sym 13472 spi_if_ins.w_rx_data[5]
.sym 13473 spi_if_ins.w_rx_data[6]
.sym 13477 w_ioc[3]
.sym 13478 w_ioc[4]
.sym 13480 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13481 r_counter[0]_$glb_clk
.sym 13482 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13483 spi_if_ins.w_rx_data[4]
.sym 13484 spi_if_ins.w_rx_data[5]
.sym 13485 spi_if_ins.w_rx_data[3]
.sym 13486 spi_if_ins.w_rx_data[2]
.sym 13487 spi_if_ins.w_rx_data[6]
.sym 13489 spi_if_ins.w_rx_data[1]
.sym 13490 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1[0]
.sym 13498 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13501 $PACKER_GND_NET
.sym 13510 w_rx_data[1]
.sym 13512 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 13515 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 13516 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 13526 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13527 spi_if_ins.w_rx_data[0]
.sym 13529 i_config_SB_LUT4_I3_I1[4]
.sym 13533 w_ioc[3]
.sym 13535 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 13536 w_ioc[2]
.sym 13541 w_ioc[4]
.sym 13543 o_ldo_2v8_en$SB_IO_OUT
.sym 13544 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 13546 spi_if_ins.w_rx_data[1]
.sym 13549 o_led0$SB_IO_OUT
.sym 13550 spi_if_ins.w_rx_data[3]
.sym 13551 spi_if_ins.w_rx_data[2]
.sym 13554 io_ctrl_ins.debug_mode[0]
.sym 13555 io_ctrl_ins.rf_mode[0]
.sym 13560 spi_if_ins.w_rx_data[0]
.sym 13565 spi_if_ins.w_rx_data[3]
.sym 13571 spi_if_ins.w_rx_data[1]
.sym 13575 i_config_SB_LUT4_I3_I1[4]
.sym 13576 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 13577 o_ldo_2v8_en$SB_IO_OUT
.sym 13578 io_ctrl_ins.rf_mode[0]
.sym 13581 spi_if_ins.w_rx_data[2]
.sym 13587 w_ioc[2]
.sym 13589 w_ioc[4]
.sym 13590 w_ioc[3]
.sym 13593 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 13594 i_config_SB_LUT4_I3_I1[4]
.sym 13599 io_ctrl_ins.debug_mode[0]
.sym 13600 o_led0$SB_IO_OUT
.sym 13601 i_config_SB_LUT4_I3_I1[4]
.sym 13602 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 13603 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13604 r_counter[0]_$glb_clk
.sym 13610 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 13611 w_rx_data[3]
.sym 13612 io_ctrl_ins.debug_mode[0]
.sym 13613 io_ctrl_ins.rf_mode[0]
.sym 13622 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13626 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13633 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13634 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O
.sym 13637 io_ctrl_ins.rf_mode[0]
.sym 13647 i_config[1]$SB_IO_IN
.sym 13649 i_config[0]$SB_IO_IN
.sym 13654 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13655 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 13656 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 13657 spi_if_ins.w_rx_data[3]
.sym 13658 spi_if_ins.w_rx_data[2]
.sym 13659 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 13661 spi_if_ins.w_rx_data[1]
.sym 13663 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 13665 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13667 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 13668 i_config_SB_LUT4_I3_I1[4]
.sym 13670 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 13674 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 13675 io_ctrl_ins.rf_mode[2]
.sym 13678 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 13680 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 13681 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 13682 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 13683 i_config_SB_LUT4_I3_I1[4]
.sym 13686 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13687 i_config[0]$SB_IO_IN
.sym 13688 i_config_SB_LUT4_I3_I1[4]
.sym 13689 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 13692 spi_if_ins.w_rx_data[2]
.sym 13698 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 13699 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 13701 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 13704 i_config[1]$SB_IO_IN
.sym 13705 io_ctrl_ins.rf_mode[2]
.sym 13706 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 13707 i_config_SB_LUT4_I3_I1[4]
.sym 13712 spi_if_ins.w_rx_data[3]
.sym 13718 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 13719 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 13722 spi_if_ins.w_rx_data[1]
.sym 13726 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13727 r_counter[0]_$glb_clk
.sym 13729 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O
.sym 13730 io_ctrl_ins.debug_mode[1]
.sym 13732 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 13733 io_ctrl_ins.rf_mode[2]
.sym 13741 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 13743 i_config[0]$SB_IO_IN
.sym 13744 $PACKER_VCC_NET
.sym 13754 w_rx_data[2]
.sym 13759 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13760 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 13761 io_ctrl_ins.debug_mode[0]
.sym 13764 w_rx_data[1]
.sym 13775 o_led1$SB_IO_OUT
.sym 13781 i_config_SB_LUT4_I3_I1[4]
.sym 13782 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 13783 w_rx_data[3]
.sym 13786 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 13789 w_rx_data[6]
.sym 13795 io_ctrl_ins.debug_mode[1]
.sym 13797 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 13804 w_rx_data[6]
.sym 13810 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 13833 o_led1$SB_IO_OUT
.sym 13834 i_config_SB_LUT4_I3_I1[4]
.sym 13835 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 13836 io_ctrl_ins.debug_mode[1]
.sym 13846 w_rx_data[3]
.sym 13849 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 13850 r_counter[0]_$glb_clk
.sym 13852 io_ctrl_ins.rf_pin_state[2]
.sym 13853 io_ctrl_ins.rf_pin_state[5]
.sym 13854 io_ctrl_ins.rf_pin_state[0]
.sym 13855 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 13856 io_ctrl_ins.rf_pin_state[6]
.sym 13857 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 13859 io_ctrl_ins.rf_pin_state[1]
.sym 13868 w_rx_data[4]
.sym 13880 io_ctrl_ins.rf_mode[2]
.sym 13895 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 13897 io_ctrl_ins.rf_mode[2]
.sym 13898 w_rx_data[5]
.sym 13900 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13902 io_ctrl_ins.debug_mode[1]
.sym 13906 w_rx_data[7]
.sym 13908 w_rx_data[6]
.sym 13921 io_ctrl_ins.debug_mode[0]
.sym 13932 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13933 io_ctrl_ins.rf_mode[2]
.sym 13934 io_ctrl_ins.debug_mode[0]
.sym 13935 io_ctrl_ins.debug_mode[1]
.sym 13951 w_rx_data[5]
.sym 13959 w_rx_data[7]
.sym 13964 io_ctrl_ins.debug_mode[1]
.sym 13965 io_ctrl_ins.debug_mode[0]
.sym 13971 w_rx_data[6]
.sym 13972 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 13973 r_counter[0]_$glb_clk
.sym 13975 o_tr_vc1$SB_IO_OUT
.sym 13977 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 13981 o_tr_vc1_b$SB_IO_OUT
.sym 13989 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 13990 w_rx_data[5]
.sym 13996 w_rx_data[4]
.sym 13998 w_rx_data[0]
.sym 14010 io_ctrl_ins.pmod_dir_state[6]
.sym 14016 io_ctrl_ins.rf_pin_state[2]
.sym 14018 io_ctrl_ins.rf_pin_state[0]
.sym 14023 io_ctrl_ins.rf_pin_state[1]
.sym 14030 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 14031 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 14040 io_ctrl_ins.rf_mode[2]
.sym 14043 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 14061 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 14062 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 14064 io_ctrl_ins.rf_pin_state[1]
.sym 14073 io_ctrl_ins.rf_pin_state[0]
.sym 14074 io_ctrl_ins.rf_mode[2]
.sym 14075 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 14076 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 14079 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 14080 io_ctrl_ins.rf_pin_state[2]
.sym 14081 io_ctrl_ins.rf_mode[2]
.sym 14082 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 14095 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 14096 r_counter[0]_$glb_clk
.sym 14111 o_led0$SB_IO_OUT
.sym 14116 o_rx_h_tx_l$SB_IO_OUT
.sym 14119 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 14121 o_led1$SB_IO_OUT
.sym 14392 o_ldo_2v8_en$SB_IO_OUT
.sym 14412 o_ldo_2v8_en$SB_IO_OUT
.sym 14418 i_sck$SB_IO_IN
.sym 14419 $PACKER_GND_NET
.sym 14436 i_sck$SB_IO_IN
.sym 14437 $PACKER_GND_NET
.sym 14476 i_sck$SB_IO_IN
.sym 14888 i_sck$SB_IO_IN
.sym 14982 spi_if_ins.spi.SCKr[0]
.sym 15101 spi_if_ins.spi.SCKr[1]
.sym 15103 spi_if_ins.spi.SCKr[2]
.sym 15106 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15107 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15131 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15132 i_ss$SB_IO_IN
.sym 15135 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15147 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15200 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15221 r_counter[0]_$glb_clk
.sym 15225 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15227 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 15228 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 15229 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15230 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15239 io_pmod[7]$SB_IO_OUT
.sym 15240 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15249 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15253 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15266 spi_if_ins.spi.r_tx_byte[4]
.sym 15269 spi_if_ins.r_tx_byte[5]
.sym 15277 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15279 spi_if_ins.r_tx_byte[0]
.sym 15282 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15283 spi_if_ins.r_tx_byte[1]
.sym 15285 spi_if_ins.spi.r_tx_byte[0]
.sym 15287 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15289 spi_if_ins.spi.r_tx_byte[3]
.sym 15290 spi_if_ins.spi.r_tx_byte[7]
.sym 15291 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15292 spi_if_ins.r_tx_byte[3]
.sym 15293 spi_if_ins.r_tx_byte[4]
.sym 15295 spi_if_ins.r_tx_byte[6]
.sym 15298 spi_if_ins.r_tx_byte[5]
.sym 15305 spi_if_ins.r_tx_byte[3]
.sym 15309 spi_if_ins.r_tx_byte[4]
.sym 15315 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15316 spi_if_ins.spi.r_tx_byte[3]
.sym 15317 spi_if_ins.spi.r_tx_byte[7]
.sym 15318 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15323 spi_if_ins.r_tx_byte[6]
.sym 15328 spi_if_ins.r_tx_byte[0]
.sym 15333 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15334 spi_if_ins.spi.r_tx_byte[0]
.sym 15335 spi_if_ins.spi.r_tx_byte[4]
.sym 15341 spi_if_ins.r_tx_byte[1]
.sym 15343 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15344 r_counter[0]_$glb_clk
.sym 15345 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15346 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 15347 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15349 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15350 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 15353 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15363 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15378 spi_if_ins.r_tx_byte[7]
.sym 15388 r_tx_data[7]
.sym 15389 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15390 r_tx_data[5]
.sym 15391 spi_if_ins.spi.r_tx_byte[6]
.sym 15393 r_tx_data[2]
.sym 15394 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15396 spi_if_ins.spi.r_tx_byte[2]
.sym 15397 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15402 r_tx_data[0]
.sym 15421 r_tx_data[7]
.sym 15444 r_tx_data[2]
.sym 15450 r_tx_data[5]
.sym 15456 spi_if_ins.spi.r_tx_byte[6]
.sym 15457 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15458 spi_if_ins.spi.r_tx_byte[2]
.sym 15459 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15465 r_tx_data[0]
.sym 15466 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15467 r_counter[0]_$glb_clk
.sym 15469 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 15471 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 15472 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 15473 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 15474 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 15475 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 15476 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 15486 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15487 spi_if_ins.r_tx_data_valid
.sym 15489 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15498 spi_if_ins.w_rx_data[4]
.sym 15500 spi_if_ins.w_rx_data[5]
.sym 15502 w_tx_data_io[6]
.sym 15510 spi_if_ins.r_tx_byte[7]
.sym 15521 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15522 spi_if_ins.r_tx_byte[2]
.sym 15530 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15549 spi_if_ins.r_tx_byte[2]
.sym 15574 spi_if_ins.r_tx_byte[7]
.sym 15589 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15590 r_counter[0]_$glb_clk
.sym 15591 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15592 spi_if_ins.spi.r_rx_byte[5]
.sym 15593 spi_if_ins.spi.r_rx_byte[6]
.sym 15595 spi_if_ins.spi.r_rx_byte[1]
.sym 15596 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15597 spi_if_ins.spi.r_rx_byte[3]
.sym 15598 spi_if_ins.spi.r_rx_byte[4]
.sym 15599 spi_if_ins.spi.r_rx_byte[2]
.sym 15604 i_mosi$SB_IO_IN
.sym 15625 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 15635 w_ioc[1]
.sym 15641 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 15644 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15645 w_ioc[2]
.sym 15650 spi_if_ins.spi.r_rx_byte[6]
.sym 15655 spi_if_ins.spi.r_rx_byte[4]
.sym 15656 spi_if_ins.spi.r_rx_byte[2]
.sym 15657 spi_if_ins.spi.r_rx_byte[5]
.sym 15660 spi_if_ins.spi.r_rx_byte[1]
.sym 15662 spi_if_ins.spi.r_rx_byte[3]
.sym 15664 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 15666 spi_if_ins.spi.r_rx_byte[4]
.sym 15672 spi_if_ins.spi.r_rx_byte[5]
.sym 15680 spi_if_ins.spi.r_rx_byte[3]
.sym 15686 spi_if_ins.spi.r_rx_byte[2]
.sym 15693 spi_if_ins.spi.r_rx_byte[6]
.sym 15702 spi_if_ins.spi.r_rx_byte[1]
.sym 15708 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 15709 w_ioc[1]
.sym 15710 w_ioc[2]
.sym 15711 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 15712 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15713 r_counter[0]_$glb_clk
.sym 15715 w_tx_data_io[5]
.sym 15718 w_tx_data_io[7]
.sym 15719 w_tx_data_io[6]
.sym 15735 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 15740 i_config[3]$SB_IO_IN
.sym 15742 io_ctrl_ins.pmod_dir_state[7]
.sym 15744 i_button$SB_IO_IN
.sym 15746 io_ctrl_ins.pmod_dir_state[5]
.sym 15748 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 15749 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 15750 i_button_SB_LUT4_I3_O[1]
.sym 15761 w_rx_data[3]
.sym 15766 w_rx_data[2]
.sym 15767 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 15769 w_rx_data[0]
.sym 15772 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 15774 w_ioc[1]
.sym 15777 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 15813 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 15814 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 15815 w_ioc[1]
.sym 15819 w_rx_data[3]
.sym 15827 w_rx_data[0]
.sym 15833 w_rx_data[2]
.sym 15835 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 15836 r_counter[0]_$glb_clk
.sym 15839 io_ctrl_ins.rf_pin_state[3]
.sym 15840 i_button_SB_LUT4_I3_O[0]
.sym 15841 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 15842 io_ctrl_ins.rf_pin_state[7]
.sym 15843 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 15844 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 15851 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 15857 w_rx_data[0]
.sym 15862 io_ctrl_ins.rf_mode[2]
.sym 15867 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 15869 o_tr_vc2$SB_IO_OUT
.sym 15871 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 15873 io_ctrl_ins.rf_mode[0]
.sym 15881 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 15887 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 15888 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 15894 w_rx_data[4]
.sym 15895 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 15901 i_config_SB_LUT4_I3_O[1]
.sym 15902 w_rx_data[1]
.sym 15909 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 15912 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 15913 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 15914 i_config_SB_LUT4_I3_O[1]
.sym 15915 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 15920 w_rx_data[1]
.sym 15930 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 15931 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 15932 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 15933 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 15936 w_rx_data[4]
.sym 15958 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 15959 r_counter[0]_$glb_clk
.sym 15961 io_ctrl_ins.o_pmod[6]
.sym 15964 io_ctrl_ins.o_pmod[5]
.sym 15965 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 15966 i_button_SB_LUT4_I3_O[1]
.sym 15967 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 15968 io_ctrl_ins.o_pmod[7]
.sym 15975 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 15978 io_ctrl_ins.pmod_dir_state[6]
.sym 15986 o_tr_vc1_b$SB_IO_OUT
.sym 15988 w_rx_data[7]
.sym 16004 w_rx_data[4]
.sym 16006 io_ctrl_ins.rf_mode[2]
.sym 16008 w_rx_data[5]
.sym 16013 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O
.sym 16014 w_rx_data[0]
.sym 16015 w_rx_data[2]
.sym 16016 io_ctrl_ins.rf_mode[0]
.sym 16017 w_rx_data[1]
.sym 16018 w_rx_data[6]
.sym 16037 w_rx_data[2]
.sym 16044 w_rx_data[5]
.sym 16048 w_rx_data[0]
.sym 16056 w_rx_data[4]
.sym 16059 w_rx_data[6]
.sym 16065 io_ctrl_ins.rf_mode[0]
.sym 16066 io_ctrl_ins.rf_mode[2]
.sym 16078 w_rx_data[1]
.sym 16081 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O
.sym 16082 r_counter[0]_$glb_clk
.sym 16087 o_tr_vc2$SB_IO_OUT
.sym 16088 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16090 o_rx_h_tx_l$SB_IO_OUT
.sym 16099 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O
.sym 16100 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16126 io_ctrl_ins.rf_pin_state[5]
.sym 16127 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16128 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16130 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16140 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16147 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16158 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16159 io_ctrl_ins.rf_pin_state[5]
.sym 16160 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16161 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16170 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16194 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16195 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16196 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16197 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16204 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16205 r_counter[0]_$glb_clk
.sym 16219 o_tr_vc1$SB_IO_OUT
.sym 16220 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16227 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16232 i_config[3]$SB_IO_IN
.sym 16236 i_button$SB_IO_IN
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16708 $PACKER_GND_NET
.sym 16736 i_ss$SB_IO_IN
.sym 16842 o_miso_$_TBUF__Y_E
.sym 16859 i_sck$SB_IO_IN
.sym 16866 $PACKER_GND_NET
.sym 17109 i_ss$SB_IO_IN
.sym 17111 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17133 i_sck$SB_IO_IN
.sym 17193 i_sck$SB_IO_IN
.sym 17207 r_counter[0]_$glb_clk
.sym 17213 int_miso
.sym 17255 spi_if_ins.spi.SCKr[0]
.sym 17269 spi_if_ins.spi.SCKr[2]
.sym 17275 spi_if_ins.spi.SCKr[1]
.sym 17280 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17291 spi_if_ins.spi.SCKr[0]
.sym 17302 spi_if_ins.spi.SCKr[1]
.sym 17322 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17325 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17327 spi_if_ins.spi.SCKr[2]
.sym 17328 spi_if_ins.spi.SCKr[1]
.sym 17330 r_counter[0]_$glb_clk
.sym 17355 spi_if_ins.r_tx_byte[7]
.sym 17358 $PACKER_GND_NET
.sym 17359 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17373 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17376 spi_if_ins.spi.SCKr[2]
.sym 17379 $PACKER_VCC_NET
.sym 17380 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17382 spi_if_ins.spi.SCKr[1]
.sym 17383 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17384 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17387 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17388 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17395 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17402 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17405 $nextpnr_ICESTORM_LC_2$O
.sym 17408 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17411 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17413 $PACKER_VCC_NET
.sym 17414 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17418 $PACKER_VCC_NET
.sym 17419 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17421 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17430 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17431 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17432 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17433 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17436 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17437 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17438 spi_if_ins.spi.SCKr[2]
.sym 17439 spi_if_ins.spi.SCKr[1]
.sym 17442 $PACKER_VCC_NET
.sym 17443 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17444 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17449 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17452 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17453 r_counter[0]_$glb_clk
.sym 17454 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17457 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17458 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17459 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 17460 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17462 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17475 $PACKER_VCC_NET
.sym 17497 i_ss$SB_IO_IN
.sym 17498 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17500 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 17501 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17502 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17503 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17505 spi_if_ins.r_tx_data_valid
.sym 17507 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17511 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17519 spi_if_ins.spi.r_tx_byte[1]
.sym 17520 spi_if_ins.spi.r_tx_byte[5]
.sym 17525 spi_if_ins.spi.r_rx_byte[7]
.sym 17526 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 17529 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17530 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 17531 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 17532 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17536 spi_if_ins.spi.r_rx_byte[7]
.sym 17548 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17549 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17550 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17554 spi_if_ins.spi.r_tx_byte[5]
.sym 17555 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17556 spi_if_ins.spi.r_tx_byte[1]
.sym 17572 spi_if_ins.r_tx_data_valid
.sym 17573 i_ss$SB_IO_IN
.sym 17575 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17576 r_counter[0]_$glb_clk
.sym 17578 spi_if_ins.spi.r_rx_byte[0]
.sym 17580 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17583 spi_if_ins.spi.r_rx_byte[7]
.sym 17590 i_ss$SB_IO_IN
.sym 17605 o_miso_$_TBUF__Y_E
.sym 17606 spi_if_ins.w_rx_data[0]
.sym 17619 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17621 o_miso_$_TBUF__Y_E
.sym 17626 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17629 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17630 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17632 i_mosi$SB_IO_IN
.sym 17639 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17649 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17653 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17667 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17672 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17676 i_mosi$SB_IO_IN
.sym 17685 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17688 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17695 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17698 o_miso_$_TBUF__Y_E
.sym 17699 i_sck$SB_IO_IN_$glb_clk
.sym 17701 spi_if_ins.w_rx_data[0]
.sym 17704 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17722 i_ss$SB_IO_IN
.sym 17730 w_tx_data_io[5]
.sym 17736 w_tx_data_io[7]
.sym 17744 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17745 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17748 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17749 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1[0]
.sym 17750 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17752 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17753 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 17754 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17757 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17765 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 17776 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17783 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17793 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17799 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 17800 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 17802 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1[0]
.sym 17807 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17811 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17818 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17821 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17822 i_sck$SB_IO_IN_$glb_clk
.sym 17833 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17853 i_config[2]$SB_IO_IN
.sym 17868 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 17869 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 17875 i_button_SB_LUT4_I3_O[0]
.sym 17876 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17878 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 17879 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 17881 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 17891 i_button_SB_LUT4_I3_O[1]
.sym 17898 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 17901 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 17916 i_button_SB_LUT4_I3_O[1]
.sym 17918 i_button_SB_LUT4_I3_O[0]
.sym 17924 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 17925 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 17944 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17945 r_counter[0]_$glb_clk
.sym 17946 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 17975 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 17979 o_rx_h_tx_l_b$SB_IO_OUT
.sym 17981 io_ctrl_ins.rf_pin_state[3]
.sym 17989 i_button$SB_IO_IN
.sym 17990 o_rx_h_tx_l_b$SB_IO_OUT
.sym 17991 io_ctrl_ins.pmod_dir_state[5]
.sym 17993 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 17996 io_ctrl_ins.o_pmod[6]
.sym 17999 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O
.sym 18001 i_config[3]$SB_IO_IN
.sym 18002 io_ctrl_ins.pmod_dir_state[6]
.sym 18003 io_ctrl_ins.pmod_dir_state[7]
.sym 18004 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 18008 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 18013 i_config[2]$SB_IO_IN
.sym 18016 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 18017 w_rx_data[3]
.sym 18019 w_rx_data[7]
.sym 18028 w_rx_data[3]
.sym 18033 io_ctrl_ins.pmod_dir_state[7]
.sym 18034 i_button$SB_IO_IN
.sym 18035 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 18036 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 18039 io_ctrl_ins.o_pmod[6]
.sym 18040 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18041 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 18042 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 18047 w_rx_data[7]
.sym 18051 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 18052 i_config[3]$SB_IO_IN
.sym 18053 io_ctrl_ins.pmod_dir_state[6]
.sym 18054 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 18057 i_config[2]$SB_IO_IN
.sym 18058 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 18059 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 18060 io_ctrl_ins.pmod_dir_state[5]
.sym 18067 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O
.sym 18068 r_counter[0]_$glb_clk
.sym 18089 $PACKER_VCC_NET
.sym 18099 io_ctrl_ins.rf_pin_state[7]
.sym 18101 w_rx_data[6]
.sym 18104 i_config[1]$SB_IO_IN
.sym 18116 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 18117 o_rx_h_tx_l$SB_IO_OUT
.sym 18118 io_ctrl_ins.rf_mode[0]
.sym 18122 io_ctrl_ins.o_pmod[5]
.sym 18125 w_rx_data[6]
.sym 18126 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18127 o_tr_vc1$SB_IO_OUT
.sym 18129 w_rx_data[7]
.sym 18130 w_rx_data[5]
.sym 18131 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18135 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 18138 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 18139 io_ctrl_ins.rf_mode[2]
.sym 18142 io_ctrl_ins.o_pmod[7]
.sym 18145 w_rx_data[6]
.sym 18162 w_rx_data[5]
.sym 18168 o_tr_vc1$SB_IO_OUT
.sym 18169 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 18170 io_ctrl_ins.o_pmod[5]
.sym 18171 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 18174 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 18175 io_ctrl_ins.o_pmod[7]
.sym 18176 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 18177 o_rx_h_tx_l$SB_IO_OUT
.sym 18180 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18181 io_ctrl_ins.rf_mode[2]
.sym 18182 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18183 io_ctrl_ins.rf_mode[0]
.sym 18187 w_rx_data[7]
.sym 18190 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 18191 r_counter[0]_$glb_clk
.sym 18217 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18235 io_ctrl_ins.rf_mode[2]
.sym 18236 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18238 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18245 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18248 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18253 io_ctrl_ins.rf_pin_state[3]
.sym 18254 io_ctrl_ins.rf_pin_state[6]
.sym 18259 io_ctrl_ins.rf_pin_state[7]
.sym 18285 io_ctrl_ins.rf_mode[2]
.sym 18286 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18287 io_ctrl_ins.rf_pin_state[3]
.sym 18288 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18291 io_ctrl_ins.rf_pin_state[6]
.sym 18293 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18294 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18303 io_ctrl_ins.rf_pin_state[7]
.sym 18304 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18305 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18313 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18314 r_counter[0]_$glb_clk
.sym 18336 o_tr_vc2$SB_IO_OUT
.sym 18345 i_config[2]$SB_IO_IN
.sym 18459 o_tr_vc1_b$SB_IO_OUT
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18591 i_config[1]$SB_IO_IN
.sym 18636 $PACKER_GND_NET
.sym 18656 $PACKER_GND_NET
.sym 18695 i_ss$SB_IO_IN
.sym 18800 o_miso_$_TBUF__Y_E
.sym 18815 $PACKER_GND_NET
.sym 18818 int_miso
.sym 18994 i_ss$SB_IO_IN
.sym 19037 i_ss$SB_IO_IN
.sym 19103 int_miso
.sym 19370 spi_if_ins.r_tx_byte[7]
.sym 19378 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19385 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19389 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19415 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19416 spi_if_ins.r_tx_byte[7]
.sym 19417 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19437 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19438 r_counter[0]_$glb_clk
.sym 19587 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19593 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19607 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19617 i_ss$SB_IO_IN
.sym 19630 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19633 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19636 $nextpnr_ICESTORM_LC_1$O
.sym 19638 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19642 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19644 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19650 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19652 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19657 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19661 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19662 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19664 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19669 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19670 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19679 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19681 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19682 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19684 i_sck$SB_IO_IN_$glb_clk
.sym 19685 i_ss$SB_IO_IN
.sym 19710 $PACKER_VCC_NET
.sym 19729 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 19732 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 19734 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19737 i_ss$SB_IO_IN
.sym 19743 i_mosi$SB_IO_IN
.sym 19760 i_mosi$SB_IO_IN
.sym 19773 i_ss$SB_IO_IN
.sym 19775 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19790 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 19806 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 19807 i_sck$SB_IO_IN_$glb_clk
.sym 19821 io_pmod[5]$SB_IO_OUT
.sym 19850 spi_if_ins.spi.r_rx_byte[0]
.sym 19852 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19854 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 19883 spi_if_ins.spi.r_rx_byte[0]
.sym 19904 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 19929 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19930 r_counter[0]_$glb_clk
.sym 20198 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20207 i_config[0]$SB_IO_IN
.sym 20574 o_led1$SB_IO_OUT
.sym 20578 o_led0$SB_IO_OUT
.sym 20672 i_config[0]$SB_IO_IN
.sym 20695 i_config[0]$SB_IO_IN
.sym 20748 $PACKER_GND_NET
.sym 20764 $PACKER_GND_NET
.sym 20802 o_miso_$_TBUF__Y_E
.sym 20804 int_miso
.sym 20842 i_mosi$SB_IO_IN
.sym 21129 o_miso_$_TBUF__Y_E
.sym 21294 spi_if_ins.spi.r_rx_done
.sym 21392 spi_if_ins.spi.r2_rx_done
.sym 21434 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 21442 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 21447 i_mosi$SB_IO_IN
.sym 21546 io_pmod[6]$SB_IO_OUT
.sym 21652 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21657 spi_if_ins.spi.r2_rx_done
.sym 21701 spi_if_ins.spi.r3_rx_done
.sym 21705 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21749 $PACKER_GND_NET
.sym 21759 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21847 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21954 $PACKER_VCC_NET
.sym 22259 o_rx_h_tx_l$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22511 o_led1$SB_IO_OUT
.sym 22515 o_led0$SB_IO_OUT
.sym 22520 int_miso
.sym 22522 o_miso_$_TBUF__Y_E
.sym 22530 o_miso_$_TBUF__Y_E
.sym 22540 int_miso
.sym 22558 i_mosi$SB_IO_IN
.sym 22574 i_sck$SB_IO_IN
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22702 i_sck$SB_IO_IN
.sym 22707 i_ss$SB_IO_IN
.sym 22733 i_ss$SB_IO_IN
.sym 22980 i_ss$SB_IO_IN
.sym 23223 i_ss$SB_IO_IN
.sym 23244 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 23250 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 23252 i_ss$SB_IO_IN
.sym 23297 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 23318 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 23319 i_sck$SB_IO_IN_$glb_clk
.sym 23320 i_ss$SB_IO_IN
.sym 23337 io_pmod[7]$SB_IO_OUT
.sym 23348 i_ss$SB_IO_IN
.sym 23374 spi_if_ins.spi.r_rx_done
.sym 23396 spi_if_ins.spi.r_rx_done
.sym 23442 r_counter[0]_$glb_clk
.sym 23456 spi_if_ins.spi.r2_rx_done
.sym 23592 $PACKER_VCC_NET
.sym 23718 $PACKER_VCC_NET
.sym 23734 spi_if_ins.spi.r2_rx_done
.sym 23750 spi_if_ins.spi.r3_rx_done
.sym 23784 spi_if_ins.spi.r2_rx_done
.sym 23806 spi_if_ins.spi.r2_rx_done
.sym 23808 spi_if_ins.spi.r3_rx_done
.sym 23811 r_counter[0]_$glb_clk
.sym 23813 $PACKER_VCC_NET
.sym 23846 $PACKER_VCC_NET
.sym 24322 o_tr_vc1$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24620 o_led0$SB_IO_OUT
.sym 24664 i_ss$SB_IO_IN
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25878 i_glob_clock$SB_IO_IN
.sym 26037 $PACKER_VCC_NET
.sym 26813 o_tr_vc2$SB_IO_OUT
.sym 26961 o_tr_vc1_b$SB_IO_OUT
.sym 27366 $PACKER_GND_NET
.sym 27367 io_pmod[5]$SB_IO_OUT
.sym 27370 io_pmod[5]$SB_IO_OUT
.sym 27373 io_pmod[7]$SB_IO_OUT
.sym 27385 io_pmod[5]$SB_IO_OUT
.sym 27386 io_pmod[7]$SB_IO_OUT
.sym 27400 $PACKER_GND_NET
.sym 27403 io_pmod[6]$SB_IO_OUT
.sym 27417 io_pmod[6]$SB_IO_OUT
.sym 27418 $PACKER_GND_NET
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27460 $PACKER_VCC_NET
.sym 27469 $PACKER_VCC_NET
.sym 27486 $PACKER_GND_NET
.sym 27515 o_rx_h_tx_l$SB_IO_OUT
.sym 27522 $PACKER_GND_NET
.sym 27529 $PACKER_GND_NET
.sym 27549 $PACKER_GND_NET
.sym 27552 $PACKER_GND_NET
.sym 27563 $PACKER_GND_NET
.sym 27571 $PACKER_GND_NET
.sym 27577 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27593 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27615 o_tr_vc2$SB_IO_OUT
.sym 27620 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27650 o_tr_vc1_b$SB_IO_OUT
.sym 27655 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27901 r_counter[0]
.sym 27914 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 27928 w_lvds_rx_09_d1_SB_LUT4_I3_I2[0]
.sym 27929 w_lvds_rx_09_d1_SB_LUT4_I3_I2[1]
.sym 27938 w_lvds_rx_09_d1_SB_LUT4_I3_I2[0]
.sym 27939 w_lvds_rx_09_d1_SB_LUT4_I3_I2[1]
.sym 27940 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 27941 w_lvds_rx_09_d1
.sym 27949 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 27950 w_lvds_rx_09_d1_SB_LUT4_I3_I2[0]
.sym 27951 w_lvds_rx_09_d1_SB_LUT4_I3_I2[1]
.sym 27952 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 27953 w_lvds_rx_09_d0
.sym 27956 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 27957 w_rx_09_fifo_data[0]
.sym 27964 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 27965 w_rx_09_fifo_data[1]
.sym 27966 w_lvds_rx_09_d1
.sym 27967 w_lvds_rx_09_d0
.sym 27968 w_lvds_rx_09_d1_SB_LUT4_I3_I2[0]
.sym 27969 w_lvds_rx_09_d1_SB_LUT4_I3_I2[1]
.sym 28387 lvds_rx_09_inst.r_phase_count[0]
.sym 28391 lvds_rx_09_inst.r_phase_count[1]
.sym 28392 $PACKER_VCC_NET
.sym 28394 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 28395 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 28396 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 28397 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28401 w_lvds_rx_09_d1_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 28405 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 28412 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 28413 w_lvds_rx_09_d1_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 28414 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 28415 lvds_rx_09_inst.r_phase_count[1]
.sym 28416 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 28417 lvds_rx_09_inst.r_phase_count[0]
.sym 28420 w_lvds_rx_09_d1_SB_LUT4_I3_I2[1]
.sym 28421 w_lvds_rx_09_d1_SB_LUT4_I3_I2[0]
.sym 28423 w_lvds_rx_09_d1_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 28424 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 28425 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 28426 w_lvds_rx_09_d1_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 28427 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 28428 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 28429 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 28431 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 28432 w_lvds_rx_09_d1_SB_LUT4_I3_I2[0]
.sym 28433 w_lvds_rx_09_d1_SB_LUT4_I3_I2[1]
.sym 28436 w_lvds_rx_09_d1_SB_LUT4_I3_I2[0]
.sym 28437 w_lvds_rx_09_d1_SB_LUT4_I3_I2[1]
.sym 28440 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 28441 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 28442 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 28446 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 28447 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 28448 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 28449 w_lvds_rx_09_d1_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 28451 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 28452 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 28453 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 28456 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 28457 io_pmod[5]$SB_IO_OUT
.sym 28461 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 28862 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 28866 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 28874 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 28875 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 28876 spi_if_ins.state_if[0]
.sym 28877 spi_if_ins.state_if[1]
.sym 28885 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 28928 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 28929 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 28941 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 28973 i_config_SB_LUT4_I3_I1[4]
.sym 28978 i_config_SB_LUT4_I3_I1[4]
.sym 28985 w_cs[2]
.sym 29002 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 29003 io_ctrl_ins.o_pmod[3]
.sym 29004 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 29005 io_ctrl_ins.pmod_dir_state[3]
.sym 29014 io_ctrl_ins.o_pmod[0]
.sym 29015 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 29016 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 29017 io_ctrl_ins.pmod_dir_state[0]
.sym 29026 w_rx_data[4]
.sym 29034 io_ctrl_ins.o_pmod[1]
.sym 29035 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 29036 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 29037 io_ctrl_ins.pmod_dir_state[1]
.sym 29038 w_rx_data[1]
.sym 29042 w_rx_data[0]
.sym 29046 io_ctrl_ins.o_pmod[4]
.sym 29047 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 29048 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 29049 io_ctrl_ins.pmod_dir_state[4]
.sym 29050 w_rx_data[2]
.sym 29054 w_rx_data[3]
.sym 29058 w_rx_data[2]
.sym 29062 w_rx_data[1]
.sym 29073 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 29074 w_rx_data[0]
.sym 29078 w_rx_data[4]
.sym 29086 w_rx_data[3]
.sym 29350 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 29351 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29352 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 29353 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 29355 spi_if_ins.state_if[0]
.sym 29356 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29357 spi_if_ins.state_if[1]
.sym 29359 spi_if_ins.state_if[1]
.sym 29360 spi_if_ins.state_if[0]
.sym 29361 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29371 spi_if_ins.state_if[1]
.sym 29372 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29373 spi_if_ins.state_if[0]
.sym 29394 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 29398 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29399 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 29400 spi_if_ins.state_if[1]
.sym 29401 spi_if_ins.state_if[0]
.sym 29404 spi_if_ins.state_if[1]
.sym 29405 spi_if_ins.state_if[0]
.sym 29406 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29407 spi_if_ins.state_if[1]
.sym 29408 spi_if_ins.state_if[0]
.sym 29409 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 29410 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29411 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29412 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 29413 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 29414 w_tx_data_smi[1]
.sym 29415 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 29416 spi_if_ins.o_cs_SB_LUT4_I1_1_O[0]
.sym 29417 w_tx_data_io[3]
.sym 29420 spi_if_ins.o_cs_SB_LUT4_I1_1_O[0]
.sym 29421 w_tx_data_io[6]
.sym 29427 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 29428 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 29429 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 29432 spi_if_ins.o_cs_SB_LUT4_I1_1_O[0]
.sym 29433 w_tx_data_io[4]
.sym 29435 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 29436 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29437 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 29438 w_tx_data_smi[1]
.sym 29439 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 29440 spi_if_ins.o_cs_SB_LUT4_I1_1_O[0]
.sym 29441 w_tx_data_io[1]
.sym 29442 w_cs[2]
.sym 29443 w_cs[3]
.sym 29444 w_cs[0]
.sym 29445 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29448 spi_if_ins.w_rx_data[5]
.sym 29449 spi_if_ins.w_rx_data[6]
.sym 29450 w_cs[2]
.sym 29451 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29452 w_cs[0]
.sym 29453 w_cs[3]
.sym 29454 w_cs[2]
.sym 29455 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29456 w_cs[3]
.sym 29457 w_cs[0]
.sym 29460 spi_if_ins.w_rx_data[5]
.sym 29461 spi_if_ins.w_rx_data[6]
.sym 29466 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29467 w_cs[3]
.sym 29468 w_cs[0]
.sym 29469 w_cs[2]
.sym 29470 w_cs[2]
.sym 29471 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29472 w_cs[3]
.sym 29473 w_cs[0]
.sym 29478 spi_if_ins.w_rx_data[4]
.sym 29490 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 29495 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 29496 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29497 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 29498 w_ioc[1]
.sym 29499 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 29500 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 29501 w_cs[2]
.sym 29502 w_tx_data_smi[0]
.sym 29503 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 29504 spi_if_ins.o_cs_SB_LUT4_I1_1_O[0]
.sym 29505 w_tx_data_io[0]
.sym 29506 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 29507 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 29508 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[2]
.sym 29509 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[3]
.sym 29510 o_shdn_rx_lna$SB_IO_OUT
.sym 29511 i_config_SB_LUT4_I3_O[1]
.sym 29512 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 29513 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 29514 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 29515 i_config_SB_LUT4_I3_O[1]
.sym 29516 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 29517 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 29519 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 29520 w_ioc[1]
.sym 29521 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 29522 o_tr_vc2$SB_IO_OUT
.sym 29523 i_config_SB_LUT4_I3_O[1]
.sym 29524 i_config_SB_LUT4_I3_O[2]
.sym 29525 i_config_SB_LUT4_I3_O[3]
.sym 29527 w_ioc[1]
.sym 29528 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 29529 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 29530 o_tr_vc1_b$SB_IO_OUT
.sym 29531 i_config_SB_LUT4_I3_O[1]
.sym 29532 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[2]
.sym 29533 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[3]
.sym 29534 w_ioc[1]
.sym 29535 w_ioc[4]
.sym 29536 w_ioc[3]
.sym 29537 w_ioc[2]
.sym 29540 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 29541 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 29546 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29550 spi_if_ins.w_rx_data[6]
.sym 29557 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 29558 spi_if_ins.w_rx_data[0]
.sym 29562 spi_if_ins.w_rx_data[5]
.sym 29566 spi_if_ins.w_rx_data[4]
.sym 29570 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 29571 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29572 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 29573 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 29574 w_rx_data[2]
.sym 29581 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 29582 io_ctrl_ins.o_pmod[2]
.sym 29583 o_shdn_tx_lna$SB_IO_OUT
.sym 29584 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 29585 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 29586 w_rx_data[0]
.sym 29590 w_rx_data[1]
.sym 29594 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 29595 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29596 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 29597 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 29601 w_rx_data[2]
.sym 29902 r_tx_data[1]
.sym 29906 r_tx_data[3]
.sym 29910 r_tx_data[4]
.sym 29918 r_tx_data[6]
.sym 29922 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 29943 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 29944 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 29945 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 29952 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[3]
.sym 29953 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 29959 spi_if_ins.o_cs_SB_LUT4_I1_1_O[0]
.sym 29960 w_tx_data_io[7]
.sym 29961 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 29967 spi_if_ins.o_cs_SB_LUT4_I1_1_O[0]
.sym 29968 w_tx_data_io[5]
.sym 29969 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 29979 spi_if_ins.o_cs_SB_LUT4_I1_1_O[0]
.sym 29980 w_tx_data_io[2]
.sym 29981 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 29984 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 29985 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[1]
.sym 29989 spi_if_ins.w_rx_data[6]
.sym 29991 w_ioc[1]
.sym 29992 w_ioc[2]
.sym 29993 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 30001 spi_if_ins.w_rx_data[5]
.sym 30004 spi_if_ins.w_rx_data[5]
.sym 30005 spi_if_ins.w_rx_data[6]
.sym 30012 spi_if_ins.w_rx_data[6]
.sym 30013 spi_if_ins.w_rx_data[5]
.sym 30016 w_ioc[4]
.sym 30017 w_ioc[3]
.sym 30018 spi_if_ins.w_rx_data[0]
.sym 30022 spi_if_ins.w_rx_data[3]
.sym 30026 spi_if_ins.w_rx_data[1]
.sym 30030 io_ctrl_ins.rf_mode[0]
.sym 30031 i_config_SB_LUT4_I3_I1[4]
.sym 30032 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 30033 o_ldo_2v8_en$SB_IO_OUT
.sym 30034 spi_if_ins.w_rx_data[2]
.sym 30039 w_ioc[2]
.sym 30040 w_ioc[4]
.sym 30041 w_ioc[3]
.sym 30044 i_config_SB_LUT4_I3_I1[4]
.sym 30045 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 30046 io_ctrl_ins.debug_mode[0]
.sym 30047 i_config_SB_LUT4_I3_I1[4]
.sym 30048 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 30049 o_led0$SB_IO_OUT
.sym 30050 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 30051 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 30052 i_config_SB_LUT4_I3_I1[4]
.sym 30053 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 30054 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30055 i_config_SB_LUT4_I3_I1[4]
.sym 30056 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 30057 i_config[0]$SB_IO_IN
.sym 30058 spi_if_ins.w_rx_data[2]
.sym 30063 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 30064 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 30065 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 30066 io_ctrl_ins.rf_mode[2]
.sym 30067 i_config_SB_LUT4_I3_I1[4]
.sym 30068 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 30069 i_config[1]$SB_IO_IN
.sym 30070 spi_if_ins.w_rx_data[3]
.sym 30076 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 30077 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 30078 spi_if_ins.w_rx_data[1]
.sym 30085 w_rx_data[6]
.sym 30089 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 30102 io_ctrl_ins.debug_mode[1]
.sym 30103 i_config_SB_LUT4_I3_I1[4]
.sym 30104 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 30105 o_led1$SB_IO_OUT
.sym 30110 w_rx_data[3]
.sym 30118 io_ctrl_ins.debug_mode[0]
.sym 30119 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30120 io_ctrl_ins.rf_mode[2]
.sym 30121 io_ctrl_ins.debug_mode[1]
.sym 30130 w_rx_data[5]
.sym 30134 w_rx_data[7]
.sym 30140 io_ctrl_ins.debug_mode[0]
.sym 30141 io_ctrl_ins.debug_mode[1]
.sym 30142 w_rx_data[6]
.sym 30155 io_ctrl_ins.rf_pin_state[1]
.sym 30156 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30157 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30162 io_ctrl_ins.rf_pin_state[0]
.sym 30163 io_ctrl_ins.rf_mode[2]
.sym 30164 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30165 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30166 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30167 io_ctrl_ins.rf_mode[2]
.sym 30168 io_ctrl_ins.rf_pin_state[2]
.sym 30169 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30418 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30434 spi_if_ins.r_tx_byte[5]
.sym 30438 spi_if_ins.r_tx_byte[3]
.sym 30442 spi_if_ins.r_tx_byte[4]
.sym 30446 spi_if_ins.spi.r_tx_byte[3]
.sym 30447 spi_if_ins.spi.r_tx_byte[7]
.sym 30448 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30449 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30450 spi_if_ins.r_tx_byte[6]
.sym 30454 spi_if_ins.r_tx_byte[0]
.sym 30459 spi_if_ins.spi.r_tx_byte[0]
.sym 30460 spi_if_ins.spi.r_tx_byte[4]
.sym 30461 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30462 spi_if_ins.r_tx_byte[1]
.sym 30466 r_tx_data[7]
.sym 30482 r_tx_data[2]
.sym 30486 r_tx_data[5]
.sym 30490 spi_if_ins.spi.r_tx_byte[2]
.sym 30491 spi_if_ins.spi.r_tx_byte[6]
.sym 30492 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30493 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30494 r_tx_data[0]
.sym 30502 spi_if_ins.r_tx_byte[2]
.sym 30518 spi_if_ins.r_tx_byte[7]
.sym 30530 spi_if_ins.spi.r_rx_byte[4]
.sym 30534 spi_if_ins.spi.r_rx_byte[5]
.sym 30538 spi_if_ins.spi.r_rx_byte[3]
.sym 30542 spi_if_ins.spi.r_rx_byte[2]
.sym 30546 spi_if_ins.spi.r_rx_byte[6]
.sym 30554 spi_if_ins.spi.r_rx_byte[1]
.sym 30558 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 30559 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 30560 w_ioc[1]
.sym 30561 w_ioc[2]
.sym 30579 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 30580 w_ioc[1]
.sym 30581 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 30585 w_rx_data[3]
.sym 30586 w_rx_data[0]
.sym 30590 w_rx_data[2]
.sym 30594 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 30595 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 30596 i_config_SB_LUT4_I3_O[1]
.sym 30597 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 30598 w_rx_data[1]
.sym 30606 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 30607 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 30608 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 30609 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 30610 w_rx_data[4]
.sym 30626 w_rx_data[2]
.sym 30630 w_rx_data[5]
.sym 30634 w_rx_data[0]
.sym 30638 w_rx_data[4]
.sym 30642 w_rx_data[6]
.sym 30648 io_ctrl_ins.rf_mode[0]
.sym 30649 io_ctrl_ins.rf_mode[2]
.sym 30654 w_rx_data[1]
.sym 30658 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30659 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30660 io_ctrl_ins.rf_pin_state[5]
.sym 30661 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30669 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30682 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30683 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30684 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30685 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30902 i_sck$SB_IO_IN
.sym 30918 spi_if_ins.spi.SCKr[0]
.sym 30926 spi_if_ins.spi.SCKr[1]
.sym 30941 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30943 spi_if_ins.spi.SCKr[2]
.sym 30944 spi_if_ins.spi.SCKr[1]
.sym 30945 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30947 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30951 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30952 $PACKER_VCC_NET
.sym 30955 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30956 $PACKER_VCC_NET
.sym 30957 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30962 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30963 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30964 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30965 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 30966 spi_if_ins.spi.SCKr[2]
.sym 30967 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30968 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30969 spi_if_ins.spi.SCKr[1]
.sym 30971 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30972 $PACKER_VCC_NET
.sym 30973 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30977 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30978 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 30979 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 30980 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30981 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30982 spi_if_ins.spi.r_rx_byte[7]
.sym 30991 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30992 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 30993 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30995 spi_if_ins.spi.r_tx_byte[1]
.sym 30996 spi_if_ins.spi.r_tx_byte[5]
.sym 30997 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31008 i_ss$SB_IO_IN
.sym 31009 spi_if_ins.r_tx_data_valid
.sym 31010 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31018 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31022 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31026 i_mosi$SB_IO_IN
.sym 31030 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31034 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31038 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31042 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31046 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31054 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31059 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1[0]
.sym 31060 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 31061 i_config_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 31062 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31066 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31070 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31076 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 31077 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 31088 i_button_SB_LUT4_I3_O[0]
.sym 31089 i_button_SB_LUT4_I3_O[1]
.sym 31092 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 31093 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 31110 w_rx_data[3]
.sym 31114 io_ctrl_ins.pmod_dir_state[7]
.sym 31115 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 31116 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 31117 i_button$SB_IO_IN
.sym 31118 io_ctrl_ins.o_pmod[6]
.sym 31119 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31120 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 31121 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 31122 w_rx_data[7]
.sym 31126 io_ctrl_ins.pmod_dir_state[6]
.sym 31127 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 31128 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 31129 i_config[3]$SB_IO_IN
.sym 31130 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 31131 io_ctrl_ins.pmod_dir_state[5]
.sym 31132 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 31133 i_config[2]$SB_IO_IN
.sym 31138 w_rx_data[6]
.sym 31150 w_rx_data[5]
.sym 31154 io_ctrl_ins.o_pmod[5]
.sym 31155 o_tr_vc1$SB_IO_OUT
.sym 31156 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 31157 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 31158 io_ctrl_ins.o_pmod[7]
.sym 31159 o_rx_h_tx_l$SB_IO_OUT
.sym 31160 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 31161 i_config_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 31162 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31163 io_ctrl_ins.rf_mode[0]
.sym 31164 io_ctrl_ins.rf_mode[2]
.sym 31165 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31166 w_rx_data[7]
.sym 31182 io_ctrl_ins.rf_pin_state[3]
.sym 31183 io_ctrl_ins.rf_mode[2]
.sym 31184 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31185 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31187 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31188 io_ctrl_ins.rf_pin_state[6]
.sym 31189 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31195 io_ctrl_ins.rf_pin_state[7]
.sym 31196 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31197 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31341 i_ss$SB_IO_IN
.sym 31443 spi_if_ins.r_tx_byte[7]
.sym 31444 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 31445 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 31491 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31496 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31500 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31501 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 31505 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31507 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31508 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31509 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31512 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31513 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31519 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31520 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31521 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31522 i_mosi$SB_IO_IN
.sym 31532 i_ss$SB_IO_IN
.sym 31533 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31542 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 31554 spi_if_ins.spi.r_rx_byte[0]
.sym 31569 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 31954 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31970 spi_if_ins.spi.r_rx_done
.sym 32078 spi_if_ins.spi.r2_rx_done
.sym 32096 spi_if_ins.spi.r3_rx_done
.sym 32097 spi_if_ins.spi.r2_rx_done
