

================================================================
== Vitis HLS Report for 'vector_add'
================================================================
* Date:           Sat Oct 29 23:33:39 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        test2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.050 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+----------+---------+---------+----------+----------+-----+-----+----------+
        |                    |          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |      Instance      |  Module  |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------+----------+---------+---------+----------+----------+-----+-----+----------+
        |grp_rerArray_fu_64  |rerArray  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +--------------------+----------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        1|   3|   1630|   1701|    0|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     13|    -|
|Register         |        -|   -|      5|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   3|   1635|   1716|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       ~0|   3|      4|      9|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------+---------+----+------+------+-----+
    |      Instance      |  Module  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------+----------+---------+----+------+------+-----+
    |grp_rerArray_fu_64  |rerArray  |        1|   3|  1630|  1701|    0|
    +--------------------+----------+---------+----+------+------+-----+
    |Total               |          |        1|   3|  1630|  1701|    0|
    +--------------------+----------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |ap_sync_grp_rerArray_fu_64_ap_done   |        or|   0|  0|   1|           1|           1|
    |ap_sync_grp_rerArray_fu_64_ap_ready  |        or|   0|  0|   1|           1|           1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0|   2|           2|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  13|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  13|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                |  2|   0|    2|          0|
    |ap_sync_reg_grp_rerArray_fu_64_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_rerArray_fu_64_ap_ready  |  1|   0|    1|          0|
    |grp_rerArray_fu_64_ap_start_reg          |  1|   0|    1|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    |  5|   0|    5|          0|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------------+-----+-----+------------+----------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|      vector_add|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|      vector_add|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|      vector_add|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|      vector_add|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|      vector_add|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|      vector_add|  return value|
|featrue_data        |   in|   32|     ap_none|    featrue_data|       pointer|
|featrue_length      |   in|   32|     ap_none|  featrue_length|        scalar|
|weight_array        |   in|   32|     ap_none|    weight_array|       pointer|
|output_size         |   in|   32|     ap_none|     output_size|        scalar|
|node_cnt            |   in|   32|     ap_none|        node_cnt|        scalar|
|output_data         |  out|   32|      ap_vld|     output_data|       pointer|
|output_data_ap_vld  |  out|    1|      ap_vld|     output_data|       pointer|
+--------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%node_cnt_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %node_cnt" [test2/test.cpp:70]   --->   Operation 3 'read' 'node_cnt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%output_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_size" [test2/test.cpp:70]   --->   Operation 4 'read' 'output_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%featrue_length_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %featrue_length" [test2/test.cpp:70]   --->   Operation 5 'read' 'featrue_length_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%featrue_data_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %featrue_data" [test2/test.cpp:72]   --->   Operation 6 'read' 'featrue_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weight_array_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %weight_array" [test2/test.cpp:72]   --->   Operation 7 'read' 'weight_array_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (3.40ns)   --->   "%call_ln72 = call void @rerArray, i32 %featrue_data_read, i32 %featrue_length_read, i32 %weight_array_read, i32 %output_size_read, i32 %node_cnt_read, i32 %output_data" [test2/test.cpp:72]   --->   Operation 8 'call' 'call_ln72' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln69 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [test2/test.cpp:69]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %featrue_data"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %featrue_data, void @empty_7, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %featrue_length"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %featrue_length, void @empty_7, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight_array"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_array, void @empty_7, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_size"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_size, void @empty_7, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %node_cnt"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %node_cnt, void @empty_7, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_data"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_data, void @empty_7, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln72 = call void @rerArray, i32 %featrue_data_read, i32 %featrue_length_read, i32 %weight_array_read, i32 %output_size_read, i32 %node_cnt_read, i32 %output_data" [test2/test.cpp:72]   --->   Operation 22 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln73 = ret" [test2/test.cpp:73]   --->   Operation 23 'ret' 'ret_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ featrue_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ featrue_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_array]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ node_cnt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
node_cnt_read       (read         ) [ 001]
output_size_read    (read         ) [ 001]
featrue_length_read (read         ) [ 001]
featrue_data_read   (read         ) [ 001]
weight_array_read   (read         ) [ 001]
spectopmodule_ln69  (spectopmodule) [ 000]
specbitsmap_ln0     (specbitsmap  ) [ 000]
specinterface_ln0   (specinterface) [ 000]
specbitsmap_ln0     (specbitsmap  ) [ 000]
specinterface_ln0   (specinterface) [ 000]
specbitsmap_ln0     (specbitsmap  ) [ 000]
specinterface_ln0   (specinterface) [ 000]
specbitsmap_ln0     (specbitsmap  ) [ 000]
specinterface_ln0   (specinterface) [ 000]
specbitsmap_ln0     (specbitsmap  ) [ 000]
specinterface_ln0   (specinterface) [ 000]
specbitsmap_ln0     (specbitsmap  ) [ 000]
specinterface_ln0   (specinterface) [ 000]
call_ln72           (call         ) [ 000]
ret_ln73            (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="featrue_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="featrue_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="featrue_length">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="featrue_length"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_array"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_size">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_size"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="node_cnt">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_cnt"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_data">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rerArray"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="node_cnt_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="node_cnt_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="output_size_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_size_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="featrue_length_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="featrue_length_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="featrue_data_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="featrue_data_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="weight_array_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_array_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_rerArray_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="0" index="3" bw="32" slack="0"/>
<pin id="69" dir="0" index="4" bw="32" slack="0"/>
<pin id="70" dir="0" index="5" bw="32" slack="0"/>
<pin id="71" dir="0" index="6" bw="32" slack="0"/>
<pin id="72" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/1 "/>
</bind>
</comp>

<comp id="80" class="1005" name="node_cnt_read_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="node_cnt_read "/>
</bind>
</comp>

<comp id="85" class="1005" name="output_size_read_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="1"/>
<pin id="87" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_size_read "/>
</bind>
</comp>

<comp id="90" class="1005" name="featrue_length_read_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="1"/>
<pin id="92" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="featrue_length_read "/>
</bind>
</comp>

<comp id="95" class="1005" name="featrue_data_read_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="1"/>
<pin id="97" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="featrue_data_read "/>
</bind>
</comp>

<comp id="100" class="1005" name="weight_array_read_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_array_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="12" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="8" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="52" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="46" pin="2"/><net_sink comp="64" pin=2"/></net>

<net id="76"><net_src comp="58" pin="2"/><net_sink comp="64" pin=3"/></net>

<net id="77"><net_src comp="40" pin="2"/><net_sink comp="64" pin=4"/></net>

<net id="78"><net_src comp="34" pin="2"/><net_sink comp="64" pin=5"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="64" pin=6"/></net>

<net id="83"><net_src comp="34" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="88"><net_src comp="40" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="93"><net_src comp="46" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="98"><net_src comp="52" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="103"><net_src comp="58" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="64" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_data | {1 2 }
 - Input state : 
	Port: vector_add : featrue_data | {1 }
	Port: vector_add : featrue_length | {1 }
	Port: vector_add : weight_array | {1 }
	Port: vector_add : output_size | {1 }
	Port: vector_add : node_cnt | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   call   |       grp_rerArray_fu_64       |    1    |    3    |  3.894  |   1321  |   597   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |    node_cnt_read_read_fu_34    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   output_size_read_read_fu_40  |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   | featrue_length_read_read_fu_46 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  featrue_data_read_read_fu_52  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  weight_array_read_read_fu_58  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                |    1    |    3    |  3.894  |   1321  |   597   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| featrue_data_read_reg_95 |   32   |
|featrue_length_read_reg_90|   32   |
|   node_cnt_read_reg_80   |   32   |
|  output_size_read_reg_85 |   32   |
| weight_array_read_reg_100|   32   |
+--------------------------+--------+
|           Total          |   160  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_rerArray_fu_64 |  p1  |   2  |  32  |   64   ||    9    |
| grp_rerArray_fu_64 |  p2  |   2  |  32  |   64   ||    9    |
| grp_rerArray_fu_64 |  p3  |   2  |  32  |   64   ||    9    |
| grp_rerArray_fu_64 |  p4  |   2  |  32  |   64   ||    9    |
| grp_rerArray_fu_64 |  p5  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   320  ||   6.49  ||    45   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    1   |    3   |    3   |  1321  |   597  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    6   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   160  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   10   |  1481  |   642  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
