INFO: [VRFC 10-2263] Analyzing Verilog file "F:/yzx_vivadoproject/Lab_1_Encode_Decode/Lab_1_Encode_Decode.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-311] analyzing module mux2_2
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4_8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/yzx_vivadoproject/Lab_1_Encode_Decode/Lab_1_Encode_Decode.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
