
*** Running vivado
    with args -log SCPUC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SCPUC.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source SCPUC.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.2/data/ip'.
Command: synth_design -top SCPUC -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8436

*** Running vivado
    with args -log SCPUC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SCPUC.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source SCPUC.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.2/data/ip'.
Command: synth_design -top SCPUC -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5684
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.430 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SCPUC' [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/SCPUC.v:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'controller' (1#1) [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (2#1) [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'Regs' [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/Regs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Regs' (3#1) [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/Regs.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (5#1) [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SCPUC' (6#1) [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/SCPUC.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1109.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1109.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1109.430 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/controller.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'pc_src_control_reg' [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/controller.v:91]
WARNING: [Synth 8-327] inferring latch for variable 'interr_reg' [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/controller.v:92]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1109.430 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 33    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 14    
	   4 Input   32 Bit        Muxes := 3     
	  10 Input    4 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
	   9 Input    2 Bit        Muxes := 2     
	  11 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 3     
	  10 Input    1 Bit        Muxes := 1     
	  14 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 36    
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:01:50 . Memory (MB): peak = 1310.242 ; gain = 200.812
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:01:59 . Memory (MB): peak = 1310.242 ; gain = 200.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[0] with 1st driver pin 'CONTROL/MemtoReg_inferred__0/i___1/O' [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/controller.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[0] with 2nd driver pin 'GND' [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/controller.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q[0] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/controller.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[1] with 1st driver pin 'CONTROL/MemtoReg_inferred__0/i___5/O' [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/controller.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[1] with 2nd driver pin 'VCC' [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/controller.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q[1] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/controller.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin I41[0] with 1st driver pin 'CONTROL//i___2/O' [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/controller.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin I41[0] with 2nd driver pin 'GND' [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/controller.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net I41[0] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/controller.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin I41[1] with 1st driver pin 'CONTROL//i___9/O' [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/controller.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin I41[1] with 2nd driver pin 'GND' [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/controller.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net I41[1] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/controller.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin I42[0] with 1st driver pin 'CONTROL/interr_inferred__0/i___6/Z' [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/controller.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin I42[0] with 2nd driver pin 'VCC' [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/controller.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net I42[0] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/controller.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin I42[1] with 1st driver pin 'CONTROL/interr_inferred__0/i___8/O' [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/controller.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin I42[1] with 2nd driver pin 'GND' [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/controller.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net I42[1] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.srcs/sources_1/new/controller.v:42]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:02:00 . Memory (MB): peak = 1310.242 ; gain = 200.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:03 ; elapsed = 00:02:04 . Memory (MB): peak = 1310.242 ; gain = 200.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:03 ; elapsed = 00:02:04 . Memory (MB): peak = 1310.242 ; gain = 200.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:03 ; elapsed = 00:02:04 . Memory (MB): peak = 1310.242 ; gain = 200.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:03 ; elapsed = 00:02:04 . Memory (MB): peak = 1310.242 ; gain = 200.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:03 ; elapsed = 00:02:04 . Memory (MB): peak = 1310.242 ; gain = 200.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:03 ; elapsed = 00:02:04 . Memory (MB): peak = 1310.242 ; gain = 200.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    32|
|3     |LUT2   |    97|
|4     |LUT3   |    44|
|5     |LUT4   |    83|
|6     |LUT5   |   168|
|7     |LUT6   |   744|
|8     |MUXF7  |   248|
|9     |FDCE   |   992|
|10    |FDPE   |     3|
|11    |LDC    |     2|
|12    |IBUF   |    33|
|13    |OBUF   |    97|
|14    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------+---------+------+
|      |Instance   |Module   |Cells |
+------+-----------+---------+------+
|1     |top        |         |  2546|
|2     |  DATAPATH |datapath |  2402|
|3     |    ALU    |alu      |    76|
|4     |    REG    |Regs     |  2244|
+------+-----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:03 ; elapsed = 00:02:04 . Memory (MB): peak = 1310.242 ; gain = 200.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 18 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:03 ; elapsed = 00:02:04 . Memory (MB): peak = 1310.242 ; gain = 200.812
Synthesis Optimization Complete : Time (s): cpu = 00:02:03 ; elapsed = 00:02:04 . Memory (MB): peak = 1310.242 ; gain = 200.812
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1310.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 282 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'SCPUC' is not ideal for floorplanning, since the cellview 'Regs' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1310.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 4 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:09 ; elapsed = 00:02:11 . Memory (MB): peak = 1310.242 ; gain = 200.812
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/liang/Desktop/OrgLab/lab4/CPUC/CPUC.runs/synth_1/SCPUC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SCPUC_utilization_synth.rpt -pb SCPUC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 28 14:46:32 2021...
