

================================================================
== Synthesis Summary Report of 'accel'
================================================================
+ General Information: 
    * Date:           Sun Oct 23 19:27:25 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        conv2d_32_fwp
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+------------+------------+-----+
    |                             Modules                            | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |         |         |            |            |     |
    |                             & Loops                            | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|  BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +----------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+------------+------------+-----+
    |+ accel*                                                        |     -|  0.00|    12729|  1.273e+05|         -|    12676|      -|  dataflow|  1 (~0%)|  45 (1%)|  28232 (5%)|  16581 (6%)|    -|
    | + create_window_stream_conv2d_float_28u_28u_3u_3u_s            |     -|  5.41|      815|  8.150e+03|         -|      815|      -|        no|        -|        -|  3119 (~0%)|   693 (~0%)|    -|
    |  o pixel                                                       |     -|  7.30|      813|  8.130e+03|         2|        1|    813|       yes|        -|        -|           -|           -|    -|
    | + pad_windows_float_28u_28u_3u_3u_16u_s                        |     -|  3.17|      786|  7.860e+03|         -|      786|      -|        no|        -|        -|    27 (~0%)|   545 (~0%)|    -|
    |  o in_y_in_x                                                   |     -|  7.30|      784|  7.840e+03|         2|        1|    784|       yes|        -|        -|           -|           -|    -|
    | + conv2d_sum_float_28u_28u_3u_3u_16u_s                         |     -|  0.00|    12675|  1.268e+05|         -|    12675|      -|        no|        -|  45 (1%)|  18617 (3%)|   6300 (2%)|    -|
    |  + conv2d_sum_float_28u_28u_3u_3u_16u_Pipeline_store_biases    |     -|  5.87|       18|    180.000|         -|       18|      -|        no|        -|        -|   520 (~0%)|    60 (~0%)|    -|
    |   o store_biases                                               |     -|  7.30|       16|    160.000|         1|        1|     16|       yes|        -|        -|           -|           -|    -|
    |  + conv2d_sum_float_28u_28u_3u_3u_16u_Pipeline_inputs          |     -|  0.03|    12575|  1.258e+05|         -|    12575|      -|        no|        -|  45 (1%)|   7706 (1%)|   5587 (2%)|    -|
    |   o inputs                                                     |     -|  7.30|    12573|  1.257e+05|        46|       16|    784|       yes|        -|        -|           -|           -|    -|
    | + conv2d_activate_28u_28u_3u_3u_16u_s                          |     -|  2.23|    12547|  1.255e+05|         -|    12547|      -|        no|        -|        -|    51 (~0%)|   138 (~0%)|    -|
    |  o inputs_filter                                               |     -|  7.30|    12545|  1.254e+05|         3|        1|  12544|       yes|        -|        -|           -|           -|    -|
    | + entry_proc                                                   |     -|  5.42|        0|      0.000|         -|        0|      -|        no|        -|        -|     3 (~0%)|    29 (~0%)|    -|
    | + write_mem_wrapper_float_bool_12544u_s                        |     -|  0.00|    12618|  1.262e+05|         -|    12618|      -|        no|        -|        -|   666 (~0%)|  1176 (~0%)|    -|
    |  + write_mem_wrapper_float_bool_12544u_Pipeline_write_out_mem  |     -|  0.00|    12547|  1.255e+05|         -|    12547|      -|        no|        -|        -|   534 (~0%)|   597 (~0%)|    -|
    |   o write_out_mem                                              |     -|  7.30|    12545|  1.254e+05|         3|        1|  12544|       yes|        -|        -|           -|           -|    -|
    +----------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem  | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
| m_axi_gmem1 | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
| m_axi_gmem2 | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------------------+--------+-------+--------+--------------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register                | Offset | Width | Access | Description                          | Bit Fields                                                                         |
+---------------+-------------------------+--------+-------+--------+--------------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL                    | 0x00   | 32    | RW     | Control signals                      | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                    | 0x04   | 32    | RW     | Global Interrupt Enable Register     | 0=Enable                                                                           |
| s_axi_control | IP_IER                  | 0x08   | 32    | RW     | IP Interrupt Enable Register         | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR                  | 0x0c   | 32    | RW     | IP Interrupt Status Register         | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | conv2d_16_weights_1     | 0x10   | 32    | W      | Data signal of conv2d_16_weights     |                                                                                    |
| s_axi_control | conv2d_16_weights_2     | 0x14   | 32    | W      | Data signal of conv2d_16_weights     |                                                                                    |
| s_axi_control | conv2d_16_biases_1      | 0x1c   | 32    | W      | Data signal of conv2d_16_biases      |                                                                                    |
| s_axi_control | conv2d_16_biases_2      | 0x20   | 32    | W      | Data signal of conv2d_16_biases      |                                                                                    |
| s_axi_control | conv2d_16_feature_map_1 | 0x28   | 32    | W      | Data signal of conv2d_16_feature_map |                                                                                    |
| s_axi_control | conv2d_16_feature_map_2 | 0x2c   | 32    | W      | Data signal of conv2d_16_feature_map |                                                                                    |
+---------------+-------------------------+--------+-------+--------+--------------------------------------+------------------------------------------------------------------------------------+

* AXIS
+--------------+---------------+-------+-------+-------+--------+-------+--------+
| Interface    | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+--------------+---------------+-------+-------+-------+--------+-------+--------+
| input_stream | both          | 32    | 4     | 1     | 1      | 4     | 1      |
+--------------+---------------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------------------+-----------+---------------------------------------+
| Argument              | Direction | Datatype                              |
+-----------------------+-----------+---------------------------------------+
| input_stream          | in        | stream<hls::axis<float, 0, 0, 0>, 0>& |
| conv2d_16_weights     | in        | float*                                |
| conv2d_16_biases      | in        | float*                                |
| conv2d_16_feature_map | out       | float*                                |
+-----------------------+-----------+---------------------------------------+

* SW-to-HW Mapping
+-----------------------+---------------+-----------+----------+---------------------------------------------------+
| Argument              | HW Interface  | HW Type   | HW Usage | HW Info                                           |
+-----------------------+---------------+-----------+----------+---------------------------------------------------+
| input_stream          | input_stream  | interface |          |                                                   |
| conv2d_16_weights     | m_axi_gmem2   | interface |          |                                                   |
| conv2d_16_weights     | s_axi_control | register  | offset   | name=conv2d_16_weights_1 offset=0x10 range=32     |
| conv2d_16_weights     | s_axi_control | register  | offset   | name=conv2d_16_weights_2 offset=0x14 range=32     |
| conv2d_16_biases      | m_axi_gmem1   | interface |          |                                                   |
| conv2d_16_biases      | s_axi_control | register  | offset   | name=conv2d_16_biases_1 offset=0x1c range=32      |
| conv2d_16_biases      | s_axi_control | register  | offset   | name=conv2d_16_biases_2 offset=0x20 range=32      |
| conv2d_16_feature_map | m_axi_gmem    | interface |          |                                                   |
| conv2d_16_feature_map | s_axi_control | register  | offset   | name=conv2d_16_feature_map_1 offset=0x28 range=32 |
| conv2d_16_feature_map | s_axi_control | register  | offset   | name=conv2d_16_feature_map_2 offset=0x2c range=32 |
+-----------------------+---------------+-----------+----------+---------------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------------------------------+
| HW Interface | Direction | Length | Width | Location                                |
+--------------+-----------+--------+-------+-----------------------------------------+
| m_axi_gmem   | write     | 784    | 512   | conv2d_32_fwp/src/conv_2d_fwp.hpp:46:17 |
+--------------+-----------+--------+-------+-----------------------------------------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------------------------------+-----+--------+-----------------+------+---------+---------+
| Name                                                           | DSP | Pragma | Variable        | Op   | Impl    | Latency |
+----------------------------------------------------------------+-----+--------+-----------------+------+---------+---------+
| + accel                                                        | 45  |        |                 |      |         |         |
|  + create_window_stream_conv2d_float_28u_28u_3u_3u_s           | 0   |        |                 |      |         |         |
|    pixel_counter_2_fu_540_p2                                   | -   |        | pixel_counter_2 | add  | fabric  | 0       |
|    col_ptr_1_fu_1441_p2                                        | -   |        | col_ptr_1       | add  | fabric  | 0       |
|  + pad_windows_float_28u_28u_3u_3u_16u_s                       | 0   |        |                 |      |         |         |
|    empty_fu_140_p2                                             | -   |        | empty           | add  | fabric  | 0       |
|    empty_43_fu_152_p2                                          | -   |        | empty_43        | add  | fabric  | 0       |
|    add_ln76_fu_170_p2                                          | -   |        | add_ln76        | add  | fabric  | 0       |
|    p_mid1_fu_197_p2                                            | -   |        | p_mid1          | add  | fabric  | 0       |
|    p_mid17_fu_217_p2                                           | -   |        | p_mid17         | add  | fabric  | 0       |
|    add_ln89_fu_249_p2                                          | -   |        | add_ln89        | add  | fabric  | 0       |
|    add_ln89_1_fu_261_p2                                        | -   |        | add_ln89_1      | add  | fabric  | 0       |
|  + conv2d_sum_float_28u_28u_3u_3u_16u_s                        | 45  |        |                 |      |         |         |
|   + conv2d_sum_float_28u_28u_3u_3u_16u_Pipeline_store_biases   | 0   |        |                 |      |         |         |
|     add_ln113_fu_84_p2                                         | -   |        | add_ln113       | add  | fabric  | 0       |
|   + conv2d_sum_float_28u_28u_3u_3u_16u_Pipeline_inputs         | 45  |        |                 |      |         |         |
|     input_counter_2_fu_2018_p2                                 | -   |        | input_counter_2 | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U29                          | 3   |        | mul             | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U30                          | 3   |        | mul_s           | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U29                          | 3   |        | mul_16          | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U30                          | 3   |        | mul_17          | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U29                          | 3   |        | mul_1168_1      | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U30                          | 3   |        | mul_1168_2      | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U31                          | 3   |        | mul_18          | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U31                          | 3   |        | mul_2174_1      | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U32                          | 3   |        | mul_2174_2      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U20                         | 2   |        | tmp1            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U20                         | 2   |        | tmp3            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U20                         | 2   |        | tmp2            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U20                         | 2   |        | tmp             | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U20                         | 2   |        | tmp5            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U21                         | 2   |        | tmp7            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U21                         | 2   |        | tmp6            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U21                         | 2   |        | tmp4            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U20                         | 2   |        | temp_sum_1      | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U32                          | 3   |        | mul_1           | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U33                          | 3   |        | mul_1_s         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U33                          | 3   |        | mul_1_3         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U34                          | 3   |        | mul_1_1         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U29                          | 3   |        | mul_1_1_1       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U30                          | 3   |        | mul_1_1_2       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U31                          | 3   |        | mul_1_2         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U35                          | 3   |        | mul_1_2_1       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U36                          | 3   |        | mul_1_2_2       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U21                         | 2   |        | tmp9            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U22                         | 2   |        | tmp11           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U22                         | 2   |        | tmp10           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U22                         | 2   |        | tmp8            | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U20                         | 2   |        | tmp13           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U23                         | 2   |        | tmp15           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U23                         | 2   |        | tmp14           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U23                         | 2   |        | tmp12           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U21                         | 2   |        | temp_sum_3      | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U32                          | 3   |        | mul_2           | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U33                          | 3   |        | mul_2_s         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U37                          | 3   |        | mul_2_3         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U31                          | 3   |        | mul_2_1         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U29                          | 3   |        | mul_2_1_1       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U30                          | 3   |        | mul_2_1_2       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U31                          | 3   |        | mul_2_2         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U32                          | 3   |        | mul_2_2_1       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U33                          | 3   |        | mul_2_2_2       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U21                         | 2   |        | tmp17           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U21                         | 2   |        | tmp19           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U20                         | 2   |        | tmp18           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U20                         | 2   |        | tmp16           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U24                         | 2   |        | tmp21           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U22                         | 2   |        | tmp23           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U21                         | 2   |        | tmp22           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U21                         | 2   |        | tmp20           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U20                         | 2   |        | temp_sum_5      | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U32                          | 3   |        | mul_3           | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U33                          | 3   |        | mul_3_s         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U34                          | 3   |        | mul_3_3         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U35                          | 3   |        | mul_3_1         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U29                          | 3   |        | mul_3_1_1       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U30                          | 3   |        | mul_3_1_2       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U31                          | 3   |        | mul_3_2         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U36                          | 3   |        | mul_3_2_1       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U37                          | 3   |        | mul_3_2_2       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U25                         | 2   |        | tmp25           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U23                         | 2   |        | tmp27           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U22                         | 2   |        | tmp26           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U22                         | 2   |        | tmp24           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U23                         | 2   |        | tmp29           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U24                         | 2   |        | tmp31           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U24                         | 2   |        | tmp30           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U20                         | 2   |        | tmp28           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U20                         | 2   |        | temp_sum_7      | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U32                          | 3   |        | mul_4           | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U33                          | 3   |        | mul_4_s         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U34                          | 3   |        | mul_4_3         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U35                          | 3   |        | mul_4_1         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U29                          | 3   |        | mul_4_1_1       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U30                          | 3   |        | mul_4_1_2       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U31                          | 3   |        | mul_4_2         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U36                          | 3   |        | mul_4_2_1       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U37                          | 3   |        | mul_4_2_2       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U25                         | 2   |        | tmp33           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U22                         | 2   |        | tmp35           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U20                         | 2   |        | tmp34           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U21                         | 2   |        | tmp32           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U21                         | 2   |        | tmp37           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U23                         | 2   |        | tmp39           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U22                         | 2   |        | tmp38           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U22                         | 2   |        | tmp36           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U21                         | 2   |        | temp_sum_9      | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U32                          | 3   |        | mul_5           | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U33                          | 3   |        | mul_5_s         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U34                          | 3   |        | mul_5_3         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U35                          | 3   |        | mul_5_1         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U29                          | 3   |        | mul_5_1_1       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U30                          | 3   |        | mul_5_1_2       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U31                          | 3   |        | mul_5_2         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U36                          | 3   |        | mul_5_2_1       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U37                          | 3   |        | mul_5_2_2       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U23                         | 2   |        | tmp41           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U22                         | 2   |        | tmp43           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U20                         | 2   |        | tmp42           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U20                         | 2   |        | tmp40           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U21                         | 2   |        | tmp45           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U23                         | 2   |        | tmp47           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U22                         | 2   |        | tmp46           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U21                         | 2   |        | tmp44           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U20                         | 2   |        | temp_sum_11     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U32                          | 3   |        | mul_6           | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U33                          | 3   |        | mul_6_s         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U34                          | 3   |        | mul_6_3         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U35                          | 3   |        | mul_6_1         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U29                          | 3   |        | mul_6_1_1       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U30                          | 3   |        | mul_6_1_2       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U31                          | 3   |        | mul_6_2         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U36                          | 3   |        | mul_6_2_1       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U37                          | 3   |        | mul_6_2_2       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U23                         | 2   |        | tmp49           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U26                         | 2   |        | tmp51           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U24                         | 2   |        | tmp50           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U22                         | 2   |        | tmp48           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U25                         | 2   |        | tmp53           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U27                         | 2   |        | tmp55           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U26                         | 2   |        | tmp54           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U23                         | 2   |        | tmp52           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U24                         | 2   |        | temp_sum_13     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U32                          | 3   |        | mul_7           | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U33                          | 3   |        | mul_7_s         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U34                          | 3   |        | mul_7_3         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U35                          | 3   |        | mul_7_1         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U29                          | 3   |        | mul_7_1_1       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U30                          | 3   |        | mul_7_1_2       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U31                          | 3   |        | mul_7_2         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U36                          | 3   |        | mul_7_2_1       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U37                          | 3   |        | mul_7_2_2       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U23                         | 2   |        | tmp57           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U26                         | 2   |        | tmp59           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U24                         | 2   |        | tmp58           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U21                         | 2   |        | tmp56           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U25                         | 2   |        | tmp61           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U27                         | 2   |        | tmp63           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U26                         | 2   |        | tmp62           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U22                         | 2   |        | tmp60           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U24                         | 2   |        | temp_sum_15     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U32                          | 3   |        | mul_8           | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U33                          | 3   |        | mul_8_s         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U34                          | 3   |        | mul_8_3         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U35                          | 3   |        | mul_8_1         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U29                          | 3   |        | mul_8_1_1       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U30                          | 3   |        | mul_8_1_2       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U31                          | 3   |        | mul_8_2         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U36                          | 3   |        | mul_8_2_1       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U37                          | 3   |        | mul_8_2_2       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U23                         | 2   |        | tmp65           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U24                         | 2   |        | tmp67           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U24                         | 2   |        | tmp66           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U22                         | 2   |        | tmp64           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U25                         | 2   |        | tmp69           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U25                         | 2   |        | tmp71           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U26                         | 2   |        | tmp70           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U23                         | 2   |        | tmp68           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U25                         | 2   |        | temp_sum_17     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U32                          | 3   |        | mul_9           | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U33                          | 3   |        | mul_9_s         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U34                          | 3   |        | mul_9_3         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U35                          | 3   |        | mul_9_1         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U29                          | 3   |        | mul_9_1_1       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U30                          | 3   |        | mul_9_1_2       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U31                          | 3   |        | mul_9_2         | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U36                          | 3   |        | mul_9_2_1       | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U37                          | 3   |        | mul_9_2_2       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U22                         | 2   |        | tmp73           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U24                         | 2   |        | tmp75           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U23                         | 2   |        | tmp74           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U21                         | 2   |        | tmp72           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U24                         | 2   |        | tmp77           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U25                         | 2   |        | tmp79           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U25                         | 2   |        | tmp78           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U22                         | 2   |        | tmp76           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U24                         | 2   |        | temp_sum_19     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U32                          | 3   |        | mul_10          | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U33                          | 3   |        | mul_10_s        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U34                          | 3   |        | mul_10_3        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U35                          | 3   |        | mul_10_1        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U29                          | 3   |        | mul_10_1_1      | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U30                          | 3   |        | mul_10_1_2      | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U31                          | 3   |        | mul_10_2        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U36                          | 3   |        | mul_10_2_1      | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U37                          | 3   |        | mul_10_2_2      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U26                         | 2   |        | tmp81           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U27                         | 2   |        | tmp83           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U24                         | 2   |        | tmp82           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U25                         | 2   |        | tmp80           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U25                         | 2   |        | tmp85           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U28                         | 2   |        | tmp87           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U26                         | 2   |        | tmp86           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U26                         | 2   |        | tmp84           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U26                         | 2   |        | temp_sum_21     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U32                          | 3   |        | mul_11          | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U33                          | 3   |        | mul_11_s        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U34                          | 3   |        | mul_11_3        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U35                          | 3   |        | mul_11_1        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U29                          | 3   |        | mul_11_1_1      | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U30                          | 3   |        | mul_11_1_2      | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U31                          | 3   |        | mul_11_2        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U36                          | 3   |        | mul_11_2_1      | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U37                          | 3   |        | mul_11_2_2      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U23                         | 2   |        | tmp89           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U27                         | 2   |        | tmp91           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U24                         | 2   |        | tmp90           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U25                         | 2   |        | tmp88           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U25                         | 2   |        | tmp93           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U28                         | 2   |        | tmp95           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U26                         | 2   |        | tmp94           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U26                         | 2   |        | tmp92           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U26                         | 2   |        | temp_sum_23     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U32                          | 3   |        | mul_12          | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U33                          | 3   |        | mul_12_s        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U34                          | 3   |        | mul_12_3        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U35                          | 3   |        | mul_12_1        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U29                          | 3   |        | mul_12_1_1      | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U30                          | 3   |        | mul_12_1_2      | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U31                          | 3   |        | mul_12_2        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U36                          | 3   |        | mul_12_2_1      | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U37                          | 3   |        | mul_12_2_2      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U24                         | 2   |        | tmp97           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U27                         | 2   |        | tmp99           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U25                         | 2   |        | tmp98           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U27                         | 2   |        | tmp96           | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U26                         | 2   |        | tmp101          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U28                         | 2   |        | tmp103          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U27                         | 2   |        | tmp102          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U28                         | 2   |        | tmp100          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U27                         | 2   |        | temp_sum_25     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U32                          | 3   |        | mul_13          | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U33                          | 3   |        | mul_13_s        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U34                          | 3   |        | mul_13_3        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U35                          | 3   |        | mul_13_1        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U34                          | 3   |        | mul_13_1_1      | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U35                          | 3   |        | mul_13_1_2      | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U36                          | 3   |        | mul_13_2        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U36                          | 3   |        | mul_13_2_1      | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U37                          | 3   |        | mul_13_2_2      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U28                         | 2   |        | tmp105          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U27                         | 2   |        | tmp107          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U23                         | 2   |        | tmp106          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U25                         | 2   |        | tmp104          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U24                         | 2   |        | tmp109          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U28                         | 2   |        | tmp111          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U25                         | 2   |        | tmp110          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U26                         | 2   |        | tmp108          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U28                         | 2   |        | temp_sum_27     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U37                          | 3   |        | mul_14          | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U29                          | 3   |        | mul_14_s        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U34                          | 3   |        | mul_14_3        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U35                          | 3   |        | mul_14_1        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U30                          | 3   |        | mul_14_1_1      | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U31                          | 3   |        | mul_14_1_2      | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U32                          | 3   |        | mul_14_2        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U36                          | 3   |        | mul_14_2_1      | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U37                          | 3   |        | mul_14_2_2      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U26                         | 2   |        | tmp113          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U27                         | 2   |        | tmp115          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U27                         | 2   |        | tmp114          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U28                         | 2   |        | tmp112          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U27                         | 2   |        | tmp117          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U28                         | 2   |        | tmp119          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U28                         | 2   |        | tmp118          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U28                         | 2   |        | tmp116          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U27                         | 2   |        | temp_sum_29     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U33                          | 3   |        | mul_15          | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U34                          | 3   |        | mul_15_s        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U34                          | 3   |        | mul_15_3        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U35                          | 3   |        | mul_15_1        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U35                          | 3   |        | mul_15_1_1      | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U36                          | 3   |        | mul_15_1_2      | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U37                          | 3   |        | mul_15_2        | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U36                          | 3   |        | mul_15_2_1      | fmul | maxdsp  | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U37                          | 3   |        | mul_15_2_2      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U28                         | 2   |        | tmp121          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U27                         | 2   |        | tmp123          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U26                         | 2   |        | tmp122          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U27                         | 2   |        | tmp120          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U27                         | 2   |        | tmp125          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U28                         | 2   |        | tmp127          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U28                         | 2   |        | tmp126          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U28                         | 2   |        | tmp124          | fadd | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U28                         | 2   |        | temp_sum_31     | fadd | fulldsp | 3       |
|  + conv2d_activate_28u_28u_3u_3u_16u_s                         | 0   |        |                 |      |         |         |
|    add_ln150_fu_90_p2                                          | -   |        | add_ln150       | add  | fabric  | 0       |
|  + write_mem_wrapper_float_bool_12544u_s                       | 0   |        |                 |      |         |         |
|   + write_mem_wrapper_float_bool_12544u_Pipeline_write_out_mem | 0   |        |                 |      |         |         |
|     add_ln46_fu_129_p2                                         | -   |        | add_ln46        | add  | fabric  | 0       |
+----------------------------------------------------------------+-----+--------+-----------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------------------------+------+------+--------+--------------------------------+---------+--------+---------+
| Name                                    | BRAM | URAM | Pragma | Variable                       | Storage | Impl   | Latency |
+-----------------------------------------+------+------+--------+--------------------------------+---------+--------+---------+
| + accel                                 | 1    | 0    |        |                                |         |        |         |
|   conv2d_16_feature_map_c_U             | -    | -    |        | conv2d_16_feature_map_c        | fifo    | srl    | 0       |
|   conv2d_16_window_stream_U             | -    | -    |        | conv2d_16_window_stream        | fifo    | srl    | 0       |
|   conv2d_16_padded_window_stream_U      | -    | -    |        | conv2d_16_padded_window_stream | fifo    | srl    | 0       |
|   kernel_sums_U                         | -    | -    |        | kernel_sums                    | fifo    | srl    | 0       |
|   feature_map_stream_U                  | -    | -    |        | feature_map_stream             | fifo    | srl    | 0       |
|   activations_stream_U                  | 1    | -    |        | activations_stream             | fifo    | memory | 0       |
|  + conv2d_sum_float_28u_28u_3u_3u_16u_s | 0    | 0    |        |                                |         |        |         |
|    biases_U                             | -    | -    |        | biases                         | ram_s2p | auto   | 1       |
+-----------------------------------------+------+------+--------+--------------------------------+---------+--------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------------------+----------------------------------------------------------------------------------+
| Type            | Options                                        | Location                                                                         |
+-----------------+------------------------------------------------+----------------------------------------------------------------------------------+
| array_partition | variable=line_buffer dim=2 complete            | conv2d_32_fwp/src/conv_2d_fwp.cpp:13 in create_window_stream_conv2d, line_buffer |
| pipeline        | II=16                                          | conv2d_32_fwp/src/conv_2d_fwp.cpp:119 in conv2d_sum                              |
| dataflow        |                                                | conv2d_32_fwp/src/conv_2d_fwp.cpp:169 in accel                                   |
| interface       | mode=m_axi port=conv2d_16_biases bundle=gmem1  | conv2d_32_fwp/src/conv_2d_fwp.cpp:170 in accel, conv2d_16_biases                 |
| interface       | mode=m_axi port=conv2d_16_weights bundle=gmem2 | conv2d_32_fwp/src/conv_2d_fwp.cpp:171 in accel, conv2d_16_weights                |
+-----------------+------------------------------------------------+----------------------------------------------------------------------------------+


