--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5608659 paths analyzed, 474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.855ns.
--------------------------------------------------------------------------------
Slack:                  2.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_error_b_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.772ns (Levels of Logic = 10)
  Clock Path Skew:      -0.048ns (0.688 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_error_b_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B4      net (fanout=14)       1.960   M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B       Tilo                  0.235   Mmux_result56
                                                       Mmux_a61
    SLICE_X14Y35.A5      net (fanout=6)        0.230   Mmux_a6
    SLICE_X14Y35.A       Tilo                  0.235   Mmux_result56
                                                       Mmux_a62
    DSP48_X0Y9.B4        net (fanout=7)        1.408   a[4]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y35.A2       net (fanout=3)        0.740   testSM/_n0719_inv2
    SLICE_X6Y35.A        Tilo                  0.235   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv5
    SLICE_X7Y35.A4       net (fanout=2)        0.422   testSM/_n0719_inv6
    SLICE_X7Y35.A        Tilo                  0.259   M_testSM_errorA[7]
                                                       testSM/_n0719_inv9_rstpot_1
    SLICE_X16Y30.A3      net (fanout=14)       1.870   testSM/_n0719_inv9_rstpot1
    SLICE_X16Y30.CLK     Tas                   0.339   M_testSM_errorB[3]
                                                       testSM/M_error_b_q_0_dpot
                                                       testSM/M_error_b_q_0
    -------------------------------------------------  ---------------------------
    Total                                     17.772ns (6.897ns logic, 10.875ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  2.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_error_b_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.740ns (Levels of Logic = 10)
  Clock Path Skew:      -0.048ns (0.688 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_error_b_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y40.B2      net (fanout=14)       2.132   M_state_q_FSM_FFd3_1
    SLICE_X14Y40.B       Tilo                  0.235   M_testSM_a[1]
                                                       testSM/M_state_q__n1377<8>1
    SLICE_X14Y40.A5      net (fanout=4)        0.204   M_testSM_a[1]
    SLICE_X14Y40.A       Tilo                  0.235   M_testSM_a[1]
                                                       Mmux_a31
    DSP48_X0Y9.B1        net (fanout=12)       1.230   a[1]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y35.A2       net (fanout=3)        0.740   testSM/_n0719_inv2
    SLICE_X6Y35.A        Tilo                  0.235   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv5
    SLICE_X7Y35.A4       net (fanout=2)        0.422   testSM/_n0719_inv6
    SLICE_X7Y35.A        Tilo                  0.259   M_testSM_errorA[7]
                                                       testSM/_n0719_inv9_rstpot_1
    SLICE_X16Y30.A3      net (fanout=14)       1.870   testSM/_n0719_inv9_rstpot1
    SLICE_X16Y30.CLK     Tas                   0.339   M_testSM_errorB[3]
                                                       testSM/M_error_b_q_0_dpot
                                                       testSM/M_error_b_q_0
    -------------------------------------------------  ---------------------------
    Total                                     17.740ns (6.897ns logic, 10.843ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  2.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_error_result_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.664ns (Levels of Logic = 10)
  Clock Path Skew:      -0.055ns (0.588 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_error_result_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B4      net (fanout=14)       1.960   M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B       Tilo                  0.235   Mmux_result56
                                                       Mmux_a61
    SLICE_X14Y35.A5      net (fanout=6)        0.230   Mmux_a6
    SLICE_X14Y35.A       Tilo                  0.235   Mmux_result56
                                                       Mmux_a62
    DSP48_X0Y9.B4        net (fanout=7)        1.408   a[4]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y35.A2       net (fanout=3)        0.740   testSM/_n0719_inv2
    SLICE_X6Y35.A        Tilo                  0.235   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv5
    SLICE_X7Y35.A4       net (fanout=2)        0.422   testSM/_n0719_inv6
    SLICE_X7Y35.A        Tilo                  0.259   M_testSM_errorA[7]
                                                       testSM/_n0719_inv9_rstpot_1
    SLICE_X13Y39.B1      net (fanout=14)       1.728   testSM/_n0719_inv9_rstpot1
    SLICE_X13Y39.CLK     Tas                   0.373   M_testSM_errorResult[3]
                                                       testSM/M_error_result_q_1_dpot
                                                       testSM/M_error_result_q_1
    -------------------------------------------------  ---------------------------
    Total                                     17.664ns (6.931ns logic, 10.733ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  2.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_error_result_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.632ns (Levels of Logic = 10)
  Clock Path Skew:      -0.055ns (0.588 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_error_result_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y40.B2      net (fanout=14)       2.132   M_state_q_FSM_FFd3_1
    SLICE_X14Y40.B       Tilo                  0.235   M_testSM_a[1]
                                                       testSM/M_state_q__n1377<8>1
    SLICE_X14Y40.A5      net (fanout=4)        0.204   M_testSM_a[1]
    SLICE_X14Y40.A       Tilo                  0.235   M_testSM_a[1]
                                                       Mmux_a31
    DSP48_X0Y9.B1        net (fanout=12)       1.230   a[1]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y35.A2       net (fanout=3)        0.740   testSM/_n0719_inv2
    SLICE_X6Y35.A        Tilo                  0.235   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv5
    SLICE_X7Y35.A4       net (fanout=2)        0.422   testSM/_n0719_inv6
    SLICE_X7Y35.A        Tilo                  0.259   M_testSM_errorA[7]
                                                       testSM/_n0719_inv9_rstpot_1
    SLICE_X13Y39.B1      net (fanout=14)       1.728   testSM/_n0719_inv9_rstpot1
    SLICE_X13Y39.CLK     Tas                   0.373   M_testSM_errorResult[3]
                                                       testSM/M_error_result_q_1_dpot
                                                       testSM/M_error_result_q_1
    -------------------------------------------------  ---------------------------
    Total                                     17.632ns (6.931ns logic, 10.701ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  2.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_error_alufn_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.570ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.592 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_error_alufn_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B4      net (fanout=14)       1.960   M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B       Tilo                  0.235   Mmux_result56
                                                       Mmux_a61
    SLICE_X14Y35.A5      net (fanout=6)        0.230   Mmux_a6
    SLICE_X14Y35.A       Tilo                  0.235   Mmux_result56
                                                       Mmux_a62
    DSP48_X0Y9.B4        net (fanout=7)        1.408   a[4]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y35.A2       net (fanout=3)        0.740   testSM/_n0719_inv2
    SLICE_X6Y35.A        Tilo                  0.235   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv5
    SLICE_X6Y34.A6       net (fanout=2)        0.327   testSM/_n0719_inv6
    SLICE_X6Y34.A        Tilo                  0.235   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X12Y42.B3      net (fanout=16)       1.787   testSM/_n0719_inv9_rstpot
    SLICE_X12Y42.CLK     Tas                   0.339   M_testSM_errorAlufn[5]
                                                       testSM/M_error_alufn_q_4_dpot
                                                       testSM/M_error_alufn_q_4
    -------------------------------------------------  ---------------------------
    Total                                     17.570ns (6.873ns logic, 10.697ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  2.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_error_b_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.563ns (Levels of Logic = 10)
  Clock Path Skew:      -0.048ns (0.688 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_error_b_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y33.A2      net (fanout=14)       1.825   M_state_q_FSM_FFd3_1
    SLICE_X14Y33.A       Tilo                  0.235   Sh381
                                                       Mmux_a81
    SLICE_X14Y33.C1      net (fanout=4)        0.553   Mmux_a8
    SLICE_X14Y33.C       Tilo                  0.235   Sh381
                                                       Mmux_a82
    DSP48_X0Y9.B6        net (fanout=8)        1.011   a[6]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y35.A2       net (fanout=3)        0.740   testSM/_n0719_inv2
    SLICE_X6Y35.A        Tilo                  0.235   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv5
    SLICE_X7Y35.A4       net (fanout=2)        0.422   testSM/_n0719_inv6
    SLICE_X7Y35.A        Tilo                  0.259   M_testSM_errorA[7]
                                                       testSM/_n0719_inv9_rstpot_1
    SLICE_X16Y30.A3      net (fanout=14)       1.870   testSM/_n0719_inv9_rstpot1
    SLICE_X16Y30.CLK     Tas                   0.339   M_testSM_errorB[3]
                                                       testSM/M_error_b_q_0_dpot
                                                       testSM/M_error_b_q_0
    -------------------------------------------------  ---------------------------
    Total                                     17.563ns (6.897ns logic, 10.666ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  2.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_error_alufn_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.538ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.592 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_error_alufn_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y40.B2      net (fanout=14)       2.132   M_state_q_FSM_FFd3_1
    SLICE_X14Y40.B       Tilo                  0.235   M_testSM_a[1]
                                                       testSM/M_state_q__n1377<8>1
    SLICE_X14Y40.A5      net (fanout=4)        0.204   M_testSM_a[1]
    SLICE_X14Y40.A       Tilo                  0.235   M_testSM_a[1]
                                                       Mmux_a31
    DSP48_X0Y9.B1        net (fanout=12)       1.230   a[1]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y35.A2       net (fanout=3)        0.740   testSM/_n0719_inv2
    SLICE_X6Y35.A        Tilo                  0.235   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv5
    SLICE_X6Y34.A6       net (fanout=2)        0.327   testSM/_n0719_inv6
    SLICE_X6Y34.A        Tilo                  0.235   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X12Y42.B3      net (fanout=16)       1.787   testSM/_n0719_inv9_rstpot
    SLICE_X12Y42.CLK     Tas                   0.339   M_testSM_errorAlufn[5]
                                                       testSM/M_error_alufn_q_4_dpot
                                                       testSM/M_error_alufn_q_4
    -------------------------------------------------  ---------------------------
    Total                                     17.538ns (6.873ns logic, 10.665ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  2.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.565ns (Levels of Logic = 10)
  Clock Path Skew:      0.004ns (0.335 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B4      net (fanout=14)       1.960   M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B       Tilo                  0.235   Mmux_result56
                                                       Mmux_a61
    SLICE_X14Y35.A5      net (fanout=6)        0.230   Mmux_a6
    SLICE_X14Y35.A       Tilo                  0.235   Mmux_result56
                                                       Mmux_a62
    DSP48_X0Y9.B4        net (fanout=7)        1.408   a[4]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y36.D6       net (fanout=3)        0.366   testSM/_n0719_inv2
    SLICE_X6Y36.D        Tilo                  0.235   testSM/N11
                                                       testSM/Mmux_M_counter_d10211_SW0
    SLICE_X1Y40.A1       net (fanout=2)        1.569   testSM/N11
    SLICE_X1Y40.A        Tilo                  0.259   testSM/M_counter_q[12]
                                                       testSM/Mmux_M_counter_d10211
    SLICE_X1Y43.D3       net (fanout=14)       0.856   testSM/Mmux_M_counter_d1021
    SLICE_X1Y43.CLK      Tas                   0.373   testSM/M_counter_q[24]
                                                       testSM/Mmux_M_counter_d1021
                                                       testSM/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                     17.565ns (6.931ns logic, 10.634ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  2.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_error_result_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.501ns (Levels of Logic = 10)
  Clock Path Skew:      -0.055ns (0.588 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_error_result_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B4      net (fanout=14)       1.960   M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B       Tilo                  0.235   Mmux_result56
                                                       Mmux_a61
    SLICE_X14Y35.A5      net (fanout=6)        0.230   Mmux_a6
    SLICE_X14Y35.A       Tilo                  0.235   Mmux_result56
                                                       Mmux_a62
    DSP48_X0Y9.B4        net (fanout=7)        1.408   a[4]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y35.A2       net (fanout=3)        0.740   testSM/_n0719_inv2
    SLICE_X6Y35.A        Tilo                  0.235   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv5
    SLICE_X7Y35.A4       net (fanout=2)        0.422   testSM/_n0719_inv6
    SLICE_X7Y35.A        Tilo                  0.259   M_testSM_errorA[7]
                                                       testSM/_n0719_inv9_rstpot_1
    SLICE_X13Y39.C3      net (fanout=14)       1.565   testSM/_n0719_inv9_rstpot1
    SLICE_X13Y39.CLK     Tas                   0.373   M_testSM_errorResult[3]
                                                       testSM/M_error_result_q_2_dpot
                                                       testSM/M_error_result_q_2
    -------------------------------------------------  ---------------------------
    Total                                     17.501ns (6.931ns logic, 10.570ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  2.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.533ns (Levels of Logic = 10)
  Clock Path Skew:      0.004ns (0.335 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y40.B2      net (fanout=14)       2.132   M_state_q_FSM_FFd3_1
    SLICE_X14Y40.B       Tilo                  0.235   M_testSM_a[1]
                                                       testSM/M_state_q__n1377<8>1
    SLICE_X14Y40.A5      net (fanout=4)        0.204   M_testSM_a[1]
    SLICE_X14Y40.A       Tilo                  0.235   M_testSM_a[1]
                                                       Mmux_a31
    DSP48_X0Y9.B1        net (fanout=12)       1.230   a[1]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y36.D6       net (fanout=3)        0.366   testSM/_n0719_inv2
    SLICE_X6Y36.D        Tilo                  0.235   testSM/N11
                                                       testSM/Mmux_M_counter_d10211_SW0
    SLICE_X1Y40.A1       net (fanout=2)        1.569   testSM/N11
    SLICE_X1Y40.A        Tilo                  0.259   testSM/M_counter_q[12]
                                                       testSM/Mmux_M_counter_d10211
    SLICE_X1Y43.D3       net (fanout=14)       0.856   testSM/Mmux_M_counter_d1021
    SLICE_X1Y43.CLK      Tas                   0.373   testSM/M_counter_q[24]
                                                       testSM/Mmux_M_counter_d1021
                                                       testSM/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                     17.533ns (6.931ns logic, 10.602ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  2.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.532ns (Levels of Logic = 10)
  Clock Path Skew:      0.004ns (0.335 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B4      net (fanout=14)       1.960   M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B       Tilo                  0.235   Mmux_result56
                                                       Mmux_a61
    SLICE_X14Y35.A5      net (fanout=6)        0.230   Mmux_a6
    SLICE_X14Y35.A       Tilo                  0.235   Mmux_result56
                                                       Mmux_a62
    DSP48_X0Y9.B4        net (fanout=7)        1.408   a[4]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y36.D6       net (fanout=3)        0.366   testSM/_n0719_inv2
    SLICE_X6Y36.D        Tilo                  0.235   testSM/N11
                                                       testSM/Mmux_M_counter_d10211_SW0
    SLICE_X1Y40.A1       net (fanout=2)        1.569   testSM/N11
    SLICE_X1Y40.A        Tilo                  0.259   testSM/M_counter_q[12]
                                                       testSM/Mmux_M_counter_d10211
    SLICE_X1Y43.C3       net (fanout=14)       0.823   testSM/Mmux_M_counter_d1021
    SLICE_X1Y43.CLK      Tas                   0.373   testSM/M_counter_q[24]
                                                       testSM/Mmux_M_counter_d961
                                                       testSM/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                     17.532ns (6.931ns logic, 10.601ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  2.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_error_result_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.469ns (Levels of Logic = 10)
  Clock Path Skew:      -0.055ns (0.588 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_error_result_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y40.B2      net (fanout=14)       2.132   M_state_q_FSM_FFd3_1
    SLICE_X14Y40.B       Tilo                  0.235   M_testSM_a[1]
                                                       testSM/M_state_q__n1377<8>1
    SLICE_X14Y40.A5      net (fanout=4)        0.204   M_testSM_a[1]
    SLICE_X14Y40.A       Tilo                  0.235   M_testSM_a[1]
                                                       Mmux_a31
    DSP48_X0Y9.B1        net (fanout=12)       1.230   a[1]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y35.A2       net (fanout=3)        0.740   testSM/_n0719_inv2
    SLICE_X6Y35.A        Tilo                  0.235   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv5
    SLICE_X7Y35.A4       net (fanout=2)        0.422   testSM/_n0719_inv6
    SLICE_X7Y35.A        Tilo                  0.259   M_testSM_errorA[7]
                                                       testSM/_n0719_inv9_rstpot_1
    SLICE_X13Y39.C3      net (fanout=14)       1.565   testSM/_n0719_inv9_rstpot1
    SLICE_X13Y39.CLK     Tas                   0.373   M_testSM_errorResult[3]
                                                       testSM/M_error_result_q_2_dpot
                                                       testSM/M_error_result_q_2
    -------------------------------------------------  ---------------------------
    Total                                     17.469ns (6.931ns logic, 10.538ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  2.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_error_alufn_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.470ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.592 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_error_alufn_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B4      net (fanout=14)       1.960   M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B       Tilo                  0.235   Mmux_result56
                                                       Mmux_a61
    SLICE_X14Y35.A5      net (fanout=6)        0.230   Mmux_a6
    SLICE_X14Y35.A       Tilo                  0.235   Mmux_result56
                                                       Mmux_a62
    DSP48_X0Y9.B4        net (fanout=7)        1.408   a[4]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y35.A2       net (fanout=3)        0.740   testSM/_n0719_inv2
    SLICE_X6Y35.A        Tilo                  0.235   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv5
    SLICE_X7Y35.A4       net (fanout=2)        0.422   testSM/_n0719_inv6
    SLICE_X7Y35.A        Tilo                  0.259   M_testSM_errorA[7]
                                                       testSM/_n0719_inv9_rstpot_1
    SLICE_X12Y42.A6      net (fanout=14)       1.568   testSM/_n0719_inv9_rstpot1
    SLICE_X12Y42.CLK     Tas                   0.339   M_testSM_errorAlufn[5]
                                                       testSM/M_error_alufn_q_3_dpot
                                                       testSM/M_error_alufn_q_3
    -------------------------------------------------  ---------------------------
    Total                                     17.470ns (6.897ns logic, 10.573ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  2.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_error_result_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.455ns (Levels of Logic = 10)
  Clock Path Skew:      -0.055ns (0.588 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_error_result_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y33.A2      net (fanout=14)       1.825   M_state_q_FSM_FFd3_1
    SLICE_X14Y33.A       Tilo                  0.235   Sh381
                                                       Mmux_a81
    SLICE_X14Y33.C1      net (fanout=4)        0.553   Mmux_a8
    SLICE_X14Y33.C       Tilo                  0.235   Sh381
                                                       Mmux_a82
    DSP48_X0Y9.B6        net (fanout=8)        1.011   a[6]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y35.A2       net (fanout=3)        0.740   testSM/_n0719_inv2
    SLICE_X6Y35.A        Tilo                  0.235   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv5
    SLICE_X7Y35.A4       net (fanout=2)        0.422   testSM/_n0719_inv6
    SLICE_X7Y35.A        Tilo                  0.259   M_testSM_errorA[7]
                                                       testSM/_n0719_inv9_rstpot_1
    SLICE_X13Y39.B1      net (fanout=14)       1.728   testSM/_n0719_inv9_rstpot1
    SLICE_X13Y39.CLK     Tas                   0.373   M_testSM_errorResult[3]
                                                       testSM/M_error_result_q_1_dpot
                                                       testSM/M_error_result_q_1
    -------------------------------------------------  ---------------------------
    Total                                     17.455ns (6.931ns logic, 10.524ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  2.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.500ns (Levels of Logic = 10)
  Clock Path Skew:      0.004ns (0.335 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y40.B2      net (fanout=14)       2.132   M_state_q_FSM_FFd3_1
    SLICE_X14Y40.B       Tilo                  0.235   M_testSM_a[1]
                                                       testSM/M_state_q__n1377<8>1
    SLICE_X14Y40.A5      net (fanout=4)        0.204   M_testSM_a[1]
    SLICE_X14Y40.A       Tilo                  0.235   M_testSM_a[1]
                                                       Mmux_a31
    DSP48_X0Y9.B1        net (fanout=12)       1.230   a[1]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y36.D6       net (fanout=3)        0.366   testSM/_n0719_inv2
    SLICE_X6Y36.D        Tilo                  0.235   testSM/N11
                                                       testSM/Mmux_M_counter_d10211_SW0
    SLICE_X1Y40.A1       net (fanout=2)        1.569   testSM/N11
    SLICE_X1Y40.A        Tilo                  0.259   testSM/M_counter_q[12]
                                                       testSM/Mmux_M_counter_d10211
    SLICE_X1Y43.C3       net (fanout=14)       0.823   testSM/Mmux_M_counter_d1021
    SLICE_X1Y43.CLK      Tas                   0.373   testSM/M_counter_q[24]
                                                       testSM/Mmux_M_counter_d961
                                                       testSM/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                     17.500ns (6.931ns logic, 10.569ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  2.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.498ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.333 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B4      net (fanout=14)       1.960   M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B       Tilo                  0.235   Mmux_result56
                                                       Mmux_a61
    SLICE_X14Y35.A5      net (fanout=6)        0.230   Mmux_a6
    SLICE_X14Y35.A       Tilo                  0.235   Mmux_result56
                                                       Mmux_a62
    DSP48_X0Y9.B4        net (fanout=7)        1.408   a[4]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y36.D6       net (fanout=3)        0.366   testSM/_n0719_inv2
    SLICE_X6Y36.D        Tilo                  0.235   testSM/N11
                                                       testSM/Mmux_M_counter_d10211_SW0
    SLICE_X1Y40.A1       net (fanout=2)        1.569   testSM/N11
    SLICE_X1Y40.A        Tilo                  0.259   testSM/M_counter_q[12]
                                                       testSM/Mmux_M_counter_d10211
    SLICE_X1Y42.B1       net (fanout=14)       0.789   testSM/Mmux_M_counter_d1021
    SLICE_X1Y42.CLK      Tas                   0.373   testSM/M_counter_q[20]
                                                       testSM/Mmux_M_counter_d601
                                                       testSM/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                     17.498ns (6.931ns logic, 10.567ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  2.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_error_alufn_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.438ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.592 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_error_alufn_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y40.B2      net (fanout=14)       2.132   M_state_q_FSM_FFd3_1
    SLICE_X14Y40.B       Tilo                  0.235   M_testSM_a[1]
                                                       testSM/M_state_q__n1377<8>1
    SLICE_X14Y40.A5      net (fanout=4)        0.204   M_testSM_a[1]
    SLICE_X14Y40.A       Tilo                  0.235   M_testSM_a[1]
                                                       Mmux_a31
    DSP48_X0Y9.B1        net (fanout=12)       1.230   a[1]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y35.A2       net (fanout=3)        0.740   testSM/_n0719_inv2
    SLICE_X6Y35.A        Tilo                  0.235   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv5
    SLICE_X7Y35.A4       net (fanout=2)        0.422   testSM/_n0719_inv6
    SLICE_X7Y35.A        Tilo                  0.259   M_testSM_errorA[7]
                                                       testSM/_n0719_inv9_rstpot_1
    SLICE_X12Y42.A6      net (fanout=14)       1.568   testSM/_n0719_inv9_rstpot1
    SLICE_X12Y42.CLK     Tas                   0.339   M_testSM_errorAlufn[5]
                                                       testSM/M_error_alufn_q_3_dpot
                                                       testSM/M_error_alufn_q_3
    -------------------------------------------------  ---------------------------
    Total                                     17.438ns (6.897ns logic, 10.541ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  2.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.466ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.333 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y40.B2      net (fanout=14)       2.132   M_state_q_FSM_FFd3_1
    SLICE_X14Y40.B       Tilo                  0.235   M_testSM_a[1]
                                                       testSM/M_state_q__n1377<8>1
    SLICE_X14Y40.A5      net (fanout=4)        0.204   M_testSM_a[1]
    SLICE_X14Y40.A       Tilo                  0.235   M_testSM_a[1]
                                                       Mmux_a31
    DSP48_X0Y9.B1        net (fanout=12)       1.230   a[1]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y36.D6       net (fanout=3)        0.366   testSM/_n0719_inv2
    SLICE_X6Y36.D        Tilo                  0.235   testSM/N11
                                                       testSM/Mmux_M_counter_d10211_SW0
    SLICE_X1Y40.A1       net (fanout=2)        1.569   testSM/N11
    SLICE_X1Y40.A        Tilo                  0.259   testSM/M_counter_q[12]
                                                       testSM/Mmux_M_counter_d10211
    SLICE_X1Y42.B1       net (fanout=14)       0.789   testSM/Mmux_M_counter_d1021
    SLICE_X1Y42.CLK      Tas                   0.373   testSM/M_counter_q[20]
                                                       testSM/Mmux_M_counter_d601
                                                       testSM/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                     17.466ns (6.931ns logic, 10.535ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  2.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_error_alufn_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.394ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.592 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_error_alufn_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B4      net (fanout=14)       1.960   M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B       Tilo                  0.235   Mmux_result56
                                                       Mmux_a61
    SLICE_X14Y35.A5      net (fanout=6)        0.230   Mmux_a6
    SLICE_X14Y35.A       Tilo                  0.235   Mmux_result56
                                                       Mmux_a62
    DSP48_X0Y9.B4        net (fanout=7)        1.408   a[4]
    DSP48_X0Y9.M7        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X8Y39.C6       net (fanout=1)        0.803   n0005[7]
    SLICE_X8Y39.C        Tilo                  0.255   testSM/Mmux_M_counter_d11413
                                                       Mmux_result87
    SLICE_X8Y39.A1       net (fanout=3)        0.579   Mmux_result86
    SLICE_X8Y39.A        Tilo                  0.254   testSM/Mmux_M_counter_d11413
                                                       Mmux_result88_1
    SLICE_X8Y39.B1       net (fanout=4)        0.974   Mmux_result88
    SLICE_X8Y39.B        Tilo                  0.254   testSM/Mmux_M_counter_d11413
                                                       testSM/result[7]_GND_3_o_equal_214_o<7>1
    SLICE_X7Y35.D2       net (fanout=13)       1.290   testSM/result[7]_GND_3_o_equal_214_o
    SLICE_X7Y35.D        Tilo                  0.259   M_testSM_errorA[7]
                                                       testSM/_n0719_inv6
    SLICE_X7Y35.C4       net (fanout=1)        0.525   testSM/_n0719_inv7
    SLICE_X7Y35.C        Tilo                  0.259   M_testSM_errorA[7]
                                                       testSM/_n0719_inv8
    SLICE_X6Y34.A2       net (fanout=2)        1.094   testSM/_n0719_inv9
    SLICE_X6Y34.A        Tilo                  0.235   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X12Y42.B3      net (fanout=16)       1.787   testSM/_n0719_inv9_rstpot
    SLICE_X12Y42.CLK     Tas                   0.339   M_testSM_errorAlufn[5]
                                                       testSM/M_error_alufn_q_4_dpot
                                                       testSM/M_error_alufn_q_4
    -------------------------------------------------  ---------------------------
    Total                                     17.394ns (6.744ns logic, 10.650ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  2.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_error_alufn_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.362ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.592 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_error_alufn_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y40.B2      net (fanout=14)       2.132   M_state_q_FSM_FFd3_1
    SLICE_X14Y40.B       Tilo                  0.235   M_testSM_a[1]
                                                       testSM/M_state_q__n1377<8>1
    SLICE_X14Y40.A5      net (fanout=4)        0.204   M_testSM_a[1]
    SLICE_X14Y40.A       Tilo                  0.235   M_testSM_a[1]
                                                       Mmux_a31
    DSP48_X0Y9.B1        net (fanout=12)       1.230   a[1]
    DSP48_X0Y9.M7        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X8Y39.C6       net (fanout=1)        0.803   n0005[7]
    SLICE_X8Y39.C        Tilo                  0.255   testSM/Mmux_M_counter_d11413
                                                       Mmux_result87
    SLICE_X8Y39.A1       net (fanout=3)        0.579   Mmux_result86
    SLICE_X8Y39.A        Tilo                  0.254   testSM/Mmux_M_counter_d11413
                                                       Mmux_result88_1
    SLICE_X8Y39.B1       net (fanout=4)        0.974   Mmux_result88
    SLICE_X8Y39.B        Tilo                  0.254   testSM/Mmux_M_counter_d11413
                                                       testSM/result[7]_GND_3_o_equal_214_o<7>1
    SLICE_X7Y35.D2       net (fanout=13)       1.290   testSM/result[7]_GND_3_o_equal_214_o
    SLICE_X7Y35.D        Tilo                  0.259   M_testSM_errorA[7]
                                                       testSM/_n0719_inv6
    SLICE_X7Y35.C4       net (fanout=1)        0.525   testSM/_n0719_inv7
    SLICE_X7Y35.C        Tilo                  0.259   M_testSM_errorA[7]
                                                       testSM/_n0719_inv8
    SLICE_X6Y34.A2       net (fanout=2)        1.094   testSM/_n0719_inv9
    SLICE_X6Y34.A        Tilo                  0.235   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X12Y42.B3      net (fanout=16)       1.787   testSM/_n0719_inv9_rstpot
    SLICE_X12Y42.CLK     Tas                   0.339   M_testSM_errorAlufn[5]
                                                       testSM/M_error_alufn_q_4_dpot
                                                       testSM/M_error_alufn_q_4
    -------------------------------------------------  ---------------------------
    Total                                     17.362ns (6.744ns logic, 10.618ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  2.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_error_alufn_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.361ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.592 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_error_alufn_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y33.A2      net (fanout=14)       1.825   M_state_q_FSM_FFd3_1
    SLICE_X14Y33.A       Tilo                  0.235   Sh381
                                                       Mmux_a81
    SLICE_X14Y33.C1      net (fanout=4)        0.553   Mmux_a8
    SLICE_X14Y33.C       Tilo                  0.235   Sh381
                                                       Mmux_a82
    DSP48_X0Y9.B6        net (fanout=8)        1.011   a[6]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y35.A2       net (fanout=3)        0.740   testSM/_n0719_inv2
    SLICE_X6Y35.A        Tilo                  0.235   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv5
    SLICE_X6Y34.A6       net (fanout=2)        0.327   testSM/_n0719_inv6
    SLICE_X6Y34.A        Tilo                  0.235   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X12Y42.B3      net (fanout=16)       1.787   testSM/_n0719_inv9_rstpot
    SLICE_X12Y42.CLK     Tas                   0.339   M_testSM_errorAlufn[5]
                                                       testSM/M_error_alufn_q_4_dpot
                                                       testSM/M_error_alufn_q_4
    -------------------------------------------------  ---------------------------
    Total                                     17.361ns (6.873ns logic, 10.488ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  2.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_error_b_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.333ns (Levels of Logic = 10)
  Clock Path Skew:      -0.048ns (0.688 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_error_b_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X13Y36.D1      net (fanout=14)       1.513   M_state_q_FSM_FFd3_1
    SLICE_X13Y36.D       Tilo                  0.259   Mmux_a1
                                                       Mmux_a11
    SLICE_X11Y36.A6      net (fanout=4)        0.585   Mmux_a1
    SLICE_X11Y36.A       Tilo                  0.259   N25
                                                       Mmux_a12_1
    DSP48_X0Y9.B8        net (fanout=10)       1.013   Mmux_a12
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y35.A2       net (fanout=3)        0.740   testSM/_n0719_inv2
    SLICE_X6Y35.A        Tilo                  0.235   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv5
    SLICE_X7Y35.A4       net (fanout=2)        0.422   testSM/_n0719_inv6
    SLICE_X7Y35.A        Tilo                  0.259   M_testSM_errorA[7]
                                                       testSM/_n0719_inv9_rstpot_1
    SLICE_X16Y30.A3      net (fanout=14)       1.870   testSM/_n0719_inv9_rstpot1
    SLICE_X16Y30.CLK     Tas                   0.339   M_testSM_errorB[3]
                                                       testSM/M_error_b_q_0_dpot
                                                       testSM/M_error_b_q_0
    -------------------------------------------------  ---------------------------
    Total                                     17.333ns (6.945ns logic, 10.388ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  2.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.368ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.333 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B4      net (fanout=14)       1.960   M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B       Tilo                  0.235   Mmux_result56
                                                       Mmux_a61
    SLICE_X14Y35.A5      net (fanout=6)        0.230   Mmux_a6
    SLICE_X14Y35.A       Tilo                  0.235   Mmux_result56
                                                       Mmux_a62
    DSP48_X0Y9.B4        net (fanout=7)        1.408   a[4]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y36.D6       net (fanout=3)        0.366   testSM/_n0719_inv2
    SLICE_X6Y36.D        Tilo                  0.235   testSM/N11
                                                       testSM/Mmux_M_counter_d10211_SW0
    SLICE_X1Y40.A1       net (fanout=2)        1.569   testSM/N11
    SLICE_X1Y40.A        Tilo                  0.259   testSM/M_counter_q[12]
                                                       testSM/Mmux_M_counter_d10211
    SLICE_X1Y42.D3       net (fanout=14)       0.659   testSM/Mmux_M_counter_d1021
    SLICE_X1Y42.CLK      Tas                   0.373   testSM/M_counter_q[20]
                                                       testSM/Mmux_M_counter_d781
                                                       testSM/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                     17.368ns (6.931ns logic, 10.437ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  2.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.341ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.185 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B4      net (fanout=14)       1.960   M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B       Tilo                  0.235   Mmux_result56
                                                       Mmux_a61
    SLICE_X14Y35.A5      net (fanout=6)        0.230   Mmux_a6
    SLICE_X14Y35.A       Tilo                  0.235   Mmux_result56
                                                       Mmux_a62
    DSP48_X0Y9.B4        net (fanout=7)        1.408   a[4]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X7Y38.C4       net (fanout=4)        0.830   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X7Y38.C        Tilo                  0.259   testSM/M_state_q_FSM_FFd5-In6
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>2
    SLICE_X7Y38.A2       net (fanout=2)        0.548   testSM/result[7]_GND_3_o_equal_228_o
    SLICE_X7Y38.A        Tilo                  0.259   testSM/M_state_q_FSM_FFd5-In6
                                                       testSM/M_state_q_FSM_FFd4-In5
    SLICE_X9Y36.C3       net (fanout=1)        0.861   testSM/M_state_q_FSM_FFd4-In5
    SLICE_X9Y36.C        Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       testSM/M_state_q_FSM_FFd4-In6
    SLICE_X9Y36.B3       net (fanout=1)        0.641   testSM/M_state_q_FSM_FFd4-In6
    SLICE_X9Y36.B        Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       testSM/M_state_q_FSM_FFd4-In7
    SLICE_X9Y38.BX       net (fanout=2)        1.320   testSM/M_state_q_FSM_FFd4-In
    SLICE_X9Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       testSM/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     17.341ns (6.553ns logic, 10.788ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  2.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.356ns (Levels of Logic = 10)
  Clock Path Skew:      0.004ns (0.335 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y33.A2      net (fanout=14)       1.825   M_state_q_FSM_FFd3_1
    SLICE_X14Y33.A       Tilo                  0.235   Sh381
                                                       Mmux_a81
    SLICE_X14Y33.C1      net (fanout=4)        0.553   Mmux_a8
    SLICE_X14Y33.C       Tilo                  0.235   Sh381
                                                       Mmux_a82
    DSP48_X0Y9.B6        net (fanout=8)        1.011   a[6]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y36.D6       net (fanout=3)        0.366   testSM/_n0719_inv2
    SLICE_X6Y36.D        Tilo                  0.235   testSM/N11
                                                       testSM/Mmux_M_counter_d10211_SW0
    SLICE_X1Y40.A1       net (fanout=2)        1.569   testSM/N11
    SLICE_X1Y40.A        Tilo                  0.259   testSM/M_counter_q[12]
                                                       testSM/Mmux_M_counter_d10211
    SLICE_X1Y43.D3       net (fanout=14)       0.856   testSM/Mmux_M_counter_d1021
    SLICE_X1Y43.CLK      Tas                   0.373   testSM/M_counter_q[24]
                                                       testSM/Mmux_M_counter_d1021
                                                       testSM/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                     17.356ns (6.931ns logic, 10.425ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  2.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_error_result_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.292ns (Levels of Logic = 10)
  Clock Path Skew:      -0.055ns (0.588 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_error_result_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y33.A2      net (fanout=14)       1.825   M_state_q_FSM_FFd3_1
    SLICE_X14Y33.A       Tilo                  0.235   Sh381
                                                       Mmux_a81
    SLICE_X14Y33.C1      net (fanout=4)        0.553   Mmux_a8
    SLICE_X14Y33.C       Tilo                  0.235   Sh381
                                                       Mmux_a82
    DSP48_X0Y9.B6        net (fanout=8)        1.011   a[6]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y35.A2       net (fanout=3)        0.740   testSM/_n0719_inv2
    SLICE_X6Y35.A        Tilo                  0.235   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv5
    SLICE_X7Y35.A4       net (fanout=2)        0.422   testSM/_n0719_inv6
    SLICE_X7Y35.A        Tilo                  0.259   M_testSM_errorA[7]
                                                       testSM/_n0719_inv9_rstpot_1
    SLICE_X13Y39.C3      net (fanout=14)       1.565   testSM/_n0719_inv9_rstpot1
    SLICE_X13Y39.CLK     Tas                   0.373   M_testSM_errorResult[3]
                                                       testSM/M_error_result_q_2_dpot
                                                       testSM/M_error_result_q_2
    -------------------------------------------------  ---------------------------
    Total                                     17.292ns (6.931ns logic, 10.361ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  2.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_error_alufn_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.294ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (0.592 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_error_alufn_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B4      net (fanout=14)       1.960   M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B       Tilo                  0.235   Mmux_result56
                                                       Mmux_a61
    SLICE_X14Y35.A5      net (fanout=6)        0.230   Mmux_a6
    SLICE_X14Y35.A       Tilo                  0.235   Mmux_result56
                                                       Mmux_a62
    DSP48_X0Y9.B4        net (fanout=7)        1.408   a[4]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y35.A2       net (fanout=3)        0.740   testSM/_n0719_inv2
    SLICE_X6Y35.A        Tilo                  0.235   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv5
    SLICE_X6Y34.A6       net (fanout=2)        0.327   testSM/_n0719_inv6
    SLICE_X6Y34.A        Tilo                  0.235   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X12Y42.C6      net (fanout=16)       1.511   testSM/_n0719_inv9_rstpot
    SLICE_X12Y42.CLK     Tas                   0.339   M_testSM_errorAlufn[5]
                                                       testSM/M_error_alufn_q_5_dpot
                                                       testSM/M_error_alufn_q_5
    -------------------------------------------------  ---------------------------
    Total                                     17.294ns (6.873ns logic, 10.421ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  2.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.336ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.333 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y40.B2      net (fanout=14)       2.132   M_state_q_FSM_FFd3_1
    SLICE_X14Y40.B       Tilo                  0.235   M_testSM_a[1]
                                                       testSM/M_state_q__n1377<8>1
    SLICE_X14Y40.A5      net (fanout=4)        0.204   M_testSM_a[1]
    SLICE_X14Y40.A       Tilo                  0.235   M_testSM_a[1]
                                                       Mmux_a31
    DSP48_X0Y9.B1        net (fanout=12)       1.230   a[1]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y36.D6       net (fanout=3)        0.366   testSM/_n0719_inv2
    SLICE_X6Y36.D        Tilo                  0.235   testSM/N11
                                                       testSM/Mmux_M_counter_d10211_SW0
    SLICE_X1Y40.A1       net (fanout=2)        1.569   testSM/N11
    SLICE_X1Y40.A        Tilo                  0.259   testSM/M_counter_q[12]
                                                       testSM/Mmux_M_counter_d10211
    SLICE_X1Y42.D3       net (fanout=14)       0.659   testSM/Mmux_M_counter_d1021
    SLICE_X1Y42.CLK      Tas                   0.373   testSM/M_counter_q[20]
                                                       testSM/Mmux_M_counter_d781
                                                       testSM/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                     17.336ns (6.931ns logic, 10.405ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  2.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.335ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.333 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B4      net (fanout=14)       1.960   M_state_q_FSM_FFd3_1
    SLICE_X14Y35.B       Tilo                  0.235   Mmux_result56
                                                       Mmux_a61
    SLICE_X14Y35.A5      net (fanout=6)        0.230   Mmux_a6
    SLICE_X14Y35.A       Tilo                  0.235   Mmux_result56
                                                       Mmux_a62
    DSP48_X0Y9.B4        net (fanout=7)        1.408   a[4]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X9Y35.D4       net (fanout=4)        0.510   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X9Y35.D        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_PWR_3_o_equal_18_o<7>11
    SLICE_X6Y35.D4       net (fanout=3)        0.745   testSM/result[7]_PWR_3_o_equal_18_o<7>1
    SLICE_X6Y35.CMUX     Topdc                 0.402   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/_n0719_inv21_F
                                                       testSM/_n0719_inv21
    SLICE_X6Y36.D6       net (fanout=3)        0.366   testSM/_n0719_inv2
    SLICE_X6Y36.D        Tilo                  0.235   testSM/N11
                                                       testSM/Mmux_M_counter_d10211_SW0
    SLICE_X1Y40.A1       net (fanout=2)        1.569   testSM/N11
    SLICE_X1Y40.A        Tilo                  0.259   testSM/M_counter_q[12]
                                                       testSM/Mmux_M_counter_d10211
    SLICE_X1Y42.C3       net (fanout=14)       0.626   testSM/Mmux_M_counter_d1021
    SLICE_X1Y42.CLK      Tas                   0.373   testSM/M_counter_q[20]
                                                       testSM/Mmux_M_counter_d661
                                                       testSM/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                     17.335ns (6.931ns logic, 10.404ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  2.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testSM/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.309ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.185 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3_1 to testSM/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       testSM/M_state_q_FSM_FFd3_1
    SLICE_X14Y40.B2      net (fanout=14)       2.132   M_state_q_FSM_FFd3_1
    SLICE_X14Y40.B       Tilo                  0.235   M_testSM_a[1]
                                                       testSM/M_state_q__n1377<8>1
    SLICE_X14Y40.A5      net (fanout=4)        0.204   M_testSM_a[1]
    SLICE_X14Y40.A       Tilo                  0.235   M_testSM_a[1]
                                                       Mmux_a31
    DSP48_X0Y9.B1        net (fanout=12)       1.230   a[1]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X12Y37.C1      net (fanout=2)        1.505   n0005[0]
    SLICE_X12Y37.C       Tilo                  0.255   Mmux_result17
                                                       Mmux_result111_1
    SLICE_X9Y35.C1       net (fanout=1)        1.485   Mmux_result111
    SLICE_X9Y35.C        Tilo                  0.259   testSM/result[7]_PWR_3_o_equal_18_o<7>1
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>11
    SLICE_X7Y38.C4       net (fanout=4)        0.830   testSM/result[7]_GND_3_o_equal_228_o<7>1
    SLICE_X7Y38.C        Tilo                  0.259   testSM/M_state_q_FSM_FFd5-In6
                                                       testSM/result[7]_GND_3_o_equal_228_o<7>2
    SLICE_X7Y38.A2       net (fanout=2)        0.548   testSM/result[7]_GND_3_o_equal_228_o
    SLICE_X7Y38.A        Tilo                  0.259   testSM/M_state_q_FSM_FFd5-In6
                                                       testSM/M_state_q_FSM_FFd4-In5
    SLICE_X9Y36.C3       net (fanout=1)        0.861   testSM/M_state_q_FSM_FFd4-In5
    SLICE_X9Y36.C        Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       testSM/M_state_q_FSM_FFd4-In6
    SLICE_X9Y36.B3       net (fanout=1)        0.641   testSM/M_state_q_FSM_FFd4-In6
    SLICE_X9Y36.B        Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       testSM/M_state_q_FSM_FFd4-In7
    SLICE_X9Y38.BX       net (fanout=2)        1.320   testSM/M_state_q_FSM_FFd4-In
    SLICE_X9Y38.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       testSM/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     17.309ns (6.553ns logic, 10.756ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[3]/CLK
  Logical resource: M_errorCounter_q_0/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[3]/CLK
  Logical resource: M_errorCounter_q_1/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[3]/CLK
  Logical resource: M_errorCounter_q_2/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[3]/CLK
  Logical resource: M_errorCounter_q_3/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[7]/CLK
  Logical resource: M_errorCounter_q_4/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[7]/CLK
  Logical resource: M_errorCounter_q_5/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[7]/CLK
  Logical resource: M_errorCounter_q_6/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[7]/CLK
  Logical resource: M_errorCounter_q_7/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[11]/CLK
  Logical resource: M_errorCounter_q_8/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[11]/CLK
  Logical resource: M_errorCounter_q_9/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[11]/CLK
  Logical resource: M_errorCounter_q_10/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[11]/CLK
  Logical resource: M_errorCounter_q_11/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[15]/CLK
  Logical resource: M_errorCounter_q_12/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[15]/CLK
  Logical resource: M_errorCounter_q_13/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[15]/CLK
  Logical resource: M_errorCounter_q_14/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[15]/CLK
  Logical resource: M_errorCounter_q_15/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[19]/CLK
  Logical resource: M_errorCounter_q_16/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[19]/CLK
  Logical resource: M_errorCounter_q_17/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[19]/CLK
  Logical resource: M_errorCounter_q_18/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[19]/CLK
  Logical resource: M_errorCounter_q_19/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[23]/CLK
  Logical resource: M_errorCounter_q_20/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[23]/CLK
  Logical resource: M_errorCounter_q_21/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[23]/CLK
  Logical resource: M_errorCounter_q_22/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[23]/CLK
  Logical resource: M_errorCounter_q_23/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testSM/M_counter_q[26]/CLK
  Logical resource: testSM/M_counter_q_26/CK
  Location pin: SLICE_X4Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_2/CLK
  Logical resource: testSM/M_state_q_FSM_FFd3_1/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_2/CLK
  Logical resource: testSM/M_state_q_FSM_FFd3_2/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd5_2/CLK
  Logical resource: testSM/M_state_q_FSM_FFd5_1/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd5_2/CLK
  Logical resource: testSM/M_state_q_FSM_FFd5_2/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.855|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5608659 paths, 0 nets, and 1623 connections

Design statistics:
   Minimum period:  17.855ns{1}   (Maximum frequency:  56.007MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 19 18:34:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



