


ARM Macro Assembler    Page 1 


    1 00000000 400FE000 
                       RCGC1_BASE
                               EQU              0x400FE000
    2 00000000         
    3 00000000 40006000 
                       PORTC_BASE
                               EQU              0x40006000
    4 00000000 40024000 
                       PORTE_BASE
                               EQU              0x40024000
    5 00000000 40026000 
                       PORTG_BASE
                               EQU              0x40026000
    6 00000000         
    7 00000000 0000052C 
                       GPIOPCTL_OFFSET
                               EQU              0x52C
    8 00000000 00000420 
                       GPIOAFSEL_OFFSET
                               EQU              0x420
    9 00000000         ; STEP 5
   10 00000000 00000000 
                       QEICTL_OFFSET
                               EQU              0x000
   11 00000000         
   12 00000000 4002C000 
                       QEI0_BASE
                               EQU              0x4002C000  ; right
   13 00000000 4002D000 
                       QEI1_BASE
                               EQU              0x4002D000  ; left
   14 00000000         
   15 00000000 0000000C 
                       QEIMAXPOS_OFFSET
                               EQU              0x00C
   16 00000000         
   17 00000000         ; STEP 7
   18 00000000 00000008 
                       QEIPOS_OFFSET
                               EQU              0x008
   19 00000000         
   20 00000000 00000010 
                       QEILOAD_OFFSET
                               EQU              0x010
   21 00000000         
   22 00000000 00000000 
                       GPIODATA_OFFSET
                               EQU              0x000
   23 00000000 00000400 
                       GPIODIR_OFFSET
                               EQU              0x400
   24 00000000 00000500 
                       GPIODR2R_OFFSET
                               EQU              0x500
   25 00000000 0000051C 
                       GPIODEN_OFFSET
                               EQU              0x51C
   26 00000000         
   27 00000000 40007000 



ARM Macro Assembler    Page 2 


                       PORTD_BASE
                               EQU              0x40007000
   28 00000000 40007400 
                       GPIODIR_D
                               EQU              PORTD_BASE+GPIODIR_OFFSET
   29 00000000         
   30 00000000 400FE100 
                       SYSCTL_RCGC0
                               EQU              0x400FE100  ;SYSCTL_RCGC0: offs
                                                            et 0x100 (p271 data
                                                            sheet de lm3s9b92.p
                                                            df)
   31 00000000 400FE104 
                       SYSCTL_RCGC1
                               EQU              0x400FE104
   32 00000000 400FE108 
                       SYSCTL_RCGC2
                               EQU              0x400FE108  ;SYSCTL_RCGC2: offs
                                                            et 0x108 (p291 data
                                                            sheet de lm3s9b92.p
                                                            df)
   33 00000000         
   34 00000000         
   35 00000000 00000040 
                       mask_pin6
                               EQU              0x40
   36 00000000         
   37 00000000                 AREA             |.text|, CODE, READONLY
   38 00000000                 ENTRY
   39 00000000         
   40 00000000                 EXPORT           ENCODER_INIT
   41 00000000         
   42 00000000         ENCODER_INIT
   43 00000000         ;ldr r6, = SYSCTL_RCGC0
   44 00000000         ;ldr r0, [R6]
   45 00000000         ;ORR r0, r0, #0x00100000  ;;bit 20 = PWM recoit clock: O
                       N (p271) 
   46 00000000         ;str r0, [r6]
   47 00000000         
   48 00000000         ; STEP 1 turn on qei clock
   49 00000000 4E2E            ldr              r6, = SYSCTL_RCGC1
   50 00000002 6830            ldr              r0, [R6]
   51 00000004 F440 7040       ORR              r0, r0, #0x300
   52 00000008 6030            str              r0, [r6]
   53 0000000A         
   54 0000000A         ;STEP 2
   55 0000000A 4E2D            ldr              r6, = SYSCTL_RCGC2
   56 0000000C 6830            ldr              r0, [R6]
   57 0000000E F040 0054       ORR              r0, r0, #0x54 ; E C AND G
   58 00000012 6030            str              r0, [r6]
   59 00000014         
   60 00000014         
   61 00000014 BF00            nop
   62 00000016 BF00            nop
   63 00000018 BF00            nop
   64 0000001A         
   65 0000001A         ; TURN ON switch
   66 0000001A         
   67 0000001A 4E2A            ldr              r6, = PORTE_BASE+GPIODIR_OFFSET



ARM Macro Assembler    Page 3 


   68 0000001C F04F 0040       ldr              r0, = mask_pin6
   69 00000020 6030            str              r0, [r6]
   70 00000022         
   71 00000022 4E29            ldr              r6, = PORTE_BASE+GPIODEN_OFFSET
   72 00000024 F04F 0040       ldr              r0, = mask_pin6
   73 00000028 6030            str              r0, [r6]
   74 0000002A         
   75 0000002A 4E28            ldr              r6, = PORTE_BASE+(mask_pin6<<2)
   76 0000002C F04F 0040       mov              r0, mask_pin6
   77 00000030 6030            str              r0, [r6]
   78 00000032         
   79 00000032         ; DEN 
   80 00000032         
   81 00000032         
   82 00000032         
   83 00000032 4E25            ldr              r6, = PORTE_BASE+GPIODEN_OFFSET
   84 00000034 6830            ldr              r0, [R6]
   85 00000036 F040 000C       ORR              r0, r0, #0xC
   86 0000003A 6030            str              r0, [r6]
   87 0000003C         
   88 0000003C 4E24            ldr              r6, = PORTC_BASE+GPIODEN_OFFSET
   89 0000003E 6830            ldr              r0, [R6]
   90 00000040 F040 0080       ORR              r0, r0, #0x80
   91 00000044 6030            str              r0, [r6]
   92 00000046         
   93 00000046 4E23            ldr              r6, = PORTG_BASE+GPIODEN_OFFSET
   94 00000048 6830            ldr              r0, [R6]
   95 0000004A F040 0080       ORR              r0, r0, #0x80
   96 0000004E 6030            str              r0, [r6]
   97 00000050         
   98 00000050         
   99 00000050         ; STEP 3
  100 00000050 4E21            ldr              r6, = PORTE_BASE+GPIOAFSEL_OFFS
ET
  101 00000052 6830            ldr              r0, [R6]
  102 00000054 F040 000C       ORR              r0, r0, #0xC
  103 00000058 6030            str              r0, [r6]
  104 0000005A         
  105 0000005A 4E20            ldr              r6, = PORTC_BASE+GPIOAFSEL_OFFS
ET
  106 0000005C 6830            ldr              r0, [R6]
  107 0000005E F040 0080       ORR              r0, r0, #0x80
  108 00000062 6030            str              r0, [r6]
  109 00000064         
  110 00000064         
  111 00000064 4E1E            ldr              r6, = PORTG_BASE+GPIOAFSEL_OFFS
ET
  112 00000066 6830            ldr              r0, [R6]
  113 00000068 F040 0080       ORR              r0, r0, #0x80
  114 0000006C 6030            str              r0, [r6]
  115 0000006E         
  116 0000006E         ; STEP 4
  117 0000006E         
  118 0000006E 4E1D            ldr              r6, = PORTC_BASE+GPIOPCTL_OFFSE
T
  119 00000070 6830            ldr              r0, [R6]
  120 00000072 F040 5000       ORR              r0, r0, #0x20000000
  121 00000076 6030            str              r0, [r6]
  122 00000078         



ARM Macro Assembler    Page 4 


  123 00000078 4E1B            ldr              r6, = PORTE_BASE+GPIOPCTL_OFFSE
T
  124 0000007A 6830            ldr              r0, [R6]
  125 0000007C F440 5050       ORR              r0, r0, #0x3400
  126 00000080 6030            str              r0, [r6]
  127 00000082         
  128 00000082 4E1A            ldr              r6, = PORTG_BASE+GPIOPCTL_OFFSE
T
  129 00000084 6830            ldr              r0, [R6]
  130 00000086 F040 5080       ORR              r0, r0, #0x10000000
  131 0000008A 6030            str              r0, [r6]
  132 0000008C         
  133 0000008C         ; velocity timer
  134 0000008C 4E18            ldr              r6, = QEI0_BASE+QEILOAD_OFFSET
  135 0000008E 4819            ldr              r0, = 0x98967FF ; 16MHZ*10-1
  136 00000090 6030            str              r0, [r6]
  137 00000092         
  138 00000092 4E19            ldr              r6, = QEI1_BASE+QEILOAD_OFFSET
  139 00000094 4817            ldr              r0, = 0x98967FF ; 16MHZ*10-1
  140 00000096 6030            str              r0, [r6]
  141 00000098         
  142 00000098         ; STEP 5 
  143 00000098         
  144 00000098 4E18            ldr              r6, = QEI0_BASE+QEIMAXPOS_OFFSE
T
  145 0000009A F04F 30FF       mov              r0, #0xFFFFFFFF ; MAX VALUE
  146 0000009E 6030            str              r0, [r6]
  147 000000A0         
  148 000000A0 4E17            ldr              r6, = QEI0_BASE+QEICTL_OFFSET
  149 000000A2 F242 0029       mov              r0, #0x2029 ;
  150 000000A6 6030            str              r0, [r6]
  151 000000A8         
  152 000000A8         ; STEP 6
  153 000000A8         ;ldr r6, = QEI0_BASE+QEICTL_OFFSET
  154 000000A8         ;ldr r0, [R6]
  155 000000A8         ;ORR r0, r0, #0x1
  156 000000A8         ;str r0, [r6]
  157 000000A8         
  158 000000A8         
  159 000000A8         ; QEI 1
  160 000000A8 4E16            ldr              r6, = QEI1_BASE+QEIMAXPOS_OFFSE
T
  161 000000AA F04F 30FF       mov              r0, #0xFFFFFFFF ; MAX VALUE
  162 000000AE 6030            str              r0, [r6]
  163 000000B0         
  164 000000B0 4E15            ldr              r6, = QEI1_BASE+QEICTL_OFFSET
  165 000000B2 F242 0029       mov              r0, #0x2029
  166 000000B6 6030            str              r0, [r6]
  167 000000B8         
  168 000000B8         
  169 000000B8         ; STEP 6
  170 000000B8         ;ldr r6, = QEI1_BASE+QEICTL_OFFSET
  171 000000B8         ;ldr r0, [R6]
  172 000000B8         ;ORR r0, r0, #0x1
  173 000000B8         ;str r0, [r6]
  174 000000B8         
  175 000000B8         
  176 000000B8         ;ldr r6, = QEI0_BASE+QEIPOS_OFFSET
  177 000000B8         



ARM Macro Assembler    Page 5 


  178 000000B8         
  179 000000B8         ;loop
  180 000000B8         ;ldr r0, [r6]
  181 000000B8         ;b loop
  182 000000B8         
  183 000000B8 4770            BX               LR
                       
              00 00 400FE104 
              400FE108 
              40024400 
              4002451C 
              40024100 
              4000651C 
              4002651C 
              40024420 
              40006420 
              40026420 
              4000652C 
              4002452C 
              4002652C 
              4002C010 
              098967FF 
              4002D010 
              4002C00C 
              4002C000 
              4002D00C 
              4002D000 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M3 --apcs=interw
ork --depend=.\objects\rk_config_encoders.d -o.\objects\rk_config_encoders.o -I
.\RTE\_Target_1 -IC:\Users\Yakov\AppData\Local\Arm\Packs\ARM\CMSIS\5.5.1\CMSIS\
Core\Include -IC:\Users\Yakov\AppData\Local\Arm\Packs\ARM\CMSIS\5.5.1\Device\AR
M\ARMCM3\Include --predefine="__EVAL SETA 1" --predefine="__MICROLIB SETA 1" --
predefine="__UVISION_VERSION SETA 528" --predefine="_RTE_ SETA 1" --predefine="
ARMCM3 SETA 1" --list=.\listings\rk_config_encoders.lst RK_Config_Encoders.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 37 in file RK_Config_Encoders.s
   Uses
      None
Comment: .text unused
ENCODER_INIT 00000000

Symbol: ENCODER_INIT
   Definitions
      At line 42 in file RK_Config_Encoders.s
   Uses
      At line 40 in file RK_Config_Encoders.s
Comment: ENCODER_INIT used once
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

GPIOAFSEL_OFFSET 00000420

Symbol: GPIOAFSEL_OFFSET
   Definitions
      At line 8 in file RK_Config_Encoders.s
   Uses
      At line 100 in file RK_Config_Encoders.s
      At line 105 in file RK_Config_Encoders.s
      At line 111 in file RK_Config_Encoders.s

GPIODATA_OFFSET 00000000

Symbol: GPIODATA_OFFSET
   Definitions
      At line 22 in file RK_Config_Encoders.s
   Uses
      None
Comment: GPIODATA_OFFSET unused
GPIODEN_OFFSET 0000051C

Symbol: GPIODEN_OFFSET
   Definitions
      At line 25 in file RK_Config_Encoders.s
   Uses
      At line 71 in file RK_Config_Encoders.s
      At line 83 in file RK_Config_Encoders.s
      At line 88 in file RK_Config_Encoders.s
      At line 93 in file RK_Config_Encoders.s

GPIODIR_D 40007400

Symbol: GPIODIR_D
   Definitions
      At line 28 in file RK_Config_Encoders.s
   Uses
      None
Comment: GPIODIR_D unused
GPIODIR_OFFSET 00000400

Symbol: GPIODIR_OFFSET
   Definitions
      At line 23 in file RK_Config_Encoders.s
   Uses
      At line 28 in file RK_Config_Encoders.s
      At line 67 in file RK_Config_Encoders.s

GPIODR2R_OFFSET 00000500

Symbol: GPIODR2R_OFFSET
   Definitions
      At line 24 in file RK_Config_Encoders.s
   Uses
      None
Comment: GPIODR2R_OFFSET unused
GPIOPCTL_OFFSET 0000052C

Symbol: GPIOPCTL_OFFSET
   Definitions
      At line 7 in file RK_Config_Encoders.s



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 118 in file RK_Config_Encoders.s
      At line 123 in file RK_Config_Encoders.s
      At line 128 in file RK_Config_Encoders.s

PORTC_BASE 40006000

Symbol: PORTC_BASE
   Definitions
      At line 3 in file RK_Config_Encoders.s
   Uses
      At line 88 in file RK_Config_Encoders.s
      At line 105 in file RK_Config_Encoders.s
      At line 118 in file RK_Config_Encoders.s

PORTD_BASE 40007000

Symbol: PORTD_BASE
   Definitions
      At line 27 in file RK_Config_Encoders.s
   Uses
      At line 28 in file RK_Config_Encoders.s
Comment: PORTD_BASE used once
PORTE_BASE 40024000

Symbol: PORTE_BASE
   Definitions
      At line 4 in file RK_Config_Encoders.s
   Uses
      At line 67 in file RK_Config_Encoders.s
      At line 71 in file RK_Config_Encoders.s
      At line 75 in file RK_Config_Encoders.s
      At line 83 in file RK_Config_Encoders.s
      At line 100 in file RK_Config_Encoders.s
      At line 123 in file RK_Config_Encoders.s

PORTG_BASE 40026000

Symbol: PORTG_BASE
   Definitions
      At line 5 in file RK_Config_Encoders.s
   Uses
      At line 93 in file RK_Config_Encoders.s
      At line 111 in file RK_Config_Encoders.s
      At line 128 in file RK_Config_Encoders.s

QEI0_BASE 4002C000

Symbol: QEI0_BASE
   Definitions
      At line 12 in file RK_Config_Encoders.s
   Uses
      At line 134 in file RK_Config_Encoders.s
      At line 144 in file RK_Config_Encoders.s
      At line 148 in file RK_Config_Encoders.s

QEI1_BASE 4002D000

Symbol: QEI1_BASE



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 13 in file RK_Config_Encoders.s
   Uses
      At line 138 in file RK_Config_Encoders.s
      At line 160 in file RK_Config_Encoders.s
      At line 164 in file RK_Config_Encoders.s

QEICTL_OFFSET 00000000

Symbol: QEICTL_OFFSET
   Definitions
      At line 10 in file RK_Config_Encoders.s
   Uses
      At line 148 in file RK_Config_Encoders.s
      At line 164 in file RK_Config_Encoders.s

QEILOAD_OFFSET 00000010

Symbol: QEILOAD_OFFSET
   Definitions
      At line 20 in file RK_Config_Encoders.s
   Uses
      At line 134 in file RK_Config_Encoders.s
      At line 138 in file RK_Config_Encoders.s

QEIMAXPOS_OFFSET 0000000C

Symbol: QEIMAXPOS_OFFSET
   Definitions
      At line 15 in file RK_Config_Encoders.s
   Uses
      At line 144 in file RK_Config_Encoders.s
      At line 160 in file RK_Config_Encoders.s

QEIPOS_OFFSET 00000008

Symbol: QEIPOS_OFFSET
   Definitions
      At line 18 in file RK_Config_Encoders.s
   Uses
      None
Comment: QEIPOS_OFFSET unused
RCGC1_BASE 400FE000

Symbol: RCGC1_BASE
   Definitions
      At line 1 in file RK_Config_Encoders.s
   Uses
      None
Comment: RCGC1_BASE unused
SYSCTL_RCGC0 400FE100

Symbol: SYSCTL_RCGC0
   Definitions
      At line 30 in file RK_Config_Encoders.s
   Uses
      None
Comment: SYSCTL_RCGC0 unused
SYSCTL_RCGC1 400FE104



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols


Symbol: SYSCTL_RCGC1
   Definitions
      At line 31 in file RK_Config_Encoders.s
   Uses
      At line 49 in file RK_Config_Encoders.s
Comment: SYSCTL_RCGC1 used once
SYSCTL_RCGC2 400FE108

Symbol: SYSCTL_RCGC2
   Definitions
      At line 32 in file RK_Config_Encoders.s
   Uses
      At line 55 in file RK_Config_Encoders.s
Comment: SYSCTL_RCGC2 used once
mask_pin6 00000040

Symbol: mask_pin6
   Definitions
      At line 35 in file RK_Config_Encoders.s
   Uses
      At line 68 in file RK_Config_Encoders.s
      At line 72 in file RK_Config_Encoders.s
      At line 75 in file RK_Config_Encoders.s
      At line 76 in file RK_Config_Encoders.s

22 symbols
361 symbols in table
