/* Capstone Disassembly Engine, https://www.capstone-engine.org */
/* By Nguyen Anh Quynh <aquynh@gmail.com>, 2013-2022, */
/*    Rot127 <unisono@quyllur.org> 2022-2024 */
/* Automatically generated file by Capstone's LLVM TableGen Disassembler Backend. */

/* LLVM-commit: <commit> */
/* LLVM-tag: <tag> */

/* Do not edit. */

/* Capstone's LLVM TableGen Backends: */
/* https://github.com/capstone-engine/llvm-capstone */

  XTENSA_OP_GROUP_OPERAND = 0,
  XTENSA_OP_GROUP_IMM8_ASMOPERAND = 1,
  XTENSA_OP_GROUP_IMM8_SH8_ASMOPERAND = 2,
  XTENSA_OP_GROUP_BRANCHTARGET = 3,
  XTENSA_OP_GROUP_UIMM5_ASMOPERAND = 4,
  XTENSA_OP_GROUP_B4CONST_ASMOPERAND = 5,
  XTENSA_OP_GROUP_B4CONSTU_ASMOPERAND = 6,
  XTENSA_OP_GROUP_CALLOPERAND = 7,
  XTENSA_OP_GROUP_IMM1_16_ASMOPERAND = 8,
  XTENSA_OP_GROUP_JUMPTARGET = 9,
  XTENSA_OP_GROUP_MEMOPERAND = 10,
  XTENSA_OP_GROUP_L32RTARGET = 11,
  XTENSA_OP_GROUP_IMM12M_ASMOPERAND = 12,
  XTENSA_OP_GROUP_SHIMM1_31_ASMOPERAND = 13,
  XTENSA_OP_GROUP_UIMM4_ASMOPERAND = 14,
