{"message": "\r\n-------------------------------------------------\r\n| ClaferMOO v0.3.3.24-8-2013                    |\r\n| By Rafael Olaechea                            |\r\n| https:\/\/github.com\/gsdlab\/claferMooStandalone |\r\n|-----------------------------------------------|\r\n| Using Clafer v0.3.3.24-8-2013                 |\r\n-------------------------------------------------\r\nRunning  alloy on generated als.\r\nFinished Running alloy on generated als.\r\n","instances": "\r\nc123_aPhone : c5_androidPhone \r\n\tc6_hardware : c1_Component \r\n\t\tc42_keyboard : c3_ComponentWithEnergy \r\n\t\t\tc2_performance  =  3 \r\n\t\t\tc4_energy  =  1 \r\n\t\tc59_cpu : c3_ComponentWithEnergy \r\n\t\t\tc2_performance  =  15 \r\n\t\t\tc4_energy  =  10 \r\n\t\tc10_screen : c1_Component \r\n\t\t\tc14_material : c1_Component \r\n\t\t\t\tc26_amoled : c3_ComponentWithEnergy \r\n\t\t\t\t\tc2_performance  =  -5 \r\n\t\t\t\t\tc4_energy  =  2 \r\n\t\t\t\tc2_performance  =  0 \r\n\t\t\tc2_performance  =  0 \r\n\t\tc2_performance  =  0 \r\n\tc93_software : c1_Component \r\n\t\tc104_mediaplayer : c1_Component \r\n\t\t\tc2_performance  =  -2 \r\n\t\tc2_performance  =  0 \r\n\tc109_total_performance  =  11 \r\n\tc116_total_energy  =  13 \r\nc123_aPhone : c5_androidPhone \r\n\tc6_hardware : c1_Component \r\n\t\tc42_keyboard : c3_ComponentWithEnergy \r\n\t\t\tc2_performance  =  3 \r\n\t\t\tc4_energy  =  1 \r\n\t\tc59_cpu : c3_ComponentWithEnergy \r\n\t\t\tc2_performance  =  15 \r\n\t\t\tc4_energy  =  10 \r\n\t\tc66_extra_cpu : c3_ComponentWithEnergy \r\n\t\t\tc2_performance  =  20 \r\n\t\t\tc4_energy  =  2 \r\n\t\tc10_screen : c1_Component \r\n\t\t\tc14_material : c1_Component \r\n\t\t\t\tc18_oled : c3_ComponentWithEnergy \r\n\t\t\t\t\tc2_performance  =  -3 \r\n\t\t\t\t\tc4_energy  =  3 \r\n\t\t\t\tc2_performance  =  0 \r\n\t\t\tc2_performance  =  0 \r\n\t\tc2_performance  =  0 \r\n\tc93_software : c1_Component \r\n\t\tc104_mediaplayer : c1_Component \r\n\t\t\tc2_performance  =  -2 \r\n\t\tc2_performance  =  0 \r\n\tc109_total_performance  =  33 \r\n\tc116_total_energy  =  16 \r\nc123_aPhone : c5_androidPhone \r\n\tc6_hardware : c1_Component \r\n\t\tc59_cpu : c3_ComponentWithEnergy \r\n\t\t\tc2_performance  =  15 \r\n\t\t\tc4_energy  =  10 \r\n\t\tc10_screen : c1_Component \r\n\t\t\tc14_material : c1_Component \r\n\t\t\t\tc26_amoled : c3_ComponentWithEnergy \r\n\t\t\t\t\tc2_performance  =  -5 \r\n\t\t\t\t\tc4_energy  =  2 \r\n\t\t\t\tc2_performance  =  0 \r\n\t\t\tc2_performance  =  0 \r\n\t\tc2_performance  =  0 \r\n\tc93_software : c1_Component \r\n\t\tc104_mediaplayer : c1_Component \r\n\t\t\tc2_performance  =  -2 \r\n\t\tc2_performance  =  0 \r\n\tc109_total_performance  =  8 \r\n\tc116_total_energy  =  12 \r\nc123_aPhone : c5_androidPhone \r\n\tc6_hardware : c1_Component \r\n\t\tc59_cpu : c3_ComponentWithEnergy \r\n\t\t\tc2_performance  =  15 \r\n\t\t\tc4_energy  =  10 \r\n\t\tc66_extra_cpu : c3_ComponentWithEnergy \r\n\t\t\tc2_performance  =  20 \r\n\t\t\tc4_energy  =  2 \r\n\t\tc10_screen : c1_Component \r\n\t\t\tc14_material : c1_Component \r\n\t\t\t\tc26_amoled : c3_ComponentWithEnergy \r\n\t\t\t\t\tc2_performance  =  -5 \r\n\t\t\t\t\tc4_energy  =  2 \r\n\t\t\t\tc2_performance  =  0 \r\n\t\t\tc2_performance  =  0 \r\n\t\tc2_performance  =  0 \r\n\tc93_software : c1_Component \r\n\t\tc104_mediaplayer : c1_Component \r\n\t\t\tc2_performance  =  -2 \r\n\t\tc2_performance  =  0 \r\n\tc109_total_performance  =  28 \r\n\tc116_total_energy  =  14 \r\nc123_aPhone : c5_androidPhone \r\n\tc6_hardware : c1_Component \r\n\t\tc42_keyboard : c3_ComponentWithEnergy \r\n\t\t\tc2_performance  =  3 \r\n\t\t\tc4_energy  =  1 \r\n\t\tc59_cpu : c3_ComponentWithEnergy \r\n\t\t\tc2_performance  =  15 \r\n\t\t\tc4_energy  =  10 \r\n\t\tc66_extra_cpu : c3_ComponentWithEnergy \r\n\t\t\tc2_performance  =  20 \r\n\t\t\tc4_energy  =  2 \r\n\t\tc10_screen : c1_Component \r\n\t\t\tc14_material : c1_Component \r\n\t\t\t\tc34_lcd : c3_ComponentWithEnergy \r\n\t\t\t\t\tc2_performance  =  -2 \r\n\t\t\t\t\tc4_energy  =  4 \r\n\t\t\t\tc2_performance  =  0 \r\n\t\t\tc2_performance  =  0 \r\n\t\tc2_performance  =  0 \r\n\tc93_software : c1_Component \r\n\t\tc104_mediaplayer : c1_Component \r\n\t\t\tc2_performance  =  -2 \r\n\t\tc2_performance  =  0 \r\n\tc109_total_performance  =  34 \r\n\tc116_total_energy  =  17 \r\nc123_aPhone : c5_androidPhone \r\n\tc6_hardware : c1_Component \r\n\t\tc42_keyboard : c3_ComponentWithEnergy \r\n\t\t\tc2_performance  =  3 \r\n\t\t\tc4_energy  =  1 \r\n\t\tc59_cpu : c3_ComponentWithEnergy \r\n\t\t\tc2_performance  =  15 \r\n\t\t\tc4_energy  =  10 \r\n\t\tc66_extra_cpu : c3_ComponentWithEnergy \r\n\t\t\tc2_performance  =  20 \r\n\t\t\tc4_energy  =  2 \r\n\t\tc10_screen : c1_Component \r\n\t\t\tc14_material : c1_Component \r\n\t\t\t\tc26_amoled : c3_ComponentWithEnergy \r\n\t\t\t\t\tc2_performance  =  -5 \r\n\t\t\t\t\tc4_energy  =  2 \r\n\t\t\t\tc2_performance  =  0 \r\n\t\t\tc2_performance  =  0 \r\n\t\tc2_performance  =  0 \r\n\tc93_software : c1_Component \r\n\t\tc104_mediaplayer : c1_Component \r\n\t\t\tc2_performance  =  -2 \r\n\t\tc2_performance  =  0 \r\n\tc109_total_performance  =  31 \r\n\tc116_total_energy  =  15 \r\n","claferXML":"<?xml version=\"1.0\"?><Module xmlns=\"http:\/\/clafer.org\/ir\" xmlns:xsi=\"http:\/\/www.w3.org\/2001\/XMLSchema-instance\" xmlns:cl=\"http:\/\/clafer.org\/ir\" xsi:schemaLocation=\"http:\/\/clafer.org\/ir https:\/\/github.com\/gsdlab\/clafer\/blob\/master\/src\/ClaferIR.xsd\"><Name><\/Name>\r\n<Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>1<\/IntLiteral>\r\n<IntLiteral>1<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>2<\/IntLiteral>\r\n<IntLiteral>26<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>true<\/IsAbstract>\r\n<GroupCard><IsKeyword>false<\/IsKeyword>\r\n<Interval><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>Component<\/Id>\r\n<UniqueId>c1_Component<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>clafer<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>2<\/IntLiteral>\r\n<IntLiteral>5<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>2<\/IntLiteral>\r\n<IntLiteral>26<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>false<\/IsAbstract>\r\n<GroupCard><IsKeyword>false<\/IsKeyword>\r\n<Interval><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>performance<\/Id>\r\n<UniqueId>c2_performance<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>2<\/IntLiteral>\r\n<IntLiteral>19<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>2<\/IntLiteral>\r\n<IntLiteral>26<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>integer<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>1<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<\/Declaration><\/Declaration><Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>4<\/IntLiteral>\r\n<IntLiteral>1<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>5<\/IntLiteral>\r\n<IntLiteral>21<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>true<\/IsAbstract>\r\n<GroupCard><IsKeyword>false<\/IsKeyword>\r\n<Interval><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>ComponentWithEnergy<\/Id>\r\n<UniqueId>c3_ComponentWithEnergy<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>4<\/IntLiteral>\r\n<IntLiteral>32<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>4<\/IntLiteral>\r\n<IntLiteral>41<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c1_Component<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>5<\/IntLiteral>\r\n<IntLiteral>5<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>5<\/IntLiteral>\r\n<IntLiteral>21<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>false<\/IsAbstract>\r\n<GroupCard><IsKeyword>false<\/IsKeyword>\r\n<Interval><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>energy<\/Id>\r\n<UniqueId>c4_energy<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>5<\/IntLiteral>\r\n<IntLiteral>14<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>5<\/IntLiteral>\r\n<IntLiteral>21<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>integer<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>1<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<\/Declaration><\/Declaration><Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>7<\/IntLiteral>\r\n<IntLiteral>1<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>52<\/IntLiteral>\r\n<IntLiteral>60<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>true<\/IsAbstract>\r\n<GroupCard><IsKeyword>false<\/IsKeyword>\r\n<Interval><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>androidPhone<\/Id>\r\n<UniqueId>c5_androidPhone<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>clafer<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>8<\/IntLiteral>\r\n<IntLiteral>5<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>35<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>false<\/IsAbstract>\r\n<GroupCard><IsKeyword>false<\/IsKeyword>\r\n<Interval><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>hardware<\/Id>\r\n<UniqueId>c6_hardware<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>8<\/IntLiteral>\r\n<IntLiteral>16<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>8<\/IntLiteral>\r\n<IntLiteral>25<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c1_Component<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>1<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c7_exp<\/ParentId>\r\n<Position><Start><IntLiteral>9<\/IntLiteral>\r\n<IntLiteral>11<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>9<\/IntLiteral>\r\n<IntLiteral>26<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c8_exp<\/ParentId>\r\n<Position><Start><IntLiteral>9<\/IntLiteral>\r\n<IntLiteral>11<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>9<\/IntLiteral>\r\n<IntLiteral>22<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c2_performance<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c9_exp<\/ParentId>\r\n<Position><Start><IntLiteral>9<\/IntLiteral>\r\n<IntLiteral>25<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>9<\/IntLiteral>\r\n<IntLiteral>26<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>0<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>10<\/IntLiteral>\r\n<IntLiteral>9<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>22<\/IntLiteral>\r\n<IntLiteral>39<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>false<\/IsAbstract>\r\n<GroupCard><IsKeyword>false<\/IsKeyword>\r\n<Interval><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>screen<\/Id>\r\n<UniqueId>c10_screen<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>10<\/IntLiteral>\r\n<IntLiteral>18<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>10<\/IntLiteral>\r\n<IntLiteral>27<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c1_Component<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>1<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c11_exp<\/ParentId>\r\n<Position><Start><IntLiteral>11<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>11<\/IntLiteral>\r\n<IntLiteral>30<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c12_exp<\/ParentId>\r\n<Position><Start><IntLiteral>11<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>11<\/IntLiteral>\r\n<IntLiteral>26<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c2_performance<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c13_exp<\/ParentId>\r\n<Position><Start><IntLiteral>11<\/IntLiteral>\r\n<IntLiteral>29<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>11<\/IntLiteral>\r\n<IntLiteral>30<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>0<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>12<\/IntLiteral>\r\n<IntLiteral>13<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>22<\/IntLiteral>\r\n<IntLiteral>39<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>false<\/IsAbstract>\r\n<GroupCard><IsKeyword>true<\/IsKeyword>\r\n<Interval><Min><IntLiteral>1<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>material<\/Id>\r\n<UniqueId>c14_material<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>12<\/IntLiteral>\r\n<IntLiteral>28<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>12<\/IntLiteral>\r\n<IntLiteral>37<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c1_Component<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>1<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c15_exp<\/ParentId>\r\n<Position><Start><IntLiteral>13<\/IntLiteral>\r\n<IntLiteral>19<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>13<\/IntLiteral>\r\n<IntLiteral>34<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c16_exp<\/ParentId>\r\n<Position><Start><IntLiteral>13<\/IntLiteral>\r\n<IntLiteral>19<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>13<\/IntLiteral>\r\n<IntLiteral>30<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c2_performance<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c17_exp<\/ParentId>\r\n<Position><Start><IntLiteral>13<\/IntLiteral>\r\n<IntLiteral>33<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>13<\/IntLiteral>\r\n<IntLiteral>34<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>0<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>14<\/IntLiteral>\r\n<IntLiteral>17<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>16<\/IntLiteral>\r\n<IntLiteral>39<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>false<\/IsAbstract>\r\n<GroupCard><IsKeyword>false<\/IsKeyword>\r\n<Interval><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>oled<\/Id>\r\n<UniqueId>c18_oled<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>14<\/IntLiteral>\r\n<IntLiteral>24<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>14<\/IntLiteral>\r\n<IntLiteral>43<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c3_ComponentWithEnergy<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c19_exp<\/ParentId>\r\n<Position><Start><IntLiteral>15<\/IntLiteral>\r\n<IntLiteral>23<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>15<\/IntLiteral>\r\n<IntLiteral>33<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c20_exp<\/ParentId>\r\n<Position><Start><IntLiteral>15<\/IntLiteral>\r\n<IntLiteral>23<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>15<\/IntLiteral>\r\n<IntLiteral>29<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c4_energy<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c21_exp<\/ParentId>\r\n<Position><Start><IntLiteral>15<\/IntLiteral>\r\n<IntLiteral>32<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>15<\/IntLiteral>\r\n<IntLiteral>33<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>3<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c22_exp<\/ParentId>\r\n<Position><Start><IntLiteral>16<\/IntLiteral>\r\n<IntLiteral>23<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>16<\/IntLiteral>\r\n<IntLiteral>39<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c23_exp<\/ParentId>\r\n<Position><Start><IntLiteral>16<\/IntLiteral>\r\n<IntLiteral>23<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>16<\/IntLiteral>\r\n<IntLiteral>34<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c2_performance<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c24_exp<\/ParentId>\r\n<Position><Start><IntLiteral>16<\/IntLiteral>\r\n<IntLiteral>37<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>16<\/IntLiteral>\r\n<IntLiteral>39<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>-<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c25_exp<\/ParentId>\r\n<Position><Start><IntLiteral>16<\/IntLiteral>\r\n<IntLiteral>38<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>16<\/IntLiteral>\r\n<IntLiteral>39<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>3<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><\/Declaration><Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>17<\/IntLiteral>\r\n<IntLiteral>17<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>19<\/IntLiteral>\r\n<IntLiteral>39<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>false<\/IsAbstract>\r\n<GroupCard><IsKeyword>false<\/IsKeyword>\r\n<Interval><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>amoled<\/Id>\r\n<UniqueId>c26_amoled<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>17<\/IntLiteral>\r\n<IntLiteral>26<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>17<\/IntLiteral>\r\n<IntLiteral>45<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c3_ComponentWithEnergy<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c27_exp<\/ParentId>\r\n<Position><Start><IntLiteral>18<\/IntLiteral>\r\n<IntLiteral>23<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>18<\/IntLiteral>\r\n<IntLiteral>33<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c28_exp<\/ParentId>\r\n<Position><Start><IntLiteral>18<\/IntLiteral>\r\n<IntLiteral>23<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>18<\/IntLiteral>\r\n<IntLiteral>29<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c4_energy<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c29_exp<\/ParentId>\r\n<Position><Start><IntLiteral>18<\/IntLiteral>\r\n<IntLiteral>32<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>18<\/IntLiteral>\r\n<IntLiteral>33<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>2<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c30_exp<\/ParentId>\r\n<Position><Start><IntLiteral>19<\/IntLiteral>\r\n<IntLiteral>23<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>19<\/IntLiteral>\r\n<IntLiteral>39<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c31_exp<\/ParentId>\r\n<Position><Start><IntLiteral>19<\/IntLiteral>\r\n<IntLiteral>23<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>19<\/IntLiteral>\r\n<IntLiteral>34<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c2_performance<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c32_exp<\/ParentId>\r\n<Position><Start><IntLiteral>19<\/IntLiteral>\r\n<IntLiteral>37<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>19<\/IntLiteral>\r\n<IntLiteral>39<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>-<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c33_exp<\/ParentId>\r\n<Position><Start><IntLiteral>19<\/IntLiteral>\r\n<IntLiteral>38<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>19<\/IntLiteral>\r\n<IntLiteral>39<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>5<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><\/Declaration><Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>20<\/IntLiteral>\r\n<IntLiteral>17<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>22<\/IntLiteral>\r\n<IntLiteral>39<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>false<\/IsAbstract>\r\n<GroupCard><IsKeyword>false<\/IsKeyword>\r\n<Interval><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>lcd<\/Id>\r\n<UniqueId>c34_lcd<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>20<\/IntLiteral>\r\n<IntLiteral>23<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>20<\/IntLiteral>\r\n<IntLiteral>42<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c3_ComponentWithEnergy<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c35_exp<\/ParentId>\r\n<Position><Start><IntLiteral>21<\/IntLiteral>\r\n<IntLiteral>23<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>21<\/IntLiteral>\r\n<IntLiteral>33<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c36_exp<\/ParentId>\r\n<Position><Start><IntLiteral>21<\/IntLiteral>\r\n<IntLiteral>23<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>21<\/IntLiteral>\r\n<IntLiteral>29<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c4_energy<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c37_exp<\/ParentId>\r\n<Position><Start><IntLiteral>21<\/IntLiteral>\r\n<IntLiteral>32<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>21<\/IntLiteral>\r\n<IntLiteral>33<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>4<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c38_exp<\/ParentId>\r\n<Position><Start><IntLiteral>22<\/IntLiteral>\r\n<IntLiteral>23<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>22<\/IntLiteral>\r\n<IntLiteral>39<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c39_exp<\/ParentId>\r\n<Position><Start><IntLiteral>22<\/IntLiteral>\r\n<IntLiteral>23<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>22<\/IntLiteral>\r\n<IntLiteral>34<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c2_performance<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c40_exp<\/ParentId>\r\n<Position><Start><IntLiteral>22<\/IntLiteral>\r\n<IntLiteral>37<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>22<\/IntLiteral>\r\n<IntLiteral>39<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>-<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c41_exp<\/ParentId>\r\n<Position><Start><IntLiteral>22<\/IntLiteral>\r\n<IntLiteral>38<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>22<\/IntLiteral>\r\n<IntLiteral>39<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>2<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><\/Declaration><\/Declaration><\/Declaration><Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>23<\/IntLiteral>\r\n<IntLiteral>9<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>25<\/IntLiteral>\r\n<IntLiteral>30<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>false<\/IsAbstract>\r\n<GroupCard><IsKeyword>false<\/IsKeyword>\r\n<Interval><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>keyboard<\/Id>\r\n<UniqueId>c42_keyboard<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>23<\/IntLiteral>\r\n<IntLiteral>20<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>23<\/IntLiteral>\r\n<IntLiteral>39<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c3_ComponentWithEnergy<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c43_exp<\/ParentId>\r\n<Position><Start><IntLiteral>24<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>24<\/IntLiteral>\r\n<IntLiteral>25<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c44_exp<\/ParentId>\r\n<Position><Start><IntLiteral>24<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>24<\/IntLiteral>\r\n<IntLiteral>21<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c4_energy<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c45_exp<\/ParentId>\r\n<Position><Start><IntLiteral>24<\/IntLiteral>\r\n<IntLiteral>24<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>24<\/IntLiteral>\r\n<IntLiteral>25<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>1<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c46_exp<\/ParentId>\r\n<Position><Start><IntLiteral>25<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>25<\/IntLiteral>\r\n<IntLiteral>30<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c47_exp<\/ParentId>\r\n<Position><Start><IntLiteral>25<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>25<\/IntLiteral>\r\n<IntLiteral>26<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c2_performance<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c48_exp<\/ParentId>\r\n<Position><Start><IntLiteral>25<\/IntLiteral>\r\n<IntLiteral>29<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>25<\/IntLiteral>\r\n<IntLiteral>30<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>3<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><\/Declaration><Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>26<\/IntLiteral>\r\n<IntLiteral>9<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>29<\/IntLiteral>\r\n<IntLiteral>23<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>false<\/IsAbstract>\r\n<GroupCard><IsKeyword>false<\/IsKeyword>\r\n<Interval><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>keyboardLight<\/Id>\r\n<UniqueId>c49_keyboardLight<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>26<\/IntLiteral>\r\n<IntLiteral>25<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>26<\/IntLiteral>\r\n<IntLiteral>44<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c3_ComponentWithEnergy<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c50_exp<\/ParentId>\r\n<Position><Start><IntLiteral>27<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>27<\/IntLiteral>\r\n<IntLiteral>25<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c51_exp<\/ParentId>\r\n<Position><Start><IntLiteral>27<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>27<\/IntLiteral>\r\n<IntLiteral>21<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c4_energy<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c52_exp<\/ParentId>\r\n<Position><Start><IntLiteral>27<\/IntLiteral>\r\n<IntLiteral>24<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>27<\/IntLiteral>\r\n<IntLiteral>25<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>2<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c53_exp<\/ParentId>\r\n<Position><Start><IntLiteral>28<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>28<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c54_exp<\/ParentId>\r\n<Position><Start><IntLiteral>28<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>28<\/IntLiteral>\r\n<IntLiteral>26<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c2_performance<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c55_exp<\/ParentId>\r\n<Position><Start><IntLiteral>28<\/IntLiteral>\r\n<IntLiteral>29<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>28<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>-<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c56_exp<\/ParentId>\r\n<Position><Start><IntLiteral>28<\/IntLiteral>\r\n<IntLiteral>30<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>28<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>1<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c57_exp<\/ParentId>\r\n<Position><Start><IntLiteral>29<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>29<\/IntLiteral>\r\n<IntLiteral>23<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IDeclarationParentExp\"><Quantifier xsi:type=\"cl:ISome\" \/><BodyParentExp><Type xsi:type=\"cl:ISet\" \/><ParentId>c58_exp<\/ParentId>\r\n<Position><Start><IntLiteral>29<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>29<\/IntLiteral>\r\n<IntLiteral>23<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>parent<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c42_keyboard<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/BodyParentExp>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><\/Declaration><Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>30<\/IntLiteral>\r\n<IntLiteral>9<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>32<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>false<\/IsAbstract>\r\n<GroupCard><IsKeyword>false<\/IsKeyword>\r\n<Interval><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>cpu<\/Id>\r\n<UniqueId>c59_cpu<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>30<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>30<\/IntLiteral>\r\n<IntLiteral>34<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c3_ComponentWithEnergy<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>1<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c60_exp<\/ParentId>\r\n<Position><Start><IntLiteral>31<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>31<\/IntLiteral>\r\n<IntLiteral>26<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c61_exp<\/ParentId>\r\n<Position><Start><IntLiteral>31<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>31<\/IntLiteral>\r\n<IntLiteral>21<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c4_energy<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c62_exp<\/ParentId>\r\n<Position><Start><IntLiteral>31<\/IntLiteral>\r\n<IntLiteral>24<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>31<\/IntLiteral>\r\n<IntLiteral>26<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>10<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c63_exp<\/ParentId>\r\n<Position><Start><IntLiteral>32<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>32<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c64_exp<\/ParentId>\r\n<Position><Start><IntLiteral>32<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>32<\/IntLiteral>\r\n<IntLiteral>26<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c2_performance<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c65_exp<\/ParentId>\r\n<Position><Start><IntLiteral>32<\/IntLiteral>\r\n<IntLiteral>29<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>32<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>15<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><\/Declaration><Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>33<\/IntLiteral>\r\n<IntLiteral>9<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>35<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>false<\/IsAbstract>\r\n<GroupCard><IsKeyword>false<\/IsKeyword>\r\n<Interval><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>extra_cpu<\/Id>\r\n<UniqueId>c66_extra_cpu<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>33<\/IntLiteral>\r\n<IntLiteral>21<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>33<\/IntLiteral>\r\n<IntLiteral>40<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c3_ComponentWithEnergy<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c67_exp<\/ParentId>\r\n<Position><Start><IntLiteral>34<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>34<\/IntLiteral>\r\n<IntLiteral>25<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c68_exp<\/ParentId>\r\n<Position><Start><IntLiteral>34<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>34<\/IntLiteral>\r\n<IntLiteral>21<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c4_energy<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c69_exp<\/ParentId>\r\n<Position><Start><IntLiteral>34<\/IntLiteral>\r\n<IntLiteral>24<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>34<\/IntLiteral>\r\n<IntLiteral>25<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>2<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c70_exp<\/ParentId>\r\n<Position><Start><IntLiteral>35<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>35<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c71_exp<\/ParentId>\r\n<Position><Start><IntLiteral>35<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>35<\/IntLiteral>\r\n<IntLiteral>26<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c2_performance<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c72_exp<\/ParentId>\r\n<Position><Start><IntLiteral>35<\/IntLiteral>\r\n<IntLiteral>29<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>35<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>20<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><\/Declaration><\/Declaration><Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>36<\/IntLiteral>\r\n<IntLiteral>5<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>43<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>false<\/IsAbstract>\r\n<GroupCard><IsKeyword>true<\/IsKeyword>\r\n<Interval><Min><IntLiteral>1<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>location<\/Id>\r\n<UniqueId>c73_location<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>36<\/IntLiteral>\r\n<IntLiteral>19<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>36<\/IntLiteral>\r\n<IntLiteral>28<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c1_Component<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c74_exp<\/ParentId>\r\n<Position><Start><IntLiteral>37<\/IntLiteral>\r\n<IntLiteral>11<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>37<\/IntLiteral>\r\n<IntLiteral>26<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c75_exp<\/ParentId>\r\n<Position><Start><IntLiteral>37<\/IntLiteral>\r\n<IntLiteral>11<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>37<\/IntLiteral>\r\n<IntLiteral>22<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c2_performance<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c76_exp<\/ParentId>\r\n<Position><Start><IntLiteral>37<\/IntLiteral>\r\n<IntLiteral>25<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>37<\/IntLiteral>\r\n<IntLiteral>26<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>0<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>38<\/IntLiteral>\r\n<IntLiteral>9<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>40<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>false<\/IsAbstract>\r\n<GroupCard><IsKeyword>false<\/IsKeyword>\r\n<Interval><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>gps<\/Id>\r\n<UniqueId>c77_gps<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>38<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>38<\/IntLiteral>\r\n<IntLiteral>34<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c3_ComponentWithEnergy<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c78_exp<\/ParentId>\r\n<Position><Start><IntLiteral>39<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>39<\/IntLiteral>\r\n<IntLiteral>25<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c79_exp<\/ParentId>\r\n<Position><Start><IntLiteral>39<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>39<\/IntLiteral>\r\n<IntLiteral>21<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c4_energy<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c80_exp<\/ParentId>\r\n<Position><Start><IntLiteral>39<\/IntLiteral>\r\n<IntLiteral>24<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>39<\/IntLiteral>\r\n<IntLiteral>25<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>5<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c81_exp<\/ParentId>\r\n<Position><Start><IntLiteral>40<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>40<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c82_exp<\/ParentId>\r\n<Position><Start><IntLiteral>40<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>40<\/IntLiteral>\r\n<IntLiteral>26<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c2_performance<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c83_exp<\/ParentId>\r\n<Position><Start><IntLiteral>40<\/IntLiteral>\r\n<IntLiteral>29<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>40<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>-<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c84_exp<\/ParentId>\r\n<Position><Start><IntLiteral>40<\/IntLiteral>\r\n<IntLiteral>30<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>40<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>1<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><\/Declaration><Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>41<\/IntLiteral>\r\n<IntLiteral>9<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>43<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>false<\/IsAbstract>\r\n<GroupCard><IsKeyword>false<\/IsKeyword>\r\n<Interval><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>wifitriangulation<\/Id>\r\n<UniqueId>c85_wifitriangulation<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>41<\/IntLiteral>\r\n<IntLiteral>29<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>41<\/IntLiteral>\r\n<IntLiteral>48<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c3_ComponentWithEnergy<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c86_exp<\/ParentId>\r\n<Position><Start><IntLiteral>42<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>42<\/IntLiteral>\r\n<IntLiteral>26<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c87_exp<\/ParentId>\r\n<Position><Start><IntLiteral>42<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>42<\/IntLiteral>\r\n<IntLiteral>21<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c4_energy<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c88_exp<\/ParentId>\r\n<Position><Start><IntLiteral>42<\/IntLiteral>\r\n<IntLiteral>24<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>42<\/IntLiteral>\r\n<IntLiteral>26<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>10<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c89_exp<\/ParentId>\r\n<Position><Start><IntLiteral>43<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>43<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c90_exp<\/ParentId>\r\n<Position><Start><IntLiteral>43<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>43<\/IntLiteral>\r\n<IntLiteral>26<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c2_performance<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c91_exp<\/ParentId>\r\n<Position><Start><IntLiteral>43<\/IntLiteral>\r\n<IntLiteral>29<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>43<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>-<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c92_exp<\/ParentId>\r\n<Position><Start><IntLiteral>43<\/IntLiteral>\r\n<IntLiteral>30<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>43<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>2<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><\/Declaration><\/Declaration><Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>44<\/IntLiteral>\r\n<IntLiteral>5<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>50<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>false<\/IsAbstract>\r\n<GroupCard><IsKeyword>false<\/IsKeyword>\r\n<Interval><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>software<\/Id>\r\n<UniqueId>c93_software<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>44<\/IntLiteral>\r\n<IntLiteral>16<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>44<\/IntLiteral>\r\n<IntLiteral>25<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c1_Component<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>1<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c94_exp<\/ParentId>\r\n<Position><Start><IntLiteral>45<\/IntLiteral>\r\n<IntLiteral>11<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>45<\/IntLiteral>\r\n<IntLiteral>26<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c95_exp<\/ParentId>\r\n<Position><Start><IntLiteral>45<\/IntLiteral>\r\n<IntLiteral>11<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>45<\/IntLiteral>\r\n<IntLiteral>22<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c2_performance<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c96_exp<\/ParentId>\r\n<Position><Start><IntLiteral>45<\/IntLiteral>\r\n<IntLiteral>25<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>45<\/IntLiteral>\r\n<IntLiteral>26<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>0<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>46<\/IntLiteral>\r\n<IntLiteral>9<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>48<\/IntLiteral>\r\n<IntLiteral>24<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>false<\/IsAbstract>\r\n<GroupCard><IsKeyword>false<\/IsKeyword>\r\n<Interval><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>browser<\/Id>\r\n<UniqueId>c97_browser<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>46<\/IntLiteral>\r\n<IntLiteral>19<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>46<\/IntLiteral>\r\n<IntLiteral>28<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c1_Component<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c98_exp<\/ParentId>\r\n<Position><Start><IntLiteral>47<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>47<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c99_exp<\/ParentId>\r\n<Position><Start><IntLiteral>47<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>47<\/IntLiteral>\r\n<IntLiteral>26<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c2_performance<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c100_exp<\/ParentId>\r\n<Position><Start><IntLiteral>47<\/IntLiteral>\r\n<IntLiteral>29<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>47<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>-<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c101_exp<\/ParentId>\r\n<Position><Start><IntLiteral>47<\/IntLiteral>\r\n<IntLiteral>30<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>47<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>1<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c102_exp<\/ParentId>\r\n<Position><Start><IntLiteral>48<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>48<\/IntLiteral>\r\n<IntLiteral>24<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IDeclarationParentExp\"><Quantifier xsi:type=\"cl:ISome\" \/><BodyParentExp><Type xsi:type=\"cl:ISet\" \/><ParentId>c103_exp<\/ParentId>\r\n<Position><Start><IntLiteral>48<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>48<\/IntLiteral>\r\n<IntLiteral>24<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>parent<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>parent<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c6_hardware<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c66_extra_cpu<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/BodyParentExp>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><\/Declaration><Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>49<\/IntLiteral>\r\n<IntLiteral>9<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>50<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>false<\/IsAbstract>\r\n<GroupCard><IsKeyword>false<\/IsKeyword>\r\n<Interval><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>mediaplayer<\/Id>\r\n<UniqueId>c104_mediaplayer<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>49<\/IntLiteral>\r\n<IntLiteral>23<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>49<\/IntLiteral>\r\n<IntLiteral>32<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c1_Component<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c105_exp<\/ParentId>\r\n<Position><Start><IntLiteral>50<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>50<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c106_exp<\/ParentId>\r\n<Position><Start><IntLiteral>50<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>50<\/IntLiteral>\r\n<IntLiteral>26<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c2_performance<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c107_exp<\/ParentId>\r\n<Position><Start><IntLiteral>50<\/IntLiteral>\r\n<IntLiteral>29<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>50<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>-<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c108_exp<\/ParentId>\r\n<Position><Start><IntLiteral>50<\/IntLiteral>\r\n<IntLiteral>30<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>50<\/IntLiteral>\r\n<IntLiteral>31<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IIntExp\"><IntLiteral>2<\/IntLiteral>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><\/Declaration><\/Declaration><Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>51<\/IntLiteral>\r\n<IntLiteral>5<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>51<\/IntLiteral>\r\n<IntLiteral>60<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>false<\/IsAbstract>\r\n<GroupCard><IsKeyword>false<\/IsKeyword>\r\n<Interval><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>total_performance<\/Id>\r\n<UniqueId>c109_total_performance<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>51<\/IntLiteral>\r\n<IntLiteral>25<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>51<\/IntLiteral>\r\n<IntLiteral>32<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>integer<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>1<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<\/Declaration><Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c110_exp<\/ParentId>\r\n<Position><Start><IntLiteral>51<\/IntLiteral>\r\n<IntLiteral>33<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>51<\/IntLiteral>\r\n<IntLiteral>60<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c111_exp<\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c109_total_performance<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c112_exp<\/ParentId>\r\n<Position><Start><IntLiteral>51<\/IntLiteral>\r\n<IntLiteral>35<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>51<\/IntLiteral>\r\n<IntLiteral>60<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>sum<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c113_exp<\/ParentId>\r\n<Position><Start><IntLiteral>51<\/IntLiteral>\r\n<IntLiteral>39<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>51<\/IntLiteral>\r\n<IntLiteral>60<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId>c114_exp<\/ParentId>\r\n<Position><Start><IntLiteral>51<\/IntLiteral>\r\n<IntLiteral>39<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>51<\/IntLiteral>\r\n<IntLiteral>48<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c1_Component<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>51<\/IntLiteral>\r\n<IntLiteral>49<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>51<\/IntLiteral>\r\n<IntLiteral>60<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId>c115_exp<\/ParentId>\r\n<Position><Start><IntLiteral>51<\/IntLiteral>\r\n<IntLiteral>49<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>51<\/IntLiteral>\r\n<IntLiteral>60<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c2_performance<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>51<\/IntLiteral>\r\n<IntLiteral>49<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>51<\/IntLiteral>\r\n<IntLiteral>60<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>52<\/IntLiteral>\r\n<IntLiteral>5<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>52<\/IntLiteral>\r\n<IntLiteral>60<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>false<\/IsAbstract>\r\n<GroupCard><IsKeyword>false<\/IsKeyword>\r\n<Interval><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>total_energy<\/Id>\r\n<UniqueId>c116_total_energy<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>52<\/IntLiteral>\r\n<IntLiteral>20<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>52<\/IntLiteral>\r\n<IntLiteral>27<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>integer<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>1<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<\/Declaration><Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c117_exp<\/ParentId>\r\n<Position><Start><IntLiteral>52<\/IntLiteral>\r\n<IntLiteral>28<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>52<\/IntLiteral>\r\n<IntLiteral>60<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>=<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c118_exp<\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c116_total_energy<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c119_exp<\/ParentId>\r\n<Position><Start><IntLiteral>52<\/IntLiteral>\r\n<IntLiteral>30<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>52<\/IntLiteral>\r\n<IntLiteral>60<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>sum<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c120_exp<\/ParentId>\r\n<Position><Start><IntLiteral>52<\/IntLiteral>\r\n<IntLiteral>34<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>52<\/IntLiteral>\r\n<IntLiteral>60<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId>c121_exp<\/ParentId>\r\n<Position><Start><IntLiteral>52<\/IntLiteral>\r\n<IntLiteral>34<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>52<\/IntLiteral>\r\n<IntLiteral>53<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c3_ComponentWithEnergy<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>52<\/IntLiteral>\r\n<IntLiteral>54<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>52<\/IntLiteral>\r\n<IntLiteral>60<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId>c122_exp<\/ParentId>\r\n<Position><Start><IntLiteral>52<\/IntLiteral>\r\n<IntLiteral>54<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>52<\/IntLiteral>\r\n<IntLiteral>60<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c4_energy<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>52<\/IntLiteral>\r\n<IntLiteral>54<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>52<\/IntLiteral>\r\n<IntLiteral>60<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><\/Declaration><Declaration xsi:type=\"cl:IClafer\"><Position><Start><IntLiteral>54<\/IntLiteral>\r\n<IntLiteral>1<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>55<\/IntLiteral>\r\n<IntLiteral>18<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<IsAbstract>false<\/IsAbstract>\r\n<GroupCard><IsKeyword>false<\/IsKeyword>\r\n<Interval><Min><IntLiteral>0<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>-1<\/IntLiteral>\r\n<\/Max>\r\n<\/Interval>\r\n<\/GroupCard>\r\n<Id>aPhone<\/Id>\r\n<UniqueId>c123_aPhone<\/UniqueId>\r\n<Supers><IsOverlapping>false<\/IsOverlapping>\r\n<Super><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>54<\/IntLiteral>\r\n<IntLiteral>10<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>54<\/IntLiteral>\r\n<IntLiteral>22<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c5_androidPhone<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Super>\r\n<\/Supers>\r\n<Card><Min><IntLiteral>1<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>1<\/IntLiteral>\r\n<\/Max>\r\n<\/Card>\r\n<GlobalCard><Min><IntLiteral>1<\/IntLiteral>\r\n<\/Min>\r\n<Max><IntLiteral>1<\/IntLiteral>\r\n<\/Max>\r\n<\/GlobalCard>\r\n<Declaration xsi:type=\"cl:IConstraint\"><IsHard>true<\/IsHard>\r\n<ParentExp><Type xsi:type=\"cl:IBoolean\" \/><ParentId>c124_exp<\/ParentId>\r\n<Position><Start><IntLiteral>55<\/IntLiteral>\r\n<IntLiteral>7<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>55<\/IntLiteral>\r\n<IntLiteral>18<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IDeclarationParentExp\"><Quantifier xsi:type=\"cl:ISome\" \/><BodyParentExp><Type xsi:type=\"cl:ISet\" \/><ParentId>c125_exp<\/ParentId>\r\n<Position><Start><IntLiteral>55<\/IntLiteral>\r\n<IntLiteral>7<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>55<\/IntLiteral>\r\n<IntLiteral>18<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>this<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c93_software<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>0<\/IntLiteral>\r\n<IntLiteral>0<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c104_mediaplayer<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/BodyParentExp>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><\/Declaration><Declaration xsi:type=\"cl:IGoal\"><IsMaximize>true<\/IsMaximize>\r\n<ParentExp><Type xsi:type=\"cl:IInteger\" \/><ParentId>c126_exp<\/ParentId>\r\n<Position><Start><IntLiteral>57<\/IntLiteral>\r\n<IntLiteral>4<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>57<\/IntLiteral>\r\n<IntLiteral>27<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>min<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c127_exp<\/ParentId>\r\n<Position><Start><IntLiteral>57<\/IntLiteral>\r\n<IntLiteral>8<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>57<\/IntLiteral>\r\n<IntLiteral>27<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId>c128_exp<\/ParentId>\r\n<Position><Start><IntLiteral>57<\/IntLiteral>\r\n<IntLiteral>8<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>57<\/IntLiteral>\r\n<IntLiteral>14<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c123_aPhone<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>57<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>57<\/IntLiteral>\r\n<IntLiteral>27<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId>c129_exp<\/ParentId>\r\n<Position><Start><IntLiteral>57<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>57<\/IntLiteral>\r\n<IntLiteral>27<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c116_total_energy<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>57<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>57<\/IntLiteral>\r\n<IntLiteral>27<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><Declaration xsi:type=\"cl:IGoal\"><IsMaximize>true<\/IsMaximize>\r\n<ParentExp><Type xsi:type=\"cl:IInteger\" \/><ParentId>c130_exp<\/ParentId>\r\n<Position><Start><IntLiteral>58<\/IntLiteral>\r\n<IntLiteral>4<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>58<\/IntLiteral>\r\n<IntLiteral>32<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>max<\/Operation>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId>c131_exp<\/ParentId>\r\n<Position><Start><IntLiteral>58<\/IntLiteral>\r\n<IntLiteral>8<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>58<\/IntLiteral>\r\n<IntLiteral>32<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId>c132_exp<\/ParentId>\r\n<Position><Start><IntLiteral>58<\/IntLiteral>\r\n<IntLiteral>8<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>58<\/IntLiteral>\r\n<IntLiteral>14<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c123_aPhone<\/Id>\r\n<IsTop>true<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>58<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>58<\/IntLiteral>\r\n<IntLiteral>32<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IFunctionExp\"><Operation>.<\/Operation>\r\n<Argument><Type xsi:type=\"cl:ISet\" \/><ParentId>c133_exp<\/ParentId>\r\n<Position><Start><IntLiteral>58<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>58<\/IntLiteral>\r\n<IntLiteral>32<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>c109_total_performance<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<Argument><Type xsi:type=\"cl:IInteger\" \/><ParentId><\/ParentId>\r\n<Position><Start><IntLiteral>58<\/IntLiteral>\r\n<IntLiteral>15<\/IntLiteral>\r\n<\/Start>\r\n<End><IntLiteral>58<\/IntLiteral>\r\n<IntLiteral>32<\/IntLiteral>\r\n<\/End>\r\n<\/Position>\r\n<Exp xsi:type=\"cl:IClaferId\"><ModuleName><\/ModuleName>\r\n<Id>ref<\/Id>\r\n<IsTop>false<\/IsTop>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/Argument>\r\n<\/Exp><\/ParentExp>\r\n<\/Declaration><\/Module>"}