
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116928                       # Number of seconds simulated
sim_ticks                                116927903456                       # Number of ticks simulated
final_tick                               1168273883448                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  37912                       # Simulator instruction rate (inst/s)
host_op_rate                                    47747                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4029953                       # Simulator tick rate (ticks/s)
host_mem_usage                               16878376                       # Number of bytes of host memory used
host_seconds                                 29014.70                       # Real time elapsed on the host
sim_insts                                  1100000002                       # Number of instructions simulated
sim_ops                                    1385376080                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       548224                       # Number of bytes read from this memory
system.physmem.bytes_read::total               550144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       361728                       # Number of bytes written to this memory
system.physmem.bytes_written::total            361728                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         4283                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4298                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2826                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2826                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        16420                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data      4688564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 4704985                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        16420                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              16420                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           3093599                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                3093599                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           3093599                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        16420                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data      4688564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                7798583                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                140369633                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         23660880                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     19383023                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2003483                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       9666790                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          9356147                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          2421034                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        92479                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles    104988267                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              126996015                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            23660880                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     11777181                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              27512601                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         5989407                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        3394205                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          12281664                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1565586                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    139863702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.110782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.535306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        112351101     80.33%     80.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2220846      1.59%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          3774706      2.70%     84.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2193683      1.57%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1717463      1.23%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1510441      1.08%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           926156      0.66%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2326605      1.66%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         12842701      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    139863702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.168561                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.904726                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        104325378                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       4565384                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          26933614                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         70899                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        3968419                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      3880334                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           212                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      153052034                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1204                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        3968419                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        104850862                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          598957                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      3068080                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          26461916                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        915461                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      152019463                       # Number of instructions processed by rename
system.switch_cpus.rename.IQFullEvents          93229                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        528559                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands    214655735                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     707231355                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    707231355                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     171990357                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         42665360                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        34229                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        17142                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           2662305                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     14098636                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7223622                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        70144                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1648545                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          147037347                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        34230                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         138092955                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        87615                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     21792154                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     48232562                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    139863702                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.987339                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.547655                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     83511594     59.71%     59.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     21630250     15.47%     75.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     11648298      8.33%     83.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      8655792      6.19%     89.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8432132      6.03%     95.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3118741      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2370809      1.70%     99.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       317042      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       179044      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    139863702                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          123452     28.12%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     28.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         163874     37.33%     65.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        151649     34.55%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     116552616     84.40%     84.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1869424      1.35%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     12455167      9.02%     94.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7198661      5.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      138092955                       # Type of FU issued
system.switch_cpus.iq.rate                   0.983781                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              438975                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.003179                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    416576196                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    168863965                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    135148011                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      138531930                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       283461                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      2922829                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       116599                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        3968419                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          401035                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         53558                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    147071577                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       763831                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      14098636                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      7223622                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        17142                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          43357                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1154119                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1063121                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2217240                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     135942532                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      12144388                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2150417                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             19342830                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         19241808                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7198442                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.968461                       # Inst execution rate
system.switch_cpus.iew.wb_sent              135148082                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             135148011                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          79902167                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         221311388                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.962801                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.361040                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     23807647                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2020415                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    135895283                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.907052                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.715247                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     86045593     63.32%     63.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     24021177     17.68%     80.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      9397737      6.92%     87.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      4944226      3.64%     91.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      4205961      3.10%     94.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2028360      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       946659      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1475335      1.09%     97.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2830235      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    135895283                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      123264152                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               18282827                       # Number of memory references committed
system.switch_cpus.commit.loads              11175804                       # Number of loads committed
system.switch_cpus.commit.membars               17088                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17884103                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110969711                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       2830235                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            280136847                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           298113763                       # The number of ROB writes
system.switch_cpus.timesIdled                   23573                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  505931                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.403696                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.403696                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.712405                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.712405                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        611346963                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       188695588                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       142926362                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          34176                       # number of misc regfile writes
system.l2.replacements                           4298                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           313822                       # Total number of references to valid blocks.
system.l2.sampled_refs                          12490                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.125861                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           384.344370                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      14.003855                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    2073.029375                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            5720.622400                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.046917                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.001709                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.253055                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.698318                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        28697                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   28697                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9364                       # number of Writeback hits
system.l2.Writeback_hits::total                  9364                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         28697                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28697                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        28697                       # number of overall hits
system.l2.overall_hits::total                   28697                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         4283                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4298                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         4283                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4298                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         4283                       # number of overall misses
system.l2.overall_misses::total                  4298                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2587537                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    891191626                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       893779163                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2587537                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    891191626                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        893779163                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2587537                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    891191626                       # number of overall miss cycles
system.l2.overall_miss_latency::total       893779163                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        32980                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               32995                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9364                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9364                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        32980                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                32995                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        32980                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               32995                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.129867                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.130262                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.129867                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.130262                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.129867                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.130262                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 172502.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 208076.494513                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 207952.341322                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 172502.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 208076.494513                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 207952.341322                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 172502.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 208076.494513                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 207952.341322                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2826                       # number of writebacks
system.l2.writebacks::total                      2826                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         4283                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4298                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         4283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4298                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         4283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4298                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1714356                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    641706355                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    643420711                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1714356                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    641706355                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    643420711                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1714356                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    641706355                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    643420711                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.129867                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.130262                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.129867                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.130262                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.129867                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.130262                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 114290.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 149826.372869                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 149702.352490                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 114290.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 149826.372869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 149702.352490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 114290.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 149826.372869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 149702.352490                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                460.997289                       # Cycle average of tags in use
system.cpu.icache.total_refs               1012289301                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    461                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2195855.316703                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    14.997289                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            446                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.024034                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.714744                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.738778                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     12281649                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12281649                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     12281649                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12281649                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     12281649                       # number of overall hits
system.cpu.icache.overall_hits::total        12281649                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           15                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            15                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           15                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             15                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           15                       # number of overall misses
system.cpu.icache.overall_misses::total            15                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      2869537                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2869537                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      2869537                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2869537                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      2869537                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2869537                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     12281664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12281664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     12281664                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12281664                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     12281664                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12281664                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 191302.466667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 191302.466667                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 191302.466667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 191302.466667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 191302.466667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 191302.466667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2712237                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2712237                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2712237                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2712237                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2712237                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2712237                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 180815.800000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 180815.800000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 180815.800000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 180815.800000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 180815.800000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 180815.800000                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  32980                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                162336608                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  33236                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                4884.360573                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   231.415151                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      24.584849                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.903965                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.096035                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      9056005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9056005                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      7072849                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7072849                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        17114                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        17114                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        17088                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     16128854                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         16128854                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     16128854                       # number of overall hits
system.cpu.dcache.overall_hits::total        16128854                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        84326                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         84326                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        84326                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          84326                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        84326                       # number of overall misses
system.cpu.dcache.overall_misses::total         84326                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   7879209172                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7879209172                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   7879209172                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7879209172                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   7879209172                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7879209172                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      9140331                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9140331                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        17114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        17114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     16213180                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16213180                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     16213180                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16213180                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.009226                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009226                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.005201                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005201                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.005201                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005201                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 93437.482769                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 93437.482769                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 93437.482769                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93437.482769                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 93437.482769                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 93437.482769                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         9364                       # number of writebacks
system.cpu.dcache.writebacks::total              9364                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        51346                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        51346                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        51346                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        51346                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        51346                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        51346                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        32980                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32980                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        32980                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32980                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        32980                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32980                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   2798941507                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2798941507                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   2798941507                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2798941507                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   2798941507                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2798941507                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002034                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002034                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 84867.844360                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84867.844360                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 84867.844360                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84867.844360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 84867.844360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84867.844360                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
