INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvobo1q/PLD/cv7/SOURCES/UART_Tx_block_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tx_block_tb'
