Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Dec  9 11:59:57 2023
| Host         : athanasi-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_control_sets -verbose -file uart_transceiver_control_sets_placed.rpt
| Design       : uart_transceiver
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            2 |
|      5 |            1 |
|      8 |            1 |
|     10 |            1 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              30 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              38 |           14 |
| Yes          | Yes                   | No                     |               5 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                                    Enable Signal                                    |                             Set/Reset Signal                            | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                                                     |                                                                         |                1 |              1 |
|  clk_IBUF_BUFG | uart_transmitter_inst/transmit_module_inst/current_state                            | reset_IBUF                                                              |                1 |              4 |
|  clk_IBUF_BUFG | uart_transmitter_inst/baud_controller_tx_inst/Tx_sample_ENABLE                      | reset_IBUF                                                              |                1 |              4 |
|  clk_IBUF_BUFG | uart_receiver/baud_controller_rx_inst/Rx_sample_ENABLE                              | uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_1_n_0 |                2 |              5 |
|  clk_IBUF_BUFG | uart_transmitter_inst/transmit_module_inst/FSM_sequential_current_state_reg[3]_1[0] | reset_IBUF                                                              |                2 |              8 |
|  clk_IBUF_BUFG | uart_receiver/receive_module_inst/receiver_baud_inst/E[0]                           | reset_IBUF                                                              |                4 |             10 |
|  clk_IBUF_BUFG | uart_receiver/receive_module_inst/FSM_onehot_current_state[11]_i_1_n_0              | reset_IBUF                                                              |                6 |             12 |
|  clk_IBUF_BUFG |                                                                                     | reset_IBUF                                                              |                8 |             30 |
+----------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+


