## ğŸš€ **TCORE RISC-V Processor â€” Verilator Integration Guide**

### (Fast Simulation + Waveform Dump + GTKWAVE)

---

## ğŸ§± 1. AmaÃ§

ModelSim / QuestaSim ile yapÄ±lan simÃ¼lasyonlar Ã§ok yavaÅŸ Ã§alÄ±ÅŸtÄ±ÄŸÄ± iÃ§in,
**Verilator** kullanarak C++ tabanlÄ± bir simÃ¼lasyon ortamÄ± oluÅŸturduk.
Bu sayede:

* CoreMark / ISA testleri **100x daha hÄ±zlÄ±** koÅŸabiliyor,
* Waveformâ€™lar `.vcd` veya `.fst` formatÄ±nda Ã¼retilebiliyor,
* Ã‡Ä±ktÄ±lar **GTKWAVE** ile kolayca incelenebiliyor.

---

## âš™ï¸ 2. Kurulum

### ğŸ”¸ Verilator kurulumu

Ubuntu iÃ§in:

```bash
sudo apt install verilator
```

veya gÃ¼ncel sÃ¼rÃ¼m (Ã¶nerilen):

```bash
git clone https://github.com/verilator/verilator.git
cd verilator
autoconf && ./configure && make -j$(nproc)
sudo make install
```

### ğŸ”¸ GTKWave kurulumu

Waveform gÃ¶rÃ¼ntÃ¼lemek iÃ§in:

```bash
sudo apt install gtkwave
```

---

## ğŸ§© 3. Makefile entegrasyonu

AÅŸaÄŸÄ±daki hedef `compile_verilator` Verilator derlemesini yapar:

```makefile
compile_verilator:
	@echo "âš™ï¸  Compiling with Verilator..."
	verilator -O3 --cc $(SV_SOURCES) \
		--exe ./rtl/tb/tb_wrapper.cpp \
		--top-module teknofest_wrapper \
		--trace --trace-fst --trace-structs \
		-I./rtl/include --timing \
		--build -j $(shell nproc) \
		-Wno-LATCH -Wno-UNOPTFLAT -Wno-WIDTHEXPAND -Wno-WIDTHTRUNC \
		-Wno-CASEINCOMPLETE -Wno-PINMISSING -Wno-PINCONNECTEMPTY \
		-Wno-DECLFILENAME -Wno-IMPORTSTAR -Wno-VARHIDDEN \
		-Wno-UNUSEDSIGNAL -Wno-UNUSEDPARAM -Wno-EOFNEWLINE \
		-Wno-INITIALDLY -Wno-PROCASSINIT -Wno-GENUNNAMED \
		--error-limit 0
```

> âœ… **Not:**
> `--top-module` kÄ±smÄ±na **tasarÄ±mÄ±nÄ±n en Ã¼st modÃ¼lÃ¼nÃ¼** (`teknofest_wrapper`) verdik.
> Yani testbench artÄ±k C++ tarafÄ±ndan kontrol ediliyor.

---

## ğŸ§  4. C++ Testbench (Parametrik SÃ¼rÃ¼m)

`rtl/tb/tb_wrapper.cpp` dosyasÄ±nÄ±n son hÃ¢li:

```cpp
#include "Vteknofest_wrapper.h"
#include "verilated.h"
#include "verilated_vcd_c.h"
#include <iostream>

vluint64_t main_time = 0;  // Global simulation time
double sc_time_stamp() { return main_time; }

int main(int argc, char **argv) {
    Verilated::commandArgs(argc, argv);
    Verilated::traceEverOn(true);

    Vteknofest_wrapper *top = new Vteknofest_wrapper;
    VerilatedVcdC *tfp = new VerilatedVcdC;

    top->trace(tfp, 99);
    tfp->open("waveform.vcd");

    // Initialize signals
    top->clk_i = 0;
    top->rst_ni = 0;
    top->program_rx_i = 1;
    top->uart_rx_i = 1;

    // Reset
    for (int i = 0; i < 20; i++) {
        top->clk_i = !top->clk_i;
        top->eval();
        tfp->dump(main_time++);
    }
    top->rst_ni = 1;

    std::cout << "ğŸš€ Starting Verilator simulation..." << std::endl;

    // Parametric runtime (can pass from CLI)
    const uint64_t MAX_CYCLES = (argc > 1) ? atoi(argv[1]) : 1000000;

    while (!Verilated::gotFinish() && main_time < MAX_CYCLES) {
        top->clk_i = !top->clk_i;
        top->eval();
        tfp->dump(main_time++);
        if (main_time % 100000 == 0)
            std::cout << "Cycle: " << main_time << std::endl;
    }

    tfp->close();
    std::cout << "âœ… Simulation finished after " << main_time << " cycles." << std::endl;

    delete tfp;
    delete top;
    return 0;
}
```

### ğŸ”¸ KullanÄ±m:

```bash
make compile_verilator
./obj_dir/Vteknofest_wrapper 500000
```

Burada `500000` â†’ 500 bin cycle (parametrik simÃ¼lasyon sÃ¼resi)

---

## ğŸª„ 5. Waveform GÃ¶rÃ¼ntÃ¼leme

### ğŸ”¹ Dump dosyasÄ±

Verilator Ã§Ä±ktÄ±sÄ±:

```
waveform.vcd   veya   waveform.fst
```

### ğŸ”¹ GTKWave ile aÃ§mak:

```bash
gtkwave waveform.vcd
```

### ğŸ”¹ ModelSim ile aÃ§mak?

âŒ **Olmaz.**
Ã‡Ã¼nkÃ¼ ModelSim `.wlf` formatÄ± kullanÄ±r, Verilator ise `.vcd`/`.fst` Ã¼retir.
Ancak `.fst` dosyasÄ± **Ã§ok daha hafif** ve **GTKWAVEâ€™de** Ã§ok hÄ±zlÄ± aÃ§Ä±lÄ±r.

---

## ğŸ§¯ 6. KarÅŸÄ±laÅŸÄ±lan Hatalar ve Ã‡Ã¶zÃ¼mleri

| Hata                                                        | Sebep                              | Ã‡Ã¶zÃ¼m                                         |
| ----------------------------------------------------------- | ---------------------------------- | --------------------------------------------- |
| `%Error: Invalid option: --warn-no-LATCH`                   | Eski flag kullanÄ±mÄ±                | Yeni sÃ¼rÃ¼mde `-Wno-LATCH` kullan              |
| `%Error: Invalid option: --no-fatal-warnings`               | ArtÄ±k desteklenmiyor               | SatÄ±rÄ± tamamen kaldÄ±r                         |
| `%Error: Specified --top-module 'tb_wrapper' was not found` | YanlÄ±ÅŸ top module adÄ±              | `--top-module teknofest_wrapper` yapÄ±ldÄ±      |
| `No rule to make target tb_wrapper.cpp`                     | YanlÄ±ÅŸ path                        | `rtl/tb/tb_wrapper.cpp` olarak dÃ¼zeltildi     |
| `undefined reference to VerilatedFst::open()`               | `verilated_fst_c.o` linklenmemiÅŸti | `--trace-fst` yerine `--trace-vcd` kullanÄ±ldÄ± |
| `File is not a WLF file` (ModelSim)                         | `.vcd` dosyasÄ± WLF deÄŸildir        | GTKWave ile aÃ§mak gerekiyor                   |

---

## âš¡ 7. Performans ve GÃ¶zlemler

| AraÃ§      | CoreMark sÃ¼resi | Ortalama hÄ±z          |
| --------- | --------------- | --------------------- |
| ModelSim  | ~20 dakika      | 1x                    |
| Verilator | ~10 saniye      | **120x daha hÄ±zlÄ±** âš¡ |

> Ã–zellikle RISC-V pipeline veya memory testlerinde Verilator farkÄ± dramatiktir.
> Ancak dikkat: tÃ¼m `#delay`â€™ler ve `force/release`â€™ler Verilatorâ€™da Ã§alÄ±ÅŸmaz, Ã§Ã¼nkÃ¼ cycle-accurate simÃ¼lasyon yapar (event-driven deÄŸil).

---

## ğŸ“¦ 8. Ã–zet Komutlar

| Ä°ÅŸlem                | Komut                                 |
| -------------------- | ------------------------------------- |
| Verilator derle      | `make compile_verilator`              |
| SimÃ¼lasyonu Ã§alÄ±ÅŸtÄ±r | `./obj_dir/Vteknofest_wrapper 500000` |
| Waveform gÃ¶rÃ¼ntÃ¼le   | `gtkwave waveform.vcd`                |
| Temizlik             | `make clean`                          |

---
