<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\matt\Documents\FPGA\vid80-6000\impl\gwsynthesis\vid80.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\matt\Documents\FPGA\vid80-6000\src\nano-9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jul 11 08:07:13 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1781</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1006</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>10</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>19</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>n743_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n743_s2/F </td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>vgaclkpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.683</td>
<td>25.200
<td>0.000</td>
<td>19.841</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>n743_6</td>
<td>50.000(MHz)</td>
<td>98.571(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>126.000(MHz)</td>
<td style="color: #FF0000;" class = "error">81.049(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>45.379(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_in!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n743_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n743_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-48.392</td>
<td>18</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.402</td>
<td>nco_in_2_s0/Q</td>
<td>nco_31_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>11.938</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.540</td>
<td>nco_in_2_s0/Q</td>
<td>nco_30_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>11.077</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.483</td>
<td>nco_in_2_s0/Q</td>
<td>nco_29_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>11.020</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.426</td>
<td>nco_in_2_s0/Q</td>
<td>nco_28_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>10.963</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.369</td>
<td>nco_in_2_s0/Q</td>
<td>nco_27_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>10.906</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.312</td>
<td>nco_in_2_s0/Q</td>
<td>nco_26_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>10.849</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.255</td>
<td>nco_in_2_s0/Q</td>
<td>nco_25_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>10.792</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.234</td>
<td>pixel_in_dly_3_s0/Q</td>
<td>pixel_in_shr_0_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>n743_6:[F]</td>
<td>0.159</td>
<td>-0.549</td>
<td>3.511</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-3.198</td>
<td>nco_in_2_s0/Q</td>
<td>nco_24_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>10.735</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.141</td>
<td>nco_in_2_s0/Q</td>
<td>nco_23_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>10.678</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-3.084</td>
<td>nco_in_2_s0/Q</td>
<td>nco_22_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>10.621</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-3.027</td>
<td>nco_in_2_s0/Q</td>
<td>nco_21_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>10.564</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.970</td>
<td>nco_in_2_s0/Q</td>
<td>nco_20_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>10.507</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.558</td>
<td>nco_in_2_s0/Q</td>
<td>nco_19_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>10.095</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.916</td>
<td>nco_in_2_s0/Q</td>
<td>nco_18_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>9.452</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.655</td>
<td>nco_in_2_s0/Q</td>
<td>nco_17_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>9.191</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.243</td>
<td>nco_in_2_s0/Q</td>
<td>nco_16_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>8.779</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.611</td>
<td>nco_in_2_s0/Q</td>
<td>nco_15_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>8.147</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.199</td>
<td>nco_in_2_s0/Q</td>
<td>nco_14_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>7.735</td>
</tr>
<tr>
<td>20</td>
<td>0.483</td>
<td>nco_in_2_s0/Q</td>
<td>nco_13_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>7.054</td>
</tr>
<tr>
<td>21</td>
<td>0.554</td>
<td>hcnt_1_s0/Q</td>
<td>hcnt_9_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>6.983</td>
</tr>
<tr>
<td>22</td>
<td>0.605</td>
<td>nco_in_2_s0/Q</td>
<td>nco_12_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>6.932</td>
</tr>
<tr>
<td>23</td>
<td>0.629</td>
<td>hcnt_1_s0/Q</td>
<td>hcnt_5_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>6.907</td>
</tr>
<tr>
<td>24</td>
<td>1.017</td>
<td>nco_in_2_s0/Q</td>
<td>nco_11_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>6.520</td>
</tr>
<tr>
<td>25</td>
<td>1.102</td>
<td>hcnt_6_s0/Q</td>
<td>hcnt_0_s0/RESET</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>6.792</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>nco_0_s0/Q</td>
<td>nco_0_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>hcnt_3_s0/Q</td>
<td>hcnt_3_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>hcnt_7_s0/Q</td>
<td>hcnt_7_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>hcnt_9_s0/Q</td>
<td>hcnt_9_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.710</td>
<td>hcnt_4_s0/Q</td>
<td>hcnt_4_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>8</td>
<td>0.710</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>9</td>
<td>0.710</td>
<td>hcnt_in_0_s0/Q</td>
<td>hcnt_in_0_s0/D</td>
<td>n743_6:[R]</td>
<td>n743_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>10</td>
<td>0.711</td>
<td>hcnt_1_s0/Q</td>
<td>hcnt_1_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>11</td>
<td>0.711</td>
<td>hcnt_6_s0/Q</td>
<td>hcnt_6_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>12</td>
<td>0.712</td>
<td>vcnt_in_7_s0/Q</td>
<td>vcnt_in_7_s0/D</td>
<td>n743_6:[R]</td>
<td>n743_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>13</td>
<td>0.712</td>
<td>hcnt_in_6_s0/Q</td>
<td>hcnt_in_6_s0/D</td>
<td>n743_6:[R]</td>
<td>n743_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>14</td>
<td>0.712</td>
<td>hcnt_in_7_s0/Q</td>
<td>hcnt_in_7_s0/D</td>
<td>n743_6:[R]</td>
<td>n743_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>15</td>
<td>0.714</td>
<td>vcnt_in_6_s0/Q</td>
<td>vcnt_in_6_s0/D</td>
<td>n743_6:[R]</td>
<td>n743_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>16</td>
<td>0.717</td>
<td>vcnt_in_1_s0/Q</td>
<td>vcnt_in_1_s0/D</td>
<td>n743_6:[R]</td>
<td>n743_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.717</td>
</tr>
<tr>
<td>17</td>
<td>0.729</td>
<td>lock_3_s0/Q</td>
<td>lock_3_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>18</td>
<td>0.729</td>
<td>lock_5_s0/Q</td>
<td>lock_5_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>19</td>
<td>0.729</td>
<td>nco_3_s0/Q</td>
<td>nco_3_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>20</td>
<td>0.729</td>
<td>nco_25_s0/Q</td>
<td>nco_25_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>21</td>
<td>0.730</td>
<td>hdmi/cy_6_s0/Q</td>
<td>hdmi/cy_6_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>22</td>
<td>0.730</td>
<td>nco_27_s0/Q</td>
<td>nco_27_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>23</td>
<td>0.731</td>
<td>hdmi/cx_2_s0/Q</td>
<td>hdmi/cx_2_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>24</td>
<td>0.732</td>
<td>hdmi/cy_2_s0/Q</td>
<td>hdmi/cy_2_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>25</td>
<td>0.732</td>
<td>hdmi/cy_8_s0/Q</td>
<td>hdmi/cy_8_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>hsync_in_dly_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_31_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_23_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_19_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_17_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_16_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phserr_int_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phserr_int_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phserr_int_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>phserr_int_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>nco_in_2_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_2_s0/Q</td>
</tr>
<tr>
<td>3.081</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n362_s4/I2</td>
</tr>
<tr>
<td>4.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n362_s4/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>n361_s5/I2</td>
</tr>
<tr>
<td>5.387</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">n361_s5/F</td>
</tr>
<tr>
<td>5.414</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>n360_s4/I1</td>
</tr>
<tr>
<td>6.440</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">n360_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>n356_s4/I0</td>
</tr>
<tr>
<td>7.484</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>7.911</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>n353_s4/I0</td>
</tr>
<tr>
<td>8.943</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">n353_s4/F</td>
</tr>
<tr>
<td>9.758</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>n353_s3/I1</td>
</tr>
<tr>
<td>10.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">n353_s3/F</td>
</tr>
<tr>
<td>11.205</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n380_s/I1</td>
</tr>
<tr>
<td>11.755</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.755</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.812</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n379_s/COUT</td>
</tr>
<tr>
<td>11.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>n378_s/CIN</td>
</tr>
<tr>
<td>11.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">n378_s/COUT</td>
</tr>
<tr>
<td>11.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>n377_s/CIN</td>
</tr>
<tr>
<td>11.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">n377_s/COUT</td>
</tr>
<tr>
<td>11.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>n376_s/CIN</td>
</tr>
<tr>
<td>11.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">n376_s/COUT</td>
</tr>
<tr>
<td>11.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>n375_s/CIN</td>
</tr>
<tr>
<td>12.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">n375_s/COUT</td>
</tr>
<tr>
<td>12.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>n374_s/CIN</td>
</tr>
<tr>
<td>12.097</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">n374_s/COUT</td>
</tr>
<tr>
<td>12.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>n373_s/CIN</td>
</tr>
<tr>
<td>12.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">n373_s/COUT</td>
</tr>
<tr>
<td>12.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>n372_s/CIN</td>
</tr>
<tr>
<td>12.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">n372_s/COUT</td>
</tr>
<tr>
<td>12.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>n371_s/CIN</td>
</tr>
<tr>
<td>12.268</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">n371_s/COUT</td>
</tr>
<tr>
<td>12.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>n370_s/CIN</td>
</tr>
<tr>
<td>12.325</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">n370_s/COUT</td>
</tr>
<tr>
<td>12.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][B]</td>
<td>n369_s/CIN</td>
</tr>
<tr>
<td>12.382</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">n369_s/COUT</td>
</tr>
<tr>
<td>13.749</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">nco_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>nco_31_s0/CLK</td>
</tr>
<tr>
<td>9.347</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>nco_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.369, 53.349%; route: 5.111, 42.811%; tC2Q: 0.458, 3.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>nco_in_2_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_2_s0/Q</td>
</tr>
<tr>
<td>3.081</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n362_s4/I2</td>
</tr>
<tr>
<td>4.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n362_s4/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>n361_s5/I2</td>
</tr>
<tr>
<td>5.387</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">n361_s5/F</td>
</tr>
<tr>
<td>5.414</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>n360_s4/I1</td>
</tr>
<tr>
<td>6.440</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">n360_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>n356_s4/I0</td>
</tr>
<tr>
<td>7.484</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>7.911</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>n353_s4/I0</td>
</tr>
<tr>
<td>8.943</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">n353_s4/F</td>
</tr>
<tr>
<td>9.758</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>n353_s3/I1</td>
</tr>
<tr>
<td>10.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">n353_s3/F</td>
</tr>
<tr>
<td>11.205</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n380_s/I1</td>
</tr>
<tr>
<td>11.755</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.755</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.812</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n379_s/COUT</td>
</tr>
<tr>
<td>11.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>n378_s/CIN</td>
</tr>
<tr>
<td>11.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">n378_s/COUT</td>
</tr>
<tr>
<td>11.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>n377_s/CIN</td>
</tr>
<tr>
<td>11.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">n377_s/COUT</td>
</tr>
<tr>
<td>11.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>n376_s/CIN</td>
</tr>
<tr>
<td>11.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">n376_s/COUT</td>
</tr>
<tr>
<td>11.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>n375_s/CIN</td>
</tr>
<tr>
<td>12.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">n375_s/COUT</td>
</tr>
<tr>
<td>12.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>n374_s/CIN</td>
</tr>
<tr>
<td>12.097</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">n374_s/COUT</td>
</tr>
<tr>
<td>12.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>n373_s/CIN</td>
</tr>
<tr>
<td>12.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">n373_s/COUT</td>
</tr>
<tr>
<td>12.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>n372_s/CIN</td>
</tr>
<tr>
<td>12.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">n372_s/COUT</td>
</tr>
<tr>
<td>12.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>n371_s/CIN</td>
</tr>
<tr>
<td>12.268</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">n371_s/COUT</td>
</tr>
<tr>
<td>12.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>n370_s/CIN</td>
</tr>
<tr>
<td>12.325</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">n370_s/COUT</td>
</tr>
<tr>
<td>12.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][B]</td>
<td>n369_s/CIN</td>
</tr>
<tr>
<td>12.888</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">n369_s/SUM</td>
</tr>
<tr>
<td>12.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" font-weight:bold;">nco_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0/CLK</td>
</tr>
<tr>
<td>9.347</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[2][B]</td>
<td>nco_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.875, 62.066%; route: 3.744, 33.796%; tC2Q: 0.458, 4.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>nco_in_2_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_2_s0/Q</td>
</tr>
<tr>
<td>3.081</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n362_s4/I2</td>
</tr>
<tr>
<td>4.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n362_s4/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>n361_s5/I2</td>
</tr>
<tr>
<td>5.387</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">n361_s5/F</td>
</tr>
<tr>
<td>5.414</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>n360_s4/I1</td>
</tr>
<tr>
<td>6.440</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">n360_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>n356_s4/I0</td>
</tr>
<tr>
<td>7.484</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>7.911</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>n353_s4/I0</td>
</tr>
<tr>
<td>8.943</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">n353_s4/F</td>
</tr>
<tr>
<td>9.758</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>n353_s3/I1</td>
</tr>
<tr>
<td>10.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">n353_s3/F</td>
</tr>
<tr>
<td>11.205</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n380_s/I1</td>
</tr>
<tr>
<td>11.755</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.755</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.812</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n379_s/COUT</td>
</tr>
<tr>
<td>11.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>n378_s/CIN</td>
</tr>
<tr>
<td>11.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">n378_s/COUT</td>
</tr>
<tr>
<td>11.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>n377_s/CIN</td>
</tr>
<tr>
<td>11.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">n377_s/COUT</td>
</tr>
<tr>
<td>11.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>n376_s/CIN</td>
</tr>
<tr>
<td>11.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">n376_s/COUT</td>
</tr>
<tr>
<td>11.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>n375_s/CIN</td>
</tr>
<tr>
<td>12.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">n375_s/COUT</td>
</tr>
<tr>
<td>12.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>n374_s/CIN</td>
</tr>
<tr>
<td>12.097</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">n374_s/COUT</td>
</tr>
<tr>
<td>12.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>n373_s/CIN</td>
</tr>
<tr>
<td>12.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">n373_s/COUT</td>
</tr>
<tr>
<td>12.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>n372_s/CIN</td>
</tr>
<tr>
<td>12.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">n372_s/COUT</td>
</tr>
<tr>
<td>12.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>n371_s/CIN</td>
</tr>
<tr>
<td>12.268</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">n371_s/COUT</td>
</tr>
<tr>
<td>12.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>n370_s/CIN</td>
</tr>
<tr>
<td>12.831</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">n370_s/SUM</td>
</tr>
<tr>
<td>12.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" font-weight:bold;">nco_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td>nco_29_s0/CLK</td>
</tr>
<tr>
<td>9.347</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[2][A]</td>
<td>nco_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.818, 61.870%; route: 3.744, 33.971%; tC2Q: 0.458, 4.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>nco_in_2_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_2_s0/Q</td>
</tr>
<tr>
<td>3.081</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n362_s4/I2</td>
</tr>
<tr>
<td>4.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n362_s4/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>n361_s5/I2</td>
</tr>
<tr>
<td>5.387</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">n361_s5/F</td>
</tr>
<tr>
<td>5.414</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>n360_s4/I1</td>
</tr>
<tr>
<td>6.440</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">n360_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>n356_s4/I0</td>
</tr>
<tr>
<td>7.484</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>7.911</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>n353_s4/I0</td>
</tr>
<tr>
<td>8.943</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">n353_s4/F</td>
</tr>
<tr>
<td>9.758</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>n353_s3/I1</td>
</tr>
<tr>
<td>10.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">n353_s3/F</td>
</tr>
<tr>
<td>11.205</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n380_s/I1</td>
</tr>
<tr>
<td>11.755</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.755</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.812</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n379_s/COUT</td>
</tr>
<tr>
<td>11.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>n378_s/CIN</td>
</tr>
<tr>
<td>11.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">n378_s/COUT</td>
</tr>
<tr>
<td>11.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>n377_s/CIN</td>
</tr>
<tr>
<td>11.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">n377_s/COUT</td>
</tr>
<tr>
<td>11.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>n376_s/CIN</td>
</tr>
<tr>
<td>11.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">n376_s/COUT</td>
</tr>
<tr>
<td>11.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>n375_s/CIN</td>
</tr>
<tr>
<td>12.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">n375_s/COUT</td>
</tr>
<tr>
<td>12.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>n374_s/CIN</td>
</tr>
<tr>
<td>12.097</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">n374_s/COUT</td>
</tr>
<tr>
<td>12.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>n373_s/CIN</td>
</tr>
<tr>
<td>12.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">n373_s/COUT</td>
</tr>
<tr>
<td>12.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>n372_s/CIN</td>
</tr>
<tr>
<td>12.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">n372_s/COUT</td>
</tr>
<tr>
<td>12.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>n371_s/CIN</td>
</tr>
<tr>
<td>12.774</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">n371_s/SUM</td>
</tr>
<tr>
<td>12.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" font-weight:bold;">nco_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>nco_28_s0/CLK</td>
</tr>
<tr>
<td>9.347</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>nco_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.761, 61.672%; route: 3.744, 34.148%; tC2Q: 0.458, 4.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>nco_in_2_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_2_s0/Q</td>
</tr>
<tr>
<td>3.081</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n362_s4/I2</td>
</tr>
<tr>
<td>4.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n362_s4/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>n361_s5/I2</td>
</tr>
<tr>
<td>5.387</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">n361_s5/F</td>
</tr>
<tr>
<td>5.414</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>n360_s4/I1</td>
</tr>
<tr>
<td>6.440</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">n360_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>n356_s4/I0</td>
</tr>
<tr>
<td>7.484</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>7.911</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>n353_s4/I0</td>
</tr>
<tr>
<td>8.943</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">n353_s4/F</td>
</tr>
<tr>
<td>9.758</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>n353_s3/I1</td>
</tr>
<tr>
<td>10.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">n353_s3/F</td>
</tr>
<tr>
<td>11.205</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n380_s/I1</td>
</tr>
<tr>
<td>11.755</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.755</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.812</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n379_s/COUT</td>
</tr>
<tr>
<td>11.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>n378_s/CIN</td>
</tr>
<tr>
<td>11.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">n378_s/COUT</td>
</tr>
<tr>
<td>11.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>n377_s/CIN</td>
</tr>
<tr>
<td>11.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">n377_s/COUT</td>
</tr>
<tr>
<td>11.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>n376_s/CIN</td>
</tr>
<tr>
<td>11.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">n376_s/COUT</td>
</tr>
<tr>
<td>11.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>n375_s/CIN</td>
</tr>
<tr>
<td>12.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">n375_s/COUT</td>
</tr>
<tr>
<td>12.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>n374_s/CIN</td>
</tr>
<tr>
<td>12.097</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">n374_s/COUT</td>
</tr>
<tr>
<td>12.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>n373_s/CIN</td>
</tr>
<tr>
<td>12.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">n373_s/COUT</td>
</tr>
<tr>
<td>12.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>n372_s/CIN</td>
</tr>
<tr>
<td>12.717</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">n372_s/SUM</td>
</tr>
<tr>
<td>12.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" font-weight:bold;">nco_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>nco_27_s0/CLK</td>
</tr>
<tr>
<td>9.347</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>nco_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.704, 61.471%; route: 3.744, 34.326%; tC2Q: 0.458, 4.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>nco_in_2_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_2_s0/Q</td>
</tr>
<tr>
<td>3.081</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n362_s4/I2</td>
</tr>
<tr>
<td>4.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n362_s4/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>n361_s5/I2</td>
</tr>
<tr>
<td>5.387</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">n361_s5/F</td>
</tr>
<tr>
<td>5.414</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>n360_s4/I1</td>
</tr>
<tr>
<td>6.440</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">n360_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>n356_s4/I0</td>
</tr>
<tr>
<td>7.484</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>7.911</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>n353_s4/I0</td>
</tr>
<tr>
<td>8.943</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">n353_s4/F</td>
</tr>
<tr>
<td>9.758</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>n353_s3/I1</td>
</tr>
<tr>
<td>10.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">n353_s3/F</td>
</tr>
<tr>
<td>11.205</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n380_s/I1</td>
</tr>
<tr>
<td>11.755</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.755</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.812</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n379_s/COUT</td>
</tr>
<tr>
<td>11.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>n378_s/CIN</td>
</tr>
<tr>
<td>11.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">n378_s/COUT</td>
</tr>
<tr>
<td>11.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>n377_s/CIN</td>
</tr>
<tr>
<td>11.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">n377_s/COUT</td>
</tr>
<tr>
<td>11.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>n376_s/CIN</td>
</tr>
<tr>
<td>11.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">n376_s/COUT</td>
</tr>
<tr>
<td>11.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>n375_s/CIN</td>
</tr>
<tr>
<td>12.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">n375_s/COUT</td>
</tr>
<tr>
<td>12.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>n374_s/CIN</td>
</tr>
<tr>
<td>12.097</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">n374_s/COUT</td>
</tr>
<tr>
<td>12.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>n373_s/CIN</td>
</tr>
<tr>
<td>12.660</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">n373_s/SUM</td>
</tr>
<tr>
<td>12.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" font-weight:bold;">nco_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>nco_26_s0/CLK</td>
</tr>
<tr>
<td>9.347</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>nco_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.647, 61.269%; route: 3.744, 34.507%; tC2Q: 0.458, 4.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>nco_in_2_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_2_s0/Q</td>
</tr>
<tr>
<td>3.081</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n362_s4/I2</td>
</tr>
<tr>
<td>4.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n362_s4/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>n361_s5/I2</td>
</tr>
<tr>
<td>5.387</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">n361_s5/F</td>
</tr>
<tr>
<td>5.414</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>n360_s4/I1</td>
</tr>
<tr>
<td>6.440</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">n360_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>n356_s4/I0</td>
</tr>
<tr>
<td>7.484</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>7.911</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>n353_s4/I0</td>
</tr>
<tr>
<td>8.943</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">n353_s4/F</td>
</tr>
<tr>
<td>9.758</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>n353_s3/I1</td>
</tr>
<tr>
<td>10.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">n353_s3/F</td>
</tr>
<tr>
<td>11.205</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n380_s/I1</td>
</tr>
<tr>
<td>11.755</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.755</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.812</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n379_s/COUT</td>
</tr>
<tr>
<td>11.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>n378_s/CIN</td>
</tr>
<tr>
<td>11.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">n378_s/COUT</td>
</tr>
<tr>
<td>11.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>n377_s/CIN</td>
</tr>
<tr>
<td>11.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">n377_s/COUT</td>
</tr>
<tr>
<td>11.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>n376_s/CIN</td>
</tr>
<tr>
<td>11.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">n376_s/COUT</td>
</tr>
<tr>
<td>11.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>n375_s/CIN</td>
</tr>
<tr>
<td>12.040</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">n375_s/COUT</td>
</tr>
<tr>
<td>12.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>n374_s/CIN</td>
</tr>
<tr>
<td>12.603</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">n374_s/SUM</td>
</tr>
<tr>
<td>12.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">nco_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>nco_25_s0/CLK</td>
</tr>
<tr>
<td>9.347</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>nco_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.590, 61.064%; route: 3.744, 34.689%; tC2Q: 0.458, 4.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>275.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>271.930</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixel_in_dly_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixel_in_shr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n743_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>269.841</td>
<td>269.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>269.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>271.408</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>271.652</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[0][B]</td>
<td>pixel_in_dly_3_s0/CLK</td>
</tr>
<tr>
<td>272.111</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C18[0][B]</td>
<td style=" font-weight:bold;">pixel_in_dly_3_s0/Q</td>
</tr>
<tr>
<td>272.531</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>n760_s1/I1</td>
</tr>
<tr>
<td>273.563</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">n760_s1/F</td>
</tr>
<tr>
<td>274.537</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td>n760_s0/I3</td>
</tr>
<tr>
<td>275.163</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td style=" background: #97FFFF;">n760_s0/F</td>
</tr>
<tr>
<td>275.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td style=" font-weight:bold;">pixel_in_shr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>270.000</td>
<td>270.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>270.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n743_6</td>
</tr>
<tr>
<td>270.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>46</td>
<td>R12C14[3][A]</td>
<td>n743_s2/F</td>
</tr>
<tr>
<td>272.360</td>
<td>2.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td>pixel_in_shr_0_s0/CLK</td>
</tr>
<tr>
<td>272.330</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pixel_in_shr_0_s0</td>
</tr>
<tr>
<td>271.930</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C16[1][B]</td>
<td>pixel_in_shr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.549</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.159</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.658, 47.223%; route: 1.395, 39.723%; tC2Q: 0.458, 13.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.360, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>nco_in_2_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_2_s0/Q</td>
</tr>
<tr>
<td>3.081</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n362_s4/I2</td>
</tr>
<tr>
<td>4.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n362_s4/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>n361_s5/I2</td>
</tr>
<tr>
<td>5.387</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">n361_s5/F</td>
</tr>
<tr>
<td>5.414</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>n360_s4/I1</td>
</tr>
<tr>
<td>6.440</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">n360_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>n356_s4/I0</td>
</tr>
<tr>
<td>7.484</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>7.911</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>n353_s4/I0</td>
</tr>
<tr>
<td>8.943</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">n353_s4/F</td>
</tr>
<tr>
<td>9.758</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>n353_s3/I1</td>
</tr>
<tr>
<td>10.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">n353_s3/F</td>
</tr>
<tr>
<td>11.205</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n380_s/I1</td>
</tr>
<tr>
<td>11.755</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.755</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.812</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n379_s/COUT</td>
</tr>
<tr>
<td>11.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>n378_s/CIN</td>
</tr>
<tr>
<td>11.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">n378_s/COUT</td>
</tr>
<tr>
<td>11.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>n377_s/CIN</td>
</tr>
<tr>
<td>11.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">n377_s/COUT</td>
</tr>
<tr>
<td>11.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>n376_s/CIN</td>
</tr>
<tr>
<td>11.983</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">n376_s/COUT</td>
</tr>
<tr>
<td>11.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][B]</td>
<td>n375_s/CIN</td>
</tr>
<tr>
<td>12.546</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">n375_s/SUM</td>
</tr>
<tr>
<td>12.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td style=" font-weight:bold;">nco_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td>nco_24_s0/CLK</td>
</tr>
<tr>
<td>9.347</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C13[2][B]</td>
<td>nco_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.533, 60.857%; route: 3.744, 34.873%; tC2Q: 0.458, 4.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>nco_in_2_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_2_s0/Q</td>
</tr>
<tr>
<td>3.081</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n362_s4/I2</td>
</tr>
<tr>
<td>4.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n362_s4/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>n361_s5/I2</td>
</tr>
<tr>
<td>5.387</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">n361_s5/F</td>
</tr>
<tr>
<td>5.414</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>n360_s4/I1</td>
</tr>
<tr>
<td>6.440</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">n360_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>n356_s4/I0</td>
</tr>
<tr>
<td>7.484</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>7.911</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>n353_s4/I0</td>
</tr>
<tr>
<td>8.943</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">n353_s4/F</td>
</tr>
<tr>
<td>9.758</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>n353_s3/I1</td>
</tr>
<tr>
<td>10.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">n353_s3/F</td>
</tr>
<tr>
<td>11.205</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n380_s/I1</td>
</tr>
<tr>
<td>11.755</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.755</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.812</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n379_s/COUT</td>
</tr>
<tr>
<td>11.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>n378_s/CIN</td>
</tr>
<tr>
<td>11.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">n378_s/COUT</td>
</tr>
<tr>
<td>11.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>n377_s/CIN</td>
</tr>
<tr>
<td>11.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">n377_s/COUT</td>
</tr>
<tr>
<td>11.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td>n376_s/CIN</td>
</tr>
<tr>
<td>12.489</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">n376_s/SUM</td>
</tr>
<tr>
<td>12.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" font-weight:bold;">nco_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>nco_23_s0/CLK</td>
</tr>
<tr>
<td>9.347</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>nco_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.476, 60.649%; route: 3.744, 35.059%; tC2Q: 0.458, 4.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>nco_in_2_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_2_s0/Q</td>
</tr>
<tr>
<td>3.081</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n362_s4/I2</td>
</tr>
<tr>
<td>4.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n362_s4/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>n361_s5/I2</td>
</tr>
<tr>
<td>5.387</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">n361_s5/F</td>
</tr>
<tr>
<td>5.414</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>n360_s4/I1</td>
</tr>
<tr>
<td>6.440</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">n360_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>n356_s4/I0</td>
</tr>
<tr>
<td>7.484</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>7.911</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>n353_s4/I0</td>
</tr>
<tr>
<td>8.943</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">n353_s4/F</td>
</tr>
<tr>
<td>9.758</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>n353_s3/I1</td>
</tr>
<tr>
<td>10.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">n353_s3/F</td>
</tr>
<tr>
<td>11.205</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n380_s/I1</td>
</tr>
<tr>
<td>11.755</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.755</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.812</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n379_s/COUT</td>
</tr>
<tr>
<td>11.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>n378_s/CIN</td>
</tr>
<tr>
<td>11.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">n378_s/COUT</td>
</tr>
<tr>
<td>11.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td>n377_s/CIN</td>
</tr>
<tr>
<td>12.432</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">n377_s/SUM</td>
</tr>
<tr>
<td>12.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" font-weight:bold;">nco_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>nco_22_s0/CLK</td>
</tr>
<tr>
<td>9.347</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>nco_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.419, 60.437%; route: 3.744, 35.247%; tC2Q: 0.458, 4.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>nco_in_2_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_2_s0/Q</td>
</tr>
<tr>
<td>3.081</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n362_s4/I2</td>
</tr>
<tr>
<td>4.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n362_s4/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>n361_s5/I2</td>
</tr>
<tr>
<td>5.387</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">n361_s5/F</td>
</tr>
<tr>
<td>5.414</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>n360_s4/I1</td>
</tr>
<tr>
<td>6.440</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">n360_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>n356_s4/I0</td>
</tr>
<tr>
<td>7.484</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>7.911</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>n353_s4/I0</td>
</tr>
<tr>
<td>8.943</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">n353_s4/F</td>
</tr>
<tr>
<td>9.758</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>n353_s3/I1</td>
</tr>
<tr>
<td>10.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">n353_s3/F</td>
</tr>
<tr>
<td>11.205</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n380_s/I1</td>
</tr>
<tr>
<td>11.755</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.755</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>11.812</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n379_s/COUT</td>
</tr>
<tr>
<td>11.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td>n378_s/CIN</td>
</tr>
<tr>
<td>12.375</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">n378_s/SUM</td>
</tr>
<tr>
<td>12.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" font-weight:bold;">nco_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>nco_21_s0/CLK</td>
</tr>
<tr>
<td>9.347</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>nco_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.362, 60.224%; route: 3.744, 35.437%; tC2Q: 0.458, 4.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>nco_in_2_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_2_s0/Q</td>
</tr>
<tr>
<td>3.081</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n362_s4/I2</td>
</tr>
<tr>
<td>4.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n362_s4/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>n361_s5/I2</td>
</tr>
<tr>
<td>5.387</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">n361_s5/F</td>
</tr>
<tr>
<td>5.414</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>n360_s4/I1</td>
</tr>
<tr>
<td>6.440</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">n360_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>n356_s4/I0</td>
</tr>
<tr>
<td>7.484</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>7.911</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>n353_s4/I0</td>
</tr>
<tr>
<td>8.943</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">n353_s4/F</td>
</tr>
<tr>
<td>9.758</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>n353_s3/I1</td>
</tr>
<tr>
<td>10.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">n353_s3/F</td>
</tr>
<tr>
<td>11.205</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n380_s/I1</td>
</tr>
<tr>
<td>11.755</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n380_s/COUT</td>
</tr>
<tr>
<td>11.755</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C13[0][B]</td>
<td>n379_s/CIN</td>
</tr>
<tr>
<td>12.318</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" background: #97FFFF;">n379_s/SUM</td>
</tr>
<tr>
<td>12.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" font-weight:bold;">nco_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>nco_20_s0/CLK</td>
</tr>
<tr>
<td>9.347</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>nco_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.305, 60.008%; route: 3.744, 35.630%; tC2Q: 0.458, 4.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>nco_in_2_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_2_s0/Q</td>
</tr>
<tr>
<td>3.081</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n362_s4/I2</td>
</tr>
<tr>
<td>4.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n362_s4/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>n361_s5/I2</td>
</tr>
<tr>
<td>5.387</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">n361_s5/F</td>
</tr>
<tr>
<td>5.414</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>n360_s4/I1</td>
</tr>
<tr>
<td>6.440</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">n360_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>n356_s4/I0</td>
</tr>
<tr>
<td>7.484</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>7.911</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>n353_s4/I0</td>
</tr>
<tr>
<td>8.943</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">n353_s4/F</td>
</tr>
<tr>
<td>9.758</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>n353_s3/I1</td>
</tr>
<tr>
<td>10.384</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">n353_s3/F</td>
</tr>
<tr>
<td>11.205</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C13[0][A]</td>
<td>n380_s/I1</td>
</tr>
<tr>
<td>11.906</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">n380_s/SUM</td>
</tr>
<tr>
<td>11.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" font-weight:bold;">nco_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>nco_19_s0/CLK</td>
</tr>
<tr>
<td>9.347</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>nco_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.893, 58.376%; route: 3.744, 37.084%; tC2Q: 0.458, 4.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>nco_in_2_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_2_s0/Q</td>
</tr>
<tr>
<td>3.081</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n362_s4/I2</td>
</tr>
<tr>
<td>4.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n362_s4/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>n361_s5/I2</td>
</tr>
<tr>
<td>5.387</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">n361_s5/F</td>
</tr>
<tr>
<td>5.414</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>n360_s4/I1</td>
</tr>
<tr>
<td>6.440</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">n360_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>n356_s4/I0</td>
</tr>
<tr>
<td>7.484</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>7.911</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>n354_s5/I1</td>
</tr>
<tr>
<td>8.943</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">n354_s5/F</td>
</tr>
<tr>
<td>10.562</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[2][B]</td>
<td>n381_s/I1</td>
</tr>
<tr>
<td>11.263</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">n381_s/SUM</td>
</tr>
<tr>
<td>11.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" font-weight:bold;">nco_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td>nco_18_s0/CLK</td>
</tr>
<tr>
<td>9.347</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[2][B]</td>
<td>nco_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.267, 55.721%; route: 3.727, 39.430%; tC2Q: 0.458, 4.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>nco_in_2_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_2_s0/Q</td>
</tr>
<tr>
<td>3.081</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n362_s4/I2</td>
</tr>
<tr>
<td>4.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n362_s4/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>n361_s5/I2</td>
</tr>
<tr>
<td>5.387</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">n361_s5/F</td>
</tr>
<tr>
<td>5.414</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>n360_s4/I1</td>
</tr>
<tr>
<td>6.440</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">n360_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>n356_s4/I0</td>
</tr>
<tr>
<td>7.485</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>7.501</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>n356_s3/I1</td>
</tr>
<tr>
<td>8.600</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">n356_s3/F</td>
</tr>
<tr>
<td>9.889</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>n383_s/I1</td>
</tr>
<tr>
<td>10.439</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">n383_s/COUT</td>
</tr>
<tr>
<td>10.439</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[2][A]</td>
<td>n382_s/CIN</td>
</tr>
<tr>
<td>11.002</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">n382_s/SUM</td>
</tr>
<tr>
<td>11.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" font-weight:bold;">nco_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>nco_17_s0/CLK</td>
</tr>
<tr>
<td>9.347</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>nco_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.747, 62.526%; route: 2.986, 32.488%; tC2Q: 0.458, 4.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>nco_in_2_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_2_s0/Q</td>
</tr>
<tr>
<td>3.081</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n362_s4/I2</td>
</tr>
<tr>
<td>4.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n362_s4/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>n361_s5/I2</td>
</tr>
<tr>
<td>5.387</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">n361_s5/F</td>
</tr>
<tr>
<td>5.414</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td>n360_s4/I1</td>
</tr>
<tr>
<td>6.440</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C13[2][A]</td>
<td style=" background: #97FFFF;">n360_s4/F</td>
</tr>
<tr>
<td>6.859</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>n356_s4/I0</td>
</tr>
<tr>
<td>7.485</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">n356_s4/F</td>
</tr>
<tr>
<td>7.501</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>n356_s3/I1</td>
</tr>
<tr>
<td>8.600</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">n356_s3/F</td>
</tr>
<tr>
<td>9.889</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td>n383_s/I1</td>
</tr>
<tr>
<td>10.590</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">n383_s/SUM</td>
</tr>
<tr>
<td>10.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" font-weight:bold;">nco_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td>nco_16_s0/CLK</td>
</tr>
<tr>
<td>9.347</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[1][B]</td>
<td>nco_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.335, 60.767%; route: 2.986, 34.012%; tC2Q: 0.458, 5.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>nco_in_2_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_2_s0/Q</td>
</tr>
<tr>
<td>3.081</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n362_s4/I2</td>
</tr>
<tr>
<td>4.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n362_s4/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>n361_s5/I2</td>
</tr>
<tr>
<td>5.387</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">n361_s5/F</td>
</tr>
<tr>
<td>5.414</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>n358_s6/I1</td>
</tr>
<tr>
<td>6.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">n358_s6/F</td>
</tr>
<tr>
<td>6.457</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td>n358_s4/I1</td>
</tr>
<tr>
<td>7.556</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td style=" background: #97FFFF;">n358_s4/F</td>
</tr>
<tr>
<td>8.845</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][B]</td>
<td>n385_s/I1</td>
</tr>
<tr>
<td>9.395</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">n385_s/COUT</td>
</tr>
<tr>
<td>9.395</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[1][A]</td>
<td>n384_s/CIN</td>
</tr>
<tr>
<td>9.958</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">n384_s/SUM</td>
</tr>
<tr>
<td>9.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" font-weight:bold;">nco_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>nco_15_s0/CLK</td>
</tr>
<tr>
<td>9.347</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>nco_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.127, 62.931%; route: 2.562, 31.443%; tC2Q: 0.458, 5.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>nco_in_2_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_2_s0/Q</td>
</tr>
<tr>
<td>3.081</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n362_s4/I2</td>
</tr>
<tr>
<td>4.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n362_s4/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>n361_s5/I2</td>
</tr>
<tr>
<td>5.387</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">n361_s5/F</td>
</tr>
<tr>
<td>5.414</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>n358_s6/I1</td>
</tr>
<tr>
<td>6.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">n358_s6/F</td>
</tr>
<tr>
<td>6.457</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td>n358_s4/I1</td>
</tr>
<tr>
<td>7.556</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td style=" background: #97FFFF;">n358_s4/F</td>
</tr>
<tr>
<td>8.845</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][B]</td>
<td>n385_s/I1</td>
</tr>
<tr>
<td>9.546</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">n385_s/SUM</td>
</tr>
<tr>
<td>9.546</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" font-weight:bold;">nco_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>nco_14_s0/CLK</td>
</tr>
<tr>
<td>9.347</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>nco_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.715, 60.957%; route: 2.562, 33.118%; tC2Q: 0.458, 5.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>nco_in_2_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_2_s0/Q</td>
</tr>
<tr>
<td>3.081</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n362_s4/I2</td>
</tr>
<tr>
<td>4.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n362_s4/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>n361_s5/I2</td>
</tr>
<tr>
<td>5.387</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">n361_s5/F</td>
</tr>
<tr>
<td>5.414</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][B]</td>
<td>n360_s5/I2</td>
</tr>
<tr>
<td>6.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[2][B]</td>
<td style=" background: #97FFFF;">n360_s5/F</td>
</tr>
<tr>
<td>7.751</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[2][B]</td>
<td>n387_s/I1</td>
</tr>
<tr>
<td>8.301</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td style=" background: #97FFFF;">n387_s/COUT</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C12[0][A]</td>
<td>n386_s/CIN</td>
</tr>
<tr>
<td>8.864</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">n386_s/SUM</td>
</tr>
<tr>
<td>8.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" font-weight:bold;">nco_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>nco_13_s0/CLK</td>
</tr>
<tr>
<td>9.347</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>nco_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.028, 57.106%; route: 2.567, 36.396%; tC2Q: 0.458, 6.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>hcnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C13[1][A]</td>
<td style=" font-weight:bold;">hcnt_1_s0/Q</td>
</tr>
<tr>
<td>3.089</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td>n464_s2/I1</td>
</tr>
<tr>
<td>4.121</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C13[2][B]</td>
<td style=" background: #97FFFF;">n464_s2/F</td>
</tr>
<tr>
<td>5.420</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[3][A]</td>
<td>n461_s4/I3</td>
</tr>
<tr>
<td>6.452</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C12[3][A]</td>
<td style=" background: #97FFFF;">n461_s4/F</td>
</tr>
<tr>
<td>7.761</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>n460_s1/I0</td>
</tr>
<tr>
<td>8.793</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">n460_s1/F</td>
</tr>
<tr>
<td>8.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td style=" font-weight:bold;">hcnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>9.347</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>hcnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.096, 44.339%; route: 3.428, 49.097%; tC2Q: 0.458, 6.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>nco_in_2_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_2_s0/Q</td>
</tr>
<tr>
<td>3.081</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n362_s4/I2</td>
</tr>
<tr>
<td>4.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n362_s4/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>n361_s5/I2</td>
</tr>
<tr>
<td>5.367</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">n361_s5/F</td>
</tr>
<tr>
<td>5.793</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>n361_s4/I1</td>
</tr>
<tr>
<td>6.825</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>7.630</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[2][A]</td>
<td>n388_s/I1</td>
</tr>
<tr>
<td>8.180</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" background: #97FFFF;">n388_s/COUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C11[2][B]</td>
<td>n387_s/CIN</td>
</tr>
<tr>
<td>8.743</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td style=" background: #97FFFF;">n387_s/SUM</td>
</tr>
<tr>
<td>8.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td style=" font-weight:bold;">nco_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>nco_12_s0/CLK</td>
</tr>
<tr>
<td>9.347</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>nco_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.008, 57.821%; route: 2.465, 35.567%; tC2Q: 0.458, 6.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>hcnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C13[1][A]</td>
<td style=" font-weight:bold;">hcnt_1_s0/Q</td>
</tr>
<tr>
<td>3.089</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td>n464_s2/I1</td>
</tr>
<tr>
<td>4.121</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C13[2][B]</td>
<td style=" background: #97FFFF;">n464_s2/F</td>
</tr>
<tr>
<td>5.420</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[3][A]</td>
<td>n461_s4/I3</td>
</tr>
<tr>
<td>6.452</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C12[3][A]</td>
<td style=" background: #97FFFF;">n461_s4/F</td>
</tr>
<tr>
<td>8.092</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>n464_s1/I2</td>
</tr>
<tr>
<td>8.718</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td style=" background: #97FFFF;">n464_s1/F</td>
</tr>
<tr>
<td>8.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td style=" font-weight:bold;">hcnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>hcnt_5_s0/CLK</td>
</tr>
<tr>
<td>9.347</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>hcnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.690, 38.944%; route: 3.759, 54.421%; tC2Q: 0.458, 6.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>nco_in_2_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C12[0][B]</td>
<td style=" font-weight:bold;">nco_in_2_s0/Q</td>
</tr>
<tr>
<td>3.081</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n362_s4/I2</td>
</tr>
<tr>
<td>4.142</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n362_s4/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>n361_s5/I2</td>
</tr>
<tr>
<td>5.367</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">n361_s5/F</td>
</tr>
<tr>
<td>5.793</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>n361_s4/I1</td>
</tr>
<tr>
<td>6.825</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">n361_s4/F</td>
</tr>
<tr>
<td>7.630</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[2][A]</td>
<td>n388_s/I1</td>
</tr>
<tr>
<td>8.331</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" background: #97FFFF;">n388_s/SUM</td>
</tr>
<tr>
<td>8.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" font-weight:bold;">nco_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>nco_11_s0/CLK</td>
</tr>
<tr>
<td>9.347</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>nco_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.596, 55.156%; route: 2.465, 37.814%; tC2Q: 0.458, 7.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[1][A]</td>
<td>hcnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C12[1][A]</td>
<td style=" font-weight:bold;">hcnt_6_s0/Q</td>
</tr>
<tr>
<td>3.904</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>n410_s0/I1</td>
</tr>
<tr>
<td>5.003</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C12[1][B]</td>
<td style=" background: #97FFFF;">n410_s0/F</td>
</tr>
<tr>
<td>5.992</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>n512_s2/I0</td>
</tr>
<tr>
<td>7.053</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">n512_s2/F</td>
</tr>
<tr>
<td>8.603</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td style=" font-weight:bold;">hcnt_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.747</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td>hcnt_0_s0/CLK</td>
</tr>
<tr>
<td>9.704</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C13[1][B]</td>
<td>hcnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 31.804%; route: 4.173, 61.448%; tC2Q: 0.458, 6.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>nco_0_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">nco_0_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>n399_s2/I0</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">n399_s2/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">nco_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>nco_0_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>nco_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>51</td>
<td>R16C17[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_assembler/counter_0_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/n10_s2/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_assembler/n10_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_assembler/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n915_s0/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n915_s0/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>hcnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C13[0][A]</td>
<td style=" font-weight:bold;">hcnt_3_s0/Q</td>
</tr>
<tr>
<td>2.088</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>n466_s2/I3</td>
</tr>
<tr>
<td>2.460</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td style=" background: #97FFFF;">n466_s2/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td style=" font-weight:bold;">hcnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>hcnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>hcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td>hcnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C12[0][A]</td>
<td style=" font-weight:bold;">hcnt_7_s0/Q</td>
</tr>
<tr>
<td>2.088</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td>n462_s2/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td style=" background: #97FFFF;">n462_s2/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td style=" font-weight:bold;">hcnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td>hcnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C12[0][A]</td>
<td>hcnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[1][A]</td>
<td style=" font-weight:bold;">hcnt_9_s0/Q</td>
</tr>
<tr>
<td>2.088</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>n460_s1/I1</td>
</tr>
<tr>
<td>2.460</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">n460_s1/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td style=" font-weight:bold;">hcnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>hcnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>hcnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">hcnt_4_s0/Q</td>
</tr>
<tr>
<td>2.090</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>n465_s1/I0</td>
</tr>
<tr>
<td>2.462</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td style=" background: #97FFFF;">n465_s1/F</td>
</tr>
<tr>
<td>2.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">hcnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>hcnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>hcnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C24[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n907_s3/I3</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n907_s3/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C24[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n743_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n743_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n743_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R12C14[3][A]</td>
<td>n743_s2/F</td>
</tr>
<tr>
<td>1.319</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>hcnt_in_0_s0/CLK</td>
</tr>
<tr>
<td>1.653</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R17C18[1][A]</td>
<td style=" font-weight:bold;">hcnt_in_0_s0/Q</td>
</tr>
<tr>
<td>1.657</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>n813_s4/I0</td>
</tr>
<tr>
<td>2.029</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">n813_s4/F</td>
</tr>
<tr>
<td>2.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" font-weight:bold;">hcnt_in_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n743_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R12C14[3][A]</td>
<td>n743_s2/F</td>
</tr>
<tr>
<td>1.319</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>hcnt_in_0_s0/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>hcnt_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.319, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.319, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>hcnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C13[1][A]</td>
<td style=" font-weight:bold;">hcnt_1_s0/Q</td>
</tr>
<tr>
<td>2.091</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>n468_s2/I1</td>
</tr>
<tr>
<td>2.463</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td style=" background: #97FFFF;">n468_s2/F</td>
</tr>
<tr>
<td>2.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td style=" font-weight:bold;">hcnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>hcnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>hcnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[1][A]</td>
<td>hcnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C12[1][A]</td>
<td style=" font-weight:bold;">hcnt_6_s0/Q</td>
</tr>
<tr>
<td>2.091</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[1][A]</td>
<td>n463_s1/I1</td>
</tr>
<tr>
<td>2.463</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C12[1][A]</td>
<td style=" background: #97FFFF;">n463_s1/F</td>
</tr>
<tr>
<td>2.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[1][A]</td>
<td style=" font-weight:bold;">hcnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[1][A]</td>
<td>hcnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C12[1][A]</td>
<td>hcnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>vcnt_in_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vcnt_in_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n743_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n743_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n743_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R12C14[3][A]</td>
<td>n743_s2/F</td>
</tr>
<tr>
<td>1.319</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>vcnt_in_7_s0/CLK</td>
</tr>
<tr>
<td>1.653</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">vcnt_in_7_s0/Q</td>
</tr>
<tr>
<td>1.660</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>n863_s1/I1</td>
</tr>
<tr>
<td>2.032</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" background: #97FFFF;">n863_s1/F</td>
</tr>
<tr>
<td>2.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">vcnt_in_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n743_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R12C14[3][A]</td>
<td>n743_s2/F</td>
</tr>
<tr>
<td>1.319</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>vcnt_in_7_s0/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>vcnt_in_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.319, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.319, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_in_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n743_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n743_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n743_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R12C14[3][A]</td>
<td>n743_s2/F</td>
</tr>
<tr>
<td>1.319</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>hcnt_in_6_s0/CLK</td>
</tr>
<tr>
<td>1.653</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">hcnt_in_6_s0/Q</td>
</tr>
<tr>
<td>1.660</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>n796_s3/I3</td>
</tr>
<tr>
<td>2.032</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td style=" background: #97FFFF;">n796_s3/F</td>
</tr>
<tr>
<td>2.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">hcnt_in_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n743_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R12C14[3][A]</td>
<td>n743_s2/F</td>
</tr>
<tr>
<td>1.319</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>hcnt_in_6_s0/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>hcnt_in_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.319, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.319, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_in_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n743_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n743_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n743_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R12C14[3][A]</td>
<td>n743_s2/F</td>
</tr>
<tr>
<td>1.319</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>hcnt_in_7_s0/CLK</td>
</tr>
<tr>
<td>1.653</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R13C18[0][A]</td>
<td style=" font-weight:bold;">hcnt_in_7_s0/Q</td>
</tr>
<tr>
<td>1.660</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>n795_s3/I0</td>
</tr>
<tr>
<td>2.032</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">n795_s3/F</td>
</tr>
<tr>
<td>2.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" font-weight:bold;">hcnt_in_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n743_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R12C14[3][A]</td>
<td>n743_s2/F</td>
</tr>
<tr>
<td>1.319</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>hcnt_in_7_s0/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>hcnt_in_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.319, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.319, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>vcnt_in_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vcnt_in_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n743_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n743_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n743_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R12C14[3][A]</td>
<td>n743_s2/F</td>
</tr>
<tr>
<td>1.319</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>vcnt_in_6_s0/CLK</td>
</tr>
<tr>
<td>1.653</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">vcnt_in_6_s0/Q</td>
</tr>
<tr>
<td>1.661</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>n864_s1/I3</td>
</tr>
<tr>
<td>2.033</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" background: #97FFFF;">n864_s1/F</td>
</tr>
<tr>
<td>2.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">vcnt_in_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n743_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R12C14[3][A]</td>
<td>n743_s2/F</td>
</tr>
<tr>
<td>1.319</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>vcnt_in_6_s0/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>vcnt_in_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.319, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.319, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>vcnt_in_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vcnt_in_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n743_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n743_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n743_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R12C14[3][A]</td>
<td>n743_s2/F</td>
</tr>
<tr>
<td>1.319</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>vcnt_in_1_s0/CLK</td>
</tr>
<tr>
<td>1.653</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R16C19[1][A]</td>
<td style=" font-weight:bold;">vcnt_in_1_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>n869_s2/I1</td>
</tr>
<tr>
<td>2.037</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" background: #97FFFF;">n869_s2/F</td>
</tr>
<tr>
<td>2.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" font-weight:bold;">vcnt_in_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n743_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R12C14[3][A]</td>
<td>n743_s2/F</td>
</tr>
<tr>
<td>1.319</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>vcnt_in_1_s0/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>vcnt_in_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.319, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 51.873%; route: 0.012, 1.646%; tC2Q: 0.333, 46.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.319, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>lock_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lock_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>lock_3_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">lock_3_s0/Q</td>
</tr>
<tr>
<td>2.086</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C16[0][A]</td>
<td>n487_s/I1</td>
</tr>
<tr>
<td>2.480</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">n487_s/SUM</td>
</tr>
<tr>
<td>2.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">lock_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>lock_3_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>lock_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>lock_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lock_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>lock_5_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" font-weight:bold;">lock_5_s0/Q</td>
</tr>
<tr>
<td>2.086</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C16[1][A]</td>
<td>n485_s/I1</td>
</tr>
<tr>
<td>2.480</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" background: #97FFFF;">n485_s/SUM</td>
</tr>
<tr>
<td>2.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" font-weight:bold;">lock_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>lock_5_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>lock_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>nco_3_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">nco_3_s0/Q</td>
</tr>
<tr>
<td>2.086</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C10[1][A]</td>
<td>n396_s/I1</td>
</tr>
<tr>
<td>2.480</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" background: #97FFFF;">n396_s/SUM</td>
</tr>
<tr>
<td>2.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">nco_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>nco_3_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>nco_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>nco_25_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">nco_25_s0/Q</td>
</tr>
<tr>
<td>2.086</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td>n374_s/I1</td>
</tr>
<tr>
<td>2.480</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">n374_s/SUM</td>
</tr>
<tr>
<td>2.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">nco_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>nco_25_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>nco_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cy_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cy_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>hdmi/cy_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">hdmi/cy_6_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C23[0][A]</td>
<td>hdmi/n336_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">hdmi/n336_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">hdmi/cy_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>hdmi/cy_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>hdmi/cy_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>nco_27_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td style=" font-weight:bold;">nco_27_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>n372_s/I1</td>
</tr>
<tr>
<td>2.481</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">n372_s/SUM</td>
</tr>
<tr>
<td>2.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" font-weight:bold;">nco_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>112</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>nco_27_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>nco_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cx_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>hdmi/cx_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C22[1][A]</td>
<td style=" font-weight:bold;">hdmi/cx_2_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C22[1][A]</td>
<td>hdmi/n275_s/I1</td>
</tr>
<tr>
<td>1.244</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">hdmi/n275_s/SUM</td>
</tr>
<tr>
<td>1.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" font-weight:bold;">hdmi/cx_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>hdmi/cx_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>hdmi/cx_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cy_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cy_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>hdmi/cy_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">hdmi/cy_2_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C22[1][A]</td>
<td>hdmi/n340_s/I1</td>
</tr>
<tr>
<td>1.245</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">hdmi/n340_s/SUM</td>
</tr>
<tr>
<td>1.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">hdmi/cy_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>hdmi/cy_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>hdmi/cy_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cy_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cy_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>hdmi/cy_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">hdmi/cy_8_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C23[1][A]</td>
<td>hdmi/n334_s/I1</td>
</tr>
<tr>
<td>1.245</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">hdmi/n334_s/SUM</td>
</tr>
<tr>
<td>1.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">hdmi/cy_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>hdmi/cy_8_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>hdmi/cy_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hsync_in_dly_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.798</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>hsync_in_dly_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.688</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>hsync_in_dly_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.798</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.688</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_31_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.798</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.688</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_23_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.798</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.688</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_19_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.798</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.688</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_17_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.798</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.688</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_16_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phserr_int_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.798</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phserr_int_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.688</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phserr_int_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phserr_int_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.798</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phserr_int_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.688</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phserr_int_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phserr_int_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.798</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phserr_int_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.688</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phserr_int_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phserr_int_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.535</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.798</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phserr_int_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.504</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.688</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phserr_int_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>197</td>
<td>vgaclk</td>
<td>17.646</td>
<td>0.257</td>
</tr>
<tr>
<td>112</td>
<td>vgaclk_x5</td>
<td>-4.402</td>
<td>0.376</td>
</tr>
<tr>
<td>51</td>
<td>true_hdmi_output.packet_pixel_counter[0]</td>
<td>27.311</td>
<td>2.982</td>
</tr>
<tr>
<td>47</td>
<td>true_hdmi_output.packet_pixel_counter[2]</td>
<td>27.569</td>
<td>2.124</td>
</tr>
<tr>
<td>47</td>
<td>true_hdmi_output.data_island_period</td>
<td>35.670</td>
<td>2.462</td>
</tr>
<tr>
<td>46</td>
<td>n743_6</td>
<td>12.259</td>
<td>2.674</td>
</tr>
<tr>
<td>43</td>
<td>true_hdmi_output.packet_pixel_counter[3]</td>
<td>27.924</td>
<td>2.178</td>
</tr>
<tr>
<td>43</td>
<td>true_hdmi_output.packet_pixel_counter[4]</td>
<td>32.013</td>
<td>2.139</td>
</tr>
<tr>
<td>40</td>
<td>mode[0]</td>
<td>30.290</td>
<td>3.915</td>
</tr>
<tr>
<td>39</td>
<td>true_hdmi_output.packet_pixel_counter[1]</td>
<td>28.949</td>
<td>2.029</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C19</td>
<td>87.50%</td>
</tr>
<tr>
<td>R15C16</td>
<td>83.33%</td>
</tr>
<tr>
<td>R14C22</td>
<td>83.33%</td>
</tr>
<tr>
<td>R12C14</td>
<td>80.56%</td>
</tr>
<tr>
<td>R12C25</td>
<td>80.56%</td>
</tr>
<tr>
<td>R16C13</td>
<td>80.56%</td>
</tr>
<tr>
<td>R12C12</td>
<td>79.17%</td>
</tr>
<tr>
<td>R16C12</td>
<td>79.17%</td>
</tr>
<tr>
<td>R12C11</td>
<td>77.78%</td>
</tr>
<tr>
<td>R12C13</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
