ARM GAS  /var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Src/main.c"
  18              		.section	.text._Error_Handler,"ax",%progbits
  19              		.align	1
  20              		.global	_Error_Handler
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	_Error_Handler:
  26              	.LFB42:
   1:Src/main.c    **** /**
   2:Src/main.c    ****   *
   3:Src/main.c    ****   * Brandon Mouser
   4:Src/main.c    ****   * U0962682
   5:Src/main.c    ****   *
   6:Src/main.c    ****   ******************************************************************************
   7:Src/main.c    ****   * File Name          : main.c
   8:Src/main.c    ****   * Description        : Main program body
   9:Src/main.c    ****   ******************************************************************************
  10:Src/main.c    ****   ** This notice applies to any and all portions of this file
  11:Src/main.c    ****   * that are not between comment pairs USER CODE BEGIN and
  12:Src/main.c    ****   * USER CODE END. Other portions of this file, whether
  13:Src/main.c    ****   * inserted by the user or by software development tools
  14:Src/main.c    ****   * are owned by their respective copyright owners.
  15:Src/main.c    ****   *
  16:Src/main.c    ****   * COPYRIGHT(c) 2018 STMicroelectronics
  17:Src/main.c    ****   *
  18:Src/main.c    ****   * Redistribution and use in source and binary forms, with or without modification,
  19:Src/main.c    ****   * are permitted provided that the following conditions are met:
  20:Src/main.c    ****   *   1. Redistributions of source code must retain the above copyright notice,
  21:Src/main.c    ****   *      this list of conditions and the following disclaimer.
  22:Src/main.c    ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  23:Src/main.c    ****   *      this list of conditions and the following disclaimer in the documentation
  24:Src/main.c    ****   *      and/or other materials provided with the distribution.
  25:Src/main.c    ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  26:Src/main.c    ****   *      may be used to endorse or promote products derived from this software
  27:Src/main.c    ****   *      without specific prior written permission.
  28:Src/main.c    ****   *
  29:Src/main.c    ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  30:Src/main.c    ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  31:Src/main.c    ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  32:Src/main.c    ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
ARM GAS  /var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s 			page 2


  33:Src/main.c    ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  34:Src/main.c    ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  35:Src/main.c    ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  36:Src/main.c    ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  37:Src/main.c    ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  38:Src/main.c    ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  39:Src/main.c    ****   *
  40:Src/main.c    ****   ******************************************************************************
  41:Src/main.c    ****   */
  42:Src/main.c    **** 
  43:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  44:Src/main.c    **** #include "main.h"
  45:Src/main.c    **** #include "stm32f0xx_hal.h"
  46:Src/main.c    **** #include "stm32f072xb.h"
  47:Src/main.c    **** void _Error_Handler(char * file, int line);
  48:Src/main.c    **** 
  49:Src/main.c    **** /* USER CODE BEGIN Includes */
  50:Src/main.c    **** 
  51:Src/main.c    **** /* USER CODE END Includes */
  52:Src/main.c    **** 
  53:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  54:Src/main.c    **** 
  55:Src/main.c    **** /* USER CODE BEGIN PV */
  56:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  57:Src/main.c    **** 
  58:Src/main.c    **** /* USER CODE END PV */
  59:Src/main.c    **** 
  60:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  61:Src/main.c    **** void SystemClock_Config(void);
  62:Src/main.c    **** 
  63:Src/main.c    **** /* USER CODE BEGIN PFP */
  64:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  65:Src/main.c    **** 
  66:Src/main.c    **** /* USER CODE END PFP */
  67:Src/main.c    **** 
  68:Src/main.c    **** /* USER CODE BEGIN 0 */
  69:Src/main.c    **** 
  70:Src/main.c    **** /* USER CODE END 0 */
  71:Src/main.c    **** 
  72:Src/main.c    **** int main(void) 
  73:Src/main.c    **** {
  74:Src/main.c    ****   HAL_Init(); // Reset of all peripherals, init the Flash and Systick
  75:Src/main.c    ****   SystemClock_Config(); //Configure the system clock
  76:Src/main.c    **** 
  77:Src/main.c    ****   RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
  78:Src/main.c    ****   RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
  79:Src/main.c    **** 
  80:Src/main.c    ****   // Set up a configuration struct to pass to the initialization function
  81:Src/main.c    ****   // RED
  82:Src/main.c    ****   GPIOC->MODER &= ~(1 << 13);
  83:Src/main.c    ****   GPIOC->MODER |= (1 << 12);
  84:Src/main.c    ****   GPIOC->OTYPER &= ~(1 << 8);
  85:Src/main.c    ****   GPIOC->OSPEEDR &= ~(1 << 12);
  86:Src/main.c    ****   GPIOC->PUPDR &= ~(1 << 13);
  87:Src/main.c    ****   GPIOC->PUPDR &= ~(1 << 12);
  88:Src/main.c    ****   GPIOC->ODR |= (1 << 6);
  89:Src/main.c    **** 
ARM GAS  /var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s 			page 3


  90:Src/main.c    ****   // BLUE
  91:Src/main.c    ****   GPIOC->MODER &= ~(1 << 15);
  92:Src/main.c    ****   GPIOC->MODER |= (1 << 14);
  93:Src/main.c    ****   GPIOC->OTYPER &= ~(1 << 7);
  94:Src/main.c    ****   GPIOC->OSPEEDR &= ~(1 << 14);
  95:Src/main.c    ****   GPIOC->PUPDR &= ~(1 << 15);
  96:Src/main.c    ****   GPIOC->PUPDR &= ~(1 << 14);
  97:Src/main.c    **** 
  98:Src/main.c    ****   // BUTTON 
  99:Src/main.c    ****   GPIOA->MODER &= ~(1 << 0);
 100:Src/main.c    ****   GPIOA->MODER &= ~(1 << 1);
 101:Src/main.c    ****   GPIOA->OSPEEDR &= ~(1 << 0);
 102:Src/main.c    ****   GPIOA->PUPDR |= (1 << 1);
 103:Src/main.c    ****   GPIOA->PUPDR &= ~(1 << 0);
 104:Src/main.c    **** 
 105:Src/main.c    ****   uint32_t debouncer  = 0;
 106:Src/main.c    **** 
 107:Src/main.c    ****   while (1) {
 108:Src/main.c    ****     debouncer = (debouncer << 1);
 109:Src/main.c    **** 
 110:Src/main.c    ****     // CHECKOFF 1 - BLINKING LED
 111:Src/main.c    ****     GPIOC->ODR |= (1 << 6);
 112:Src/main.c    ****     HAL_Delay(120); // Delay 120ms
 113:Src/main.c    ****     GPIOC->ODR &= ~(1 << 6);
 114:Src/main.c    ****     HAL_Delay(120); // Delay 120ms
 115:Src/main.c    ****     GPIOC->ODR |= (1 << 7);
 116:Src/main.c    ****     HAL_Delay(120); // Delay 120ms
 117:Src/main.c    ****     GPIOC->ODR &= ~(1 << 7);
 118:Src/main.c    ****     HAL_Delay(120); // Delay 120ms
 119:Src/main.c    **** 
 120:Src/main.c    ****     if (GPIOA->IDR & 1)
 121:Src/main.c    ****     {
 122:Src/main.c    ****       GPIOC->ODR |= (1 << 8);
 123:Src/main.c    ****     }
 124:Src/main.c    **** 
 125:Src/main.c    ****     // CHECKOFF 2 - BUTTON AND LED
 126:Src/main.c    ****     // A USER button triggers toggling.
 127:Src/main.c    ****     if (GPIOA->IDR & 1) 
 128:Src/main.c    ****     {
 129:Src/main.c    ****       debouncer |= 0x01;
 130:Src/main.c    ****     }
 131:Src/main.c    **** 
 132:Src/main.c    ****     // This code triggers when button is steady high!
 133:Src/main.c    ****     if (debouncer == 0x7FFFFFFF) 
 134:Src/main.c    ****     {
 135:Src/main.c    ****       GPIOC->ODR ^= ((1 << 6) | (1 << 7));
 136:Src/main.c    ****     }
 137:Src/main.c    ****   }
 138:Src/main.c    **** }
 139:Src/main.c    **** 
 140:Src/main.c    **** /** System Clock Configuration
 141:Src/main.c    **** */
 142:Src/main.c    **** void SystemClock_Config(void)
 143:Src/main.c    **** {
 144:Src/main.c    **** 
 145:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct;
 146:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct;
ARM GAS  /var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s 			page 4


 147:Src/main.c    **** 
 148:Src/main.c    ****     /**Initializes the CPU, AHB and APB busses clocks
 149:Src/main.c    ****     */
 150:Src/main.c    ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 151:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 152:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = 16;
 153:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 154:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 155:Src/main.c    ****   {
 156:Src/main.c    ****     _Error_Handler(__FILE__, __LINE__);
 157:Src/main.c    ****   }
 158:Src/main.c    **** 
 159:Src/main.c    ****     /**Initializes the CPU, AHB and APB busses clocks
 160:Src/main.c    ****     */
 161:Src/main.c    ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |RCC_CLOCKTYPE_PCLK1;
 162:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 163:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 164:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 165:Src/main.c    **** 
 166:Src/main.c    ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 167:Src/main.c    ****   {
 168:Src/main.c    ****     _Error_Handler(__FILE__, __LINE__);
 169:Src/main.c    ****   }
 170:Src/main.c    **** 
 171:Src/main.c    ****     /**Configure the Systick interrupt time
 172:Src/main.c    ****     */
 173:Src/main.c    ****   HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 174:Src/main.c    **** 
 175:Src/main.c    ****     /**Configure the Systick
 176:Src/main.c    ****     */
 177:Src/main.c    ****   HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 178:Src/main.c    **** 
 179:Src/main.c    ****   /* SysTick_IRQn interrupt configuration */
 180:Src/main.c    ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 181:Src/main.c    **** }
 182:Src/main.c    **** 
 183:Src/main.c    **** /* USER CODE BEGIN 4 */
 184:Src/main.c    **** 
 185:Src/main.c    **** /* USER CODE END 4 */
 186:Src/main.c    **** 
 187:Src/main.c    **** /**
 188:Src/main.c    ****   * @brief  This function is executed in case of error occurrence.
 189:Src/main.c    ****   * @param  None
 190:Src/main.c    ****   * @retval None
 191:Src/main.c    ****   */
 192:Src/main.c    **** void _Error_Handler(char * file, int line)
 193:Src/main.c    **** {
  27              		.loc 1 193 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.LVL0:
  34              	.L2:
 194:Src/main.c    ****   /* USER CODE BEGIN Error_Handler_Debug */
 195:Src/main.c    ****   /* User can add his own implementation to report the HAL error return state */
ARM GAS  /var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s 			page 5


 196:Src/main.c    ****   while(1)
  35              		.loc 1 196 3 view .LVU1
 197:Src/main.c    ****   {
 198:Src/main.c    ****   }
  36              		.loc 1 198 3 view .LVU2
 196:Src/main.c    ****   {
  37              		.loc 1 196 8 view .LVU3
  38 0000 FEE7     		b	.L2
  39              		.cfi_endproc
  40              	.LFE42:
  42              		.section	.rodata.SystemClock_Config.str1.4,"aMS",%progbits,1
  43              		.align	2
  44              	.LC0:
  45 0000 5372632F 		.ascii	"Src/main.c\000"
  45      6D61696E 
  45      2E6300
  46              		.global	__aeabi_uidiv
  47              		.section	.text.SystemClock_Config,"ax",%progbits
  48              		.align	1
  49              		.global	SystemClock_Config
  50              		.syntax unified
  51              		.code	16
  52              		.thumb_func
  54              	SystemClock_Config:
  55              	.LFB41:
 143:Src/main.c    **** 
  56              		.loc 1 143 1 view -0
  57              		.cfi_startproc
  58              		@ args = 0, pretend = 0, frame = 72
  59              		@ frame_needed = 0, uses_anonymous_args = 0
  60 0000 00B5     		push	{lr}
  61              	.LCFI0:
  62              		.cfi_def_cfa_offset 4
  63              		.cfi_offset 14, -4
  64 0002 93B0     		sub	sp, sp, #76
  65              	.LCFI1:
  66              		.cfi_def_cfa_offset 80
 145:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct;
  67              		.loc 1 145 3 view .LVU5
 146:Src/main.c    **** 
  68              		.loc 1 146 3 view .LVU6
 150:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  69              		.loc 1 150 3 view .LVU7
 150:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  70              		.loc 1 150 36 is_stmt 0 view .LVU8
  71 0004 0223     		movs	r3, #2
  72 0006 0593     		str	r3, [sp, #20]
 151:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = 16;
  73              		.loc 1 151 3 is_stmt 1 view .LVU9
 151:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = 16;
  74              		.loc 1 151 30 is_stmt 0 view .LVU10
  75 0008 013B     		subs	r3, r3, #1
  76 000a 0893     		str	r3, [sp, #32]
 152:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  77              		.loc 1 152 3 is_stmt 1 view .LVU11
 152:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  78              		.loc 1 152 41 is_stmt 0 view .LVU12
ARM GAS  /var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s 			page 6


  79 000c 0F33     		adds	r3, r3, #15
  80 000e 0993     		str	r3, [sp, #36]
 153:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  81              		.loc 1 153 3 is_stmt 1 view .LVU13
 153:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  82              		.loc 1 153 34 is_stmt 0 view .LVU14
  83 0010 0023     		movs	r3, #0
  84 0012 0E93     		str	r3, [sp, #56]
 154:Src/main.c    ****   {
  85              		.loc 1 154 3 is_stmt 1 view .LVU15
 154:Src/main.c    ****   {
  86              		.loc 1 154 7 is_stmt 0 view .LVU16
  87 0014 05A8     		add	r0, sp, #20
  88 0016 FFF7FEFF 		bl	HAL_RCC_OscConfig
  89              	.LVL1:
 154:Src/main.c    ****   {
  90              		.loc 1 154 6 discriminator 1 view .LVU17
  91 001a 0028     		cmp	r0, #0
  92 001c 1ED1     		bne	.L6
 161:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
  93              		.loc 1 161 3 is_stmt 1 view .LVU18
 161:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
  94              		.loc 1 161 31 is_stmt 0 view .LVU19
  95 001e 0723     		movs	r3, #7
  96 0020 0193     		str	r3, [sp, #4]
 162:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  97              		.loc 1 162 3 is_stmt 1 view .LVU20
 162:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  98              		.loc 1 162 34 is_stmt 0 view .LVU21
  99 0022 0023     		movs	r3, #0
 100 0024 0293     		str	r3, [sp, #8]
 163:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 101              		.loc 1 163 3 is_stmt 1 view .LVU22
 163:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 102              		.loc 1 163 35 is_stmt 0 view .LVU23
 103 0026 0393     		str	r3, [sp, #12]
 164:Src/main.c    **** 
 104              		.loc 1 164 3 is_stmt 1 view .LVU24
 164:Src/main.c    **** 
 105              		.loc 1 164 36 is_stmt 0 view .LVU25
 106 0028 0493     		str	r3, [sp, #16]
 166:Src/main.c    ****   {
 107              		.loc 1 166 3 is_stmt 1 view .LVU26
 166:Src/main.c    ****   {
 108              		.loc 1 166 7 is_stmt 0 view .LVU27
 109 002a 0021     		movs	r1, #0
 110 002c 01A8     		add	r0, sp, #4
 111 002e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 112              	.LVL2:
 166:Src/main.c    ****   {
 113              		.loc 1 166 6 discriminator 1 view .LVU28
 114 0032 0028     		cmp	r0, #0
 115 0034 16D1     		bne	.L7
 173:Src/main.c    **** 
 116              		.loc 1 173 3 is_stmt 1 view .LVU29
 173:Src/main.c    **** 
 117              		.loc 1 173 22 is_stmt 0 view .LVU30
ARM GAS  /var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s 			page 7


 118 0036 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 119              	.LVL3:
 173:Src/main.c    **** 
 120              		.loc 1 173 3 discriminator 1 view .LVU31
 121 003a FA21     		movs	r1, #250
 122 003c 8900     		lsls	r1, r1, #2
 123 003e FFF7FEFF 		bl	__aeabi_uidiv
 124              	.LVL4:
 125 0042 FFF7FEFF 		bl	HAL_SYSTICK_Config
 126              	.LVL5:
 177:Src/main.c    **** 
 127              		.loc 1 177 3 is_stmt 1 view .LVU32
 128 0046 0420     		movs	r0, #4
 129 0048 FFF7FEFF 		bl	HAL_SYSTICK_CLKSourceConfig
 130              	.LVL6:
 180:Src/main.c    **** }
 131              		.loc 1 180 3 view .LVU33
 132 004c 0120     		movs	r0, #1
 133 004e 0022     		movs	r2, #0
 134 0050 0021     		movs	r1, #0
 135 0052 4042     		rsbs	r0, r0, #0
 136 0054 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 137              	.LVL7:
 181:Src/main.c    **** 
 138              		.loc 1 181 1 is_stmt 0 view .LVU34
 139 0058 13B0     		add	sp, sp, #76
 140              		@ sp needed
 141 005a 00BD     		pop	{pc}
 142              	.L6:
 156:Src/main.c    ****   }
 143              		.loc 1 156 5 is_stmt 1 view .LVU35
 144 005c 0348     		ldr	r0, .L8
 145 005e 9C21     		movs	r1, #156
 146 0060 FFF7FEFF 		bl	_Error_Handler
 147              	.LVL8:
 148              	.L7:
 168:Src/main.c    ****   }
 149              		.loc 1 168 5 view .LVU36
 150 0064 0148     		ldr	r0, .L8
 151 0066 A821     		movs	r1, #168
 152 0068 FFF7FEFF 		bl	_Error_Handler
 153              	.LVL9:
 154              	.L9:
 155              		.align	2
 156              	.L8:
 157 006c 00000000 		.word	.LC0
 158              		.cfi_endproc
 159              	.LFE41:
 161              		.section	.text.main,"ax",%progbits
 162              		.align	1
 163              		.global	main
 164              		.syntax unified
 165              		.code	16
 166              		.thumb_func
 168              	main:
 169              	.LFB40:
  73:Src/main.c    ****   HAL_Init(); // Reset of all peripherals, init the Flash and Systick
ARM GAS  /var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s 			page 8


 170              		.loc 1 73 1 view -0
 171              		.cfi_startproc
 172              		@ args = 0, pretend = 0, frame = 0
 173              		@ frame_needed = 0, uses_anonymous_args = 0
 174 0000 70B5     		push	{r4, r5, r6, lr}
 175              	.LCFI2:
 176              		.cfi_def_cfa_offset 16
 177              		.cfi_offset 4, -16
 178              		.cfi_offset 5, -12
 179              		.cfi_offset 6, -8
 180              		.cfi_offset 14, -4
  74:Src/main.c    ****   SystemClock_Config(); //Configure the system clock
 181              		.loc 1 74 3 view .LVU38
 182 0002 FFF7FEFF 		bl	HAL_Init
 183              	.LVL10:
  75:Src/main.c    **** 
 184              		.loc 1 75 3 view .LVU39
 185 0006 FFF7FEFF 		bl	SystemClock_Config
 186              	.LVL11:
  77:Src/main.c    ****   RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 187              		.loc 1 77 3 view .LVU40
  77:Src/main.c    ****   RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 188              		.loc 1 77 6 is_stmt 0 view .LVU41
 189 000a 454B     		ldr	r3, .L18
 190 000c 5969     		ldr	r1, [r3, #20]
  77:Src/main.c    ****   RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 191              		.loc 1 77 15 view .LVU42
 192 000e 8022     		movs	r2, #128
 193 0010 1203     		lsls	r2, r2, #12
 194 0012 0A43     		orrs	r2, r1
 195 0014 5A61     		str	r2, [r3, #20]
  78:Src/main.c    **** 
 196              		.loc 1 78 3 is_stmt 1 view .LVU43
  78:Src/main.c    **** 
 197              		.loc 1 78 6 is_stmt 0 view .LVU44
 198 0016 5969     		ldr	r1, [r3, #20]
  78:Src/main.c    **** 
 199              		.loc 1 78 15 view .LVU45
 200 0018 8022     		movs	r2, #128
 201 001a 9202     		lsls	r2, r2, #10
 202 001c 0A43     		orrs	r2, r1
 203 001e 5A61     		str	r2, [r3, #20]
  82:Src/main.c    ****   GPIOC->MODER |= (1 << 12);
 204              		.loc 1 82 3 is_stmt 1 view .LVU46
  82:Src/main.c    ****   GPIOC->MODER |= (1 << 12);
 205              		.loc 1 82 8 is_stmt 0 view .LVU47
 206 0020 404B     		ldr	r3, .L18+4
 207 0022 1A68     		ldr	r2, [r3]
  82:Src/main.c    ****   GPIOC->MODER |= (1 << 12);
 208              		.loc 1 82 16 view .LVU48
 209 0024 4048     		ldr	r0, .L18+8
 210 0026 0240     		ands	r2, r0
 211 0028 1A60     		str	r2, [r3]
  83:Src/main.c    ****   GPIOC->OTYPER &= ~(1 << 8);
 212              		.loc 1 83 3 is_stmt 1 view .LVU49
  83:Src/main.c    ****   GPIOC->OTYPER &= ~(1 << 8);
 213              		.loc 1 83 8 is_stmt 0 view .LVU50
ARM GAS  /var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s 			page 9


 214 002a 1968     		ldr	r1, [r3]
  83:Src/main.c    ****   GPIOC->OTYPER &= ~(1 << 8);
 215              		.loc 1 83 16 view .LVU51
 216 002c 8022     		movs	r2, #128
 217 002e 5201     		lsls	r2, r2, #5
 218 0030 0A43     		orrs	r2, r1
 219 0032 1A60     		str	r2, [r3]
  84:Src/main.c    ****   GPIOC->OSPEEDR &= ~(1 << 12);
 220              		.loc 1 84 3 is_stmt 1 view .LVU52
  84:Src/main.c    ****   GPIOC->OSPEEDR &= ~(1 << 12);
 221              		.loc 1 84 8 is_stmt 0 view .LVU53
 222 0034 5A68     		ldr	r2, [r3, #4]
  84:Src/main.c    ****   GPIOC->OSPEEDR &= ~(1 << 12);
 223              		.loc 1 84 17 view .LVU54
 224 0036 3D49     		ldr	r1, .L18+12
 225 0038 0A40     		ands	r2, r1
 226 003a 5A60     		str	r2, [r3, #4]
  85:Src/main.c    ****   GPIOC->PUPDR &= ~(1 << 13);
 227              		.loc 1 85 3 is_stmt 1 view .LVU55
  85:Src/main.c    ****   GPIOC->PUPDR &= ~(1 << 13);
 228              		.loc 1 85 8 is_stmt 0 view .LVU56
 229 003c 9A68     		ldr	r2, [r3, #8]
  85:Src/main.c    ****   GPIOC->PUPDR &= ~(1 << 13);
 230              		.loc 1 85 18 view .LVU57
 231 003e 3C49     		ldr	r1, .L18+16
 232 0040 0A40     		ands	r2, r1
 233 0042 9A60     		str	r2, [r3, #8]
  86:Src/main.c    ****   GPIOC->PUPDR &= ~(1 << 12);
 234              		.loc 1 86 3 is_stmt 1 view .LVU58
  86:Src/main.c    ****   GPIOC->PUPDR &= ~(1 << 12);
 235              		.loc 1 86 8 is_stmt 0 view .LVU59
 236 0044 DA68     		ldr	r2, [r3, #12]
  86:Src/main.c    ****   GPIOC->PUPDR &= ~(1 << 12);
 237              		.loc 1 86 16 view .LVU60
 238 0046 0240     		ands	r2, r0
 239 0048 DA60     		str	r2, [r3, #12]
  87:Src/main.c    ****   GPIOC->ODR |= (1 << 6);
 240              		.loc 1 87 3 is_stmt 1 view .LVU61
  87:Src/main.c    ****   GPIOC->ODR |= (1 << 6);
 241              		.loc 1 87 8 is_stmt 0 view .LVU62
 242 004a DA68     		ldr	r2, [r3, #12]
  87:Src/main.c    ****   GPIOC->ODR |= (1 << 6);
 243              		.loc 1 87 16 view .LVU63
 244 004c 0A40     		ands	r2, r1
 245 004e DA60     		str	r2, [r3, #12]
  88:Src/main.c    **** 
 246              		.loc 1 88 3 is_stmt 1 view .LVU64
  88:Src/main.c    **** 
 247              		.loc 1 88 8 is_stmt 0 view .LVU65
 248 0050 5A69     		ldr	r2, [r3, #20]
  88:Src/main.c    **** 
 249              		.loc 1 88 14 view .LVU66
 250 0052 4021     		movs	r1, #64
 251 0054 0A43     		orrs	r2, r1
 252 0056 5A61     		str	r2, [r3, #20]
  91:Src/main.c    ****   GPIOC->MODER |= (1 << 14);
 253              		.loc 1 91 3 is_stmt 1 view .LVU67
ARM GAS  /var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s 			page 10


  91:Src/main.c    ****   GPIOC->MODER |= (1 << 14);
 254              		.loc 1 91 8 is_stmt 0 view .LVU68
 255 0058 1A68     		ldr	r2, [r3]
  91:Src/main.c    ****   GPIOC->MODER |= (1 << 14);
 256              		.loc 1 91 16 view .LVU69
 257 005a 3648     		ldr	r0, .L18+20
 258 005c 0240     		ands	r2, r0
 259 005e 1A60     		str	r2, [r3]
  92:Src/main.c    ****   GPIOC->OTYPER &= ~(1 << 7);
 260              		.loc 1 92 3 is_stmt 1 view .LVU70
  92:Src/main.c    ****   GPIOC->OTYPER &= ~(1 << 7);
 261              		.loc 1 92 8 is_stmt 0 view .LVU71
 262 0060 1968     		ldr	r1, [r3]
  92:Src/main.c    ****   GPIOC->OTYPER &= ~(1 << 7);
 263              		.loc 1 92 16 view .LVU72
 264 0062 8022     		movs	r2, #128
 265 0064 D201     		lsls	r2, r2, #7
 266 0066 0A43     		orrs	r2, r1
 267 0068 1A60     		str	r2, [r3]
  93:Src/main.c    ****   GPIOC->OSPEEDR &= ~(1 << 14);
 268              		.loc 1 93 3 is_stmt 1 view .LVU73
  93:Src/main.c    ****   GPIOC->OSPEEDR &= ~(1 << 14);
 269              		.loc 1 93 8 is_stmt 0 view .LVU74
 270 006a 5A68     		ldr	r2, [r3, #4]
  93:Src/main.c    ****   GPIOC->OSPEEDR &= ~(1 << 14);
 271              		.loc 1 93 17 view .LVU75
 272 006c 8021     		movs	r1, #128
 273 006e 8A43     		bics	r2, r1
 274 0070 5A60     		str	r2, [r3, #4]
  94:Src/main.c    ****   GPIOC->PUPDR &= ~(1 << 15);
 275              		.loc 1 94 3 is_stmt 1 view .LVU76
  94:Src/main.c    ****   GPIOC->PUPDR &= ~(1 << 15);
 276              		.loc 1 94 8 is_stmt 0 view .LVU77
 277 0072 9A68     		ldr	r2, [r3, #8]
  94:Src/main.c    ****   GPIOC->PUPDR &= ~(1 << 15);
 278              		.loc 1 94 18 view .LVU78
 279 0074 3049     		ldr	r1, .L18+24
 280 0076 0A40     		ands	r2, r1
 281 0078 9A60     		str	r2, [r3, #8]
  95:Src/main.c    ****   GPIOC->PUPDR &= ~(1 << 14);
 282              		.loc 1 95 3 is_stmt 1 view .LVU79
  95:Src/main.c    ****   GPIOC->PUPDR &= ~(1 << 14);
 283              		.loc 1 95 8 is_stmt 0 view .LVU80
 284 007a DA68     		ldr	r2, [r3, #12]
  95:Src/main.c    ****   GPIOC->PUPDR &= ~(1 << 14);
 285              		.loc 1 95 16 view .LVU81
 286 007c 0240     		ands	r2, r0
 287 007e DA60     		str	r2, [r3, #12]
  96:Src/main.c    **** 
 288              		.loc 1 96 3 is_stmt 1 view .LVU82
  96:Src/main.c    **** 
 289              		.loc 1 96 8 is_stmt 0 view .LVU83
 290 0080 DA68     		ldr	r2, [r3, #12]
  96:Src/main.c    **** 
 291              		.loc 1 96 16 view .LVU84
 292 0082 0A40     		ands	r2, r1
 293 0084 DA60     		str	r2, [r3, #12]
ARM GAS  /var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s 			page 11


  99:Src/main.c    ****   GPIOA->MODER &= ~(1 << 1);
 294              		.loc 1 99 3 is_stmt 1 view .LVU85
  99:Src/main.c    ****   GPIOA->MODER &= ~(1 << 1);
 295              		.loc 1 99 8 is_stmt 0 view .LVU86
 296 0086 9023     		movs	r3, #144
 297 0088 DB05     		lsls	r3, r3, #23
 298 008a 1A68     		ldr	r2, [r3]
  99:Src/main.c    ****   GPIOA->MODER &= ~(1 << 1);
 299              		.loc 1 99 16 view .LVU87
 300 008c 0121     		movs	r1, #1
 301 008e 8A43     		bics	r2, r1
 302 0090 1A60     		str	r2, [r3]
 100:Src/main.c    ****   GPIOA->OSPEEDR &= ~(1 << 0);
 303              		.loc 1 100 3 is_stmt 1 view .LVU88
 100:Src/main.c    ****   GPIOA->OSPEEDR &= ~(1 << 0);
 304              		.loc 1 100 8 is_stmt 0 view .LVU89
 305 0092 1A68     		ldr	r2, [r3]
 100:Src/main.c    ****   GPIOA->OSPEEDR &= ~(1 << 0);
 306              		.loc 1 100 16 view .LVU90
 307 0094 0220     		movs	r0, #2
 308 0096 8243     		bics	r2, r0
 309 0098 1A60     		str	r2, [r3]
 101:Src/main.c    ****   GPIOA->PUPDR |= (1 << 1);
 310              		.loc 1 101 3 is_stmt 1 view .LVU91
 101:Src/main.c    ****   GPIOA->PUPDR |= (1 << 1);
 311              		.loc 1 101 8 is_stmt 0 view .LVU92
 312 009a 9A68     		ldr	r2, [r3, #8]
 101:Src/main.c    ****   GPIOA->PUPDR |= (1 << 1);
 313              		.loc 1 101 18 view .LVU93
 314 009c 8A43     		bics	r2, r1
 315 009e 9A60     		str	r2, [r3, #8]
 102:Src/main.c    ****   GPIOA->PUPDR &= ~(1 << 0);
 316              		.loc 1 102 3 is_stmt 1 view .LVU94
 102:Src/main.c    ****   GPIOA->PUPDR &= ~(1 << 0);
 317              		.loc 1 102 8 is_stmt 0 view .LVU95
 318 00a0 DA68     		ldr	r2, [r3, #12]
 102:Src/main.c    ****   GPIOA->PUPDR &= ~(1 << 0);
 319              		.loc 1 102 16 view .LVU96
 320 00a2 0243     		orrs	r2, r0
 321 00a4 DA60     		str	r2, [r3, #12]
 103:Src/main.c    **** 
 322              		.loc 1 103 3 is_stmt 1 view .LVU97
 103:Src/main.c    **** 
 323              		.loc 1 103 8 is_stmt 0 view .LVU98
 324 00a6 DA68     		ldr	r2, [r3, #12]
 103:Src/main.c    **** 
 325              		.loc 1 103 16 view .LVU99
 326 00a8 8A43     		bics	r2, r1
 327 00aa DA60     		str	r2, [r3, #12]
 105:Src/main.c    **** 
 328              		.loc 1 105 3 is_stmt 1 view .LVU100
 329              	.LVL12:
 105:Src/main.c    **** 
 330              		.loc 1 105 12 is_stmt 0 view .LVU101
 331 00ac 0025     		movs	r5, #0
 332 00ae 02E0     		b	.L11
 333              	.LVL13:
ARM GAS  /var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s 			page 12


 334              	.L13:
 133:Src/main.c    ****     {
 335              		.loc 1 133 5 is_stmt 1 view .LVU102
 133:Src/main.c    ****     {
 336              		.loc 1 133 8 is_stmt 0 view .LVU103
 337 00b0 224B     		ldr	r3, .L18+28
 338 00b2 9D42     		cmp	r5, r3
 339 00b4 2DD0     		beq	.L17
 340              	.LVL14:
 341              	.L11:
 107:Src/main.c    ****     debouncer = (debouncer << 1);
 342              		.loc 1 107 3 is_stmt 1 view .LVU104
 108:Src/main.c    **** 
 343              		.loc 1 108 5 view .LVU105
 108:Src/main.c    **** 
 344              		.loc 1 108 15 is_stmt 0 view .LVU106
 345 00b6 6D00     		lsls	r5, r5, #1
 346              	.LVL15:
 111:Src/main.c    ****     HAL_Delay(120); // Delay 120ms
 347              		.loc 1 111 5 is_stmt 1 view .LVU107
 111:Src/main.c    ****     HAL_Delay(120); // Delay 120ms
 348              		.loc 1 111 10 is_stmt 0 view .LVU108
 349 00b8 1A4C     		ldr	r4, .L18+4
 350 00ba 6369     		ldr	r3, [r4, #20]
 111:Src/main.c    ****     HAL_Delay(120); // Delay 120ms
 351              		.loc 1 111 16 view .LVU109
 352 00bc 4026     		movs	r6, #64
 353 00be 3343     		orrs	r3, r6
 354 00c0 6361     		str	r3, [r4, #20]
 112:Src/main.c    ****     GPIOC->ODR &= ~(1 << 6);
 355              		.loc 1 112 5 is_stmt 1 view .LVU110
 356 00c2 7820     		movs	r0, #120
 357 00c4 FFF7FEFF 		bl	HAL_Delay
 358              	.LVL16:
 113:Src/main.c    ****     HAL_Delay(120); // Delay 120ms
 359              		.loc 1 113 5 view .LVU111
 113:Src/main.c    ****     HAL_Delay(120); // Delay 120ms
 360              		.loc 1 113 10 is_stmt 0 view .LVU112
 361 00c8 6369     		ldr	r3, [r4, #20]
 113:Src/main.c    ****     HAL_Delay(120); // Delay 120ms
 362              		.loc 1 113 16 view .LVU113
 363 00ca B343     		bics	r3, r6
 364 00cc 6361     		str	r3, [r4, #20]
 114:Src/main.c    ****     GPIOC->ODR |= (1 << 7);
 365              		.loc 1 114 5 is_stmt 1 view .LVU114
 366 00ce 7820     		movs	r0, #120
 367 00d0 FFF7FEFF 		bl	HAL_Delay
 368              	.LVL17:
 115:Src/main.c    ****     HAL_Delay(120); // Delay 120ms
 369              		.loc 1 115 5 view .LVU115
 115:Src/main.c    ****     HAL_Delay(120); // Delay 120ms
 370              		.loc 1 115 10 is_stmt 0 view .LVU116
 371 00d4 6369     		ldr	r3, [r4, #20]
 115:Src/main.c    ****     HAL_Delay(120); // Delay 120ms
 372              		.loc 1 115 16 view .LVU117
 373 00d6 4036     		adds	r6, r6, #64
 374 00d8 3343     		orrs	r3, r6
ARM GAS  /var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s 			page 13


 375 00da 6361     		str	r3, [r4, #20]
 116:Src/main.c    ****     GPIOC->ODR &= ~(1 << 7);
 376              		.loc 1 116 5 is_stmt 1 view .LVU118
 377 00dc 7820     		movs	r0, #120
 378 00de FFF7FEFF 		bl	HAL_Delay
 379              	.LVL18:
 117:Src/main.c    ****     HAL_Delay(120); // Delay 120ms
 380              		.loc 1 117 5 view .LVU119
 117:Src/main.c    ****     HAL_Delay(120); // Delay 120ms
 381              		.loc 1 117 10 is_stmt 0 view .LVU120
 382 00e2 6369     		ldr	r3, [r4, #20]
 117:Src/main.c    ****     HAL_Delay(120); // Delay 120ms
 383              		.loc 1 117 16 view .LVU121
 384 00e4 B343     		bics	r3, r6
 385 00e6 6361     		str	r3, [r4, #20]
 118:Src/main.c    **** 
 386              		.loc 1 118 5 is_stmt 1 view .LVU122
 387 00e8 7820     		movs	r0, #120
 388 00ea FFF7FEFF 		bl	HAL_Delay
 389              	.LVL19:
 120:Src/main.c    ****     {
 390              		.loc 1 120 5 view .LVU123
 120:Src/main.c    ****     {
 391              		.loc 1 120 14 is_stmt 0 view .LVU124
 392 00ee 9023     		movs	r3, #144
 393 00f0 DB05     		lsls	r3, r3, #23
 394 00f2 1B69     		ldr	r3, [r3, #16]
 120:Src/main.c    ****     {
 395              		.loc 1 120 8 view .LVU125
 396 00f4 DB07     		lsls	r3, r3, #31
 397 00f6 04D5     		bpl	.L12
 122:Src/main.c    ****     }
 398              		.loc 1 122 7 is_stmt 1 view .LVU126
 122:Src/main.c    ****     }
 399              		.loc 1 122 12 is_stmt 0 view .LVU127
 400 00f8 6169     		ldr	r1, [r4, #20]
 122:Src/main.c    ****     }
 401              		.loc 1 122 18 view .LVU128
 402 00fa 8023     		movs	r3, #128
 403 00fc 5B00     		lsls	r3, r3, #1
 404 00fe 0B43     		orrs	r3, r1
 405 0100 6361     		str	r3, [r4, #20]
 406              	.L12:
 127:Src/main.c    ****     {
 407              		.loc 1 127 5 is_stmt 1 view .LVU129
 127:Src/main.c    ****     {
 408              		.loc 1 127 14 is_stmt 0 view .LVU130
 409 0102 9023     		movs	r3, #144
 410 0104 DB05     		lsls	r3, r3, #23
 411 0106 1B69     		ldr	r3, [r3, #16]
 127:Src/main.c    ****     {
 412              		.loc 1 127 8 view .LVU131
 413 0108 DB07     		lsls	r3, r3, #31
 414 010a D1D5     		bpl	.L13
 129:Src/main.c    ****     }
 415              		.loc 1 129 7 is_stmt 1 view .LVU132
 129:Src/main.c    ****     }
ARM GAS  /var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s 			page 14


 416              		.loc 1 129 17 is_stmt 0 view .LVU133
 417 010c 0123     		movs	r3, #1
 418 010e 1D43     		orrs	r5, r3
 419              	.LVL20:
 129:Src/main.c    ****     }
 420              		.loc 1 129 17 view .LVU134
 421 0110 CEE7     		b	.L13
 422              	.L17:
 135:Src/main.c    ****     }
 423              		.loc 1 135 7 is_stmt 1 view .LVU135
 135:Src/main.c    ****     }
 424              		.loc 1 135 12 is_stmt 0 view .LVU136
 425 0112 044A     		ldr	r2, .L18+4
 426 0114 5369     		ldr	r3, [r2, #20]
 135:Src/main.c    ****     }
 427              		.loc 1 135 18 view .LVU137
 428 0116 C021     		movs	r1, #192
 429 0118 4B40     		eors	r3, r1
 430 011a 5361     		str	r3, [r2, #20]
 431 011c CBE7     		b	.L11
 432              	.L19:
 433 011e C046     		.align	2
 434              	.L18:
 435 0120 00100240 		.word	1073876992
 436 0124 00080048 		.word	1207961600
 437 0128 FFDFFFFF 		.word	-8193
 438 012c FFFEFFFF 		.word	-257
 439 0130 FFEFFFFF 		.word	-4097
 440 0134 FF7FFFFF 		.word	-32769
 441 0138 FFBFFFFF 		.word	-16385
 442 013c FFFFFF7F 		.word	2147483647
 443              		.cfi_endproc
 444              	.LFE40:
 446              		.text
 447              	.Letext0:
 448              		.file 2 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h"
 449              		.file 3 "/Applications/ArmGNUToolchain/13.2.Rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 450              		.file 4 "/Applications/ArmGNUToolchain/13.2.Rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 451              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 452              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 453              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 454              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
ARM GAS  /var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s:19     .text._Error_Handler:00000000 $t
/var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s:25     .text._Error_Handler:00000000 _Error_Handler
/var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s:43     .rodata.SystemClock_Config.str1.4:00000000 $d
/var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s:48     .text.SystemClock_Config:00000000 $t
/var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s:54     .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s:157    .text.SystemClock_Config:0000006c $d
/var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s:162    .text.main:00000000 $t
/var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s:168    .text.main:00000000 main
/var/folders/p5/kmhjbybn0dlg720ptw11fhww0000gn/T//ccmFJLLd.s:435    .text.main:00000120 $d

UNDEFINED SYMBOLS
__aeabi_uidiv
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCC_GetHCLKFreq
HAL_SYSTICK_Config
HAL_SYSTICK_CLKSourceConfig
HAL_NVIC_SetPriority
HAL_Init
HAL_Delay
