{/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/testbench/tb_GECKO.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/testbench/tb_GECKO.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity tb_GECKO
-- Compiling architecture testbench of tb_GECKO
-- Loading entity GECKO

} {} {}} {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/RAM.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/RAM.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity RAM
-- Compiling architecture synth of RAM

} {} {}} {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/CPU.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/CPU.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity CPU
-- Compiling architecture bdf_type of CPU

} {} {}} {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/LEDs.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/LEDs.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity LEDs
-- Compiling architecture synth of LEDs

} {} {}} {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/mux2x32.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/mux2x32.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux2x32
-- Compiling architecture synth of mux2x32

} {} {}} {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/GECKO.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/GECKO.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity GECKO
-- Compiling architecture bdf_type of GECKO

} {} {}} {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/mux2x16.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/mux2x16.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux2x16
-- Compiling architecture synth of mux2x16

} {} {}} {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/shift_unit.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/shift_unit.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity shift_unit
-- Compiling architecture synth of shift_unit

} {} {}} {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/logic_unit.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/logic_unit.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity logic_unit
-- Compiling architecture synth of logic_unit

} {} {}} {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/rgb_led96.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/rgb_led96.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package pack
-- Compiling package body pack
-- Loading package pack
-- Loading package pack
-- Compiling entity rgb_led96
-- Compiling architecture arch of rgb_led96

} {} {}} {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/decoder.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/decoder.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity decoder
-- Compiling architecture synth of decoder

} {} {}} {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/ROM_Block.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/ROM_Block.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ROM_Block
-- Compiling architecture SYN of rom_block

} {} {}} {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/extend.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/extend.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity extend
-- Compiling architecture synth of extend

} {} {}} {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/comparator.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/comparator.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity comparator
-- Compiling architecture synth of comparator

} {} {}} {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/mux2x5.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/mux2x5.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux2x5
-- Compiling architecture synth of mux2x5

} {} {}} {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/ALU.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/ALU.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ALU
-- Compiling architecture bdf_type of ALU

} {} {}} {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/add_sub.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/add_sub.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity add_sub
-- Compiling architecture synth of add_sub

} {} {}} {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/multiplexer.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/multiplexer.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity multiplexer
-- Compiling architecture synth of multiplexer

} {} {}} {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/PC.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/PC.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity PC
-- Compiling architecture synth of PC

} {} {}} {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/IR.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/IR.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity IR
-- Compiling architecture synth of IR

} {} {}} {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/register_file.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/register_file.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity register_file
-- Compiling architecture synth of register_file

} {} {}} {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/controller.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/controller.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity controller
-- Compiling architecture synth of controller

} {} {}} {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/ROM.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/ROM.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ROM
-- Compiling architecture synth of ROM

} {} {}} {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/buttons.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/template/TP CompArch cpu Comp/TPCompArch/template/vhdl/buttons.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity buttons
-- Compiling architecture synth of buttons

} {} {}}
