Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Dec  9 14:44:15 2023
| Host         : Hungmaosong running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file VGA_TOP_timing_summary_routed.rpt -rpx VGA_TOP_timing_summary_routed.rpx
| Design       : VGA_TOP
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.716        0.000                      0                   30        0.147        0.000                      0                   30        3.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       35.716        0.000                      0                   30        0.147        0.000                      0                   30       19.500        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.716ns  (required time - arrival time)
  Source:                 vga_ctrl_0/vcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.890ns (22.493%)  route 3.067ns (77.507%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.878    -0.734    vga_ctrl_0/CLK
    SLICE_X108Y45        FDCE                                         r  vga_ctrl_0/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDCE (Prop_fdce_C_Q)         0.518    -0.216 f  vga_ctrl_0/vcount_reg[5]/Q
                         net (fo=14, routed)          1.005     0.790    vga_ctrl_0/vcount_reg_n_0_[5]
    SLICE_X112Y46        LUT2 (Prop_lut2_I1_O)        0.124     0.914 f  vga_ctrl_0/vcount[9]_i_6/O
                         net (fo=1, routed)           0.399     1.313    vga_ctrl_0/vcount[9]_i_6_n_0
    SLICE_X111Y46        LUT6 (Prop_lut6_I1_O)        0.124     1.437 f  vga_ctrl_0/vcount[9]_i_3/O
                         net (fo=4, routed)           0.734     2.172    vga_ctrl_0/vcount[9]_i_3_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I2_O)        0.124     2.296 r  vga_ctrl_0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.928     3.223    vga_ctrl_0/vcount[9]_i_1_n_0
    SLICE_X109Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.697    38.624    vga_ctrl_0/CLK
    SLICE_X109Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[0]/C
                         clock pessimism              0.618    39.241    
                         clock uncertainty           -0.098    39.144    
    SLICE_X109Y46        FDCE (Setup_fdce_C_CE)      -0.205    38.939    vga_ctrl_0/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         38.939    
                         arrival time                          -3.223    
  -------------------------------------------------------------------
                         slack                                 35.716    

Slack (MET) :             35.716ns  (required time - arrival time)
  Source:                 vga_ctrl_0/vcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.890ns (22.493%)  route 3.067ns (77.507%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.878    -0.734    vga_ctrl_0/CLK
    SLICE_X108Y45        FDCE                                         r  vga_ctrl_0/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDCE (Prop_fdce_C_Q)         0.518    -0.216 f  vga_ctrl_0/vcount_reg[5]/Q
                         net (fo=14, routed)          1.005     0.790    vga_ctrl_0/vcount_reg_n_0_[5]
    SLICE_X112Y46        LUT2 (Prop_lut2_I1_O)        0.124     0.914 f  vga_ctrl_0/vcount[9]_i_6/O
                         net (fo=1, routed)           0.399     1.313    vga_ctrl_0/vcount[9]_i_6_n_0
    SLICE_X111Y46        LUT6 (Prop_lut6_I1_O)        0.124     1.437 f  vga_ctrl_0/vcount[9]_i_3/O
                         net (fo=4, routed)           0.734     2.172    vga_ctrl_0/vcount[9]_i_3_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I2_O)        0.124     2.296 r  vga_ctrl_0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.928     3.223    vga_ctrl_0/vcount[9]_i_1_n_0
    SLICE_X109Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.697    38.624    vga_ctrl_0/CLK
    SLICE_X109Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[2]/C
                         clock pessimism              0.618    39.241    
                         clock uncertainty           -0.098    39.144    
    SLICE_X109Y46        FDCE (Setup_fdce_C_CE)      -0.205    38.939    vga_ctrl_0/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         38.939    
                         arrival time                          -3.223    
  -------------------------------------------------------------------
                         slack                                 35.716    

Slack (MET) :             35.941ns  (required time - arrival time)
  Source:                 vga_ctrl_0/vcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.890ns (23.623%)  route 2.878ns (76.377%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.878    -0.734    vga_ctrl_0/CLK
    SLICE_X108Y45        FDCE                                         r  vga_ctrl_0/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDCE (Prop_fdce_C_Q)         0.518    -0.216 f  vga_ctrl_0/vcount_reg[5]/Q
                         net (fo=14, routed)          1.005     0.790    vga_ctrl_0/vcount_reg_n_0_[5]
    SLICE_X112Y46        LUT2 (Prop_lut2_I1_O)        0.124     0.914 f  vga_ctrl_0/vcount[9]_i_6/O
                         net (fo=1, routed)           0.399     1.313    vga_ctrl_0/vcount[9]_i_6_n_0
    SLICE_X111Y46        LUT6 (Prop_lut6_I1_O)        0.124     1.437 f  vga_ctrl_0/vcount[9]_i_3/O
                         net (fo=4, routed)           0.734     2.172    vga_ctrl_0/vcount[9]_i_3_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I2_O)        0.124     2.296 r  vga_ctrl_0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.738     3.034    vga_ctrl_0/vcount[9]_i_1_n_0
    SLICE_X108Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.697    38.624    vga_ctrl_0/CLK
    SLICE_X108Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[3]/C
                         clock pessimism              0.618    39.241    
                         clock uncertainty           -0.098    39.144    
    SLICE_X108Y46        FDCE (Setup_fdce_C_CE)      -0.169    38.975    vga_ctrl_0/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         38.975    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                 35.941    

Slack (MET) :             35.941ns  (required time - arrival time)
  Source:                 vga_ctrl_0/vcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.890ns (23.623%)  route 2.878ns (76.377%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.878    -0.734    vga_ctrl_0/CLK
    SLICE_X108Y45        FDCE                                         r  vga_ctrl_0/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDCE (Prop_fdce_C_Q)         0.518    -0.216 f  vga_ctrl_0/vcount_reg[5]/Q
                         net (fo=14, routed)          1.005     0.790    vga_ctrl_0/vcount_reg_n_0_[5]
    SLICE_X112Y46        LUT2 (Prop_lut2_I1_O)        0.124     0.914 f  vga_ctrl_0/vcount[9]_i_6/O
                         net (fo=1, routed)           0.399     1.313    vga_ctrl_0/vcount[9]_i_6_n_0
    SLICE_X111Y46        LUT6 (Prop_lut6_I1_O)        0.124     1.437 f  vga_ctrl_0/vcount[9]_i_3/O
                         net (fo=4, routed)           0.734     2.172    vga_ctrl_0/vcount[9]_i_3_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I2_O)        0.124     2.296 r  vga_ctrl_0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.738     3.034    vga_ctrl_0/vcount[9]_i_1_n_0
    SLICE_X108Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.697    38.624    vga_ctrl_0/CLK
    SLICE_X108Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[7]/C
                         clock pessimism              0.618    39.241    
                         clock uncertainty           -0.098    39.144    
    SLICE_X108Y46        FDCE (Setup_fdce_C_CE)      -0.169    38.975    vga_ctrl_0/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         38.975    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                 35.941    

Slack (MET) :             35.941ns  (required time - arrival time)
  Source:                 vga_ctrl_0/vcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.890ns (23.623%)  route 2.878ns (76.377%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.878    -0.734    vga_ctrl_0/CLK
    SLICE_X108Y45        FDCE                                         r  vga_ctrl_0/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDCE (Prop_fdce_C_Q)         0.518    -0.216 f  vga_ctrl_0/vcount_reg[5]/Q
                         net (fo=14, routed)          1.005     0.790    vga_ctrl_0/vcount_reg_n_0_[5]
    SLICE_X112Y46        LUT2 (Prop_lut2_I1_O)        0.124     0.914 f  vga_ctrl_0/vcount[9]_i_6/O
                         net (fo=1, routed)           0.399     1.313    vga_ctrl_0/vcount[9]_i_6_n_0
    SLICE_X111Y46        LUT6 (Prop_lut6_I1_O)        0.124     1.437 f  vga_ctrl_0/vcount[9]_i_3/O
                         net (fo=4, routed)           0.734     2.172    vga_ctrl_0/vcount[9]_i_3_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I2_O)        0.124     2.296 r  vga_ctrl_0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.738     3.034    vga_ctrl_0/vcount[9]_i_1_n_0
    SLICE_X108Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.697    38.624    vga_ctrl_0/CLK
    SLICE_X108Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[8]/C
                         clock pessimism              0.618    39.241    
                         clock uncertainty           -0.098    39.144    
    SLICE_X108Y46        FDCE (Setup_fdce_C_CE)      -0.169    38.975    vga_ctrl_0/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         38.975    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                 35.941    

Slack (MET) :             35.941ns  (required time - arrival time)
  Source:                 vga_ctrl_0/vcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.890ns (23.623%)  route 2.878ns (76.377%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.878    -0.734    vga_ctrl_0/CLK
    SLICE_X108Y45        FDCE                                         r  vga_ctrl_0/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDCE (Prop_fdce_C_Q)         0.518    -0.216 f  vga_ctrl_0/vcount_reg[5]/Q
                         net (fo=14, routed)          1.005     0.790    vga_ctrl_0/vcount_reg_n_0_[5]
    SLICE_X112Y46        LUT2 (Prop_lut2_I1_O)        0.124     0.914 f  vga_ctrl_0/vcount[9]_i_6/O
                         net (fo=1, routed)           0.399     1.313    vga_ctrl_0/vcount[9]_i_6_n_0
    SLICE_X111Y46        LUT6 (Prop_lut6_I1_O)        0.124     1.437 f  vga_ctrl_0/vcount[9]_i_3/O
                         net (fo=4, routed)           0.734     2.172    vga_ctrl_0/vcount[9]_i_3_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I2_O)        0.124     2.296 r  vga_ctrl_0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.738     3.034    vga_ctrl_0/vcount[9]_i_1_n_0
    SLICE_X108Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.697    38.624    vga_ctrl_0/CLK
    SLICE_X108Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[9]/C
                         clock pessimism              0.618    39.241    
                         clock uncertainty           -0.098    39.144    
    SLICE_X108Y46        FDCE (Setup_fdce_C_CE)      -0.169    38.975    vga_ctrl_0/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         38.975    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                 35.941    

Slack (MET) :             36.113ns  (required time - arrival time)
  Source:                 vga_ctrl_0/vcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.890ns (24.582%)  route 2.731ns (75.418%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.878    -0.734    vga_ctrl_0/CLK
    SLICE_X108Y45        FDCE                                         r  vga_ctrl_0/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDCE (Prop_fdce_C_Q)         0.518    -0.216 f  vga_ctrl_0/vcount_reg[5]/Q
                         net (fo=14, routed)          1.005     0.790    vga_ctrl_0/vcount_reg_n_0_[5]
    SLICE_X112Y46        LUT2 (Prop_lut2_I1_O)        0.124     0.914 f  vga_ctrl_0/vcount[9]_i_6/O
                         net (fo=1, routed)           0.399     1.313    vga_ctrl_0/vcount[9]_i_6_n_0
    SLICE_X111Y46        LUT6 (Prop_lut6_I1_O)        0.124     1.437 f  vga_ctrl_0/vcount[9]_i_3/O
                         net (fo=4, routed)           0.734     2.172    vga_ctrl_0/vcount[9]_i_3_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I2_O)        0.124     2.296 r  vga_ctrl_0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.591     2.887    vga_ctrl_0/vcount[9]_i_1_n_0
    SLICE_X108Y45        FDCE                                         r  vga_ctrl_0/vcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.697    38.624    vga_ctrl_0/CLK
    SLICE_X108Y45        FDCE                                         r  vga_ctrl_0/vcount_reg[1]/C
                         clock pessimism              0.643    39.266    
                         clock uncertainty           -0.098    39.169    
    SLICE_X108Y45        FDCE (Setup_fdce_C_CE)      -0.169    39.000    vga_ctrl_0/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                          -2.887    
  -------------------------------------------------------------------
                         slack                                 36.113    

Slack (MET) :             36.113ns  (required time - arrival time)
  Source:                 vga_ctrl_0/vcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.890ns (24.582%)  route 2.731ns (75.418%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 38.624 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.878    -0.734    vga_ctrl_0/CLK
    SLICE_X108Y45        FDCE                                         r  vga_ctrl_0/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDCE (Prop_fdce_C_Q)         0.518    -0.216 f  vga_ctrl_0/vcount_reg[5]/Q
                         net (fo=14, routed)          1.005     0.790    vga_ctrl_0/vcount_reg_n_0_[5]
    SLICE_X112Y46        LUT2 (Prop_lut2_I1_O)        0.124     0.914 f  vga_ctrl_0/vcount[9]_i_6/O
                         net (fo=1, routed)           0.399     1.313    vga_ctrl_0/vcount[9]_i_6_n_0
    SLICE_X111Y46        LUT6 (Prop_lut6_I1_O)        0.124     1.437 f  vga_ctrl_0/vcount[9]_i_3/O
                         net (fo=4, routed)           0.734     2.172    vga_ctrl_0/vcount[9]_i_3_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I2_O)        0.124     2.296 r  vga_ctrl_0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.591     2.887    vga_ctrl_0/vcount[9]_i_1_n_0
    SLICE_X108Y45        FDCE                                         r  vga_ctrl_0/vcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.697    38.624    vga_ctrl_0/CLK
    SLICE_X108Y45        FDCE                                         r  vga_ctrl_0/vcount_reg[5]/C
                         clock pessimism              0.643    39.266    
                         clock uncertainty           -0.098    39.169    
    SLICE_X108Y45        FDCE (Setup_fdce_C_CE)      -0.169    39.000    vga_ctrl_0/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                          -2.887    
  -------------------------------------------------------------------
                         slack                                 36.113    

Slack (MET) :             36.225ns  (required time - arrival time)
  Source:                 vga_ctrl_0/vcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.890ns (26.114%)  route 2.518ns (73.886%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 38.626 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.878    -0.734    vga_ctrl_0/CLK
    SLICE_X108Y45        FDCE                                         r  vga_ctrl_0/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDCE (Prop_fdce_C_Q)         0.518    -0.216 f  vga_ctrl_0/vcount_reg[5]/Q
                         net (fo=14, routed)          1.005     0.790    vga_ctrl_0/vcount_reg_n_0_[5]
    SLICE_X112Y46        LUT2 (Prop_lut2_I1_O)        0.124     0.914 f  vga_ctrl_0/vcount[9]_i_6/O
                         net (fo=1, routed)           0.399     1.313    vga_ctrl_0/vcount[9]_i_6_n_0
    SLICE_X111Y46        LUT6 (Prop_lut6_I1_O)        0.124     1.437 f  vga_ctrl_0/vcount[9]_i_3/O
                         net (fo=4, routed)           0.734     2.172    vga_ctrl_0/vcount[9]_i_3_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I2_O)        0.124     2.296 r  vga_ctrl_0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.379     2.675    vga_ctrl_0/vcount[9]_i_1_n_0
    SLICE_X110Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.699    38.626    vga_ctrl_0/CLK
    SLICE_X110Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[4]/C
                         clock pessimism              0.577    39.202    
                         clock uncertainty           -0.098    39.105    
    SLICE_X110Y46        FDCE (Setup_fdce_C_CE)      -0.205    38.900    vga_ctrl_0/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         38.900    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                 36.225    

Slack (MET) :             36.225ns  (required time - arrival time)
  Source:                 vga_ctrl_0/vcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.890ns (26.114%)  route 2.518ns (73.886%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 38.626 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.878    -0.734    vga_ctrl_0/CLK
    SLICE_X108Y45        FDCE                                         r  vga_ctrl_0/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDCE (Prop_fdce_C_Q)         0.518    -0.216 f  vga_ctrl_0/vcount_reg[5]/Q
                         net (fo=14, routed)          1.005     0.790    vga_ctrl_0/vcount_reg_n_0_[5]
    SLICE_X112Y46        LUT2 (Prop_lut2_I1_O)        0.124     0.914 f  vga_ctrl_0/vcount[9]_i_6/O
                         net (fo=1, routed)           0.399     1.313    vga_ctrl_0/vcount[9]_i_6_n_0
    SLICE_X111Y46        LUT6 (Prop_lut6_I1_O)        0.124     1.437 f  vga_ctrl_0/vcount[9]_i_3/O
                         net (fo=4, routed)           0.734     2.172    vga_ctrl_0/vcount[9]_i_3_n_0
    SLICE_X110Y46        LUT6 (Prop_lut6_I2_O)        0.124     2.296 r  vga_ctrl_0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.379     2.675    vga_ctrl_0/vcount[9]_i_1_n_0
    SLICE_X110Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.699    38.626    vga_ctrl_0/CLK
    SLICE_X110Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[6]/C
                         clock pessimism              0.577    39.202    
                         clock uncertainty           -0.098    39.105    
    SLICE_X110Y46        FDCE (Setup_fdce_C_CE)      -0.205    38.900    vga_ctrl_0/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         38.900    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                 36.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 vga_ctrl_0/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/hcount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.640    -0.539    vga_ctrl_0/CLK
    SLICE_X109Y47        FDCE                                         r  vga_ctrl_0/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y47        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  vga_ctrl_0/hcount_reg[2]/Q
                         net (fo=4, routed)           0.102    -0.295    vga_ctrl_0/hcount_reg_n_0_[2]
    SLICE_X108Y47        LUT5 (Prop_lut5_I1_O)        0.048    -0.247 r  vga_ctrl_0/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    vga_ctrl_0/hcount[4]
    SLICE_X108Y47        FDCE                                         r  vga_ctrl_0/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.911    -0.774    vga_ctrl_0/CLK
    SLICE_X108Y47        FDCE                                         r  vga_ctrl_0/hcount_reg[4]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X108Y47        FDCE (Hold_fdce_C_D)         0.131    -0.395    vga_ctrl_0/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.670%)  route 0.102ns (35.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.639    -0.540    vga_ctrl_0/CLK
    SLICE_X109Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  vga_ctrl_0/vcount_reg[2]/Q
                         net (fo=15, routed)          0.102    -0.297    vga_ctrl_0/vcount_reg_n_0_[2]
    SLICE_X108Y46        LUT6 (Prop_lut6_I0_O)        0.045    -0.252 r  vga_ctrl_0/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    vga_ctrl_0/vcount[3]_i_1_n_0
    SLICE_X108Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.910    -0.775    vga_ctrl_0/CLK
    SLICE_X108Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[3]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X108Y46        FDCE (Hold_fdce_C_D)         0.121    -0.406    vga_ctrl_0/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga_ctrl_0/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/hcount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.640    -0.539    vga_ctrl_0/CLK
    SLICE_X109Y47        FDCE                                         r  vga_ctrl_0/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y47        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  vga_ctrl_0/hcount_reg[2]/Q
                         net (fo=4, routed)           0.102    -0.295    vga_ctrl_0/hcount_reg_n_0_[2]
    SLICE_X108Y47        LUT4 (Prop_lut4_I3_O)        0.045    -0.250 r  vga_ctrl_0/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    vga_ctrl_0/hcount[3]
    SLICE_X108Y47        FDCE                                         r  vga_ctrl_0/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.911    -0.774    vga_ctrl_0/CLK
    SLICE_X108Y47        FDCE                                         r  vga_ctrl_0/hcount_reg[3]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X108Y47        FDCE (Hold_fdce_C_D)         0.121    -0.405    vga_ctrl_0/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.598%)  route 0.149ns (44.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.639    -0.540    vga_ctrl_0/CLK
    SLICE_X109Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  vga_ctrl_0/vcount_reg[0]/Q
                         net (fo=14, routed)          0.149    -0.250    vga_ctrl_0/vcount_reg_n_0_[0]
    SLICE_X108Y46        LUT6 (Prop_lut6_I5_O)        0.045    -0.205 r  vga_ctrl_0/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    vga_ctrl_0/vcount[9]_i_2_n_0
    SLICE_X108Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.910    -0.775    vga_ctrl_0/CLK
    SLICE_X108Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[9]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X108Y46        FDCE (Hold_fdce_C_D)         0.121    -0.406    vga_ctrl_0/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga_ctrl_0/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/hcount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.096%)  route 0.209ns (52.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.641    -0.538    vga_ctrl_0/CLK
    SLICE_X110Y47        FDCE                                         r  vga_ctrl_0/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  vga_ctrl_0/hcount_reg[5]/Q
                         net (fo=12, routed)          0.209    -0.188    vga_ctrl_0/hcount_reg_n_0_[5]
    SLICE_X109Y47        LUT6 (Prop_lut6_I5_O)        0.045    -0.143 r  vga_ctrl_0/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    vga_ctrl_0/hcount[7]_i_1_n_0
    SLICE_X109Y47        FDCE                                         r  vga_ctrl_0/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.911    -0.774    vga_ctrl_0/CLK
    SLICE_X109Y47        FDCE                                         r  vga_ctrl_0/hcount_reg[7]/C
                         clock pessimism              0.273    -0.501    
    SLICE_X109Y47        FDCE (Hold_fdce_C_D)         0.092    -0.409    vga_ctrl_0/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.730%)  route 0.230ns (55.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.639    -0.540    vga_ctrl_0/CLK
    SLICE_X109Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  vga_ctrl_0/vcount_reg[2]/Q
                         net (fo=15, routed)          0.230    -0.169    vga_ctrl_0/vcount_reg_n_0_[2]
    SLICE_X110Y46        LUT6 (Prop_lut6_I2_O)        0.045    -0.124 r  vga_ctrl_0/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    vga_ctrl_0/vcount[6]_i_1_n_0
    SLICE_X110Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.911    -0.774    vga_ctrl_0/CLK
    SLICE_X110Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[6]/C
                         clock pessimism              0.273    -0.501    
    SLICE_X110Y46        FDCE (Hold_fdce_C_D)         0.092    -0.409    vga_ctrl_0/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.838%)  route 0.229ns (55.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.639    -0.540    vga_ctrl_0/CLK
    SLICE_X109Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y46        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  vga_ctrl_0/vcount_reg[2]/Q
                         net (fo=15, routed)          0.229    -0.170    vga_ctrl_0/vcount_reg_n_0_[2]
    SLICE_X110Y46        LUT5 (Prop_lut5_I1_O)        0.045    -0.125 r  vga_ctrl_0/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    vga_ctrl_0/vcount[4]_i_1_n_0
    SLICE_X110Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.911    -0.774    vga_ctrl_0/CLK
    SLICE_X110Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[4]/C
                         clock pessimism              0.273    -0.501    
    SLICE_X110Y46        FDCE (Hold_fdce_C_D)         0.091    -0.410    vga_ctrl_0/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.084%)  route 0.185ns (46.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.639    -0.540    vga_ctrl_0/CLK
    SLICE_X108Y45        FDCE                                         r  vga_ctrl_0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDCE (Prop_fdce_C_Q)         0.164    -0.376 r  vga_ctrl_0/vcount_reg[1]/Q
                         net (fo=15, routed)          0.185    -0.191    vga_ctrl_0/vcount_reg_n_0_[1]
    SLICE_X109Y46        LUT4 (Prop_lut4_I1_O)        0.045    -0.146 r  vga_ctrl_0/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    vga_ctrl_0/vcount[0]_i_1_n_0
    SLICE_X109Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.910    -0.775    vga_ctrl_0/CLK
    SLICE_X109Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[0]/C
                         clock pessimism              0.251    -0.524    
    SLICE_X109Y46        FDCE (Hold_fdce_C_D)         0.091    -0.433    vga_ctrl_0/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga_ctrl_0/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/hcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.249ns (59.322%)  route 0.171ns (40.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.640    -0.539    vga_ctrl_0/CLK
    SLICE_X108Y47        FDCE                                         r  vga_ctrl_0/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y47        FDCE (Prop_fdce_C_Q)         0.148    -0.391 r  vga_ctrl_0/hcount_reg[1]/Q
                         net (fo=5, routed)           0.171    -0.220    vga_ctrl_0/hcount_reg_n_0_[1]
    SLICE_X108Y47        LUT2 (Prop_lut2_I0_O)        0.101    -0.119 r  vga_ctrl_0/hcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    vga_ctrl_0/hcount[1]
    SLICE_X108Y47        FDCE                                         r  vga_ctrl_0/hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.911    -0.774    vga_ctrl_0/CLK
    SLICE_X108Y47        FDCE                                         r  vga_ctrl_0/hcount_reg[1]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X108Y47        FDCE (Hold_fdce_C_D)         0.131    -0.408    vga_ctrl_0/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.916%)  route 0.194ns (48.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.639    -0.540    vga_ctrl_0/CLK
    SLICE_X108Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y46        FDCE (Prop_fdce_C_Q)         0.164    -0.376 f  vga_ctrl_0/vcount_reg[9]/Q
                         net (fo=14, routed)          0.194    -0.182    vga_ctrl_0/vcount_reg_n_0_[9]
    SLICE_X109Y46        LUT5 (Prop_lut5_I0_O)        0.045    -0.137 r  vga_ctrl_0/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    vga_ctrl_0/vcount[2]_i_1_n_0
    SLICE_X109Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.910    -0.775    vga_ctrl_0/CLK
    SLICE_X109Y46        FDCE                                         r  vga_ctrl_0/vcount_reg[2]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X109Y46        FDCE (Hold_fdce_C_D)         0.092    -0.435    vga_ctrl_0/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz_0_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X108Y47    vga_ctrl_0/hcount_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X108Y47    vga_ctrl_0/hcount_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X109Y47    vga_ctrl_0/hcount_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X108Y47    vga_ctrl_0/hcount_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X108Y47    vga_ctrl_0/hcount_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X110Y47    vga_ctrl_0/hcount_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X109Y47    vga_ctrl_0/hcount_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X109Y47    vga_ctrl_0/hcount_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y47    vga_ctrl_0/hcount_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y47    vga_ctrl_0/hcount_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y47    vga_ctrl_0/hcount_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y47    vga_ctrl_0/hcount_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y47    vga_ctrl_0/hcount_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y47    vga_ctrl_0/hcount_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X109Y46    vga_ctrl_0/vcount_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X109Y46    vga_ctrl_0/vcount_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y45    vga_ctrl_0/vcount_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y45    vga_ctrl_0/vcount_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y47    vga_ctrl_0/hcount_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y47    vga_ctrl_0/hcount_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y47    vga_ctrl_0/hcount_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y47    vga_ctrl_0/hcount_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X109Y47    vga_ctrl_0/hcount_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X109Y47    vga_ctrl_0/hcount_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y47    vga_ctrl_0/hcount_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y47    vga_ctrl_0/hcount_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y47    vga_ctrl_0/hcount_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X108Y47    vga_ctrl_0/hcount_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT



