begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* CPU data for openrisc.  THIS FILE IS MACHINE GENERATED WITH CGEN.  Copyright 1996-2005 Free Software Foundation, Inc.  This file is part of the GNU Binutils and/or GDB, the GNU debugger.  This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2, or (at your option) any later version.  This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.  You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.  */
end_comment

begin_include
include|#
directive|include
file|"sysdep.h"
end_include

begin_include
include|#
directive|include
file|<stdio.h>
end_include

begin_include
include|#
directive|include
file|<stdarg.h>
end_include

begin_include
include|#
directive|include
file|"ansidecl.h"
end_include

begin_include
include|#
directive|include
file|"bfd.h"
end_include

begin_include
include|#
directive|include
file|"symcat.h"
end_include

begin_include
include|#
directive|include
file|"openrisc-desc.h"
end_include

begin_include
include|#
directive|include
file|"openrisc-opc.h"
end_include

begin_include
include|#
directive|include
file|"opintl.h"
end_include

begin_include
include|#
directive|include
file|"libiberty.h"
end_include

begin_include
include|#
directive|include
file|"xregex.h"
end_include

begin_comment
comment|/* Attributes.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|bool_attr
index|[]
init|=
block|{
block|{
literal|"#f"
block|,
literal|0
block|}
block|,
block|{
literal|"#t"
block|,
literal|1
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|MACH_attr
index|[]
name|ATTRIBUTE_UNUSED
init|=
block|{
block|{
literal|"base"
block|,
name|MACH_BASE
block|}
block|,
block|{
literal|"openrisc"
block|,
name|MACH_OPENRISC
block|}
block|,
block|{
literal|"or1300"
block|,
name|MACH_OR1300
block|}
block|,
block|{
literal|"max"
block|,
name|MACH_MAX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|ISA_attr
index|[]
name|ATTRIBUTE_UNUSED
init|=
block|{
block|{
literal|"or32"
block|,
name|ISA_OR32
block|}
block|,
block|{
literal|"max"
block|,
name|ISA_MAX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|HAS_CACHE_attr
index|[]
name|ATTRIBUTE_UNUSED
init|=
block|{
block|{
literal|"DATA_CACHE"
block|,
name|HAS_CACHE_DATA_CACHE
block|}
block|,
block|{
literal|"INSN_CACHE"
block|,
name|HAS_CACHE_INSN_CACHE
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|openrisc_cgen_ifield_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PCREL-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ABS-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RESERVED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGN-OPT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGNED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|openrisc_cgen_hardware_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"CACHE-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PC"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PROFILE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|openrisc_cgen_operand_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PCREL-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ABS-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGN-OPT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGNED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"NEGATIVE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAX"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SEM-ONLY"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|openrisc_cgen_insn_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ALIAS"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"UNCOND-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"COND-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SKIP-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"DELAY-SLOT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAXABLE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAXED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"NO-DIS"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PBB"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"NOT-IN-DELAY-SLOT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Instruction set variants.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ISA
name|openrisc_cgen_isa_table
index|[]
init|=
block|{
block|{
literal|"or32"
block|,
literal|32
block|,
literal|32
block|,
literal|32
block|,
literal|32
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Machine variants.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_MACH
name|openrisc_cgen_mach_table
index|[]
init|=
block|{
block|{
literal|"openrisc"
block|,
literal|"openrisc"
block|,
name|MACH_OPENRISC
block|,
literal|0
block|}
block|,
block|{
literal|"or1300"
block|,
literal|"openrisc:1300"
block|,
name|MACH_OR1300
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|openrisc_cgen_opval_h_gr_entries
index|[]
init|=
block|{
block|{
literal|"r0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r8"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r9"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r10"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r11"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r12"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r13"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r14"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r16"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r17"
block|,
literal|17
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r18"
block|,
literal|18
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r19"
block|,
literal|19
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r20"
block|,
literal|20
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r21"
block|,
literal|21
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r22"
block|,
literal|22
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r23"
block|,
literal|23
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r24"
block|,
literal|24
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r25"
block|,
literal|25
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r26"
block|,
literal|26
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r27"
block|,
literal|27
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r28"
block|,
literal|28
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r29"
block|,
literal|29
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r30"
block|,
literal|30
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r31"
block|,
literal|31
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"lr"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sp"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fp"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|openrisc_cgen_opval_h_gr
init|=
block|{
operator|&
name|openrisc_cgen_opval_h_gr_entries
index|[
literal|0
index|]
block|,
literal|35
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* The hardware table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_HW_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_HW_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_HW_ENTRY
name|openrisc_cgen_hw_table
index|[]
init|=
block|{
block|{
literal|"h-memory"
block|,
name|HW_H_MEMORY
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-sint"
block|,
name|HW_H_SINT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-uint"
block|,
name|HW_H_UINT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-addr"
block|,
name|HW_H_ADDR
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-iaddr"
block|,
name|HW_H_IADDR
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-pc"
block|,
name|HW_H_PC
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
operator||
name|A
argument_list|(
name|PC
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-gr"
block|,
name|HW_H_GR
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|openrisc_cgen_opval_h_gr
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-sr"
block|,
name|HW_H_SR
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-hi16"
block|,
name|HW_H_HI16
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-lo16"
block|,
name|HW_H_LO16
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-cbit"
block|,
name|HW_H_CBIT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-delay-insn"
block|,
name|HW_H_DELAY_INSN
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* The instruction field table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_IFLD_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_IFLD_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_IFLD
name|openrisc_cgen_ifld_table
index|[]
init|=
block|{
block|{
name|OPENRISC_F_NIL
block|,
literal|"f-nil"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_ANYOF
block|,
literal|"f-anyof"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_CLASS
block|,
literal|"f-class"
block|,
literal|0
block|,
literal|32
block|,
literal|31
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_SUB
block|,
literal|"f-sub"
block|,
literal|0
block|,
literal|32
block|,
literal|29
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_R1
block|,
literal|"f-r1"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_R2
block|,
literal|"f-r2"
block|,
literal|0
block|,
literal|32
block|,
literal|20
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_R3
block|,
literal|"f-r3"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_SIMM16
block|,
literal|"f-simm16"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_UIMM16
block|,
literal|"f-uimm16"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_UIMM5
block|,
literal|"f-uimm5"
block|,
literal|0
block|,
literal|32
block|,
literal|4
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_HI16
block|,
literal|"f-hi16"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_LO16
block|,
literal|"f-lo16"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_OP1
block|,
literal|"f-op1"
block|,
literal|0
block|,
literal|32
block|,
literal|31
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_OP2
block|,
literal|"f-op2"
block|,
literal|0
block|,
literal|32
block|,
literal|29
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_OP3
block|,
literal|"f-op3"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_OP4
block|,
literal|"f-op4"
block|,
literal|0
block|,
literal|32
block|,
literal|23
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_OP5
block|,
literal|"f-op5"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_OP6
block|,
literal|"f-op6"
block|,
literal|0
block|,
literal|32
block|,
literal|7
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_OP7
block|,
literal|"f-op7"
block|,
literal|0
block|,
literal|32
block|,
literal|3
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_I16_1
block|,
literal|"f-i16-1"
block|,
literal|0
block|,
literal|32
block|,
literal|10
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_I16_2
block|,
literal|"f-i16-2"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_DISP26
block|,
literal|"f-disp26"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|26
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_ABS26
block|,
literal|"f-abs26"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|26
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_I16NC
block|,
literal|"f-i16nc"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SIGN_OPT
argument_list|)
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_F_15_8
block|,
literal|"f-f-15-8"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|8
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_F_10_3
block|,
literal|"f-f-10-3"
block|,
literal|0
block|,
literal|32
block|,
literal|10
block|,
literal|3
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_F_4_1
block|,
literal|"f-f-4-1"
block|,
literal|0
block|,
literal|32
block|,
literal|4
block|,
literal|1
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_F_7_3
block|,
literal|"f-f-7-3"
block|,
literal|0
block|,
literal|32
block|,
literal|7
block|,
literal|3
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_F_10_7
block|,
literal|"f-f-10-7"
block|,
literal|0
block|,
literal|32
block|,
literal|10
block|,
literal|7
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|OPENRISC_F_F_10_11
block|,
literal|"f-f-10-11"
block|,
literal|0
block|,
literal|32
block|,
literal|10
block|,
literal|11
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|RESERVED
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* multi ifield declarations */
end_comment

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|OPENRISC_F_I16NC_MULTI_IFIELD
index|[]
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* multi ifield definitions */
end_comment

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|OPENRISC_F_I16NC_MULTI_IFIELD
index|[]
init|=
block|{
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|openrisc_cgen_ifld_table
index|[
name|OPENRISC_F_I16_1
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|openrisc_cgen_ifld_table
index|[
name|OPENRISC_F_I16_2
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* The operand table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_OPERAND_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_OPERAND_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|OPENRISC_OPERAND_##op
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|OPENRISC_OPERAND_
comment|/**/
value|op
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_OPERAND
name|openrisc_cgen_operand_table
index|[]
init|=
block|{
comment|/* pc: program counter */
block|{
literal|"pc"
block|,
name|OPENRISC_OPERAND_PC
block|,
name|HW_H_PC
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|openrisc_cgen_ifld_table
index|[
name|OPENRISC_F_NIL
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sr: special register */
block|{
literal|"sr"
block|,
name|OPENRISC_OPERAND_SR
block|,
name|HW_H_SR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cbit: condition bit */
block|{
literal|"cbit"
block|,
name|OPENRISC_OPERAND_CBIT
block|,
name|HW_H_CBIT
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* simm-16: 16 bit signed immediate */
block|{
literal|"simm-16"
block|,
name|OPENRISC_OPERAND_SIMM_16
block|,
name|HW_H_SINT
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|openrisc_cgen_ifld_table
index|[
name|OPENRISC_F_SIMM16
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* uimm-16: 16 bit unsigned immediate */
block|{
literal|"uimm-16"
block|,
name|OPENRISC_OPERAND_UIMM_16
block|,
name|HW_H_UINT
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|openrisc_cgen_ifld_table
index|[
name|OPENRISC_F_UIMM16
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* disp-26: pc-rel 26 bit */
block|{
literal|"disp-26"
block|,
name|OPENRISC_OPERAND_DISP_26
block|,
name|HW_H_IADDR
block|,
literal|25
block|,
literal|26
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|openrisc_cgen_ifld_table
index|[
name|OPENRISC_F_DISP26
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* abs-26: abs 26 bit */
block|{
literal|"abs-26"
block|,
name|OPENRISC_OPERAND_ABS_26
block|,
name|HW_H_IADDR
block|,
literal|25
block|,
literal|26
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|openrisc_cgen_ifld_table
index|[
name|OPENRISC_F_ABS26
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* uimm-5: imm5 */
block|{
literal|"uimm-5"
block|,
name|OPENRISC_OPERAND_UIMM_5
block|,
name|HW_H_UINT
block|,
literal|4
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|openrisc_cgen_ifld_table
index|[
name|OPENRISC_F_UIMM5
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rD: destination register */
block|{
literal|"rD"
block|,
name|OPENRISC_OPERAND_RD
block|,
name|HW_H_GR
block|,
literal|25
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|openrisc_cgen_ifld_table
index|[
name|OPENRISC_F_R1
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rA: source register A */
block|{
literal|"rA"
block|,
name|OPENRISC_OPERAND_RA
block|,
name|HW_H_GR
block|,
literal|20
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|openrisc_cgen_ifld_table
index|[
name|OPENRISC_F_R2
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rB: source register B */
block|{
literal|"rB"
block|,
name|OPENRISC_OPERAND_RB
block|,
name|HW_H_GR
block|,
literal|15
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|openrisc_cgen_ifld_table
index|[
name|OPENRISC_F_R3
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* op-f-23: f-op23 */
block|{
literal|"op-f-23"
block|,
name|OPENRISC_OPERAND_OP_F_23
block|,
name|HW_H_UINT
block|,
literal|23
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|openrisc_cgen_ifld_table
index|[
name|OPENRISC_F_OP4
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* op-f-3: f-op3 */
block|{
literal|"op-f-3"
block|,
name|OPENRISC_OPERAND_OP_F_3
block|,
name|HW_H_UINT
block|,
literal|25
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|openrisc_cgen_ifld_table
index|[
name|OPENRISC_F_OP5
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* hi16: high 16 bit immediate, sign optional */
block|{
literal|"hi16"
block|,
name|OPENRISC_OPERAND_HI16
block|,
name|HW_H_HI16
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|openrisc_cgen_ifld_table
index|[
name|OPENRISC_F_SIMM16
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SIGN_OPT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lo16: low 16 bit immediate, sign optional */
block|{
literal|"lo16"
block|,
name|OPENRISC_OPERAND_LO16
block|,
name|HW_H_LO16
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|openrisc_cgen_ifld_table
index|[
name|OPENRISC_F_LO16
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SIGN_OPT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ui16nc: 16 bit immediate, sign optional */
block|{
literal|"ui16nc"
block|,
name|OPENRISC_OPERAND_UI16NC
block|,
name|HW_H_LO16
block|,
literal|10
block|,
literal|16
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|OPENRISC_F_I16NC_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SIGN_OPT
argument_list|)
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sentinel */
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* The instruction table.  */
end_comment

begin_define
define|#
directive|define
name|OP
parameter_list|(
name|field
parameter_list|)
value|CGEN_SYNTAX_MAKE_FIELD (OPERAND (field))
end_define

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IBASE
name|openrisc_cgen_insn_table
index|[
name|MAX_INSNS
index|]
init|=
block|{
comment|/* Special null first entry.      A `num' value of zero is thus invalid.      Also, the special `invalid' insn resides here.  */
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.j ${abs-26} */
block|{
name|OPENRISC_INSN_L_J
block|,
literal|"l-j"
block|,
literal|"l.j"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.jal ${abs-26} */
block|{
name|OPENRISC_INSN_L_JAL
block|,
literal|"l-jal"
block|,
literal|"l.jal"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.jr $rA */
block|{
name|OPENRISC_INSN_L_JR
block|,
literal|"l-jr"
block|,
literal|"l.jr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.jalr $rA */
block|{
name|OPENRISC_INSN_L_JALR
block|,
literal|"l-jalr"
block|,
literal|"l.jalr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.bal ${disp-26} */
block|{
name|OPENRISC_INSN_L_BAL
block|,
literal|"l-bal"
block|,
literal|"l.bal"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.bnf ${disp-26} */
block|{
name|OPENRISC_INSN_L_BNF
block|,
literal|"l-bnf"
block|,
literal|"l.bnf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.bf ${disp-26} */
block|{
name|OPENRISC_INSN_L_BF
block|,
literal|"l-bf"
block|,
literal|"l.bf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.brk ${uimm-16} */
block|{
name|OPENRISC_INSN_L_BRK
block|,
literal|"l-brk"
block|,
literal|"l.brk"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.rfe $rA */
block|{
name|OPENRISC_INSN_L_RFE
block|,
literal|"l-rfe"
block|,
literal|"l.rfe"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sys ${uimm-16} */
block|{
name|OPENRISC_INSN_L_SYS
block|,
literal|"l-sys"
block|,
literal|"l.sys"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|NOT_IN_DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.nop */
block|{
name|OPENRISC_INSN_L_NOP
block|,
literal|"l-nop"
block|,
literal|"l.nop"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.movhi $rD,$hi16 */
block|{
name|OPENRISC_INSN_L_MOVHI
block|,
literal|"l-movhi"
block|,
literal|"l.movhi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.mfsr $rD,$rA */
block|{
name|OPENRISC_INSN_L_MFSR
block|,
literal|"l-mfsr"
block|,
literal|"l.mfsr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.mtsr $rA,$rB */
block|{
name|OPENRISC_INSN_L_MTSR
block|,
literal|"l-mtsr"
block|,
literal|"l.mtsr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.lw $rD,${simm-16}($rA) */
block|{
name|OPENRISC_INSN_L_LW
block|,
literal|"l-lw"
block|,
literal|"l.lw"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.lbz $rD,${simm-16}($rA) */
block|{
name|OPENRISC_INSN_L_LBZ
block|,
literal|"l-lbz"
block|,
literal|"l.lbz"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.lbs $rD,${simm-16}($rA) */
block|{
name|OPENRISC_INSN_L_LBS
block|,
literal|"l-lbs"
block|,
literal|"l.lbs"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.lhz $rD,${simm-16}($rA) */
block|{
name|OPENRISC_INSN_L_LHZ
block|,
literal|"l-lhz"
block|,
literal|"l.lhz"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.lhs $rD,${simm-16}($rA) */
block|{
name|OPENRISC_INSN_L_LHS
block|,
literal|"l-lhs"
block|,
literal|"l.lhs"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sw ${ui16nc}($rA),$rB */
block|{
name|OPENRISC_INSN_L_SW
block|,
literal|"l-sw"
block|,
literal|"l.sw"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sb ${ui16nc}($rA),$rB */
block|{
name|OPENRISC_INSN_L_SB
block|,
literal|"l-sb"
block|,
literal|"l.sb"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sh ${ui16nc}($rA),$rB */
block|{
name|OPENRISC_INSN_L_SH
block|,
literal|"l-sh"
block|,
literal|"l.sh"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sll $rD,$rA,$rB */
block|{
name|OPENRISC_INSN_L_SLL
block|,
literal|"l-sll"
block|,
literal|"l.sll"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.slli $rD,$rA,${uimm-5} */
block|{
name|OPENRISC_INSN_L_SLLI
block|,
literal|"l-slli"
block|,
literal|"l.slli"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.srl $rD,$rA,$rB */
block|{
name|OPENRISC_INSN_L_SRL
block|,
literal|"l-srl"
block|,
literal|"l.srl"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.srli $rD,$rA,${uimm-5} */
block|{
name|OPENRISC_INSN_L_SRLI
block|,
literal|"l-srli"
block|,
literal|"l.srli"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sra $rD,$rA,$rB */
block|{
name|OPENRISC_INSN_L_SRA
block|,
literal|"l-sra"
block|,
literal|"l.sra"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.srai $rD,$rA,${uimm-5} */
block|{
name|OPENRISC_INSN_L_SRAI
block|,
literal|"l-srai"
block|,
literal|"l.srai"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.ror $rD,$rA,$rB */
block|{
name|OPENRISC_INSN_L_ROR
block|,
literal|"l-ror"
block|,
literal|"l.ror"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.rori $rD,$rA,${uimm-5} */
block|{
name|OPENRISC_INSN_L_RORI
block|,
literal|"l-rori"
block|,
literal|"l.rori"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.add $rD,$rA,$rB */
block|{
name|OPENRISC_INSN_L_ADD
block|,
literal|"l-add"
block|,
literal|"l.add"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.addi $rD,$rA,$lo16 */
block|{
name|OPENRISC_INSN_L_ADDI
block|,
literal|"l-addi"
block|,
literal|"l.addi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sub $rD,$rA,$rB */
block|{
name|OPENRISC_INSN_L_SUB
block|,
literal|"l-sub"
block|,
literal|"l.sub"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.subi $rD,$rA,$lo16 */
block|{
name|OPENRISC_INSN_L_SUBI
block|,
literal|"l-subi"
block|,
literal|"l.subi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.and $rD,$rA,$rB */
block|{
name|OPENRISC_INSN_L_AND
block|,
literal|"l-and"
block|,
literal|"l.and"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.andi $rD,$rA,$lo16 */
block|{
name|OPENRISC_INSN_L_ANDI
block|,
literal|"l-andi"
block|,
literal|"l.andi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.or $rD,$rA,$rB */
block|{
name|OPENRISC_INSN_L_OR
block|,
literal|"l-or"
block|,
literal|"l.or"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.ori $rD,$rA,$lo16 */
block|{
name|OPENRISC_INSN_L_ORI
block|,
literal|"l-ori"
block|,
literal|"l.ori"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.xor $rD,$rA,$rB */
block|{
name|OPENRISC_INSN_L_XOR
block|,
literal|"l-xor"
block|,
literal|"l.xor"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.xori $rD,$rA,$lo16 */
block|{
name|OPENRISC_INSN_L_XORI
block|,
literal|"l-xori"
block|,
literal|"l.xori"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.mul $rD,$rA,$rB */
block|{
name|OPENRISC_INSN_L_MUL
block|,
literal|"l-mul"
block|,
literal|"l.mul"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.muli $rD,$rA,$lo16 */
block|{
name|OPENRISC_INSN_L_MULI
block|,
literal|"l-muli"
block|,
literal|"l.muli"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.div $rD,$rA,$rB */
block|{
name|OPENRISC_INSN_L_DIV
block|,
literal|"l-div"
block|,
literal|"l.div"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.divu $rD,$rA,$rB */
block|{
name|OPENRISC_INSN_L_DIVU
block|,
literal|"l-divu"
block|,
literal|"l.divu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sfgts $rA,$rB */
block|{
name|OPENRISC_INSN_L_SFGTS
block|,
literal|"l-sfgts"
block|,
literal|"l.sfgts"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sfgtu $rA,$rB */
block|{
name|OPENRISC_INSN_L_SFGTU
block|,
literal|"l-sfgtu"
block|,
literal|"l.sfgtu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sfges $rA,$rB */
block|{
name|OPENRISC_INSN_L_SFGES
block|,
literal|"l-sfges"
block|,
literal|"l.sfges"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sfgeu $rA,$rB */
block|{
name|OPENRISC_INSN_L_SFGEU
block|,
literal|"l-sfgeu"
block|,
literal|"l.sfgeu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sflts $rA,$rB */
block|{
name|OPENRISC_INSN_L_SFLTS
block|,
literal|"l-sflts"
block|,
literal|"l.sflts"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sfltu $rA,$rB */
block|{
name|OPENRISC_INSN_L_SFLTU
block|,
literal|"l-sfltu"
block|,
literal|"l.sfltu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sfles $rA,$rB */
block|{
name|OPENRISC_INSN_L_SFLES
block|,
literal|"l-sfles"
block|,
literal|"l.sfles"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sfleu $rA,$rB */
block|{
name|OPENRISC_INSN_L_SFLEU
block|,
literal|"l-sfleu"
block|,
literal|"l.sfleu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sfgtsi $rA,${simm-16} */
block|{
name|OPENRISC_INSN_L_SFGTSI
block|,
literal|"l-sfgtsi"
block|,
literal|"l.sfgtsi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sfgtui $rA,${uimm-16} */
block|{
name|OPENRISC_INSN_L_SFGTUI
block|,
literal|"l-sfgtui"
block|,
literal|"l.sfgtui"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sfgesi $rA,${simm-16} */
block|{
name|OPENRISC_INSN_L_SFGESI
block|,
literal|"l-sfgesi"
block|,
literal|"l.sfgesi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sfgeui $rA,${uimm-16} */
block|{
name|OPENRISC_INSN_L_SFGEUI
block|,
literal|"l-sfgeui"
block|,
literal|"l.sfgeui"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sfltsi $rA,${simm-16} */
block|{
name|OPENRISC_INSN_L_SFLTSI
block|,
literal|"l-sfltsi"
block|,
literal|"l.sfltsi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sfltui $rA,${uimm-16} */
block|{
name|OPENRISC_INSN_L_SFLTUI
block|,
literal|"l-sfltui"
block|,
literal|"l.sfltui"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sflesi $rA,${simm-16} */
block|{
name|OPENRISC_INSN_L_SFLESI
block|,
literal|"l-sflesi"
block|,
literal|"l.sflesi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sfleui $rA,${uimm-16} */
block|{
name|OPENRISC_INSN_L_SFLEUI
block|,
literal|"l-sfleui"
block|,
literal|"l.sfleui"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sfeq $rA,$rB */
block|{
name|OPENRISC_INSN_L_SFEQ
block|,
literal|"l-sfeq"
block|,
literal|"l.sfeq"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sfeqi $rA,${simm-16} */
block|{
name|OPENRISC_INSN_L_SFEQI
block|,
literal|"l-sfeqi"
block|,
literal|"l.sfeqi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sfne $rA,$rB */
block|{
name|OPENRISC_INSN_L_SFNE
block|,
literal|"l-sfne"
block|,
literal|"l.sfne"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* l.sfnei $rA,${simm-16} */
block|{
name|OPENRISC_INSN_L_SFNEI
block|,
literal|"l-sfnei"
block|,
literal|"l.sfnei"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|OP
end_undef

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* Initialize anything needed to be done once, before any cpu_open call.  */
end_comment

begin_function
specifier|static
name|void
name|init_tables
parameter_list|(
name|void
parameter_list|)
block|{ }
end_function

begin_function_decl
specifier|static
specifier|const
name|CGEN_MACH
modifier|*
name|lookup_mach_via_bfd_name
parameter_list|(
specifier|const
name|CGEN_MACH
modifier|*
parameter_list|,
specifier|const
name|char
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_hw_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_ifield_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_operand_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_insn_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|openrisc_cgen_rebuild_tables
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_comment
comment|/* Subroutine of openrisc_cgen_cpu_open to look up a mach via its bfd name.  */
end_comment

begin_function
specifier|static
specifier|const
name|CGEN_MACH
modifier|*
name|lookup_mach_via_bfd_name
parameter_list|(
specifier|const
name|CGEN_MACH
modifier|*
name|table
parameter_list|,
specifier|const
name|char
modifier|*
name|name
parameter_list|)
block|{
while|while
condition|(
name|table
operator|->
name|name
condition|)
block|{
if|if
condition|(
name|strcmp
argument_list|(
name|name
argument_list|,
name|table
operator|->
name|bfd_name
argument_list|)
operator|==
literal|0
condition|)
return|return
name|table
return|;
operator|++
name|table
expr_stmt|;
block|}
name|abort
argument_list|()
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of openrisc_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_hw_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
specifier|const
name|CGEN_HW_ENTRY
modifier|*
name|init
init|=
operator|&
name|openrisc_cgen_hw_table
index|[
literal|0
index|]
decl_stmt|;
comment|/* MAX_HW is only an upper bound on the number of selected entries.      However each entry is indexed by it's enum so there can be holes in      the table.  */
specifier|const
name|CGEN_HW_ENTRY
modifier|*
modifier|*
name|selected
init|=
operator|(
specifier|const
name|CGEN_HW_ENTRY
operator|*
operator|*
operator|)
name|xmalloc
argument_list|(
name|MAX_HW
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
operator|*
argument_list|)
argument_list|)
decl_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|init_entries
operator|=
name|init
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
argument_list|)
expr_stmt|;
name|memset
argument_list|(
name|selected
argument_list|,
literal|0
argument_list|,
name|MAX_HW
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
operator|*
argument_list|)
argument_list|)
expr_stmt|;
comment|/* ??? For now we just use machs to determine which ones we want.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|init
index|[
name|i
index|]
operator|.
name|name
operator|!=
name|NULL
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|CGEN_HW_ATTR_VALUE
argument_list|(
operator|&
name|init
index|[
name|i
index|]
argument_list|,
name|CGEN_HW_MACH
argument_list|)
operator|&
name|machs
condition|)
name|selected
index|[
name|init
index|[
name|i
index|]
operator|.
name|type
index|]
operator|=
operator|&
name|init
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|entries
operator|=
name|selected
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|num_entries
operator|=
name|MAX_HW
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of openrisc_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_ifield_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|cd
operator|->
name|ifld_table
operator|=
operator|&
name|openrisc_cgen_ifld_table
index|[
literal|0
index|]
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of openrisc_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_operand_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
specifier|const
name|CGEN_OPERAND
modifier|*
name|init
init|=
operator|&
name|openrisc_cgen_operand_table
index|[
literal|0
index|]
decl_stmt|;
comment|/* MAX_OPERANDS is only an upper bound on the number of selected entries.      However each entry is indexed by it's enum so there can be holes in      the table.  */
specifier|const
name|CGEN_OPERAND
modifier|*
modifier|*
name|selected
init|=
name|xmalloc
argument_list|(
name|MAX_OPERANDS
operator|*
sizeof|sizeof
argument_list|(
operator|*
name|selected
argument_list|)
argument_list|)
decl_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|init_entries
operator|=
name|init
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_OPERAND
argument_list|)
expr_stmt|;
name|memset
argument_list|(
name|selected
argument_list|,
literal|0
argument_list|,
name|MAX_OPERANDS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_OPERAND
operator|*
argument_list|)
argument_list|)
expr_stmt|;
comment|/* ??? For now we just use mach to determine which ones we want.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|init
index|[
name|i
index|]
operator|.
name|name
operator|!=
name|NULL
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|CGEN_OPERAND_ATTR_VALUE
argument_list|(
operator|&
name|init
index|[
name|i
index|]
argument_list|,
name|CGEN_OPERAND_MACH
argument_list|)
operator|&
name|machs
condition|)
name|selected
index|[
name|init
index|[
name|i
index|]
operator|.
name|type
index|]
operator|=
operator|&
name|init
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|entries
operator|=
name|selected
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|num_entries
operator|=
name|MAX_OPERANDS
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of openrisc_cgen_cpu_open to build the hardware table.    ??? This could leave out insns not supported by the specified mach/isa,    but that would cause errors like "foo only supported by bar" to become    "unknown insn", so for now we include all insns and require the app to    do the checking later.    ??? On the other hand, parsing of such insns may require their hardware or    operand elements to be in the table [which they mightn't be].  */
end_comment

begin_function
specifier|static
name|void
name|build_insn_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
specifier|const
name|CGEN_IBASE
modifier|*
name|ib
init|=
operator|&
name|openrisc_cgen_insn_table
index|[
literal|0
index|]
decl_stmt|;
name|CGEN_INSN
modifier|*
name|insns
init|=
name|xmalloc
argument_list|(
name|MAX_INSNS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_INSN
argument_list|)
argument_list|)
decl_stmt|;
name|memset
argument_list|(
name|insns
argument_list|,
literal|0
argument_list|,
name|MAX_INSNS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_INSN
argument_list|)
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_INSNS
condition|;
operator|++
name|i
control|)
name|insns
index|[
name|i
index|]
operator|.
name|base
operator|=
operator|&
name|ib
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
operator|=
name|insns
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_IBASE
argument_list|)
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|num_init_entries
operator|=
name|MAX_INSNS
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of openrisc_cgen_cpu_open to rebuild the tables.  */
end_comment

begin_function
specifier|static
name|void
name|openrisc_cgen_rebuild_tables
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|CGEN_BITSET
modifier|*
name|isas
init|=
name|cd
operator|->
name|isas
decl_stmt|;
name|unsigned
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
name|cd
operator|->
name|int_insn_p
operator|=
name|CGEN_INT_INSN_P
expr_stmt|;
comment|/* Data derived from the isa spec.  */
define|#
directive|define
name|UNSET
value|(CGEN_SIZE_UNKNOWN + 1)
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|UNSET
expr_stmt|;
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|UNSET
expr_stmt|;
name|cd
operator|->
name|min_insn_bitsize
operator|=
literal|65535
expr_stmt|;
comment|/* Some ridiculously big number.  */
name|cd
operator|->
name|max_insn_bitsize
operator|=
literal|0
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_ISAS
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|cgen_bitset_contains
argument_list|(
name|isas
argument_list|,
name|i
argument_list|)
condition|)
block|{
specifier|const
name|CGEN_ISA
modifier|*
name|isa
init|=
operator|&
name|openrisc_cgen_isa_table
index|[
name|i
index|]
decl_stmt|;
comment|/* Default insn sizes of all selected isas must be 	   equal or we set the result to 0, meaning "unknown".  */
if|if
condition|(
name|cd
operator|->
name|default_insn_bitsize
operator|==
name|UNSET
condition|)
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|isa
operator|->
name|default_insn_bitsize
expr_stmt|;
elseif|else
if|if
condition|(
name|isa
operator|->
name|default_insn_bitsize
operator|==
name|cd
operator|->
name|default_insn_bitsize
condition|)
empty_stmt|;
comment|/* This is ok.  */
else|else
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|CGEN_SIZE_UNKNOWN
expr_stmt|;
comment|/* Base insn sizes of all selected isas must be equal 	   or we set the result to 0, meaning "unknown".  */
if|if
condition|(
name|cd
operator|->
name|base_insn_bitsize
operator|==
name|UNSET
condition|)
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|isa
operator|->
name|base_insn_bitsize
expr_stmt|;
elseif|else
if|if
condition|(
name|isa
operator|->
name|base_insn_bitsize
operator|==
name|cd
operator|->
name|base_insn_bitsize
condition|)
empty_stmt|;
comment|/* This is ok.  */
else|else
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|CGEN_SIZE_UNKNOWN
expr_stmt|;
comment|/* Set min,max insn sizes.  */
if|if
condition|(
name|isa
operator|->
name|min_insn_bitsize
operator|<
name|cd
operator|->
name|min_insn_bitsize
condition|)
name|cd
operator|->
name|min_insn_bitsize
operator|=
name|isa
operator|->
name|min_insn_bitsize
expr_stmt|;
if|if
condition|(
name|isa
operator|->
name|max_insn_bitsize
operator|>
name|cd
operator|->
name|max_insn_bitsize
condition|)
name|cd
operator|->
name|max_insn_bitsize
operator|=
name|isa
operator|->
name|max_insn_bitsize
expr_stmt|;
block|}
comment|/* Data derived from the mach spec.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_MACHS
condition|;
operator|++
name|i
control|)
if|if
condition|(
operator|(
operator|(
literal|1
operator|<<
name|i
operator|)
operator|&
name|machs
operator|)
operator|!=
literal|0
condition|)
block|{
specifier|const
name|CGEN_MACH
modifier|*
name|mach
init|=
operator|&
name|openrisc_cgen_mach_table
index|[
name|i
index|]
decl_stmt|;
if|if
condition|(
name|mach
operator|->
name|insn_chunk_bitsize
operator|!=
literal|0
condition|)
block|{
if|if
condition|(
name|cd
operator|->
name|insn_chunk_bitsize
operator|!=
literal|0
operator|&&
name|cd
operator|->
name|insn_chunk_bitsize
operator|!=
name|mach
operator|->
name|insn_chunk_bitsize
condition|)
block|{
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"openrisc_cgen_rebuild_tables: conflicting insn-chunk-bitsize values: `%d' vs. `%d'\n"
argument_list|,
name|cd
operator|->
name|insn_chunk_bitsize
argument_list|,
name|mach
operator|->
name|insn_chunk_bitsize
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
block|}
name|cd
operator|->
name|insn_chunk_bitsize
operator|=
name|mach
operator|->
name|insn_chunk_bitsize
expr_stmt|;
block|}
block|}
comment|/* Determine which hw elements are used by MACH.  */
name|build_hw_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Build the ifield table.  */
name|build_ifield_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Determine which operands are used by MACH/ISA.  */
name|build_operand_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Build the instruction table.  */
name|build_insn_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Initialize a cpu table and return a descriptor.    It's much like opening a file, and must be the first function called.    The arguments are a set of (type/value) pairs, terminated with    CGEN_CPU_OPEN_END.     Currently supported values:    CGEN_CPU_OPEN_ISAS:    bitmap of values in enum isa_attr    CGEN_CPU_OPEN_MACHS:   bitmap of values in enum mach_attr    CGEN_CPU_OPEN_BFDMACH: specify 1 mach using bfd name    CGEN_CPU_OPEN_ENDIAN:  specify endian choice    CGEN_CPU_OPEN_END:     terminates arguments     ??? Simultaneous multiple isas might not make sense, but it's not (yet)    precluded.     ??? We only support ISO C stdargs here, not K&R.    Laziness, plus experiment to see if anything requires K&R - eventually    K&R will no longer be supported - e.g. GDB is currently trying this.  */
end_comment

begin_function
name|CGEN_CPU_DESC
name|openrisc_cgen_cpu_open
parameter_list|(
name|enum
name|cgen_cpu_open_arg
name|arg_type
parameter_list|,
modifier|...
parameter_list|)
block|{
name|CGEN_CPU_TABLE
modifier|*
name|cd
init|=
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
name|xmalloc
argument_list|(
sizeof|sizeof
argument_list|(
name|CGEN_CPU_TABLE
argument_list|)
argument_list|)
decl_stmt|;
specifier|static
name|int
name|init_p
decl_stmt|;
name|CGEN_BITSET
modifier|*
name|isas
init|=
literal|0
decl_stmt|;
comment|/* 0 = "unspecified" */
name|unsigned
name|int
name|machs
init|=
literal|0
decl_stmt|;
comment|/* 0 = "unspecified" */
name|enum
name|cgen_endian
name|endian
init|=
name|CGEN_ENDIAN_UNKNOWN
decl_stmt|;
name|va_list
name|ap
decl_stmt|;
if|if
condition|(
operator|!
name|init_p
condition|)
block|{
name|init_tables
argument_list|()
expr_stmt|;
name|init_p
operator|=
literal|1
expr_stmt|;
block|}
name|memset
argument_list|(
name|cd
argument_list|,
literal|0
argument_list|,
sizeof|sizeof
argument_list|(
operator|*
name|cd
argument_list|)
argument_list|)
expr_stmt|;
name|va_start
argument_list|(
name|ap
argument_list|,
name|arg_type
argument_list|)
expr_stmt|;
while|while
condition|(
name|arg_type
operator|!=
name|CGEN_CPU_OPEN_END
condition|)
block|{
switch|switch
condition|(
name|arg_type
condition|)
block|{
case|case
name|CGEN_CPU_OPEN_ISAS
case|:
name|isas
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
name|CGEN_BITSET
operator|*
argument_list|)
expr_stmt|;
break|break;
case|case
name|CGEN_CPU_OPEN_MACHS
case|:
name|machs
operator|=
name|va_arg
argument_list|(
argument|ap
argument_list|,
argument|unsigned int
argument_list|)
expr_stmt|;
break|break;
case|case
name|CGEN_CPU_OPEN_BFDMACH
case|:
block|{
specifier|const
name|char
modifier|*
name|name
init|=
name|va_arg
argument_list|(
name|ap
argument_list|,
specifier|const
name|char
operator|*
argument_list|)
decl_stmt|;
specifier|const
name|CGEN_MACH
modifier|*
name|mach
init|=
name|lookup_mach_via_bfd_name
argument_list|(
name|openrisc_cgen_mach_table
argument_list|,
name|name
argument_list|)
decl_stmt|;
name|machs
operator||=
literal|1
operator|<<
name|mach
operator|->
name|num
expr_stmt|;
break|break;
block|}
case|case
name|CGEN_CPU_OPEN_ENDIAN
case|:
name|endian
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
expr|enum
name|cgen_endian
argument_list|)
expr_stmt|;
break|break;
default|default :
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"openrisc_cgen_cpu_open: unsupported argument `%d'\n"
argument_list|,
name|arg_type
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
comment|/* ??? return NULL? */
block|}
name|arg_type
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
expr|enum
name|cgen_cpu_open_arg
argument_list|)
expr_stmt|;
block|}
name|va_end
argument_list|(
name|ap
argument_list|)
expr_stmt|;
comment|/* Mach unspecified means "all".  */
if|if
condition|(
name|machs
operator|==
literal|0
condition|)
name|machs
operator|=
operator|(
literal|1
operator|<<
name|MAX_MACHS
operator|)
operator|-
literal|1
expr_stmt|;
comment|/* Base mach is always selected.  */
name|machs
operator||=
literal|1
expr_stmt|;
if|if
condition|(
name|endian
operator|==
name|CGEN_ENDIAN_UNKNOWN
condition|)
block|{
comment|/* ??? If target has only one, could have a default.  */
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"openrisc_cgen_cpu_open: no endianness specified\n"
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
block|}
name|cd
operator|->
name|isas
operator|=
name|cgen_bitset_copy
argument_list|(
name|isas
argument_list|)
expr_stmt|;
name|cd
operator|->
name|machs
operator|=
name|machs
expr_stmt|;
name|cd
operator|->
name|endian
operator|=
name|endian
expr_stmt|;
comment|/* FIXME: for the sparc case we can determine insn-endianness statically.      The worry here is where both data and insn endian can be independently      chosen, in which case this function will need another argument.      Actually, will want to allow for more arguments in the future anyway.  */
name|cd
operator|->
name|insn_endian
operator|=
name|endian
expr_stmt|;
comment|/* Table (re)builder.  */
name|cd
operator|->
name|rebuild_tables
operator|=
name|openrisc_cgen_rebuild_tables
expr_stmt|;
name|openrisc_cgen_rebuild_tables
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Default to not allowing signed overflow.  */
name|cd
operator|->
name|signed_overflow_ok_p
operator|=
literal|0
expr_stmt|;
return|return
operator|(
name|CGEN_CPU_DESC
operator|)
name|cd
return|;
block|}
end_function

begin_comment
comment|/* Cover fn to openrisc_cgen_cpu_open to handle the simple case of 1 isa, 1 mach.    MACH_NAME is the bfd name of the mach.  */
end_comment

begin_function
name|CGEN_CPU_DESC
name|openrisc_cgen_cpu_open_1
parameter_list|(
specifier|const
name|char
modifier|*
name|mach_name
parameter_list|,
name|enum
name|cgen_endian
name|endian
parameter_list|)
block|{
return|return
name|openrisc_cgen_cpu_open
argument_list|(
name|CGEN_CPU_OPEN_BFDMACH
argument_list|,
name|mach_name
argument_list|,
name|CGEN_CPU_OPEN_ENDIAN
argument_list|,
name|endian
argument_list|,
name|CGEN_CPU_OPEN_END
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/* Close a cpu table.    ??? This can live in a machine independent file, but there's currently    no place to put this file (there's no libcgen).  libopcodes is the wrong    place as some simulator ports use this but they don't use libopcodes.  */
end_comment

begin_function
name|void
name|openrisc_cgen_cpu_close
parameter_list|(
name|CGEN_CPU_DESC
name|cd
parameter_list|)
block|{
name|unsigned
name|int
name|i
decl_stmt|;
specifier|const
name|CGEN_INSN
modifier|*
name|insns
decl_stmt|;
if|if
condition|(
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
condition|)
block|{
name|insns
operator|=
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|cd
operator|->
name|macro_insn_table
operator|.
name|num_init_entries
condition|;
operator|++
name|i
operator|,
operator|++
name|insns
control|)
if|if
condition|(
name|CGEN_INSN_RX
argument_list|(
operator|(
name|insns
operator|)
argument_list|)
condition|)
name|regfree
argument_list|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
condition|)
block|{
name|insns
operator|=
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|cd
operator|->
name|insn_table
operator|.
name|num_init_entries
condition|;
operator|++
name|i
operator|,
operator|++
name|insns
control|)
if|if
condition|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
condition|)
name|regfree
argument_list|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_INSN
operator|*
operator|)
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_INSN
operator|*
operator|)
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|hw_table
operator|.
name|entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_HW_ENTRY
operator|*
operator|)
name|cd
operator|->
name|hw_table
operator|.
name|entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|operand_table
operator|.
name|entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_HW_ENTRY
operator|*
operator|)
name|cd
operator|->
name|operand_table
operator|.
name|entries
argument_list|)
expr_stmt|;
name|free
argument_list|(
name|cd
argument_list|)
expr_stmt|;
block|}
end_function

end_unit

