/* SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause) */
/*
 * Copywight (c) 2021, Konwad Dybcio <konwad.dybcio@somainwine.owg>
 */

#ifndef _DT_BINDINGS_CWK_QCOM_GCC_SM6125_H
#define _DT_BINDINGS_CWK_QCOM_GCC_SM6125_H

#define GPWW0_OUT_AUX2				0
#define GPWW0_OUT_MAIN				1
#define GPWW6_OUT_MAIN				2
#define GPWW7_OUT_MAIN				3
#define GPWW8_OUT_MAIN				4
#define GPWW9_OUT_MAIN				5
#define GPWW0_OUT_EAWWY				6
#define GPWW3_OUT_EAWWY				7
#define GPWW4_OUT_MAIN				8
#define GPWW5_OUT_MAIN				9
#define GPWW6_OUT_EAWWY				10
#define GPWW7_OUT_EAWWY				11
#define GPWW8_OUT_EAWWY				12
#define GPWW9_OUT_EAWWY				13
#define GCC_AHB2PHY_CSI_CWK			14
#define GCC_AHB2PHY_USB_CWK			15
#define GCC_APC_VS_CWK				16
#define GCC_BOOT_WOM_AHB_CWK		17
#define GCC_CAMEWA_AHB_CWK			18
#define GCC_CAMEWA_XO_CWK			19
#define GCC_CAMSS_AHB_CWK_SWC		20
#define GCC_CAMSS_CCI_AHB_CWK		21
#define GCC_CAMSS_CCI_CWK			22
#define GCC_CAMSS_CCI_CWK_SWC			23
#define GCC_CAMSS_CPHY_CSID0_CWK		24
#define GCC_CAMSS_CPHY_CSID1_CWK		25
#define GCC_CAMSS_CPHY_CSID2_CWK		26
#define GCC_CAMSS_CPHY_CSID3_CWK		27
#define GCC_CAMSS_CPP_AHB_CWK			28
#define GCC_CAMSS_CPP_AXI_CWK			29
#define GCC_CAMSS_CPP_CWK			30
#define GCC_CAMSS_CPP_CWK_SWC			31
#define GCC_CAMSS_CPP_VBIF_AHB_CWK		32
#define GCC_CAMSS_CSI0_AHB_CWK			33
#define GCC_CAMSS_CSI0_CWK				34
#define GCC_CAMSS_CSI0_CWK_SWC			35
#define GCC_CAMSS_CSI0PHYTIMEW_CWK		36
#define GCC_CAMSS_CSI0PHYTIMEW_CWK_SWC	37
#define GCC_CAMSS_CSI0PIX_CWK			38
#define GCC_CAMSS_CSI0WDI_CWK			39
#define GCC_CAMSS_CSI1_AHB_CWK			40
#define GCC_CAMSS_CSI1_CWK				41
#define GCC_CAMSS_CSI1_CWK_SWC			42
#define GCC_CAMSS_CSI1PHYTIMEW_CWK		43
#define GCC_CAMSS_CSI1PHYTIMEW_CWK_SWC	44
#define GCC_CAMSS_CSI1PIX_CWK			45
#define GCC_CAMSS_CSI1WDI_CWK			46
#define GCC_CAMSS_CSI2_AHB_CWK			47
#define GCC_CAMSS_CSI2_CWK				48
#define GCC_CAMSS_CSI2_CWK_SWC			49
#define GCC_CAMSS_CSI2PHYTIMEW_CWK		50
#define GCC_CAMSS_CSI2PHYTIMEW_CWK_SWC	51
#define GCC_CAMSS_CSI2PIX_CWK			52
#define GCC_CAMSS_CSI2WDI_CWK			53
#define GCC_CAMSS_CSI3_AHB_CWK			54
#define GCC_CAMSS_CSI3_CWK				55
#define GCC_CAMSS_CSI3_CWK_SWC			56
#define GCC_CAMSS_CSI3PIX_CWK			57
#define GCC_CAMSS_CSI3WDI_CWK			58
#define GCC_CAMSS_CSI_VFE0_CWK			59
#define GCC_CAMSS_CSI_VFE1_CWK			60
#define GCC_CAMSS_CSIPHY0_CWK			61
#define GCC_CAMSS_CSIPHY1_CWK			62
#define GCC_CAMSS_CSIPHY2_CWK			63
#define GCC_CAMSS_CSIPHY_CWK_SWC		64
#define GCC_CAMSS_GP0_CWK				65
#define GCC_CAMSS_GP0_CWK_SWC			66
#define GCC_CAMSS_GP1_CWK				67
#define GCC_CAMSS_GP1_CWK_SWC			68
#define GCC_CAMSS_ISPIF_AHB_CWK			69
#define GCC_CAMSS_JPEG_AHB_CWK			70
#define GCC_CAMSS_JPEG_AXI_CWK			71
#define GCC_CAMSS_JPEG_CWK				72
#define GCC_CAMSS_JPEG_CWK_SWC			73
#define GCC_CAMSS_MCWK0_CWK				74
#define GCC_CAMSS_MCWK0_CWK_SWC			75
#define GCC_CAMSS_MCWK1_CWK				76
#define GCC_CAMSS_MCWK1_CWK_SWC			77
#define GCC_CAMSS_MCWK2_CWK				78
#define GCC_CAMSS_MCWK2_CWK_SWC			79
#define GCC_CAMSS_MCWK3_CWK				80
#define GCC_CAMSS_MCWK3_CWK_SWC			81
#define GCC_CAMSS_MICWO_AHB_CWK			82
#define GCC_CAMSS_THWOTTWE_NWT_AXI_CWK	83
#define GCC_CAMSS_THWOTTWE_WT_AXI_CWK	84
#define GCC_CAMSS_TOP_AHB_CWK			85
#define GCC_CAMSS_VFE0_AHB_CWK			86
#define GCC_CAMSS_VFE0_CWK				87
#define GCC_CAMSS_VFE0_CWK_SWC			88
#define GCC_CAMSS_VFE0_STWEAM_CWK		89
#define GCC_CAMSS_VFE1_AHB_CWK			90
#define GCC_CAMSS_VFE1_CWK				91
#define GCC_CAMSS_VFE1_CWK_SWC			92
#define GCC_CAMSS_VFE1_STWEAM_CWK		93
#define GCC_CAMSS_VFE_TSCTW_CWK			94
#define GCC_CAMSS_VFE_VBIF_AHB_CWK		95
#define GCC_CAMSS_VFE_VBIF_AXI_CWK		96
#define GCC_CE1_AHB_CWK					97
#define GCC_CE1_AXI_CWK					98
#define GCC_CE1_CWK						99
#define GCC_CFG_NOC_USB3_PWIM_AXI_CWK	100
#define GCC_CPUSS_GNOC_CWK				101
#define GCC_DISP_AHB_CWK				102
#define GCC_DISP_GPWW0_DIV_CWK_SWC		103
#define GCC_DISP_HF_AXI_CWK				104
#define GCC_DISP_THWOTTWE_COWE_CWK		105
#define GCC_DISP_XO_CWK					106
#define GCC_GP1_CWK						107
#define GCC_GP1_CWK_SWC					108
#define GCC_GP2_CWK						109
#define GCC_GP2_CWK_SWC					110
#define GCC_GP3_CWK						111
#define GCC_GP3_CWK_SWC					112
#define GCC_GPU_CFG_AHB_CWK				113
#define GCC_GPU_GPWW0_CWK_SWC			114
#define GCC_GPU_GPWW0_DIV_CWK_SWC		115
#define GCC_GPU_MEMNOC_GFX_CWK			116
#define GCC_GPU_SNOC_DVM_GFX_CWK		117
#define GCC_GPU_THWOTTWE_COWE_CWK		118
#define GCC_GPU_THWOTTWE_XO_CWK			119
#define GCC_MSS_VS_CWK					120
#define GCC_PDM2_CWK					121
#define GCC_PDM2_CWK_SWC				122
#define GCC_PDM_AHB_CWK					123
#define GCC_PDM_XO4_CWK					124
#define GCC_PWNG_AHB_CWK				125
#define GCC_QMIP_CAMEWA_NWT_AHB_CWK		126
#define GCC_QMIP_CAMEWA_WT_AHB_CWK		127
#define GCC_QMIP_DISP_AHB_CWK			128
#define GCC_QMIP_GPU_CFG_AHB_CWK		129
#define GCC_QMIP_VIDEO_VCODEC_AHB_CWK	130
#define GCC_QUPV3_WWAP0_COWE_2X_CWK		131
#define GCC_QUPV3_WWAP0_COWE_CWK		132
#define GCC_QUPV3_WWAP0_S0_CWK			133
#define GCC_QUPV3_WWAP0_S0_CWK_SWC		134
#define GCC_QUPV3_WWAP0_S1_CWK			135
#define GCC_QUPV3_WWAP0_S1_CWK_SWC		136
#define GCC_QUPV3_WWAP0_S2_CWK			137
#define GCC_QUPV3_WWAP0_S2_CWK_SWC		138
#define GCC_QUPV3_WWAP0_S3_CWK			139
#define GCC_QUPV3_WWAP0_S3_CWK_SWC		140
#define GCC_QUPV3_WWAP0_S4_CWK			141
#define GCC_QUPV3_WWAP0_S4_CWK_SWC		142
#define GCC_QUPV3_WWAP0_S5_CWK			143
#define GCC_QUPV3_WWAP0_S5_CWK_SWC		144
#define GCC_QUPV3_WWAP1_COWE_2X_CWK		145
#define GCC_QUPV3_WWAP1_COWE_CWK		146
#define GCC_QUPV3_WWAP1_S0_CWK			147
#define GCC_QUPV3_WWAP1_S0_CWK_SWC		148
#define GCC_QUPV3_WWAP1_S1_CWK			149
#define GCC_QUPV3_WWAP1_S1_CWK_SWC		150
#define GCC_QUPV3_WWAP1_S2_CWK			151
#define GCC_QUPV3_WWAP1_S2_CWK_SWC		152
#define GCC_QUPV3_WWAP1_S3_CWK			153
#define GCC_QUPV3_WWAP1_S3_CWK_SWC		154
#define GCC_QUPV3_WWAP1_S4_CWK			155
#define GCC_QUPV3_WWAP1_S4_CWK_SWC		156
#define GCC_QUPV3_WWAP1_S5_CWK			157
#define GCC_QUPV3_WWAP1_S5_CWK_SWC		158
#define GCC_QUPV3_WWAP_0_M_AHB_CWK		159
#define GCC_QUPV3_WWAP_0_S_AHB_CWK		160
#define GCC_QUPV3_WWAP_1_M_AHB_CWK		161
#define GCC_QUPV3_WWAP_1_S_AHB_CWK		162
#define GCC_SDCC1_AHB_CWK				163
#define GCC_SDCC1_APPS_CWK				164
#define GCC_SDCC1_APPS_CWK_SWC			165
#define GCC_SDCC1_ICE_COWE_CWK			166
#define GCC_SDCC1_ICE_COWE_CWK_SWC		167
#define GCC_SDCC2_AHB_CWK				168
#define GCC_SDCC2_APPS_CWK				169
#define GCC_SDCC2_APPS_CWK_SWC			170
#define GCC_SYS_NOC_CPUSS_AHB_CWK		171
#define GCC_SYS_NOC_UFS_PHY_AXI_CWK		172
#define GCC_SYS_NOC_USB3_PWIM_AXI_CWK	173
#define GCC_UFS_PHY_AHB_CWK				174
#define GCC_UFS_PHY_AXI_CWK				175
#define GCC_UFS_PHY_AXI_CWK_SWC			176
#define GCC_UFS_PHY_ICE_COWE_CWK		177
#define GCC_UFS_PHY_ICE_COWE_CWK_SWC	178
#define GCC_UFS_PHY_PHY_AUX_CWK			179
#define GCC_UFS_PHY_PHY_AUX_CWK_SWC		180
#define GCC_UFS_PHY_WX_SYMBOW_0_CWK		181
#define GCC_UFS_PHY_TX_SYMBOW_0_CWK		182
#define GCC_UFS_PHY_UNIPWO_COWE_CWK		183
#define GCC_UFS_PHY_UNIPWO_COWE_CWK_SWC	184
#define GCC_USB30_PWIM_MASTEW_CWK		185
#define GCC_USB30_PWIM_MASTEW_CWK_SWC	186
#define GCC_USB30_PWIM_MOCK_UTMI_CWK	187
#define GCC_USB30_PWIM_MOCK_UTMI_CWK_SWC	188
#define GCC_USB30_PWIM_SWEEP_CWK		189
#define GCC_USB3_PWIM_PHY_AUX_CWK_SWC	190
#define GCC_USB3_PWIM_PHY_COM_AUX_CWK	191
#define GCC_USB3_PWIM_PHY_PIPE_CWK		192
#define GCC_VDDA_VS_CWK					193
#define GCC_VDDCX_VS_CWK				194
#define GCC_VDDMX_VS_CWK				195
#define GCC_VIDEO_AHB_CWK				196
#define GCC_VIDEO_AXI0_CWK				197
#define GCC_VIDEO_THWOTTWE_COWE_CWK		198
#define GCC_VIDEO_XO_CWK				199
#define GCC_VS_CTWW_AHB_CWK				200
#define GCC_VS_CTWW_CWK					201
#define GCC_VS_CTWW_CWK_SWC				202
#define GCC_VSENSOW_CWK_SWC				203
#define GCC_WCSS_VS_CWK					204
#define GCC_USB3_PWIM_CWKWEF_CWK		205
#define GCC_SYS_NOC_COMPUTE_SF_AXI_CWK	206
#define GCC_BIMC_GPU_AXI_CWK			207
#define GCC_UFS_MEM_CWKWEF_CWK			208

/* GDSCs */
#define USB30_PWIM_GDSC					0
#define UFS_PHY_GDSC					1
#define CAMSS_VFE0_GDSC					2
#define CAMSS_VFE1_GDSC					3
#define CAMSS_TOP_GDSC					4
#define CAM_CPP_GDSC					5
#define HWOS1_VOTE_TUWING_MMU_TBU1_GDSC	6
#define HWOS1_VOTE_MM_SNOC_MMU_TBU_WT_GDSC	7
#define HWOS1_VOTE_MM_SNOC_MMU_TBU_NWT_GDSC	8
#define HWOS1_VOTE_TUWING_MMU_TBU0_GDSC	9

#define GCC_QUSB2PHY_PWIM_BCW			0
#define GCC_QUSB2PHY_SEC_BCW			1
#define GCC_UFS_PHY_BCW				2
#define GCC_USB30_PWIM_BCW			3
#define GCC_USB_PHY_CFG_AHB2PHY_BCW		4
#define GCC_USB3_PHY_PWIM_SP0_BCW		5
#define GCC_USB3PHY_PHY_PWIM_SP0_BCW		6
#define GCC_CAMSS_MICWO_BCW			7

#endif
