[2m2025-01-15T05:27:10.231863Z[0m [33m WARN[0m SP1_PROVER environment variable not set, defaulting to 'cpu'    
[2m2025-01-15T05:27:10.690781Z[0m [32m INFO[0m vk verification: true
n: 36561
[2m2025-01-15T05:27:13.002120Z[0m [32m INFO[0m [1mprove_core[0m: clk = 0 pc = 0x200d04    
stdout: WARNING: Using insecure random number generator.
[2m2025-01-15T05:27:13.313017Z[0m [32m INFO[0m [1mprove_core[0m: clk = 10000000 pc = 0x20280c    
[2m2025-01-15T05:27:13.392751Z[0m [32m INFO[0m [1mprove_core[0m: clk = 0 pc = 0x200d04    
stdout: WARNING: Using insecure random number generator.
[2m2025-01-15T05:27:14.948369Z[0m [32m INFO[0m [1mprove_core[0m: clk = 10000000 pc = 0x20280c    
[2m2025-01-15T05:27:15.299387Z[0m [32m INFO[0m [1mprove_core[0m: deferred 1 records    
[2m2025-01-15T05:27:15.941436Z[0m [32m INFO[0m [1mprove_core[0m: Shard Lifted: Index=1, Cluster=210
[2m2025-01-15T05:27:15.941480Z[0m [32m INFO[0m [1mprove_core[0m: Chip Cpu: 21  -> 21 
[2m2025-01-15T05:27:15.941483Z[0m [32m INFO[0m [1mprove_core[0m: Chip AddSub: 21  -> 21 
[2m2025-01-15T05:27:15.941484Z[0m [32m INFO[0m [1mprove_core[0m: Chip Bitwise: 19  -> 19 
[2m2025-01-15T05:27:15.941486Z[0m [32m INFO[0m [1mprove_core[0m: Chip Mul: 2   -> 17 
[2m2025-01-15T05:27:15.941488Z[0m [32m INFO[0m [1mprove_core[0m: Chip ShiftRight: 18  -> 18 
[2m2025-01-15T05:27:15.941490Z[0m [32m INFO[0m [1mprove_core[0m: Chip ShiftLeft: 18  -> 18 
[2m2025-01-15T05:27:15.941491Z[0m [32m INFO[0m [1mprove_core[0m: Chip Lt: 17  -> 18 
[2m2025-01-15T05:27:15.941492Z[0m [32m INFO[0m [1mprove_core[0m: Chip MemoryLocal: 13  -> 18 
[2m2025-01-15T05:27:15.941494Z[0m [32m INFO[0m [1mprove_core[0m: Chip MemoryInstrs: 20  -> 20 
[2m2025-01-15T05:27:15.941495Z[0m [32m INFO[0m [1mprove_core[0m: Chip Auipc: 9   -> 18 
[2m2025-01-15T05:27:15.941496Z[0m [32m INFO[0m [1mprove_core[0m: Chip Branch: 16  -> 18 
[2m2025-01-15T05:27:15.941497Z[0m [32m INFO[0m [1mprove_core[0m: Chip Jump: 12  -> 18 
[2m2025-01-15T05:27:15.941498Z[0m [32m INFO[0m [1mprove_core[0m: Chip Global: 16  -> 17 
[2m2025-01-15T05:27:15.941499Z[0m [32m INFO[0m [1mprove_core[0m: Chip SyscallCore: 2   -> 10 
[2m2025-01-15T05:27:15.941501Z[0m [32m INFO[0m [1mprove_core[0m: Chip SyscallInstrs: 2   -> 10 
[2m2025-01-15T05:27:15.941632Z[0m [32m INFO[0m [1mprove_core[0m: Shard Lifted: Index=2, Cluster=210
[2m2025-01-15T05:27:15.941636Z[0m [32m INFO[0m [1mprove_core[0m: Chip Cpu: 21  -> 21 
[2m2025-01-15T05:27:15.941638Z[0m [32m INFO[0m [1mprove_core[0m: Chip AddSub: 21  -> 21 
[2m2025-01-15T05:27:15.941639Z[0m [32m INFO[0m [1mprove_core[0m: Chip Bitwise: 19  -> 19 
[2m2025-01-15T05:27:15.941640Z[0m [32m INFO[0m [1mprove_core[0m: Chip Mul: 0   -> 17 
[2m2025-01-15T05:27:15.941641Z[0m [32m INFO[0m [1mprove_core[0m: Chip ShiftRight: 18  -> 18 
[2m2025-01-15T05:27:15.941642Z[0m [32m INFO[0m [1mprove_core[0m: Chip ShiftLeft: 18  -> 18 
[2m2025-01-15T05:27:15.941644Z[0m [32m INFO[0m [1mprove_core[0m: Chip Lt: 17  -> 18 
[2m2025-01-15T05:27:15.941645Z[0m [32m INFO[0m [1mprove_core[0m: Chip MemoryLocal: 13  -> 18 
[2m2025-01-15T05:27:15.941646Z[0m [32m INFO[0m [1mprove_core[0m: Chip MemoryInstrs: 20  -> 20 
[2m2025-01-15T05:27:15.941647Z[0m [32m INFO[0m [1mprove_core[0m: Chip Auipc: 9   -> 18 
[2m2025-01-15T05:27:15.941648Z[0m [32m INFO[0m [1mprove_core[0m: Chip Branch: 16  -> 18 
[2m2025-01-15T05:27:15.941650Z[0m [32m INFO[0m [1mprove_core[0m: Chip Jump: 12  -> 18 
[2m2025-01-15T05:27:15.941651Z[0m [32m INFO[0m [1mprove_core[0m: Chip Global: 16  -> 17 
[2m2025-01-15T05:27:15.942005Z[0m [32m INFO[0m [1mprove_core[0m: Shard Lifted: Index=3, Cluster=197
[2m2025-01-15T05:27:15.942009Z[0m [32m INFO[0m [1mprove_core[0m: Chip Cpu: 21  -> 21 
[2m2025-01-15T05:27:15.942010Z[0m [32m INFO[0m [1mprove_core[0m: Chip DivRem: 2   -> 10 
[2m2025-01-15T05:27:15.942011Z[0m [32m INFO[0m [1mprove_core[0m: Chip AddSub: 21  -> 21 
[2m2025-01-15T05:27:15.942012Z[0m [32m INFO[0m [1mprove_core[0m: Chip Bitwise: 17  -> 17 
[2m2025-01-15T05:27:15.942013Z[0m [32m INFO[0m [1mprove_core[0m: Chip Mul: 11  -> 17 
[2m2025-01-15T05:27:15.942015Z[0m [32m INFO[0m [1mprove_core[0m: Chip ShiftRight: 16  -> 17 
[2m2025-01-15T05:27:15.942016Z[0m [32m INFO[0m [1mprove_core[0m: Chip ShiftLeft: 18  -> 18 
[2m2025-01-15T05:27:15.942017Z[0m [32m INFO[0m [1mprove_core[0m: Chip Lt: 20  -> 20 
[2m2025-01-15T05:27:15.942019Z[0m [32m INFO[0m [1mprove_core[0m: Chip MemoryLocal: 15  -> 18 
[2m2025-01-15T05:27:15.942020Z[0m [32m INFO[0m [1mprove_core[0m: Chip MemoryInstrs: 20  -> 20 
[2m2025-01-15T05:27:15.942021Z[0m [32m INFO[0m [1mprove_core[0m: Chip Auipc: 11  -> 18 
[2m2025-01-15T05:27:15.942022Z[0m [32m INFO[0m [1mprove_core[0m: Chip Branch: 18  -> 18 
[2m2025-01-15T05:27:15.942023Z[0m [32m INFO[0m [1mprove_core[0m: Chip Jump: 15  -> 18 
[2m2025-01-15T05:27:15.942024Z[0m [32m INFO[0m [1mprove_core[0m: Chip Global: 18  -> 18 
[2m2025-01-15T05:27:15.942203Z[0m [32m INFO[0m [1mprove_core[0m: Shard Lifted: Index=4, Cluster=179
[2m2025-01-15T05:27:15.942207Z[0m [32m INFO[0m [1mprove_core[0m: Chip Cpu: 21  -> 21 
[2m2025-01-15T05:27:15.942208Z[0m [32m INFO[0m [1mprove_core[0m: Chip AddSub: 21  -> 21 
[2m2025-01-15T05:27:15.942210Z[0m [32m INFO[0m [1mprove_core[0m: Chip Bitwise: 15  -> 17 
[2m2025-01-15T05:27:15.942211Z[0m [32m INFO[0m [1mprove_core[0m: Chip Mul: 10  -> 17 
[2m2025-01-15T05:27:15.942212Z[0m [32m INFO[0m [1mprove_core[0m: Chip ShiftRight: 12  -> 17 
[2m2025-01-15T05:27:15.942213Z[0m [32m INFO[0m [1mprove_core[0m: Chip ShiftLeft: 18  -> 18 
[2m2025-01-15T05:27:15.942214Z[0m [32m INFO[0m [1mprove_core[0m: Chip Lt: 20  -> 20 
[2m2025-01-15T05:27:15.942215Z[0m [32m INFO[0m [1mprove_core[0m: Chip MemoryLocal: 13  -> 18 
[2m2025-01-15T05:27:15.942217Z[0m [32m INFO[0m [1mprove_core[0m: Chip MemoryInstrs: 20  -> 20 
[2m2025-01-15T05:27:15.942218Z[0m [32m INFO[0m [1mprove_core[0m: Chip Auipc: 12  -> 18 
[2m2025-01-15T05:27:15.942219Z[0m [32m INFO[0m [1mprove_core[0m: Chip Branch: 19  -> 19 
[2m2025-01-15T05:27:15.942221Z[0m [32m INFO[0m [1mprove_core[0m: Chip Jump: 15  -> 18 
[2m2025-01-15T05:27:15.942222Z[0m [32m INFO[0m [1mprove_core[0m: Chip Global: 16  -> 17 
[2m2025-01-15T05:27:15.942429Z[0m [32m INFO[0m [1mprove_core[0m: Shard Lifted: Index=5, Cluster=179
[2m2025-01-15T05:27:15.942432Z[0m [32m INFO[0m [1mprove_core[0m: Chip Cpu: 21  -> 21 
[2m2025-01-15T05:27:15.942434Z[0m [32m INFO[0m [1mprove_core[0m: Chip AddSub: 21  -> 21 
[2m2025-01-15T05:27:15.942435Z[0m [32m INFO[0m [1mprove_core[0m: Chip Bitwise: 14  -> 17 
[2m2025-01-15T05:27:15.942436Z[0m [32m INFO[0m [1mprove_core[0m: Chip Mul: 10  -> 17 
[2m2025-01-15T05:27:15.942437Z[0m [32m INFO[0m [1mprove_core[0m: Chip ShiftRight: 11  -> 17 
[2m2025-01-15T05:27:15.942439Z[0m [32m INFO[0m [1mprove_core[0m: Chip ShiftLeft: 18  -> 18 
[2m2025-01-15T05:27:15.942440Z[0m [32m INFO[0m [1mprove_core[0m: Chip Lt: 20  -> 20 
[2m2025-01-15T05:27:15.942441Z[0m [32m INFO[0m [1mprove_core[0m: Chip MemoryLocal: 14  -> 18 
[2m2025-01-15T05:27:15.942442Z[0m [32m INFO[0m [1mprove_core[0m: Chip MemoryInstrs: 20  -> 20 
[2m2025-01-15T05:27:15.942443Z[0m [32m INFO[0m [1mprove_core[0m: Chip Auipc: 12  -> 18 
[2m2025-01-15T05:27:15.942445Z[0m [32m INFO[0m [1mprove_core[0m: Chip Branch: 19  -> 19 
[2m2025-01-15T05:27:15.942446Z[0m [32m INFO[0m [1mprove_core[0m: Chip Jump: 15  -> 18 
[2m2025-01-15T05:27:15.942447Z[0m [32m INFO[0m [1mprove_core[0m: Chip Global: 17  -> 17 
[2m2025-01-15T05:27:15.942601Z[0m [32m INFO[0m [1mprove_core[0m: Shard Lifted: Index=6, Cluster=179
[2m2025-01-15T05:27:15.942605Z[0m [32m INFO[0m [1mprove_core[0m: Chip Cpu: 21  -> 21 
[2m2025-01-15T05:27:15.942606Z[0m [32m INFO[0m [1mprove_core[0m: Chip AddSub: 21  -> 21 
[2m2025-01-15T05:27:15.942607Z[0m [32m INFO[0m [1mprove_core[0m: Chip Bitwise: 15  -> 17 
[2m2025-01-15T05:27:15.942609Z[0m [32m INFO[0m [1mprove_core[0m: Chip Mul: 10  -> 17 
[2m2025-01-15T05:27:15.942610Z[0m [32m INFO[0m [1mprove_core[0m: Chip ShiftRight: 12  -> 17 
[2m2025-01-15T05:27:15.942611Z[0m [32m INFO[0m [1mprove_core[0m: Chip ShiftLeft: 17  -> 17 
[2m2025-01-15T05:27:15.942612Z[0m [32m INFO[0m [1mprove_core[0m: Chip Lt: 20  -> 20 
[2m2025-01-15T05:27:15.942614Z[0m [32m INFO[0m [1mprove_core[0m: Chip MemoryLocal: 13  -> 18 
[2m2025-01-15T05:27:15.942615Z[0m [32m INFO[0m [1mprove_core[0m: Chip MemoryInstrs: 20  -> 20 
[2m2025-01-15T05:27:15.942616Z[0m [32m INFO[0m [1mprove_core[0m: Chip Auipc: 12  -> 18 
[2m2025-01-15T05:27:15.942617Z[0m [32m INFO[0m [1mprove_core[0m: Chip Branch: 19  -> 19 
[2m2025-01-15T05:27:15.942618Z[0m [32m INFO[0m [1mprove_core[0m: Chip Jump: 15  -> 18 
[2m2025-01-15T05:27:15.942620Z[0m [32m INFO[0m [1mprove_core[0m: Chip Global: 16  -> 17 
[2m2025-01-15T05:27:15.942621Z[0m [32m INFO[0m [1mprove_core[0m: Chip SyscallCore: 5   -> 10 
[2m2025-01-15T05:27:15.942622Z[0m [32m INFO[0m [1mprove_core[0m: Chip SyscallInstrs: 5   -> 10 
[2m2025-01-15T05:27:16.357506Z[0m [32m INFO[0m [1mprove_core[0m:[1mgenerate main traces[0m: close [3mtime.busy[0m[2m=[0m415ms [3mtime.idle[0m[2m=[0m2.34Âµs [2m[3mindex[0m[2m=[0m0[0m
[2m2025-01-15T05:28:12.460507Z[0m [32m INFO[0m [1mprove_core[0m: execution report (totals): total_cycles=12357593, total_syscall_cycles=20, touched_memory_addresses=93849
[2m2025-01-15T05:28:12.460538Z[0m [32m INFO[0m [1mprove_core[0m: execution report (opcode counts):
[2m2025-01-15T05:28:12.460547Z[0m [32m INFO[0m [1mprove_core[0m:   3939647 add
[2m2025-01-15T05:28:12.460550Z[0m [32m INFO[0m [1mprove_core[0m:   2122044 lw
[2m2025-01-15T05:28:12.460552Z[0m [32m INFO[0m [1mprove_core[0m:   1995250 sw
[2m2025-01-15T05:28:12.460556Z[0m [32m INFO[0m [1mprove_core[0m:   1023439 sll
[2m2025-01-15T05:28:12.460558Z[0m [32m INFO[0m [1mprove_core[0m:    662193 bltu
[2m2025-01-15T05:28:12.460560Z[0m [32m INFO[0m [1mprove_core[0m:    506146 sltu
[2m2025-01-15T05:28:12.460562Z[0m [32m INFO[0m [1mprove_core[0m:    476554 xor
[2m2025-01-15T05:28:12.460564Z[0m [32m INFO[0m [1mprove_core[0m:    451634 srl
[2m2025-01-15T05:28:12.460565Z[0m [32m INFO[0m [1mprove_core[0m:    444576 or
[2m2025-01-15T05:28:12.460567Z[0m [32m INFO[0m [1mprove_core[0m:    245720 bne
[2m2025-01-15T05:28:12.460569Z[0m [32m INFO[0m [1mprove_core[0m:    154957 bgeu
[2m2025-01-15T05:28:12.460570Z[0m [32m INFO[0m [1mprove_core[0m:    147298 beq
[2m2025-01-15T05:28:12.460571Z[0m [32m INFO[0m [1mprove_core[0m:     89552 jal
[2m2025-01-15T05:28:12.460573Z[0m [32m INFO[0m [1mprove_core[0m:     37702 sub
[2m2025-01-15T05:28:12.460574Z[0m [32m INFO[0m [1mprove_core[0m:     23868 jalr
[2m2025-01-15T05:28:12.460575Z[0m [32m INFO[0m [1mprove_core[0m:     18594 and
[2m2025-01-15T05:28:12.460577Z[0m [32m INFO[0m [1mprove_core[0m:     11938 auipc
[2m2025-01-15T05:28:12.460578Z[0m [32m INFO[0m [1mprove_core[0m:      4201 mul
[2m2025-01-15T05:28:12.460579Z[0m [32m INFO[0m [1mprove_core[0m:       859 sb
[2m2025-01-15T05:28:12.460581Z[0m [32m INFO[0m [1mprove_core[0m:       572 blt
[2m2025-01-15T05:28:12.460582Z[0m [32m INFO[0m [1mprove_core[0m:       453 lbu
[2m2025-01-15T05:28:12.460583Z[0m [32m INFO[0m [1mprove_core[0m:       368 mulhu
[2m2025-01-15T05:28:12.460585Z[0m [32m INFO[0m [1mprove_core[0m:        20 ecall
[2m2025-01-15T05:28:12.460586Z[0m [32m INFO[0m [1mprove_core[0m:         4 lb
[2m2025-01-15T05:28:12.460587Z[0m [32m INFO[0m [1mprove_core[0m:         3 divu
[2m2025-01-15T05:28:12.460589Z[0m [32m INFO[0m [1mprove_core[0m:         1 bge
[2m2025-01-15T05:28:12.460591Z[0m [32m INFO[0m [1mprove_core[0m: execution report (syscall counts):
[2m2025-01-15T05:28:12.460597Z[0m [32m INFO[0m [1mprove_core[0m:   8 commit
[2m2025-01-15T05:28:12.460599Z[0m [32m INFO[0m [1mprove_core[0m:   8 commit_deferred_proofs
[2m2025-01-15T05:28:12.460600Z[0m [32m INFO[0m [1mprove_core[0m:   1 halt
[2m2025-01-15T05:28:12.460602Z[0m [32m INFO[0m [1mprove_core[0m:   1 write
[2m2025-01-15T05:28:12.460603Z[0m [32m INFO[0m [1mprove_core[0m:   1 hint_len
[2m2025-01-15T05:28:12.460605Z[0m [32m INFO[0m [1mprove_core[0m:   1 hint_read
[2m2025-01-15T05:28:12.460613Z[0m [32m INFO[0m [1mprove_core[0m: summary: cycles=12357593, e2e=59.459128846s, khz=207.83
[2m2025-01-15T05:28:12.462649Z[0m [32m INFO[0m [1mprove_core[0m: close [3mtime.busy[0m[2m=[0m56.5s [3mtime.idle[0m[2m=[0m2.97s
Successfully generated proof!
[2m2025-01-15T05:28:13.718759Z[0m [32m INFO[0m [1mverify[0m: close [3mtime.busy[0m[2m=[0m1.23s [3mtime.idle[0m[2m=[0m1.58Âµs
Successfully verified proof!
