module top_module(
    input a,
    input b,
    input c,
    output out
);

    // Logic gate performing a logical OR operation
    assign out = a || b || c;

endmodule
