// Seed: 526021366
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input wire id_2,
    input wand id_3,
    input wand id_4,
    output tri id_5,
    input wand id_6,
    input tri0 id_7,
    output tri0 id_8
);
  assign id_5 = 1 == id_0;
  id_10(
      id_7 + id_7, id_3
  );
endmodule
module module_1 (
    input logic id_0
    , id_9,
    input tri1 id_1,
    output supply0 id_2,
    input tri0 id_3,
    output logic id_4,
    output supply0 id_5,
    output uwire id_6,
    input wire id_7
);
  always_latch id_4 <= id_0;
  module_0(
      id_3, id_1, id_1, id_3, id_3, id_5, id_7, id_1, id_6
  );
endmodule
