$date
	Sat Dec 27 12:54:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sipo_tb $end
$var wire 4 ! parallel_out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ serial_in $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ serial_in $end
$var reg 4 % parallel_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
0$
1#
0"
b0 !
$end
#5
1"
#10
0"
0#
#15
1"
#20
0"
1$
#25
b1 !
b1 %
1"
#30
0"
0$
#35
b10 !
b10 %
1"
#40
0"
1$
#45
b101 !
b101 %
1"
#50
0"
#55
b1011 !
b1011 %
1"
#60
0"
#65
b111 !
b111 %
1"
#70
0"
