ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Sep 28, 2022 at 04:26:33 CST
ncverilog
	Lab1_Team25_Toggle_Flip_Flop_t.v
	Lab1_Team25_Toggle_Flip_Flop.v
	+access+r
Recompiling... reason: file './Lab1_Team25_Toggle_Flip_Flop_t.v' is newer than expected.
	expected: Wed Sep 28 04:23:48 2022
	actual:   Wed Sep 28 04:25:27 2022
file: Lab1_Team25_Toggle_Flip_Flop_t.v
	module worklib.Toggle_Flip_Flop_t:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: ....
        $dumpvars("+all");
                       |
ncelab: *W,STRINT (./Lab1_Team25_Toggle_Flip_Flop_t.v,20|23): String literal argument supplied to integer parameter.
................ Done
	Generating native compiled code:
		worklib.Toggle_Flip_Flop_t:v <0x3bb0d2cc>
			streams:   8, words: 11629
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 5       4
		Primitives:             17       4
		Registers:               3       3
		Scalar wires:            3       -
		Always blocks:           1       1
		Initial blocks:          5       5
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.Toggle_Flip_Flop_t:v
Loading snapshot worklib.Toggle_Flip_Flop_t:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Simulation complete via $finish(1) at time 26 NS + 0
./Lab1_Team25_Toggle_Flip_Flop_t.v:43         @(negedge clk) $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Sep 28, 2022 at 04:26:36 CST  (total: 00:00:03)
