
DoorLock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ec4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c8  0800504c  0800504c  0000604c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005214  08005214  00007058  2**0
                  CONTENTS
  4 .ARM          00000000  08005214  08005214  00007058  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005214  08005214  00007058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005214  08005214  00006214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005218  08005218  00006218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000058  20000000  0800521c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007058  2**0
                  CONTENTS
 10 .bss          000001dc  20000058  20000058  00007058  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000234  20000234  00007058  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007058  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012eea  00000000  00000000  00007088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000028b8  00000000  00000000  00019f72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001040  00000000  00000000  0001c830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cc0  00000000  00000000  0001d870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c8cb  00000000  00000000  0001e530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000165f5  00000000  00000000  0003adfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a5e4e  00000000  00000000  000513f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f723e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004420  00000000  00000000  000f7284  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004e  00000000  00000000  000fb6a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000058 	.word	0x20000058
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005034 	.word	0x08005034

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000005c 	.word	0x2000005c
 80001c4:	08005034 	.word	0x08005034

080001c8 <getPasscode>:
 *      (None)
 * Outputs:
 *      (buffer) Keypad passcode
 */
void getPasscode(uint8_t* buffer)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
    for(uint8_t i = 0; i<PASSCODE_SIZE; i++)
 80001d0:	2300      	movs	r3, #0
 80001d2:	73fb      	strb	r3, [r7, #15]
 80001d4:	e009      	b.n	80001ea <getPasscode+0x22>
    {
        buffer[i] = passcode[i];
 80001d6:	7bfa      	ldrb	r2, [r7, #15]
 80001d8:	7bfb      	ldrb	r3, [r7, #15]
 80001da:	6879      	ldr	r1, [r7, #4]
 80001dc:	440b      	add	r3, r1
 80001de:	4908      	ldr	r1, [pc, #32]	@ (8000200 <getPasscode+0x38>)
 80001e0:	5c8a      	ldrb	r2, [r1, r2]
 80001e2:	701a      	strb	r2, [r3, #0]
    for(uint8_t i = 0; i<PASSCODE_SIZE; i++)
 80001e4:	7bfb      	ldrb	r3, [r7, #15]
 80001e6:	3301      	adds	r3, #1
 80001e8:	73fb      	strb	r3, [r7, #15]
 80001ea:	7bfb      	ldrb	r3, [r7, #15]
 80001ec:	2b03      	cmp	r3, #3
 80001ee:	d9f2      	bls.n	80001d6 <getPasscode+0xe>
    }
}
 80001f0:	bf00      	nop
 80001f2:	bf00      	nop
 80001f4:	3714      	adds	r7, #20
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	20000074 	.word	0x20000074

08000204 <setPasscode>:
 *      (buffer) Keypad passcode
 * Outputs:
 *      (None)
 */
void setPasscode(uint8_t* buffer)
{
 8000204:	b480      	push	{r7}
 8000206:	b085      	sub	sp, #20
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
    for(uint8_t i = 0; i<PASSCODE_SIZE; i++)
 800020c:	2300      	movs	r3, #0
 800020e:	73fb      	strb	r3, [r7, #15]
 8000210:	e009      	b.n	8000226 <setPasscode+0x22>
    {
        passcode[i] = buffer[i];
 8000212:	7bfb      	ldrb	r3, [r7, #15]
 8000214:	687a      	ldr	r2, [r7, #4]
 8000216:	441a      	add	r2, r3
 8000218:	7bfb      	ldrb	r3, [r7, #15]
 800021a:	7811      	ldrb	r1, [r2, #0]
 800021c:	4a07      	ldr	r2, [pc, #28]	@ (800023c <setPasscode+0x38>)
 800021e:	54d1      	strb	r1, [r2, r3]
    for(uint8_t i = 0; i<PASSCODE_SIZE; i++)
 8000220:	7bfb      	ldrb	r3, [r7, #15]
 8000222:	3301      	adds	r3, #1
 8000224:	73fb      	strb	r3, [r7, #15]
 8000226:	7bfb      	ldrb	r3, [r7, #15]
 8000228:	2b03      	cmp	r3, #3
 800022a:	d9f2      	bls.n	8000212 <setPasscode+0xe>
    }
}
 800022c:	bf00      	nop
 800022e:	bf00      	nop
 8000230:	3714      	adds	r7, #20
 8000232:	46bd      	mov	sp, r7
 8000234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000238:	4770      	bx	lr
 800023a:	bf00      	nop
 800023c:	20000074 	.word	0x20000074

08000240 <readButton>:
 *      (column) button matrix column
 * Outputs:
 *      (return value) button state
 */
bool readButton(uint8_t row, uint8_t column)
{
 8000240:	b590      	push	{r4, r7, lr}
 8000242:	b085      	sub	sp, #20
 8000244:	af00      	add	r7, sp, #0
 8000246:	4603      	mov	r3, r0
 8000248:	460a      	mov	r2, r1
 800024a:	71fb      	strb	r3, [r7, #7]
 800024c:	4613      	mov	r3, r2
 800024e:	71bb      	strb	r3, [r7, #6]
    if( __HAL_TIM_GET_COUNTER(&htim3) - button_timers[row][column] > BUTTON_DEBOUNCE_TIMEOUT)
 8000250:	4b2a      	ldr	r3, [pc, #168]	@ (80002fc <readButton+0xbc>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8000256:	79fa      	ldrb	r2, [r7, #7]
 8000258:	79b8      	ldrb	r0, [r7, #6]
 800025a:	4c29      	ldr	r4, [pc, #164]	@ (8000300 <readButton+0xc0>)
 800025c:	4613      	mov	r3, r2
 800025e:	005b      	lsls	r3, r3, #1
 8000260:	4413      	add	r3, r2
 8000262:	4403      	add	r3, r0
 8000264:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8000268:	1acb      	subs	r3, r1, r3
 800026a:	2b32      	cmp	r3, #50	@ 0x32
 800026c:	d901      	bls.n	8000272 <readButton+0x32>
    {
        return false;
 800026e:	2300      	movs	r3, #0
 8000270:	e03f      	b.n	80002f2 <readButton+0xb2>
    }

    button_timers[row][column] = __HAL_TIM_GET_COUNTER(&htim3);
 8000272:	4b22      	ldr	r3, [pc, #136]	@ (80002fc <readButton+0xbc>)
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	79fa      	ldrb	r2, [r7, #7]
 8000278:	79b8      	ldrb	r0, [r7, #6]
 800027a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800027c:	4c20      	ldr	r4, [pc, #128]	@ (8000300 <readButton+0xc0>)
 800027e:	4613      	mov	r3, r2
 8000280:	005b      	lsls	r3, r3, #1
 8000282:	4413      	add	r3, r2
 8000284:	4403      	add	r3, r0
 8000286:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
    bool state = HAL_GPIO_ReadPin(IN_PORT[row], IN_PIN[row]);
 800028a:	79fb      	ldrb	r3, [r7, #7]
 800028c:	4a1d      	ldr	r2, [pc, #116]	@ (8000304 <readButton+0xc4>)
 800028e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000292:	79fb      	ldrb	r3, [r7, #7]
 8000294:	491c      	ldr	r1, [pc, #112]	@ (8000308 <readButton+0xc8>)
 8000296:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800029a:	4619      	mov	r1, r3
 800029c:	4610      	mov	r0, r2
 800029e:	f001 fc81 	bl	8001ba4 <HAL_GPIO_ReadPin>
 80002a2:	4603      	mov	r3, r0
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	bf14      	ite	ne
 80002a8:	2301      	movne	r3, #1
 80002aa:	2300      	moveq	r3, #0
 80002ac:	73fb      	strb	r3, [r7, #15]

    if(state)
 80002ae:	7bfb      	ldrb	r3, [r7, #15]
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d01d      	beq.n	80002f0 <readButton+0xb0>
    {
        // Start timer for button timeout
        uint32_t timeout = __HAL_TIM_GET_COUNTER(&htim3) + BUTTON_TIMEOUT;
 80002b4:	4b11      	ldr	r3, [pc, #68]	@ (80002fc <readButton+0xbc>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002ba:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80002be:	60bb      	str	r3, [r7, #8]
        while(__HAL_TIM_GET_COUNTER(&htim3) < timeout)
 80002c0:	e00e      	b.n	80002e0 <readButton+0xa0>
        {
            // Stall the MCU while the button is held to prevent multiple reads
            if (!HAL_GPIO_ReadPin(IN_PORT[row], IN_PIN[row]))
 80002c2:	79fb      	ldrb	r3, [r7, #7]
 80002c4:	4a0f      	ldr	r2, [pc, #60]	@ (8000304 <readButton+0xc4>)
 80002c6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002ca:	79fb      	ldrb	r3, [r7, #7]
 80002cc:	490e      	ldr	r1, [pc, #56]	@ (8000308 <readButton+0xc8>)
 80002ce:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80002d2:	4619      	mov	r1, r3
 80002d4:	4610      	mov	r0, r2
 80002d6:	f001 fc65 	bl	8001ba4 <HAL_GPIO_ReadPin>
 80002da:	4603      	mov	r3, r0
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d006      	beq.n	80002ee <readButton+0xae>
        while(__HAL_TIM_GET_COUNTER(&htim3) < timeout)
 80002e0:	4b06      	ldr	r3, [pc, #24]	@ (80002fc <readButton+0xbc>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002e6:	68ba      	ldr	r2, [r7, #8]
 80002e8:	429a      	cmp	r2, r3
 80002ea:	d8ea      	bhi.n	80002c2 <readButton+0x82>
 80002ec:	e000      	b.n	80002f0 <readButton+0xb0>
            {
                break;
 80002ee:	bf00      	nop
            }
        }
    }

    return state;
 80002f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80002f2:	4618      	mov	r0, r3
 80002f4:	3714      	adds	r7, #20
 80002f6:	46bd      	mov	sp, r7
 80002f8:	bd90      	pop	{r4, r7, pc}
 80002fa:	bf00      	nop
 80002fc:	2000015c 	.word	0x2000015c
 8000300:	20000078 	.word	0x20000078
 8000304:	20000014 	.word	0x20000014
 8000308:	20000024 	.word	0x20000024

0800030c <scanButtons>:
 * Outputs:
 *      (buttonValue) button identifier
 *      (return value) read status
 */
bool scanButtons(uint8_t* button)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b086      	sub	sp, #24
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
	uint8_t button_map[NUM_ROWS][NUM_COLUMNS] = {{1, 2, 3},
 8000314:	4a2b      	ldr	r2, [pc, #172]	@ (80003c4 <scanButtons+0xb8>)
 8000316:	f107 0308 	add.w	r3, r7, #8
 800031a:	ca07      	ldmia	r2, {r0, r1, r2}
 800031c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                                                 {4, 5, 6},
                                                 {7, 8, 9},
                                                 {BUTTON_LOCK, 0, BUTTON_EDIT}};

	bool break_loop = false;
 8000320:	2300      	movs	r3, #0
 8000322:	75fb      	strb	r3, [r7, #23]
	bool rtv = false;
 8000324:	2300      	movs	r3, #0
 8000326:	75bb      	strb	r3, [r7, #22]

	// Pull columns to digital LOW
	for(uint8_t col = 0; col < NUM_COLUMNS; col++)
 8000328:	2300      	movs	r3, #0
 800032a:	757b      	strb	r3, [r7, #21]
 800032c:	e040      	b.n	80003b0 <scanButtons+0xa4>
	{
		HAL_GPIO_WritePin(OUT_PORT[col], OUT_PIN[col], GPIO_PIN_RESET);
 800032e:	7d7b      	ldrb	r3, [r7, #21]
 8000330:	4a25      	ldr	r2, [pc, #148]	@ (80003c8 <scanButtons+0xbc>)
 8000332:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000336:	7d7b      	ldrb	r3, [r7, #21]
 8000338:	4a24      	ldr	r2, [pc, #144]	@ (80003cc <scanButtons+0xc0>)
 800033a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800033e:	2200      	movs	r2, #0
 8000340:	4619      	mov	r1, r3
 8000342:	f001 fc47 	bl	8001bd4 <HAL_GPIO_WritePin>

		// Scan rows for button presses
		for(uint8_t row = 0; row < NUM_ROWS; row++)
 8000346:	2300      	movs	r3, #0
 8000348:	753b      	strb	r3, [r7, #20]
 800034a:	e01c      	b.n	8000386 <scanButtons+0x7a>
		{
			if(readButton(row, col))
 800034c:	7d7a      	ldrb	r2, [r7, #21]
 800034e:	7d3b      	ldrb	r3, [r7, #20]
 8000350:	4611      	mov	r1, r2
 8000352:	4618      	mov	r0, r3
 8000354:	f7ff ff74 	bl	8000240 <readButton>
 8000358:	4603      	mov	r3, r0
 800035a:	2b00      	cmp	r3, #0
 800035c:	d010      	beq.n	8000380 <scanButtons+0x74>
			{
                rtv = true;
 800035e:	2301      	movs	r3, #1
 8000360:	75bb      	strb	r3, [r7, #22]

				// Assign output value to button pressed
				*button = button_map[row][col];
 8000362:	7d3a      	ldrb	r2, [r7, #20]
 8000364:	7d79      	ldrb	r1, [r7, #21]
 8000366:	4613      	mov	r3, r2
 8000368:	005b      	lsls	r3, r3, #1
 800036a:	4413      	add	r3, r2
 800036c:	3318      	adds	r3, #24
 800036e:	443b      	add	r3, r7
 8000370:	440b      	add	r3, r1
 8000372:	3b10      	subs	r3, #16
 8000374:	781a      	ldrb	r2, [r3, #0]
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	701a      	strb	r2, [r3, #0]

				// Exit button scan
				break_loop = true;
 800037a:	2301      	movs	r3, #1
 800037c:	75fb      	strb	r3, [r7, #23]
				break;
 800037e:	e005      	b.n	800038c <scanButtons+0x80>
		for(uint8_t row = 0; row < NUM_ROWS; row++)
 8000380:	7d3b      	ldrb	r3, [r7, #20]
 8000382:	3301      	adds	r3, #1
 8000384:	753b      	strb	r3, [r7, #20]
 8000386:	7d3b      	ldrb	r3, [r7, #20]
 8000388:	2b03      	cmp	r3, #3
 800038a:	d9df      	bls.n	800034c <scanButtons+0x40>
			}
		}

		// Enable column pulled low
		HAL_GPIO_WritePin(OUT_PORT[col], OUT_PIN[col], GPIO_PIN_SET);
 800038c:	7d7b      	ldrb	r3, [r7, #21]
 800038e:	4a0e      	ldr	r2, [pc, #56]	@ (80003c8 <scanButtons+0xbc>)
 8000390:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000394:	7d7b      	ldrb	r3, [r7, #21]
 8000396:	4a0d      	ldr	r2, [pc, #52]	@ (80003cc <scanButtons+0xc0>)
 8000398:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800039c:	2201      	movs	r2, #1
 800039e:	4619      	mov	r1, r3
 80003a0:	f001 fc18 	bl	8001bd4 <HAL_GPIO_WritePin>

		if(break_loop)
 80003a4:	7dfb      	ldrb	r3, [r7, #23]
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d106      	bne.n	80003b8 <scanButtons+0xac>
	for(uint8_t col = 0; col < NUM_COLUMNS; col++)
 80003aa:	7d7b      	ldrb	r3, [r7, #21]
 80003ac:	3301      	adds	r3, #1
 80003ae:	757b      	strb	r3, [r7, #21]
 80003b0:	7d7b      	ldrb	r3, [r7, #21]
 80003b2:	2b02      	cmp	r3, #2
 80003b4:	d9bb      	bls.n	800032e <scanButtons+0x22>
 80003b6:	e000      	b.n	80003ba <scanButtons+0xae>
		{
		    break;
 80003b8:	bf00      	nop
		}
	}

	return rtv;
 80003ba:	7dbb      	ldrb	r3, [r7, #22]
}
 80003bc:	4618      	mov	r0, r3
 80003be:	3718      	adds	r7, #24
 80003c0:	46bd      	mov	sp, r7
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	0800504c 	.word	0x0800504c
 80003c8:	20000000 	.word	0x20000000
 80003cc:	2000000c 	.word	0x2000000c

080003d0 <actionSetPasscode>:
 *      (None)
 * Outputs:
 *      (return value) State of passcode change
 */
e_btnReturnState actionSetPasscode(void)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b082      	sub	sp, #8
 80003d4:	af00      	add	r7, sp, #0
	static uint16_t index = 0;
	static char passcodeBuffer[PASSCODE_SIZE];

	e_btnReturnState rtv = RETURN_NONE;
 80003d6:	2303      	movs	r3, #3
 80003d8:	71fb      	strb	r3, [r7, #7]

	// Check button matrix for input
	uint8_t buttonValue;
	if(scanButtons(&buttonValue))
 80003da:	1dbb      	adds	r3, r7, #6
 80003dc:	4618      	mov	r0, r3
 80003de:	f7ff ff95 	bl	800030c <scanButtons>
 80003e2:	4603      	mov	r3, r0
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d03c      	beq.n	8000462 <actionSetPasscode+0x92>
	{
		// Abort action if lock/edit button pressed
		if(buttonValue == BUTTON_LOCK || buttonValue == BUTTON_EDIT)
 80003e8:	79bb      	ldrb	r3, [r7, #6]
 80003ea:	2b7f      	cmp	r3, #127	@ 0x7f
 80003ec:	d002      	beq.n	80003f4 <actionSetPasscode+0x24>
 80003ee:	79bb      	ldrb	r3, [r7, #6]
 80003f0:	2b80      	cmp	r3, #128	@ 0x80
 80003f2:	d10e      	bne.n	8000412 <actionSetPasscode+0x42>
		{
			index = 0;
 80003f4:	4b28      	ldr	r3, [pc, #160]	@ (8000498 <actionSetPasscode+0xc8>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	801a      	strh	r2, [r3, #0]
			rtv = buttonValue;
 80003fa:	79bb      	ldrb	r3, [r7, #6]
 80003fc:	71fb      	strb	r3, [r7, #7]
			__HAL_TIM_SET_COUNTER(&htim1, 0);
 80003fe:	4b27      	ldr	r3, [pc, #156]	@ (800049c <actionSetPasscode+0xcc>)
 8000400:	681b      	ldr	r3, [r3, #0]
 8000402:	2200      	movs	r2, #0
 8000404:	625a      	str	r2, [r3, #36]	@ 0x24
			memset(passcodeBuffer, 0, sizeof(passcodeBuffer));
 8000406:	2204      	movs	r2, #4
 8000408:	2100      	movs	r1, #0
 800040a:	4825      	ldr	r0, [pc, #148]	@ (80004a0 <actionSetPasscode+0xd0>)
 800040c:	f004 fdd7 	bl	8004fbe <memset>
 8000410:	e03c      	b.n	800048c <actionSetPasscode+0xbc>
		}
		else
		{
			// Add input to new passcode
			passcodeBuffer[index++] = buttonValue;
 8000412:	4b21      	ldr	r3, [pc, #132]	@ (8000498 <actionSetPasscode+0xc8>)
 8000414:	881b      	ldrh	r3, [r3, #0]
 8000416:	1c5a      	adds	r2, r3, #1
 8000418:	b291      	uxth	r1, r2
 800041a:	4a1f      	ldr	r2, [pc, #124]	@ (8000498 <actionSetPasscode+0xc8>)
 800041c:	8011      	strh	r1, [r2, #0]
 800041e:	461a      	mov	r2, r3
 8000420:	79b9      	ldrb	r1, [r7, #6]
 8000422:	4b1f      	ldr	r3, [pc, #124]	@ (80004a0 <actionSetPasscode+0xd0>)
 8000424:	5499      	strb	r1, [r3, r2]

			// Check if passcode is full
			if(index == PASSCODE_SIZE)
 8000426:	4b1c      	ldr	r3, [pc, #112]	@ (8000498 <actionSetPasscode+0xc8>)
 8000428:	881b      	ldrh	r3, [r3, #0]
 800042a:	2b04      	cmp	r3, #4
 800042c:	d112      	bne.n	8000454 <actionSetPasscode+0x84>
			{
				index = 0;
 800042e:	4b1a      	ldr	r3, [pc, #104]	@ (8000498 <actionSetPasscode+0xc8>)
 8000430:	2200      	movs	r2, #0
 8000432:	801a      	strh	r2, [r3, #0]
				rtv = RETURN_SUCCESS;
 8000434:	2301      	movs	r3, #1
 8000436:	71fb      	strb	r3, [r7, #7]
				__HAL_TIM_SET_COUNTER(&htim1, 0);
 8000438:	4b18      	ldr	r3, [pc, #96]	@ (800049c <actionSetPasscode+0xcc>)
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	2200      	movs	r2, #0
 800043e:	625a      	str	r2, [r3, #36]	@ 0x24
				memcpy(passcode, passcodeBuffer, sizeof(char)*PASSCODE_SIZE);
 8000440:	4b17      	ldr	r3, [pc, #92]	@ (80004a0 <actionSetPasscode+0xd0>)
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	4a17      	ldr	r2, [pc, #92]	@ (80004a4 <actionSetPasscode+0xd4>)
 8000446:	6013      	str	r3, [r2, #0]
				memset(passcodeBuffer, 0, sizeof(char)*PASSCODE_SIZE);
 8000448:	2204      	movs	r2, #4
 800044a:	2100      	movs	r1, #0
 800044c:	4814      	ldr	r0, [pc, #80]	@ (80004a0 <actionSetPasscode+0xd0>)
 800044e:	f004 fdb6 	bl	8004fbe <memset>
 8000452:	e01b      	b.n	800048c <actionSetPasscode+0xbc>
			}
			else
			{
				// Reset timeout timer
				rtv = RETURN_PENDING;
 8000454:	2302      	movs	r3, #2
 8000456:	71fb      	strb	r3, [r7, #7]
				__HAL_TIM_SET_COUNTER(&htim1, 0);
 8000458:	4b10      	ldr	r3, [pc, #64]	@ (800049c <actionSetPasscode+0xcc>)
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	2200      	movs	r2, #0
 800045e:	625a      	str	r2, [r3, #36]	@ 0x24
 8000460:	e014      	b.n	800048c <actionSetPasscode+0xbc>
			}
		}
	}
	else if(__HAL_TIM_GET_COUNTER(&htim1) > ACTION_TIMEOUT)
 8000462:	4b0e      	ldr	r3, [pc, #56]	@ (800049c <actionSetPasscode+0xcc>)
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000468:	f242 7210 	movw	r2, #10000	@ 0x2710
 800046c:	4293      	cmp	r3, r2
 800046e:	d90d      	bls.n	800048c <actionSetPasscode+0xbc>
	{
		// Abort action if timeout activates
		index = 0;
 8000470:	4b09      	ldr	r3, [pc, #36]	@ (8000498 <actionSetPasscode+0xc8>)
 8000472:	2200      	movs	r2, #0
 8000474:	801a      	strh	r2, [r3, #0]
		rtv = RETURN_FAILURE;
 8000476:	2300      	movs	r3, #0
 8000478:	71fb      	strb	r3, [r7, #7]
		__HAL_TIM_SET_COUNTER(&htim1, 0);
 800047a:	4b08      	ldr	r3, [pc, #32]	@ (800049c <actionSetPasscode+0xcc>)
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	2200      	movs	r2, #0
 8000480:	625a      	str	r2, [r3, #36]	@ 0x24
		memset(passcodeBuffer, 0, sizeof(passcodeBuffer));
 8000482:	2204      	movs	r2, #4
 8000484:	2100      	movs	r1, #0
 8000486:	4806      	ldr	r0, [pc, #24]	@ (80004a0 <actionSetPasscode+0xd0>)
 8000488:	f004 fd99 	bl	8004fbe <memset>
	}

	return rtv;
 800048c:	79fb      	ldrb	r3, [r7, #7]
}
 800048e:	4618      	mov	r0, r3
 8000490:	3708      	adds	r7, #8
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop
 8000498:	200000a8 	.word	0x200000a8
 800049c:	20000110 	.word	0x20000110
 80004a0:	200000ac 	.word	0x200000ac
 80004a4:	20000074 	.word	0x20000074

080004a8 <actionEnterPasscode>:
 *      (None)
 * Outputs:
 *      (return value) State of passcode validation
 */
e_btnReturnState actionEnterPasscode(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b082      	sub	sp, #8
 80004ac:	af00      	add	r7, sp, #0
	static uint8_t index = 0;
	static char passcodeBuffer[PASSCODE_SIZE];

	e_btnReturnState rtv = RETURN_NONE;
 80004ae:	2303      	movs	r3, #3
 80004b0:	71fb      	strb	r3, [r7, #7]

	// Check button matrix for input
	uint8_t buttonValue;
	if(scanButtons(&buttonValue))
 80004b2:	1d7b      	adds	r3, r7, #5
 80004b4:	4618      	mov	r0, r3
 80004b6:	f7ff ff29 	bl	800030c <scanButtons>
 80004ba:	4603      	mov	r3, r0
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d052      	beq.n	8000566 <actionEnterPasscode+0xbe>
	{
		// Abort action if lock/edit button pressed
		if(buttonValue == BUTTON_LOCK || buttonValue == BUTTON_EDIT)
 80004c0:	797b      	ldrb	r3, [r7, #5]
 80004c2:	2b7f      	cmp	r3, #127	@ 0x7f
 80004c4:	d002      	beq.n	80004cc <actionEnterPasscode+0x24>
 80004c6:	797b      	ldrb	r3, [r7, #5]
 80004c8:	2b80      	cmp	r3, #128	@ 0x80
 80004ca:	d10e      	bne.n	80004ea <actionEnterPasscode+0x42>
		{
			index = 0;
 80004cc:	4b33      	ldr	r3, [pc, #204]	@ (800059c <actionEnterPasscode+0xf4>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	701a      	strb	r2, [r3, #0]
			rtv = buttonValue;
 80004d2:	797b      	ldrb	r3, [r7, #5]
 80004d4:	71fb      	strb	r3, [r7, #7]
			__HAL_TIM_SET_COUNTER(&htim1, 0);
 80004d6:	4b32      	ldr	r3, [pc, #200]	@ (80005a0 <actionEnterPasscode+0xf8>)
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	2200      	movs	r2, #0
 80004dc:	625a      	str	r2, [r3, #36]	@ 0x24
			memset(passcodeBuffer, 0, sizeof(passcodeBuffer));
 80004de:	2204      	movs	r2, #4
 80004e0:	2100      	movs	r1, #0
 80004e2:	4830      	ldr	r0, [pc, #192]	@ (80005a4 <actionEnterPasscode+0xfc>)
 80004e4:	f004 fd6b 	bl	8004fbe <memset>
 80004e8:	e052      	b.n	8000590 <actionEnterPasscode+0xe8>
		}
		else
		{
			// Add new input to passcode entry
			passcodeBuffer[index++] = buttonValue;
 80004ea:	4b2c      	ldr	r3, [pc, #176]	@ (800059c <actionEnterPasscode+0xf4>)
 80004ec:	781b      	ldrb	r3, [r3, #0]
 80004ee:	1c5a      	adds	r2, r3, #1
 80004f0:	b2d1      	uxtb	r1, r2
 80004f2:	4a2a      	ldr	r2, [pc, #168]	@ (800059c <actionEnterPasscode+0xf4>)
 80004f4:	7011      	strb	r1, [r2, #0]
 80004f6:	461a      	mov	r2, r3
 80004f8:	7979      	ldrb	r1, [r7, #5]
 80004fa:	4b2a      	ldr	r3, [pc, #168]	@ (80005a4 <actionEnterPasscode+0xfc>)
 80004fc:	5499      	strb	r1, [r3, r2]

			// Check if passcode entry is full
			if(index == PASSCODE_SIZE)
 80004fe:	4b27      	ldr	r3, [pc, #156]	@ (800059c <actionEnterPasscode+0xf4>)
 8000500:	781b      	ldrb	r3, [r3, #0]
 8000502:	2b04      	cmp	r3, #4
 8000504:	d128      	bne.n	8000558 <actionEnterPasscode+0xb0>
			{
				index = 0;
 8000506:	4b25      	ldr	r3, [pc, #148]	@ (800059c <actionEnterPasscode+0xf4>)
 8000508:	2200      	movs	r2, #0
 800050a:	701a      	strb	r2, [r3, #0]
				rtv = RETURN_SUCCESS;
 800050c:	2301      	movs	r3, #1
 800050e:	71fb      	strb	r3, [r7, #7]

				// Check if passcode entry is correct
				for(uint8_t i = 0; i < PASSCODE_SIZE; i++)
 8000510:	2300      	movs	r3, #0
 8000512:	71bb      	strb	r3, [r7, #6]
 8000514:	e013      	b.n	800053e <actionEnterPasscode+0x96>
				{
					rtv &= passcode[i] == passcodeBuffer[i];
 8000516:	79bb      	ldrb	r3, [r7, #6]
 8000518:	4a23      	ldr	r2, [pc, #140]	@ (80005a8 <actionEnterPasscode+0x100>)
 800051a:	5cd2      	ldrb	r2, [r2, r3]
 800051c:	79bb      	ldrb	r3, [r7, #6]
 800051e:	4921      	ldr	r1, [pc, #132]	@ (80005a4 <actionEnterPasscode+0xfc>)
 8000520:	5ccb      	ldrb	r3, [r1, r3]
 8000522:	429a      	cmp	r2, r3
 8000524:	bf0c      	ite	eq
 8000526:	2301      	moveq	r3, #1
 8000528:	2300      	movne	r3, #0
 800052a:	b2db      	uxtb	r3, r3
 800052c:	b25a      	sxtb	r2, r3
 800052e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000532:	4013      	ands	r3, r2
 8000534:	b25b      	sxtb	r3, r3
 8000536:	71fb      	strb	r3, [r7, #7]
				for(uint8_t i = 0; i < PASSCODE_SIZE; i++)
 8000538:	79bb      	ldrb	r3, [r7, #6]
 800053a:	3301      	adds	r3, #1
 800053c:	71bb      	strb	r3, [r7, #6]
 800053e:	79bb      	ldrb	r3, [r7, #6]
 8000540:	2b03      	cmp	r3, #3
 8000542:	d9e8      	bls.n	8000516 <actionEnterPasscode+0x6e>
				}

				__HAL_TIM_SET_COUNTER(&htim1, 0);
 8000544:	4b16      	ldr	r3, [pc, #88]	@ (80005a0 <actionEnterPasscode+0xf8>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	2200      	movs	r2, #0
 800054a:	625a      	str	r2, [r3, #36]	@ 0x24
				memset(passcodeBuffer, 0, sizeof(char)*PASSCODE_SIZE);
 800054c:	2204      	movs	r2, #4
 800054e:	2100      	movs	r1, #0
 8000550:	4814      	ldr	r0, [pc, #80]	@ (80005a4 <actionEnterPasscode+0xfc>)
 8000552:	f004 fd34 	bl	8004fbe <memset>
 8000556:	e01b      	b.n	8000590 <actionEnterPasscode+0xe8>
			}
			else
			{
				// Reset timeout timer
				rtv = RETURN_PENDING;
 8000558:	2302      	movs	r3, #2
 800055a:	71fb      	strb	r3, [r7, #7]
				__HAL_TIM_SET_COUNTER(&htim1, 0);
 800055c:	4b10      	ldr	r3, [pc, #64]	@ (80005a0 <actionEnterPasscode+0xf8>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	2200      	movs	r2, #0
 8000562:	625a      	str	r2, [r3, #36]	@ 0x24
 8000564:	e014      	b.n	8000590 <actionEnterPasscode+0xe8>
			}
		}
	}
	else if(__HAL_TIM_GET_COUNTER(&htim1) > ACTION_TIMEOUT)
 8000566:	4b0e      	ldr	r3, [pc, #56]	@ (80005a0 <actionEnterPasscode+0xf8>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800056c:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000570:	4293      	cmp	r3, r2
 8000572:	d90d      	bls.n	8000590 <actionEnterPasscode+0xe8>
	{
		// Abort action if timeout activates
		index = 0;
 8000574:	4b09      	ldr	r3, [pc, #36]	@ (800059c <actionEnterPasscode+0xf4>)
 8000576:	2200      	movs	r2, #0
 8000578:	701a      	strb	r2, [r3, #0]
		rtv = RETURN_FAILURE;
 800057a:	2300      	movs	r3, #0
 800057c:	71fb      	strb	r3, [r7, #7]
		__HAL_TIM_SET_COUNTER(&htim1, 0);
 800057e:	4b08      	ldr	r3, [pc, #32]	@ (80005a0 <actionEnterPasscode+0xf8>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	2200      	movs	r2, #0
 8000584:	625a      	str	r2, [r3, #36]	@ 0x24
		memset(passcodeBuffer, 0, sizeof(passcodeBuffer));
 8000586:	2204      	movs	r2, #4
 8000588:	2100      	movs	r1, #0
 800058a:	4806      	ldr	r0, [pc, #24]	@ (80005a4 <actionEnterPasscode+0xfc>)
 800058c:	f004 fd17 	bl	8004fbe <memset>
	}

	return rtv;
 8000590:	79fb      	ldrb	r3, [r7, #7]
}
 8000592:	4618      	mov	r0, r3
 8000594:	3708      	adds	r7, #8
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	200000b0 	.word	0x200000b0
 80005a0:	20000110 	.word	0x20000110
 80005a4:	200000b4 	.word	0x200000b4
 80005a8:	20000074 	.word	0x20000074

080005ac <readLockStateEEPROM>:
 *      (None)
 * Outputs:
 *      (lock_state) lock state value
 */
HAL_StatusTypeDef readLockStateEEPROM(bool* lock_state)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
    return readEEPROM((uint8_t*) lock_state, 1, LOCK_STATE_ADDRESS);
 80005b4:	f240 5212 	movw	r2, #1298	@ 0x512
 80005b8:	2101      	movs	r1, #1
 80005ba:	6878      	ldr	r0, [r7, #4]
 80005bc:	f000 f8d6 	bl	800076c <readEEPROM>
 80005c0:	4603      	mov	r3, r0
}
 80005c2:	4618      	mov	r0, r3
 80005c4:	3708      	adds	r7, #8
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}

080005ca <writeLockStateEEPROM>:
 *      (lock_state) lock state value
 * Outputs:
 *      (None)
 */
HAL_StatusTypeDef writeLockStateEEPROM(bool* lock_state)
{
 80005ca:	b580      	push	{r7, lr}
 80005cc:	b082      	sub	sp, #8
 80005ce:	af00      	add	r7, sp, #0
 80005d0:	6078      	str	r0, [r7, #4]
    return writeEEPROM((uint8_t*) lock_state, 1, LOCK_STATE_ADDRESS);
 80005d2:	f240 5212 	movw	r2, #1298	@ 0x512
 80005d6:	2101      	movs	r1, #1
 80005d8:	6878      	ldr	r0, [r7, #4]
 80005da:	f000 f823 	bl	8000624 <writeEEPROM>
 80005de:	4603      	mov	r3, r0
}
 80005e0:	4618      	mov	r0, r3
 80005e2:	3708      	adds	r7, #8
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}

080005e8 <readPasscodeEEPROM>:
 *      (None)
 * Outputs:
 *      (passcode) buffer containing passcode
 */
HAL_StatusTypeDef readPasscodeEEPROM(uint8_t* passcode)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
	return readEEPROM(passcode, PASSCODE_SIZE, PASSWORD_ADDRESS);
 80005f0:	f240 2256 	movw	r2, #598	@ 0x256
 80005f4:	2104      	movs	r1, #4
 80005f6:	6878      	ldr	r0, [r7, #4]
 80005f8:	f000 f8b8 	bl	800076c <readEEPROM>
 80005fc:	4603      	mov	r3, r0
}
 80005fe:	4618      	mov	r0, r3
 8000600:	3708      	adds	r7, #8
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}

08000606 <writePasscodeEEPROM>:
 *      (passcode) buffer containing passcode
 * Outputs:
 *      (None)
 */
HAL_StatusTypeDef writePasscodeEEPROM(uint8_t* passcode)
{
 8000606:	b580      	push	{r7, lr}
 8000608:	b082      	sub	sp, #8
 800060a:	af00      	add	r7, sp, #0
 800060c:	6078      	str	r0, [r7, #4]
    return writeEEPROM(passcode, PASSCODE_SIZE, PASSWORD_ADDRESS);
 800060e:	f240 2256 	movw	r2, #598	@ 0x256
 8000612:	2104      	movs	r1, #4
 8000614:	6878      	ldr	r0, [r7, #4]
 8000616:	f000 f805 	bl	8000624 <writeEEPROM>
 800061a:	4603      	mov	r3, r0
}
 800061c:	4618      	mov	r0, r3
 800061e:	3708      	adds	r7, #8
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}

08000624 <writeEEPROM>:
 *      (address) head of EEPROM memory to write to
 * Outputs:
 *      (None)
 */
HAL_StatusTypeDef writeEEPROM(uint8_t * msg, uint16_t size, uint16_t address)
{
 8000624:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000628:	b094      	sub	sp, #80	@ 0x50
 800062a:	af02      	add	r7, sp, #8
 800062c:	6078      	str	r0, [r7, #4]
 800062e:	460b      	mov	r3, r1
 8000630:	807b      	strh	r3, [r7, #2]
 8000632:	4613      	mov	r3, r2
 8000634:	803b      	strh	r3, [r7, #0]
 8000636:	466b      	mov	r3, sp
 8000638:	469a      	mov	sl, r3
	HAL_StatusTypeDef status;

	uint8_t buffer[NUM_ADDRESS_BYTES + size];
 800063a:	887b      	ldrh	r3, [r7, #2]
 800063c:	1c9e      	adds	r6, r3, #2
 800063e:	1e73      	subs	r3, r6, #1
 8000640:	643b      	str	r3, [r7, #64]	@ 0x40
 8000642:	4632      	mov	r2, r6
 8000644:	2300      	movs	r3, #0
 8000646:	4690      	mov	r8, r2
 8000648:	4699      	mov	r9, r3
 800064a:	f04f 0200 	mov.w	r2, #0
 800064e:	f04f 0300 	mov.w	r3, #0
 8000652:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000656:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800065a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800065e:	4632      	mov	r2, r6
 8000660:	2300      	movs	r3, #0
 8000662:	4614      	mov	r4, r2
 8000664:	461d      	mov	r5, r3
 8000666:	f04f 0200 	mov.w	r2, #0
 800066a:	f04f 0300 	mov.w	r3, #0
 800066e:	00eb      	lsls	r3, r5, #3
 8000670:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000674:	00e2      	lsls	r2, r4, #3
 8000676:	4633      	mov	r3, r6
 8000678:	3307      	adds	r3, #7
 800067a:	08db      	lsrs	r3, r3, #3
 800067c:	00db      	lsls	r3, r3, #3
 800067e:	ebad 0d03 	sub.w	sp, sp, r3
 8000682:	ab02      	add	r3, sp, #8
 8000684:	3300      	adds	r3, #0
 8000686:	63fb      	str	r3, [r7, #60]	@ 0x3c
	buffer[0] = (address >> 8) & 0xff;
 8000688:	883b      	ldrh	r3, [r7, #0]
 800068a:	0a1b      	lsrs	r3, r3, #8
 800068c:	b29b      	uxth	r3, r3
 800068e:	b2da      	uxtb	r2, r3
 8000690:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000692:	701a      	strb	r2, [r3, #0]
	buffer[1] = address & 0xff;
 8000694:	883b      	ldrh	r3, [r7, #0]
 8000696:	b2da      	uxtb	r2, r3
 8000698:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800069a:	705a      	strb	r2, [r3, #1]
	memcpy(&buffer[2], msg, size);
 800069c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800069e:	3302      	adds	r3, #2
 80006a0:	887a      	ldrh	r2, [r7, #2]
 80006a2:	6879      	ldr	r1, [r7, #4]
 80006a4:	4618      	mov	r0, r3
 80006a6:	f004 fcb7 	bl	8005018 <memcpy>

	// Send write command
	status = HAL_I2C_Master_Transmit(&hi2c1, CONTROL_BYTE_WRITE, buffer, sizeof(buffer), EEPROM_TRANSFER_TIMEOUT);
 80006aa:	b2b3      	uxth	r3, r6
 80006ac:	f242 7210 	movw	r2, #10000	@ 0x2710
 80006b0:	9200      	str	r2, [sp, #0]
 80006b2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80006b4:	21a0      	movs	r1, #160	@ 0xa0
 80006b6:	482a      	ldr	r0, [pc, #168]	@ (8000760 <writeEEPROM+0x13c>)
 80006b8:	f001 fb58 	bl	8001d6c <HAL_I2C_Master_Transmit>
 80006bc:	4603      	mov	r3, r0
 80006be:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if(status == HAL_ERROR)
 80006c2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80006c6:	2b01      	cmp	r3, #1
 80006c8:	d112      	bne.n	80006f0 <writeEEPROM+0xcc>
    {
        char errorWrite[] = "ERROR: Writing to EEPROM failed";
 80006ca:	4b26      	ldr	r3, [pc, #152]	@ (8000764 <writeEEPROM+0x140>)
 80006cc:	f107 0408 	add.w	r4, r7, #8
 80006d0:	461d      	mov	r5, r3
 80006d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006d6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80006da:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        print(errorWrite, sizeof(errorWrite));
 80006de:	f107 0308 	add.w	r3, r7, #8
 80006e2:	2120      	movs	r1, #32
 80006e4:	4618      	mov	r0, r3
 80006e6:	f000 f9a3 	bl	8000a30 <print>
        return status;
 80006ea:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80006ee:	e031      	b.n	8000754 <writeEEPROM+0x130>
    }

    // Wait until EEPROM is done writing data
    status = HAL_I2C_IsDeviceReady(&hi2c1, CONTROL_BYTE_WRITE, 1, EEPROM_WAIT_TIMEOUT);
 80006f0:	2332      	movs	r3, #50	@ 0x32
 80006f2:	2201      	movs	r2, #1
 80006f4:	21a0      	movs	r1, #160	@ 0xa0
 80006f6:	481a      	ldr	r0, [pc, #104]	@ (8000760 <writeEEPROM+0x13c>)
 80006f8:	f001 fd46 	bl	8002188 <HAL_I2C_IsDeviceReady>
 80006fc:	4603      	mov	r3, r0
 80006fe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    while(status != HAL_OK) {status = HAL_I2C_IsDeviceReady(&hi2c1, CONTROL_BYTE_WRITE, 1, EEPROM_WAIT_TIMEOUT);}
 8000702:	e008      	b.n	8000716 <writeEEPROM+0xf2>
 8000704:	2332      	movs	r3, #50	@ 0x32
 8000706:	2201      	movs	r2, #1
 8000708:	21a0      	movs	r1, #160	@ 0xa0
 800070a:	4815      	ldr	r0, [pc, #84]	@ (8000760 <writeEEPROM+0x13c>)
 800070c:	f001 fd3c 	bl	8002188 <HAL_I2C_IsDeviceReady>
 8000710:	4603      	mov	r3, r0
 8000712:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000716:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800071a:	2b00      	cmp	r3, #0
 800071c:	d1f2      	bne.n	8000704 <writeEEPROM+0xe0>
    if(status == HAL_ERROR)
 800071e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000722:	2b01      	cmp	r3, #1
 8000724:	d114      	bne.n	8000750 <writeEEPROM+0x12c>
    {
        char errorWrite[] = "ERROR: EEPROM failed to acknowledge read initiation";
 8000726:	4b10      	ldr	r3, [pc, #64]	@ (8000768 <writeEEPROM+0x144>)
 8000728:	f107 0408 	add.w	r4, r7, #8
 800072c:	461d      	mov	r5, r3
 800072e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000730:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000732:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000734:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000736:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000738:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800073a:	682b      	ldr	r3, [r5, #0]
 800073c:	6023      	str	r3, [r4, #0]
        print(errorWrite, sizeof(errorWrite));
 800073e:	f107 0308 	add.w	r3, r7, #8
 8000742:	2134      	movs	r1, #52	@ 0x34
 8000744:	4618      	mov	r0, r3
 8000746:	f000 f973 	bl	8000a30 <print>
        return status;
 800074a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800074e:	e001      	b.n	8000754 <writeEEPROM+0x130>
    }

    return status;
 8000750:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000754:	46d5      	mov	sp, sl
}
 8000756:	4618      	mov	r0, r3
 8000758:	3748      	adds	r7, #72	@ 0x48
 800075a:	46bd      	mov	sp, r7
 800075c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000760:	200000bc 	.word	0x200000bc
 8000764:	08005058 	.word	0x08005058
 8000768:	08005078 	.word	0x08005078

0800076c <readEEPROM>:
 *      (address) head of EEPROM memory to read from
 * Outputs:
 *      (msg) buffer containing data read from EEPROM
 */
HAL_StatusTypeDef readEEPROM(uint8_t * msg, uint16_t size, uint16_t address)
{
 800076c:	b5b0      	push	{r4, r5, r7, lr}
 800076e:	b092      	sub	sp, #72	@ 0x48
 8000770:	af02      	add	r7, sp, #8
 8000772:	6078      	str	r0, [r7, #4]
 8000774:	460b      	mov	r3, r1
 8000776:	807b      	strh	r3, [r7, #2]
 8000778:	4613      	mov	r3, r2
 800077a:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef status;
    uint8_t buffer[NUM_ADDRESS_BYTES] = {(address >> 8) & 0xff, address & 0xff};
 800077c:	883b      	ldrh	r3, [r7, #0]
 800077e:	0a1b      	lsrs	r3, r3, #8
 8000780:	b29b      	uxth	r3, r3
 8000782:	b2db      	uxtb	r3, r3
 8000784:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 8000788:	883b      	ldrh	r3, [r7, #0]
 800078a:	b2db      	uxtb	r3, r3
 800078c:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

    // Send write command to select address
    status = HAL_I2C_Master_Transmit(&hi2c1, CONTROL_BYTE_WRITE, buffer, sizeof(buffer), EEPROM_TRANSFER_TIMEOUT);
 8000790:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8000794:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000798:	9300      	str	r3, [sp, #0]
 800079a:	2302      	movs	r3, #2
 800079c:	21a0      	movs	r1, #160	@ 0xa0
 800079e:	483c      	ldr	r0, [pc, #240]	@ (8000890 <readEEPROM+0x124>)
 80007a0:	f001 fae4 	bl	8001d6c <HAL_I2C_Master_Transmit>
 80007a4:	4603      	mov	r3, r0
 80007a6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    if(status == HAL_ERROR)
 80007aa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80007ae:	2b01      	cmp	r3, #1
 80007b0:	d114      	bne.n	80007dc <readEEPROM+0x70>
    {
        char errorWrite[] = "ERROR: Initiating read from EEPROM failed";
 80007b2:	4b38      	ldr	r3, [pc, #224]	@ (8000894 <readEEPROM+0x128>)
 80007b4:	f107 0408 	add.w	r4, r7, #8
 80007b8:	461d      	mov	r5, r3
 80007ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007c2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80007c6:	c403      	stmia	r4!, {r0, r1}
 80007c8:	8022      	strh	r2, [r4, #0]
        print(errorWrite, sizeof(errorWrite));
 80007ca:	f107 0308 	add.w	r3, r7, #8
 80007ce:	212a      	movs	r1, #42	@ 0x2a
 80007d0:	4618      	mov	r0, r3
 80007d2:	f000 f92d 	bl	8000a30 <print>
        return status;
 80007d6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80007da:	e054      	b.n	8000886 <readEEPROM+0x11a>
    }

    // Wait until EEPROM is done selecting address
    status = HAL_I2C_IsDeviceReady(&hi2c1, CONTROL_BYTE_WRITE, 1, EEPROM_WAIT_TIMEOUT);
 80007dc:	2332      	movs	r3, #50	@ 0x32
 80007de:	2201      	movs	r2, #1
 80007e0:	21a0      	movs	r1, #160	@ 0xa0
 80007e2:	482b      	ldr	r0, [pc, #172]	@ (8000890 <readEEPROM+0x124>)
 80007e4:	f001 fcd0 	bl	8002188 <HAL_I2C_IsDeviceReady>
 80007e8:	4603      	mov	r3, r0
 80007ea:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    while(status != HAL_OK) {status = HAL_I2C_IsDeviceReady(&hi2c1, CONTROL_BYTE_WRITE, 1, EEPROM_WAIT_TIMEOUT);}
 80007ee:	e008      	b.n	8000802 <readEEPROM+0x96>
 80007f0:	2332      	movs	r3, #50	@ 0x32
 80007f2:	2201      	movs	r2, #1
 80007f4:	21a0      	movs	r1, #160	@ 0xa0
 80007f6:	4826      	ldr	r0, [pc, #152]	@ (8000890 <readEEPROM+0x124>)
 80007f8:	f001 fcc6 	bl	8002188 <HAL_I2C_IsDeviceReady>
 80007fc:	4603      	mov	r3, r0
 80007fe:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8000802:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000806:	2b00      	cmp	r3, #0
 8000808:	d1f2      	bne.n	80007f0 <readEEPROM+0x84>
    if(status == HAL_ERROR)
 800080a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800080e:	2b01      	cmp	r3, #1
 8000810:	d114      	bne.n	800083c <readEEPROM+0xd0>
    {
        char errorWrite[] = "ERROR: EEPROM failed to acknowledge read initiation";
 8000812:	4b21      	ldr	r3, [pc, #132]	@ (8000898 <readEEPROM+0x12c>)
 8000814:	f107 0408 	add.w	r4, r7, #8
 8000818:	461d      	mov	r5, r3
 800081a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800081c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800081e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000820:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000822:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000824:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000826:	682b      	ldr	r3, [r5, #0]
 8000828:	6023      	str	r3, [r4, #0]
        print(errorWrite, sizeof(errorWrite));
 800082a:	f107 0308 	add.w	r3, r7, #8
 800082e:	2134      	movs	r1, #52	@ 0x34
 8000830:	4618      	mov	r0, r3
 8000832:	f000 f8fd 	bl	8000a30 <print>
        return status;
 8000836:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800083a:	e024      	b.n	8000886 <readEEPROM+0x11a>
    }

    // Send read command to grab data from address
	status = HAL_I2C_Master_Receive(&hi2c1, CONTROL_BYTE_READ, msg, size, EEPROM_TRANSFER_TIMEOUT);
 800083c:	887b      	ldrh	r3, [r7, #2]
 800083e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000842:	9200      	str	r2, [sp, #0]
 8000844:	687a      	ldr	r2, [r7, #4]
 8000846:	21a1      	movs	r1, #161	@ 0xa1
 8000848:	4811      	ldr	r0, [pc, #68]	@ (8000890 <readEEPROM+0x124>)
 800084a:	f001 fba7 	bl	8001f9c <HAL_I2C_Master_Receive>
 800084e:	4603      	mov	r3, r0
 8000850:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    if(status == HAL_ERROR)
 8000854:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000858:	2b01      	cmp	r3, #1
 800085a:	d112      	bne.n	8000882 <readEEPROM+0x116>
    {
        char errorWrite[] = "ERROR: Reading from EEPROM failed";
 800085c:	4b0f      	ldr	r3, [pc, #60]	@ (800089c <readEEPROM+0x130>)
 800085e:	f107 0408 	add.w	r4, r7, #8
 8000862:	461d      	mov	r5, r3
 8000864:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000866:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000868:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800086a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800086c:	682b      	ldr	r3, [r5, #0]
 800086e:	8023      	strh	r3, [r4, #0]
        print(errorWrite, sizeof(errorWrite));
 8000870:	f107 0308 	add.w	r3, r7, #8
 8000874:	2122      	movs	r1, #34	@ 0x22
 8000876:	4618      	mov	r0, r3
 8000878:	f000 f8da 	bl	8000a30 <print>
        return status;
 800087c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000880:	e001      	b.n	8000886 <readEEPROM+0x11a>
    }

    return status;
 8000882:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8000886:	4618      	mov	r0, r3
 8000888:	3740      	adds	r7, #64	@ 0x40
 800088a:	46bd      	mov	sp, r7
 800088c:	bdb0      	pop	{r4, r5, r7, pc}
 800088e:	bf00      	nop
 8000890:	200000bc 	.word	0x200000bc
 8000894:	080050ac 	.word	0x080050ac
 8000898:	08005078 	.word	0x08005078
 800089c:	080050d8 	.word	0x080050d8

080008a0 <errorLED>:
 *      (None)
 * Outputs:
 *      (None)
 */
void errorLED(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
	activateLED(eERROR);
 80008a4:	2001      	movs	r0, #1
 80008a6:	f000 f811 	bl	80008cc <activateLED>
}
 80008aa:	bf00      	nop
 80008ac:	bd80      	pop	{r7, pc}

080008ae <pendingLED>:
 *      (None)
 * Outputs:
 *      (None)
 */
void pendingLED(void)
{
 80008ae:	b580      	push	{r7, lr}
 80008b0:	af00      	add	r7, sp, #0
	activateLED(ePENDING);
 80008b2:	2002      	movs	r0, #2
 80008b4:	f000 f80a 	bl	80008cc <activateLED>
}
 80008b8:	bf00      	nop
 80008ba:	bd80      	pop	{r7, pc}

080008bc <successLED>:
 *      (None)
 * Outputs:
 *      (None)
 */
void successLED(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
	activateLED(eSUCCESS);
 80008c0:	2003      	movs	r0, #3
 80008c2:	f000 f803 	bl	80008cc <activateLED>
}
 80008c6:	bf00      	nop
 80008c8:	bd80      	pop	{r7, pc}
	...

080008cc <activateLED>:
 *      (ledType) Type of status LED to enable
 * Outputs:
 *      (None)
 */
void activateLED(e_ledType ledType)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	4603      	mov	r3, r0
 80008d4:	71fb      	strb	r3, [r7, #7]
	if(activeLED == ledType)
 80008d6:	4b07      	ldr	r3, [pc, #28]	@ (80008f4 <activateLED+0x28>)
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	79fa      	ldrb	r2, [r7, #7]
 80008dc:	429a      	cmp	r2, r3
 80008de:	d005      	beq.n	80008ec <activateLED+0x20>
	{
		return;
	}

	disableLED();
 80008e0:	f000 f80a 	bl	80008f8 <disableLED>
	activeLED = ledType;
 80008e4:	4a03      	ldr	r2, [pc, #12]	@ (80008f4 <activateLED+0x28>)
 80008e6:	79fb      	ldrb	r3, [r7, #7]
 80008e8:	7013      	strb	r3, [r2, #0]
 80008ea:	e000      	b.n	80008ee <activateLED+0x22>
		return;
 80008ec:	bf00      	nop
}
 80008ee:	3708      	adds	r7, #8
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	200000b8 	.word	0x200000b8

080008f8 <disableLED>:
 *      (None)
 * Outputs:
 *      (None)
 */
void disableLED(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
	if(activeLED == eNONE)
 80008fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000938 <disableLED+0x40>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	2b00      	cmp	r3, #0
 8000902:	d016      	beq.n	8000932 <disableLED+0x3a>
	{
		return;
	}

	HAL_GPIO_WritePin(LED_PORTS[activeLED - 1], LED_PINS[activeLED - 1], GPIO_PIN_RESET);
 8000904:	4b0c      	ldr	r3, [pc, #48]	@ (8000938 <disableLED+0x40>)
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	3b01      	subs	r3, #1
 800090a:	4a0c      	ldr	r2, [pc, #48]	@ (800093c <disableLED+0x44>)
 800090c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000910:	4b09      	ldr	r3, [pc, #36]	@ (8000938 <disableLED+0x40>)
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	3b01      	subs	r3, #1
 8000916:	4a0a      	ldr	r2, [pc, #40]	@ (8000940 <disableLED+0x48>)
 8000918:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800091c:	2200      	movs	r2, #0
 800091e:	4619      	mov	r1, r3
 8000920:	f001 f958 	bl	8001bd4 <HAL_GPIO_WritePin>
	activeLEDState = false;
 8000924:	4b07      	ldr	r3, [pc, #28]	@ (8000944 <disableLED+0x4c>)
 8000926:	2200      	movs	r2, #0
 8000928:	701a      	strb	r2, [r3, #0]
	activeLED = eNONE;
 800092a:	4b03      	ldr	r3, [pc, #12]	@ (8000938 <disableLED+0x40>)
 800092c:	2200      	movs	r2, #0
 800092e:	701a      	strb	r2, [r3, #0]
 8000930:	e000      	b.n	8000934 <disableLED+0x3c>
		return;
 8000932:	bf00      	nop
}
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	200000b8 	.word	0x200000b8
 800093c:	20000034 	.word	0x20000034
 8000940:	20000044 	.word	0x20000044
 8000944:	200000b9 	.word	0x200000b9

08000948 <blinkLED>:
 *      (None)
 * Outputs:
 *      (None)
 */
void blinkLED(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
	if(activeLED == eNONE)
 800094c:	4b31      	ldr	r3, [pc, #196]	@ (8000a14 <blinkLED+0xcc>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d05c      	beq.n	8000a0e <blinkLED+0xc6>
	{
		return;
	}

	// Disable LED if timeout activates
	if(__HAL_TIM_GET_COUNTER(&htim3) > LED_TIMEOUTS[activeLED])
 8000954:	4b30      	ldr	r3, [pc, #192]	@ (8000a18 <blinkLED+0xd0>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800095a:	4a2e      	ldr	r2, [pc, #184]	@ (8000a14 <blinkLED+0xcc>)
 800095c:	7812      	ldrb	r2, [r2, #0]
 800095e:	4611      	mov	r1, r2
 8000960:	4a2e      	ldr	r2, [pc, #184]	@ (8000a1c <blinkLED+0xd4>)
 8000962:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8000966:	4293      	cmp	r3, r2
 8000968:	d902      	bls.n	8000970 <blinkLED+0x28>
	{
		disableLED();
 800096a:	f7ff ffc5 	bl	80008f8 <disableLED>
 800096e:	e04f      	b.n	8000a10 <blinkLED+0xc8>
	}
	// Activate LED
	else if(((__HAL_TIM_GET_COUNTER(&htim3) % BLINK_INTERVAL) < (BLINK_INTERVAL / 2)) && !activeLEDState)
 8000970:	4b29      	ldr	r3, [pc, #164]	@ (8000a18 <blinkLED+0xd0>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000976:	4b2a      	ldr	r3, [pc, #168]	@ (8000a20 <blinkLED+0xd8>)
 8000978:	fba3 1302 	umull	r1, r3, r3, r2
 800097c:	095b      	lsrs	r3, r3, #5
 800097e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000982:	fb01 f303 	mul.w	r3, r1, r3
 8000986:	1ad3      	subs	r3, r2, r3
 8000988:	2bf9      	cmp	r3, #249	@ 0xf9
 800098a:	d81a      	bhi.n	80009c2 <blinkLED+0x7a>
 800098c:	4b25      	ldr	r3, [pc, #148]	@ (8000a24 <blinkLED+0xdc>)
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	f083 0301 	eor.w	r3, r3, #1
 8000994:	b2db      	uxtb	r3, r3
 8000996:	2b00      	cmp	r3, #0
 8000998:	d013      	beq.n	80009c2 <blinkLED+0x7a>
	{
		HAL_GPIO_WritePin(LED_PORTS[activeLED - 1], LED_PINS[activeLED - 1], GPIO_PIN_SET);
 800099a:	4b1e      	ldr	r3, [pc, #120]	@ (8000a14 <blinkLED+0xcc>)
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	3b01      	subs	r3, #1
 80009a0:	4a21      	ldr	r2, [pc, #132]	@ (8000a28 <blinkLED+0xe0>)
 80009a2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80009a6:	4b1b      	ldr	r3, [pc, #108]	@ (8000a14 <blinkLED+0xcc>)
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	3b01      	subs	r3, #1
 80009ac:	4a1f      	ldr	r2, [pc, #124]	@ (8000a2c <blinkLED+0xe4>)
 80009ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80009b2:	2201      	movs	r2, #1
 80009b4:	4619      	mov	r1, r3
 80009b6:	f001 f90d 	bl	8001bd4 <HAL_GPIO_WritePin>
		activeLEDState = true;
 80009ba:	4b1a      	ldr	r3, [pc, #104]	@ (8000a24 <blinkLED+0xdc>)
 80009bc:	2201      	movs	r2, #1
 80009be:	701a      	strb	r2, [r3, #0]
 80009c0:	e026      	b.n	8000a10 <blinkLED+0xc8>
	}
	// Disable LED
	else if(((__HAL_TIM_GET_COUNTER(&htim3) % BLINK_INTERVAL) >= (BLINK_INTERVAL / 2)) && activeLEDState)
 80009c2:	4b15      	ldr	r3, [pc, #84]	@ (8000a18 <blinkLED+0xd0>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80009c8:	4b15      	ldr	r3, [pc, #84]	@ (8000a20 <blinkLED+0xd8>)
 80009ca:	fba3 1302 	umull	r1, r3, r3, r2
 80009ce:	095b      	lsrs	r3, r3, #5
 80009d0:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80009d4:	fb01 f303 	mul.w	r3, r1, r3
 80009d8:	1ad3      	subs	r3, r2, r3
 80009da:	2bf9      	cmp	r3, #249	@ 0xf9
 80009dc:	d918      	bls.n	8000a10 <blinkLED+0xc8>
 80009de:	4b11      	ldr	r3, [pc, #68]	@ (8000a24 <blinkLED+0xdc>)
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d014      	beq.n	8000a10 <blinkLED+0xc8>
	{
		HAL_GPIO_WritePin(LED_PORTS[activeLED - 1], LED_PINS[activeLED - 1], GPIO_PIN_RESET);
 80009e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000a14 <blinkLED+0xcc>)
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	3b01      	subs	r3, #1
 80009ec:	4a0e      	ldr	r2, [pc, #56]	@ (8000a28 <blinkLED+0xe0>)
 80009ee:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80009f2:	4b08      	ldr	r3, [pc, #32]	@ (8000a14 <blinkLED+0xcc>)
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	3b01      	subs	r3, #1
 80009f8:	4a0c      	ldr	r2, [pc, #48]	@ (8000a2c <blinkLED+0xe4>)
 80009fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80009fe:	2200      	movs	r2, #0
 8000a00:	4619      	mov	r1, r3
 8000a02:	f001 f8e7 	bl	8001bd4 <HAL_GPIO_WritePin>
		activeLEDState = false;
 8000a06:	4b07      	ldr	r3, [pc, #28]	@ (8000a24 <blinkLED+0xdc>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	701a      	strb	r2, [r3, #0]
 8000a0c:	e000      	b.n	8000a10 <blinkLED+0xc8>
		return;
 8000a0e:	bf00      	nop
	}
}
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	200000b8 	.word	0x200000b8
 8000a18:	2000015c 	.word	0x2000015c
 8000a1c:	2000002c 	.word	0x2000002c
 8000a20:	10624dd3 	.word	0x10624dd3
 8000a24:	200000b9 	.word	0x200000b9
 8000a28:	20000034 	.word	0x20000034
 8000a2c:	20000044 	.word	0x20000044

08000a30 <print>:
static void MX_USART1_UART_Init(void);
static void MX_TIM1_Init(void);
static void MX_TIM3_Init(void);
/* USER CODE BEGIN PFP */
void print(const char *str, uint16_t size)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
 8000a38:	460b      	mov	r3, r1
 8000a3a:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart1, (uint8_t *)str, size, HAL_MAX_DELAY);
 8000a3c:	887a      	ldrh	r2, [r7, #2]
 8000a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a42:	6879      	ldr	r1, [r7, #4]
 8000a44:	4803      	ldr	r0, [pc, #12]	@ (8000a54 <print+0x24>)
 8000a46:	f003 fedf 	bl	8004808 <HAL_UART_Transmit>
}
 8000a4a:	bf00      	nop
 8000a4c:	3708      	adds	r7, #8
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	200001a8 	.word	0x200001a8

08000a58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a58:	b5b0      	push	{r4, r5, r7, lr}
 8000a5a:	b0ba      	sub	sp, #232	@ 0xe8
 8000a5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  uint8_t state = ePASSIVE;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
  uint8_t rtv;

  // Read EEPROM for lock state;
  uint8_t passcode[PASSCODE_SIZE];
  readPasscodeEEPROM(passcode);
 8000a64:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f7ff fdbd 	bl	80005e8 <readPasscodeEEPROM>
  setPasscode(passcode);
 8000a6e:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8000a72:	4618      	mov	r0, r3
 8000a74:	f7ff fbc6 	bl	8000204 <setPasscode>

  bool lockStatus = eLOCKED;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  readLockStateEEPROM(&lockStatus);
 8000a7e:	f107 03df 	add.w	r3, r7, #223	@ 0xdf
 8000a82:	4618      	mov	r0, r3
 8000a84:	f7ff fd92 	bl	80005ac <readLockStateEEPROM>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a88:	f000 fd7e 	bl	8001588 <HAL_Init>
  //readEEPROM();

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a8c:	f000 f97e 	bl	8000d8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a90:	f000 faea 	bl	8001068 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000a94:	f000 f9d2 	bl	8000e3c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000a98:	f000 fab6 	bl	8001008 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000a9c:	f000 fa0e 	bl	8000ebc <MX_TIM1_Init>
  MX_TIM3_Init();
 8000aa0:	f000 fa60 	bl	8000f64 <MX_TIM3_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    // Enter sleep if inactivity is detected
    if(__HAL_TIM_GET_COUNTER(&htim1) > SLEEP_TIMEOUT)
 8000aa4:	4bad      	ldr	r3, [pc, #692]	@ (8000d5c <main+0x304>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000aaa:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	d91d      	bls.n	8000aee <main+0x96>
    {
        HAL_TIM_Base_Stop(&htim1);
 8000ab2:	48aa      	ldr	r0, [pc, #680]	@ (8000d5c <main+0x304>)
 8000ab4:	f003 fbde 	bl	8004274 <HAL_TIM_Base_Stop>
        HAL_TIM_Base_Stop(&htim3);
 8000ab8:	48a9      	ldr	r0, [pc, #676]	@ (8000d60 <main+0x308>)
 8000aba:	f003 fbdb 	bl	8004274 <HAL_TIM_Base_Stop>

        __HAL_RCC_GPIOF_CLK_DISABLE();
 8000abe:	4ba9      	ldr	r3, [pc, #676]	@ (8000d64 <main+0x30c>)
 8000ac0:	695b      	ldr	r3, [r3, #20]
 8000ac2:	4aa8      	ldr	r2, [pc, #672]	@ (8000d64 <main+0x30c>)
 8000ac4:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000ac8:	6153      	str	r3, [r2, #20]
        __HAL_RCC_GPIOA_CLK_DISABLE();
 8000aca:	4ba6      	ldr	r3, [pc, #664]	@ (8000d64 <main+0x30c>)
 8000acc:	695b      	ldr	r3, [r3, #20]
 8000ace:	4aa5      	ldr	r2, [pc, #660]	@ (8000d64 <main+0x30c>)
 8000ad0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8000ad4:	6153      	str	r3, [r2, #20]
        __HAL_RCC_GPIOB_CLK_DISABLE();
 8000ad6:	4ba3      	ldr	r3, [pc, #652]	@ (8000d64 <main+0x30c>)
 8000ad8:	695b      	ldr	r3, [r3, #20]
 8000ada:	4aa2      	ldr	r2, [pc, #648]	@ (8000d64 <main+0x30c>)
 8000adc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ae0:	6153      	str	r3, [r2, #20]
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000ae2:	b662      	cpsie	i
}
 8000ae4:	bf00      	nop

        __enable_irq();
        HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8000ae6:	2101      	movs	r1, #1
 8000ae8:	2000      	movs	r0, #0
 8000aea:	f001 ff77 	bl	80029dc <HAL_PWR_EnterSLEEPMode>
    }

	switch(state)
 8000aee:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 8000af2:	2b03      	cmp	r3, #3
 8000af4:	f000 80c3 	beq.w	8000c7e <main+0x226>
 8000af8:	2b03      	cmp	r3, #3
 8000afa:	f300 8125 	bgt.w	8000d48 <main+0x2f0>
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d003      	beq.n	8000b0a <main+0xb2>
 8000b02:	2b01      	cmp	r3, #1
 8000b04:	f000 809c 	beq.w	8000c40 <main+0x1e8>
		else if(rtv == RETURN_PENDING) 	{ pendingLED(); }

		break;

	default:
		break;
 8000b08:	e11e      	b.n	8000d48 <main+0x2f0>
		rtv = actionEnterPasscode();
 8000b0a:	f7ff fccd 	bl	80004a8 <actionEnterPasscode>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	f887 30e6 	strb.w	r3, [r7, #230]	@ 0xe6
		if(rtv == RETURN_SUCCESS){
 8000b14:	f897 30e6 	ldrb.w	r3, [r7, #230]	@ 0xe6
 8000b18:	2b01      	cmp	r3, #1
 8000b1a:	d12d      	bne.n	8000b78 <main+0x120>
			if(lockStatus == eLOCKED)
 8000b1c:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8000b20:	f083 0301 	eor.w	r3, r3, #1
 8000b24:	b2db      	uxtb	r3, r3
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d015      	beq.n	8000b56 <main+0xfe>
				char msg[] = "\nCorrect Passcode Entered";
 8000b2a:	4b8f      	ldr	r3, [pc, #572]	@ (8000d68 <main+0x310>)
 8000b2c:	f107 04c4 	add.w	r4, r7, #196	@ 0xc4
 8000b30:	461d      	mov	r5, r3
 8000b32:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b34:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b36:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b3a:	c403      	stmia	r4!, {r0, r1}
 8000b3c:	8022      	strh	r2, [r4, #0]
				print(msg, sizeof(msg));
 8000b3e:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8000b42:	211a      	movs	r1, #26
 8000b44:	4618      	mov	r0, r3
 8000b46:	f7ff ff73 	bl	8000a30 <print>
				successLED();
 8000b4a:	f7ff feb7 	bl	80008bc <successLED>
				state = eLOCKING;
 8000b4e:	2301      	movs	r3, #1
 8000b50:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
		break;
 8000b54:	e0fa      	b.n	8000d4c <main+0x2f4>
				char msg[] = "\nAlready Unlocked";
 8000b56:	4b85      	ldr	r3, [pc, #532]	@ (8000d6c <main+0x314>)
 8000b58:	f107 04b0 	add.w	r4, r7, #176	@ 0xb0
 8000b5c:	461d      	mov	r5, r3
 8000b5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b62:	682b      	ldr	r3, [r5, #0]
 8000b64:	8023      	strh	r3, [r4, #0]
				print(msg, sizeof(msg));
 8000b66:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8000b6a:	2112      	movs	r1, #18
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f7ff ff5f 	bl	8000a30 <print>
				disableLED();
 8000b72:	f7ff fec1 	bl	80008f8 <disableLED>
		break;
 8000b76:	e0e9      	b.n	8000d4c <main+0x2f4>
		else if(rtv == RETURN_FAILURE){
 8000b78:	f897 30e6 	ldrb.w	r3, [r7, #230]	@ 0xe6
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d112      	bne.n	8000ba6 <main+0x14e>
			char msg[] = "\nIncorrect Passcode Entered";
 8000b80:	4b7b      	ldr	r3, [pc, #492]	@ (8000d70 <main+0x318>)
 8000b82:	f107 0494 	add.w	r4, r7, #148	@ 0x94
 8000b86:	461d      	mov	r5, r3
 8000b88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b8c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b90:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			print(msg, sizeof(msg));
 8000b94:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000b98:	211c      	movs	r1, #28
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f7ff ff48 	bl	8000a30 <print>
			errorLED();
 8000ba0:	f7ff fe7e 	bl	80008a0 <errorLED>
		break;
 8000ba4:	e0d2      	b.n	8000d4c <main+0x2f4>
		else if(rtv == BUTTON_LOCK){
 8000ba6:	f897 30e6 	ldrb.w	r3, [r7, #230]	@ 0xe6
 8000baa:	2b7f      	cmp	r3, #127	@ 0x7f
 8000bac:	d128      	bne.n	8000c00 <main+0x1a8>
			if(lockStatus == eUNLOCKED)
 8000bae:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d015      	beq.n	8000be2 <main+0x18a>
				char msg[] = "\nUnlocking/Locking Door";
 8000bb6:	4b6f      	ldr	r3, [pc, #444]	@ (8000d74 <main+0x31c>)
 8000bb8:	f107 047c 	add.w	r4, r7, #124	@ 0x7c
 8000bbc:	461d      	mov	r5, r3
 8000bbe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bc0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bc2:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000bc6:	e884 0003 	stmia.w	r4, {r0, r1}
				print(msg, sizeof(msg));
 8000bca:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000bce:	2118      	movs	r1, #24
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f7ff ff2d 	bl	8000a30 <print>
				successLED();
 8000bd6:	f7ff fe71 	bl	80008bc <successLED>
				state = eLOCKING;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
		break;
 8000be0:	e0b4      	b.n	8000d4c <main+0x2f4>
				char msg[] = "\nAlready Locked";
 8000be2:	4b65      	ldr	r3, [pc, #404]	@ (8000d78 <main+0x320>)
 8000be4:	f107 046c 	add.w	r4, r7, #108	@ 0x6c
 8000be8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000bea:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				print(msg, sizeof(msg));
 8000bee:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000bf2:	2110      	movs	r1, #16
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f7ff ff1b 	bl	8000a30 <print>
				disableLED();
 8000bfa:	f7ff fe7d 	bl	80008f8 <disableLED>
		break;
 8000bfe:	e0a5      	b.n	8000d4c <main+0x2f4>
		else if(rtv == BUTTON_EDIT){
 8000c00:	f897 30e6 	ldrb.w	r3, [r7, #230]	@ 0xe6
 8000c04:	2b80      	cmp	r3, #128	@ 0x80
 8000c06:	d113      	bne.n	8000c30 <main+0x1d8>
			char msg[] = "\nEditing Passcode";
 8000c08:	4b5c      	ldr	r3, [pc, #368]	@ (8000d7c <main+0x324>)
 8000c0a:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8000c0e:	461d      	mov	r5, r3
 8000c10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c14:	682b      	ldr	r3, [r5, #0]
 8000c16:	8023      	strh	r3, [r4, #0]
			print(msg, sizeof(msg));
 8000c18:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000c1c:	2112      	movs	r1, #18
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f7ff ff06 	bl	8000a30 <print>
			disableLED();
 8000c24:	f7ff fe68 	bl	80008f8 <disableLED>
			state = eSETTING_PASSCODE;
 8000c28:	2303      	movs	r3, #3
 8000c2a:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
		break;
 8000c2e:	e08d      	b.n	8000d4c <main+0x2f4>
		else if(rtv == RETURN_PENDING) 	{ pendingLED(); }
 8000c30:	f897 30e6 	ldrb.w	r3, [r7, #230]	@ 0xe6
 8000c34:	2b02      	cmp	r3, #2
 8000c36:	f040 8089 	bne.w	8000d4c <main+0x2f4>
 8000c3a:	f7ff fe38 	bl	80008ae <pendingLED>
		break;
 8000c3e:	e085      	b.n	8000d4c <main+0x2f4>
		lockStatus = !lockStatus;
 8000c40:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	bf14      	ite	ne
 8000c48:	2301      	movne	r3, #1
 8000c4a:	2300      	moveq	r3, #0
 8000c4c:	b2db      	uxtb	r3, r3
 8000c4e:	f083 0301 	eor.w	r3, r3, #1
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	f003 0301 	and.w	r3, r3, #1
 8000c58:	b2db      	uxtb	r3, r3
 8000c5a:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
		writeLockStateEEPROM(&lockStatus);
 8000c5e:	f107 03df 	add.w	r3, r7, #223	@ 0xdf
 8000c62:	4618      	mov	r0, r3
 8000c64:	f7ff fcb1 	bl	80005ca <writeLockStateEEPROM>
		powerMotor(lockStatus, 1000U);
 8000c68:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8000c6c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000c70:	4618      	mov	r0, r3
 8000c72:	f000 fab9 	bl	80011e8 <powerMotor>
		state = ePASSIVE;
 8000c76:	2300      	movs	r3, #0
 8000c78:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
	    break;
 8000c7c:	e069      	b.n	8000d52 <main+0x2fa>
		rtv = actionSetPasscode();
 8000c7e:	f7ff fba7 	bl	80003d0 <actionSetPasscode>
 8000c82:	4603      	mov	r3, r0
 8000c84:	f887 30e6 	strb.w	r3, [r7, #230]	@ 0xe6
		if(rtv == RETURN_SUCCESS){
 8000c88:	f897 30e6 	ldrb.w	r3, [r7, #230]	@ 0xe6
 8000c8c:	2b01      	cmp	r3, #1
 8000c8e:	d122      	bne.n	8000cd6 <main+0x27e>
		    getPasscode(passcode);
 8000c90:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8000c94:	4618      	mov	r0, r3
 8000c96:	f7ff fa97 	bl	80001c8 <getPasscode>
		    writePasscodeEEPROM(passcode);
 8000c9a:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f7ff fcb1 	bl	8000606 <writePasscodeEEPROM>
			char msg[] = "\nPasscode Successfully Set";
 8000ca4:	4b36      	ldr	r3, [pc, #216]	@ (8000d80 <main+0x328>)
 8000ca6:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000caa:	461d      	mov	r5, r3
 8000cac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cb0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cb4:	c403      	stmia	r4!, {r0, r1}
 8000cb6:	8022      	strh	r2, [r4, #0]
 8000cb8:	3402      	adds	r4, #2
 8000cba:	0c13      	lsrs	r3, r2, #16
 8000cbc:	7023      	strb	r3, [r4, #0]
			print(msg, sizeof(msg));
 8000cbe:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000cc2:	211b      	movs	r1, #27
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f7ff feb3 	bl	8000a30 <print>
			successLED();
 8000cca:	f7ff fdf7 	bl	80008bc <successLED>
			state = ePASSIVE;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
		break;
 8000cd4:	e03c      	b.n	8000d50 <main+0x2f8>
		else if(rtv == RETURN_FAILURE){
 8000cd6:	f897 30e6 	ldrb.w	r3, [r7, #230]	@ 0xe6
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d115      	bne.n	8000d0a <main+0x2b2>
			char msg[] = "\nPasscode Unsuccessfully Set";
 8000cde:	4b29      	ldr	r3, [pc, #164]	@ (8000d84 <main+0x32c>)
 8000ce0:	f107 041c 	add.w	r4, r7, #28
 8000ce4:	461d      	mov	r5, r3
 8000ce6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ce8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cea:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000cee:	c407      	stmia	r4!, {r0, r1, r2}
 8000cf0:	7023      	strb	r3, [r4, #0]
			print(msg, sizeof(msg));
 8000cf2:	f107 031c 	add.w	r3, r7, #28
 8000cf6:	211d      	movs	r1, #29
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff fe99 	bl	8000a30 <print>
			errorLED();
 8000cfe:	f7ff fdcf 	bl	80008a0 <errorLED>
			state = ePASSIVE;
 8000d02:	2300      	movs	r3, #0
 8000d04:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
		break;
 8000d08:	e022      	b.n	8000d50 <main+0x2f8>
		else if(rtv == BUTTON_LOCK){
 8000d0a:	f897 30e6 	ldrb.w	r3, [r7, #230]	@ 0xe6
 8000d0e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d10:	d113      	bne.n	8000d3a <main+0x2e2>
			char msg[] = "\nAborting Passcode Change";
 8000d12:	4b1d      	ldr	r3, [pc, #116]	@ (8000d88 <main+0x330>)
 8000d14:	463c      	mov	r4, r7
 8000d16:	461d      	mov	r5, r3
 8000d18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d1c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d20:	c403      	stmia	r4!, {r0, r1}
 8000d22:	8022      	strh	r2, [r4, #0]
			print(msg, sizeof(msg));
 8000d24:	463b      	mov	r3, r7
 8000d26:	211a      	movs	r1, #26
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f7ff fe81 	bl	8000a30 <print>
			disableLED();
 8000d2e:	f7ff fde3 	bl	80008f8 <disableLED>
			state = ePASSIVE;
 8000d32:	2300      	movs	r3, #0
 8000d34:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
		break;
 8000d38:	e00a      	b.n	8000d50 <main+0x2f8>
		else if(rtv == RETURN_PENDING) 	{ pendingLED(); }
 8000d3a:	f897 30e6 	ldrb.w	r3, [r7, #230]	@ 0xe6
 8000d3e:	2b02      	cmp	r3, #2
 8000d40:	d106      	bne.n	8000d50 <main+0x2f8>
 8000d42:	f7ff fdb4 	bl	80008ae <pendingLED>
		break;
 8000d46:	e003      	b.n	8000d50 <main+0x2f8>
		break;
 8000d48:	bf00      	nop
 8000d4a:	e002      	b.n	8000d52 <main+0x2fa>
		break;
 8000d4c:	bf00      	nop
 8000d4e:	e000      	b.n	8000d52 <main+0x2fa>
		break;
 8000d50:	bf00      	nop
	}

	HAL_Delay(50);
 8000d52:	2032      	movs	r0, #50	@ 0x32
 8000d54:	f000 fc7e 	bl	8001654 <HAL_Delay>
    if(__HAL_TIM_GET_COUNTER(&htim1) > SLEEP_TIMEOUT)
 8000d58:	e6a4      	b.n	8000aa4 <main+0x4c>
 8000d5a:	bf00      	nop
 8000d5c:	20000110 	.word	0x20000110
 8000d60:	2000015c 	.word	0x2000015c
 8000d64:	40021000 	.word	0x40021000
 8000d68:	080050fc 	.word	0x080050fc
 8000d6c:	08005118 	.word	0x08005118
 8000d70:	0800512c 	.word	0x0800512c
 8000d74:	08005148 	.word	0x08005148
 8000d78:	08005160 	.word	0x08005160
 8000d7c:	08005170 	.word	0x08005170
 8000d80:	08005184 	.word	0x08005184
 8000d84:	080051a0 	.word	0x080051a0
 8000d88:	080051c0 	.word	0x080051c0

08000d8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b096      	sub	sp, #88	@ 0x58
 8000d90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d92:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000d96:	2228      	movs	r2, #40	@ 0x28
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f004 f90f 	bl	8004fbe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000da0:	f107 031c 	add.w	r3, r7, #28
 8000da4:	2200      	movs	r2, #0
 8000da6:	601a      	str	r2, [r3, #0]
 8000da8:	605a      	str	r2, [r3, #4]
 8000daa:	609a      	str	r2, [r3, #8]
 8000dac:	60da      	str	r2, [r3, #12]
 8000dae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000db0:	1d3b      	adds	r3, r7, #4
 8000db2:	2200      	movs	r2, #0
 8000db4:	601a      	str	r2, [r3, #0]
 8000db6:	605a      	str	r2, [r3, #4]
 8000db8:	609a      	str	r2, [r3, #8]
 8000dba:	60da      	str	r2, [r3, #12]
 8000dbc:	611a      	str	r2, [r3, #16]
 8000dbe:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dc0:	2302      	movs	r3, #2
 8000dc2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dc8:	2310      	movs	r3, #16
 8000dca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dd0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f001 fe1d 	bl	8002a14 <HAL_RCC_OscConfig>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d001      	beq.n	8000de4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000de0:	f000 f9fc 	bl	80011dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000de4:	230f      	movs	r3, #15
 8000de6:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000de8:	2300      	movs	r3, #0
 8000dea:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dec:	2300      	movs	r3, #0
 8000dee:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000df0:	2300      	movs	r3, #0
 8000df2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000df4:	2300      	movs	r3, #0
 8000df6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000df8:	f107 031c 	add.w	r3, r7, #28
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f002 fe46 	bl	8003a90 <HAL_RCC_ClockConfig>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000e0a:	f000 f9e7 	bl	80011dc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 8000e0e:	f241 0321 	movw	r3, #4129	@ 0x1021
 8000e12:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000e14:	2300      	movs	r3, #0
 8000e16:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e20:	1d3b      	adds	r3, r7, #4
 8000e22:	4618      	mov	r0, r3
 8000e24:	f003 f854 	bl	8003ed0 <HAL_RCCEx_PeriphCLKConfig>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000e2e:	f000 f9d5 	bl	80011dc <Error_Handler>
  }
}
 8000e32:	bf00      	nop
 8000e34:	3758      	adds	r7, #88	@ 0x58
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
	...

08000e3c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e40:	4b1b      	ldr	r3, [pc, #108]	@ (8000eb0 <MX_I2C1_Init+0x74>)
 8000e42:	4a1c      	ldr	r2, [pc, #112]	@ (8000eb4 <MX_I2C1_Init+0x78>)
 8000e44:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8000e46:	4b1a      	ldr	r3, [pc, #104]	@ (8000eb0 <MX_I2C1_Init+0x74>)
 8000e48:	4a1b      	ldr	r2, [pc, #108]	@ (8000eb8 <MX_I2C1_Init+0x7c>)
 8000e4a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e4c:	4b18      	ldr	r3, [pc, #96]	@ (8000eb0 <MX_I2C1_Init+0x74>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e52:	4b17      	ldr	r3, [pc, #92]	@ (8000eb0 <MX_I2C1_Init+0x74>)
 8000e54:	2201      	movs	r2, #1
 8000e56:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e58:	4b15      	ldr	r3, [pc, #84]	@ (8000eb0 <MX_I2C1_Init+0x74>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e5e:	4b14      	ldr	r3, [pc, #80]	@ (8000eb0 <MX_I2C1_Init+0x74>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e64:	4b12      	ldr	r3, [pc, #72]	@ (8000eb0 <MX_I2C1_Init+0x74>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e6a:	4b11      	ldr	r3, [pc, #68]	@ (8000eb0 <MX_I2C1_Init+0x74>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e70:	4b0f      	ldr	r3, [pc, #60]	@ (8000eb0 <MX_I2C1_Init+0x74>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e76:	480e      	ldr	r0, [pc, #56]	@ (8000eb0 <MX_I2C1_Init+0x74>)
 8000e78:	f000 fedc 	bl	8001c34 <HAL_I2C_Init>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000e82:	f000 f9ab 	bl	80011dc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e86:	2100      	movs	r1, #0
 8000e88:	4809      	ldr	r0, [pc, #36]	@ (8000eb0 <MX_I2C1_Init+0x74>)
 8000e8a:	f001 fd0f 	bl	80028ac <HAL_I2CEx_ConfigAnalogFilter>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d001      	beq.n	8000e98 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000e94:	f000 f9a2 	bl	80011dc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000e98:	2100      	movs	r1, #0
 8000e9a:	4805      	ldr	r0, [pc, #20]	@ (8000eb0 <MX_I2C1_Init+0x74>)
 8000e9c:	f001 fd51 	bl	8002942 <HAL_I2CEx_ConfigDigitalFilter>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000ea6:	f000 f999 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000eaa:	bf00      	nop
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	200000bc 	.word	0x200000bc
 8000eb4:	40005400 	.word	0x40005400
 8000eb8:	00201d2b 	.word	0x00201d2b

08000ebc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b088      	sub	sp, #32
 8000ec0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ec2:	f107 0310 	add.w	r3, r7, #16
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	601a      	str	r2, [r3, #0]
 8000eca:	605a      	str	r2, [r3, #4]
 8000ecc:	609a      	str	r2, [r3, #8]
 8000ece:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ed0:	1d3b      	adds	r3, r7, #4
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	601a      	str	r2, [r3, #0]
 8000ed6:	605a      	str	r2, [r3, #4]
 8000ed8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000eda:	4b20      	ldr	r3, [pc, #128]	@ (8000f5c <MX_TIM1_Init+0xa0>)
 8000edc:	4a20      	ldr	r2, [pc, #128]	@ (8000f60 <MX_TIM1_Init+0xa4>)
 8000ede:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8000;
 8000ee0:	4b1e      	ldr	r3, [pc, #120]	@ (8000f5c <MX_TIM1_Init+0xa0>)
 8000ee2:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8000ee6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ee8:	4b1c      	ldr	r3, [pc, #112]	@ (8000f5c <MX_TIM1_Init+0xa0>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000eee:	4b1b      	ldr	r3, [pc, #108]	@ (8000f5c <MX_TIM1_Init+0xa0>)
 8000ef0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ef4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ef6:	4b19      	ldr	r3, [pc, #100]	@ (8000f5c <MX_TIM1_Init+0xa0>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000efc:	4b17      	ldr	r3, [pc, #92]	@ (8000f5c <MX_TIM1_Init+0xa0>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f02:	4b16      	ldr	r3, [pc, #88]	@ (8000f5c <MX_TIM1_Init+0xa0>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000f08:	4814      	ldr	r0, [pc, #80]	@ (8000f5c <MX_TIM1_Init+0xa0>)
 8000f0a:	f003 f907 	bl	800411c <HAL_TIM_Base_Init>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d001      	beq.n	8000f18 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8000f14:	f000 f962 	bl	80011dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f1c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000f1e:	f107 0310 	add.w	r3, r7, #16
 8000f22:	4619      	mov	r1, r3
 8000f24:	480d      	ldr	r0, [pc, #52]	@ (8000f5c <MX_TIM1_Init+0xa0>)
 8000f26:	f003 f9cc 	bl	80042c2 <HAL_TIM_ConfigClockSource>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8000f30:	f000 f954 	bl	80011dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f34:	2300      	movs	r3, #0
 8000f36:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000f40:	1d3b      	adds	r3, r7, #4
 8000f42:	4619      	mov	r1, r3
 8000f44:	4805      	ldr	r0, [pc, #20]	@ (8000f5c <MX_TIM1_Init+0xa0>)
 8000f46:	f003 fba3 	bl	8004690 <HAL_TIMEx_MasterConfigSynchronization>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000f50:	f000 f944 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  /* USER CODE END TIM1_Init 2 */

}
 8000f54:	bf00      	nop
 8000f56:	3720      	adds	r7, #32
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	20000110 	.word	0x20000110
 8000f60:	40012c00 	.word	0x40012c00

08000f64 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b088      	sub	sp, #32
 8000f68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f6a:	f107 0310 	add.w	r3, r7, #16
 8000f6e:	2200      	movs	r2, #0
 8000f70:	601a      	str	r2, [r3, #0]
 8000f72:	605a      	str	r2, [r3, #4]
 8000f74:	609a      	str	r2, [r3, #8]
 8000f76:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f78:	1d3b      	adds	r3, r7, #4
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	601a      	str	r2, [r3, #0]
 8000f7e:	605a      	str	r2, [r3, #4]
 8000f80:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000f82:	4b1f      	ldr	r3, [pc, #124]	@ (8001000 <MX_TIM3_Init+0x9c>)
 8000f84:	4a1f      	ldr	r2, [pc, #124]	@ (8001004 <MX_TIM3_Init+0xa0>)
 8000f86:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8000;
 8000f88:	4b1d      	ldr	r3, [pc, #116]	@ (8001000 <MX_TIM3_Init+0x9c>)
 8000f8a:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8000f8e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f90:	4b1b      	ldr	r3, [pc, #108]	@ (8001000 <MX_TIM3_Init+0x9c>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000f96:	4b1a      	ldr	r3, [pc, #104]	@ (8001000 <MX_TIM3_Init+0x9c>)
 8000f98:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f9c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f9e:	4b18      	ldr	r3, [pc, #96]	@ (8001000 <MX_TIM3_Init+0x9c>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fa4:	4b16      	ldr	r3, [pc, #88]	@ (8001000 <MX_TIM3_Init+0x9c>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000faa:	4815      	ldr	r0, [pc, #84]	@ (8001000 <MX_TIM3_Init+0x9c>)
 8000fac:	f003 f8b6 	bl	800411c <HAL_TIM_Base_Init>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8000fb6:	f000 f911 	bl	80011dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fbe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000fc0:	f107 0310 	add.w	r3, r7, #16
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	480e      	ldr	r0, [pc, #56]	@ (8001000 <MX_TIM3_Init+0x9c>)
 8000fc8:	f003 f97b 	bl	80042c2 <HAL_TIM_ConfigClockSource>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d001      	beq.n	8000fd6 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8000fd2:	f000 f903 	bl	80011dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000fde:	1d3b      	adds	r3, r7, #4
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4807      	ldr	r0, [pc, #28]	@ (8001000 <MX_TIM3_Init+0x9c>)
 8000fe4:	f003 fb54 	bl	8004690 <HAL_TIMEx_MasterConfigSynchronization>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8000fee:	f000 f8f5 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  HAL_TIM_Base_Start(&htim3);
 8000ff2:	4803      	ldr	r0, [pc, #12]	@ (8001000 <MX_TIM3_Init+0x9c>)
 8000ff4:	f003 f8ea 	bl	80041cc <HAL_TIM_Base_Start>
  /* USER CODE END TIM3_Init 2 */

}
 8000ff8:	bf00      	nop
 8000ffa:	3720      	adds	r7, #32
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	2000015c 	.word	0x2000015c
 8001004:	40000400 	.word	0x40000400

08001008 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800100c:	4b14      	ldr	r3, [pc, #80]	@ (8001060 <MX_USART1_UART_Init+0x58>)
 800100e:	4a15      	ldr	r2, [pc, #84]	@ (8001064 <MX_USART1_UART_Init+0x5c>)
 8001010:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001012:	4b13      	ldr	r3, [pc, #76]	@ (8001060 <MX_USART1_UART_Init+0x58>)
 8001014:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001018:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800101a:	4b11      	ldr	r3, [pc, #68]	@ (8001060 <MX_USART1_UART_Init+0x58>)
 800101c:	2200      	movs	r2, #0
 800101e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001020:	4b0f      	ldr	r3, [pc, #60]	@ (8001060 <MX_USART1_UART_Init+0x58>)
 8001022:	2200      	movs	r2, #0
 8001024:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001026:	4b0e      	ldr	r3, [pc, #56]	@ (8001060 <MX_USART1_UART_Init+0x58>)
 8001028:	2200      	movs	r2, #0
 800102a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800102c:	4b0c      	ldr	r3, [pc, #48]	@ (8001060 <MX_USART1_UART_Init+0x58>)
 800102e:	220c      	movs	r2, #12
 8001030:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001032:	4b0b      	ldr	r3, [pc, #44]	@ (8001060 <MX_USART1_UART_Init+0x58>)
 8001034:	2200      	movs	r2, #0
 8001036:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001038:	4b09      	ldr	r3, [pc, #36]	@ (8001060 <MX_USART1_UART_Init+0x58>)
 800103a:	2200      	movs	r2, #0
 800103c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800103e:	4b08      	ldr	r3, [pc, #32]	@ (8001060 <MX_USART1_UART_Init+0x58>)
 8001040:	2200      	movs	r2, #0
 8001042:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001044:	4b06      	ldr	r3, [pc, #24]	@ (8001060 <MX_USART1_UART_Init+0x58>)
 8001046:	2200      	movs	r2, #0
 8001048:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800104a:	4805      	ldr	r0, [pc, #20]	@ (8001060 <MX_USART1_UART_Init+0x58>)
 800104c:	f003 fb8e 	bl	800476c <HAL_UART_Init>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001056:	f000 f8c1 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* USER CODE END USART1_Init 2 */

}
 800105a:	bf00      	nop
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	200001a8 	.word	0x200001a8
 8001064:	40013800 	.word	0x40013800

08001068 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b088      	sub	sp, #32
 800106c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800106e:	f107 030c 	add.w	r3, r7, #12
 8001072:	2200      	movs	r2, #0
 8001074:	601a      	str	r2, [r3, #0]
 8001076:	605a      	str	r2, [r3, #4]
 8001078:	609a      	str	r2, [r3, #8]
 800107a:	60da      	str	r2, [r3, #12]
 800107c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800107e:	4b54      	ldr	r3, [pc, #336]	@ (80011d0 <MX_GPIO_Init+0x168>)
 8001080:	695b      	ldr	r3, [r3, #20]
 8001082:	4a53      	ldr	r2, [pc, #332]	@ (80011d0 <MX_GPIO_Init+0x168>)
 8001084:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001088:	6153      	str	r3, [r2, #20]
 800108a:	4b51      	ldr	r3, [pc, #324]	@ (80011d0 <MX_GPIO_Init+0x168>)
 800108c:	695b      	ldr	r3, [r3, #20]
 800108e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001092:	60bb      	str	r3, [r7, #8]
 8001094:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001096:	4b4e      	ldr	r3, [pc, #312]	@ (80011d0 <MX_GPIO_Init+0x168>)
 8001098:	695b      	ldr	r3, [r3, #20]
 800109a:	4a4d      	ldr	r2, [pc, #308]	@ (80011d0 <MX_GPIO_Init+0x168>)
 800109c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010a0:	6153      	str	r3, [r2, #20]
 80010a2:	4b4b      	ldr	r3, [pc, #300]	@ (80011d0 <MX_GPIO_Init+0x168>)
 80010a4:	695b      	ldr	r3, [r3, #20]
 80010a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010aa:	607b      	str	r3, [r7, #4]
 80010ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ae:	4b48      	ldr	r3, [pc, #288]	@ (80011d0 <MX_GPIO_Init+0x168>)
 80010b0:	695b      	ldr	r3, [r3, #20]
 80010b2:	4a47      	ldr	r2, [pc, #284]	@ (80011d0 <MX_GPIO_Init+0x168>)
 80010b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010b8:	6153      	str	r3, [r2, #20]
 80010ba:	4b45      	ldr	r3, [pc, #276]	@ (80011d0 <MX_GPIO_Init+0x168>)
 80010bc:	695b      	ldr	r3, [r3, #20]
 80010be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80010c2:	603b      	str	r3, [r7, #0]
 80010c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin
 80010c6:	2200      	movs	r2, #0
 80010c8:	f640 017b 	movw	r1, #2171	@ 0x87b
 80010cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010d0:	f000 fd80 	bl	8001bd4 <HAL_GPIO_WritePin>
                          |DIR_Pin|STEP_Pin|COL_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, COL_1_Pin|GPIO_PIN_4|COL_3_Pin, GPIO_PIN_RESET);
 80010d4:	2200      	movs	r2, #0
 80010d6:	2138      	movs	r1, #56	@ 0x38
 80010d8:	483e      	ldr	r0, [pc, #248]	@ (80011d4 <MX_GPIO_Init+0x16c>)
 80010da:	f000 fd7b 	bl	8001bd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ROW_1_Pin */
  GPIO_InitStruct.Pin = ROW_1_Pin;
 80010de:	2302      	movs	r3, #2
 80010e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010e2:	2300      	movs	r3, #0
 80010e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e6:	2300      	movs	r3, #0
 80010e8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ROW_1_GPIO_Port, &GPIO_InitStruct);
 80010ea:	f107 030c 	add.w	r3, r7, #12
 80010ee:	4619      	mov	r1, r3
 80010f0:	4839      	ldr	r0, [pc, #228]	@ (80011d8 <MX_GPIO_Init+0x170>)
 80010f2:	f000 fbe5 	bl	80018c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_1_Pin LED_2_Pin LED_3_Pin LED_4_Pin
                           DIR_Pin STEP_Pin COL_2_Pin */
  GPIO_InitStruct.Pin = LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin
 80010f6:	f640 037b 	movw	r3, #2171	@ 0x87b
 80010fa:	60fb      	str	r3, [r7, #12]
                          |DIR_Pin|STEP_Pin|COL_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010fc:	2301      	movs	r3, #1
 80010fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001100:	2300      	movs	r3, #0
 8001102:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001104:	2300      	movs	r3, #0
 8001106:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001108:	f107 030c 	add.w	r3, r7, #12
 800110c:	4619      	mov	r1, r3
 800110e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001112:	f000 fbd5 	bl	80018c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 8001116:	f248 0304 	movw	r3, #32772	@ 0x8004
 800111a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800111c:	2302      	movs	r3, #2
 800111e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001120:	2300      	movs	r3, #0
 8001122:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001124:	2303      	movs	r3, #3
 8001126:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001128:	2307      	movs	r3, #7
 800112a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112c:	f107 030c 	add.w	r3, r7, #12
 8001130:	4619      	mov	r1, r3
 8001132:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001136:	f000 fbc3 	bl	80018c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ROW_3_Pin ROW_2_Pin */
  GPIO_InitStruct.Pin = ROW_3_Pin|ROW_2_Pin;
 800113a:	2303      	movs	r3, #3
 800113c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800113e:	2300      	movs	r3, #0
 8001140:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001142:	2300      	movs	r3, #0
 8001144:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001146:	f107 030c 	add.w	r3, r7, #12
 800114a:	4619      	mov	r1, r3
 800114c:	4821      	ldr	r0, [pc, #132]	@ (80011d4 <MX_GPIO_Init+0x16c>)
 800114e:	f000 fbb7 	bl	80018c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001152:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001156:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001158:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800115c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115e:	2300      	movs	r3, #0
 8001160:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001162:	f107 030c 	add.w	r3, r7, #12
 8001166:	4619      	mov	r1, r3
 8001168:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800116c:	f000 fba8 	bl	80018c0 <HAL_GPIO_Init>

  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001170:	2017      	movs	r0, #23
 8001172:	f000 fb8a 	bl	800188a <HAL_NVIC_EnableIRQ>

  /*Configure GPIO pin : ROW_4_Pin */
  GPIO_InitStruct.Pin = ROW_4_Pin;
 8001176:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800117a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800117c:	2300      	movs	r3, #0
 800117e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001180:	2300      	movs	r3, #0
 8001182:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ROW_4_GPIO_Port, &GPIO_InitStruct);
 8001184:	f107 030c 	add.w	r3, r7, #12
 8001188:	4619      	mov	r1, r3
 800118a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800118e:	f000 fb97 	bl	80018c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : COL_1_Pin PB4 COL_3_Pin */
  GPIO_InitStruct.Pin = COL_1_Pin|GPIO_PIN_4|COL_3_Pin;
 8001192:	2338      	movs	r3, #56	@ 0x38
 8001194:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001196:	2301      	movs	r3, #1
 8001198:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119e:	2300      	movs	r3, #0
 80011a0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a2:	f107 030c 	add.w	r3, r7, #12
 80011a6:	4619      	mov	r1, r3
 80011a8:	480a      	ldr	r0, [pc, #40]	@ (80011d4 <MX_GPIO_Init+0x16c>)
 80011aa:	f000 fb89 	bl	80018c0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80011ae:	2201      	movs	r2, #1
 80011b0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80011b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011b8:	f000 fd0c 	bl	8001bd4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_5, GPIO_PIN_SET);
 80011bc:	2201      	movs	r2, #1
 80011be:	2128      	movs	r1, #40	@ 0x28
 80011c0:	4804      	ldr	r0, [pc, #16]	@ (80011d4 <MX_GPIO_Init+0x16c>)
 80011c2:	f000 fd07 	bl	8001bd4 <HAL_GPIO_WritePin>
/* USER CODE END MX_GPIO_Init_2 */
}
 80011c6:	bf00      	nop
 80011c8:	3720      	adds	r7, #32
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	40021000 	.word	0x40021000
 80011d4:	48000400 	.word	0x48000400
 80011d8:	48001400 	.word	0x48001400

080011dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011e0:	b672      	cpsid	i
}
 80011e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011e4:	bf00      	nop
 80011e6:	e7fd      	b.n	80011e4 <Error_Handler+0x8>

080011e8 <powerMotor>:
 *      (steps) amount of steps to move motor
 * Outputs:
 *      (None)
 */
void powerMotor(bool direction, uint16_t steps)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	460a      	mov	r2, r1
 80011f2:	71fb      	strb	r3, [r7, #7]
 80011f4:	4613      	mov	r3, r2
 80011f6:	80bb      	strh	r3, [r7, #4]
    // Activate power to motor controller (active low)
    HAL_GPIO_WritePin(MOTOR_ENABLE_PORT, MOTOR_ENABLE_PIN, GPIO_PIN_RESET);
 80011f8:	2200      	movs	r2, #0
 80011fa:	2110      	movs	r1, #16
 80011fc:	4817      	ldr	r0, [pc, #92]	@ (800125c <powerMotor+0x74>)
 80011fe:	f000 fce9 	bl	8001bd4 <HAL_GPIO_WritePin>

	// Set motor direction
	HAL_GPIO_WritePin(MOTOR_DIR_PORT, MOTOR_DIR_PIN, direction);
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	461a      	mov	r2, r3
 8001206:	2120      	movs	r1, #32
 8001208:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800120c:	f000 fce2 	bl	8001bd4 <HAL_GPIO_WritePin>

	// Drive motor steps
	for (uint16_t i = 0; i < steps; i++)
 8001210:	2300      	movs	r3, #0
 8001212:	81fb      	strh	r3, [r7, #14]
 8001214:	e014      	b.n	8001240 <powerMotor+0x58>
	{
		HAL_GPIO_WritePin(MOTOR_STEP_PORT, MOTOR_STEP_PIN, GPIO_PIN_SET);
 8001216:	2201      	movs	r2, #1
 8001218:	2140      	movs	r1, #64	@ 0x40
 800121a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800121e:	f000 fcd9 	bl	8001bd4 <HAL_GPIO_WritePin>
		HAL_Delay(MOTOR_STEP_DELAY);
 8001222:	2001      	movs	r0, #1
 8001224:	f000 fa16 	bl	8001654 <HAL_Delay>
		HAL_GPIO_WritePin(MOTOR_STEP_PORT, MOTOR_STEP_PIN, GPIO_PIN_RESET);
 8001228:	2200      	movs	r2, #0
 800122a:	2140      	movs	r1, #64	@ 0x40
 800122c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001230:	f000 fcd0 	bl	8001bd4 <HAL_GPIO_WritePin>
		HAL_Delay(MOTOR_STEP_DELAY);
 8001234:	2001      	movs	r0, #1
 8001236:	f000 fa0d 	bl	8001654 <HAL_Delay>
	for (uint16_t i = 0; i < steps; i++)
 800123a:	89fb      	ldrh	r3, [r7, #14]
 800123c:	3301      	adds	r3, #1
 800123e:	81fb      	strh	r3, [r7, #14]
 8001240:	89fa      	ldrh	r2, [r7, #14]
 8001242:	88bb      	ldrh	r3, [r7, #4]
 8001244:	429a      	cmp	r2, r3
 8001246:	d3e6      	bcc.n	8001216 <powerMotor+0x2e>
	}

	// Gate power to motor controller
	HAL_GPIO_WritePin(MOTOR_ENABLE_PORT, MOTOR_ENABLE_PIN, GPIO_PIN_SET);
 8001248:	2201      	movs	r2, #1
 800124a:	2110      	movs	r1, #16
 800124c:	4803      	ldr	r0, [pc, #12]	@ (800125c <powerMotor+0x74>)
 800124e:	f000 fcc1 	bl	8001bd4 <HAL_GPIO_WritePin>
}
 8001252:	bf00      	nop
 8001254:	3710      	adds	r7, #16
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	48000400 	.word	0x48000400

08001260 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001266:	4b0f      	ldr	r3, [pc, #60]	@ (80012a4 <HAL_MspInit+0x44>)
 8001268:	699b      	ldr	r3, [r3, #24]
 800126a:	4a0e      	ldr	r2, [pc, #56]	@ (80012a4 <HAL_MspInit+0x44>)
 800126c:	f043 0301 	orr.w	r3, r3, #1
 8001270:	6193      	str	r3, [r2, #24]
 8001272:	4b0c      	ldr	r3, [pc, #48]	@ (80012a4 <HAL_MspInit+0x44>)
 8001274:	699b      	ldr	r3, [r3, #24]
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	607b      	str	r3, [r7, #4]
 800127c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800127e:	4b09      	ldr	r3, [pc, #36]	@ (80012a4 <HAL_MspInit+0x44>)
 8001280:	69db      	ldr	r3, [r3, #28]
 8001282:	4a08      	ldr	r2, [pc, #32]	@ (80012a4 <HAL_MspInit+0x44>)
 8001284:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001288:	61d3      	str	r3, [r2, #28]
 800128a:	4b06      	ldr	r3, [pc, #24]	@ (80012a4 <HAL_MspInit+0x44>)
 800128c:	69db      	ldr	r3, [r3, #28]
 800128e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001292:	603b      	str	r3, [r7, #0]
 8001294:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001296:	bf00      	nop
 8001298:	370c      	adds	r7, #12
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	40021000 	.word	0x40021000

080012a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b08a      	sub	sp, #40	@ 0x28
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b0:	f107 0314 	add.w	r3, r7, #20
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	605a      	str	r2, [r3, #4]
 80012ba:	609a      	str	r2, [r3, #8]
 80012bc:	60da      	str	r2, [r3, #12]
 80012be:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a17      	ldr	r2, [pc, #92]	@ (8001324 <HAL_I2C_MspInit+0x7c>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d127      	bne.n	800131a <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ca:	4b17      	ldr	r3, [pc, #92]	@ (8001328 <HAL_I2C_MspInit+0x80>)
 80012cc:	695b      	ldr	r3, [r3, #20]
 80012ce:	4a16      	ldr	r2, [pc, #88]	@ (8001328 <HAL_I2C_MspInit+0x80>)
 80012d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012d4:	6153      	str	r3, [r2, #20]
 80012d6:	4b14      	ldr	r3, [pc, #80]	@ (8001328 <HAL_I2C_MspInit+0x80>)
 80012d8:	695b      	ldr	r3, [r3, #20]
 80012da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80012de:	613b      	str	r3, [r7, #16]
 80012e0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80012e2:	23c0      	movs	r3, #192	@ 0xc0
 80012e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012e6:	2312      	movs	r3, #18
 80012e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ea:	2300      	movs	r3, #0
 80012ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012ee:	2303      	movs	r3, #3
 80012f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012f2:	2304      	movs	r3, #4
 80012f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f6:	f107 0314 	add.w	r3, r7, #20
 80012fa:	4619      	mov	r1, r3
 80012fc:	480b      	ldr	r0, [pc, #44]	@ (800132c <HAL_I2C_MspInit+0x84>)
 80012fe:	f000 fadf 	bl	80018c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001302:	4b09      	ldr	r3, [pc, #36]	@ (8001328 <HAL_I2C_MspInit+0x80>)
 8001304:	69db      	ldr	r3, [r3, #28]
 8001306:	4a08      	ldr	r2, [pc, #32]	@ (8001328 <HAL_I2C_MspInit+0x80>)
 8001308:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800130c:	61d3      	str	r3, [r2, #28]
 800130e:	4b06      	ldr	r3, [pc, #24]	@ (8001328 <HAL_I2C_MspInit+0x80>)
 8001310:	69db      	ldr	r3, [r3, #28]
 8001312:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001316:	60fb      	str	r3, [r7, #12]
 8001318:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800131a:	bf00      	nop
 800131c:	3728      	adds	r7, #40	@ 0x28
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	40005400 	.word	0x40005400
 8001328:	40021000 	.word	0x40021000
 800132c:	48000400 	.word	0x48000400

08001330 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001330:	b480      	push	{r7}
 8001332:	b085      	sub	sp, #20
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a13      	ldr	r2, [pc, #76]	@ (800138c <HAL_TIM_Base_MspInit+0x5c>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d10c      	bne.n	800135c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001342:	4b13      	ldr	r3, [pc, #76]	@ (8001390 <HAL_TIM_Base_MspInit+0x60>)
 8001344:	699b      	ldr	r3, [r3, #24]
 8001346:	4a12      	ldr	r2, [pc, #72]	@ (8001390 <HAL_TIM_Base_MspInit+0x60>)
 8001348:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800134c:	6193      	str	r3, [r2, #24]
 800134e:	4b10      	ldr	r3, [pc, #64]	@ (8001390 <HAL_TIM_Base_MspInit+0x60>)
 8001350:	699b      	ldr	r3, [r3, #24]
 8001352:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001356:	60fb      	str	r3, [r7, #12]
 8001358:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800135a:	e010      	b.n	800137e <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM3)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a0c      	ldr	r2, [pc, #48]	@ (8001394 <HAL_TIM_Base_MspInit+0x64>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d10b      	bne.n	800137e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001366:	4b0a      	ldr	r3, [pc, #40]	@ (8001390 <HAL_TIM_Base_MspInit+0x60>)
 8001368:	69db      	ldr	r3, [r3, #28]
 800136a:	4a09      	ldr	r2, [pc, #36]	@ (8001390 <HAL_TIM_Base_MspInit+0x60>)
 800136c:	f043 0302 	orr.w	r3, r3, #2
 8001370:	61d3      	str	r3, [r2, #28]
 8001372:	4b07      	ldr	r3, [pc, #28]	@ (8001390 <HAL_TIM_Base_MspInit+0x60>)
 8001374:	69db      	ldr	r3, [r3, #28]
 8001376:	f003 0302 	and.w	r3, r3, #2
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	68bb      	ldr	r3, [r7, #8]
}
 800137e:	bf00      	nop
 8001380:	3714      	adds	r7, #20
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	40012c00 	.word	0x40012c00
 8001390:	40021000 	.word	0x40021000
 8001394:	40000400 	.word	0x40000400

08001398 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b08a      	sub	sp, #40	@ 0x28
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a0:	f107 0314 	add.w	r3, r7, #20
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	605a      	str	r2, [r3, #4]
 80013aa:	609a      	str	r2, [r3, #8]
 80013ac:	60da      	str	r2, [r3, #12]
 80013ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a18      	ldr	r2, [pc, #96]	@ (8001418 <HAL_UART_MspInit+0x80>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d129      	bne.n	800140e <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80013ba:	4b18      	ldr	r3, [pc, #96]	@ (800141c <HAL_UART_MspInit+0x84>)
 80013bc:	699b      	ldr	r3, [r3, #24]
 80013be:	4a17      	ldr	r2, [pc, #92]	@ (800141c <HAL_UART_MspInit+0x84>)
 80013c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013c4:	6193      	str	r3, [r2, #24]
 80013c6:	4b15      	ldr	r3, [pc, #84]	@ (800141c <HAL_UART_MspInit+0x84>)
 80013c8:	699b      	ldr	r3, [r3, #24]
 80013ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013ce:	613b      	str	r3, [r7, #16]
 80013d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d2:	4b12      	ldr	r3, [pc, #72]	@ (800141c <HAL_UART_MspInit+0x84>)
 80013d4:	695b      	ldr	r3, [r3, #20]
 80013d6:	4a11      	ldr	r2, [pc, #68]	@ (800141c <HAL_UART_MspInit+0x84>)
 80013d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013dc:	6153      	str	r3, [r2, #20]
 80013de:	4b0f      	ldr	r3, [pc, #60]	@ (800141c <HAL_UART_MspInit+0x84>)
 80013e0:	695b      	ldr	r3, [r3, #20]
 80013e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013e6:	60fb      	str	r3, [r7, #12]
 80013e8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80013ea:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80013ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f0:	2302      	movs	r3, #2
 80013f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f4:	2300      	movs	r3, #0
 80013f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013f8:	2303      	movs	r3, #3
 80013fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80013fc:	2307      	movs	r3, #7
 80013fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001400:	f107 0314 	add.w	r3, r7, #20
 8001404:	4619      	mov	r1, r3
 8001406:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800140a:	f000 fa59 	bl	80018c0 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 800140e:	bf00      	nop
 8001410:	3728      	adds	r7, #40	@ 0x28
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	40013800 	.word	0x40013800
 800141c:	40021000 	.word	0x40021000

08001420 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001424:	bf00      	nop
 8001426:	e7fd      	b.n	8001424 <NMI_Handler+0x4>

08001428 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800142c:	bf00      	nop
 800142e:	e7fd      	b.n	800142c <HardFault_Handler+0x4>

08001430 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001434:	bf00      	nop
 8001436:	e7fd      	b.n	8001434 <MemManage_Handler+0x4>

08001438 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800143c:	bf00      	nop
 800143e:	e7fd      	b.n	800143c <BusFault_Handler+0x4>

08001440 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001444:	bf00      	nop
 8001446:	e7fd      	b.n	8001444 <UsageFault_Handler+0x4>

08001448 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800144c:	bf00      	nop
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr

08001456 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001456:	b480      	push	{r7}
 8001458:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800145a:	bf00      	nop
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr

08001464 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001468:	bf00      	nop
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr

08001472 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001472:	b580      	push	{r7, lr}
 8001474:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  blinkLED();
 8001476:	f7ff fa67 	bl	8000948 <blinkLED>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800147a:	f000 f8cb 	bl	8001614 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800147e:	bf00      	nop
 8001480:	bd80      	pop	{r7, pc}

08001482 <EXTI9_5_IRQHandler>:
/* please refer to the startup file (startup_stm32f3xx.s).                    */
/******************************************************************************/

/* USER CODE BEGIN 1 */
void EXTI9_5_IRQHandler(void)
{
 8001482:	b580      	push	{r7, lr}
 8001484:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001486:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800148a:	f000 fbbb 	bl	8001c04 <HAL_GPIO_EXTI_IRQHandler>
}
 800148e:	bf00      	nop
 8001490:	bd80      	pop	{r7, pc}
	...

08001494 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b086      	sub	sp, #24
 8001498:	af00      	add	r7, sp, #0
 800149a:	4603      	mov	r3, r0
 800149c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_8)
 800149e:	88fb      	ldrh	r3, [r7, #6]
 80014a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80014a4:	d129      	bne.n	80014fa <HAL_GPIO_EXTI_Callback+0x66>
    {
        __HAL_RCC_GPIOF_CLK_ENABLE();
 80014a6:	4b17      	ldr	r3, [pc, #92]	@ (8001504 <HAL_GPIO_EXTI_Callback+0x70>)
 80014a8:	695b      	ldr	r3, [r3, #20]
 80014aa:	4a16      	ldr	r2, [pc, #88]	@ (8001504 <HAL_GPIO_EXTI_Callback+0x70>)
 80014ac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80014b0:	6153      	str	r3, [r2, #20]
 80014b2:	4b14      	ldr	r3, [pc, #80]	@ (8001504 <HAL_GPIO_EXTI_Callback+0x70>)
 80014b4:	695b      	ldr	r3, [r3, #20]
 80014b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014ba:	617b      	str	r3, [r7, #20]
 80014bc:	697b      	ldr	r3, [r7, #20]
        __HAL_RCC_GPIOA_CLK_ENABLE();
 80014be:	4b11      	ldr	r3, [pc, #68]	@ (8001504 <HAL_GPIO_EXTI_Callback+0x70>)
 80014c0:	695b      	ldr	r3, [r3, #20]
 80014c2:	4a10      	ldr	r2, [pc, #64]	@ (8001504 <HAL_GPIO_EXTI_Callback+0x70>)
 80014c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014c8:	6153      	str	r3, [r2, #20]
 80014ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001504 <HAL_GPIO_EXTI_Callback+0x70>)
 80014cc:	695b      	ldr	r3, [r3, #20]
 80014ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014d2:	613b      	str	r3, [r7, #16]
 80014d4:	693b      	ldr	r3, [r7, #16]
        __HAL_RCC_GPIOB_CLK_ENABLE();
 80014d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001504 <HAL_GPIO_EXTI_Callback+0x70>)
 80014d8:	695b      	ldr	r3, [r3, #20]
 80014da:	4a0a      	ldr	r2, [pc, #40]	@ (8001504 <HAL_GPIO_EXTI_Callback+0x70>)
 80014dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014e0:	6153      	str	r3, [r2, #20]
 80014e2:	4b08      	ldr	r3, [pc, #32]	@ (8001504 <HAL_GPIO_EXTI_Callback+0x70>)
 80014e4:	695b      	ldr	r3, [r3, #20]
 80014e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80014ea:	60fb      	str	r3, [r7, #12]
 80014ec:	68fb      	ldr	r3, [r7, #12]
        HAL_TIM_Base_Start(&htim1);
 80014ee:	4806      	ldr	r0, [pc, #24]	@ (8001508 <HAL_GPIO_EXTI_Callback+0x74>)
 80014f0:	f002 fe6c 	bl	80041cc <HAL_TIM_Base_Start>
        HAL_TIM_Base_Start(&htim3);
 80014f4:	4805      	ldr	r0, [pc, #20]	@ (800150c <HAL_GPIO_EXTI_Callback+0x78>)
 80014f6:	f002 fe69 	bl	80041cc <HAL_TIM_Base_Start>
    }
}
 80014fa:	bf00      	nop
 80014fc:	3718      	adds	r7, #24
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	40021000 	.word	0x40021000
 8001508:	20000110 	.word	0x20000110
 800150c:	2000015c 	.word	0x2000015c

08001510 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001514:	4b06      	ldr	r3, [pc, #24]	@ (8001530 <SystemInit+0x20>)
 8001516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800151a:	4a05      	ldr	r2, [pc, #20]	@ (8001530 <SystemInit+0x20>)
 800151c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001520:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001524:	bf00      	nop
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	e000ed00 	.word	0xe000ed00

08001534 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001534:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800156c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001538:	f7ff ffea 	bl	8001510 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800153c:	480c      	ldr	r0, [pc, #48]	@ (8001570 <LoopForever+0x6>)
  ldr r1, =_edata
 800153e:	490d      	ldr	r1, [pc, #52]	@ (8001574 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001540:	4a0d      	ldr	r2, [pc, #52]	@ (8001578 <LoopForever+0xe>)
  movs r3, #0
 8001542:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001544:	e002      	b.n	800154c <LoopCopyDataInit>

08001546 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001546:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001548:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800154a:	3304      	adds	r3, #4

0800154c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800154c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800154e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001550:	d3f9      	bcc.n	8001546 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001552:	4a0a      	ldr	r2, [pc, #40]	@ (800157c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001554:	4c0a      	ldr	r4, [pc, #40]	@ (8001580 <LoopForever+0x16>)
  movs r3, #0
 8001556:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001558:	e001      	b.n	800155e <LoopFillZerobss>

0800155a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800155a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800155c:	3204      	adds	r2, #4

0800155e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800155e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001560:	d3fb      	bcc.n	800155a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001562:	f003 fd35 	bl	8004fd0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001566:	f7ff fa77 	bl	8000a58 <main>

0800156a <LoopForever>:

LoopForever:
    b LoopForever
 800156a:	e7fe      	b.n	800156a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800156c:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001570:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001574:	20000058 	.word	0x20000058
  ldr r2, =_sidata
 8001578:	0800521c 	.word	0x0800521c
  ldr r2, =_sbss
 800157c:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 8001580:	20000234 	.word	0x20000234

08001584 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001584:	e7fe      	b.n	8001584 <ADC1_2_IRQHandler>
	...

08001588 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800158c:	4b08      	ldr	r3, [pc, #32]	@ (80015b0 <HAL_Init+0x28>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a07      	ldr	r2, [pc, #28]	@ (80015b0 <HAL_Init+0x28>)
 8001592:	f043 0310 	orr.w	r3, r3, #16
 8001596:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001598:	2003      	movs	r0, #3
 800159a:	f000 f94f 	bl	800183c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800159e:	2000      	movs	r0, #0
 80015a0:	f000 f808 	bl	80015b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015a4:	f7ff fe5c 	bl	8001260 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015a8:	2300      	movs	r3, #0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	40022000 	.word	0x40022000

080015b4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015bc:	4b12      	ldr	r3, [pc, #72]	@ (8001608 <HAL_InitTick+0x54>)
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	4b12      	ldr	r3, [pc, #72]	@ (800160c <HAL_InitTick+0x58>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	4619      	mov	r1, r3
 80015c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80015ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80015d2:	4618      	mov	r0, r3
 80015d4:	f000 f967 	bl	80018a6 <HAL_SYSTICK_Config>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e00e      	b.n	8001600 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2b0f      	cmp	r3, #15
 80015e6:	d80a      	bhi.n	80015fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015e8:	2200      	movs	r2, #0
 80015ea:	6879      	ldr	r1, [r7, #4]
 80015ec:	f04f 30ff 	mov.w	r0, #4294967295
 80015f0:	f000 f92f 	bl	8001852 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015f4:	4a06      	ldr	r2, [pc, #24]	@ (8001610 <HAL_InitTick+0x5c>)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80015fa:	2300      	movs	r3, #0
 80015fc:	e000      	b.n	8001600 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
}
 8001600:	4618      	mov	r0, r3
 8001602:	3708      	adds	r7, #8
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	2000004c 	.word	0x2000004c
 800160c:	20000054 	.word	0x20000054
 8001610:	20000050 	.word	0x20000050

08001614 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001618:	4b06      	ldr	r3, [pc, #24]	@ (8001634 <HAL_IncTick+0x20>)
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	461a      	mov	r2, r3
 800161e:	4b06      	ldr	r3, [pc, #24]	@ (8001638 <HAL_IncTick+0x24>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4413      	add	r3, r2
 8001624:	4a04      	ldr	r2, [pc, #16]	@ (8001638 <HAL_IncTick+0x24>)
 8001626:	6013      	str	r3, [r2, #0]
}
 8001628:	bf00      	nop
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	20000054 	.word	0x20000054
 8001638:	20000230 	.word	0x20000230

0800163c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001640:	4b03      	ldr	r3, [pc, #12]	@ (8001650 <HAL_GetTick+0x14>)
 8001642:	681b      	ldr	r3, [r3, #0]
}
 8001644:	4618      	mov	r0, r3
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr
 800164e:	bf00      	nop
 8001650:	20000230 	.word	0x20000230

08001654 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800165c:	f7ff ffee 	bl	800163c <HAL_GetTick>
 8001660:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800166c:	d005      	beq.n	800167a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800166e:	4b0a      	ldr	r3, [pc, #40]	@ (8001698 <HAL_Delay+0x44>)
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	461a      	mov	r2, r3
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	4413      	add	r3, r2
 8001678:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800167a:	bf00      	nop
 800167c:	f7ff ffde 	bl	800163c <HAL_GetTick>
 8001680:	4602      	mov	r2, r0
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	68fa      	ldr	r2, [r7, #12]
 8001688:	429a      	cmp	r2, r3
 800168a:	d8f7      	bhi.n	800167c <HAL_Delay+0x28>
  {
  }
}
 800168c:	bf00      	nop
 800168e:	bf00      	nop
 8001690:	3710      	adds	r7, #16
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	20000054 	.word	0x20000054

0800169c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800169c:	b480      	push	{r7}
 800169e:	b085      	sub	sp, #20
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	f003 0307 	and.w	r3, r3, #7
 80016aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016ac:	4b0c      	ldr	r3, [pc, #48]	@ (80016e0 <__NVIC_SetPriorityGrouping+0x44>)
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016b2:	68ba      	ldr	r2, [r7, #8]
 80016b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016b8:	4013      	ands	r3, r2
 80016ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80016c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016ce:	4a04      	ldr	r2, [pc, #16]	@ (80016e0 <__NVIC_SetPriorityGrouping+0x44>)
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	60d3      	str	r3, [r2, #12]
}
 80016d4:	bf00      	nop
 80016d6:	3714      	adds	r7, #20
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr
 80016e0:	e000ed00 	.word	0xe000ed00

080016e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016e8:	4b04      	ldr	r3, [pc, #16]	@ (80016fc <__NVIC_GetPriorityGrouping+0x18>)
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	0a1b      	lsrs	r3, r3, #8
 80016ee:	f003 0307 	and.w	r3, r3, #7
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	46bd      	mov	sp, r7
 80016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fa:	4770      	bx	lr
 80016fc:	e000ed00 	.word	0xe000ed00

08001700 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	4603      	mov	r3, r0
 8001708:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800170a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800170e:	2b00      	cmp	r3, #0
 8001710:	db0b      	blt.n	800172a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001712:	79fb      	ldrb	r3, [r7, #7]
 8001714:	f003 021f 	and.w	r2, r3, #31
 8001718:	4907      	ldr	r1, [pc, #28]	@ (8001738 <__NVIC_EnableIRQ+0x38>)
 800171a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800171e:	095b      	lsrs	r3, r3, #5
 8001720:	2001      	movs	r0, #1
 8001722:	fa00 f202 	lsl.w	r2, r0, r2
 8001726:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800172a:	bf00      	nop
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	e000e100 	.word	0xe000e100

0800173c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	4603      	mov	r3, r0
 8001744:	6039      	str	r1, [r7, #0]
 8001746:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001748:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800174c:	2b00      	cmp	r3, #0
 800174e:	db0a      	blt.n	8001766 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	b2da      	uxtb	r2, r3
 8001754:	490c      	ldr	r1, [pc, #48]	@ (8001788 <__NVIC_SetPriority+0x4c>)
 8001756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800175a:	0112      	lsls	r2, r2, #4
 800175c:	b2d2      	uxtb	r2, r2
 800175e:	440b      	add	r3, r1
 8001760:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001764:	e00a      	b.n	800177c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	b2da      	uxtb	r2, r3
 800176a:	4908      	ldr	r1, [pc, #32]	@ (800178c <__NVIC_SetPriority+0x50>)
 800176c:	79fb      	ldrb	r3, [r7, #7]
 800176e:	f003 030f 	and.w	r3, r3, #15
 8001772:	3b04      	subs	r3, #4
 8001774:	0112      	lsls	r2, r2, #4
 8001776:	b2d2      	uxtb	r2, r2
 8001778:	440b      	add	r3, r1
 800177a:	761a      	strb	r2, [r3, #24]
}
 800177c:	bf00      	nop
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr
 8001788:	e000e100 	.word	0xe000e100
 800178c:	e000ed00 	.word	0xe000ed00

08001790 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001790:	b480      	push	{r7}
 8001792:	b089      	sub	sp, #36	@ 0x24
 8001794:	af00      	add	r7, sp, #0
 8001796:	60f8      	str	r0, [r7, #12]
 8001798:	60b9      	str	r1, [r7, #8]
 800179a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	f003 0307 	and.w	r3, r3, #7
 80017a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017a4:	69fb      	ldr	r3, [r7, #28]
 80017a6:	f1c3 0307 	rsb	r3, r3, #7
 80017aa:	2b04      	cmp	r3, #4
 80017ac:	bf28      	it	cs
 80017ae:	2304      	movcs	r3, #4
 80017b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	3304      	adds	r3, #4
 80017b6:	2b06      	cmp	r3, #6
 80017b8:	d902      	bls.n	80017c0 <NVIC_EncodePriority+0x30>
 80017ba:	69fb      	ldr	r3, [r7, #28]
 80017bc:	3b03      	subs	r3, #3
 80017be:	e000      	b.n	80017c2 <NVIC_EncodePriority+0x32>
 80017c0:	2300      	movs	r3, #0
 80017c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017c4:	f04f 32ff 	mov.w	r2, #4294967295
 80017c8:	69bb      	ldr	r3, [r7, #24]
 80017ca:	fa02 f303 	lsl.w	r3, r2, r3
 80017ce:	43da      	mvns	r2, r3
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	401a      	ands	r2, r3
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017d8:	f04f 31ff 	mov.w	r1, #4294967295
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	fa01 f303 	lsl.w	r3, r1, r3
 80017e2:	43d9      	mvns	r1, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017e8:	4313      	orrs	r3, r2
         );
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3724      	adds	r7, #36	@ 0x24
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
	...

080017f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	3b01      	subs	r3, #1
 8001804:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001808:	d301      	bcc.n	800180e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800180a:	2301      	movs	r3, #1
 800180c:	e00f      	b.n	800182e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800180e:	4a0a      	ldr	r2, [pc, #40]	@ (8001838 <SysTick_Config+0x40>)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	3b01      	subs	r3, #1
 8001814:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001816:	210f      	movs	r1, #15
 8001818:	f04f 30ff 	mov.w	r0, #4294967295
 800181c:	f7ff ff8e 	bl	800173c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001820:	4b05      	ldr	r3, [pc, #20]	@ (8001838 <SysTick_Config+0x40>)
 8001822:	2200      	movs	r2, #0
 8001824:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001826:	4b04      	ldr	r3, [pc, #16]	@ (8001838 <SysTick_Config+0x40>)
 8001828:	2207      	movs	r2, #7
 800182a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800182c:	2300      	movs	r3, #0
}
 800182e:	4618      	mov	r0, r3
 8001830:	3708      	adds	r7, #8
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	e000e010 	.word	0xe000e010

0800183c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001844:	6878      	ldr	r0, [r7, #4]
 8001846:	f7ff ff29 	bl	800169c <__NVIC_SetPriorityGrouping>
}
 800184a:	bf00      	nop
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}

08001852 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001852:	b580      	push	{r7, lr}
 8001854:	b086      	sub	sp, #24
 8001856:	af00      	add	r7, sp, #0
 8001858:	4603      	mov	r3, r0
 800185a:	60b9      	str	r1, [r7, #8]
 800185c:	607a      	str	r2, [r7, #4]
 800185e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001860:	2300      	movs	r3, #0
 8001862:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001864:	f7ff ff3e 	bl	80016e4 <__NVIC_GetPriorityGrouping>
 8001868:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800186a:	687a      	ldr	r2, [r7, #4]
 800186c:	68b9      	ldr	r1, [r7, #8]
 800186e:	6978      	ldr	r0, [r7, #20]
 8001870:	f7ff ff8e 	bl	8001790 <NVIC_EncodePriority>
 8001874:	4602      	mov	r2, r0
 8001876:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800187a:	4611      	mov	r1, r2
 800187c:	4618      	mov	r0, r3
 800187e:	f7ff ff5d 	bl	800173c <__NVIC_SetPriority>
}
 8001882:	bf00      	nop
 8001884:	3718      	adds	r7, #24
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}

0800188a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800188a:	b580      	push	{r7, lr}
 800188c:	b082      	sub	sp, #8
 800188e:	af00      	add	r7, sp, #0
 8001890:	4603      	mov	r3, r0
 8001892:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001894:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001898:	4618      	mov	r0, r3
 800189a:	f7ff ff31 	bl	8001700 <__NVIC_EnableIRQ>
}
 800189e:	bf00      	nop
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}

080018a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018a6:	b580      	push	{r7, lr}
 80018a8:	b082      	sub	sp, #8
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018ae:	6878      	ldr	r0, [r7, #4]
 80018b0:	f7ff ffa2 	bl	80017f8 <SysTick_Config>
 80018b4:	4603      	mov	r3, r0
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
	...

080018c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b087      	sub	sp, #28
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018ca:	2300      	movs	r3, #0
 80018cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018ce:	e14e      	b.n	8001b6e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	2101      	movs	r1, #1
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	fa01 f303 	lsl.w	r3, r1, r3
 80018dc:	4013      	ands	r3, r2
 80018de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	f000 8140 	beq.w	8001b68 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f003 0303 	and.w	r3, r3, #3
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	d005      	beq.n	8001900 <HAL_GPIO_Init+0x40>
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	f003 0303 	and.w	r3, r3, #3
 80018fc:	2b02      	cmp	r3, #2
 80018fe:	d130      	bne.n	8001962 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	005b      	lsls	r3, r3, #1
 800190a:	2203      	movs	r2, #3
 800190c:	fa02 f303 	lsl.w	r3, r2, r3
 8001910:	43db      	mvns	r3, r3
 8001912:	693a      	ldr	r2, [r7, #16]
 8001914:	4013      	ands	r3, r2
 8001916:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	68da      	ldr	r2, [r3, #12]
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	005b      	lsls	r3, r3, #1
 8001920:	fa02 f303 	lsl.w	r3, r2, r3
 8001924:	693a      	ldr	r2, [r7, #16]
 8001926:	4313      	orrs	r3, r2
 8001928:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	693a      	ldr	r2, [r7, #16]
 800192e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001936:	2201      	movs	r2, #1
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	fa02 f303 	lsl.w	r3, r2, r3
 800193e:	43db      	mvns	r3, r3
 8001940:	693a      	ldr	r2, [r7, #16]
 8001942:	4013      	ands	r3, r2
 8001944:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	091b      	lsrs	r3, r3, #4
 800194c:	f003 0201 	and.w	r2, r3, #1
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	fa02 f303 	lsl.w	r3, r2, r3
 8001956:	693a      	ldr	r2, [r7, #16]
 8001958:	4313      	orrs	r3, r2
 800195a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	693a      	ldr	r2, [r7, #16]
 8001960:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f003 0303 	and.w	r3, r3, #3
 800196a:	2b03      	cmp	r3, #3
 800196c:	d017      	beq.n	800199e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	68db      	ldr	r3, [r3, #12]
 8001972:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	005b      	lsls	r3, r3, #1
 8001978:	2203      	movs	r2, #3
 800197a:	fa02 f303 	lsl.w	r3, r2, r3
 800197e:	43db      	mvns	r3, r3
 8001980:	693a      	ldr	r2, [r7, #16]
 8001982:	4013      	ands	r3, r2
 8001984:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	689a      	ldr	r2, [r3, #8]
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	005b      	lsls	r3, r3, #1
 800198e:	fa02 f303 	lsl.w	r3, r2, r3
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	4313      	orrs	r3, r2
 8001996:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	693a      	ldr	r2, [r7, #16]
 800199c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f003 0303 	and.w	r3, r3, #3
 80019a6:	2b02      	cmp	r3, #2
 80019a8:	d123      	bne.n	80019f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	08da      	lsrs	r2, r3, #3
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	3208      	adds	r2, #8
 80019b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	f003 0307 	and.w	r3, r3, #7
 80019be:	009b      	lsls	r3, r3, #2
 80019c0:	220f      	movs	r2, #15
 80019c2:	fa02 f303 	lsl.w	r3, r2, r3
 80019c6:	43db      	mvns	r3, r3
 80019c8:	693a      	ldr	r2, [r7, #16]
 80019ca:	4013      	ands	r3, r2
 80019cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	691a      	ldr	r2, [r3, #16]
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	f003 0307 	and.w	r3, r3, #7
 80019d8:	009b      	lsls	r3, r3, #2
 80019da:	fa02 f303 	lsl.w	r3, r2, r3
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	4313      	orrs	r3, r2
 80019e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	08da      	lsrs	r2, r3, #3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	3208      	adds	r2, #8
 80019ec:	6939      	ldr	r1, [r7, #16]
 80019ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	005b      	lsls	r3, r3, #1
 80019fc:	2203      	movs	r2, #3
 80019fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001a02:	43db      	mvns	r3, r3
 8001a04:	693a      	ldr	r2, [r7, #16]
 8001a06:	4013      	ands	r3, r2
 8001a08:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f003 0203 	and.w	r2, r3, #3
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	005b      	lsls	r3, r3, #1
 8001a16:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1a:	693a      	ldr	r2, [r7, #16]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	693a      	ldr	r2, [r7, #16]
 8001a24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	f000 809a 	beq.w	8001b68 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a34:	4b55      	ldr	r3, [pc, #340]	@ (8001b8c <HAL_GPIO_Init+0x2cc>)
 8001a36:	699b      	ldr	r3, [r3, #24]
 8001a38:	4a54      	ldr	r2, [pc, #336]	@ (8001b8c <HAL_GPIO_Init+0x2cc>)
 8001a3a:	f043 0301 	orr.w	r3, r3, #1
 8001a3e:	6193      	str	r3, [r2, #24]
 8001a40:	4b52      	ldr	r3, [pc, #328]	@ (8001b8c <HAL_GPIO_Init+0x2cc>)
 8001a42:	699b      	ldr	r3, [r3, #24]
 8001a44:	f003 0301 	and.w	r3, r3, #1
 8001a48:	60bb      	str	r3, [r7, #8]
 8001a4a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a4c:	4a50      	ldr	r2, [pc, #320]	@ (8001b90 <HAL_GPIO_Init+0x2d0>)
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	089b      	lsrs	r3, r3, #2
 8001a52:	3302      	adds	r3, #2
 8001a54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a58:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	f003 0303 	and.w	r3, r3, #3
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	220f      	movs	r2, #15
 8001a64:	fa02 f303 	lsl.w	r3, r2, r3
 8001a68:	43db      	mvns	r3, r3
 8001a6a:	693a      	ldr	r2, [r7, #16]
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001a76:	d013      	beq.n	8001aa0 <HAL_GPIO_Init+0x1e0>
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	4a46      	ldr	r2, [pc, #280]	@ (8001b94 <HAL_GPIO_Init+0x2d4>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d00d      	beq.n	8001a9c <HAL_GPIO_Init+0x1dc>
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	4a45      	ldr	r2, [pc, #276]	@ (8001b98 <HAL_GPIO_Init+0x2d8>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d007      	beq.n	8001a98 <HAL_GPIO_Init+0x1d8>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	4a44      	ldr	r2, [pc, #272]	@ (8001b9c <HAL_GPIO_Init+0x2dc>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d101      	bne.n	8001a94 <HAL_GPIO_Init+0x1d4>
 8001a90:	2303      	movs	r3, #3
 8001a92:	e006      	b.n	8001aa2 <HAL_GPIO_Init+0x1e2>
 8001a94:	2305      	movs	r3, #5
 8001a96:	e004      	b.n	8001aa2 <HAL_GPIO_Init+0x1e2>
 8001a98:	2302      	movs	r3, #2
 8001a9a:	e002      	b.n	8001aa2 <HAL_GPIO_Init+0x1e2>
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e000      	b.n	8001aa2 <HAL_GPIO_Init+0x1e2>
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	697a      	ldr	r2, [r7, #20]
 8001aa4:	f002 0203 	and.w	r2, r2, #3
 8001aa8:	0092      	lsls	r2, r2, #2
 8001aaa:	4093      	lsls	r3, r2
 8001aac:	693a      	ldr	r2, [r7, #16]
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ab2:	4937      	ldr	r1, [pc, #220]	@ (8001b90 <HAL_GPIO_Init+0x2d0>)
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	089b      	lsrs	r3, r3, #2
 8001ab8:	3302      	adds	r3, #2
 8001aba:	693a      	ldr	r2, [r7, #16]
 8001abc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ac0:	4b37      	ldr	r3, [pc, #220]	@ (8001ba0 <HAL_GPIO_Init+0x2e0>)
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	43db      	mvns	r3, r3
 8001aca:	693a      	ldr	r2, [r7, #16]
 8001acc:	4013      	ands	r3, r2
 8001ace:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d003      	beq.n	8001ae4 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001adc:	693a      	ldr	r2, [r7, #16]
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001ae4:	4a2e      	ldr	r2, [pc, #184]	@ (8001ba0 <HAL_GPIO_Init+0x2e0>)
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001aea:	4b2d      	ldr	r3, [pc, #180]	@ (8001ba0 <HAL_GPIO_Init+0x2e0>)
 8001aec:	68db      	ldr	r3, [r3, #12]
 8001aee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	43db      	mvns	r3, r3
 8001af4:	693a      	ldr	r2, [r7, #16]
 8001af6:	4013      	ands	r3, r2
 8001af8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d003      	beq.n	8001b0e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001b06:	693a      	ldr	r2, [r7, #16]
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001b0e:	4a24      	ldr	r2, [pc, #144]	@ (8001ba0 <HAL_GPIO_Init+0x2e0>)
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b14:	4b22      	ldr	r3, [pc, #136]	@ (8001ba0 <HAL_GPIO_Init+0x2e0>)
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	43db      	mvns	r3, r3
 8001b1e:	693a      	ldr	r2, [r7, #16]
 8001b20:	4013      	ands	r3, r2
 8001b22:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d003      	beq.n	8001b38 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001b30:	693a      	ldr	r2, [r7, #16]
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	4313      	orrs	r3, r2
 8001b36:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001b38:	4a19      	ldr	r2, [pc, #100]	@ (8001ba0 <HAL_GPIO_Init+0x2e0>)
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b3e:	4b18      	ldr	r3, [pc, #96]	@ (8001ba0 <HAL_GPIO_Init+0x2e0>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	43db      	mvns	r3, r3
 8001b48:	693a      	ldr	r2, [r7, #16]
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d003      	beq.n	8001b62 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001b5a:	693a      	ldr	r2, [r7, #16]
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001b62:	4a0f      	ldr	r2, [pc, #60]	@ (8001ba0 <HAL_GPIO_Init+0x2e0>)
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	3301      	adds	r3, #1
 8001b6c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	fa22 f303 	lsr.w	r3, r2, r3
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	f47f aea9 	bne.w	80018d0 <HAL_GPIO_Init+0x10>
  }
}
 8001b7e:	bf00      	nop
 8001b80:	bf00      	nop
 8001b82:	371c      	adds	r7, #28
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr
 8001b8c:	40021000 	.word	0x40021000
 8001b90:	40010000 	.word	0x40010000
 8001b94:	48000400 	.word	0x48000400
 8001b98:	48000800 	.word	0x48000800
 8001b9c:	48000c00 	.word	0x48000c00
 8001ba0:	40010400 	.word	0x40010400

08001ba4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b085      	sub	sp, #20
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	460b      	mov	r3, r1
 8001bae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	691a      	ldr	r2, [r3, #16]
 8001bb4:	887b      	ldrh	r3, [r7, #2]
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d002      	beq.n	8001bc2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	73fb      	strb	r3, [r7, #15]
 8001bc0:	e001      	b.n	8001bc6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001bc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3714      	adds	r7, #20
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr

08001bd4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	460b      	mov	r3, r1
 8001bde:	807b      	strh	r3, [r7, #2]
 8001be0:	4613      	mov	r3, r2
 8001be2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001be4:	787b      	ldrb	r3, [r7, #1]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d003      	beq.n	8001bf2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001bea:	887a      	ldrh	r2, [r7, #2]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001bf0:	e002      	b.n	8001bf8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001bf2:	887a      	ldrh	r2, [r7, #2]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001bf8:	bf00      	nop
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001c0e:	4b08      	ldr	r3, [pc, #32]	@ (8001c30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c10:	695a      	ldr	r2, [r3, #20]
 8001c12:	88fb      	ldrh	r3, [r7, #6]
 8001c14:	4013      	ands	r3, r2
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d006      	beq.n	8001c28 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c1a:	4a05      	ldr	r2, [pc, #20]	@ (8001c30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c1c:	88fb      	ldrh	r3, [r7, #6]
 8001c1e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001c20:	88fb      	ldrh	r3, [r7, #6]
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7ff fc36 	bl	8001494 <HAL_GPIO_EXTI_Callback>
  }
}
 8001c28:	bf00      	nop
 8001c2a:	3708      	adds	r7, #8
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	40010400 	.word	0x40010400

08001c34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d101      	bne.n	8001c46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e08d      	b.n	8001d62 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d106      	bne.n	8001c60 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2200      	movs	r2, #0
 8001c56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	f7ff fb24 	bl	80012a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2224      	movs	r2, #36	@ 0x24
 8001c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	681a      	ldr	r2, [r3, #0]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f022 0201 	bic.w	r2, r2, #1
 8001c76:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	685a      	ldr	r2, [r3, #4]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001c84:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	689a      	ldr	r2, [r3, #8]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001c94:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	68db      	ldr	r3, [r3, #12]
 8001c9a:	2b01      	cmp	r3, #1
 8001c9c:	d107      	bne.n	8001cae <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	689a      	ldr	r2, [r3, #8]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001caa:	609a      	str	r2, [r3, #8]
 8001cac:	e006      	b.n	8001cbc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	689a      	ldr	r2, [r3, #8]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001cba:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d108      	bne.n	8001cd6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	685a      	ldr	r2, [r3, #4]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001cd2:	605a      	str	r2, [r3, #4]
 8001cd4:	e007      	b.n	8001ce6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	685a      	ldr	r2, [r3, #4]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ce4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	687a      	ldr	r2, [r7, #4]
 8001cee:	6812      	ldr	r2, [r2, #0]
 8001cf0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001cf4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001cf8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	68da      	ldr	r2, [r3, #12]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001d08:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	691a      	ldr	r2, [r3, #16]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	695b      	ldr	r3, [r3, #20]
 8001d12:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	699b      	ldr	r3, [r3, #24]
 8001d1a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	430a      	orrs	r2, r1
 8001d22:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	69d9      	ldr	r1, [r3, #28]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6a1a      	ldr	r2, [r3, #32]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	430a      	orrs	r2, r1
 8001d32:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f042 0201 	orr.w	r2, r2, #1
 8001d42:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2200      	movs	r2, #0
 8001d48:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2220      	movs	r2, #32
 8001d4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2200      	movs	r2, #0
 8001d56:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001d60:	2300      	movs	r3, #0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3708      	adds	r7, #8
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
	...

08001d6c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b088      	sub	sp, #32
 8001d70:	af02      	add	r7, sp, #8
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	607a      	str	r2, [r7, #4]
 8001d76:	461a      	mov	r2, r3
 8001d78:	460b      	mov	r3, r1
 8001d7a:	817b      	strh	r3, [r7, #10]
 8001d7c:	4613      	mov	r3, r2
 8001d7e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d86:	b2db      	uxtb	r3, r3
 8001d88:	2b20      	cmp	r3, #32
 8001d8a:	f040 80fd 	bne.w	8001f88 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d101      	bne.n	8001d9c <HAL_I2C_Master_Transmit+0x30>
 8001d98:	2302      	movs	r3, #2
 8001d9a:	e0f6      	b.n	8001f8a <HAL_I2C_Master_Transmit+0x21e>
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2201      	movs	r2, #1
 8001da0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001da4:	f7ff fc4a 	bl	800163c <HAL_GetTick>
 8001da8:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	9300      	str	r3, [sp, #0]
 8001dae:	2319      	movs	r3, #25
 8001db0:	2201      	movs	r2, #1
 8001db2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001db6:	68f8      	ldr	r0, [r7, #12]
 8001db8:	f000 faf6 	bl	80023a8 <I2C_WaitOnFlagUntilTimeout>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e0e1      	b.n	8001f8a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	2221      	movs	r2, #33	@ 0x21
 8001dca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	2210      	movs	r2, #16
 8001dd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	893a      	ldrh	r2, [r7, #8]
 8001de6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	2200      	movs	r2, #0
 8001dec:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001df2:	b29b      	uxth	r3, r3
 8001df4:	2bff      	cmp	r3, #255	@ 0xff
 8001df6:	d906      	bls.n	8001e06 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	22ff      	movs	r2, #255	@ 0xff
 8001dfc:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001dfe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e02:	617b      	str	r3, [r7, #20]
 8001e04:	e007      	b.n	8001e16 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e0a:	b29a      	uxth	r2, r3
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001e10:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e14:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d024      	beq.n	8001e68 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e22:	781a      	ldrb	r2, [r3, #0]
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e2e:	1c5a      	adds	r2, r3, #1
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e38:	b29b      	uxth	r3, r3
 8001e3a:	3b01      	subs	r3, #1
 8001e3c:	b29a      	uxth	r2, r3
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e46:	3b01      	subs	r3, #1
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	3301      	adds	r3, #1
 8001e56:	b2da      	uxtb	r2, r3
 8001e58:	8979      	ldrh	r1, [r7, #10]
 8001e5a:	4b4e      	ldr	r3, [pc, #312]	@ (8001f94 <HAL_I2C_Master_Transmit+0x228>)
 8001e5c:	9300      	str	r3, [sp, #0]
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	68f8      	ldr	r0, [r7, #12]
 8001e62:	f000 fcf1 	bl	8002848 <I2C_TransferConfig>
 8001e66:	e066      	b.n	8001f36 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e6c:	b2da      	uxtb	r2, r3
 8001e6e:	8979      	ldrh	r1, [r7, #10]
 8001e70:	4b48      	ldr	r3, [pc, #288]	@ (8001f94 <HAL_I2C_Master_Transmit+0x228>)
 8001e72:	9300      	str	r3, [sp, #0]
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	68f8      	ldr	r0, [r7, #12]
 8001e78:	f000 fce6 	bl	8002848 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001e7c:	e05b      	b.n	8001f36 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e7e:	693a      	ldr	r2, [r7, #16]
 8001e80:	6a39      	ldr	r1, [r7, #32]
 8001e82:	68f8      	ldr	r0, [r7, #12]
 8001e84:	f000 fae9 	bl	800245a <I2C_WaitOnTXISFlagUntilTimeout>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e07b      	b.n	8001f8a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e96:	781a      	ldrb	r2, [r3, #0]
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ea2:	1c5a      	adds	r2, r3, #1
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	3b01      	subs	r3, #1
 8001eb0:	b29a      	uxth	r2, r3
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001eba:	3b01      	subs	r3, #1
 8001ebc:	b29a      	uxth	r2, r3
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ec6:	b29b      	uxth	r3, r3
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d034      	beq.n	8001f36 <HAL_I2C_Master_Transmit+0x1ca>
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d130      	bne.n	8001f36 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	9300      	str	r3, [sp, #0]
 8001ed8:	6a3b      	ldr	r3, [r7, #32]
 8001eda:	2200      	movs	r2, #0
 8001edc:	2180      	movs	r1, #128	@ 0x80
 8001ede:	68f8      	ldr	r0, [r7, #12]
 8001ee0:	f000 fa62 	bl	80023a8 <I2C_WaitOnFlagUntilTimeout>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e04d      	b.n	8001f8a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ef2:	b29b      	uxth	r3, r3
 8001ef4:	2bff      	cmp	r3, #255	@ 0xff
 8001ef6:	d90e      	bls.n	8001f16 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	22ff      	movs	r2, #255	@ 0xff
 8001efc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f02:	b2da      	uxtb	r2, r3
 8001f04:	8979      	ldrh	r1, [r7, #10]
 8001f06:	2300      	movs	r3, #0
 8001f08:	9300      	str	r3, [sp, #0]
 8001f0a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001f0e:	68f8      	ldr	r0, [r7, #12]
 8001f10:	f000 fc9a 	bl	8002848 <I2C_TransferConfig>
 8001f14:	e00f      	b.n	8001f36 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f1a:	b29a      	uxth	r2, r3
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f24:	b2da      	uxtb	r2, r3
 8001f26:	8979      	ldrh	r1, [r7, #10]
 8001f28:	2300      	movs	r3, #0
 8001f2a:	9300      	str	r3, [sp, #0]
 8001f2c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f30:	68f8      	ldr	r0, [r7, #12]
 8001f32:	f000 fc89 	bl	8002848 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f3a:	b29b      	uxth	r3, r3
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d19e      	bne.n	8001e7e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f40:	693a      	ldr	r2, [r7, #16]
 8001f42:	6a39      	ldr	r1, [r7, #32]
 8001f44:	68f8      	ldr	r0, [r7, #12]
 8001f46:	f000 facf 	bl	80024e8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e01a      	b.n	8001f8a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	2220      	movs	r2, #32
 8001f5a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	6859      	ldr	r1, [r3, #4]
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	4b0c      	ldr	r3, [pc, #48]	@ (8001f98 <HAL_I2C_Master_Transmit+0x22c>)
 8001f68:	400b      	ands	r3, r1
 8001f6a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	2220      	movs	r2, #32
 8001f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2200      	movs	r2, #0
 8001f78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001f84:	2300      	movs	r3, #0
 8001f86:	e000      	b.n	8001f8a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8001f88:	2302      	movs	r3, #2
  }
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3718      	adds	r7, #24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	80002000 	.word	0x80002000
 8001f98:	fe00e800 	.word	0xfe00e800

08001f9c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b088      	sub	sp, #32
 8001fa0:	af02      	add	r7, sp, #8
 8001fa2:	60f8      	str	r0, [r7, #12]
 8001fa4:	607a      	str	r2, [r7, #4]
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	460b      	mov	r3, r1
 8001faa:	817b      	strh	r3, [r7, #10]
 8001fac:	4613      	mov	r3, r2
 8001fae:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	2b20      	cmp	r3, #32
 8001fba:	f040 80db 	bne.w	8002174 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d101      	bne.n	8001fcc <HAL_I2C_Master_Receive+0x30>
 8001fc8:	2302      	movs	r3, #2
 8001fca:	e0d4      	b.n	8002176 <HAL_I2C_Master_Receive+0x1da>
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	2201      	movs	r2, #1
 8001fd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001fd4:	f7ff fb32 	bl	800163c <HAL_GetTick>
 8001fd8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	9300      	str	r3, [sp, #0]
 8001fde:	2319      	movs	r3, #25
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001fe6:	68f8      	ldr	r0, [r7, #12]
 8001fe8:	f000 f9de 	bl	80023a8 <I2C_WaitOnFlagUntilTimeout>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d001      	beq.n	8001ff6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e0bf      	b.n	8002176 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2222      	movs	r2, #34	@ 0x22
 8001ffa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2210      	movs	r2, #16
 8002002:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2200      	movs	r2, #0
 800200a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	687a      	ldr	r2, [r7, #4]
 8002010:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	893a      	ldrh	r2, [r7, #8]
 8002016:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	2200      	movs	r2, #0
 800201c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002022:	b29b      	uxth	r3, r3
 8002024:	2bff      	cmp	r3, #255	@ 0xff
 8002026:	d90e      	bls.n	8002046 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	2201      	movs	r2, #1
 800202c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002032:	b2da      	uxtb	r2, r3
 8002034:	8979      	ldrh	r1, [r7, #10]
 8002036:	4b52      	ldr	r3, [pc, #328]	@ (8002180 <HAL_I2C_Master_Receive+0x1e4>)
 8002038:	9300      	str	r3, [sp, #0]
 800203a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800203e:	68f8      	ldr	r0, [r7, #12]
 8002040:	f000 fc02 	bl	8002848 <I2C_TransferConfig>
 8002044:	e06d      	b.n	8002122 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800204a:	b29a      	uxth	r2, r3
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002054:	b2da      	uxtb	r2, r3
 8002056:	8979      	ldrh	r1, [r7, #10]
 8002058:	4b49      	ldr	r3, [pc, #292]	@ (8002180 <HAL_I2C_Master_Receive+0x1e4>)
 800205a:	9300      	str	r3, [sp, #0]
 800205c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002060:	68f8      	ldr	r0, [r7, #12]
 8002062:	f000 fbf1 	bl	8002848 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002066:	e05c      	b.n	8002122 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002068:	697a      	ldr	r2, [r7, #20]
 800206a:	6a39      	ldr	r1, [r7, #32]
 800206c:	68f8      	ldr	r0, [r7, #12]
 800206e:	f000 fa7f 	bl	8002570 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	e07c      	b.n	8002176 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002086:	b2d2      	uxtb	r2, r2
 8002088:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800208e:	1c5a      	adds	r2, r3, #1
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002098:	3b01      	subs	r3, #1
 800209a:	b29a      	uxth	r2, r3
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020a4:	b29b      	uxth	r3, r3
 80020a6:	3b01      	subs	r3, #1
 80020a8:	b29a      	uxth	r2, r3
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d034      	beq.n	8002122 <HAL_I2C_Master_Receive+0x186>
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d130      	bne.n	8002122 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	9300      	str	r3, [sp, #0]
 80020c4:	6a3b      	ldr	r3, [r7, #32]
 80020c6:	2200      	movs	r2, #0
 80020c8:	2180      	movs	r1, #128	@ 0x80
 80020ca:	68f8      	ldr	r0, [r7, #12]
 80020cc:	f000 f96c 	bl	80023a8 <I2C_WaitOnFlagUntilTimeout>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e04d      	b.n	8002176 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020de:	b29b      	uxth	r3, r3
 80020e0:	2bff      	cmp	r3, #255	@ 0xff
 80020e2:	d90e      	bls.n	8002102 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	22ff      	movs	r2, #255	@ 0xff
 80020e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020ee:	b2da      	uxtb	r2, r3
 80020f0:	8979      	ldrh	r1, [r7, #10]
 80020f2:	2300      	movs	r3, #0
 80020f4:	9300      	str	r3, [sp, #0]
 80020f6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80020fa:	68f8      	ldr	r0, [r7, #12]
 80020fc:	f000 fba4 	bl	8002848 <I2C_TransferConfig>
 8002100:	e00f      	b.n	8002122 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002106:	b29a      	uxth	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002110:	b2da      	uxtb	r2, r3
 8002112:	8979      	ldrh	r1, [r7, #10]
 8002114:	2300      	movs	r3, #0
 8002116:	9300      	str	r3, [sp, #0]
 8002118:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800211c:	68f8      	ldr	r0, [r7, #12]
 800211e:	f000 fb93 	bl	8002848 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002126:	b29b      	uxth	r3, r3
 8002128:	2b00      	cmp	r3, #0
 800212a:	d19d      	bne.n	8002068 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800212c:	697a      	ldr	r2, [r7, #20]
 800212e:	6a39      	ldr	r1, [r7, #32]
 8002130:	68f8      	ldr	r0, [r7, #12]
 8002132:	f000 f9d9 	bl	80024e8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002136:	4603      	mov	r3, r0
 8002138:	2b00      	cmp	r3, #0
 800213a:	d001      	beq.n	8002140 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e01a      	b.n	8002176 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	2220      	movs	r2, #32
 8002146:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	6859      	ldr	r1, [r3, #4]
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	4b0c      	ldr	r3, [pc, #48]	@ (8002184 <HAL_I2C_Master_Receive+0x1e8>)
 8002154:	400b      	ands	r3, r1
 8002156:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	2220      	movs	r2, #32
 800215c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	2200      	movs	r2, #0
 8002164:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2200      	movs	r2, #0
 800216c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002170:	2300      	movs	r3, #0
 8002172:	e000      	b.n	8002176 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002174:	2302      	movs	r3, #2
  }
}
 8002176:	4618      	mov	r0, r3
 8002178:	3718      	adds	r7, #24
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	80002400 	.word	0x80002400
 8002184:	fe00e800 	.word	0xfe00e800

08002188 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b08a      	sub	sp, #40	@ 0x28
 800218c:	af02      	add	r7, sp, #8
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	607a      	str	r2, [r7, #4]
 8002192:	603b      	str	r3, [r7, #0]
 8002194:	460b      	mov	r3, r1
 8002196:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002198:	2300      	movs	r3, #0
 800219a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	2b20      	cmp	r3, #32
 80021a6:	f040 80d6 	bne.w	8002356 <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	699b      	ldr	r3, [r3, #24]
 80021b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80021b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80021b8:	d101      	bne.n	80021be <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80021ba:	2302      	movs	r3, #2
 80021bc:	e0cc      	b.n	8002358 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d101      	bne.n	80021cc <HAL_I2C_IsDeviceReady+0x44>
 80021c8:	2302      	movs	r3, #2
 80021ca:	e0c5      	b.n	8002358 <HAL_I2C_IsDeviceReady+0x1d0>
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	2201      	movs	r2, #1
 80021d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	2224      	movs	r2, #36	@ 0x24
 80021d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2200      	movs	r2, #0
 80021e0:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	68db      	ldr	r3, [r3, #12]
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d107      	bne.n	80021fa <HAL_I2C_IsDeviceReady+0x72>
 80021ea:	897b      	ldrh	r3, [r7, #10]
 80021ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021f0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80021f4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80021f8:	e006      	b.n	8002208 <HAL_I2C_IsDeviceReady+0x80>
 80021fa:	897b      	ldrh	r3, [r7, #10]
 80021fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002200:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002204:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8002208:	68fa      	ldr	r2, [r7, #12]
 800220a:	6812      	ldr	r2, [r2, #0]
 800220c:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800220e:	f7ff fa15 	bl	800163c <HAL_GetTick>
 8002212:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	699b      	ldr	r3, [r3, #24]
 800221a:	f003 0320 	and.w	r3, r3, #32
 800221e:	2b20      	cmp	r3, #32
 8002220:	bf0c      	ite	eq
 8002222:	2301      	moveq	r3, #1
 8002224:	2300      	movne	r3, #0
 8002226:	b2db      	uxtb	r3, r3
 8002228:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	f003 0310 	and.w	r3, r3, #16
 8002234:	2b10      	cmp	r3, #16
 8002236:	bf0c      	ite	eq
 8002238:	2301      	moveq	r3, #1
 800223a:	2300      	movne	r3, #0
 800223c:	b2db      	uxtb	r3, r3
 800223e:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002240:	e034      	b.n	80022ac <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002248:	d01a      	beq.n	8002280 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800224a:	f7ff f9f7 	bl	800163c <HAL_GetTick>
 800224e:	4602      	mov	r2, r0
 8002250:	69bb      	ldr	r3, [r7, #24]
 8002252:	1ad3      	subs	r3, r2, r3
 8002254:	683a      	ldr	r2, [r7, #0]
 8002256:	429a      	cmp	r2, r3
 8002258:	d302      	bcc.n	8002260 <HAL_I2C_IsDeviceReady+0xd8>
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d10f      	bne.n	8002280 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	2220      	movs	r2, #32
 8002264:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800226c:	f043 0220 	orr.w	r2, r3, #32
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	2200      	movs	r2, #0
 8002278:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e06b      	b.n	8002358 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	699b      	ldr	r3, [r3, #24]
 8002286:	f003 0320 	and.w	r3, r3, #32
 800228a:	2b20      	cmp	r3, #32
 800228c:	bf0c      	ite	eq
 800228e:	2301      	moveq	r3, #1
 8002290:	2300      	movne	r3, #0
 8002292:	b2db      	uxtb	r3, r3
 8002294:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	699b      	ldr	r3, [r3, #24]
 800229c:	f003 0310 	and.w	r3, r3, #16
 80022a0:	2b10      	cmp	r3, #16
 80022a2:	bf0c      	ite	eq
 80022a4:	2301      	moveq	r3, #1
 80022a6:	2300      	movne	r3, #0
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80022ac:	7ffb      	ldrb	r3, [r7, #31]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d102      	bne.n	80022b8 <HAL_I2C_IsDeviceReady+0x130>
 80022b2:	7fbb      	ldrb	r3, [r7, #30]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d0c4      	beq.n	8002242 <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	699b      	ldr	r3, [r3, #24]
 80022be:	f003 0310 	and.w	r3, r3, #16
 80022c2:	2b10      	cmp	r3, #16
 80022c4:	d01a      	beq.n	80022fc <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80022c6:	69bb      	ldr	r3, [r7, #24]
 80022c8:	9300      	str	r3, [sp, #0]
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	2200      	movs	r2, #0
 80022ce:	2120      	movs	r1, #32
 80022d0:	68f8      	ldr	r0, [r7, #12]
 80022d2:	f000 f869 	bl	80023a8 <I2C_WaitOnFlagUntilTimeout>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e03b      	b.n	8002358 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2220      	movs	r2, #32
 80022e6:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2220      	movs	r2, #32
 80022ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2200      	movs	r2, #0
 80022f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 80022f8:	2300      	movs	r3, #0
 80022fa:	e02d      	b.n	8002358 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80022fc:	69bb      	ldr	r3, [r7, #24]
 80022fe:	9300      	str	r3, [sp, #0]
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	2200      	movs	r2, #0
 8002304:	2120      	movs	r1, #32
 8002306:	68f8      	ldr	r0, [r7, #12]
 8002308:	f000 f84e 	bl	80023a8 <I2C_WaitOnFlagUntilTimeout>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e020      	b.n	8002358 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	2210      	movs	r2, #16
 800231c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	2220      	movs	r2, #32
 8002324:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	3301      	adds	r3, #1
 800232a:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	687a      	ldr	r2, [r7, #4]
 8002330:	429a      	cmp	r2, r3
 8002332:	f63f af56 	bhi.w	80021e2 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2220      	movs	r2, #32
 800233a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002342:	f043 0220 	orr.w	r2, r3, #32
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	2200      	movs	r2, #0
 800234e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e000      	b.n	8002358 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8002356:	2302      	movs	r3, #2
  }
}
 8002358:	4618      	mov	r0, r3
 800235a:	3720      	adds	r7, #32
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}

08002360 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	699b      	ldr	r3, [r3, #24]
 800236e:	f003 0302 	and.w	r3, r3, #2
 8002372:	2b02      	cmp	r3, #2
 8002374:	d103      	bne.n	800237e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	2200      	movs	r2, #0
 800237c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	699b      	ldr	r3, [r3, #24]
 8002384:	f003 0301 	and.w	r3, r3, #1
 8002388:	2b01      	cmp	r3, #1
 800238a:	d007      	beq.n	800239c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	699a      	ldr	r2, [r3, #24]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f042 0201 	orr.w	r2, r2, #1
 800239a:	619a      	str	r2, [r3, #24]
  }
}
 800239c:	bf00      	nop
 800239e:	370c      	adds	r7, #12
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr

080023a8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	60b9      	str	r1, [r7, #8]
 80023b2:	603b      	str	r3, [r7, #0]
 80023b4:	4613      	mov	r3, r2
 80023b6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80023b8:	e03b      	b.n	8002432 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80023ba:	69ba      	ldr	r2, [r7, #24]
 80023bc:	6839      	ldr	r1, [r7, #0]
 80023be:	68f8      	ldr	r0, [r7, #12]
 80023c0:	f000 f962 	bl	8002688 <I2C_IsErrorOccurred>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
 80023cc:	e041      	b.n	8002452 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023d4:	d02d      	beq.n	8002432 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023d6:	f7ff f931 	bl	800163c <HAL_GetTick>
 80023da:	4602      	mov	r2, r0
 80023dc:	69bb      	ldr	r3, [r7, #24]
 80023de:	1ad3      	subs	r3, r2, r3
 80023e0:	683a      	ldr	r2, [r7, #0]
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d302      	bcc.n	80023ec <I2C_WaitOnFlagUntilTimeout+0x44>
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d122      	bne.n	8002432 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	699a      	ldr	r2, [r3, #24]
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	4013      	ands	r3, r2
 80023f6:	68ba      	ldr	r2, [r7, #8]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	bf0c      	ite	eq
 80023fc:	2301      	moveq	r3, #1
 80023fe:	2300      	movne	r3, #0
 8002400:	b2db      	uxtb	r3, r3
 8002402:	461a      	mov	r2, r3
 8002404:	79fb      	ldrb	r3, [r7, #7]
 8002406:	429a      	cmp	r2, r3
 8002408:	d113      	bne.n	8002432 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800240e:	f043 0220 	orr.w	r2, r3, #32
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2220      	movs	r2, #32
 800241a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	2200      	movs	r2, #0
 8002422:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2200      	movs	r2, #0
 800242a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e00f      	b.n	8002452 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	699a      	ldr	r2, [r3, #24]
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	4013      	ands	r3, r2
 800243c:	68ba      	ldr	r2, [r7, #8]
 800243e:	429a      	cmp	r2, r3
 8002440:	bf0c      	ite	eq
 8002442:	2301      	moveq	r3, #1
 8002444:	2300      	movne	r3, #0
 8002446:	b2db      	uxtb	r3, r3
 8002448:	461a      	mov	r2, r3
 800244a:	79fb      	ldrb	r3, [r7, #7]
 800244c:	429a      	cmp	r2, r3
 800244e:	d0b4      	beq.n	80023ba <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002450:	2300      	movs	r3, #0
}
 8002452:	4618      	mov	r0, r3
 8002454:	3710      	adds	r7, #16
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}

0800245a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800245a:	b580      	push	{r7, lr}
 800245c:	b084      	sub	sp, #16
 800245e:	af00      	add	r7, sp, #0
 8002460:	60f8      	str	r0, [r7, #12]
 8002462:	60b9      	str	r1, [r7, #8]
 8002464:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002466:	e033      	b.n	80024d0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002468:	687a      	ldr	r2, [r7, #4]
 800246a:	68b9      	ldr	r1, [r7, #8]
 800246c:	68f8      	ldr	r0, [r7, #12]
 800246e:	f000 f90b 	bl	8002688 <I2C_IsErrorOccurred>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d001      	beq.n	800247c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e031      	b.n	80024e0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002482:	d025      	beq.n	80024d0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002484:	f7ff f8da 	bl	800163c <HAL_GetTick>
 8002488:	4602      	mov	r2, r0
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	68ba      	ldr	r2, [r7, #8]
 8002490:	429a      	cmp	r2, r3
 8002492:	d302      	bcc.n	800249a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d11a      	bne.n	80024d0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	699b      	ldr	r3, [r3, #24]
 80024a0:	f003 0302 	and.w	r3, r3, #2
 80024a4:	2b02      	cmp	r3, #2
 80024a6:	d013      	beq.n	80024d0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ac:	f043 0220 	orr.w	r2, r3, #32
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2220      	movs	r2, #32
 80024b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2200      	movs	r2, #0
 80024c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2200      	movs	r2, #0
 80024c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	e007      	b.n	80024e0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	699b      	ldr	r3, [r3, #24]
 80024d6:	f003 0302 	and.w	r3, r3, #2
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d1c4      	bne.n	8002468 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80024de:	2300      	movs	r3, #0
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3710      	adds	r7, #16
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	60b9      	str	r1, [r7, #8]
 80024f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024f4:	e02f      	b.n	8002556 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	68b9      	ldr	r1, [r7, #8]
 80024fa:	68f8      	ldr	r0, [r7, #12]
 80024fc:	f000 f8c4 	bl	8002688 <I2C_IsErrorOccurred>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d001      	beq.n	800250a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e02d      	b.n	8002566 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800250a:	f7ff f897 	bl	800163c <HAL_GetTick>
 800250e:	4602      	mov	r2, r0
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	68ba      	ldr	r2, [r7, #8]
 8002516:	429a      	cmp	r2, r3
 8002518:	d302      	bcc.n	8002520 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d11a      	bne.n	8002556 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	699b      	ldr	r3, [r3, #24]
 8002526:	f003 0320 	and.w	r3, r3, #32
 800252a:	2b20      	cmp	r3, #32
 800252c:	d013      	beq.n	8002556 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002532:	f043 0220 	orr.w	r2, r3, #32
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2220      	movs	r2, #32
 800253e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2200      	movs	r2, #0
 8002546:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2200      	movs	r2, #0
 800254e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e007      	b.n	8002566 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	699b      	ldr	r3, [r3, #24]
 800255c:	f003 0320 	and.w	r3, r3, #32
 8002560:	2b20      	cmp	r3, #32
 8002562:	d1c8      	bne.n	80024f6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
	...

08002570 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b086      	sub	sp, #24
 8002574:	af00      	add	r7, sp, #0
 8002576:	60f8      	str	r0, [r7, #12]
 8002578:	60b9      	str	r1, [r7, #8]
 800257a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800257c:	2300      	movs	r3, #0
 800257e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002580:	e071      	b.n	8002666 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	68b9      	ldr	r1, [r7, #8]
 8002586:	68f8      	ldr	r0, [r7, #12]
 8002588:	f000 f87e 	bl	8002688 <I2C_IsErrorOccurred>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d001      	beq.n	8002596 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	f003 0320 	and.w	r3, r3, #32
 80025a0:	2b20      	cmp	r3, #32
 80025a2:	d13b      	bne.n	800261c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80025a4:	7dfb      	ldrb	r3, [r7, #23]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d138      	bne.n	800261c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	699b      	ldr	r3, [r3, #24]
 80025b0:	f003 0304 	and.w	r3, r3, #4
 80025b4:	2b04      	cmp	r3, #4
 80025b6:	d105      	bne.n	80025c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d001      	beq.n	80025c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80025c0:	2300      	movs	r3, #0
 80025c2:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	699b      	ldr	r3, [r3, #24]
 80025ca:	f003 0310 	and.w	r3, r3, #16
 80025ce:	2b10      	cmp	r3, #16
 80025d0:	d121      	bne.n	8002616 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	2210      	movs	r2, #16
 80025d8:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	2204      	movs	r2, #4
 80025de:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2220      	movs	r2, #32
 80025e6:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	6859      	ldr	r1, [r3, #4]
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	4b24      	ldr	r3, [pc, #144]	@ (8002684 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80025f4:	400b      	ands	r3, r1
 80025f6:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2220      	movs	r2, #32
 80025fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2200      	movs	r2, #0
 8002604:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2200      	movs	r2, #0
 800260c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	75fb      	strb	r3, [r7, #23]
 8002614:	e002      	b.n	800261c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2200      	movs	r2, #0
 800261a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800261c:	f7ff f80e 	bl	800163c <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	68ba      	ldr	r2, [r7, #8]
 8002628:	429a      	cmp	r2, r3
 800262a:	d302      	bcc.n	8002632 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d119      	bne.n	8002666 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8002632:	7dfb      	ldrb	r3, [r7, #23]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d116      	bne.n	8002666 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	699b      	ldr	r3, [r3, #24]
 800263e:	f003 0304 	and.w	r3, r3, #4
 8002642:	2b04      	cmp	r3, #4
 8002644:	d00f      	beq.n	8002666 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800264a:	f043 0220 	orr.w	r2, r3, #32
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	2220      	movs	r2, #32
 8002656:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	2200      	movs	r2, #0
 800265e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	699b      	ldr	r3, [r3, #24]
 800266c:	f003 0304 	and.w	r3, r3, #4
 8002670:	2b04      	cmp	r3, #4
 8002672:	d002      	beq.n	800267a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8002674:	7dfb      	ldrb	r3, [r7, #23]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d083      	beq.n	8002582 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800267a:	7dfb      	ldrb	r3, [r7, #23]
}
 800267c:	4618      	mov	r0, r3
 800267e:	3718      	adds	r7, #24
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}
 8002684:	fe00e800 	.word	0xfe00e800

08002688 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b08a      	sub	sp, #40	@ 0x28
 800268c:	af00      	add	r7, sp, #0
 800268e:	60f8      	str	r0, [r7, #12]
 8002690:	60b9      	str	r1, [r7, #8]
 8002692:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002694:	2300      	movs	r3, #0
 8002696:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	699b      	ldr	r3, [r3, #24]
 80026a0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80026a2:	2300      	movs	r3, #0
 80026a4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80026aa:	69bb      	ldr	r3, [r7, #24]
 80026ac:	f003 0310 	and.w	r3, r3, #16
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d068      	beq.n	8002786 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2210      	movs	r2, #16
 80026ba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80026bc:	e049      	b.n	8002752 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026c4:	d045      	beq.n	8002752 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80026c6:	f7fe ffb9 	bl	800163c <HAL_GetTick>
 80026ca:	4602      	mov	r2, r0
 80026cc:	69fb      	ldr	r3, [r7, #28]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	68ba      	ldr	r2, [r7, #8]
 80026d2:	429a      	cmp	r2, r3
 80026d4:	d302      	bcc.n	80026dc <I2C_IsErrorOccurred+0x54>
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d13a      	bne.n	8002752 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026e6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80026ee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	699b      	ldr	r3, [r3, #24]
 80026f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80026fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80026fe:	d121      	bne.n	8002744 <I2C_IsErrorOccurred+0xbc>
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002706:	d01d      	beq.n	8002744 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002708:	7cfb      	ldrb	r3, [r7, #19]
 800270a:	2b20      	cmp	r3, #32
 800270c:	d01a      	beq.n	8002744 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	685a      	ldr	r2, [r3, #4]
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800271c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800271e:	f7fe ff8d 	bl	800163c <HAL_GetTick>
 8002722:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002724:	e00e      	b.n	8002744 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002726:	f7fe ff89 	bl	800163c <HAL_GetTick>
 800272a:	4602      	mov	r2, r0
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	1ad3      	subs	r3, r2, r3
 8002730:	2b19      	cmp	r3, #25
 8002732:	d907      	bls.n	8002744 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002734:	6a3b      	ldr	r3, [r7, #32]
 8002736:	f043 0320 	orr.w	r3, r3, #32
 800273a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002742:	e006      	b.n	8002752 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	699b      	ldr	r3, [r3, #24]
 800274a:	f003 0320 	and.w	r3, r3, #32
 800274e:	2b20      	cmp	r3, #32
 8002750:	d1e9      	bne.n	8002726 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	f003 0320 	and.w	r3, r3, #32
 800275c:	2b20      	cmp	r3, #32
 800275e:	d003      	beq.n	8002768 <I2C_IsErrorOccurred+0xe0>
 8002760:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002764:	2b00      	cmp	r3, #0
 8002766:	d0aa      	beq.n	80026be <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002768:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800276c:	2b00      	cmp	r3, #0
 800276e:	d103      	bne.n	8002778 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	2220      	movs	r2, #32
 8002776:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002778:	6a3b      	ldr	r3, [r7, #32]
 800277a:	f043 0304 	orr.w	r3, r3, #4
 800277e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	699b      	ldr	r3, [r3, #24]
 800278c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800278e:	69bb      	ldr	r3, [r7, #24]
 8002790:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002794:	2b00      	cmp	r3, #0
 8002796:	d00b      	beq.n	80027b0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002798:	6a3b      	ldr	r3, [r7, #32]
 800279a:	f043 0301 	orr.w	r3, r3, #1
 800279e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80027a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80027b0:	69bb      	ldr	r3, [r7, #24]
 80027b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d00b      	beq.n	80027d2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80027ba:	6a3b      	ldr	r3, [r7, #32]
 80027bc:	f043 0308 	orr.w	r3, r3, #8
 80027c0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80027ca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d00b      	beq.n	80027f4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80027dc:	6a3b      	ldr	r3, [r7, #32]
 80027de:	f043 0302 	orr.w	r3, r3, #2
 80027e2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80027ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80027f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d01c      	beq.n	8002836 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80027fc:	68f8      	ldr	r0, [r7, #12]
 80027fe:	f7ff fdaf 	bl	8002360 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	6859      	ldr	r1, [r3, #4]
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	4b0d      	ldr	r3, [pc, #52]	@ (8002844 <I2C_IsErrorOccurred+0x1bc>)
 800280e:	400b      	ands	r3, r1
 8002810:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002816:	6a3b      	ldr	r3, [r7, #32]
 8002818:	431a      	orrs	r2, r3
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2220      	movs	r2, #32
 8002822:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	2200      	movs	r2, #0
 800282a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	2200      	movs	r2, #0
 8002832:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002836:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800283a:	4618      	mov	r0, r3
 800283c:	3728      	adds	r7, #40	@ 0x28
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	fe00e800 	.word	0xfe00e800

08002848 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002848:	b480      	push	{r7}
 800284a:	b087      	sub	sp, #28
 800284c:	af00      	add	r7, sp, #0
 800284e:	60f8      	str	r0, [r7, #12]
 8002850:	607b      	str	r3, [r7, #4]
 8002852:	460b      	mov	r3, r1
 8002854:	817b      	strh	r3, [r7, #10]
 8002856:	4613      	mov	r3, r2
 8002858:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800285a:	897b      	ldrh	r3, [r7, #10]
 800285c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002860:	7a7b      	ldrb	r3, [r7, #9]
 8002862:	041b      	lsls	r3, r3, #16
 8002864:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002868:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800286e:	6a3b      	ldr	r3, [r7, #32]
 8002870:	4313      	orrs	r3, r2
 8002872:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002876:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	685a      	ldr	r2, [r3, #4]
 800287e:	6a3b      	ldr	r3, [r7, #32]
 8002880:	0d5b      	lsrs	r3, r3, #21
 8002882:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002886:	4b08      	ldr	r3, [pc, #32]	@ (80028a8 <I2C_TransferConfig+0x60>)
 8002888:	430b      	orrs	r3, r1
 800288a:	43db      	mvns	r3, r3
 800288c:	ea02 0103 	and.w	r1, r2, r3
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	697a      	ldr	r2, [r7, #20]
 8002896:	430a      	orrs	r2, r1
 8002898:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800289a:	bf00      	nop
 800289c:	371c      	adds	r7, #28
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	03ff63ff 	.word	0x03ff63ff

080028ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b083      	sub	sp, #12
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
 80028b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	2b20      	cmp	r3, #32
 80028c0:	d138      	bne.n	8002934 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d101      	bne.n	80028d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80028cc:	2302      	movs	r3, #2
 80028ce:	e032      	b.n	8002936 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2201      	movs	r2, #1
 80028d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2224      	movs	r2, #36	@ 0x24
 80028dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f022 0201 	bic.w	r2, r2, #1
 80028ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80028fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	6819      	ldr	r1, [r3, #0]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	683a      	ldr	r2, [r7, #0]
 800290c:	430a      	orrs	r2, r1
 800290e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f042 0201 	orr.w	r2, r2, #1
 800291e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2220      	movs	r2, #32
 8002924:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2200      	movs	r2, #0
 800292c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002930:	2300      	movs	r3, #0
 8002932:	e000      	b.n	8002936 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002934:	2302      	movs	r3, #2
  }
}
 8002936:	4618      	mov	r0, r3
 8002938:	370c      	adds	r7, #12
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr

08002942 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002942:	b480      	push	{r7}
 8002944:	b085      	sub	sp, #20
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
 800294a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002952:	b2db      	uxtb	r3, r3
 8002954:	2b20      	cmp	r3, #32
 8002956:	d139      	bne.n	80029cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800295e:	2b01      	cmp	r3, #1
 8002960:	d101      	bne.n	8002966 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002962:	2302      	movs	r3, #2
 8002964:	e033      	b.n	80029ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2201      	movs	r2, #1
 800296a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2224      	movs	r2, #36	@ 0x24
 8002972:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f022 0201 	bic.w	r2, r2, #1
 8002984:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002994:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	021b      	lsls	r3, r3, #8
 800299a:	68fa      	ldr	r2, [r7, #12]
 800299c:	4313      	orrs	r3, r2
 800299e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68fa      	ldr	r2, [r7, #12]
 80029a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f042 0201 	orr.w	r2, r2, #1
 80029b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2220      	movs	r2, #32
 80029bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2200      	movs	r2, #0
 80029c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80029c8:	2300      	movs	r3, #0
 80029ca:	e000      	b.n	80029ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80029cc:	2302      	movs	r3, #2
  }
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3714      	adds	r7, #20
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
	...

080029dc <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	460b      	mov	r3, r1
 80029e6:	70fb      	strb	r3, [r7, #3]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(Regulator);

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 80029e8:	4b09      	ldr	r3, [pc, #36]	@ (8002a10 <HAL_PWR_EnterSLEEPMode+0x34>)
 80029ea:	691b      	ldr	r3, [r3, #16]
 80029ec:	4a08      	ldr	r2, [pc, #32]	@ (8002a10 <HAL_PWR_EnterSLEEPMode+0x34>)
 80029ee:	f023 0304 	bic.w	r3, r3, #4
 80029f2:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80029f4:	78fb      	ldrb	r3, [r7, #3]
 80029f6:	2b01      	cmp	r3, #1
 80029f8:	d101      	bne.n	80029fe <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80029fa:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 80029fc:	e002      	b.n	8002a04 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 80029fe:	bf40      	sev
    __WFE();
 8002a00:	bf20      	wfe
    __WFE();
 8002a02:	bf20      	wfe
}
 8002a04:	bf00      	nop
 8002a06:	370c      	adds	r7, #12
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr
 8002a10:	e000ed00 	.word	0xe000ed00

08002a14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8002a1a:	af00      	add	r7, sp, #0
 8002a1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a20:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a24:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a2a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d102      	bne.n	8002a3a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	f001 b823 	b.w	8003a80 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a3e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 0301 	and.w	r3, r3, #1
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	f000 817d 	beq.w	8002d4a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002a50:	4bbc      	ldr	r3, [pc, #752]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f003 030c 	and.w	r3, r3, #12
 8002a58:	2b04      	cmp	r3, #4
 8002a5a:	d00c      	beq.n	8002a76 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a5c:	4bb9      	ldr	r3, [pc, #740]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f003 030c 	and.w	r3, r3, #12
 8002a64:	2b08      	cmp	r3, #8
 8002a66:	d15c      	bne.n	8002b22 <HAL_RCC_OscConfig+0x10e>
 8002a68:	4bb6      	ldr	r3, [pc, #728]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a74:	d155      	bne.n	8002b22 <HAL_RCC_OscConfig+0x10e>
 8002a76:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a7a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a7e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002a82:	fa93 f3a3 	rbit	r3, r3
 8002a86:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002a8a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a8e:	fab3 f383 	clz	r3, r3
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	095b      	lsrs	r3, r3, #5
 8002a96:	b2db      	uxtb	r3, r3
 8002a98:	f043 0301 	orr.w	r3, r3, #1
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d102      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x94>
 8002aa2:	4ba8      	ldr	r3, [pc, #672]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	e015      	b.n	8002ad4 <HAL_RCC_OscConfig+0xc0>
 8002aa8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002aac:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab0:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002ab4:	fa93 f3a3 	rbit	r3, r3
 8002ab8:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002abc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002ac0:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002ac4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8002ac8:	fa93 f3a3 	rbit	r3, r3
 8002acc:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8002ad0:	4b9c      	ldr	r3, [pc, #624]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ad4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002ad8:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8002adc:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002ae0:	fa92 f2a2 	rbit	r2, r2
 8002ae4:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8002ae8:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8002aec:	fab2 f282 	clz	r2, r2
 8002af0:	b2d2      	uxtb	r2, r2
 8002af2:	f042 0220 	orr.w	r2, r2, #32
 8002af6:	b2d2      	uxtb	r2, r2
 8002af8:	f002 021f 	and.w	r2, r2, #31
 8002afc:	2101      	movs	r1, #1
 8002afe:	fa01 f202 	lsl.w	r2, r1, r2
 8002b02:	4013      	ands	r3, r2
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	f000 811f 	beq.w	8002d48 <HAL_RCC_OscConfig+0x334>
 8002b0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b0e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	f040 8116 	bne.w	8002d48 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	f000 bfaf 	b.w	8003a80 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b26:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b32:	d106      	bne.n	8002b42 <HAL_RCC_OscConfig+0x12e>
 8002b34:	4b83      	ldr	r3, [pc, #524]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a82      	ldr	r2, [pc, #520]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002b3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b3e:	6013      	str	r3, [r2, #0]
 8002b40:	e036      	b.n	8002bb0 <HAL_RCC_OscConfig+0x19c>
 8002b42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b46:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d10c      	bne.n	8002b6c <HAL_RCC_OscConfig+0x158>
 8002b52:	4b7c      	ldr	r3, [pc, #496]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a7b      	ldr	r2, [pc, #492]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002b58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b5c:	6013      	str	r3, [r2, #0]
 8002b5e:	4b79      	ldr	r3, [pc, #484]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a78      	ldr	r2, [pc, #480]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002b64:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b68:	6013      	str	r3, [r2, #0]
 8002b6a:	e021      	b.n	8002bb0 <HAL_RCC_OscConfig+0x19c>
 8002b6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b70:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b7c:	d10c      	bne.n	8002b98 <HAL_RCC_OscConfig+0x184>
 8002b7e:	4b71      	ldr	r3, [pc, #452]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a70      	ldr	r2, [pc, #448]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002b84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b88:	6013      	str	r3, [r2, #0]
 8002b8a:	4b6e      	ldr	r3, [pc, #440]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a6d      	ldr	r2, [pc, #436]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002b90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b94:	6013      	str	r3, [r2, #0]
 8002b96:	e00b      	b.n	8002bb0 <HAL_RCC_OscConfig+0x19c>
 8002b98:	4b6a      	ldr	r3, [pc, #424]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a69      	ldr	r2, [pc, #420]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002b9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ba2:	6013      	str	r3, [r2, #0]
 8002ba4:	4b67      	ldr	r3, [pc, #412]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a66      	ldr	r2, [pc, #408]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002baa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bae:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002bb0:	4b64      	ldr	r3, [pc, #400]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bb4:	f023 020f 	bic.w	r2, r3, #15
 8002bb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bbc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	495f      	ldr	r1, [pc, #380]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d059      	beq.n	8002c8e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bda:	f7fe fd2f 	bl	800163c <HAL_GetTick>
 8002bde:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002be2:	e00a      	b.n	8002bfa <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002be4:	f7fe fd2a 	bl	800163c <HAL_GetTick>
 8002be8:	4602      	mov	r2, r0
 8002bea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	2b64      	cmp	r3, #100	@ 0x64
 8002bf2:	d902      	bls.n	8002bfa <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002bf4:	2303      	movs	r3, #3
 8002bf6:	f000 bf43 	b.w	8003a80 <HAL_RCC_OscConfig+0x106c>
 8002bfa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002bfe:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c02:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002c06:	fa93 f3a3 	rbit	r3, r3
 8002c0a:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8002c0e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c12:	fab3 f383 	clz	r3, r3
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	095b      	lsrs	r3, r3, #5
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	f043 0301 	orr.w	r3, r3, #1
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	2b01      	cmp	r3, #1
 8002c24:	d102      	bne.n	8002c2c <HAL_RCC_OscConfig+0x218>
 8002c26:	4b47      	ldr	r3, [pc, #284]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	e015      	b.n	8002c58 <HAL_RCC_OscConfig+0x244>
 8002c2c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c30:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c34:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8002c38:	fa93 f3a3 	rbit	r3, r3
 8002c3c:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002c40:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c44:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002c48:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002c4c:	fa93 f3a3 	rbit	r3, r3
 8002c50:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002c54:	4b3b      	ldr	r3, [pc, #236]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c58:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002c5c:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002c60:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002c64:	fa92 f2a2 	rbit	r2, r2
 8002c68:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002c6c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002c70:	fab2 f282 	clz	r2, r2
 8002c74:	b2d2      	uxtb	r2, r2
 8002c76:	f042 0220 	orr.w	r2, r2, #32
 8002c7a:	b2d2      	uxtb	r2, r2
 8002c7c:	f002 021f 	and.w	r2, r2, #31
 8002c80:	2101      	movs	r1, #1
 8002c82:	fa01 f202 	lsl.w	r2, r1, r2
 8002c86:	4013      	ands	r3, r2
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d0ab      	beq.n	8002be4 <HAL_RCC_OscConfig+0x1d0>
 8002c8c:	e05d      	b.n	8002d4a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c8e:	f7fe fcd5 	bl	800163c <HAL_GetTick>
 8002c92:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c96:	e00a      	b.n	8002cae <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c98:	f7fe fcd0 	bl	800163c <HAL_GetTick>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	2b64      	cmp	r3, #100	@ 0x64
 8002ca6:	d902      	bls.n	8002cae <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	f000 bee9 	b.w	8003a80 <HAL_RCC_OscConfig+0x106c>
 8002cae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002cb2:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cb6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8002cba:	fa93 f3a3 	rbit	r3, r3
 8002cbe:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002cc2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cc6:	fab3 f383 	clz	r3, r3
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	095b      	lsrs	r3, r3, #5
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	f043 0301 	orr.w	r3, r3, #1
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d102      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x2cc>
 8002cda:	4b1a      	ldr	r3, [pc, #104]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	e015      	b.n	8002d0c <HAL_RCC_OscConfig+0x2f8>
 8002ce0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002ce4:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce8:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002cec:	fa93 f3a3 	rbit	r3, r3
 8002cf0:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002cf4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002cf8:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002cfc:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002d00:	fa93 f3a3 	rbit	r3, r3
 8002d04:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002d08:	4b0e      	ldr	r3, [pc, #56]	@ (8002d44 <HAL_RCC_OscConfig+0x330>)
 8002d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d0c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002d10:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8002d14:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002d18:	fa92 f2a2 	rbit	r2, r2
 8002d1c:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8002d20:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8002d24:	fab2 f282 	clz	r2, r2
 8002d28:	b2d2      	uxtb	r2, r2
 8002d2a:	f042 0220 	orr.w	r2, r2, #32
 8002d2e:	b2d2      	uxtb	r2, r2
 8002d30:	f002 021f 	and.w	r2, r2, #31
 8002d34:	2101      	movs	r1, #1
 8002d36:	fa01 f202 	lsl.w	r2, r1, r2
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d1ab      	bne.n	8002c98 <HAL_RCC_OscConfig+0x284>
 8002d40:	e003      	b.n	8002d4a <HAL_RCC_OscConfig+0x336>
 8002d42:	bf00      	nop
 8002d44:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d4e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 0302 	and.w	r3, r3, #2
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	f000 817d 	beq.w	800305a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002d60:	4ba6      	ldr	r3, [pc, #664]	@ (8002ffc <HAL_RCC_OscConfig+0x5e8>)
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	f003 030c 	and.w	r3, r3, #12
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d00b      	beq.n	8002d84 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002d6c:	4ba3      	ldr	r3, [pc, #652]	@ (8002ffc <HAL_RCC_OscConfig+0x5e8>)
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	f003 030c 	and.w	r3, r3, #12
 8002d74:	2b08      	cmp	r3, #8
 8002d76:	d172      	bne.n	8002e5e <HAL_RCC_OscConfig+0x44a>
 8002d78:	4ba0      	ldr	r3, [pc, #640]	@ (8002ffc <HAL_RCC_OscConfig+0x5e8>)
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d16c      	bne.n	8002e5e <HAL_RCC_OscConfig+0x44a>
 8002d84:	2302      	movs	r3, #2
 8002d86:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d8a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002d8e:	fa93 f3a3 	rbit	r3, r3
 8002d92:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8002d96:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d9a:	fab3 f383 	clz	r3, r3
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	095b      	lsrs	r3, r3, #5
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	f043 0301 	orr.w	r3, r3, #1
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d102      	bne.n	8002db4 <HAL_RCC_OscConfig+0x3a0>
 8002dae:	4b93      	ldr	r3, [pc, #588]	@ (8002ffc <HAL_RCC_OscConfig+0x5e8>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	e013      	b.n	8002ddc <HAL_RCC_OscConfig+0x3c8>
 8002db4:	2302      	movs	r3, #2
 8002db6:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dba:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002dbe:	fa93 f3a3 	rbit	r3, r3
 8002dc2:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002dc6:	2302      	movs	r3, #2
 8002dc8:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002dcc:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002dd0:	fa93 f3a3 	rbit	r3, r3
 8002dd4:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002dd8:	4b88      	ldr	r3, [pc, #544]	@ (8002ffc <HAL_RCC_OscConfig+0x5e8>)
 8002dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ddc:	2202      	movs	r2, #2
 8002dde:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002de2:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002de6:	fa92 f2a2 	rbit	r2, r2
 8002dea:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8002dee:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002df2:	fab2 f282 	clz	r2, r2
 8002df6:	b2d2      	uxtb	r2, r2
 8002df8:	f042 0220 	orr.w	r2, r2, #32
 8002dfc:	b2d2      	uxtb	r2, r2
 8002dfe:	f002 021f 	and.w	r2, r2, #31
 8002e02:	2101      	movs	r1, #1
 8002e04:	fa01 f202 	lsl.w	r2, r1, r2
 8002e08:	4013      	ands	r3, r2
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d00a      	beq.n	8002e24 <HAL_RCC_OscConfig+0x410>
 8002e0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e12:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	691b      	ldr	r3, [r3, #16]
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d002      	beq.n	8002e24 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	f000 be2e 	b.w	8003a80 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e24:	4b75      	ldr	r3, [pc, #468]	@ (8002ffc <HAL_RCC_OscConfig+0x5e8>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e30:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	695b      	ldr	r3, [r3, #20]
 8002e38:	21f8      	movs	r1, #248	@ 0xf8
 8002e3a:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e3e:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002e42:	fa91 f1a1 	rbit	r1, r1
 8002e46:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8002e4a:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8002e4e:	fab1 f181 	clz	r1, r1
 8002e52:	b2c9      	uxtb	r1, r1
 8002e54:	408b      	lsls	r3, r1
 8002e56:	4969      	ldr	r1, [pc, #420]	@ (8002ffc <HAL_RCC_OscConfig+0x5e8>)
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e5c:	e0fd      	b.n	800305a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e62:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	691b      	ldr	r3, [r3, #16]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	f000 8088 	beq.w	8002f80 <HAL_RCC_OscConfig+0x56c>
 8002e70:	2301      	movs	r3, #1
 8002e72:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e76:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002e7a:	fa93 f3a3 	rbit	r3, r3
 8002e7e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002e82:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e86:	fab3 f383 	clz	r3, r3
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002e90:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	461a      	mov	r2, r3
 8002e98:	2301      	movs	r3, #1
 8002e9a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e9c:	f7fe fbce 	bl	800163c <HAL_GetTick>
 8002ea0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ea4:	e00a      	b.n	8002ebc <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ea6:	f7fe fbc9 	bl	800163c <HAL_GetTick>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d902      	bls.n	8002ebc <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	f000 bde2 	b.w	8003a80 <HAL_RCC_OscConfig+0x106c>
 8002ebc:	2302      	movs	r3, #2
 8002ebe:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ec2:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002ec6:	fa93 f3a3 	rbit	r3, r3
 8002eca:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002ece:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ed2:	fab3 f383 	clz	r3, r3
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	095b      	lsrs	r3, r3, #5
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	f043 0301 	orr.w	r3, r3, #1
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d102      	bne.n	8002eec <HAL_RCC_OscConfig+0x4d8>
 8002ee6:	4b45      	ldr	r3, [pc, #276]	@ (8002ffc <HAL_RCC_OscConfig+0x5e8>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	e013      	b.n	8002f14 <HAL_RCC_OscConfig+0x500>
 8002eec:	2302      	movs	r3, #2
 8002eee:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ef2:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002ef6:	fa93 f3a3 	rbit	r3, r3
 8002efa:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002efe:	2302      	movs	r3, #2
 8002f00:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002f04:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002f08:	fa93 f3a3 	rbit	r3, r3
 8002f0c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002f10:	4b3a      	ldr	r3, [pc, #232]	@ (8002ffc <HAL_RCC_OscConfig+0x5e8>)
 8002f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f14:	2202      	movs	r2, #2
 8002f16:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8002f1a:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002f1e:	fa92 f2a2 	rbit	r2, r2
 8002f22:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8002f26:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8002f2a:	fab2 f282 	clz	r2, r2
 8002f2e:	b2d2      	uxtb	r2, r2
 8002f30:	f042 0220 	orr.w	r2, r2, #32
 8002f34:	b2d2      	uxtb	r2, r2
 8002f36:	f002 021f 	and.w	r2, r2, #31
 8002f3a:	2101      	movs	r1, #1
 8002f3c:	fa01 f202 	lsl.w	r2, r1, r2
 8002f40:	4013      	ands	r3, r2
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d0af      	beq.n	8002ea6 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f46:	4b2d      	ldr	r3, [pc, #180]	@ (8002ffc <HAL_RCC_OscConfig+0x5e8>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f52:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	21f8      	movs	r1, #248	@ 0xf8
 8002f5c:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f60:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002f64:	fa91 f1a1 	rbit	r1, r1
 8002f68:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002f6c:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002f70:	fab1 f181 	clz	r1, r1
 8002f74:	b2c9      	uxtb	r1, r1
 8002f76:	408b      	lsls	r3, r1
 8002f78:	4920      	ldr	r1, [pc, #128]	@ (8002ffc <HAL_RCC_OscConfig+0x5e8>)
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	600b      	str	r3, [r1, #0]
 8002f7e:	e06c      	b.n	800305a <HAL_RCC_OscConfig+0x646>
 8002f80:	2301      	movs	r3, #1
 8002f82:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f86:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002f8a:	fa93 f3a3 	rbit	r3, r3
 8002f8e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002f92:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f96:	fab3 f383 	clz	r3, r3
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002fa0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	461a      	mov	r2, r3
 8002fa8:	2300      	movs	r3, #0
 8002faa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fac:	f7fe fb46 	bl	800163c <HAL_GetTick>
 8002fb0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fb4:	e00a      	b.n	8002fcc <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002fb6:	f7fe fb41 	bl	800163c <HAL_GetTick>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	2b02      	cmp	r3, #2
 8002fc4:	d902      	bls.n	8002fcc <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	f000 bd5a 	b.w	8003a80 <HAL_RCC_OscConfig+0x106c>
 8002fcc:	2302      	movs	r3, #2
 8002fce:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002fd6:	fa93 f3a3 	rbit	r3, r3
 8002fda:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8002fde:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fe2:	fab3 f383 	clz	r3, r3
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	095b      	lsrs	r3, r3, #5
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	f043 0301 	orr.w	r3, r3, #1
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	d104      	bne.n	8003000 <HAL_RCC_OscConfig+0x5ec>
 8002ff6:	4b01      	ldr	r3, [pc, #4]	@ (8002ffc <HAL_RCC_OscConfig+0x5e8>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	e015      	b.n	8003028 <HAL_RCC_OscConfig+0x614>
 8002ffc:	40021000 	.word	0x40021000
 8003000:	2302      	movs	r3, #2
 8003002:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003006:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800300a:	fa93 f3a3 	rbit	r3, r3
 800300e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003012:	2302      	movs	r3, #2
 8003014:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003018:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800301c:	fa93 f3a3 	rbit	r3, r3
 8003020:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8003024:	4bc8      	ldr	r3, [pc, #800]	@ (8003348 <HAL_RCC_OscConfig+0x934>)
 8003026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003028:	2202      	movs	r2, #2
 800302a:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 800302e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003032:	fa92 f2a2 	rbit	r2, r2
 8003036:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 800303a:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800303e:	fab2 f282 	clz	r2, r2
 8003042:	b2d2      	uxtb	r2, r2
 8003044:	f042 0220 	orr.w	r2, r2, #32
 8003048:	b2d2      	uxtb	r2, r2
 800304a:	f002 021f 	and.w	r2, r2, #31
 800304e:	2101      	movs	r1, #1
 8003050:	fa01 f202 	lsl.w	r2, r1, r2
 8003054:	4013      	ands	r3, r2
 8003056:	2b00      	cmp	r3, #0
 8003058:	d1ad      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800305a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800305e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0308 	and.w	r3, r3, #8
 800306a:	2b00      	cmp	r3, #0
 800306c:	f000 8110 	beq.w	8003290 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003070:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003074:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	699b      	ldr	r3, [r3, #24]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d079      	beq.n	8003174 <HAL_RCC_OscConfig+0x760>
 8003080:	2301      	movs	r3, #1
 8003082:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003086:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800308a:	fa93 f3a3 	rbit	r3, r3
 800308e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8003092:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003096:	fab3 f383 	clz	r3, r3
 800309a:	b2db      	uxtb	r3, r3
 800309c:	461a      	mov	r2, r3
 800309e:	4bab      	ldr	r3, [pc, #684]	@ (800334c <HAL_RCC_OscConfig+0x938>)
 80030a0:	4413      	add	r3, r2
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	461a      	mov	r2, r3
 80030a6:	2301      	movs	r3, #1
 80030a8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030aa:	f7fe fac7 	bl	800163c <HAL_GetTick>
 80030ae:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030b2:	e00a      	b.n	80030ca <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030b4:	f7fe fac2 	bl	800163c <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d902      	bls.n	80030ca <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80030c4:	2303      	movs	r3, #3
 80030c6:	f000 bcdb 	b.w	8003a80 <HAL_RCC_OscConfig+0x106c>
 80030ca:	2302      	movs	r3, #2
 80030cc:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80030d4:	fa93 f3a3 	rbit	r3, r3
 80030d8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80030dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030e0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80030e4:	2202      	movs	r2, #2
 80030e6:	601a      	str	r2, [r3, #0]
 80030e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030ec:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	fa93 f2a3 	rbit	r2, r3
 80030f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80030fe:	601a      	str	r2, [r3, #0]
 8003100:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003104:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003108:	2202      	movs	r2, #2
 800310a:	601a      	str	r2, [r3, #0]
 800310c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003110:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	fa93 f2a3 	rbit	r2, r3
 800311a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800311e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003122:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003124:	4b88      	ldr	r3, [pc, #544]	@ (8003348 <HAL_RCC_OscConfig+0x934>)
 8003126:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003128:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800312c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003130:	2102      	movs	r1, #2
 8003132:	6019      	str	r1, [r3, #0]
 8003134:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003138:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	fa93 f1a3 	rbit	r1, r3
 8003142:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003146:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800314a:	6019      	str	r1, [r3, #0]
  return result;
 800314c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003150:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	fab3 f383 	clz	r3, r3
 800315a:	b2db      	uxtb	r3, r3
 800315c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003160:	b2db      	uxtb	r3, r3
 8003162:	f003 031f 	and.w	r3, r3, #31
 8003166:	2101      	movs	r1, #1
 8003168:	fa01 f303 	lsl.w	r3, r1, r3
 800316c:	4013      	ands	r3, r2
 800316e:	2b00      	cmp	r3, #0
 8003170:	d0a0      	beq.n	80030b4 <HAL_RCC_OscConfig+0x6a0>
 8003172:	e08d      	b.n	8003290 <HAL_RCC_OscConfig+0x87c>
 8003174:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003178:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800317c:	2201      	movs	r2, #1
 800317e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003180:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003184:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	fa93 f2a3 	rbit	r2, r3
 800318e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003192:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003196:	601a      	str	r2, [r3, #0]
  return result;
 8003198:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800319c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80031a0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031a2:	fab3 f383 	clz	r3, r3
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	461a      	mov	r2, r3
 80031aa:	4b68      	ldr	r3, [pc, #416]	@ (800334c <HAL_RCC_OscConfig+0x938>)
 80031ac:	4413      	add	r3, r2
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	461a      	mov	r2, r3
 80031b2:	2300      	movs	r3, #0
 80031b4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031b6:	f7fe fa41 	bl	800163c <HAL_GetTick>
 80031ba:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031be:	e00a      	b.n	80031d6 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031c0:	f7fe fa3c 	bl	800163c <HAL_GetTick>
 80031c4:	4602      	mov	r2, r0
 80031c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80031ca:	1ad3      	subs	r3, r2, r3
 80031cc:	2b02      	cmp	r3, #2
 80031ce:	d902      	bls.n	80031d6 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80031d0:	2303      	movs	r3, #3
 80031d2:	f000 bc55 	b.w	8003a80 <HAL_RCC_OscConfig+0x106c>
 80031d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031da:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80031de:	2202      	movs	r2, #2
 80031e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031e6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	fa93 f2a3 	rbit	r2, r3
 80031f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031f4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80031f8:	601a      	str	r2, [r3, #0]
 80031fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031fe:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003202:	2202      	movs	r2, #2
 8003204:	601a      	str	r2, [r3, #0]
 8003206:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800320a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	fa93 f2a3 	rbit	r2, r3
 8003214:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003218:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800321c:	601a      	str	r2, [r3, #0]
 800321e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003222:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003226:	2202      	movs	r2, #2
 8003228:	601a      	str	r2, [r3, #0]
 800322a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800322e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	fa93 f2a3 	rbit	r2, r3
 8003238:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800323c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003240:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003242:	4b41      	ldr	r3, [pc, #260]	@ (8003348 <HAL_RCC_OscConfig+0x934>)
 8003244:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003246:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800324a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800324e:	2102      	movs	r1, #2
 8003250:	6019      	str	r1, [r3, #0]
 8003252:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003256:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	fa93 f1a3 	rbit	r1, r3
 8003260:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003264:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003268:	6019      	str	r1, [r3, #0]
  return result;
 800326a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800326e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	fab3 f383 	clz	r3, r3
 8003278:	b2db      	uxtb	r3, r3
 800327a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800327e:	b2db      	uxtb	r3, r3
 8003280:	f003 031f 	and.w	r3, r3, #31
 8003284:	2101      	movs	r1, #1
 8003286:	fa01 f303 	lsl.w	r3, r1, r3
 800328a:	4013      	ands	r3, r2
 800328c:	2b00      	cmp	r3, #0
 800328e:	d197      	bne.n	80031c0 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003290:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003294:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f003 0304 	and.w	r3, r3, #4
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	f000 81a1 	beq.w	80035e8 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032a6:	2300      	movs	r3, #0
 80032a8:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032ac:	4b26      	ldr	r3, [pc, #152]	@ (8003348 <HAL_RCC_OscConfig+0x934>)
 80032ae:	69db      	ldr	r3, [r3, #28]
 80032b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d116      	bne.n	80032e6 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032b8:	4b23      	ldr	r3, [pc, #140]	@ (8003348 <HAL_RCC_OscConfig+0x934>)
 80032ba:	69db      	ldr	r3, [r3, #28]
 80032bc:	4a22      	ldr	r2, [pc, #136]	@ (8003348 <HAL_RCC_OscConfig+0x934>)
 80032be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032c2:	61d3      	str	r3, [r2, #28]
 80032c4:	4b20      	ldr	r3, [pc, #128]	@ (8003348 <HAL_RCC_OscConfig+0x934>)
 80032c6:	69db      	ldr	r3, [r3, #28]
 80032c8:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80032cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032d0:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80032d4:	601a      	str	r2, [r3, #0]
 80032d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032da:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80032de:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80032e0:	2301      	movs	r3, #1
 80032e2:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032e6:	4b1a      	ldr	r3, [pc, #104]	@ (8003350 <HAL_RCC_OscConfig+0x93c>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d11a      	bne.n	8003328 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032f2:	4b17      	ldr	r3, [pc, #92]	@ (8003350 <HAL_RCC_OscConfig+0x93c>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a16      	ldr	r2, [pc, #88]	@ (8003350 <HAL_RCC_OscConfig+0x93c>)
 80032f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032fc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032fe:	f7fe f99d 	bl	800163c <HAL_GetTick>
 8003302:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003306:	e009      	b.n	800331c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003308:	f7fe f998 	bl	800163c <HAL_GetTick>
 800330c:	4602      	mov	r2, r0
 800330e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003312:	1ad3      	subs	r3, r2, r3
 8003314:	2b64      	cmp	r3, #100	@ 0x64
 8003316:	d901      	bls.n	800331c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8003318:	2303      	movs	r3, #3
 800331a:	e3b1      	b.n	8003a80 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800331c:	4b0c      	ldr	r3, [pc, #48]	@ (8003350 <HAL_RCC_OscConfig+0x93c>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003324:	2b00      	cmp	r3, #0
 8003326:	d0ef      	beq.n	8003308 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003328:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800332c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	2b01      	cmp	r3, #1
 8003336:	d10d      	bne.n	8003354 <HAL_RCC_OscConfig+0x940>
 8003338:	4b03      	ldr	r3, [pc, #12]	@ (8003348 <HAL_RCC_OscConfig+0x934>)
 800333a:	6a1b      	ldr	r3, [r3, #32]
 800333c:	4a02      	ldr	r2, [pc, #8]	@ (8003348 <HAL_RCC_OscConfig+0x934>)
 800333e:	f043 0301 	orr.w	r3, r3, #1
 8003342:	6213      	str	r3, [r2, #32]
 8003344:	e03c      	b.n	80033c0 <HAL_RCC_OscConfig+0x9ac>
 8003346:	bf00      	nop
 8003348:	40021000 	.word	0x40021000
 800334c:	10908120 	.word	0x10908120
 8003350:	40007000 	.word	0x40007000
 8003354:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003358:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d10c      	bne.n	800337e <HAL_RCC_OscConfig+0x96a>
 8003364:	4bc1      	ldr	r3, [pc, #772]	@ (800366c <HAL_RCC_OscConfig+0xc58>)
 8003366:	6a1b      	ldr	r3, [r3, #32]
 8003368:	4ac0      	ldr	r2, [pc, #768]	@ (800366c <HAL_RCC_OscConfig+0xc58>)
 800336a:	f023 0301 	bic.w	r3, r3, #1
 800336e:	6213      	str	r3, [r2, #32]
 8003370:	4bbe      	ldr	r3, [pc, #760]	@ (800366c <HAL_RCC_OscConfig+0xc58>)
 8003372:	6a1b      	ldr	r3, [r3, #32]
 8003374:	4abd      	ldr	r2, [pc, #756]	@ (800366c <HAL_RCC_OscConfig+0xc58>)
 8003376:	f023 0304 	bic.w	r3, r3, #4
 800337a:	6213      	str	r3, [r2, #32]
 800337c:	e020      	b.n	80033c0 <HAL_RCC_OscConfig+0x9ac>
 800337e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003382:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	2b05      	cmp	r3, #5
 800338c:	d10c      	bne.n	80033a8 <HAL_RCC_OscConfig+0x994>
 800338e:	4bb7      	ldr	r3, [pc, #732]	@ (800366c <HAL_RCC_OscConfig+0xc58>)
 8003390:	6a1b      	ldr	r3, [r3, #32]
 8003392:	4ab6      	ldr	r2, [pc, #728]	@ (800366c <HAL_RCC_OscConfig+0xc58>)
 8003394:	f043 0304 	orr.w	r3, r3, #4
 8003398:	6213      	str	r3, [r2, #32]
 800339a:	4bb4      	ldr	r3, [pc, #720]	@ (800366c <HAL_RCC_OscConfig+0xc58>)
 800339c:	6a1b      	ldr	r3, [r3, #32]
 800339e:	4ab3      	ldr	r2, [pc, #716]	@ (800366c <HAL_RCC_OscConfig+0xc58>)
 80033a0:	f043 0301 	orr.w	r3, r3, #1
 80033a4:	6213      	str	r3, [r2, #32]
 80033a6:	e00b      	b.n	80033c0 <HAL_RCC_OscConfig+0x9ac>
 80033a8:	4bb0      	ldr	r3, [pc, #704]	@ (800366c <HAL_RCC_OscConfig+0xc58>)
 80033aa:	6a1b      	ldr	r3, [r3, #32]
 80033ac:	4aaf      	ldr	r2, [pc, #700]	@ (800366c <HAL_RCC_OscConfig+0xc58>)
 80033ae:	f023 0301 	bic.w	r3, r3, #1
 80033b2:	6213      	str	r3, [r2, #32]
 80033b4:	4bad      	ldr	r3, [pc, #692]	@ (800366c <HAL_RCC_OscConfig+0xc58>)
 80033b6:	6a1b      	ldr	r3, [r3, #32]
 80033b8:	4aac      	ldr	r2, [pc, #688]	@ (800366c <HAL_RCC_OscConfig+0xc58>)
 80033ba:	f023 0304 	bic.w	r3, r3, #4
 80033be:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80033c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033c4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	f000 8081 	beq.w	80034d4 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033d2:	f7fe f933 	bl	800163c <HAL_GetTick>
 80033d6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033da:	e00b      	b.n	80033f4 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033dc:	f7fe f92e 	bl	800163c <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80033e6:	1ad3      	subs	r3, r2, r3
 80033e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d901      	bls.n	80033f4 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80033f0:	2303      	movs	r3, #3
 80033f2:	e345      	b.n	8003a80 <HAL_RCC_OscConfig+0x106c>
 80033f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033f8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80033fc:	2202      	movs	r2, #2
 80033fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003400:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003404:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	fa93 f2a3 	rbit	r2, r3
 800340e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003412:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003416:	601a      	str	r2, [r3, #0]
 8003418:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800341c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003420:	2202      	movs	r2, #2
 8003422:	601a      	str	r2, [r3, #0]
 8003424:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003428:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	fa93 f2a3 	rbit	r2, r3
 8003432:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003436:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800343a:	601a      	str	r2, [r3, #0]
  return result;
 800343c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003440:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003444:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003446:	fab3 f383 	clz	r3, r3
 800344a:	b2db      	uxtb	r3, r3
 800344c:	095b      	lsrs	r3, r3, #5
 800344e:	b2db      	uxtb	r3, r3
 8003450:	f043 0302 	orr.w	r3, r3, #2
 8003454:	b2db      	uxtb	r3, r3
 8003456:	2b02      	cmp	r3, #2
 8003458:	d102      	bne.n	8003460 <HAL_RCC_OscConfig+0xa4c>
 800345a:	4b84      	ldr	r3, [pc, #528]	@ (800366c <HAL_RCC_OscConfig+0xc58>)
 800345c:	6a1b      	ldr	r3, [r3, #32]
 800345e:	e013      	b.n	8003488 <HAL_RCC_OscConfig+0xa74>
 8003460:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003464:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003468:	2202      	movs	r2, #2
 800346a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800346c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003470:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	fa93 f2a3 	rbit	r2, r3
 800347a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800347e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003482:	601a      	str	r2, [r3, #0]
 8003484:	4b79      	ldr	r3, [pc, #484]	@ (800366c <HAL_RCC_OscConfig+0xc58>)
 8003486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003488:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800348c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003490:	2102      	movs	r1, #2
 8003492:	6011      	str	r1, [r2, #0]
 8003494:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003498:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800349c:	6812      	ldr	r2, [r2, #0]
 800349e:	fa92 f1a2 	rbit	r1, r2
 80034a2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80034a6:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80034aa:	6011      	str	r1, [r2, #0]
  return result;
 80034ac:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80034b0:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80034b4:	6812      	ldr	r2, [r2, #0]
 80034b6:	fab2 f282 	clz	r2, r2
 80034ba:	b2d2      	uxtb	r2, r2
 80034bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80034c0:	b2d2      	uxtb	r2, r2
 80034c2:	f002 021f 	and.w	r2, r2, #31
 80034c6:	2101      	movs	r1, #1
 80034c8:	fa01 f202 	lsl.w	r2, r1, r2
 80034cc:	4013      	ands	r3, r2
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d084      	beq.n	80033dc <HAL_RCC_OscConfig+0x9c8>
 80034d2:	e07f      	b.n	80035d4 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034d4:	f7fe f8b2 	bl	800163c <HAL_GetTick>
 80034d8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034dc:	e00b      	b.n	80034f6 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034de:	f7fe f8ad 	bl	800163c <HAL_GetTick>
 80034e2:	4602      	mov	r2, r0
 80034e4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d901      	bls.n	80034f6 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e2c4      	b.n	8003a80 <HAL_RCC_OscConfig+0x106c>
 80034f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034fa:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80034fe:	2202      	movs	r2, #2
 8003500:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003502:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003506:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	fa93 f2a3 	rbit	r2, r3
 8003510:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003514:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003518:	601a      	str	r2, [r3, #0]
 800351a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800351e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003522:	2202      	movs	r2, #2
 8003524:	601a      	str	r2, [r3, #0]
 8003526:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800352a:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	fa93 f2a3 	rbit	r2, r3
 8003534:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003538:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800353c:	601a      	str	r2, [r3, #0]
  return result;
 800353e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003542:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003546:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003548:	fab3 f383 	clz	r3, r3
 800354c:	b2db      	uxtb	r3, r3
 800354e:	095b      	lsrs	r3, r3, #5
 8003550:	b2db      	uxtb	r3, r3
 8003552:	f043 0302 	orr.w	r3, r3, #2
 8003556:	b2db      	uxtb	r3, r3
 8003558:	2b02      	cmp	r3, #2
 800355a:	d102      	bne.n	8003562 <HAL_RCC_OscConfig+0xb4e>
 800355c:	4b43      	ldr	r3, [pc, #268]	@ (800366c <HAL_RCC_OscConfig+0xc58>)
 800355e:	6a1b      	ldr	r3, [r3, #32]
 8003560:	e013      	b.n	800358a <HAL_RCC_OscConfig+0xb76>
 8003562:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003566:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800356a:	2202      	movs	r2, #2
 800356c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800356e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003572:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	fa93 f2a3 	rbit	r2, r3
 800357c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003580:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003584:	601a      	str	r2, [r3, #0]
 8003586:	4b39      	ldr	r3, [pc, #228]	@ (800366c <HAL_RCC_OscConfig+0xc58>)
 8003588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800358a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800358e:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003592:	2102      	movs	r1, #2
 8003594:	6011      	str	r1, [r2, #0]
 8003596:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800359a:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800359e:	6812      	ldr	r2, [r2, #0]
 80035a0:	fa92 f1a2 	rbit	r1, r2
 80035a4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80035a8:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80035ac:	6011      	str	r1, [r2, #0]
  return result;
 80035ae:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80035b2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80035b6:	6812      	ldr	r2, [r2, #0]
 80035b8:	fab2 f282 	clz	r2, r2
 80035bc:	b2d2      	uxtb	r2, r2
 80035be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80035c2:	b2d2      	uxtb	r2, r2
 80035c4:	f002 021f 	and.w	r2, r2, #31
 80035c8:	2101      	movs	r1, #1
 80035ca:	fa01 f202 	lsl.w	r2, r1, r2
 80035ce:	4013      	ands	r3, r2
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d184      	bne.n	80034de <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80035d4:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d105      	bne.n	80035e8 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035dc:	4b23      	ldr	r3, [pc, #140]	@ (800366c <HAL_RCC_OscConfig+0xc58>)
 80035de:	69db      	ldr	r3, [r3, #28]
 80035e0:	4a22      	ldr	r2, [pc, #136]	@ (800366c <HAL_RCC_OscConfig+0xc58>)
 80035e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035e6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035ec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	69db      	ldr	r3, [r3, #28]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	f000 8242 	beq.w	8003a7e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80035fa:	4b1c      	ldr	r3, [pc, #112]	@ (800366c <HAL_RCC_OscConfig+0xc58>)
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	f003 030c 	and.w	r3, r3, #12
 8003602:	2b08      	cmp	r3, #8
 8003604:	f000 8213 	beq.w	8003a2e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003608:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800360c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	69db      	ldr	r3, [r3, #28]
 8003614:	2b02      	cmp	r3, #2
 8003616:	f040 8162 	bne.w	80038de <HAL_RCC_OscConfig+0xeca>
 800361a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800361e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003622:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003626:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003628:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800362c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	fa93 f2a3 	rbit	r2, r3
 8003636:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800363a:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800363e:	601a      	str	r2, [r3, #0]
  return result;
 8003640:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003644:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003648:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800364a:	fab3 f383 	clz	r3, r3
 800364e:	b2db      	uxtb	r3, r3
 8003650:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003654:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003658:	009b      	lsls	r3, r3, #2
 800365a:	461a      	mov	r2, r3
 800365c:	2300      	movs	r3, #0
 800365e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003660:	f7fd ffec 	bl	800163c <HAL_GetTick>
 8003664:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003668:	e00c      	b.n	8003684 <HAL_RCC_OscConfig+0xc70>
 800366a:	bf00      	nop
 800366c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003670:	f7fd ffe4 	bl	800163c <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	2b02      	cmp	r3, #2
 800367e:	d901      	bls.n	8003684 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8003680:	2303      	movs	r3, #3
 8003682:	e1fd      	b.n	8003a80 <HAL_RCC_OscConfig+0x106c>
 8003684:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003688:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800368c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003690:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003692:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003696:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	fa93 f2a3 	rbit	r2, r3
 80036a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036a4:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80036a8:	601a      	str	r2, [r3, #0]
  return result;
 80036aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036ae:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80036b2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036b4:	fab3 f383 	clz	r3, r3
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	095b      	lsrs	r3, r3, #5
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	f043 0301 	orr.w	r3, r3, #1
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d102      	bne.n	80036ce <HAL_RCC_OscConfig+0xcba>
 80036c8:	4bb0      	ldr	r3, [pc, #704]	@ (800398c <HAL_RCC_OscConfig+0xf78>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	e027      	b.n	800371e <HAL_RCC_OscConfig+0xd0a>
 80036ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036d2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80036d6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80036da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036e0:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	fa93 f2a3 	rbit	r2, r3
 80036ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036ee:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80036f2:	601a      	str	r2, [r3, #0]
 80036f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036f8:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80036fc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003700:	601a      	str	r2, [r3, #0]
 8003702:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003706:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	fa93 f2a3 	rbit	r2, r3
 8003710:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003714:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003718:	601a      	str	r2, [r3, #0]
 800371a:	4b9c      	ldr	r3, [pc, #624]	@ (800398c <HAL_RCC_OscConfig+0xf78>)
 800371c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800371e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003722:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003726:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800372a:	6011      	str	r1, [r2, #0]
 800372c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003730:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003734:	6812      	ldr	r2, [r2, #0]
 8003736:	fa92 f1a2 	rbit	r1, r2
 800373a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800373e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003742:	6011      	str	r1, [r2, #0]
  return result;
 8003744:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003748:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800374c:	6812      	ldr	r2, [r2, #0]
 800374e:	fab2 f282 	clz	r2, r2
 8003752:	b2d2      	uxtb	r2, r2
 8003754:	f042 0220 	orr.w	r2, r2, #32
 8003758:	b2d2      	uxtb	r2, r2
 800375a:	f002 021f 	and.w	r2, r2, #31
 800375e:	2101      	movs	r1, #1
 8003760:	fa01 f202 	lsl.w	r2, r1, r2
 8003764:	4013      	ands	r3, r2
 8003766:	2b00      	cmp	r3, #0
 8003768:	d182      	bne.n	8003670 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800376a:	4b88      	ldr	r3, [pc, #544]	@ (800398c <HAL_RCC_OscConfig+0xf78>)
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003772:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003776:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800377e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003782:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	6a1b      	ldr	r3, [r3, #32]
 800378a:	430b      	orrs	r3, r1
 800378c:	497f      	ldr	r1, [pc, #508]	@ (800398c <HAL_RCC_OscConfig+0xf78>)
 800378e:	4313      	orrs	r3, r2
 8003790:	604b      	str	r3, [r1, #4]
 8003792:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003796:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800379a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800379e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037a4:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	fa93 f2a3 	rbit	r2, r3
 80037ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037b2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80037b6:	601a      	str	r2, [r3, #0]
  return result;
 80037b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037bc:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80037c0:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037c2:	fab3 f383 	clz	r3, r3
 80037c6:	b2db      	uxtb	r3, r3
 80037c8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80037cc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80037d0:	009b      	lsls	r3, r3, #2
 80037d2:	461a      	mov	r2, r3
 80037d4:	2301      	movs	r3, #1
 80037d6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037d8:	f7fd ff30 	bl	800163c <HAL_GetTick>
 80037dc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037e0:	e009      	b.n	80037f6 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037e2:	f7fd ff2b 	bl	800163c <HAL_GetTick>
 80037e6:	4602      	mov	r2, r0
 80037e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80037ec:	1ad3      	subs	r3, r2, r3
 80037ee:	2b02      	cmp	r3, #2
 80037f0:	d901      	bls.n	80037f6 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80037f2:	2303      	movs	r3, #3
 80037f4:	e144      	b.n	8003a80 <HAL_RCC_OscConfig+0x106c>
 80037f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037fa:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80037fe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003802:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003804:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003808:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	fa93 f2a3 	rbit	r2, r3
 8003812:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003816:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800381a:	601a      	str	r2, [r3, #0]
  return result;
 800381c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003820:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003824:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003826:	fab3 f383 	clz	r3, r3
 800382a:	b2db      	uxtb	r3, r3
 800382c:	095b      	lsrs	r3, r3, #5
 800382e:	b2db      	uxtb	r3, r3
 8003830:	f043 0301 	orr.w	r3, r3, #1
 8003834:	b2db      	uxtb	r3, r3
 8003836:	2b01      	cmp	r3, #1
 8003838:	d102      	bne.n	8003840 <HAL_RCC_OscConfig+0xe2c>
 800383a:	4b54      	ldr	r3, [pc, #336]	@ (800398c <HAL_RCC_OscConfig+0xf78>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	e027      	b.n	8003890 <HAL_RCC_OscConfig+0xe7c>
 8003840:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003844:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003848:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800384c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800384e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003852:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	fa93 f2a3 	rbit	r2, r3
 800385c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003860:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003864:	601a      	str	r2, [r3, #0]
 8003866:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800386a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800386e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003872:	601a      	str	r2, [r3, #0]
 8003874:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003878:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	fa93 f2a3 	rbit	r2, r3
 8003882:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003886:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800388a:	601a      	str	r2, [r3, #0]
 800388c:	4b3f      	ldr	r3, [pc, #252]	@ (800398c <HAL_RCC_OscConfig+0xf78>)
 800388e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003890:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003894:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003898:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800389c:	6011      	str	r1, [r2, #0]
 800389e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038a2:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80038a6:	6812      	ldr	r2, [r2, #0]
 80038a8:	fa92 f1a2 	rbit	r1, r2
 80038ac:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038b0:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80038b4:	6011      	str	r1, [r2, #0]
  return result;
 80038b6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038ba:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80038be:	6812      	ldr	r2, [r2, #0]
 80038c0:	fab2 f282 	clz	r2, r2
 80038c4:	b2d2      	uxtb	r2, r2
 80038c6:	f042 0220 	orr.w	r2, r2, #32
 80038ca:	b2d2      	uxtb	r2, r2
 80038cc:	f002 021f 	and.w	r2, r2, #31
 80038d0:	2101      	movs	r1, #1
 80038d2:	fa01 f202 	lsl.w	r2, r1, r2
 80038d6:	4013      	ands	r3, r2
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d082      	beq.n	80037e2 <HAL_RCC_OscConfig+0xdce>
 80038dc:	e0cf      	b.n	8003a7e <HAL_RCC_OscConfig+0x106a>
 80038de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038e2:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80038e6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80038ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038f0:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	fa93 f2a3 	rbit	r2, r3
 80038fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038fe:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003902:	601a      	str	r2, [r3, #0]
  return result;
 8003904:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003908:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800390c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800390e:	fab3 f383 	clz	r3, r3
 8003912:	b2db      	uxtb	r3, r3
 8003914:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003918:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800391c:	009b      	lsls	r3, r3, #2
 800391e:	461a      	mov	r2, r3
 8003920:	2300      	movs	r3, #0
 8003922:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003924:	f7fd fe8a 	bl	800163c <HAL_GetTick>
 8003928:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800392c:	e009      	b.n	8003942 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800392e:	f7fd fe85 	bl	800163c <HAL_GetTick>
 8003932:	4602      	mov	r2, r0
 8003934:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	2b02      	cmp	r3, #2
 800393c:	d901      	bls.n	8003942 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e09e      	b.n	8003a80 <HAL_RCC_OscConfig+0x106c>
 8003942:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003946:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800394a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800394e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003950:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003954:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	fa93 f2a3 	rbit	r2, r3
 800395e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003962:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003966:	601a      	str	r2, [r3, #0]
  return result;
 8003968:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800396c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003970:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003972:	fab3 f383 	clz	r3, r3
 8003976:	b2db      	uxtb	r3, r3
 8003978:	095b      	lsrs	r3, r3, #5
 800397a:	b2db      	uxtb	r3, r3
 800397c:	f043 0301 	orr.w	r3, r3, #1
 8003980:	b2db      	uxtb	r3, r3
 8003982:	2b01      	cmp	r3, #1
 8003984:	d104      	bne.n	8003990 <HAL_RCC_OscConfig+0xf7c>
 8003986:	4b01      	ldr	r3, [pc, #4]	@ (800398c <HAL_RCC_OscConfig+0xf78>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	e029      	b.n	80039e0 <HAL_RCC_OscConfig+0xfcc>
 800398c:	40021000 	.word	0x40021000
 8003990:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003994:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003998:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800399c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800399e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039a2:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	fa93 f2a3 	rbit	r2, r3
 80039ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039b0:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80039b4:	601a      	str	r2, [r3, #0]
 80039b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039ba:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80039be:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80039c2:	601a      	str	r2, [r3, #0]
 80039c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039c8:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	fa93 f2a3 	rbit	r2, r3
 80039d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039d6:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80039da:	601a      	str	r2, [r3, #0]
 80039dc:	4b2b      	ldr	r3, [pc, #172]	@ (8003a8c <HAL_RCC_OscConfig+0x1078>)
 80039de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039e0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80039e4:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80039e8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80039ec:	6011      	str	r1, [r2, #0]
 80039ee:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80039f2:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80039f6:	6812      	ldr	r2, [r2, #0]
 80039f8:	fa92 f1a2 	rbit	r1, r2
 80039fc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a00:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003a04:	6011      	str	r1, [r2, #0]
  return result;
 8003a06:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a0a:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003a0e:	6812      	ldr	r2, [r2, #0]
 8003a10:	fab2 f282 	clz	r2, r2
 8003a14:	b2d2      	uxtb	r2, r2
 8003a16:	f042 0220 	orr.w	r2, r2, #32
 8003a1a:	b2d2      	uxtb	r2, r2
 8003a1c:	f002 021f 	and.w	r2, r2, #31
 8003a20:	2101      	movs	r1, #1
 8003a22:	fa01 f202 	lsl.w	r2, r1, r2
 8003a26:	4013      	ands	r3, r2
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d180      	bne.n	800392e <HAL_RCC_OscConfig+0xf1a>
 8003a2c:	e027      	b.n	8003a7e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a32:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	69db      	ldr	r3, [r3, #28]
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d101      	bne.n	8003a42 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e01e      	b.n	8003a80 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003a42:	4b12      	ldr	r3, [pc, #72]	@ (8003a8c <HAL_RCC_OscConfig+0x1078>)
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003a4a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003a4e:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003a52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a56:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	6a1b      	ldr	r3, [r3, #32]
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d10b      	bne.n	8003a7a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003a62:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003a66:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003a6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a6e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003a76:	429a      	cmp	r2, r3
 8003a78:	d001      	beq.n	8003a7e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e000      	b.n	8003a80 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8003a7e:	2300      	movs	r3, #0
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	40021000 	.word	0x40021000

08003a90 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b09e      	sub	sp, #120	@ 0x78
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d101      	bne.n	8003aa8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e162      	b.n	8003d6e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003aa8:	4b90      	ldr	r3, [pc, #576]	@ (8003cec <HAL_RCC_ClockConfig+0x25c>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 0307 	and.w	r3, r3, #7
 8003ab0:	683a      	ldr	r2, [r7, #0]
 8003ab2:	429a      	cmp	r2, r3
 8003ab4:	d910      	bls.n	8003ad8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ab6:	4b8d      	ldr	r3, [pc, #564]	@ (8003cec <HAL_RCC_ClockConfig+0x25c>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f023 0207 	bic.w	r2, r3, #7
 8003abe:	498b      	ldr	r1, [pc, #556]	@ (8003cec <HAL_RCC_ClockConfig+0x25c>)
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ac6:	4b89      	ldr	r3, [pc, #548]	@ (8003cec <HAL_RCC_ClockConfig+0x25c>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0307 	and.w	r3, r3, #7
 8003ace:	683a      	ldr	r2, [r7, #0]
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d001      	beq.n	8003ad8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e14a      	b.n	8003d6e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0302 	and.w	r3, r3, #2
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d008      	beq.n	8003af6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ae4:	4b82      	ldr	r3, [pc, #520]	@ (8003cf0 <HAL_RCC_ClockConfig+0x260>)
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	497f      	ldr	r1, [pc, #508]	@ (8003cf0 <HAL_RCC_ClockConfig+0x260>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f003 0301 	and.w	r3, r3, #1
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	f000 80dc 	beq.w	8003cbc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d13c      	bne.n	8003b86 <HAL_RCC_ClockConfig+0xf6>
 8003b0c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003b10:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b12:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003b14:	fa93 f3a3 	rbit	r3, r3
 8003b18:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003b1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b1c:	fab3 f383 	clz	r3, r3
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	095b      	lsrs	r3, r3, #5
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	f043 0301 	orr.w	r3, r3, #1
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d102      	bne.n	8003b36 <HAL_RCC_ClockConfig+0xa6>
 8003b30:	4b6f      	ldr	r3, [pc, #444]	@ (8003cf0 <HAL_RCC_ClockConfig+0x260>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	e00f      	b.n	8003b56 <HAL_RCC_ClockConfig+0xc6>
 8003b36:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003b3a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b3c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003b3e:	fa93 f3a3 	rbit	r3, r3
 8003b42:	667b      	str	r3, [r7, #100]	@ 0x64
 8003b44:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003b48:	663b      	str	r3, [r7, #96]	@ 0x60
 8003b4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b4c:	fa93 f3a3 	rbit	r3, r3
 8003b50:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b52:	4b67      	ldr	r3, [pc, #412]	@ (8003cf0 <HAL_RCC_ClockConfig+0x260>)
 8003b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b56:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003b5a:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003b5c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003b5e:	fa92 f2a2 	rbit	r2, r2
 8003b62:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003b64:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003b66:	fab2 f282 	clz	r2, r2
 8003b6a:	b2d2      	uxtb	r2, r2
 8003b6c:	f042 0220 	orr.w	r2, r2, #32
 8003b70:	b2d2      	uxtb	r2, r2
 8003b72:	f002 021f 	and.w	r2, r2, #31
 8003b76:	2101      	movs	r1, #1
 8003b78:	fa01 f202 	lsl.w	r2, r1, r2
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d17b      	bne.n	8003c7a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e0f3      	b.n	8003d6e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	2b02      	cmp	r3, #2
 8003b8c:	d13c      	bne.n	8003c08 <HAL_RCC_ClockConfig+0x178>
 8003b8e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b92:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b96:	fa93 f3a3 	rbit	r3, r3
 8003b9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003b9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b9e:	fab3 f383 	clz	r3, r3
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	095b      	lsrs	r3, r3, #5
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	f043 0301 	orr.w	r3, r3, #1
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d102      	bne.n	8003bb8 <HAL_RCC_ClockConfig+0x128>
 8003bb2:	4b4f      	ldr	r3, [pc, #316]	@ (8003cf0 <HAL_RCC_ClockConfig+0x260>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	e00f      	b.n	8003bd8 <HAL_RCC_ClockConfig+0x148>
 8003bb8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003bbc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003bc0:	fa93 f3a3 	rbit	r3, r3
 8003bc4:	647b      	str	r3, [r7, #68]	@ 0x44
 8003bc6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003bca:	643b      	str	r3, [r7, #64]	@ 0x40
 8003bcc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003bce:	fa93 f3a3 	rbit	r3, r3
 8003bd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003bd4:	4b46      	ldr	r3, [pc, #280]	@ (8003cf0 <HAL_RCC_ClockConfig+0x260>)
 8003bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003bdc:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003bde:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003be0:	fa92 f2a2 	rbit	r2, r2
 8003be4:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003be6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003be8:	fab2 f282 	clz	r2, r2
 8003bec:	b2d2      	uxtb	r2, r2
 8003bee:	f042 0220 	orr.w	r2, r2, #32
 8003bf2:	b2d2      	uxtb	r2, r2
 8003bf4:	f002 021f 	and.w	r2, r2, #31
 8003bf8:	2101      	movs	r1, #1
 8003bfa:	fa01 f202 	lsl.w	r2, r1, r2
 8003bfe:	4013      	ands	r3, r2
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d13a      	bne.n	8003c7a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	e0b2      	b.n	8003d6e <HAL_RCC_ClockConfig+0x2de>
 8003c08:	2302      	movs	r3, #2
 8003c0a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c0e:	fa93 f3a3 	rbit	r3, r3
 8003c12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003c14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c16:	fab3 f383 	clz	r3, r3
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	095b      	lsrs	r3, r3, #5
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	f043 0301 	orr.w	r3, r3, #1
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d102      	bne.n	8003c30 <HAL_RCC_ClockConfig+0x1a0>
 8003c2a:	4b31      	ldr	r3, [pc, #196]	@ (8003cf0 <HAL_RCC_ClockConfig+0x260>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	e00d      	b.n	8003c4c <HAL_RCC_ClockConfig+0x1bc>
 8003c30:	2302      	movs	r3, #2
 8003c32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c36:	fa93 f3a3 	rbit	r3, r3
 8003c3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c3c:	2302      	movs	r3, #2
 8003c3e:	623b      	str	r3, [r7, #32]
 8003c40:	6a3b      	ldr	r3, [r7, #32]
 8003c42:	fa93 f3a3 	rbit	r3, r3
 8003c46:	61fb      	str	r3, [r7, #28]
 8003c48:	4b29      	ldr	r3, [pc, #164]	@ (8003cf0 <HAL_RCC_ClockConfig+0x260>)
 8003c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c4c:	2202      	movs	r2, #2
 8003c4e:	61ba      	str	r2, [r7, #24]
 8003c50:	69ba      	ldr	r2, [r7, #24]
 8003c52:	fa92 f2a2 	rbit	r2, r2
 8003c56:	617a      	str	r2, [r7, #20]
  return result;
 8003c58:	697a      	ldr	r2, [r7, #20]
 8003c5a:	fab2 f282 	clz	r2, r2
 8003c5e:	b2d2      	uxtb	r2, r2
 8003c60:	f042 0220 	orr.w	r2, r2, #32
 8003c64:	b2d2      	uxtb	r2, r2
 8003c66:	f002 021f 	and.w	r2, r2, #31
 8003c6a:	2101      	movs	r1, #1
 8003c6c:	fa01 f202 	lsl.w	r2, r1, r2
 8003c70:	4013      	ands	r3, r2
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d101      	bne.n	8003c7a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e079      	b.n	8003d6e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c7a:	4b1d      	ldr	r3, [pc, #116]	@ (8003cf0 <HAL_RCC_ClockConfig+0x260>)
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f023 0203 	bic.w	r2, r3, #3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	491a      	ldr	r1, [pc, #104]	@ (8003cf0 <HAL_RCC_ClockConfig+0x260>)
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c8c:	f7fd fcd6 	bl	800163c <HAL_GetTick>
 8003c90:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c92:	e00a      	b.n	8003caa <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c94:	f7fd fcd2 	bl	800163c <HAL_GetTick>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d901      	bls.n	8003caa <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	e061      	b.n	8003d6e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003caa:	4b11      	ldr	r3, [pc, #68]	@ (8003cf0 <HAL_RCC_ClockConfig+0x260>)
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f003 020c 	and.w	r2, r3, #12
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	d1eb      	bne.n	8003c94 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8003cec <HAL_RCC_ClockConfig+0x25c>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 0307 	and.w	r3, r3, #7
 8003cc4:	683a      	ldr	r2, [r7, #0]
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	d214      	bcs.n	8003cf4 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cca:	4b08      	ldr	r3, [pc, #32]	@ (8003cec <HAL_RCC_ClockConfig+0x25c>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f023 0207 	bic.w	r2, r3, #7
 8003cd2:	4906      	ldr	r1, [pc, #24]	@ (8003cec <HAL_RCC_ClockConfig+0x25c>)
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cda:	4b04      	ldr	r3, [pc, #16]	@ (8003cec <HAL_RCC_ClockConfig+0x25c>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0307 	and.w	r3, r3, #7
 8003ce2:	683a      	ldr	r2, [r7, #0]
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	d005      	beq.n	8003cf4 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e040      	b.n	8003d6e <HAL_RCC_ClockConfig+0x2de>
 8003cec:	40022000 	.word	0x40022000
 8003cf0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 0304 	and.w	r3, r3, #4
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d008      	beq.n	8003d12 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d00:	4b1d      	ldr	r3, [pc, #116]	@ (8003d78 <HAL_RCC_ClockConfig+0x2e8>)
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	491a      	ldr	r1, [pc, #104]	@ (8003d78 <HAL_RCC_ClockConfig+0x2e8>)
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 0308 	and.w	r3, r3, #8
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d009      	beq.n	8003d32 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d1e:	4b16      	ldr	r3, [pc, #88]	@ (8003d78 <HAL_RCC_ClockConfig+0x2e8>)
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	691b      	ldr	r3, [r3, #16]
 8003d2a:	00db      	lsls	r3, r3, #3
 8003d2c:	4912      	ldr	r1, [pc, #72]	@ (8003d78 <HAL_RCC_ClockConfig+0x2e8>)
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003d32:	f000 f829 	bl	8003d88 <HAL_RCC_GetSysClockFreq>
 8003d36:	4601      	mov	r1, r0
 8003d38:	4b0f      	ldr	r3, [pc, #60]	@ (8003d78 <HAL_RCC_ClockConfig+0x2e8>)
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d40:	22f0      	movs	r2, #240	@ 0xf0
 8003d42:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d44:	693a      	ldr	r2, [r7, #16]
 8003d46:	fa92 f2a2 	rbit	r2, r2
 8003d4a:	60fa      	str	r2, [r7, #12]
  return result;
 8003d4c:	68fa      	ldr	r2, [r7, #12]
 8003d4e:	fab2 f282 	clz	r2, r2
 8003d52:	b2d2      	uxtb	r2, r2
 8003d54:	40d3      	lsrs	r3, r2
 8003d56:	4a09      	ldr	r2, [pc, #36]	@ (8003d7c <HAL_RCC_ClockConfig+0x2ec>)
 8003d58:	5cd3      	ldrb	r3, [r2, r3]
 8003d5a:	fa21 f303 	lsr.w	r3, r1, r3
 8003d5e:	4a08      	ldr	r2, [pc, #32]	@ (8003d80 <HAL_RCC_ClockConfig+0x2f0>)
 8003d60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003d62:	4b08      	ldr	r3, [pc, #32]	@ (8003d84 <HAL_RCC_ClockConfig+0x2f4>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4618      	mov	r0, r3
 8003d68:	f7fd fc24 	bl	80015b4 <HAL_InitTick>
  
  return HAL_OK;
 8003d6c:	2300      	movs	r3, #0
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3778      	adds	r7, #120	@ 0x78
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	bf00      	nop
 8003d78:	40021000 	.word	0x40021000
 8003d7c:	080051dc 	.word	0x080051dc
 8003d80:	2000004c 	.word	0x2000004c
 8003d84:	20000050 	.word	0x20000050

08003d88 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b087      	sub	sp, #28
 8003d8c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	60fb      	str	r3, [r7, #12]
 8003d92:	2300      	movs	r3, #0
 8003d94:	60bb      	str	r3, [r7, #8]
 8003d96:	2300      	movs	r3, #0
 8003d98:	617b      	str	r3, [r7, #20]
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003da2:	4b1e      	ldr	r3, [pc, #120]	@ (8003e1c <HAL_RCC_GetSysClockFreq+0x94>)
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	f003 030c 	and.w	r3, r3, #12
 8003dae:	2b04      	cmp	r3, #4
 8003db0:	d002      	beq.n	8003db8 <HAL_RCC_GetSysClockFreq+0x30>
 8003db2:	2b08      	cmp	r3, #8
 8003db4:	d003      	beq.n	8003dbe <HAL_RCC_GetSysClockFreq+0x36>
 8003db6:	e026      	b.n	8003e06 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003db8:	4b19      	ldr	r3, [pc, #100]	@ (8003e20 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dba:	613b      	str	r3, [r7, #16]
      break;
 8003dbc:	e026      	b.n	8003e0c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	0c9b      	lsrs	r3, r3, #18
 8003dc2:	f003 030f 	and.w	r3, r3, #15
 8003dc6:	4a17      	ldr	r2, [pc, #92]	@ (8003e24 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003dc8:	5cd3      	ldrb	r3, [r2, r3]
 8003dca:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003dcc:	4b13      	ldr	r3, [pc, #76]	@ (8003e1c <HAL_RCC_GetSysClockFreq+0x94>)
 8003dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dd0:	f003 030f 	and.w	r3, r3, #15
 8003dd4:	4a14      	ldr	r2, [pc, #80]	@ (8003e28 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003dd6:	5cd3      	ldrb	r3, [r2, r3]
 8003dd8:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d008      	beq.n	8003df6 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003de4:	4a0e      	ldr	r2, [pc, #56]	@ (8003e20 <HAL_RCC_GetSysClockFreq+0x98>)
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	fbb2 f2f3 	udiv	r2, r2, r3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	fb02 f303 	mul.w	r3, r2, r3
 8003df2:	617b      	str	r3, [r7, #20]
 8003df4:	e004      	b.n	8003e00 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	4a0c      	ldr	r2, [pc, #48]	@ (8003e2c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003dfa:	fb02 f303 	mul.w	r3, r2, r3
 8003dfe:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	613b      	str	r3, [r7, #16]
      break;
 8003e04:	e002      	b.n	8003e0c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003e06:	4b06      	ldr	r3, [pc, #24]	@ (8003e20 <HAL_RCC_GetSysClockFreq+0x98>)
 8003e08:	613b      	str	r3, [r7, #16]
      break;
 8003e0a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e0c:	693b      	ldr	r3, [r7, #16]
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	371c      	adds	r7, #28
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr
 8003e1a:	bf00      	nop
 8003e1c:	40021000 	.word	0x40021000
 8003e20:	007a1200 	.word	0x007a1200
 8003e24:	080051f4 	.word	0x080051f4
 8003e28:	08005204 	.word	0x08005204
 8003e2c:	003d0900 	.word	0x003d0900

08003e30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e30:	b480      	push	{r7}
 8003e32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e34:	4b03      	ldr	r3, [pc, #12]	@ (8003e44 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e36:	681b      	ldr	r3, [r3, #0]
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr
 8003e42:	bf00      	nop
 8003e44:	2000004c 	.word	0x2000004c

08003e48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b082      	sub	sp, #8
 8003e4c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003e4e:	f7ff ffef 	bl	8003e30 <HAL_RCC_GetHCLKFreq>
 8003e52:	4601      	mov	r1, r0
 8003e54:	4b0b      	ldr	r3, [pc, #44]	@ (8003e84 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003e5c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003e60:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	fa92 f2a2 	rbit	r2, r2
 8003e68:	603a      	str	r2, [r7, #0]
  return result;
 8003e6a:	683a      	ldr	r2, [r7, #0]
 8003e6c:	fab2 f282 	clz	r2, r2
 8003e70:	b2d2      	uxtb	r2, r2
 8003e72:	40d3      	lsrs	r3, r2
 8003e74:	4a04      	ldr	r2, [pc, #16]	@ (8003e88 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003e76:	5cd3      	ldrb	r3, [r2, r3]
 8003e78:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3708      	adds	r7, #8
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	40021000 	.word	0x40021000
 8003e88:	080051ec 	.word	0x080051ec

08003e8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b082      	sub	sp, #8
 8003e90:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003e92:	f7ff ffcd 	bl	8003e30 <HAL_RCC_GetHCLKFreq>
 8003e96:	4601      	mov	r1, r0
 8003e98:	4b0b      	ldr	r3, [pc, #44]	@ (8003ec8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003ea0:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003ea4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	fa92 f2a2 	rbit	r2, r2
 8003eac:	603a      	str	r2, [r7, #0]
  return result;
 8003eae:	683a      	ldr	r2, [r7, #0]
 8003eb0:	fab2 f282 	clz	r2, r2
 8003eb4:	b2d2      	uxtb	r2, r2
 8003eb6:	40d3      	lsrs	r3, r2
 8003eb8:	4a04      	ldr	r2, [pc, #16]	@ (8003ecc <HAL_RCC_GetPCLK2Freq+0x40>)
 8003eba:	5cd3      	ldrb	r3, [r2, r3]
 8003ebc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	3708      	adds	r7, #8
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}
 8003ec8:	40021000 	.word	0x40021000
 8003ecc:	080051ec 	.word	0x080051ec

08003ed0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b092      	sub	sp, #72	@ 0x48
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003edc:	2300      	movs	r3, #0
 8003ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	f000 80cd 	beq.w	800408e <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ef4:	4b86      	ldr	r3, [pc, #536]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ef6:	69db      	ldr	r3, [r3, #28]
 8003ef8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d10e      	bne.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f00:	4b83      	ldr	r3, [pc, #524]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f02:	69db      	ldr	r3, [r3, #28]
 8003f04:	4a82      	ldr	r2, [pc, #520]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f0a:	61d3      	str	r3, [r2, #28]
 8003f0c:	4b80      	ldr	r3, [pc, #512]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f0e:	69db      	ldr	r3, [r3, #28]
 8003f10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f14:	60bb      	str	r3, [r7, #8]
 8003f16:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f1e:	4b7d      	ldr	r3, [pc, #500]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d118      	bne.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f2a:	4b7a      	ldr	r3, [pc, #488]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a79      	ldr	r2, [pc, #484]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003f30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f34:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f36:	f7fd fb81 	bl	800163c <HAL_GetTick>
 8003f3a:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f3c:	e008      	b.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f3e:	f7fd fb7d 	bl	800163c <HAL_GetTick>
 8003f42:	4602      	mov	r2, r0
 8003f44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f46:	1ad3      	subs	r3, r2, r3
 8003f48:	2b64      	cmp	r3, #100	@ 0x64
 8003f4a:	d901      	bls.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003f4c:	2303      	movs	r3, #3
 8003f4e:	e0db      	b.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f50:	4b70      	ldr	r3, [pc, #448]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d0f0      	beq.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f5c:	4b6c      	ldr	r3, [pc, #432]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f5e:	6a1b      	ldr	r3, [r3, #32]
 8003f60:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f64:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d07d      	beq.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f74:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003f76:	429a      	cmp	r2, r3
 8003f78:	d076      	beq.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f7a:	4b65      	ldr	r3, [pc, #404]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f7c:	6a1b      	ldr	r3, [r3, #32]
 8003f7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f84:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003f88:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f8c:	fa93 f3a3 	rbit	r3, r3
 8003f90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003f92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f94:	fab3 f383 	clz	r3, r3
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	461a      	mov	r2, r3
 8003f9c:	4b5e      	ldr	r3, [pc, #376]	@ (8004118 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003f9e:	4413      	add	r3, r2
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	6013      	str	r3, [r2, #0]
 8003fa8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003fac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fb0:	fa93 f3a3 	rbit	r3, r3
 8003fb4:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003fb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003fb8:	fab3 f383 	clz	r3, r3
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	461a      	mov	r2, r3
 8003fc0:	4b55      	ldr	r3, [pc, #340]	@ (8004118 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003fc2:	4413      	add	r3, r2
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	461a      	mov	r2, r3
 8003fc8:	2300      	movs	r3, #0
 8003fca:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003fcc:	4a50      	ldr	r2, [pc, #320]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003fce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fd0:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003fd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fd4:	f003 0301 	and.w	r3, r3, #1
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d045      	beq.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fdc:	f7fd fb2e 	bl	800163c <HAL_GetTick>
 8003fe0:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fe2:	e00a      	b.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fe4:	f7fd fb2a 	bl	800163c <HAL_GetTick>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d901      	bls.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003ff6:	2303      	movs	r3, #3
 8003ff8:	e086      	b.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8003ffa:	2302      	movs	r3, #2
 8003ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004000:	fa93 f3a3 	rbit	r3, r3
 8004004:	627b      	str	r3, [r7, #36]	@ 0x24
 8004006:	2302      	movs	r3, #2
 8004008:	623b      	str	r3, [r7, #32]
 800400a:	6a3b      	ldr	r3, [r7, #32]
 800400c:	fa93 f3a3 	rbit	r3, r3
 8004010:	61fb      	str	r3, [r7, #28]
  return result;
 8004012:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004014:	fab3 f383 	clz	r3, r3
 8004018:	b2db      	uxtb	r3, r3
 800401a:	095b      	lsrs	r3, r3, #5
 800401c:	b2db      	uxtb	r3, r3
 800401e:	f043 0302 	orr.w	r3, r3, #2
 8004022:	b2db      	uxtb	r3, r3
 8004024:	2b02      	cmp	r3, #2
 8004026:	d102      	bne.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004028:	4b39      	ldr	r3, [pc, #228]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800402a:	6a1b      	ldr	r3, [r3, #32]
 800402c:	e007      	b.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800402e:	2302      	movs	r3, #2
 8004030:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004032:	69bb      	ldr	r3, [r7, #24]
 8004034:	fa93 f3a3 	rbit	r3, r3
 8004038:	617b      	str	r3, [r7, #20]
 800403a:	4b35      	ldr	r3, [pc, #212]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800403c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403e:	2202      	movs	r2, #2
 8004040:	613a      	str	r2, [r7, #16]
 8004042:	693a      	ldr	r2, [r7, #16]
 8004044:	fa92 f2a2 	rbit	r2, r2
 8004048:	60fa      	str	r2, [r7, #12]
  return result;
 800404a:	68fa      	ldr	r2, [r7, #12]
 800404c:	fab2 f282 	clz	r2, r2
 8004050:	b2d2      	uxtb	r2, r2
 8004052:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004056:	b2d2      	uxtb	r2, r2
 8004058:	f002 021f 	and.w	r2, r2, #31
 800405c:	2101      	movs	r1, #1
 800405e:	fa01 f202 	lsl.w	r2, r1, r2
 8004062:	4013      	ands	r3, r2
 8004064:	2b00      	cmp	r3, #0
 8004066:	d0bd      	beq.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004068:	4b29      	ldr	r3, [pc, #164]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800406a:	6a1b      	ldr	r3, [r3, #32]
 800406c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	4926      	ldr	r1, [pc, #152]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004076:	4313      	orrs	r3, r2
 8004078:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800407a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800407e:	2b01      	cmp	r3, #1
 8004080:	d105      	bne.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004082:	4b23      	ldr	r3, [pc, #140]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004084:	69db      	ldr	r3, [r3, #28]
 8004086:	4a22      	ldr	r2, [pc, #136]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004088:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800408c:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0301 	and.w	r3, r3, #1
 8004096:	2b00      	cmp	r3, #0
 8004098:	d008      	beq.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800409a:	4b1d      	ldr	r3, [pc, #116]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800409c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800409e:	f023 0203 	bic.w	r2, r3, #3
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	491a      	ldr	r1, [pc, #104]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80040a8:	4313      	orrs	r3, r2
 80040aa:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 0320 	and.w	r3, r3, #32
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d008      	beq.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80040b8:	4b15      	ldr	r3, [pc, #84]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80040ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040bc:	f023 0210 	bic.w	r2, r3, #16
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	68db      	ldr	r3, [r3, #12]
 80040c4:	4912      	ldr	r1, [pc, #72]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80040c6:	4313      	orrs	r3, r2
 80040c8:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d008      	beq.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80040d6:	4b0e      	ldr	r3, [pc, #56]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80040d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040da:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	691b      	ldr	r3, [r3, #16]
 80040e2:	490b      	ldr	r1, [pc, #44]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d008      	beq.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80040f4:	4b06      	ldr	r3, [pc, #24]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80040f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	695b      	ldr	r3, [r3, #20]
 8004100:	4903      	ldr	r1, [pc, #12]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004102:	4313      	orrs	r3, r2
 8004104:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004106:	2300      	movs	r3, #0
}
 8004108:	4618      	mov	r0, r3
 800410a:	3748      	adds	r7, #72	@ 0x48
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}
 8004110:	40021000 	.word	0x40021000
 8004114:	40007000 	.word	0x40007000
 8004118:	10908100 	.word	0x10908100

0800411c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d101      	bne.n	800412e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e049      	b.n	80041c2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b00      	cmp	r3, #0
 8004138:	d106      	bne.n	8004148 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f7fd f8f4 	bl	8001330 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2202      	movs	r2, #2
 800414c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	3304      	adds	r3, #4
 8004158:	4619      	mov	r1, r3
 800415a:	4610      	mov	r0, r2
 800415c:	f000 f97a 	bl	8004454 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2201      	movs	r2, #1
 800416c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2201      	movs	r2, #1
 8004184:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2201      	movs	r2, #1
 8004194:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2201      	movs	r2, #1
 800419c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2201      	movs	r2, #1
 80041b4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80041c0:	2300      	movs	r3, #0
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3708      	adds	r7, #8
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
	...

080041cc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b085      	sub	sp, #20
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d001      	beq.n	80041e4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80041e0:	2301      	movs	r3, #1
 80041e2:	e038      	b.n	8004256 <HAL_TIM_Base_Start+0x8a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2202      	movs	r2, #2
 80041e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a1c      	ldr	r2, [pc, #112]	@ (8004264 <HAL_TIM_Base_Start+0x98>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d00e      	beq.n	8004214 <HAL_TIM_Base_Start+0x48>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041fe:	d009      	beq.n	8004214 <HAL_TIM_Base_Start+0x48>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a18      	ldr	r2, [pc, #96]	@ (8004268 <HAL_TIM_Base_Start+0x9c>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d004      	beq.n	8004214 <HAL_TIM_Base_Start+0x48>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a17      	ldr	r2, [pc, #92]	@ (800426c <HAL_TIM_Base_Start+0xa0>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d115      	bne.n	8004240 <HAL_TIM_Base_Start+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	689a      	ldr	r2, [r3, #8]
 800421a:	4b15      	ldr	r3, [pc, #84]	@ (8004270 <HAL_TIM_Base_Start+0xa4>)
 800421c:	4013      	ands	r3, r2
 800421e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2b06      	cmp	r3, #6
 8004224:	d015      	beq.n	8004252 <HAL_TIM_Base_Start+0x86>
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800422c:	d011      	beq.n	8004252 <HAL_TIM_Base_Start+0x86>
    {
      __HAL_TIM_ENABLE(htim);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f042 0201 	orr.w	r2, r2, #1
 800423c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800423e:	e008      	b.n	8004252 <HAL_TIM_Base_Start+0x86>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f042 0201 	orr.w	r2, r2, #1
 800424e:	601a      	str	r2, [r3, #0]
 8004250:	e000      	b.n	8004254 <HAL_TIM_Base_Start+0x88>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004252:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004254:	2300      	movs	r3, #0
}
 8004256:	4618      	mov	r0, r3
 8004258:	3714      	adds	r7, #20
 800425a:	46bd      	mov	sp, r7
 800425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004260:	4770      	bx	lr
 8004262:	bf00      	nop
 8004264:	40012c00 	.word	0x40012c00
 8004268:	40000400 	.word	0x40000400
 800426c:	40014000 	.word	0x40014000
 8004270:	00010007 	.word	0x00010007

08004274 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004274:	b480      	push	{r7}
 8004276:	b083      	sub	sp, #12
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	6a1a      	ldr	r2, [r3, #32]
 8004282:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004286:	4013      	ands	r3, r2
 8004288:	2b00      	cmp	r3, #0
 800428a:	d10f      	bne.n	80042ac <HAL_TIM_Base_Stop+0x38>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	6a1a      	ldr	r2, [r3, #32]
 8004292:	f240 4344 	movw	r3, #1092	@ 0x444
 8004296:	4013      	ands	r3, r2
 8004298:	2b00      	cmp	r3, #0
 800429a:	d107      	bne.n	80042ac <HAL_TIM_Base_Stop+0x38>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f022 0201 	bic.w	r2, r2, #1
 80042aa:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80042b4:	2300      	movs	r3, #0
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	370c      	adds	r7, #12
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr

080042c2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80042c2:	b580      	push	{r7, lr}
 80042c4:	b084      	sub	sp, #16
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	6078      	str	r0, [r7, #4]
 80042ca:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042cc:	2300      	movs	r3, #0
 80042ce:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d101      	bne.n	80042de <HAL_TIM_ConfigClockSource+0x1c>
 80042da:	2302      	movs	r3, #2
 80042dc:	e0b6      	b.n	800444c <HAL_TIM_ConfigClockSource+0x18a>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2201      	movs	r2, #1
 80042e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2202      	movs	r2, #2
 80042ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042fc:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004300:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004308:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	68ba      	ldr	r2, [r7, #8]
 8004310:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800431a:	d03e      	beq.n	800439a <HAL_TIM_ConfigClockSource+0xd8>
 800431c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004320:	f200 8087 	bhi.w	8004432 <HAL_TIM_ConfigClockSource+0x170>
 8004324:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004328:	f000 8086 	beq.w	8004438 <HAL_TIM_ConfigClockSource+0x176>
 800432c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004330:	d87f      	bhi.n	8004432 <HAL_TIM_ConfigClockSource+0x170>
 8004332:	2b70      	cmp	r3, #112	@ 0x70
 8004334:	d01a      	beq.n	800436c <HAL_TIM_ConfigClockSource+0xaa>
 8004336:	2b70      	cmp	r3, #112	@ 0x70
 8004338:	d87b      	bhi.n	8004432 <HAL_TIM_ConfigClockSource+0x170>
 800433a:	2b60      	cmp	r3, #96	@ 0x60
 800433c:	d050      	beq.n	80043e0 <HAL_TIM_ConfigClockSource+0x11e>
 800433e:	2b60      	cmp	r3, #96	@ 0x60
 8004340:	d877      	bhi.n	8004432 <HAL_TIM_ConfigClockSource+0x170>
 8004342:	2b50      	cmp	r3, #80	@ 0x50
 8004344:	d03c      	beq.n	80043c0 <HAL_TIM_ConfigClockSource+0xfe>
 8004346:	2b50      	cmp	r3, #80	@ 0x50
 8004348:	d873      	bhi.n	8004432 <HAL_TIM_ConfigClockSource+0x170>
 800434a:	2b40      	cmp	r3, #64	@ 0x40
 800434c:	d058      	beq.n	8004400 <HAL_TIM_ConfigClockSource+0x13e>
 800434e:	2b40      	cmp	r3, #64	@ 0x40
 8004350:	d86f      	bhi.n	8004432 <HAL_TIM_ConfigClockSource+0x170>
 8004352:	2b30      	cmp	r3, #48	@ 0x30
 8004354:	d064      	beq.n	8004420 <HAL_TIM_ConfigClockSource+0x15e>
 8004356:	2b30      	cmp	r3, #48	@ 0x30
 8004358:	d86b      	bhi.n	8004432 <HAL_TIM_ConfigClockSource+0x170>
 800435a:	2b20      	cmp	r3, #32
 800435c:	d060      	beq.n	8004420 <HAL_TIM_ConfigClockSource+0x15e>
 800435e:	2b20      	cmp	r3, #32
 8004360:	d867      	bhi.n	8004432 <HAL_TIM_ConfigClockSource+0x170>
 8004362:	2b00      	cmp	r3, #0
 8004364:	d05c      	beq.n	8004420 <HAL_TIM_ConfigClockSource+0x15e>
 8004366:	2b10      	cmp	r3, #16
 8004368:	d05a      	beq.n	8004420 <HAL_TIM_ConfigClockSource+0x15e>
 800436a:	e062      	b.n	8004432 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800437c:	f000 f968 	bl	8004650 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	689b      	ldr	r3, [r3, #8]
 8004386:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800438e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	68ba      	ldr	r2, [r7, #8]
 8004396:	609a      	str	r2, [r3, #8]
      break;
 8004398:	e04f      	b.n	800443a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80043aa:	f000 f951 	bl	8004650 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	689a      	ldr	r2, [r3, #8]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80043bc:	609a      	str	r2, [r3, #8]
      break;
 80043be:	e03c      	b.n	800443a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80043cc:	461a      	mov	r2, r3
 80043ce:	f000 f8c5 	bl	800455c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	2150      	movs	r1, #80	@ 0x50
 80043d8:	4618      	mov	r0, r3
 80043da:	f000 f91e 	bl	800461a <TIM_ITRx_SetConfig>
      break;
 80043de:	e02c      	b.n	800443a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80043ec:	461a      	mov	r2, r3
 80043ee:	f000 f8e4 	bl	80045ba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	2160      	movs	r1, #96	@ 0x60
 80043f8:	4618      	mov	r0, r3
 80043fa:	f000 f90e 	bl	800461a <TIM_ITRx_SetConfig>
      break;
 80043fe:	e01c      	b.n	800443a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800440c:	461a      	mov	r2, r3
 800440e:	f000 f8a5 	bl	800455c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	2140      	movs	r1, #64	@ 0x40
 8004418:	4618      	mov	r0, r3
 800441a:	f000 f8fe 	bl	800461a <TIM_ITRx_SetConfig>
      break;
 800441e:	e00c      	b.n	800443a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4619      	mov	r1, r3
 800442a:	4610      	mov	r0, r2
 800442c:	f000 f8f5 	bl	800461a <TIM_ITRx_SetConfig>
      break;
 8004430:	e003      	b.n	800443a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	73fb      	strb	r3, [r7, #15]
      break;
 8004436:	e000      	b.n	800443a <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004438:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2201      	movs	r2, #1
 800443e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2200      	movs	r2, #0
 8004446:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800444a:	7bfb      	ldrb	r3, [r7, #15]
}
 800444c:	4618      	mov	r0, r3
 800444e:	3710      	adds	r7, #16
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}

08004454 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004454:	b480      	push	{r7}
 8004456:	b085      	sub	sp, #20
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
 800445c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	4a38      	ldr	r2, [pc, #224]	@ (8004548 <TIM_Base_SetConfig+0xf4>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d007      	beq.n	800447c <TIM_Base_SetConfig+0x28>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004472:	d003      	beq.n	800447c <TIM_Base_SetConfig+0x28>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	4a35      	ldr	r2, [pc, #212]	@ (800454c <TIM_Base_SetConfig+0xf8>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d108      	bne.n	800448e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004482:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	68fa      	ldr	r2, [r7, #12]
 800448a:	4313      	orrs	r3, r2
 800448c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	4a2d      	ldr	r2, [pc, #180]	@ (8004548 <TIM_Base_SetConfig+0xf4>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d013      	beq.n	80044be <TIM_Base_SetConfig+0x6a>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800449c:	d00f      	beq.n	80044be <TIM_Base_SetConfig+0x6a>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a2a      	ldr	r2, [pc, #168]	@ (800454c <TIM_Base_SetConfig+0xf8>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d00b      	beq.n	80044be <TIM_Base_SetConfig+0x6a>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	4a29      	ldr	r2, [pc, #164]	@ (8004550 <TIM_Base_SetConfig+0xfc>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d007      	beq.n	80044be <TIM_Base_SetConfig+0x6a>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4a28      	ldr	r2, [pc, #160]	@ (8004554 <TIM_Base_SetConfig+0x100>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d003      	beq.n	80044be <TIM_Base_SetConfig+0x6a>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a27      	ldr	r2, [pc, #156]	@ (8004558 <TIM_Base_SetConfig+0x104>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d108      	bne.n	80044d0 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	68fa      	ldr	r2, [r7, #12]
 80044cc:	4313      	orrs	r3, r2
 80044ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	695b      	ldr	r3, [r3, #20]
 80044da:	4313      	orrs	r3, r2
 80044dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	68fa      	ldr	r2, [r7, #12]
 80044e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	689a      	ldr	r2, [r3, #8]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	4a14      	ldr	r2, [pc, #80]	@ (8004548 <TIM_Base_SetConfig+0xf4>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d00b      	beq.n	8004514 <TIM_Base_SetConfig+0xc0>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	4a14      	ldr	r2, [pc, #80]	@ (8004550 <TIM_Base_SetConfig+0xfc>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d007      	beq.n	8004514 <TIM_Base_SetConfig+0xc0>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	4a13      	ldr	r2, [pc, #76]	@ (8004554 <TIM_Base_SetConfig+0x100>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d003      	beq.n	8004514 <TIM_Base_SetConfig+0xc0>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4a12      	ldr	r2, [pc, #72]	@ (8004558 <TIM_Base_SetConfig+0x104>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d103      	bne.n	800451c <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	691a      	ldr	r2, [r3, #16]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2201      	movs	r2, #1
 8004520:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	691b      	ldr	r3, [r3, #16]
 8004526:	f003 0301 	and.w	r3, r3, #1
 800452a:	2b01      	cmp	r3, #1
 800452c:	d105      	bne.n	800453a <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	691b      	ldr	r3, [r3, #16]
 8004532:	f023 0201 	bic.w	r2, r3, #1
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	611a      	str	r2, [r3, #16]
  }
}
 800453a:	bf00      	nop
 800453c:	3714      	adds	r7, #20
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop
 8004548:	40012c00 	.word	0x40012c00
 800454c:	40000400 	.word	0x40000400
 8004550:	40014000 	.word	0x40014000
 8004554:	40014400 	.word	0x40014400
 8004558:	40014800 	.word	0x40014800

0800455c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800455c:	b480      	push	{r7}
 800455e:	b087      	sub	sp, #28
 8004560:	af00      	add	r7, sp, #0
 8004562:	60f8      	str	r0, [r7, #12]
 8004564:	60b9      	str	r1, [r7, #8]
 8004566:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	6a1b      	ldr	r3, [r3, #32]
 800456c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	6a1b      	ldr	r3, [r3, #32]
 8004572:	f023 0201 	bic.w	r2, r3, #1
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	699b      	ldr	r3, [r3, #24]
 800457e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004586:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	011b      	lsls	r3, r3, #4
 800458c:	693a      	ldr	r2, [r7, #16]
 800458e:	4313      	orrs	r3, r2
 8004590:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	f023 030a 	bic.w	r3, r3, #10
 8004598:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800459a:	697a      	ldr	r2, [r7, #20]
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	4313      	orrs	r3, r2
 80045a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	693a      	ldr	r2, [r7, #16]
 80045a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	697a      	ldr	r2, [r7, #20]
 80045ac:	621a      	str	r2, [r3, #32]
}
 80045ae:	bf00      	nop
 80045b0:	371c      	adds	r7, #28
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr

080045ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045ba:	b480      	push	{r7}
 80045bc:	b087      	sub	sp, #28
 80045be:	af00      	add	r7, sp, #0
 80045c0:	60f8      	str	r0, [r7, #12]
 80045c2:	60b9      	str	r1, [r7, #8]
 80045c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	6a1b      	ldr	r3, [r3, #32]
 80045ca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6a1b      	ldr	r3, [r3, #32]
 80045d0:	f023 0210 	bic.w	r2, r3, #16
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	699b      	ldr	r3, [r3, #24]
 80045dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80045e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	031b      	lsls	r3, r3, #12
 80045ea:	693a      	ldr	r2, [r7, #16]
 80045ec:	4313      	orrs	r3, r2
 80045ee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80045f6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	011b      	lsls	r3, r3, #4
 80045fc:	697a      	ldr	r2, [r7, #20]
 80045fe:	4313      	orrs	r3, r2
 8004600:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	693a      	ldr	r2, [r7, #16]
 8004606:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	697a      	ldr	r2, [r7, #20]
 800460c:	621a      	str	r2, [r3, #32]
}
 800460e:	bf00      	nop
 8004610:	371c      	adds	r7, #28
 8004612:	46bd      	mov	sp, r7
 8004614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004618:	4770      	bx	lr

0800461a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800461a:	b480      	push	{r7}
 800461c:	b085      	sub	sp, #20
 800461e:	af00      	add	r7, sp, #0
 8004620:	6078      	str	r0, [r7, #4]
 8004622:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004630:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004632:	683a      	ldr	r2, [r7, #0]
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	4313      	orrs	r3, r2
 8004638:	f043 0307 	orr.w	r3, r3, #7
 800463c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	68fa      	ldr	r2, [r7, #12]
 8004642:	609a      	str	r2, [r3, #8]
}
 8004644:	bf00      	nop
 8004646:	3714      	adds	r7, #20
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr

08004650 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004650:	b480      	push	{r7}
 8004652:	b087      	sub	sp, #28
 8004654:	af00      	add	r7, sp, #0
 8004656:	60f8      	str	r0, [r7, #12]
 8004658:	60b9      	str	r1, [r7, #8]
 800465a:	607a      	str	r2, [r7, #4]
 800465c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800466a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	021a      	lsls	r2, r3, #8
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	431a      	orrs	r2, r3
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	4313      	orrs	r3, r2
 8004678:	697a      	ldr	r2, [r7, #20]
 800467a:	4313      	orrs	r3, r2
 800467c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	697a      	ldr	r2, [r7, #20]
 8004682:	609a      	str	r2, [r3, #8]
}
 8004684:	bf00      	nop
 8004686:	371c      	adds	r7, #28
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr

08004690 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004690:	b480      	push	{r7}
 8004692:	b085      	sub	sp, #20
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d101      	bne.n	80046a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046a4:	2302      	movs	r3, #2
 80046a6:	e054      	b.n	8004752 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2202      	movs	r2, #2
 80046b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a24      	ldr	r2, [pc, #144]	@ (8004760 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d108      	bne.n	80046e4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80046d8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	68fa      	ldr	r2, [r7, #12]
 80046e0:	4313      	orrs	r3, r2
 80046e2:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	68fa      	ldr	r2, [r7, #12]
 80046f2:	4313      	orrs	r3, r2
 80046f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	68fa      	ldr	r2, [r7, #12]
 80046fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4a17      	ldr	r2, [pc, #92]	@ (8004760 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d00e      	beq.n	8004726 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004710:	d009      	beq.n	8004726 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a13      	ldr	r2, [pc, #76]	@ (8004764 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d004      	beq.n	8004726 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a11      	ldr	r2, [pc, #68]	@ (8004768 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d10c      	bne.n	8004740 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800472c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	68ba      	ldr	r2, [r7, #8]
 8004734:	4313      	orrs	r3, r2
 8004736:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	68ba      	ldr	r2, [r7, #8]
 800473e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	3714      	adds	r7, #20
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr
 800475e:	bf00      	nop
 8004760:	40012c00 	.word	0x40012c00
 8004764:	40000400 	.word	0x40000400
 8004768:	40014000 	.word	0x40014000

0800476c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b082      	sub	sp, #8
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d101      	bne.n	800477e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e040      	b.n	8004800 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004782:	2b00      	cmp	r3, #0
 8004784:	d106      	bne.n	8004794 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2200      	movs	r2, #0
 800478a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	f7fc fe02 	bl	8001398 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2224      	movs	r2, #36	@ 0x24
 8004798:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f022 0201 	bic.w	r2, r2, #1
 80047a8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d002      	beq.n	80047b8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80047b2:	6878      	ldr	r0, [r7, #4]
 80047b4:	f000 f9e8 	bl	8004b88 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f000 f8af 	bl	800491c <UART_SetConfig>
 80047be:	4603      	mov	r3, r0
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	d101      	bne.n	80047c8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e01b      	b.n	8004800 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	685a      	ldr	r2, [r3, #4]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80047d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	689a      	ldr	r2, [r3, #8]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80047e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f042 0201 	orr.w	r2, r2, #1
 80047f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	f000 fa67 	bl	8004ccc <UART_CheckIdleState>
 80047fe:	4603      	mov	r3, r0
}
 8004800:	4618      	mov	r0, r3
 8004802:	3708      	adds	r7, #8
 8004804:	46bd      	mov	sp, r7
 8004806:	bd80      	pop	{r7, pc}

08004808 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b08a      	sub	sp, #40	@ 0x28
 800480c:	af02      	add	r7, sp, #8
 800480e:	60f8      	str	r0, [r7, #12]
 8004810:	60b9      	str	r1, [r7, #8]
 8004812:	603b      	str	r3, [r7, #0]
 8004814:	4613      	mov	r3, r2
 8004816:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800481c:	2b20      	cmp	r3, #32
 800481e:	d177      	bne.n	8004910 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d002      	beq.n	800482c <HAL_UART_Transmit+0x24>
 8004826:	88fb      	ldrh	r3, [r7, #6]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d101      	bne.n	8004830 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	e070      	b.n	8004912 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2200      	movs	r2, #0
 8004834:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2221      	movs	r2, #33	@ 0x21
 800483c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800483e:	f7fc fefd 	bl	800163c <HAL_GetTick>
 8004842:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	88fa      	ldrh	r2, [r7, #6]
 8004848:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	88fa      	ldrh	r2, [r7, #6]
 8004850:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800485c:	d108      	bne.n	8004870 <HAL_UART_Transmit+0x68>
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	691b      	ldr	r3, [r3, #16]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d104      	bne.n	8004870 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004866:	2300      	movs	r3, #0
 8004868:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	61bb      	str	r3, [r7, #24]
 800486e:	e003      	b.n	8004878 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004874:	2300      	movs	r3, #0
 8004876:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004878:	e02f      	b.n	80048da <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	9300      	str	r3, [sp, #0]
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	2200      	movs	r2, #0
 8004882:	2180      	movs	r1, #128	@ 0x80
 8004884:	68f8      	ldr	r0, [r7, #12]
 8004886:	f000 fac9 	bl	8004e1c <UART_WaitOnFlagUntilTimeout>
 800488a:	4603      	mov	r3, r0
 800488c:	2b00      	cmp	r3, #0
 800488e:	d004      	beq.n	800489a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2220      	movs	r2, #32
 8004894:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004896:	2303      	movs	r3, #3
 8004898:	e03b      	b.n	8004912 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800489a:	69fb      	ldr	r3, [r7, #28]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d10b      	bne.n	80048b8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80048a0:	69bb      	ldr	r3, [r7, #24]
 80048a2:	881a      	ldrh	r2, [r3, #0]
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80048ac:	b292      	uxth	r2, r2
 80048ae:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80048b0:	69bb      	ldr	r3, [r7, #24]
 80048b2:	3302      	adds	r3, #2
 80048b4:	61bb      	str	r3, [r7, #24]
 80048b6:	e007      	b.n	80048c8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80048b8:	69fb      	ldr	r3, [r7, #28]
 80048ba:	781a      	ldrb	r2, [r3, #0]
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80048c2:	69fb      	ldr	r3, [r7, #28]
 80048c4:	3301      	adds	r3, #1
 80048c6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80048ce:	b29b      	uxth	r3, r3
 80048d0:	3b01      	subs	r3, #1
 80048d2:	b29a      	uxth	r2, r3
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d1c9      	bne.n	800487a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	9300      	str	r3, [sp, #0]
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	2200      	movs	r2, #0
 80048ee:	2140      	movs	r1, #64	@ 0x40
 80048f0:	68f8      	ldr	r0, [r7, #12]
 80048f2:	f000 fa93 	bl	8004e1c <UART_WaitOnFlagUntilTimeout>
 80048f6:	4603      	mov	r3, r0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d004      	beq.n	8004906 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2220      	movs	r2, #32
 8004900:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004902:	2303      	movs	r3, #3
 8004904:	e005      	b.n	8004912 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2220      	movs	r2, #32
 800490a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800490c:	2300      	movs	r3, #0
 800490e:	e000      	b.n	8004912 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004910:	2302      	movs	r3, #2
  }
}
 8004912:	4618      	mov	r0, r3
 8004914:	3720      	adds	r7, #32
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
	...

0800491c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b088      	sub	sp, #32
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004924:	2300      	movs	r3, #0
 8004926:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	689a      	ldr	r2, [r3, #8]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	691b      	ldr	r3, [r3, #16]
 8004930:	431a      	orrs	r2, r3
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	695b      	ldr	r3, [r3, #20]
 8004936:	431a      	orrs	r2, r3
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	69db      	ldr	r3, [r3, #28]
 800493c:	4313      	orrs	r3, r2
 800493e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	4b8a      	ldr	r3, [pc, #552]	@ (8004b70 <UART_SetConfig+0x254>)
 8004948:	4013      	ands	r3, r2
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	6812      	ldr	r2, [r2, #0]
 800494e:	6979      	ldr	r1, [r7, #20]
 8004950:	430b      	orrs	r3, r1
 8004952:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	68da      	ldr	r2, [r3, #12]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	430a      	orrs	r2, r1
 8004968:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	699b      	ldr	r3, [r3, #24]
 800496e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6a1b      	ldr	r3, [r3, #32]
 8004974:	697a      	ldr	r2, [r7, #20]
 8004976:	4313      	orrs	r3, r2
 8004978:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	697a      	ldr	r2, [r7, #20]
 800498a:	430a      	orrs	r2, r1
 800498c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a78      	ldr	r2, [pc, #480]	@ (8004b74 <UART_SetConfig+0x258>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d120      	bne.n	80049da <UART_SetConfig+0xbe>
 8004998:	4b77      	ldr	r3, [pc, #476]	@ (8004b78 <UART_SetConfig+0x25c>)
 800499a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800499c:	f003 0303 	and.w	r3, r3, #3
 80049a0:	2b03      	cmp	r3, #3
 80049a2:	d817      	bhi.n	80049d4 <UART_SetConfig+0xb8>
 80049a4:	a201      	add	r2, pc, #4	@ (adr r2, 80049ac <UART_SetConfig+0x90>)
 80049a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049aa:	bf00      	nop
 80049ac:	080049bd 	.word	0x080049bd
 80049b0:	080049c9 	.word	0x080049c9
 80049b4:	080049cf 	.word	0x080049cf
 80049b8:	080049c3 	.word	0x080049c3
 80049bc:	2300      	movs	r3, #0
 80049be:	77fb      	strb	r3, [r7, #31]
 80049c0:	e01d      	b.n	80049fe <UART_SetConfig+0xe2>
 80049c2:	2302      	movs	r3, #2
 80049c4:	77fb      	strb	r3, [r7, #31]
 80049c6:	e01a      	b.n	80049fe <UART_SetConfig+0xe2>
 80049c8:	2304      	movs	r3, #4
 80049ca:	77fb      	strb	r3, [r7, #31]
 80049cc:	e017      	b.n	80049fe <UART_SetConfig+0xe2>
 80049ce:	2308      	movs	r3, #8
 80049d0:	77fb      	strb	r3, [r7, #31]
 80049d2:	e014      	b.n	80049fe <UART_SetConfig+0xe2>
 80049d4:	2310      	movs	r3, #16
 80049d6:	77fb      	strb	r3, [r7, #31]
 80049d8:	e011      	b.n	80049fe <UART_SetConfig+0xe2>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a67      	ldr	r2, [pc, #412]	@ (8004b7c <UART_SetConfig+0x260>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d102      	bne.n	80049ea <UART_SetConfig+0xce>
 80049e4:	2300      	movs	r3, #0
 80049e6:	77fb      	strb	r3, [r7, #31]
 80049e8:	e009      	b.n	80049fe <UART_SetConfig+0xe2>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a64      	ldr	r2, [pc, #400]	@ (8004b80 <UART_SetConfig+0x264>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d102      	bne.n	80049fa <UART_SetConfig+0xde>
 80049f4:	2300      	movs	r3, #0
 80049f6:	77fb      	strb	r3, [r7, #31]
 80049f8:	e001      	b.n	80049fe <UART_SetConfig+0xe2>
 80049fa:	2310      	movs	r3, #16
 80049fc:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	69db      	ldr	r3, [r3, #28]
 8004a02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a06:	d15a      	bne.n	8004abe <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8004a08:	7ffb      	ldrb	r3, [r7, #31]
 8004a0a:	2b08      	cmp	r3, #8
 8004a0c:	d827      	bhi.n	8004a5e <UART_SetConfig+0x142>
 8004a0e:	a201      	add	r2, pc, #4	@ (adr r2, 8004a14 <UART_SetConfig+0xf8>)
 8004a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a14:	08004a39 	.word	0x08004a39
 8004a18:	08004a41 	.word	0x08004a41
 8004a1c:	08004a49 	.word	0x08004a49
 8004a20:	08004a5f 	.word	0x08004a5f
 8004a24:	08004a4f 	.word	0x08004a4f
 8004a28:	08004a5f 	.word	0x08004a5f
 8004a2c:	08004a5f 	.word	0x08004a5f
 8004a30:	08004a5f 	.word	0x08004a5f
 8004a34:	08004a57 	.word	0x08004a57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a38:	f7ff fa06 	bl	8003e48 <HAL_RCC_GetPCLK1Freq>
 8004a3c:	61b8      	str	r0, [r7, #24]
        break;
 8004a3e:	e013      	b.n	8004a68 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a40:	f7ff fa24 	bl	8003e8c <HAL_RCC_GetPCLK2Freq>
 8004a44:	61b8      	str	r0, [r7, #24]
        break;
 8004a46:	e00f      	b.n	8004a68 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a48:	4b4e      	ldr	r3, [pc, #312]	@ (8004b84 <UART_SetConfig+0x268>)
 8004a4a:	61bb      	str	r3, [r7, #24]
        break;
 8004a4c:	e00c      	b.n	8004a68 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a4e:	f7ff f99b 	bl	8003d88 <HAL_RCC_GetSysClockFreq>
 8004a52:	61b8      	str	r0, [r7, #24]
        break;
 8004a54:	e008      	b.n	8004a68 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a5a:	61bb      	str	r3, [r7, #24]
        break;
 8004a5c:	e004      	b.n	8004a68 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	77bb      	strb	r3, [r7, #30]
        break;
 8004a66:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004a68:	69bb      	ldr	r3, [r7, #24]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d074      	beq.n	8004b58 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004a6e:	69bb      	ldr	r3, [r7, #24]
 8004a70:	005a      	lsls	r2, r3, #1
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	085b      	lsrs	r3, r3, #1
 8004a78:	441a      	add	r2, r3
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a82:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	2b0f      	cmp	r3, #15
 8004a88:	d916      	bls.n	8004ab8 <UART_SetConfig+0x19c>
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a90:	d212      	bcs.n	8004ab8 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	b29b      	uxth	r3, r3
 8004a96:	f023 030f 	bic.w	r3, r3, #15
 8004a9a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	085b      	lsrs	r3, r3, #1
 8004aa0:	b29b      	uxth	r3, r3
 8004aa2:	f003 0307 	and.w	r3, r3, #7
 8004aa6:	b29a      	uxth	r2, r3
 8004aa8:	89fb      	ldrh	r3, [r7, #14]
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	89fa      	ldrh	r2, [r7, #14]
 8004ab4:	60da      	str	r2, [r3, #12]
 8004ab6:	e04f      	b.n	8004b58 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	77bb      	strb	r3, [r7, #30]
 8004abc:	e04c      	b.n	8004b58 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004abe:	7ffb      	ldrb	r3, [r7, #31]
 8004ac0:	2b08      	cmp	r3, #8
 8004ac2:	d828      	bhi.n	8004b16 <UART_SetConfig+0x1fa>
 8004ac4:	a201      	add	r2, pc, #4	@ (adr r2, 8004acc <UART_SetConfig+0x1b0>)
 8004ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aca:	bf00      	nop
 8004acc:	08004af1 	.word	0x08004af1
 8004ad0:	08004af9 	.word	0x08004af9
 8004ad4:	08004b01 	.word	0x08004b01
 8004ad8:	08004b17 	.word	0x08004b17
 8004adc:	08004b07 	.word	0x08004b07
 8004ae0:	08004b17 	.word	0x08004b17
 8004ae4:	08004b17 	.word	0x08004b17
 8004ae8:	08004b17 	.word	0x08004b17
 8004aec:	08004b0f 	.word	0x08004b0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004af0:	f7ff f9aa 	bl	8003e48 <HAL_RCC_GetPCLK1Freq>
 8004af4:	61b8      	str	r0, [r7, #24]
        break;
 8004af6:	e013      	b.n	8004b20 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004af8:	f7ff f9c8 	bl	8003e8c <HAL_RCC_GetPCLK2Freq>
 8004afc:	61b8      	str	r0, [r7, #24]
        break;
 8004afe:	e00f      	b.n	8004b20 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b00:	4b20      	ldr	r3, [pc, #128]	@ (8004b84 <UART_SetConfig+0x268>)
 8004b02:	61bb      	str	r3, [r7, #24]
        break;
 8004b04:	e00c      	b.n	8004b20 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b06:	f7ff f93f 	bl	8003d88 <HAL_RCC_GetSysClockFreq>
 8004b0a:	61b8      	str	r0, [r7, #24]
        break;
 8004b0c:	e008      	b.n	8004b20 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b12:	61bb      	str	r3, [r7, #24]
        break;
 8004b14:	e004      	b.n	8004b20 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8004b16:	2300      	movs	r3, #0
 8004b18:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	77bb      	strb	r3, [r7, #30]
        break;
 8004b1e:	bf00      	nop
    }

    if (pclk != 0U)
 8004b20:	69bb      	ldr	r3, [r7, #24]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d018      	beq.n	8004b58 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	085a      	lsrs	r2, r3, #1
 8004b2c:	69bb      	ldr	r3, [r7, #24]
 8004b2e:	441a      	add	r2, r3
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b38:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	2b0f      	cmp	r3, #15
 8004b3e:	d909      	bls.n	8004b54 <UART_SetConfig+0x238>
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b46:	d205      	bcs.n	8004b54 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	b29a      	uxth	r2, r3
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	60da      	str	r2, [r3, #12]
 8004b52:	e001      	b.n	8004b58 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2200      	movs	r2, #0
 8004b62:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004b64:	7fbb      	ldrb	r3, [r7, #30]
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3720      	adds	r7, #32
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}
 8004b6e:	bf00      	nop
 8004b70:	efff69f3 	.word	0xefff69f3
 8004b74:	40013800 	.word	0x40013800
 8004b78:	40021000 	.word	0x40021000
 8004b7c:	40004400 	.word	0x40004400
 8004b80:	40004800 	.word	0x40004800
 8004b84:	007a1200 	.word	0x007a1200

08004b88 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b083      	sub	sp, #12
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b94:	f003 0308 	and.w	r3, r3, #8
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d00a      	beq.n	8004bb2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	430a      	orrs	r2, r1
 8004bb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bb6:	f003 0301 	and.w	r3, r3, #1
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d00a      	beq.n	8004bd4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	430a      	orrs	r2, r1
 8004bd2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bd8:	f003 0302 	and.w	r3, r3, #2
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d00a      	beq.n	8004bf6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	430a      	orrs	r2, r1
 8004bf4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bfa:	f003 0304 	and.w	r3, r3, #4
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d00a      	beq.n	8004c18 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	430a      	orrs	r2, r1
 8004c16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c1c:	f003 0310 	and.w	r3, r3, #16
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d00a      	beq.n	8004c3a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	430a      	orrs	r2, r1
 8004c38:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c3e:	f003 0320 	and.w	r3, r3, #32
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d00a      	beq.n	8004c5c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	430a      	orrs	r2, r1
 8004c5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d01a      	beq.n	8004c9e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	430a      	orrs	r2, r1
 8004c7c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c86:	d10a      	bne.n	8004c9e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	430a      	orrs	r2, r1
 8004c9c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ca2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d00a      	beq.n	8004cc0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	430a      	orrs	r2, r1
 8004cbe:	605a      	str	r2, [r3, #4]
  }
}
 8004cc0:	bf00      	nop
 8004cc2:	370c      	adds	r7, #12
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr

08004ccc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b098      	sub	sp, #96	@ 0x60
 8004cd0:	af02      	add	r7, sp, #8
 8004cd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004cdc:	f7fc fcae 	bl	800163c <HAL_GetTick>
 8004ce0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 0308 	and.w	r3, r3, #8
 8004cec:	2b08      	cmp	r3, #8
 8004cee:	d12e      	bne.n	8004d4e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004cf0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004cf4:	9300      	str	r3, [sp, #0]
 8004cf6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f000 f88c 	bl	8004e1c <UART_WaitOnFlagUntilTimeout>
 8004d04:	4603      	mov	r3, r0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d021      	beq.n	8004d4e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d12:	e853 3f00 	ldrex	r3, [r3]
 8004d16:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d1e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	461a      	mov	r2, r3
 8004d26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d28:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d2a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d2c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d30:	e841 2300 	strex	r3, r2, [r1]
 8004d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d1e6      	bne.n	8004d0a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2220      	movs	r2, #32
 8004d40:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	e062      	b.n	8004e14 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f003 0304 	and.w	r3, r3, #4
 8004d58:	2b04      	cmp	r3, #4
 8004d5a:	d149      	bne.n	8004df0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d5c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004d60:	9300      	str	r3, [sp, #0]
 8004d62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d64:	2200      	movs	r2, #0
 8004d66:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f000 f856 	bl	8004e1c <UART_WaitOnFlagUntilTimeout>
 8004d70:	4603      	mov	r3, r0
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d03c      	beq.n	8004df0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d7e:	e853 3f00 	ldrex	r3, [r3]
 8004d82:	623b      	str	r3, [r7, #32]
   return(result);
 8004d84:	6a3b      	ldr	r3, [r7, #32]
 8004d86:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	461a      	mov	r2, r3
 8004d92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d94:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d96:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d98:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d9c:	e841 2300 	strex	r3, r2, [r1]
 8004da0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d1e6      	bne.n	8004d76 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	3308      	adds	r3, #8
 8004dae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	e853 3f00 	ldrex	r3, [r3]
 8004db6:	60fb      	str	r3, [r7, #12]
   return(result);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f023 0301 	bic.w	r3, r3, #1
 8004dbe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	3308      	adds	r3, #8
 8004dc6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004dc8:	61fa      	str	r2, [r7, #28]
 8004dca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dcc:	69b9      	ldr	r1, [r7, #24]
 8004dce:	69fa      	ldr	r2, [r7, #28]
 8004dd0:	e841 2300 	strex	r3, r2, [r1]
 8004dd4:	617b      	str	r3, [r7, #20]
   return(result);
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d1e5      	bne.n	8004da8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2220      	movs	r2, #32
 8004de0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2200      	movs	r2, #0
 8004de8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004dec:	2303      	movs	r3, #3
 8004dee:	e011      	b.n	8004e14 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2220      	movs	r2, #32
 8004df4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2220      	movs	r2, #32
 8004dfa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004e12:	2300      	movs	r3, #0
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3758      	adds	r7, #88	@ 0x58
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}

08004e1c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b084      	sub	sp, #16
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	60f8      	str	r0, [r7, #12]
 8004e24:	60b9      	str	r1, [r7, #8]
 8004e26:	603b      	str	r3, [r7, #0]
 8004e28:	4613      	mov	r3, r2
 8004e2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e2c:	e04f      	b.n	8004ece <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e2e:	69bb      	ldr	r3, [r7, #24]
 8004e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e34:	d04b      	beq.n	8004ece <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e36:	f7fc fc01 	bl	800163c <HAL_GetTick>
 8004e3a:	4602      	mov	r2, r0
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	1ad3      	subs	r3, r2, r3
 8004e40:	69ba      	ldr	r2, [r7, #24]
 8004e42:	429a      	cmp	r2, r3
 8004e44:	d302      	bcc.n	8004e4c <UART_WaitOnFlagUntilTimeout+0x30>
 8004e46:	69bb      	ldr	r3, [r7, #24]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d101      	bne.n	8004e50 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004e4c:	2303      	movs	r3, #3
 8004e4e:	e04e      	b.n	8004eee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 0304 	and.w	r3, r3, #4
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d037      	beq.n	8004ece <UART_WaitOnFlagUntilTimeout+0xb2>
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	2b80      	cmp	r3, #128	@ 0x80
 8004e62:	d034      	beq.n	8004ece <UART_WaitOnFlagUntilTimeout+0xb2>
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	2b40      	cmp	r3, #64	@ 0x40
 8004e68:	d031      	beq.n	8004ece <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	69db      	ldr	r3, [r3, #28]
 8004e70:	f003 0308 	and.w	r3, r3, #8
 8004e74:	2b08      	cmp	r3, #8
 8004e76:	d110      	bne.n	8004e9a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	2208      	movs	r2, #8
 8004e7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e80:	68f8      	ldr	r0, [r7, #12]
 8004e82:	f000 f838 	bl	8004ef6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2208      	movs	r2, #8
 8004e8a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2200      	movs	r2, #0
 8004e92:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	e029      	b.n	8004eee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	69db      	ldr	r3, [r3, #28]
 8004ea0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ea4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ea8:	d111      	bne.n	8004ece <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004eb2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004eb4:	68f8      	ldr	r0, [r7, #12]
 8004eb6:	f000 f81e 	bl	8004ef6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2220      	movs	r2, #32
 8004ebe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004eca:	2303      	movs	r3, #3
 8004ecc:	e00f      	b.n	8004eee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	69da      	ldr	r2, [r3, #28]
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	4013      	ands	r3, r2
 8004ed8:	68ba      	ldr	r2, [r7, #8]
 8004eda:	429a      	cmp	r2, r3
 8004edc:	bf0c      	ite	eq
 8004ede:	2301      	moveq	r3, #1
 8004ee0:	2300      	movne	r3, #0
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	461a      	mov	r2, r3
 8004ee6:	79fb      	ldrb	r3, [r7, #7]
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d0a0      	beq.n	8004e2e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004eec:	2300      	movs	r3, #0
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3710      	adds	r7, #16
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}

08004ef6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ef6:	b480      	push	{r7}
 8004ef8:	b095      	sub	sp, #84	@ 0x54
 8004efa:	af00      	add	r7, sp, #0
 8004efc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f06:	e853 3f00 	ldrex	r3, [r3]
 8004f0a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f0e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	461a      	mov	r2, r3
 8004f1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f1c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f1e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f20:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f22:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f24:	e841 2300 	strex	r3, r2, [r1]
 8004f28:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d1e6      	bne.n	8004efe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	3308      	adds	r3, #8
 8004f36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f38:	6a3b      	ldr	r3, [r7, #32]
 8004f3a:	e853 3f00 	ldrex	r3, [r3]
 8004f3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f40:	69fb      	ldr	r3, [r7, #28]
 8004f42:	f023 0301 	bic.w	r3, r3, #1
 8004f46:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	3308      	adds	r3, #8
 8004f4e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f50:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f52:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f58:	e841 2300 	strex	r3, r2, [r1]
 8004f5c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d1e5      	bne.n	8004f30 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d118      	bne.n	8004f9e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	e853 3f00 	ldrex	r3, [r3]
 8004f78:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	f023 0310 	bic.w	r3, r3, #16
 8004f80:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	461a      	mov	r2, r3
 8004f88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f8a:	61bb      	str	r3, [r7, #24]
 8004f8c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f8e:	6979      	ldr	r1, [r7, #20]
 8004f90:	69ba      	ldr	r2, [r7, #24]
 8004f92:	e841 2300 	strex	r3, r2, [r1]
 8004f96:	613b      	str	r3, [r7, #16]
   return(result);
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d1e6      	bne.n	8004f6c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2220      	movs	r2, #32
 8004fa2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004fb2:	bf00      	nop
 8004fb4:	3754      	adds	r7, #84	@ 0x54
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr

08004fbe <memset>:
 8004fbe:	4402      	add	r2, r0
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d100      	bne.n	8004fc8 <memset+0xa>
 8004fc6:	4770      	bx	lr
 8004fc8:	f803 1b01 	strb.w	r1, [r3], #1
 8004fcc:	e7f9      	b.n	8004fc2 <memset+0x4>
	...

08004fd0 <__libc_init_array>:
 8004fd0:	b570      	push	{r4, r5, r6, lr}
 8004fd2:	4d0d      	ldr	r5, [pc, #52]	@ (8005008 <__libc_init_array+0x38>)
 8004fd4:	4c0d      	ldr	r4, [pc, #52]	@ (800500c <__libc_init_array+0x3c>)
 8004fd6:	1b64      	subs	r4, r4, r5
 8004fd8:	10a4      	asrs	r4, r4, #2
 8004fda:	2600      	movs	r6, #0
 8004fdc:	42a6      	cmp	r6, r4
 8004fde:	d109      	bne.n	8004ff4 <__libc_init_array+0x24>
 8004fe0:	4d0b      	ldr	r5, [pc, #44]	@ (8005010 <__libc_init_array+0x40>)
 8004fe2:	4c0c      	ldr	r4, [pc, #48]	@ (8005014 <__libc_init_array+0x44>)
 8004fe4:	f000 f826 	bl	8005034 <_init>
 8004fe8:	1b64      	subs	r4, r4, r5
 8004fea:	10a4      	asrs	r4, r4, #2
 8004fec:	2600      	movs	r6, #0
 8004fee:	42a6      	cmp	r6, r4
 8004ff0:	d105      	bne.n	8004ffe <__libc_init_array+0x2e>
 8004ff2:	bd70      	pop	{r4, r5, r6, pc}
 8004ff4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ff8:	4798      	blx	r3
 8004ffa:	3601      	adds	r6, #1
 8004ffc:	e7ee      	b.n	8004fdc <__libc_init_array+0xc>
 8004ffe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005002:	4798      	blx	r3
 8005004:	3601      	adds	r6, #1
 8005006:	e7f2      	b.n	8004fee <__libc_init_array+0x1e>
 8005008:	08005214 	.word	0x08005214
 800500c:	08005214 	.word	0x08005214
 8005010:	08005214 	.word	0x08005214
 8005014:	08005218 	.word	0x08005218

08005018 <memcpy>:
 8005018:	440a      	add	r2, r1
 800501a:	4291      	cmp	r1, r2
 800501c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005020:	d100      	bne.n	8005024 <memcpy+0xc>
 8005022:	4770      	bx	lr
 8005024:	b510      	push	{r4, lr}
 8005026:	f811 4b01 	ldrb.w	r4, [r1], #1
 800502a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800502e:	4291      	cmp	r1, r2
 8005030:	d1f9      	bne.n	8005026 <memcpy+0xe>
 8005032:	bd10      	pop	{r4, pc}

08005034 <_init>:
 8005034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005036:	bf00      	nop
 8005038:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800503a:	bc08      	pop	{r3}
 800503c:	469e      	mov	lr, r3
 800503e:	4770      	bx	lr

08005040 <_fini>:
 8005040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005042:	bf00      	nop
 8005044:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005046:	bc08      	pop	{r3}
 8005048:	469e      	mov	lr, r3
 800504a:	4770      	bx	lr
