/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Dec  1 06:17:36 2016
 *                 Full Compile MD5 Checksum  d77d353b4fd33f3b3eb763c0ec6d13e9
 *                     (minus title and desc)
 *                 MD5 Checksum               b9f56ca31bb855d1e4c37875f6b45457
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_AVS_CPU_CORE_REGS_H__
#define BCHP_AVS_CPU_CORE_REGS_H__

/***************************************************************************
 *AVS_CPU_CORE_REGS - CPU Core Registers
 ***************************************************************************/
#define BCHP_AVS_CPU_CORE_REGS_R0                0x204c8000 /* [RO][32] General Purpose Core Register R0 */
#define BCHP_AVS_CPU_CORE_REGS_R1                0x204c8004 /* [RO][32] General Purpose Core Register R1 */
#define BCHP_AVS_CPU_CORE_REGS_R2                0x204c8008 /* [RO][32] General Purpose Core Register R2 */
#define BCHP_AVS_CPU_CORE_REGS_R3                0x204c800c /* [RO][32] General Purpose Core Register R3 */
#define BCHP_AVS_CPU_CORE_REGS_R4                0x204c8010 /* [RO][32] General Purpose Core Register R4 */
#define BCHP_AVS_CPU_CORE_REGS_R5                0x204c8014 /* [RO][32] General Purpose Core Register R5 */
#define BCHP_AVS_CPU_CORE_REGS_R6                0x204c8018 /* [RO][32] General Purpose Core Register R6 */
#define BCHP_AVS_CPU_CORE_REGS_R7                0x204c801c /* [RO][32] General Purpose Core Register R7 */
#define BCHP_AVS_CPU_CORE_REGS_R8                0x204c8020 /* [RO][32] General Purpose Core Register R8 */
#define BCHP_AVS_CPU_CORE_REGS_R9                0x204c8024 /* [RO][32] General Purpose Core Register R9 */
#define BCHP_AVS_CPU_CORE_REGS_R10               0x204c8028 /* [RO][32] General Purpose Core Register R10 */
#define BCHP_AVS_CPU_CORE_REGS_R11               0x204c802c /* [RO][32] General Purpose Core Register R11 */
#define BCHP_AVS_CPU_CORE_REGS_R12               0x204c8030 /* [RO][32] General Purpose Core Register R12 */
#define BCHP_AVS_CPU_CORE_REGS_R13               0x204c8034 /* [RO][32] General Purpose Core Register R13 */
#define BCHP_AVS_CPU_CORE_REGS_R14               0x204c8038 /* [RO][32] General Purpose Core Register R14 */
#define BCHP_AVS_CPU_CORE_REGS_R15               0x204c803c /* [RO][32] General Purpose Core Register R15 */
#define BCHP_AVS_CPU_CORE_REGS_R16               0x204c8040 /* [RO][32] General Purpose Core Register R16 */
#define BCHP_AVS_CPU_CORE_REGS_R17               0x204c8044 /* [RO][32] General Purpose Core Register R17 */
#define BCHP_AVS_CPU_CORE_REGS_R18               0x204c8048 /* [RO][32] General Purpose Core Register R18 */
#define BCHP_AVS_CPU_CORE_REGS_R19               0x204c804c /* [RO][32] General Purpose Core Register R19 */
#define BCHP_AVS_CPU_CORE_REGS_R20               0x204c8050 /* [RO][32] General Purpose Core Register R20 */
#define BCHP_AVS_CPU_CORE_REGS_R21               0x204c8054 /* [RO][32] General Purpose Core Register R21 */
#define BCHP_AVS_CPU_CORE_REGS_R22               0x204c8058 /* [RO][32] General Purpose Core Register R22 */
#define BCHP_AVS_CPU_CORE_REGS_R23               0x204c805c /* [RO][32] General Purpose Core Register R23 */
#define BCHP_AVS_CPU_CORE_REGS_R24               0x204c8060 /* [RO][32] General Purpose Core Register R24 */
#define BCHP_AVS_CPU_CORE_REGS_R25               0x204c8064 /* [RO][32] General Purpose Core Register R25 */
#define BCHP_AVS_CPU_CORE_REGS_R26               0x204c8068 /* [RO][32] Global Pointer Register R26 */
#define BCHP_AVS_CPU_CORE_REGS_R27               0x204c806c /* [RO][32] Frame Pointer Register R27 */
#define BCHP_AVS_CPU_CORE_REGS_R28               0x204c8070 /* [RO][32] Stack Pointer Register R28 */
#define BCHP_AVS_CPU_CORE_REGS_R29               0x204c8074 /* [RO][32] Level 1 Interrupt Link Register R29 */
#define BCHP_AVS_CPU_CORE_REGS_R30               0x204c8078 /* [RO][32] Level 2 Interrupt Link Register R30 */
#define BCHP_AVS_CPU_CORE_REGS_R31               0x204c807c /* [RO][32] Branch Link Register R31 */
#define BCHP_AVS_CPU_CORE_REGS_R60               0x204c80f0 /* [RO][32] Loop Count Register  R60 */
#define BCHP_AVS_CPU_CORE_REGS_R61               0x204c80f4 /* [RO][32] Long Immediate Data Indicator Register R61 */
#define BCHP_AVS_CPU_CORE_REGS_R63               0x204c80fc /* [RO][32] Loop counter Register R63 */

/***************************************************************************
 *R0 - General Purpose Core Register R0
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R0 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R0_WORD_MASK                        0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R0_WORD_SHIFT                       0

/***************************************************************************
 *R1 - General Purpose Core Register R1
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R1 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R1_WORD_MASK                        0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R1_WORD_SHIFT                       0

/***************************************************************************
 *R2 - General Purpose Core Register R2
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R2 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R2_WORD_MASK                        0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R2_WORD_SHIFT                       0

/***************************************************************************
 *R3 - General Purpose Core Register R3
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R3 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R3_WORD_MASK                        0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R3_WORD_SHIFT                       0

/***************************************************************************
 *R4 - General Purpose Core Register R4
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R4 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R4_WORD_MASK                        0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R4_WORD_SHIFT                       0

/***************************************************************************
 *R5 - General Purpose Core Register R5
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R5 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R5_WORD_MASK                        0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R5_WORD_SHIFT                       0

/***************************************************************************
 *R6 - General Purpose Core Register R6
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R6 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R6_WORD_MASK                        0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R6_WORD_SHIFT                       0

/***************************************************************************
 *R7 - General Purpose Core Register R7
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R7 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R7_WORD_MASK                        0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R7_WORD_SHIFT                       0

/***************************************************************************
 *R8 - General Purpose Core Register R8
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R8 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R8_WORD_MASK                        0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R8_WORD_SHIFT                       0

/***************************************************************************
 *R9 - General Purpose Core Register R9
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R9 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R9_WORD_MASK                        0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R9_WORD_SHIFT                       0

/***************************************************************************
 *R10 - General Purpose Core Register R10
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R10 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R10_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R10_WORD_SHIFT                      0

/***************************************************************************
 *R11 - General Purpose Core Register R11
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R11 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R11_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R11_WORD_SHIFT                      0

/***************************************************************************
 *R12 - General Purpose Core Register R12
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R12 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R12_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R12_WORD_SHIFT                      0

/***************************************************************************
 *R13 - General Purpose Core Register R13
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R13 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R13_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R13_WORD_SHIFT                      0

/***************************************************************************
 *R14 - General Purpose Core Register R14
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R14 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R14_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R14_WORD_SHIFT                      0

/***************************************************************************
 *R15 - General Purpose Core Register R15
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R15 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R15_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R15_WORD_SHIFT                      0

/***************************************************************************
 *R16 - General Purpose Core Register R16
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R16 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R16_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R16_WORD_SHIFT                      0

/***************************************************************************
 *R17 - General Purpose Core Register R17
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R17 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R17_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R17_WORD_SHIFT                      0

/***************************************************************************
 *R18 - General Purpose Core Register R18
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R18 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R18_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R18_WORD_SHIFT                      0

/***************************************************************************
 *R19 - General Purpose Core Register R19
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R19 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R19_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R19_WORD_SHIFT                      0

/***************************************************************************
 *R20 - General Purpose Core Register R20
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R20 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R20_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R20_WORD_SHIFT                      0

/***************************************************************************
 *R21 - General Purpose Core Register R21
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R21 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R21_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R21_WORD_SHIFT                      0

/***************************************************************************
 *R22 - General Purpose Core Register R22
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R22 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R22_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R22_WORD_SHIFT                      0

/***************************************************************************
 *R23 - General Purpose Core Register R23
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R23 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R23_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R23_WORD_SHIFT                      0

/***************************************************************************
 *R24 - General Purpose Core Register R24
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R24 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R24_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R24_WORD_SHIFT                      0

/***************************************************************************
 *R25 - General Purpose Core Register R25
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R25 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R25_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R25_WORD_SHIFT                      0

/***************************************************************************
 *R26 - Global Pointer Register R26
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R26 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R26_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R26_WORD_SHIFT                      0

/***************************************************************************
 *R27 - Frame Pointer Register R27
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R27 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R27_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R27_WORD_SHIFT                      0

/***************************************************************************
 *R28 - Stack Pointer Register R28
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R28 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R28_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R28_WORD_SHIFT                      0

/***************************************************************************
 *R29 - Level 1 Interrupt Link Register R29
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R29 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R29_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R29_WORD_SHIFT                      0

/***************************************************************************
 *R30 - Level 2 Interrupt Link Register R30
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R30 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R30_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R30_WORD_SHIFT                      0

/***************************************************************************
 *R31 - Branch Link Register R31
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R31 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R31_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R31_WORD_SHIFT                      0

/***************************************************************************
 *R60 - Loop Count Register  R60
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R60 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R60_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R60_WORD_SHIFT                      0

/***************************************************************************
 *R61 - Long Immediate Data Indicator Register R61
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R61 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R61_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R61_WORD_SHIFT                      0

/***************************************************************************
 *R63 - Loop counter Register R63
 ***************************************************************************/
/* AVS_CPU_CORE_REGS :: R63 :: WORD [31:00] */
#define BCHP_AVS_CPU_CORE_REGS_R63_WORD_MASK                       0xffffffff
#define BCHP_AVS_CPU_CORE_REGS_R63_WORD_SHIFT                      0

#endif /* #ifndef BCHP_AVS_CPU_CORE_REGS_H__ */

/* End of File */
