5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd mbit_sel2.vcd -o mbit_sel2.cdd -v mbit_sel2.v
3 0 $root $root NA 0 0
3 0 main main mbit_sel2.v 1 24
2 1 7 100010 3 1 c 0 0 b
2 2 7 b000b 0 0 20408 0 0 32 64 1e01 f00 f00 f00 f00 f00 f00 f00
2 3 7 90009 0 0 20408 0 0 32 64 2d04 f00 f00 f00 f00 f00 f00 f00
2 4 7 7000c 0 24 400 2 3 a
2 5 7 70010 3 35 f00e 1 4
2 6 8 100010 2 1 c 0 0 c
2 7 8 90009 0 0 20400 0 0 32 64 0 0 0 0 0 0 0 0
2 8 8 7000a 0 23 400 0 7 a
2 9 8 70010 2 35 f00e 6 8
1 a 0 3 3000b 3 1 362a
1 b 0 4 3000b 2 1 130a
1 c 0 5 3000b 1 1 1002
4 5 5 5
4 9 9 9
