{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1740413818341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1740413818341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 24 13:16:58 2025 " "Processing started: Mon Feb 24 13:16:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1740413818341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1740413818341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV_OAC -c RISCV_OAC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_OAC -c RISCV_OAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1740413818341 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1740413818570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XREGS-Behavioral " "Found design unit 1: XREGS-Behavioral" {  } { { "XREGS.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/XREGS.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740413818830 ""} { "Info" "ISGN_ENTITY_NAME" "1 XREGS " "Found entity 1: XREGS" {  } { { "XREGS.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/XREGS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740413818830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740413818830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ularv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ularv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Behavioral " "Found design unit 1: ULA-Behavioral" {  } { { "ulaRV.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ulaRV.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740413818834 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ulaRV.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ulaRV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740413818834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740413818834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_rv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_rv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_rv-rtl " "Found design unit 1: rom_rv-rtl" {  } { { "rom_rv.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/rom_rv.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740413818834 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_rv " "Found entity 1: rom_rv" {  } { { "rom_rv.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/rom_rv.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740413818834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740413818834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_rv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_rv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_rv-rtl " "Found design unit 1: ram_rv-rtl" {  } { { "ram_rv.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ram_rv.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740413818834 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_rv " "Found entity 1: ram_rv" {  } { { "ram_rv.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ram_rv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740413818834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740413818834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genimm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genimm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genImm32-bhv " "Found design unit 1: genImm32-bhv" {  } { { "genImm32.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/genImm32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740413818840 ""} { "Info" "ISGN_ENTITY_NAME" "1 genImm32 " "Found entity 1: genImm32" {  } { { "genImm32.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/genImm32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740413818840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740413818840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v_uniciclo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc_v_uniciclo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_V_Uniciclo-Behavioral " "Found design unit 1: RISC_V_Uniciclo-Behavioral" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740413818840 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Uniciclo " "Found entity 1: RISC_V_Uniciclo" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740413818840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740413818840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "ControlUnit.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ControlUnit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740413818840 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ControlUnit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740413818840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740413818840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Control-Behavioral " "Found design unit 1: ALU_Control-Behavioral" {  } { { "ALU_Control.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ALU_Control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740413818840 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "ALU_Control.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ALU_Control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740413818840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740413818840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavioral " "Found design unit 1: PC-Behavioral" {  } { { "PC.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740413818840 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740413818840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740413818840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v_uniciclo_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc_v_uniciclo_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_V_Uniciclo_TB-Behavioral " "Found design unit 1: RISC_V_Uniciclo_TB-Behavioral" {  } { { "RISC_V_Uniciclo_TB.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740413818840 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Uniciclo_TB " "Found entity 1: RISC_V_Uniciclo_TB" {  } { { "RISC_V_Uniciclo_TB.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740413818840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740413818840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-Behavioral " "Found design unit 1: mux_2to1-Behavioral" {  } { { "mux_2to1.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/mux_2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740413818850 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/mux_2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740413818850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740413818850 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_Uniciclo " "Elaborating entity \"RISC_V_Uniciclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1740413818871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:dp_pc_reg " "Elaborating entity \"PC\" for hierarchy \"PC:dp_pc_reg\"" {  } { { "RISC_V_Uniciclo.vhd" "dp_pc_reg" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740413818902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_rv rom_rv:dp_instr_mem " "Elaborating entity \"rom_rv\" for hierarchy \"rom_rv:dp_instr_mem\"" {  } { { "RISC_V_Uniciclo.vhd" "dp_instr_mem" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740413818906 ""}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "open_status rom_rv.vhd(25) " "VHDL Variable Declaration warning at rom_rv.vhd(25): used default initial value for variable \"open_status\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "rom_rv.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/rom_rv.vhd" 25 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1740413818906 "|RISC_V_Uniciclo|rom_rv:dp_instr_mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem rom_rv.vhd(53) " "VHDL Process Statement warning at rom_rv.vhd(53): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom_rv.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/rom_rv.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1740413818906 "|RISC_V_Uniciclo|rom_rv:dp_instr_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:dp_control " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:dp_control\"" {  } { { "RISC_V_Uniciclo.vhd" "dp_control" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740413818909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genImm32 genImm32:dp_imm_gen " "Elaborating entity \"genImm32\" for hierarchy \"genImm32:dp_imm_gen\"" {  } { { "RISC_V_Uniciclo.vhd" "dp_imm_gen" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740413818910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:dp_alu_control " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:dp_alu_control\"" {  } { { "RISC_V_Uniciclo.vhd" "dp_alu_control" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740413818910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XREGS XREGS:dp_regs " "Elaborating entity \"XREGS\" for hierarchy \"XREGS:dp_regs\"" {  } { { "RISC_V_Uniciclo.vhd" "dp_regs" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740413818913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:dp_alu " "Elaborating entity \"ULA\" for hierarchy \"ULA:dp_alu\"" {  } { { "RISC_V_Uniciclo.vhd" "dp_alu" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740413818913 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_internal ulaRV.vhd(78) " "VHDL Process Statement warning at ulaRV.vhd(78): signal \"result_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ulaRV.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ulaRV.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1740413818920 "|RISC_V_Uniciclo|ULA:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_internal ulaRV.vhd(81) " "VHDL Process Statement warning at ulaRV.vhd(81): signal \"result_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ulaRV.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/ulaRV.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1740413818920 "|RISC_V_Uniciclo|ULA:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_rv ram_rv:dp_data_mem " "Elaborating entity \"ram_rv\" for hierarchy \"ram_rv:dp_data_mem\"" {  } { { "RISC_V_Uniciclo.vhd" "dp_data_mem" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740413818920 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1740413825206 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[0\] GND " "Pin \"pc_out\[0\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|pc_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[1\] GND " "Pin \"pc_out\[1\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|pc_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[0\] GND " "Pin \"data_to_memory\[0\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[1\] GND " "Pin \"data_to_memory\[1\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[2\] GND " "Pin \"data_to_memory\[2\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[3\] GND " "Pin \"data_to_memory\[3\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[4\] GND " "Pin \"data_to_memory\[4\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[5\] GND " "Pin \"data_to_memory\[5\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[6\] GND " "Pin \"data_to_memory\[6\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[7\] GND " "Pin \"data_to_memory\[7\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[8\] GND " "Pin \"data_to_memory\[8\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[9\] GND " "Pin \"data_to_memory\[9\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[10\] GND " "Pin \"data_to_memory\[10\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[11\] GND " "Pin \"data_to_memory\[11\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[12\] GND " "Pin \"data_to_memory\[12\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[13\] GND " "Pin \"data_to_memory\[13\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[14\] GND " "Pin \"data_to_memory\[14\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[15\] GND " "Pin \"data_to_memory\[15\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[16\] GND " "Pin \"data_to_memory\[16\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[17\] GND " "Pin \"data_to_memory\[17\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[18\] GND " "Pin \"data_to_memory\[18\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[19\] GND " "Pin \"data_to_memory\[19\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[20\] GND " "Pin \"data_to_memory\[20\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[21\] GND " "Pin \"data_to_memory\[21\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[22\] GND " "Pin \"data_to_memory\[22\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[23\] GND " "Pin \"data_to_memory\[23\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[24\] GND " "Pin \"data_to_memory\[24\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[25\] GND " "Pin \"data_to_memory\[25\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[26\] GND " "Pin \"data_to_memory\[26\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[27\] GND " "Pin \"data_to_memory\[27\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[28\] GND " "Pin \"data_to_memory\[28\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[29\] GND " "Pin \"data_to_memory\[29\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[30\] GND " "Pin \"data_to_memory\[30\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_to_memory\[31\] GND " "Pin \"data_to_memory\[31\]\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|data_to_memory[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_write_enable GND " "Pin \"memory_write_enable\" is stuck at GND" {  } { { "RISC_V_Uniciclo.vhd" "" { Text "C:/altera/OAC/RISC-V-OAC/RISC_V_Uniciclo.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1740413825233 "|RISC_V_Uniciclo|memory_write_enable"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1740413825233 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1740413825300 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1740413825490 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1740413826140 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1740413826140 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1740413826864 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1740413826864 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1740413826864 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1740413826864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4932 " "Peak virtual memory: 4932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1740413826890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 24 13:17:06 2025 " "Processing ended: Mon Feb 24 13:17:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1740413826890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1740413826890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1740413826890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1740413826890 ""}
