DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "std"
unitName "textio"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "ieee"
unitName "std_logic_textio"
)
]
libraryRefs [
"ieee"
"std"
]
)
version "25.1"
appVersion "2010.2a (Build 7)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 626,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 130,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "aMemAddr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 21
suid 583,0
)
)
uid 4862,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "aMemAddr0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 6
suid 584,0
)
)
uid 4864,0
)
*16 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "aMemAddr1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 7
suid 585,0
)
)
uid 4866,0
)
*17 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "aMemRdData"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 8
suid 586,0
)
)
uid 4868,0
)
*18 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "aMemRdData0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 22
suid 587,0
)
)
uid 4870,0
)
*19 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "aMemRdData1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 23
suid 588,0
)
)
uid 4872,0
)
*20 (LogPort
port (LogicalPort
m 1
decl (Decl
n "aMemRead"
t "std_logic"
o 24
suid 589,0
)
)
uid 4874,0
)
*21 (LogPort
port (LogicalPort
decl (Decl
n "aMemRead0"
t "std_logic"
o 9
suid 590,0
)
)
uid 4876,0
)
*22 (LogPort
port (LogicalPort
decl (Decl
n "aMemRead1"
t "std_logic"
o 10
suid 591,0
)
)
uid 4878,0
)
*23 (LogPort
port (LogicalPort
m 1
decl (Decl
n "aMemWrData"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 36
suid 592,0
)
)
uid 4880,0
)
*24 (LogPort
port (LogicalPort
decl (Decl
n "aMemWrData0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
suid 593,0
)
)
uid 4882,0
)
*25 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "aMemWrData1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 12
suid 594,0
)
)
uid 4884,0
)
*26 (LogPort
port (LogicalPort
m 1
decl (Decl
n "aMemWrite"
t "std_logic"
o 25
suid 595,0
)
)
uid 4886,0
)
*27 (LogPort
port (LogicalPort
decl (Decl
n "aMemWrite0"
t "std_logic"
o 13
suid 596,0
)
)
uid 4888,0
)
*28 (LogPort
port (LogicalPort
decl (Decl
n "aMemWrite1"
t "std_logic"
o 14
suid 597,0
)
)
uid 4890,0
)
*29 (LogPort
port (LogicalPort
decl (Decl
n "busy"
t "std_logic"
o 15
suid 598,0
)
)
uid 4892,0
)
*30 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "cMemAddr0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 26
suid 599,0
)
)
uid 4894,0
)
*31 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "cMemAddr1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 27
suid 600,0
)
)
uid 4896,0
)
*32 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "cMemData0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
suid 601,0
)
)
uid 4898,0
)
*33 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "cMemData1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 34
suid 602,0
)
)
uid 4900,0
)
*34 (LogPort
port (LogicalPort
decl (Decl
n "cMemHit0"
t "std_logic"
o 17
suid 603,0
)
)
uid 4902,0
)
*35 (LogPort
port (LogicalPort
decl (Decl
n "cMemHit1"
t "std_logic"
o 35
suid 604,0
)
)
uid 4904,0
)
*36 (LogPort
port (LogicalPort
m 1
decl (Decl
n "cMemSnoopEn0"
t "std_logic"
o 28
suid 605,0
)
)
uid 4906,0
)
*37 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "cMemSnoopEn1"
t "std_logic"
o 29
suid 606,0
)
)
uid 4908,0
)
*38 (LogPort
port (LogicalPort
m 1
decl (Decl
n "cMemWait0"
t "std_logic"
o 30
suid 607,0
)
)
uid 4910,0
)
*39 (LogPort
port (LogicalPort
m 1
decl (Decl
n "cMemWait1"
t "std_logic"
o 31
suid 608,0
)
)
uid 4912,0
)
*40 (LogPort
port (LogicalPort
m 1
decl (Decl
n "cRdX0"
t "std_logic"
o 43
suid 609,0
)
)
uid 4914,0
)
*41 (LogPort
port (LogicalPort
m 1
decl (Decl
n "cRdX1"
t "std_logic"
o 44
suid 610,0
)
)
uid 4916,0
)
*42 (LogPort
port (LogicalPort
m 1
decl (Decl
n "cWait0"
t "std_logic"
o 32
suid 611,0
)
)
uid 4918,0
)
*43 (LogPort
port (LogicalPort
m 1
decl (Decl
n "cWait1"
t "std_logic"
o 33
suid 612,0
)
)
uid 4920,0
)
*44 (LogPort
port (LogicalPort
decl (Decl
n "finalHalt0"
t "std_logic"
o 18
suid 613,0
)
)
uid 4922,0
)
*45 (LogPort
port (LogicalPort
decl (Decl
n "finalHalt1"
t "std_logic"
o 19
suid 614,0
)
)
uid 4924,0
)
*46 (LogPort
port (LogicalPort
m 1
decl (Decl
n "HALT"
t "std_logic"
o 20
suid 615,0
)
)
uid 4926,0
)
*47 (LogPort
port (LogicalPort
decl (Decl
n "MEM_MEM2REG0"
t "std_logic"
preAdd 0
posAdd 0
o 40
suid 616,0
)
)
uid 4928,0
)
*48 (LogPort
port (LogicalPort
decl (Decl
n "MEM_MEM2REG1"
t "std_logic"
preAdd 0
posAdd 0
o 37
suid 617,0
)
)
uid 4930,0
)
*49 (LogPort
port (LogicalPort
decl (Decl
n "MEM_MemWr0"
t "std_logic"
preAdd 0
posAdd 0
o 41
suid 618,0
)
)
uid 4932,0
)
*50 (LogPort
port (LogicalPort
decl (Decl
n "MEM_MemWr1"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 619,0
)
)
uid 4934,0
)
*51 (LogPort
port (LogicalPort
decl (Decl
n "MEM_Out0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
preAdd 0
posAdd 0
o 42
suid 620,0
)
)
uid 4936,0
)
*52 (LogPort
port (LogicalPort
decl (Decl
n "MEM_Out1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
preAdd 0
posAdd 0
o 39
suid 621,0
)
)
uid 4938,0
)
*53 (LogPort
port (LogicalPort
decl (Decl
n "MemWait0"
t "std_logic"
o 4
suid 622,0
)
)
uid 4940,0
)
*54 (LogPort
port (LogicalPort
decl (Decl
n "MemWait1"
t "std_logic"
o 5
suid 623,0
)
)
uid 4942,0
)
*55 (LogPort
port (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 624,0
)
)
uid 4944,0
)
*56 (LogPort
port (LogicalPort
decl (Decl
n "nReset"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 625,0
)
)
uid 4946,0
)
*57 (LogPort
port (LogicalPort
decl (Decl
n "ramState"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 3
suid 626,0
)
)
uid 4948,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 143,0
optionalChildren [
*58 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *59 (MRCItem
litem &1
pos 3
dimension 20
)
uid 145,0
optionalChildren [
*60 (MRCItem
litem &2
pos 0
dimension 20
uid 146,0
)
*61 (MRCItem
litem &3
pos 1
dimension 23
uid 147,0
)
*62 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 148,0
)
*63 (MRCItem
litem &14
pos 0
dimension 20
uid 4863,0
)
*64 (MRCItem
litem &15
pos 1
dimension 20
uid 4865,0
)
*65 (MRCItem
litem &16
pos 2
dimension 20
uid 4867,0
)
*66 (MRCItem
litem &17
pos 3
dimension 20
uid 4869,0
)
*67 (MRCItem
litem &18
pos 4
dimension 20
uid 4871,0
)
*68 (MRCItem
litem &19
pos 5
dimension 20
uid 4873,0
)
*69 (MRCItem
litem &20
pos 6
dimension 20
uid 4875,0
)
*70 (MRCItem
litem &21
pos 7
dimension 20
uid 4877,0
)
*71 (MRCItem
litem &22
pos 8
dimension 20
uid 4879,0
)
*72 (MRCItem
litem &23
pos 9
dimension 20
uid 4881,0
)
*73 (MRCItem
litem &24
pos 10
dimension 20
uid 4883,0
)
*74 (MRCItem
litem &25
pos 11
dimension 20
uid 4885,0
)
*75 (MRCItem
litem &26
pos 12
dimension 20
uid 4887,0
)
*76 (MRCItem
litem &27
pos 13
dimension 20
uid 4889,0
)
*77 (MRCItem
litem &28
pos 14
dimension 20
uid 4891,0
)
*78 (MRCItem
litem &29
pos 15
dimension 20
uid 4893,0
)
*79 (MRCItem
litem &30
pos 16
dimension 20
uid 4895,0
)
*80 (MRCItem
litem &31
pos 17
dimension 20
uid 4897,0
)
*81 (MRCItem
litem &32
pos 18
dimension 20
uid 4899,0
)
*82 (MRCItem
litem &33
pos 19
dimension 20
uid 4901,0
)
*83 (MRCItem
litem &34
pos 20
dimension 20
uid 4903,0
)
*84 (MRCItem
litem &35
pos 21
dimension 20
uid 4905,0
)
*85 (MRCItem
litem &36
pos 22
dimension 20
uid 4907,0
)
*86 (MRCItem
litem &37
pos 23
dimension 20
uid 4909,0
)
*87 (MRCItem
litem &38
pos 24
dimension 20
uid 4911,0
)
*88 (MRCItem
litem &39
pos 25
dimension 20
uid 4913,0
)
*89 (MRCItem
litem &40
pos 26
dimension 20
uid 4915,0
)
*90 (MRCItem
litem &41
pos 27
dimension 20
uid 4917,0
)
*91 (MRCItem
litem &42
pos 28
dimension 20
uid 4919,0
)
*92 (MRCItem
litem &43
pos 29
dimension 20
uid 4921,0
)
*93 (MRCItem
litem &44
pos 30
dimension 20
uid 4923,0
)
*94 (MRCItem
litem &45
pos 31
dimension 20
uid 4925,0
)
*95 (MRCItem
litem &46
pos 32
dimension 20
uid 4927,0
)
*96 (MRCItem
litem &47
pos 33
dimension 20
uid 4929,0
)
*97 (MRCItem
litem &48
pos 34
dimension 20
uid 4931,0
)
*98 (MRCItem
litem &49
pos 35
dimension 20
uid 4933,0
)
*99 (MRCItem
litem &50
pos 36
dimension 20
uid 4935,0
)
*100 (MRCItem
litem &51
pos 37
dimension 20
uid 4937,0
)
*101 (MRCItem
litem &52
pos 38
dimension 20
uid 4939,0
)
*102 (MRCItem
litem &53
pos 39
dimension 20
uid 4941,0
)
*103 (MRCItem
litem &54
pos 40
dimension 20
uid 4943,0
)
*104 (MRCItem
litem &55
pos 41
dimension 20
uid 4945,0
)
*105 (MRCItem
litem &56
pos 42
dimension 20
uid 4947,0
)
*106 (MRCItem
litem &57
pos 43
dimension 20
uid 4949,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 149,0
optionalChildren [
*107 (MRCItem
litem &5
pos 0
dimension 20
uid 150,0
)
*108 (MRCItem
litem &7
pos 1
dimension 50
uid 151,0
)
*109 (MRCItem
litem &8
pos 2
dimension 100
uid 152,0
)
*110 (MRCItem
litem &9
pos 3
dimension 50
uid 153,0
)
*111 (MRCItem
litem &10
pos 4
dimension 100
uid 154,0
)
*112 (MRCItem
litem &11
pos 5
dimension 100
uid 155,0
)
*113 (MRCItem
litem &12
pos 6
dimension 50
uid 156,0
)
*114 (MRCItem
litem &13
pos 7
dimension 80
uid 157,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 144,0
vaOverrides [
]
)
]
)
uid 129,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *115 (LEmptyRow
)
uid 159,0
optionalChildren [
*116 (RefLabelRowHdr
)
*117 (TitleRowHdr
)
*118 (FilterRowHdr
)
*119 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*120 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*121 (GroupColHdr
tm "GroupColHdrMgr"
)
*122 (NameColHdr
tm "GenericNameColHdrMgr"
)
*123 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*124 (InitColHdr
tm "GenericValueColHdrMgr"
)
*125 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*126 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 171,0
optionalChildren [
*127 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *128 (MRCItem
litem &115
pos 3
dimension 20
)
uid 173,0
optionalChildren [
*129 (MRCItem
litem &116
pos 0
dimension 20
uid 174,0
)
*130 (MRCItem
litem &117
pos 1
dimension 23
uid 175,0
)
*131 (MRCItem
litem &118
pos 2
hidden 1
dimension 20
uid 176,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 177,0
optionalChildren [
*132 (MRCItem
litem &119
pos 0
dimension 20
uid 178,0
)
*133 (MRCItem
litem &121
pos 1
dimension 50
uid 179,0
)
*134 (MRCItem
litem &122
pos 2
dimension 100
uid 180,0
)
*135 (MRCItem
litem &123
pos 3
dimension 100
uid 181,0
)
*136 (MRCItem
litem &124
pos 4
dimension 50
uid 182,0
)
*137 (MRCItem
litem &125
pos 5
dimension 50
uid 183,0
)
*138 (MRCItem
litem &126
pos 6
dimension 80
uid 184,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 172,0
vaOverrides [
]
)
]
)
uid 158,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds/coherance@cont/interface.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds/coherance@cont/interface.user"
)
(vvPair
variable "SourceDir"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds/coherance@cont"
)
(vvPair
variable "d_logical"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds/coheranceCont"
)
(vvPair
variable "date"
value "11/14/11"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "14"
)
(vvPair
variable "entity_name"
value "coheranceCont"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "group"
value "bin"
)
(vvPair
variable "host"
value "cparch11.ecn.purdue.edu"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "multiCore_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/multiCore_lib/designcheck"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "coheranceCont"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds/coherance@cont/interface"
)
(vvPair
variable "p_logical"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds/coheranceCont/interface"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "multiCore"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/package/eda/mg/modeltech_10.0b/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "<TBD>"
)
(vvPair
variable "this_file"
value "interface"
)
(vvPair
variable "this_file_logical"
value "interface"
)
(vvPair
variable "time"
value "22:18:49"
)
(vvPair
variable "unit"
value "coheranceCont"
)
(vvPair
variable "user"
value "mg255"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 128,0
optionalChildren [
*139 (SymbolBody
uid 8,0
optionalChildren [
*140 (CptPort
uid 4642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4643,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34625,19000,35375,19750"
)
tg (CPTG
uid 4644,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4645,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "34550,14000,35450,18000"
st "aMemAddr"
blo "35250,18000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4646,0
va (VaSet
font "courier,8,0"
)
xt "44000,19800,71500,20700"
st "aMemAddr     : OUT    std_logic_vector (31 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "aMemAddr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 21
suid 583,0
)
)
)
*141 (CptPort
uid 4647,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4648,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27625,5250,28375,6000"
)
tg (CPTG
uid 4649,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4650,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "27550,7000,28450,11500"
st "aMemAddr0"
ju 2
blo "28250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4651,0
va (VaSet
font "courier,8,0"
)
xt "44000,6300,71500,7200"
st "aMemAddr0    : IN     std_logic_vector (31 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "aMemAddr0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 6
suid 584,0
)
)
)
*142 (CptPort
uid 4652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4653,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44625,5250,45375,6000"
)
tg (CPTG
uid 4654,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4655,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "44550,7000,45450,11500"
st "aMemAddr1"
ju 2
blo "45250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4656,0
va (VaSet
font "courier,8,0"
)
xt "44000,7200,71500,8100"
st "aMemAddr1    : IN     std_logic_vector (31 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "aMemAddr1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 7
suid 585,0
)
)
)
*143 (CptPort
uid 4657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4658,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38625,19000,39375,19750"
)
tg (CPTG
uid 4659,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4660,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "38550,12500,39450,18000"
st "aMemRdData"
blo "39250,18000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4661,0
va (VaSet
font "courier,8,0"
)
xt "44000,8100,71500,9000"
st "aMemRdData   : IN     std_logic_vector (31 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "aMemRdData"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 8
suid 586,0
)
)
)
*144 (CptPort
uid 4662,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4663,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19625,5250,20375,6000"
)
tg (CPTG
uid 4664,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4665,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "19550,7000,20450,13000"
st "aMemRdData0"
ju 2
blo "20250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4666,0
va (VaSet
font "courier,8,0"
)
xt "44000,20700,71500,21600"
st "aMemRdData0  : OUT    std_logic_vector (31 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "aMemRdData0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 22
suid 587,0
)
)
)
*145 (CptPort
uid 4667,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4668,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51625,5250,52375,6000"
)
tg (CPTG
uid 4669,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4670,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "51550,7000,52450,13000"
st "aMemRdData1"
ju 2
blo "52250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4671,0
va (VaSet
font "courier,8,0"
)
xt "44000,21600,71500,22500"
st "aMemRdData1  : OUT    std_logic_vector (31 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "aMemRdData1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 23
suid 588,0
)
)
)
*146 (CptPort
uid 4672,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4673,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,19000,31375,19750"
)
tg (CPTG
uid 4674,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4675,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "30550,14000,31450,18000"
st "aMemRead"
blo "31250,18000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4676,0
va (VaSet
font "courier,8,0"
)
xt "44000,22500,61500,23400"
st "aMemRead     : OUT    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "aMemRead"
t "std_logic"
o 24
suid 589,0
)
)
)
*147 (CptPort
uid 4677,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4678,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,5250,31375,6000"
)
tg (CPTG
uid 4679,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4680,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "30550,7000,31450,11500"
st "aMemRead0"
ju 2
blo "31250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4681,0
va (VaSet
font "courier,8,0"
)
xt "44000,9000,61500,9900"
st "aMemRead0    : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "aMemRead0"
t "std_logic"
o 9
suid 590,0
)
)
)
*148 (CptPort
uid 4682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4683,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46625,5250,47375,6000"
)
tg (CPTG
uid 4684,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4685,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "46550,7000,47450,11500"
st "aMemRead1"
ju 2
blo "47250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4686,0
va (VaSet
font "courier,8,0"
)
xt "44000,9900,61500,10800"
st "aMemRead1    : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "aMemRead1"
t "std_logic"
o 10
suid 591,0
)
)
)
*149 (CptPort
uid 4687,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4688,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27625,19000,28375,19750"
)
tg (CPTG
uid 4689,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4690,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "27550,12500,28450,18000"
st "aMemWrData"
blo "28250,18000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4691,0
va (VaSet
font "courier,8,0"
)
xt "44000,33300,71500,34200"
st "aMemWrData   : OUT    std_logic_vector (31 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "aMemWrData"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 36
suid 592,0
)
)
)
*150 (CptPort
uid 4692,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4693,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28625,5250,29375,6000"
)
tg (CPTG
uid 4694,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4695,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "28550,7000,29450,13000"
st "aMemWrData0"
ju 2
blo "29250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4696,0
va (VaSet
font "courier,8,0"
)
xt "44000,10800,71500,11700"
st "aMemWrData0  : IN     std_logic_vector (31 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "aMemWrData0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
suid 593,0
)
)
)
*151 (CptPort
uid 4697,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4698,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43625,5250,44375,6000"
)
tg (CPTG
uid 4699,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4700,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "43550,7000,44450,13000"
st "aMemWrData1"
ju 2
blo "44250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4701,0
va (VaSet
font "courier,8,0"
)
xt "44000,11700,71500,12600"
st "aMemWrData1  : IN     std_logic_vector (31 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "aMemWrData1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 12
suid 594,0
)
)
)
*152 (CptPort
uid 4702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4703,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32625,19000,33375,19750"
)
tg (CPTG
uid 4704,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4705,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "32550,13500,33450,18000"
st "aMemWrite"
blo "33250,18000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4706,0
va (VaSet
font "courier,8,0"
)
xt "44000,23400,61500,24300"
st "aMemWrite    : OUT    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "aMemWrite"
t "std_logic"
o 25
suid 595,0
)
)
)
*153 (CptPort
uid 4707,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4708,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29625,5250,30375,6000"
)
tg (CPTG
uid 4709,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4710,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "29550,7000,30450,12500"
st "aMemWrite0"
ju 2
blo "30250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4711,0
va (VaSet
font "courier,8,0"
)
xt "44000,12600,61500,13500"
st "aMemWrite0   : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "aMemWrite0"
t "std_logic"
o 13
suid 596,0
)
)
)
*154 (CptPort
uid 4712,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4713,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45625,5250,46375,6000"
)
tg (CPTG
uid 4714,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4715,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "45550,7000,46450,12500"
st "aMemWrite1"
ju 2
blo "46250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4716,0
va (VaSet
font "courier,8,0"
)
xt "44000,13500,61500,14400"
st "aMemWrite1   : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "aMemWrite1"
t "std_logic"
o 14
suid 597,0
)
)
)
*155 (CptPort
uid 4717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4718,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40625,19000,41375,19750"
)
tg (CPTG
uid 4719,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4720,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "40550,16000,41450,18000"
st "busy"
blo "41250,18000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4721,0
va (VaSet
font "courier,8,0"
)
xt "44000,14400,61500,15300"
st "busy         : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "busy"
t "std_logic"
o 15
suid 598,0
)
)
)
*156 (CptPort
uid 4722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4723,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21625,5250,22375,6000"
)
tg (CPTG
uid 4724,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4725,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "21550,7000,22450,11500"
st "cMemAddr0"
ju 2
blo "22250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4726,0
va (VaSet
font "courier,8,0"
)
xt "44000,24300,71500,25200"
st "cMemAddr0    : OUT    std_logic_vector (31 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "cMemAddr0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 26
suid 599,0
)
)
)
*157 (CptPort
uid 4727,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4728,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54625,5250,55375,6000"
)
tg (CPTG
uid 4729,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4730,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "54550,7000,55450,11500"
st "cMemAddr1"
ju 2
blo "55250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4731,0
va (VaSet
font "courier,8,0"
)
xt "44000,25200,71500,26100"
st "cMemAddr1    : OUT    std_logic_vector (31 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "cMemAddr1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 27
suid 600,0
)
)
)
*158 (CptPort
uid 4732,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4733,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33625,5250,34375,6000"
)
tg (CPTG
uid 4734,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4735,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "33550,7000,34450,11500"
st "cMemData0"
ju 2
blo "34250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4736,0
va (VaSet
font "courier,8,0"
)
xt "44000,15300,71500,16200"
st "cMemData0    : IN     std_logic_vector (31 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "cMemData0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
suid 601,0
)
)
)
*159 (CptPort
uid 4737,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4738,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40625,5250,41375,6000"
)
tg (CPTG
uid 4739,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4740,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "40550,7000,41450,11500"
st "cMemData1"
ju 2
blo "41250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4741,0
va (VaSet
font "courier,8,0"
)
xt "44000,31500,71500,32400"
st "cMemData1    : IN     std_logic_vector (31 DOWNTO 0) ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "cMemData1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 34
suid 602,0
)
)
)
*160 (CptPort
uid 4742,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4743,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32625,5250,33375,6000"
)
tg (CPTG
uid 4744,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4745,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "32550,7000,33450,11000"
st "cMemHit0"
ju 2
blo "33250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4746,0
va (VaSet
font "courier,8,0"
)
xt "44000,16200,61500,17100"
st "cMemHit0     : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "cMemHit0"
t "std_logic"
o 17
suid 603,0
)
)
)
*161 (CptPort
uid 4747,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4748,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41625,5250,42375,6000"
)
tg (CPTG
uid 4749,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4750,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "41550,7000,42450,11000"
st "cMemHit1"
ju 2
blo "42250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4751,0
va (VaSet
font "courier,8,0"
)
xt "44000,32400,61500,33300"
st "cMemHit1     : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "cMemHit1"
t "std_logic"
o 35
suid 604,0
)
)
)
*162 (CptPort
uid 4752,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4753,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22625,5250,23375,6000"
)
tg (CPTG
uid 4754,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4755,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "22550,7000,23450,13500"
st "cMemSnoopEn0"
ju 2
blo "23250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4756,0
va (VaSet
font "courier,8,0"
)
xt "44000,26100,61500,27000"
st "cMemSnoopEn0 : OUT    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "cMemSnoopEn0"
t "std_logic"
o 28
suid 605,0
)
)
)
*163 (CptPort
uid 4757,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4758,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53625,5250,54375,6000"
)
tg (CPTG
uid 4759,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4760,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "53550,7000,54450,13500"
st "cMemSnoopEn1"
ju 2
blo "54250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4761,0
va (VaSet
font "courier,8,0"
)
xt "44000,27000,61500,27900"
st "cMemSnoopEn1 : OUT    std_logic  ;
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "cMemSnoopEn1"
t "std_logic"
o 29
suid 606,0
)
)
)
*164 (CptPort
uid 4762,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4763,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,8625,15000,9375"
)
tg (CPTG
uid 4764,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4765,0
va (VaSet
font "courier,8,0"
)
xt "16000,8550,20500,9450"
st "cMemWait0"
blo "16000,9250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4766,0
va (VaSet
font "courier,8,0"
)
xt "44000,27900,61500,28800"
st "cMemWait0    : OUT    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "cMemWait0"
t "std_logic"
o 30
suid 607,0
)
)
)
*165 (CptPort
uid 4767,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4768,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,8625,58750,9375"
)
tg (CPTG
uid 4769,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4770,0
va (VaSet
font "courier,8,0"
)
xt "52500,8550,57000,9450"
st "cMemWait1"
ju 2
blo "57000,9250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4771,0
va (VaSet
font "courier,8,0"
)
xt "44000,28800,61500,29700"
st "cMemWait1    : OUT    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "cMemWait1"
t "std_logic"
o 31
suid 608,0
)
)
)
*166 (CptPort
uid 4772,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4773,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34625,5250,35375,6000"
)
tg (CPTG
uid 4774,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4775,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "34550,7000,35450,9500"
st "cRdX0"
ju 2
blo "35250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4776,0
va (VaSet
font "courier,8,0"
)
xt "44000,39600,61500,40500"
st "cRdX0        : OUT    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "cRdX0"
t "std_logic"
o 43
suid 609,0
)
)
)
*167 (CptPort
uid 4777,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4778,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55625,5250,56375,6000"
)
tg (CPTG
uid 4779,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4780,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "55550,7000,56450,9500"
st "cRdX1"
ju 2
blo "56250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4781,0
va (VaSet
font "courier,8,0"
)
xt "44000,40500,60500,41400"
st "cRdX1        : OUT    std_logic 
"
)
thePort (LogicalPort
m 1
decl (Decl
n "cRdX1"
t "std_logic"
o 44
suid 610,0
)
)
)
*168 (CptPort
uid 4782,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4783,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,11625,15000,12375"
)
tg (CPTG
uid 4784,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4785,0
va (VaSet
font "courier,8,0"
)
xt "16000,11550,19000,12450"
st "cWait0"
blo "16000,12250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4786,0
va (VaSet
font "courier,8,0"
)
xt "44000,29700,61500,30600"
st "cWait0       : OUT    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "cWait0"
t "std_logic"
o 32
suid 611,0
)
)
)
*169 (CptPort
uid 4787,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4788,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,10625,58750,11375"
)
tg (CPTG
uid 4789,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4790,0
va (VaSet
font "courier,8,0"
)
xt "54000,10550,57000,11450"
st "cWait1"
ju 2
blo "57000,11250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4791,0
va (VaSet
font "courier,8,0"
)
xt "44000,30600,61500,31500"
st "cWait1       : OUT    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "cWait1"
t "std_logic"
o 33
suid 612,0
)
)
)
*170 (CptPort
uid 4792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4793,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31625,5250,32375,6000"
)
tg (CPTG
uid 4794,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4795,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "31550,7000,32450,12500"
st "finalHalt0"
ju 2
blo "32250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4796,0
va (VaSet
font "courier,8,0"
)
xt "44000,17100,61500,18000"
st "finalHalt0   : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "finalHalt0"
t "std_logic"
o 18
suid 613,0
)
)
)
*171 (CptPort
uid 4797,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4798,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47625,5250,48375,6000"
)
tg (CPTG
uid 4799,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4800,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "47550,7000,48450,12500"
st "finalHalt1"
ju 2
blo "48250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4801,0
va (VaSet
font "courier,8,0"
)
xt "44000,18000,61500,18900"
st "finalHalt1   : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "finalHalt1"
t "std_logic"
o 19
suid 614,0
)
)
)
*172 (CptPort
uid 4802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4803,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48625,19000,49375,19750"
)
tg (CPTG
uid 4804,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4805,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "48550,16000,49450,18000"
st "HALT"
blo "49250,18000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4806,0
va (VaSet
font "courier,8,0"
)
xt "44000,18900,61500,19800"
st "HALT         : OUT    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "HALT"
t "std_logic"
o 20
suid 615,0
)
)
)
*173 (CptPort
uid 4807,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4808,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,12625,15000,13375"
)
tg (CPTG
uid 4809,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4810,0
va (VaSet
font "courier,8,0"
)
xt "16000,12550,22500,13450"
st "MEM_MEM2REG0"
blo "16000,13250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4811,0
va (VaSet
font "courier,8,0"
)
xt "44000,36900,61500,37800"
st "MEM_MEM2REG0 : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "MEM_MEM2REG0"
t "std_logic"
preAdd 0
posAdd 0
o 40
suid 616,0
)
)
)
*174 (CptPort
uid 4812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4813,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,13625,58750,14375"
)
tg (CPTG
uid 4814,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4815,0
va (VaSet
font "courier,8,0"
)
xt "50500,13550,57000,14450"
st "MEM_MEM2REG1"
ju 2
blo "57000,14250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4816,0
va (VaSet
font "courier,8,0"
)
xt "44000,34200,61500,35100"
st "MEM_MEM2REG1 : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "MEM_MEM2REG1"
t "std_logic"
preAdd 0
posAdd 0
o 37
suid 617,0
)
)
)
*175 (CptPort
uid 4817,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4818,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,13625,15000,14375"
)
tg (CPTG
uid 4819,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4820,0
va (VaSet
font "courier,8,0"
)
xt "16000,13550,21500,14450"
st "MEM_MemWr0"
blo "16000,14250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4821,0
va (VaSet
font "courier,8,0"
)
xt "44000,37800,61500,38700"
st "MEM_MemWr0   : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "MEM_MemWr0"
t "std_logic"
preAdd 0
posAdd 0
o 41
suid 618,0
)
)
)
*176 (CptPort
uid 4822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4823,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,14625,58750,15375"
)
tg (CPTG
uid 4824,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4825,0
va (VaSet
font "courier,8,0"
)
xt "51500,14550,57000,15450"
st "MEM_MemWr1"
ju 2
blo "57000,15250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4826,0
va (VaSet
font "courier,8,0"
)
xt "44000,35100,61500,36000"
st "MEM_MemWr1   : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "MEM_MemWr1"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 619,0
)
)
)
*177 (CptPort
uid 4827,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4828,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,14625,15000,15375"
)
tg (CPTG
uid 4829,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4830,0
va (VaSet
font "courier,8,0"
)
xt "16000,14550,20000,15450"
st "MEM_Out0"
blo "16000,15250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4831,0
va (VaSet
font "courier,8,0"
)
xt "44000,38700,71500,39600"
st "MEM_Out0     : IN     std_logic_vector (31 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "MEM_Out0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
preAdd 0
posAdd 0
o 42
suid 620,0
)
)
)
*178 (CptPort
uid 4832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4833,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,12625,58750,13375"
)
tg (CPTG
uid 4834,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4835,0
va (VaSet
font "courier,8,0"
)
xt "53000,12550,57000,13450"
st "MEM_Out1"
ju 2
blo "57000,13250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4836,0
va (VaSet
font "courier,8,0"
)
xt "44000,36000,71500,36900"
st "MEM_Out1     : IN     std_logic_vector (31 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "MEM_Out1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
preAdd 0
posAdd 0
o 39
suid 621,0
)
)
)
*179 (CptPort
uid 4837,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4838,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15625,5250,16375,6000"
)
tg (CPTG
uid 4839,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4840,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "15550,7000,16450,11000"
st "MemWait0"
ju 2
blo "16250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4841,0
va (VaSet
font "courier,8,0"
)
xt "44000,4500,61500,5400"
st "MemWait0     : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "MemWait0"
t "std_logic"
o 4
suid 622,0
)
)
)
*180 (CptPort
uid 4842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4843,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,7625,58750,8375"
)
tg (CPTG
uid 4844,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4845,0
va (VaSet
font "courier,8,0"
)
xt "53000,7550,57000,8450"
st "MemWait1"
ju 2
blo "57000,8250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4846,0
va (VaSet
font "courier,8,0"
)
xt "44000,5400,61500,6300"
st "MemWait1     : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "MemWait1"
t "std_logic"
o 5
suid 623,0
)
)
)
*181 (CptPort
uid 4847,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4848,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,15625,15000,16375"
)
tg (CPTG
uid 4849,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4850,0
va (VaSet
font "courier,8,0"
)
xt "16000,15550,17500,16450"
st "CLK"
blo "16000,16250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4851,0
va (VaSet
font "courier,8,0"
)
xt "44000,1800,61500,2700"
st "CLK          : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 624,0
)
)
)
*182 (CptPort
uid 4852,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4853,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,16625,15000,17375"
)
tg (CPTG
uid 4854,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4855,0
va (VaSet
font "courier,8,0"
)
xt "16000,16550,19000,17450"
st "nReset"
blo "16000,17250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4856,0
va (VaSet
font "courier,8,0"
)
xt "44000,2700,61500,3600"
st "nReset       : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "nReset"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 625,0
)
)
)
*183 (CptPort
uid 4857,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4858,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,17625,15000,18375"
)
tg (CPTG
uid 4859,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4860,0
va (VaSet
font "courier,8,0"
)
xt "16000,17550,20000,18450"
st "ramState"
blo "16000,18250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4861,0
va (VaSet
font "courier,8,0"
)
xt "44000,3600,71000,4500"
st "ramState     : IN     std_logic_vector (1 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "ramState"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 3
suid 626,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,58000,19000"
)
oxt "15000,6000,51000,16000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "courier,8,1"
)
xt "33000,11600,40000,12500"
st "multiCore_lib"
blo "33000,12300"
)
second (Text
uid 12,0
va (VaSet
font "courier,8,1"
)
xt "33000,12500,40000,13400"
st "coheranceCont"
blo "33000,13200"
)
)
gi *184 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "courier,8,0"
)
xt "9500,-9500,20000,-8600"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
*185 (Grouping
uid 16,0
optionalChildren [
*186 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,50000,49000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "32200,50050,44200,50950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*187 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,46000,53000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "49200,46050,53200,46950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*188 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,49000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "32200,48050,45700,48950"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*189 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,48000,32000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "28200,48050,31200,48950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*190 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,47000,69000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "49200,47200,60200,48100"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*191 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,46000,69000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "53200,46050,57700,46950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*192 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,46000,49000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "34000,46500,43000,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*193 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,49000,32000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "28200,49050,30700,49950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*194 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,50000,32000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "28200,50050,31700,50950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*195 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,49000,49000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "32200,49050,46700,49950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "28000,46000,69000,51000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *196 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*197 (Text
uid 49,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*198 (MLText
uid 50,0
va (VaSet
font "courier,8,0"
)
xt "0,900,16500,8100"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
LIBRARY std;
USE std.textio.all;
USE ieee.std_logic_unsigned.all;
USE ieee.numeric_std.all;
USE ieee.std_logic_textio.all;"
tm "PackageList"
)
]
)
windowSize "0,0,1015,690"
viewArea "0,0,0,0"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,4000,1900"
st "Panel0"
blo "1000,1700"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "multiCore_lib"
entityName "mycpu"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,39000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,1"
)
xt "24750,15100,29250,16000"
st "<library>"
blo "24750,15800"
)
second (Text
va (VaSet
font "courier,8,1"
)
xt "24750,16000,27750,16900"
st "<cell>"
blo "24750,16700"
)
)
gi *199 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,12000,10500,12900"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,1500,1650"
st "In0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "courier,8,0"
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,3500,1650"
st "Buffer0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "courier,8,0"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *200 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "42000,0,48500,900"
st "Declarations"
blo "42000,700"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "42000,900,45000,1800"
st "Ports:"
blo "42000,1600"
)
externalLabel (Text
uid 4,0
va (VaSet
font "courier,8,1"
)
xt "42000,41400,44500,42300"
st "User:"
blo "42000,42100"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "42000,0,49500,900"
st "Internal User:"
blo "42000,700"
)
externalText (MLText
uid 5,0
va (VaSet
font "courier,8,0"
)
xt "44000,42300,44000,42300"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 4949,0
activeModelName "Symbol:CDM"
)
