|display
pin => selecter.DATAIN
reg_1[0] => wire_reg1[0].IN1
reg_1[1] => wire_reg1[1].IN1
reg_1[2] => wire_reg1[2].IN1
reg_1[3] => wire_reg1[3].IN1
reg_1[4] => wire_reg1[4].IN1
reg_1[5] => wire_reg1[5].IN1
reg_1[6] => wire_reg1[6].IN1
reg_1[7] => wire_reg1[7].IN1
reg_1[8] => wire_reg1[8].IN1
reg_1[9] => wire_reg1[9].IN1
reg_1[10] => wire_reg1[10].IN1
reg_1[11] => wire_reg1[11].IN1
reg_1[12] => wire_reg1[12].IN1
reg_1[13] => wire_reg1[13].IN1
reg_1[14] => wire_reg1[14].IN1
reg_1[15] => wire_reg1[15].IN1
reg_2[0] => wire_reg2[0].IN1
reg_2[1] => wire_reg2[1].IN1
reg_2[2] => wire_reg2[2].IN1
reg_2[3] => wire_reg2[3].IN1
reg_2[4] => wire_reg2[4].IN1
reg_2[5] => wire_reg2[5].IN1
reg_2[6] => wire_reg2[6].IN1
reg_2[7] => wire_reg2[7].IN1
reg_2[8] => wire_reg2[8].IN1
reg_2[9] => wire_reg2[9].IN1
reg_2[10] => wire_reg2[10].IN1
reg_2[11] => wire_reg2[11].IN1
reg_2[12] => wire_reg2[12].IN1
reg_2[13] => wire_reg2[13].IN1
reg_2[14] => wire_reg2[14].IN1
reg_2[15] => wire_reg2[15].IN1
reg_3[0] => wire_reg3[0].IN1
reg_3[1] => wire_reg3[1].IN1
reg_3[2] => wire_reg3[2].IN1
reg_3[3] => wire_reg3[3].IN1
reg_3[4] => wire_reg3[4].IN1
reg_3[5] => wire_reg3[5].IN1
reg_3[6] => wire_reg3[6].IN1
reg_3[7] => wire_reg3[7].IN1
reg_3[8] => wire_reg3[8].IN1
reg_3[9] => wire_reg3[9].IN1
reg_3[10] => wire_reg3[10].IN1
reg_3[11] => wire_reg3[11].IN1
reg_3[12] => wire_reg3[12].IN1
reg_3[13] => wire_reg3[13].IN1
reg_3[14] => wire_reg3[14].IN1
reg_3[15] => wire_reg3[15].IN1
reg_4[0] => wire_reg4[0].IN1
reg_4[1] => wire_reg4[1].IN1
reg_4[2] => wire_reg4[2].IN1
reg_4[3] => wire_reg4[3].IN1
reg_4[4] => wire_reg4[4].IN1
reg_4[5] => wire_reg4[5].IN1
reg_4[6] => wire_reg4[6].IN1
reg_4[7] => wire_reg4[7].IN1
reg_4[8] => wire_reg4[8].IN1
reg_4[9] => wire_reg4[9].IN1
reg_4[10] => wire_reg4[10].IN1
reg_4[11] => wire_reg4[11].IN1
reg_4[12] => wire_reg4[12].IN1
reg_4[13] => wire_reg4[13].IN1
reg_4[14] => wire_reg4[14].IN1
reg_4[15] => wire_reg4[15].IN1
reg_5[0] => wire_reg5[0].IN1
reg_5[1] => wire_reg5[1].IN1
reg_5[2] => wire_reg5[2].IN1
reg_5[3] => wire_reg5[3].IN1
reg_5[4] => wire_reg5[4].IN1
reg_5[5] => wire_reg5[5].IN1
reg_5[6] => wire_reg5[6].IN1
reg_5[7] => wire_reg5[7].IN1
reg_5[8] => wire_reg5[8].IN1
reg_5[9] => wire_reg5[9].IN1
reg_5[10] => wire_reg5[10].IN1
reg_5[11] => wire_reg5[11].IN1
reg_5[12] => wire_reg5[12].IN1
reg_5[13] => wire_reg5[13].IN1
reg_5[14] => wire_reg5[14].IN1
reg_5[15] => wire_reg5[15].IN1
reg_6[0] => wire_reg6[0].IN1
reg_6[1] => wire_reg6[1].IN1
reg_6[2] => wire_reg6[2].IN1
reg_6[3] => wire_reg6[3].IN1
reg_6[4] => wire_reg6[4].IN1
reg_6[5] => wire_reg6[5].IN1
reg_6[6] => wire_reg6[6].IN1
reg_6[7] => wire_reg6[7].IN1
reg_6[8] => wire_reg6[8].IN1
reg_6[9] => wire_reg6[9].IN1
reg_6[10] => wire_reg6[10].IN1
reg_6[11] => wire_reg6[11].IN1
reg_6[12] => wire_reg6[12].IN1
reg_6[13] => wire_reg6[13].IN1
reg_6[14] => wire_reg6[14].IN1
reg_6[15] => wire_reg6[15].IN1
reg_7[0] => wire_reg7[0].IN1
reg_7[1] => wire_reg7[1].IN1
reg_7[2] => wire_reg7[2].IN1
reg_7[3] => wire_reg7[3].IN1
reg_7[4] => wire_reg7[4].IN1
reg_7[5] => wire_reg7[5].IN1
reg_7[6] => wire_reg7[6].IN1
reg_7[7] => wire_reg7[7].IN1
reg_7[8] => wire_reg7[8].IN1
reg_7[9] => wire_reg7[9].IN1
reg_7[10] => wire_reg7[10].IN1
reg_7[11] => wire_reg7[11].IN1
reg_7[12] => wire_reg7[12].IN1
reg_7[13] => wire_reg7[13].IN1
reg_7[14] => wire_reg7[14].IN1
reg_7[15] => wire_reg7[15].IN1
reg_0[0] => wire_reg0[0].IN1
reg_0[1] => wire_reg0[1].IN1
reg_0[2] => wire_reg0[2].IN1
reg_0[3] => wire_reg0[3].IN1
reg_0[4] => wire_reg0[4].IN1
reg_0[5] => wire_reg0[5].IN1
reg_0[6] => wire_reg0[6].IN1
reg_0[7] => wire_reg0[7].IN1
reg_0[8] => wire_reg0[8].IN1
reg_0[9] => wire_reg0[9].IN1
reg_0[10] => wire_reg0[10].IN1
reg_0[11] => wire_reg0[11].IN1
reg_0[12] => wire_reg0[12].IN1
reg_0[13] => wire_reg0[13].IN1
reg_0[14] => wire_reg0[14].IN1
reg_0[15] => wire_reg0[15].IN1
disp_1[0] <= number:reg1.disp_out1
disp_1[1] <= number:reg1.disp_out1
disp_1[2] <= number:reg1.disp_out1
disp_1[3] <= number:reg1.disp_out1
disp_1[4] <= number:reg1.disp_out1
disp_1[5] <= number:reg1.disp_out1
disp_1[6] <= number:reg1.disp_out1
disp_1[7] <= number:reg1.disp_out1
disp_2[0] <= number:reg2.disp_out1
disp_2[1] <= number:reg2.disp_out1
disp_2[2] <= number:reg2.disp_out1
disp_2[3] <= number:reg2.disp_out1
disp_2[4] <= number:reg2.disp_out1
disp_2[5] <= number:reg2.disp_out1
disp_2[6] <= number:reg2.disp_out1
disp_2[7] <= number:reg2.disp_out1
disp_3[0] <= number:reg3.disp_out1
disp_3[1] <= number:reg3.disp_out1
disp_3[2] <= number:reg3.disp_out1
disp_3[3] <= number:reg3.disp_out1
disp_3[4] <= number:reg3.disp_out1
disp_3[5] <= number:reg3.disp_out1
disp_3[6] <= number:reg3.disp_out1
disp_3[7] <= number:reg3.disp_out1
disp_4[0] <= number:reg4.disp_out1
disp_4[1] <= number:reg4.disp_out1
disp_4[2] <= number:reg4.disp_out1
disp_4[3] <= number:reg4.disp_out1
disp_4[4] <= number:reg4.disp_out1
disp_4[5] <= number:reg4.disp_out1
disp_4[6] <= number:reg4.disp_out1
disp_4[7] <= number:reg4.disp_out1
disp_5[0] <= number:reg5.disp_out1
disp_5[1] <= number:reg5.disp_out1
disp_5[2] <= number:reg5.disp_out1
disp_5[3] <= number:reg5.disp_out1
disp_5[4] <= number:reg5.disp_out1
disp_5[5] <= number:reg5.disp_out1
disp_5[6] <= number:reg5.disp_out1
disp_5[7] <= number:reg5.disp_out1
disp_6[0] <= number:reg6.disp_out1
disp_6[1] <= number:reg6.disp_out1
disp_6[2] <= number:reg6.disp_out1
disp_6[3] <= number:reg6.disp_out1
disp_6[4] <= number:reg6.disp_out1
disp_6[5] <= number:reg6.disp_out1
disp_6[6] <= number:reg6.disp_out1
disp_6[7] <= number:reg6.disp_out1
disp_7[0] <= number:reg7.disp_out1
disp_7[1] <= number:reg7.disp_out1
disp_7[2] <= number:reg7.disp_out1
disp_7[3] <= number:reg7.disp_out1
disp_7[4] <= number:reg7.disp_out1
disp_7[5] <= number:reg7.disp_out1
disp_7[6] <= number:reg7.disp_out1
disp_7[7] <= number:reg7.disp_out1
disp_0[0] <= number:reg0.disp_out1
disp_0[1] <= number:reg0.disp_out1
disp_0[2] <= number:reg0.disp_out1
disp_0[3] <= number:reg0.disp_out1
disp_0[4] <= number:reg0.disp_out1
disp_0[5] <= number:reg0.disp_out1
disp_0[6] <= number:reg0.disp_out1
disp_0[7] <= number:reg0.disp_out1
selecter <= pin.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg1
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => ~NO_FANOUT~
data_sig[5] => ~NO_FANOUT~
data_sig[6] => ~NO_FANOUT~
data_sig[7] => ~NO_FANOUT~
data_sig[8] => ~NO_FANOUT~
data_sig[9] => ~NO_FANOUT~
data_sig[10] => ~NO_FANOUT~
data_sig[11] => ~NO_FANOUT~
data_sig[12] => ~NO_FANOUT~
data_sig[13] => ~NO_FANOUT~
data_sig[14] => ~NO_FANOUT~
data_sig[15] => ~NO_FANOUT~
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal


|display|number:reg1|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN1
a[0] => Equal5.IN3
a[0] => Equal6.IN3
a[0] => Equal7.IN1
a[0] => Equal8.IN3
a[0] => Equal9.IN3
a[0] => Equal10.IN3
a[0] => Equal11.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN3
a[1] => Equal5.IN1
a[1] => Equal6.IN2
a[1] => Equal7.IN3
a[1] => Equal8.IN1
a[1] => Equal9.IN2
a[1] => Equal10.IN2
a[1] => Equal11.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN1
a[2] => Equal7.IN2
a[2] => Equal8.IN2
a[2] => Equal9.IN0
a[2] => Equal10.IN1
a[2] => Equal11.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN2
a[3] => Equal5.IN2
a[3] => Equal6.IN0
a[3] => Equal7.IN0
a[3] => Equal8.IN0
a[3] => Equal9.IN1
a[3] => Equal10.IN0
a[3] => Equal11.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg2
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => ~NO_FANOUT~
data_sig[5] => ~NO_FANOUT~
data_sig[6] => ~NO_FANOUT~
data_sig[7] => ~NO_FANOUT~
data_sig[8] => ~NO_FANOUT~
data_sig[9] => ~NO_FANOUT~
data_sig[10] => ~NO_FANOUT~
data_sig[11] => ~NO_FANOUT~
data_sig[12] => ~NO_FANOUT~
data_sig[13] => ~NO_FANOUT~
data_sig[14] => ~NO_FANOUT~
data_sig[15] => ~NO_FANOUT~
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal


|display|number:reg2|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN1
a[0] => Equal5.IN3
a[0] => Equal6.IN3
a[0] => Equal7.IN1
a[0] => Equal8.IN3
a[0] => Equal9.IN3
a[0] => Equal10.IN3
a[0] => Equal11.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN3
a[1] => Equal5.IN1
a[1] => Equal6.IN2
a[1] => Equal7.IN3
a[1] => Equal8.IN1
a[1] => Equal9.IN2
a[1] => Equal10.IN2
a[1] => Equal11.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN1
a[2] => Equal7.IN2
a[2] => Equal8.IN2
a[2] => Equal9.IN0
a[2] => Equal10.IN1
a[2] => Equal11.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN2
a[3] => Equal5.IN2
a[3] => Equal6.IN0
a[3] => Equal7.IN0
a[3] => Equal8.IN0
a[3] => Equal9.IN1
a[3] => Equal10.IN0
a[3] => Equal11.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg3
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => ~NO_FANOUT~
data_sig[5] => ~NO_FANOUT~
data_sig[6] => ~NO_FANOUT~
data_sig[7] => ~NO_FANOUT~
data_sig[8] => ~NO_FANOUT~
data_sig[9] => ~NO_FANOUT~
data_sig[10] => ~NO_FANOUT~
data_sig[11] => ~NO_FANOUT~
data_sig[12] => ~NO_FANOUT~
data_sig[13] => ~NO_FANOUT~
data_sig[14] => ~NO_FANOUT~
data_sig[15] => ~NO_FANOUT~
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal


|display|number:reg3|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN1
a[0] => Equal5.IN3
a[0] => Equal6.IN3
a[0] => Equal7.IN1
a[0] => Equal8.IN3
a[0] => Equal9.IN3
a[0] => Equal10.IN3
a[0] => Equal11.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN3
a[1] => Equal5.IN1
a[1] => Equal6.IN2
a[1] => Equal7.IN3
a[1] => Equal8.IN1
a[1] => Equal9.IN2
a[1] => Equal10.IN2
a[1] => Equal11.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN1
a[2] => Equal7.IN2
a[2] => Equal8.IN2
a[2] => Equal9.IN0
a[2] => Equal10.IN1
a[2] => Equal11.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN2
a[3] => Equal5.IN2
a[3] => Equal6.IN0
a[3] => Equal7.IN0
a[3] => Equal8.IN0
a[3] => Equal9.IN1
a[3] => Equal10.IN0
a[3] => Equal11.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg4
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => ~NO_FANOUT~
data_sig[5] => ~NO_FANOUT~
data_sig[6] => ~NO_FANOUT~
data_sig[7] => ~NO_FANOUT~
data_sig[8] => ~NO_FANOUT~
data_sig[9] => ~NO_FANOUT~
data_sig[10] => ~NO_FANOUT~
data_sig[11] => ~NO_FANOUT~
data_sig[12] => ~NO_FANOUT~
data_sig[13] => ~NO_FANOUT~
data_sig[14] => ~NO_FANOUT~
data_sig[15] => ~NO_FANOUT~
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal


|display|number:reg4|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN1
a[0] => Equal5.IN3
a[0] => Equal6.IN3
a[0] => Equal7.IN1
a[0] => Equal8.IN3
a[0] => Equal9.IN3
a[0] => Equal10.IN3
a[0] => Equal11.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN3
a[1] => Equal5.IN1
a[1] => Equal6.IN2
a[1] => Equal7.IN3
a[1] => Equal8.IN1
a[1] => Equal9.IN2
a[1] => Equal10.IN2
a[1] => Equal11.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN1
a[2] => Equal7.IN2
a[2] => Equal8.IN2
a[2] => Equal9.IN0
a[2] => Equal10.IN1
a[2] => Equal11.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN2
a[3] => Equal5.IN2
a[3] => Equal6.IN0
a[3] => Equal7.IN0
a[3] => Equal8.IN0
a[3] => Equal9.IN1
a[3] => Equal10.IN0
a[3] => Equal11.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg5
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => ~NO_FANOUT~
data_sig[5] => ~NO_FANOUT~
data_sig[6] => ~NO_FANOUT~
data_sig[7] => ~NO_FANOUT~
data_sig[8] => ~NO_FANOUT~
data_sig[9] => ~NO_FANOUT~
data_sig[10] => ~NO_FANOUT~
data_sig[11] => ~NO_FANOUT~
data_sig[12] => ~NO_FANOUT~
data_sig[13] => ~NO_FANOUT~
data_sig[14] => ~NO_FANOUT~
data_sig[15] => ~NO_FANOUT~
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal


|display|number:reg5|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN1
a[0] => Equal5.IN3
a[0] => Equal6.IN3
a[0] => Equal7.IN1
a[0] => Equal8.IN3
a[0] => Equal9.IN3
a[0] => Equal10.IN3
a[0] => Equal11.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN3
a[1] => Equal5.IN1
a[1] => Equal6.IN2
a[1] => Equal7.IN3
a[1] => Equal8.IN1
a[1] => Equal9.IN2
a[1] => Equal10.IN2
a[1] => Equal11.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN1
a[2] => Equal7.IN2
a[2] => Equal8.IN2
a[2] => Equal9.IN0
a[2] => Equal10.IN1
a[2] => Equal11.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN2
a[3] => Equal5.IN2
a[3] => Equal6.IN0
a[3] => Equal7.IN0
a[3] => Equal8.IN0
a[3] => Equal9.IN1
a[3] => Equal10.IN0
a[3] => Equal11.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg6
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => ~NO_FANOUT~
data_sig[5] => ~NO_FANOUT~
data_sig[6] => ~NO_FANOUT~
data_sig[7] => ~NO_FANOUT~
data_sig[8] => ~NO_FANOUT~
data_sig[9] => ~NO_FANOUT~
data_sig[10] => ~NO_FANOUT~
data_sig[11] => ~NO_FANOUT~
data_sig[12] => ~NO_FANOUT~
data_sig[13] => ~NO_FANOUT~
data_sig[14] => ~NO_FANOUT~
data_sig[15] => ~NO_FANOUT~
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal


|display|number:reg6|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN1
a[0] => Equal5.IN3
a[0] => Equal6.IN3
a[0] => Equal7.IN1
a[0] => Equal8.IN3
a[0] => Equal9.IN3
a[0] => Equal10.IN3
a[0] => Equal11.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN3
a[1] => Equal5.IN1
a[1] => Equal6.IN2
a[1] => Equal7.IN3
a[1] => Equal8.IN1
a[1] => Equal9.IN2
a[1] => Equal10.IN2
a[1] => Equal11.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN1
a[2] => Equal7.IN2
a[2] => Equal8.IN2
a[2] => Equal9.IN0
a[2] => Equal10.IN1
a[2] => Equal11.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN2
a[3] => Equal5.IN2
a[3] => Equal6.IN0
a[3] => Equal7.IN0
a[3] => Equal8.IN0
a[3] => Equal9.IN1
a[3] => Equal10.IN0
a[3] => Equal11.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg7
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => ~NO_FANOUT~
data_sig[5] => ~NO_FANOUT~
data_sig[6] => ~NO_FANOUT~
data_sig[7] => ~NO_FANOUT~
data_sig[8] => ~NO_FANOUT~
data_sig[9] => ~NO_FANOUT~
data_sig[10] => ~NO_FANOUT~
data_sig[11] => ~NO_FANOUT~
data_sig[12] => ~NO_FANOUT~
data_sig[13] => ~NO_FANOUT~
data_sig[14] => ~NO_FANOUT~
data_sig[15] => ~NO_FANOUT~
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal


|display|number:reg7|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN1
a[0] => Equal5.IN3
a[0] => Equal6.IN3
a[0] => Equal7.IN1
a[0] => Equal8.IN3
a[0] => Equal9.IN3
a[0] => Equal10.IN3
a[0] => Equal11.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN3
a[1] => Equal5.IN1
a[1] => Equal6.IN2
a[1] => Equal7.IN3
a[1] => Equal8.IN1
a[1] => Equal9.IN2
a[1] => Equal10.IN2
a[1] => Equal11.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN1
a[2] => Equal7.IN2
a[2] => Equal8.IN2
a[2] => Equal9.IN0
a[2] => Equal10.IN1
a[2] => Equal11.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN2
a[3] => Equal5.IN2
a[3] => Equal6.IN0
a[3] => Equal7.IN0
a[3] => Equal8.IN0
a[3] => Equal9.IN1
a[3] => Equal10.IN0
a[3] => Equal11.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|display|number:reg0
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => ~NO_FANOUT~
data_sig[5] => ~NO_FANOUT~
data_sig[6] => ~NO_FANOUT~
data_sig[7] => ~NO_FANOUT~
data_sig[8] => ~NO_FANOUT~
data_sig[9] => ~NO_FANOUT~
data_sig[10] => ~NO_FANOUT~
data_sig[11] => ~NO_FANOUT~
data_sig[12] => ~NO_FANOUT~
data_sig[13] => ~NO_FANOUT~
data_sig[14] => ~NO_FANOUT~
data_sig[15] => ~NO_FANOUT~
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal


|display|number:reg0|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN1
a[0] => Equal5.IN3
a[0] => Equal6.IN3
a[0] => Equal7.IN1
a[0] => Equal8.IN3
a[0] => Equal9.IN3
a[0] => Equal10.IN3
a[0] => Equal11.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN3
a[1] => Equal5.IN1
a[1] => Equal6.IN2
a[1] => Equal7.IN3
a[1] => Equal8.IN1
a[1] => Equal9.IN2
a[1] => Equal10.IN2
a[1] => Equal11.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN1
a[2] => Equal7.IN2
a[2] => Equal8.IN2
a[2] => Equal9.IN0
a[2] => Equal10.IN1
a[2] => Equal11.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN2
a[3] => Equal5.IN2
a[3] => Equal6.IN0
a[3] => Equal7.IN0
a[3] => Equal8.IN0
a[3] => Equal9.IN1
a[3] => Equal10.IN0
a[3] => Equal11.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


