.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* ADC_cy_psoc4_sar */
.set ADC_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS

/* ADC_cy_psoc4_sarmux_8 */
.set ADC_cy_psoc4_sarmux_8__CH_0_PIN, 0
.set ADC_cy_psoc4_sarmux_8__CH_0_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_1_PIN, 1
.set ADC_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_2_PIN, 2
.set ADC_cy_psoc4_sarmux_8__CH_2_PORT, 7
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL

/* ADC_intClock */
.set ADC_intClock__DIVIDER_MASK, 0x0000FFFF
.set ADC_intClock__ENABLE, CYREG_CLK_DIVIDER_A01
.set ADC_intClock__ENABLE_MASK, 0x80000000
.set ADC_intClock__MASK, 0x80000000
.set ADC_intClock__REGISTER, CYREG_CLK_DIVIDER_A01

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_IRQ__INTC_MASK, 0x4000
.set ADC_IRQ__INTC_NUMBER, 14
.set ADC_IRQ__INTC_PRIOR_MASK, 0xC00000
.set ADC_IRQ__INTC_PRIOR_NUM, 3
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* SPI_1_miso_m */
.set SPI_1_miso_m__0__DM__MASK, 0x38
.set SPI_1_miso_m__0__DM__SHIFT, 3
.set SPI_1_miso_m__0__DR, CYREG_PRT4_DR
.set SPI_1_miso_m__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set SPI_1_miso_m__0__HSIOM_MASK, 0x000000F0
.set SPI_1_miso_m__0__HSIOM_SHIFT, 4
.set SPI_1_miso_m__0__INTCFG, CYREG_PRT4_INTCFG
.set SPI_1_miso_m__0__INTSTAT, CYREG_PRT4_INTSTAT
.set SPI_1_miso_m__0__MASK, 0x02
.set SPI_1_miso_m__0__PC, CYREG_PRT4_PC
.set SPI_1_miso_m__0__PC2, CYREG_PRT4_PC2
.set SPI_1_miso_m__0__PORT, 4
.set SPI_1_miso_m__0__PS, CYREG_PRT4_PS
.set SPI_1_miso_m__0__SHIFT, 1
.set SPI_1_miso_m__DR, CYREG_PRT4_DR
.set SPI_1_miso_m__INTCFG, CYREG_PRT4_INTCFG
.set SPI_1_miso_m__INTSTAT, CYREG_PRT4_INTSTAT
.set SPI_1_miso_m__MASK, 0x02
.set SPI_1_miso_m__PC, CYREG_PRT4_PC
.set SPI_1_miso_m__PC2, CYREG_PRT4_PC2
.set SPI_1_miso_m__PORT, 4
.set SPI_1_miso_m__PS, CYREG_PRT4_PS
.set SPI_1_miso_m__SHIFT, 1

/* SPI_1_mosi_m */
.set SPI_1_mosi_m__0__DM__MASK, 0x07
.set SPI_1_mosi_m__0__DM__SHIFT, 0
.set SPI_1_mosi_m__0__DR, CYREG_PRT4_DR
.set SPI_1_mosi_m__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set SPI_1_mosi_m__0__HSIOM_MASK, 0x0000000F
.set SPI_1_mosi_m__0__HSIOM_SHIFT, 0
.set SPI_1_mosi_m__0__INTCFG, CYREG_PRT4_INTCFG
.set SPI_1_mosi_m__0__INTSTAT, CYREG_PRT4_INTSTAT
.set SPI_1_mosi_m__0__MASK, 0x01
.set SPI_1_mosi_m__0__PC, CYREG_PRT4_PC
.set SPI_1_mosi_m__0__PC2, CYREG_PRT4_PC2
.set SPI_1_mosi_m__0__PORT, 4
.set SPI_1_mosi_m__0__PS, CYREG_PRT4_PS
.set SPI_1_mosi_m__0__SHIFT, 0
.set SPI_1_mosi_m__DR, CYREG_PRT4_DR
.set SPI_1_mosi_m__INTCFG, CYREG_PRT4_INTCFG
.set SPI_1_mosi_m__INTSTAT, CYREG_PRT4_INTSTAT
.set SPI_1_mosi_m__MASK, 0x01
.set SPI_1_mosi_m__PC, CYREG_PRT4_PC
.set SPI_1_mosi_m__PC2, CYREG_PRT4_PC2
.set SPI_1_mosi_m__PORT, 4
.set SPI_1_mosi_m__PS, CYREG_PRT4_PS
.set SPI_1_mosi_m__SHIFT, 0

/* SPI_1_SCB */
.set SPI_1_SCB__BIST_CONTROL, CYREG_SCB0_BIST_CONTROL
.set SPI_1_SCB__BIST_DATA, CYREG_SCB0_BIST_DATA
.set SPI_1_SCB__CTRL, CYREG_SCB0_CTRL
.set SPI_1_SCB__EZ_DATA00, CYREG_SCB0_EZ_DATA00
.set SPI_1_SCB__EZ_DATA01, CYREG_SCB0_EZ_DATA01
.set SPI_1_SCB__EZ_DATA02, CYREG_SCB0_EZ_DATA02
.set SPI_1_SCB__EZ_DATA03, CYREG_SCB0_EZ_DATA03
.set SPI_1_SCB__EZ_DATA04, CYREG_SCB0_EZ_DATA04
.set SPI_1_SCB__EZ_DATA05, CYREG_SCB0_EZ_DATA05
.set SPI_1_SCB__EZ_DATA06, CYREG_SCB0_EZ_DATA06
.set SPI_1_SCB__EZ_DATA07, CYREG_SCB0_EZ_DATA07
.set SPI_1_SCB__EZ_DATA08, CYREG_SCB0_EZ_DATA08
.set SPI_1_SCB__EZ_DATA09, CYREG_SCB0_EZ_DATA09
.set SPI_1_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set SPI_1_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set SPI_1_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set SPI_1_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set SPI_1_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set SPI_1_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set SPI_1_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set SPI_1_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set SPI_1_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set SPI_1_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set SPI_1_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set SPI_1_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set SPI_1_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set SPI_1_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set SPI_1_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set SPI_1_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set SPI_1_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set SPI_1_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set SPI_1_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set SPI_1_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set SPI_1_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set SPI_1_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set SPI_1_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set SPI_1_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set SPI_1_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set SPI_1_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set SPI_1_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set SPI_1_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set SPI_1_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set SPI_1_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set SPI_1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set SPI_1_SCB__INTR_M, CYREG_SCB0_INTR_M
.set SPI_1_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set SPI_1_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set SPI_1_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set SPI_1_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set SPI_1_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set SPI_1_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set SPI_1_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set SPI_1_SCB__INTR_S, CYREG_SCB0_INTR_S
.set SPI_1_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set SPI_1_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set SPI_1_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set SPI_1_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set SPI_1_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set SPI_1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set SPI_1_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set SPI_1_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set SPI_1_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set SPI_1_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set SPI_1_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set SPI_1_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set SPI_1_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set SPI_1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set SPI_1_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set SPI_1_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set SPI_1_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set SPI_1_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set SPI_1_SCB__SS0_POSISTION, 0
.set SPI_1_SCB__SS1_POSISTION, 1
.set SPI_1_SCB__SS2_POSISTION, 2
.set SPI_1_SCB__SS3_POSISTION, 3
.set SPI_1_SCB__STATUS, CYREG_SCB0_STATUS
.set SPI_1_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set SPI_1_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set SPI_1_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set SPI_1_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set SPI_1_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set SPI_1_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set SPI_1_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set SPI_1_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* SPI_1_SCBCLK */
.set SPI_1_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set SPI_1_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_A00
.set SPI_1_SCBCLK__ENABLE_MASK, 0x80000000
.set SPI_1_SCBCLK__MASK, 0x80000000
.set SPI_1_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_A00

/* SPI_1_sclk_m */
.set SPI_1_sclk_m__0__DM__MASK, 0x1C0
.set SPI_1_sclk_m__0__DM__SHIFT, 6
.set SPI_1_sclk_m__0__DR, CYREG_PRT4_DR
.set SPI_1_sclk_m__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set SPI_1_sclk_m__0__HSIOM_MASK, 0x00000F00
.set SPI_1_sclk_m__0__HSIOM_SHIFT, 8
.set SPI_1_sclk_m__0__INTCFG, CYREG_PRT4_INTCFG
.set SPI_1_sclk_m__0__INTSTAT, CYREG_PRT4_INTSTAT
.set SPI_1_sclk_m__0__MASK, 0x04
.set SPI_1_sclk_m__0__PC, CYREG_PRT4_PC
.set SPI_1_sclk_m__0__PC2, CYREG_PRT4_PC2
.set SPI_1_sclk_m__0__PORT, 4
.set SPI_1_sclk_m__0__PS, CYREG_PRT4_PS
.set SPI_1_sclk_m__0__SHIFT, 2
.set SPI_1_sclk_m__DR, CYREG_PRT4_DR
.set SPI_1_sclk_m__INTCFG, CYREG_PRT4_INTCFG
.set SPI_1_sclk_m__INTSTAT, CYREG_PRT4_INTSTAT
.set SPI_1_sclk_m__MASK, 0x04
.set SPI_1_sclk_m__PC, CYREG_PRT4_PC
.set SPI_1_sclk_m__PC2, CYREG_PRT4_PC2
.set SPI_1_sclk_m__PORT, 4
.set SPI_1_sclk_m__PS, CYREG_PRT4_PS
.set SPI_1_sclk_m__SHIFT, 2

/* SPI_1_ss0_m */
.set SPI_1_ss0_m__0__DM__MASK, 0xE00
.set SPI_1_ss0_m__0__DM__SHIFT, 9
.set SPI_1_ss0_m__0__DR, CYREG_PRT4_DR
.set SPI_1_ss0_m__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set SPI_1_ss0_m__0__HSIOM_MASK, 0x0000F000
.set SPI_1_ss0_m__0__HSIOM_SHIFT, 12
.set SPI_1_ss0_m__0__INTCFG, CYREG_PRT4_INTCFG
.set SPI_1_ss0_m__0__INTSTAT, CYREG_PRT4_INTSTAT
.set SPI_1_ss0_m__0__MASK, 0x08
.set SPI_1_ss0_m__0__PC, CYREG_PRT4_PC
.set SPI_1_ss0_m__0__PC2, CYREG_PRT4_PC2
.set SPI_1_ss0_m__0__PORT, 4
.set SPI_1_ss0_m__0__PS, CYREG_PRT4_PS
.set SPI_1_ss0_m__0__SHIFT, 3
.set SPI_1_ss0_m__DR, CYREG_PRT4_DR
.set SPI_1_ss0_m__INTCFG, CYREG_PRT4_INTCFG
.set SPI_1_ss0_m__INTSTAT, CYREG_PRT4_INTSTAT
.set SPI_1_ss0_m__MASK, 0x08
.set SPI_1_ss0_m__PC, CYREG_PRT4_PC
.set SPI_1_ss0_m__PC2, CYREG_PRT4_PC2
.set SPI_1_ss0_m__PORT, 4
.set SPI_1_ss0_m__PS, CYREG_PRT4_PS
.set SPI_1_ss0_m__SHIFT, 3

/* elbow */
.set elbow__0__DM__MASK, 0x07
.set elbow__0__DM__SHIFT, 0
.set elbow__0__DR, CYREG_PRT1_DR
.set elbow__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set elbow__0__HSIOM_MASK, 0x0000000F
.set elbow__0__HSIOM_SHIFT, 0
.set elbow__0__INTCFG, CYREG_PRT1_INTCFG
.set elbow__0__INTSTAT, CYREG_PRT1_INTSTAT
.set elbow__0__MASK, 0x01
.set elbow__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set elbow__0__OUT_SEL_SHIFT, 0
.set elbow__0__OUT_SEL_VAL, -1
.set elbow__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set elbow__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set elbow__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set elbow__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set elbow__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set elbow__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set elbow__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set elbow__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set elbow__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set elbow__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set elbow__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set elbow__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set elbow__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set elbow__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set elbow__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set elbow__0__PC, CYREG_PRT1_PC
.set elbow__0__PC2, CYREG_PRT1_PC2
.set elbow__0__PORT, 1
.set elbow__0__PS, CYREG_PRT1_PS
.set elbow__0__SHIFT, 0
.set elbow__DR, CYREG_PRT1_DR
.set elbow__INTCFG, CYREG_PRT1_INTCFG
.set elbow__INTSTAT, CYREG_PRT1_INTSTAT
.set elbow__MASK, 0x01
.set elbow__PA__CFG0, CYREG_UDB_PA1_CFG0
.set elbow__PA__CFG1, CYREG_UDB_PA1_CFG1
.set elbow__PA__CFG10, CYREG_UDB_PA1_CFG10
.set elbow__PA__CFG11, CYREG_UDB_PA1_CFG11
.set elbow__PA__CFG12, CYREG_UDB_PA1_CFG12
.set elbow__PA__CFG13, CYREG_UDB_PA1_CFG13
.set elbow__PA__CFG14, CYREG_UDB_PA1_CFG14
.set elbow__PA__CFG2, CYREG_UDB_PA1_CFG2
.set elbow__PA__CFG3, CYREG_UDB_PA1_CFG3
.set elbow__PA__CFG4, CYREG_UDB_PA1_CFG4
.set elbow__PA__CFG5, CYREG_UDB_PA1_CFG5
.set elbow__PA__CFG6, CYREG_UDB_PA1_CFG6
.set elbow__PA__CFG7, CYREG_UDB_PA1_CFG7
.set elbow__PA__CFG8, CYREG_UDB_PA1_CFG8
.set elbow__PA__CFG9, CYREG_UDB_PA1_CFG9
.set elbow__PC, CYREG_PRT1_PC
.set elbow__PC2, CYREG_PRT1_PC2
.set elbow__PORT, 1
.set elbow__PS, CYREG_PRT1_PS
.set elbow__SHIFT, 0

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_1__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_1__INTC_MASK, 0x80000
.set isr_1__INTC_NUMBER, 19
.set isr_1__INTC_PRIOR_MASK, 0xC0000000
.set isr_1__INTC_PRIOR_NUM, 3
.set isr_1__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set isr_1__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_1__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* BA_PWM_cy_m0s8_tcpwm_1 */
.set BA_PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set BA_PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set BA_PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set BA_PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set BA_PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set BA_PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set BA_PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set BA_PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set BA_PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set BA_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set BA_PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set BA_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set BA_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set BA_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set BA_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set BA_PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set BA_PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set BA_PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* UART_1_rx */
.set UART_1_rx__0__DM__MASK, 0x7000
.set UART_1_rx__0__DM__SHIFT, 12
.set UART_1_rx__0__DR, CYREG_PRT0_DR
.set UART_1_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set UART_1_rx__0__HSIOM_MASK, 0x000F0000
.set UART_1_rx__0__HSIOM_SHIFT, 16
.set UART_1_rx__0__INTCFG, CYREG_PRT0_INTCFG
.set UART_1_rx__0__INTSTAT, CYREG_PRT0_INTSTAT
.set UART_1_rx__0__MASK, 0x10
.set UART_1_rx__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UART_1_rx__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UART_1_rx__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UART_1_rx__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UART_1_rx__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UART_1_rx__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UART_1_rx__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UART_1_rx__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UART_1_rx__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UART_1_rx__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UART_1_rx__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UART_1_rx__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UART_1_rx__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UART_1_rx__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UART_1_rx__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UART_1_rx__0__PC, CYREG_PRT0_PC
.set UART_1_rx__0__PC2, CYREG_PRT0_PC2
.set UART_1_rx__0__PORT, 0
.set UART_1_rx__0__PS, CYREG_PRT0_PS
.set UART_1_rx__0__SHIFT, 4
.set UART_1_rx__DR, CYREG_PRT0_DR
.set UART_1_rx__INTCFG, CYREG_PRT0_INTCFG
.set UART_1_rx__INTSTAT, CYREG_PRT0_INTSTAT
.set UART_1_rx__MASK, 0x10
.set UART_1_rx__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UART_1_rx__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UART_1_rx__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UART_1_rx__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UART_1_rx__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UART_1_rx__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UART_1_rx__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UART_1_rx__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UART_1_rx__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UART_1_rx__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UART_1_rx__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UART_1_rx__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UART_1_rx__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UART_1_rx__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UART_1_rx__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UART_1_rx__PC, CYREG_PRT0_PC
.set UART_1_rx__PC2, CYREG_PRT0_PC2
.set UART_1_rx__PORT, 0
.set UART_1_rx__PS, CYREG_PRT0_PS
.set UART_1_rx__SHIFT, 4

/* UART_1_SCB */
.set UART_1_SCB__BIST_CONTROL, CYREG_SCB1_BIST_CONTROL
.set UART_1_SCB__BIST_DATA, CYREG_SCB1_BIST_DATA
.set UART_1_SCB__CTRL, CYREG_SCB1_CTRL
.set UART_1_SCB__EZ_DATA00, CYREG_SCB1_EZ_DATA00
.set UART_1_SCB__EZ_DATA01, CYREG_SCB1_EZ_DATA01
.set UART_1_SCB__EZ_DATA02, CYREG_SCB1_EZ_DATA02
.set UART_1_SCB__EZ_DATA03, CYREG_SCB1_EZ_DATA03
.set UART_1_SCB__EZ_DATA04, CYREG_SCB1_EZ_DATA04
.set UART_1_SCB__EZ_DATA05, CYREG_SCB1_EZ_DATA05
.set UART_1_SCB__EZ_DATA06, CYREG_SCB1_EZ_DATA06
.set UART_1_SCB__EZ_DATA07, CYREG_SCB1_EZ_DATA07
.set UART_1_SCB__EZ_DATA08, CYREG_SCB1_EZ_DATA08
.set UART_1_SCB__EZ_DATA09, CYREG_SCB1_EZ_DATA09
.set UART_1_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set UART_1_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set UART_1_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set UART_1_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set UART_1_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set UART_1_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set UART_1_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set UART_1_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set UART_1_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set UART_1_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set UART_1_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set UART_1_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set UART_1_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set UART_1_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set UART_1_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set UART_1_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set UART_1_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set UART_1_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set UART_1_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set UART_1_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set UART_1_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set UART_1_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set UART_1_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set UART_1_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set UART_1_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set UART_1_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set UART_1_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set UART_1_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set UART_1_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set UART_1_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set UART_1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set UART_1_SCB__INTR_M, CYREG_SCB1_INTR_M
.set UART_1_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set UART_1_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set UART_1_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set UART_1_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set UART_1_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set UART_1_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set UART_1_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set UART_1_SCB__INTR_S, CYREG_SCB1_INTR_S
.set UART_1_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set UART_1_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set UART_1_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set UART_1_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set UART_1_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set UART_1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set UART_1_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set UART_1_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set UART_1_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set UART_1_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set UART_1_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set UART_1_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set UART_1_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set UART_1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set UART_1_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set UART_1_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set UART_1_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set UART_1_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set UART_1_SCB__SS0_POSISTION, 0
.set UART_1_SCB__SS1_POSISTION, 1
.set UART_1_SCB__SS2_POSISTION, 2
.set UART_1_SCB__SS3_POSISTION, 3
.set UART_1_SCB__STATUS, CYREG_SCB1_STATUS
.set UART_1_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set UART_1_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set UART_1_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set UART_1_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set UART_1_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set UART_1_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set UART_1_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set UART_1_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL

/* UART_1_SCBCLK */
.set UART_1_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set UART_1_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_B00
.set UART_1_SCBCLK__ENABLE_MASK, 0x80000000
.set UART_1_SCBCLK__MASK, 0x80000000
.set UART_1_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_B00

/* UART_1_tx */
.set UART_1_tx__0__DM__MASK, 0x38000
.set UART_1_tx__0__DM__SHIFT, 15
.set UART_1_tx__0__DR, CYREG_PRT0_DR
.set UART_1_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set UART_1_tx__0__HSIOM_MASK, 0x00F00000
.set UART_1_tx__0__HSIOM_SHIFT, 20
.set UART_1_tx__0__INTCFG, CYREG_PRT0_INTCFG
.set UART_1_tx__0__INTSTAT, CYREG_PRT0_INTSTAT
.set UART_1_tx__0__MASK, 0x20
.set UART_1_tx__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set UART_1_tx__0__OUT_SEL_SHIFT, 10
.set UART_1_tx__0__OUT_SEL_VAL, -1
.set UART_1_tx__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UART_1_tx__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UART_1_tx__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UART_1_tx__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UART_1_tx__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UART_1_tx__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UART_1_tx__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UART_1_tx__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UART_1_tx__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UART_1_tx__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UART_1_tx__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UART_1_tx__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UART_1_tx__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UART_1_tx__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UART_1_tx__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UART_1_tx__0__PC, CYREG_PRT0_PC
.set UART_1_tx__0__PC2, CYREG_PRT0_PC2
.set UART_1_tx__0__PORT, 0
.set UART_1_tx__0__PS, CYREG_PRT0_PS
.set UART_1_tx__0__SHIFT, 5
.set UART_1_tx__DR, CYREG_PRT0_DR
.set UART_1_tx__INTCFG, CYREG_PRT0_INTCFG
.set UART_1_tx__INTSTAT, CYREG_PRT0_INTSTAT
.set UART_1_tx__MASK, 0x20
.set UART_1_tx__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UART_1_tx__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UART_1_tx__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UART_1_tx__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UART_1_tx__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UART_1_tx__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UART_1_tx__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UART_1_tx__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UART_1_tx__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UART_1_tx__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UART_1_tx__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UART_1_tx__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UART_1_tx__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UART_1_tx__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UART_1_tx__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UART_1_tx__PC, CYREG_PRT0_PC
.set UART_1_tx__PC2, CYREG_PRT0_PC2
.set UART_1_tx__PORT, 0
.set UART_1_tx__PS, CYREG_PRT0_PS
.set UART_1_tx__SHIFT, 5

/* WIZ_SS */
.set WIZ_SS__0__DM__MASK, 0xE00
.set WIZ_SS__0__DM__SHIFT, 9
.set WIZ_SS__0__DR, CYREG_PRT0_DR
.set WIZ_SS__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set WIZ_SS__0__HSIOM_MASK, 0x0000F000
.set WIZ_SS__0__HSIOM_SHIFT, 12
.set WIZ_SS__0__INTCFG, CYREG_PRT0_INTCFG
.set WIZ_SS__0__INTSTAT, CYREG_PRT0_INTSTAT
.set WIZ_SS__0__MASK, 0x08
.set WIZ_SS__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WIZ_SS__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WIZ_SS__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WIZ_SS__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WIZ_SS__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WIZ_SS__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WIZ_SS__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WIZ_SS__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WIZ_SS__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WIZ_SS__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WIZ_SS__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WIZ_SS__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WIZ_SS__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WIZ_SS__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WIZ_SS__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WIZ_SS__0__PC, CYREG_PRT0_PC
.set WIZ_SS__0__PC2, CYREG_PRT0_PC2
.set WIZ_SS__0__PORT, 0
.set WIZ_SS__0__PS, CYREG_PRT0_PS
.set WIZ_SS__0__SHIFT, 3
.set WIZ_SS__DR, CYREG_PRT0_DR
.set WIZ_SS__INTCFG, CYREG_PRT0_INTCFG
.set WIZ_SS__INTSTAT, CYREG_PRT0_INTSTAT
.set WIZ_SS__MASK, 0x08
.set WIZ_SS__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WIZ_SS__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WIZ_SS__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WIZ_SS__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WIZ_SS__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WIZ_SS__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WIZ_SS__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WIZ_SS__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WIZ_SS__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WIZ_SS__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WIZ_SS__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WIZ_SS__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WIZ_SS__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WIZ_SS__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WIZ_SS__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WIZ_SS__PC, CYREG_PRT0_PC
.set WIZ_SS__PC2, CYREG_PRT0_PC2
.set WIZ_SS__PORT, 0
.set WIZ_SS__PS, CYREG_PRT0_PS
.set WIZ_SS__SHIFT, 3

/* Timer_1_cy_m0s8_tcpwm_1 */
.set Timer_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT3_CC
.set Timer_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT3_CC_BUFF
.set Timer_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT3_COUNTER
.set Timer_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT3_CTRL
.set Timer_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT3_INTR
.set Timer_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT3_INTR_MASK
.set Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT3_INTR_MASKED
.set Timer_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT3_INTR_SET
.set Timer_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT3_PERIOD
.set Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT3_PERIOD_BUFF
.set Timer_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT3_STATUS
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x08
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 3
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x800
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 11
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x8000000
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 27
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x80000
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 19
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x08
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 3
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x08
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 3
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 3
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT3_TR_CTRL0
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT3_TR_CTRL1
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT3_TR_CTRL2

/* WIZ_INT */
.set WIZ_INT__0__DM__MASK, 0x07
.set WIZ_INT__0__DM__SHIFT, 0
.set WIZ_INT__0__DR, CYREG_PRT0_DR
.set WIZ_INT__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set WIZ_INT__0__HSIOM_MASK, 0x0000000F
.set WIZ_INT__0__HSIOM_SHIFT, 0
.set WIZ_INT__0__INTCFG, CYREG_PRT0_INTCFG
.set WIZ_INT__0__INTSTAT, CYREG_PRT0_INTSTAT
.set WIZ_INT__0__MASK, 0x01
.set WIZ_INT__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WIZ_INT__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WIZ_INT__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WIZ_INT__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WIZ_INT__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WIZ_INT__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WIZ_INT__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WIZ_INT__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WIZ_INT__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WIZ_INT__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WIZ_INT__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WIZ_INT__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WIZ_INT__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WIZ_INT__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WIZ_INT__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WIZ_INT__0__PC, CYREG_PRT0_PC
.set WIZ_INT__0__PC2, CYREG_PRT0_PC2
.set WIZ_INT__0__PORT, 0
.set WIZ_INT__0__PS, CYREG_PRT0_PS
.set WIZ_INT__0__SHIFT, 0
.set WIZ_INT__DR, CYREG_PRT0_DR
.set WIZ_INT__INTCFG, CYREG_PRT0_INTCFG
.set WIZ_INT__INTSTAT, CYREG_PRT0_INTSTAT
.set WIZ_INT__MASK, 0x01
.set WIZ_INT__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WIZ_INT__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WIZ_INT__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WIZ_INT__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WIZ_INT__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WIZ_INT__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WIZ_INT__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WIZ_INT__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WIZ_INT__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WIZ_INT__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WIZ_INT__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WIZ_INT__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WIZ_INT__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WIZ_INT__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WIZ_INT__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WIZ_INT__PC, CYREG_PRT0_PC
.set WIZ_INT__PC2, CYREG_PRT0_PC2
.set WIZ_INT__PORT, 0
.set WIZ_INT__PS, CYREG_PRT0_PS
.set WIZ_INT__SHIFT, 0

/* WIZ_RDY */
.set WIZ_RDY__0__DM__MASK, 0x38
.set WIZ_RDY__0__DM__SHIFT, 3
.set WIZ_RDY__0__DR, CYREG_PRT0_DR
.set WIZ_RDY__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set WIZ_RDY__0__HSIOM_MASK, 0x000000F0
.set WIZ_RDY__0__HSIOM_SHIFT, 4
.set WIZ_RDY__0__INTCFG, CYREG_PRT0_INTCFG
.set WIZ_RDY__0__INTSTAT, CYREG_PRT0_INTSTAT
.set WIZ_RDY__0__MASK, 0x02
.set WIZ_RDY__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WIZ_RDY__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WIZ_RDY__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WIZ_RDY__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WIZ_RDY__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WIZ_RDY__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WIZ_RDY__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WIZ_RDY__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WIZ_RDY__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WIZ_RDY__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WIZ_RDY__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WIZ_RDY__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WIZ_RDY__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WIZ_RDY__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WIZ_RDY__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WIZ_RDY__0__PC, CYREG_PRT0_PC
.set WIZ_RDY__0__PC2, CYREG_PRT0_PC2
.set WIZ_RDY__0__PORT, 0
.set WIZ_RDY__0__PS, CYREG_PRT0_PS
.set WIZ_RDY__0__SHIFT, 1
.set WIZ_RDY__DR, CYREG_PRT0_DR
.set WIZ_RDY__INTCFG, CYREG_PRT0_INTCFG
.set WIZ_RDY__INTSTAT, CYREG_PRT0_INTSTAT
.set WIZ_RDY__MASK, 0x02
.set WIZ_RDY__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WIZ_RDY__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WIZ_RDY__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WIZ_RDY__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WIZ_RDY__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WIZ_RDY__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WIZ_RDY__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WIZ_RDY__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WIZ_RDY__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WIZ_RDY__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WIZ_RDY__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WIZ_RDY__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WIZ_RDY__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WIZ_RDY__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WIZ_RDY__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WIZ_RDY__PC, CYREG_PRT0_PC
.set WIZ_RDY__PC2, CYREG_PRT0_PC2
.set WIZ_RDY__PORT, 0
.set WIZ_RDY__PS, CYREG_PRT0_PS
.set WIZ_RDY__SHIFT, 1

/* WIZ_RST */
.set WIZ_RST__0__DM__MASK, 0x1C0
.set WIZ_RST__0__DM__SHIFT, 6
.set WIZ_RST__0__DR, CYREG_PRT0_DR
.set WIZ_RST__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set WIZ_RST__0__HSIOM_MASK, 0x00000F00
.set WIZ_RST__0__HSIOM_SHIFT, 8
.set WIZ_RST__0__INTCFG, CYREG_PRT0_INTCFG
.set WIZ_RST__0__INTSTAT, CYREG_PRT0_INTSTAT
.set WIZ_RST__0__MASK, 0x04
.set WIZ_RST__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WIZ_RST__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WIZ_RST__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WIZ_RST__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WIZ_RST__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WIZ_RST__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WIZ_RST__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WIZ_RST__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WIZ_RST__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WIZ_RST__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WIZ_RST__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WIZ_RST__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WIZ_RST__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WIZ_RST__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WIZ_RST__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WIZ_RST__0__PC, CYREG_PRT0_PC
.set WIZ_RST__0__PC2, CYREG_PRT0_PC2
.set WIZ_RST__0__PORT, 0
.set WIZ_RST__0__PS, CYREG_PRT0_PS
.set WIZ_RST__0__SHIFT, 2
.set WIZ_RST__DR, CYREG_PRT0_DR
.set WIZ_RST__INTCFG, CYREG_PRT0_INTCFG
.set WIZ_RST__INTSTAT, CYREG_PRT0_INTSTAT
.set WIZ_RST__MASK, 0x04
.set WIZ_RST__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WIZ_RST__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WIZ_RST__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WIZ_RST__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WIZ_RST__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WIZ_RST__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WIZ_RST__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WIZ_RST__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WIZ_RST__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WIZ_RST__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WIZ_RST__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WIZ_RST__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WIZ_RST__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WIZ_RST__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WIZ_RST__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WIZ_RST__PC, CYREG_PRT0_PC
.set WIZ_RST__PC2, CYREG_PRT0_PC2
.set WIZ_RST__PORT, 0
.set WIZ_RST__PS, CYREG_PRT0_PS
.set WIZ_RST__SHIFT, 2

/* ELBW_PWM_cy_m0s8_tcpwm_1 */
.set ELBW_PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set ELBW_PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set ELBW_PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set ELBW_PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set ELBW_PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set ELBW_PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set ELBW_PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set ELBW_PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set ELBW_PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set ELBW_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set ELBW_PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set ELBW_PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set ELBW_PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set ELBW_PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* shoulder */
.set shoulder__0__DM__MASK, 0x38
.set shoulder__0__DM__SHIFT, 3
.set shoulder__0__DR, CYREG_PRT1_DR
.set shoulder__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set shoulder__0__HSIOM_MASK, 0x000000F0
.set shoulder__0__HSIOM_SHIFT, 4
.set shoulder__0__INTCFG, CYREG_PRT1_INTCFG
.set shoulder__0__INTSTAT, CYREG_PRT1_INTSTAT
.set shoulder__0__MASK, 0x02
.set shoulder__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set shoulder__0__OUT_SEL_SHIFT, 2
.set shoulder__0__OUT_SEL_VAL, 2
.set shoulder__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set shoulder__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set shoulder__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set shoulder__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set shoulder__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set shoulder__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set shoulder__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set shoulder__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set shoulder__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set shoulder__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set shoulder__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set shoulder__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set shoulder__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set shoulder__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set shoulder__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set shoulder__0__PC, CYREG_PRT1_PC
.set shoulder__0__PC2, CYREG_PRT1_PC2
.set shoulder__0__PORT, 1
.set shoulder__0__PS, CYREG_PRT1_PS
.set shoulder__0__SHIFT, 1
.set shoulder__DR, CYREG_PRT1_DR
.set shoulder__INTCFG, CYREG_PRT1_INTCFG
.set shoulder__INTSTAT, CYREG_PRT1_INTSTAT
.set shoulder__MASK, 0x02
.set shoulder__PA__CFG0, CYREG_UDB_PA1_CFG0
.set shoulder__PA__CFG1, CYREG_UDB_PA1_CFG1
.set shoulder__PA__CFG10, CYREG_UDB_PA1_CFG10
.set shoulder__PA__CFG11, CYREG_UDB_PA1_CFG11
.set shoulder__PA__CFG12, CYREG_UDB_PA1_CFG12
.set shoulder__PA__CFG13, CYREG_UDB_PA1_CFG13
.set shoulder__PA__CFG14, CYREG_UDB_PA1_CFG14
.set shoulder__PA__CFG2, CYREG_UDB_PA1_CFG2
.set shoulder__PA__CFG3, CYREG_UDB_PA1_CFG3
.set shoulder__PA__CFG4, CYREG_UDB_PA1_CFG4
.set shoulder__PA__CFG5, CYREG_UDB_PA1_CFG5
.set shoulder__PA__CFG6, CYREG_UDB_PA1_CFG6
.set shoulder__PA__CFG7, CYREG_UDB_PA1_CFG7
.set shoulder__PA__CFG8, CYREG_UDB_PA1_CFG8
.set shoulder__PA__CFG9, CYREG_UDB_PA1_CFG9
.set shoulder__PC, CYREG_PRT1_PC
.set shoulder__PC2, CYREG_PRT1_PC2
.set shoulder__PORT, 1
.set shoulder__PS, CYREG_PRT1_PS
.set shoulder__SHIFT, 1

/* Clock_pwm */
.set Clock_pwm__DIVIDER_MASK, 0x0000FFFF
.set Clock_pwm__ENABLE, CYREG_CLK_DIVIDER_B01
.set Clock_pwm__ENABLE_MASK, 0x80000000
.set Clock_pwm__MASK, 0x80000000
.set Clock_pwm__REGISTER, CYREG_CLK_DIVIDER_B01

/* SHLDR_PWM_cy_m0s8_tcpwm_1 */
.set SHLDR_PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set SHLDR_PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set SHLDR_PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set SHLDR_PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set SHLDR_PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set SHLDR_PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set SHLDR_PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set SHLDR_PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set SHLDR_PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set SHLDR_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set SHLDR_PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set SHLDR_PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set SHLDR_PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set SHLDR_PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* pot_elbow */
.set pot_elbow__0__DM__MASK, 0x38
.set pot_elbow__0__DM__SHIFT, 3
.set pot_elbow__0__DR, CYREG_PRT2_DR
.set pot_elbow__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set pot_elbow__0__HSIOM_MASK, 0x000000F0
.set pot_elbow__0__HSIOM_SHIFT, 4
.set pot_elbow__0__INTCFG, CYREG_PRT2_INTCFG
.set pot_elbow__0__INTSTAT, CYREG_PRT2_INTSTAT
.set pot_elbow__0__MASK, 0x02
.set pot_elbow__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set pot_elbow__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set pot_elbow__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set pot_elbow__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set pot_elbow__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set pot_elbow__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set pot_elbow__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set pot_elbow__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set pot_elbow__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set pot_elbow__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set pot_elbow__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set pot_elbow__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set pot_elbow__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set pot_elbow__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set pot_elbow__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set pot_elbow__0__PC, CYREG_PRT2_PC
.set pot_elbow__0__PC2, CYREG_PRT2_PC2
.set pot_elbow__0__PORT, 2
.set pot_elbow__0__PS, CYREG_PRT2_PS
.set pot_elbow__0__SHIFT, 1
.set pot_elbow__DR, CYREG_PRT2_DR
.set pot_elbow__INTCFG, CYREG_PRT2_INTCFG
.set pot_elbow__INTSTAT, CYREG_PRT2_INTSTAT
.set pot_elbow__MASK, 0x02
.set pot_elbow__PA__CFG0, CYREG_UDB_PA2_CFG0
.set pot_elbow__PA__CFG1, CYREG_UDB_PA2_CFG1
.set pot_elbow__PA__CFG10, CYREG_UDB_PA2_CFG10
.set pot_elbow__PA__CFG11, CYREG_UDB_PA2_CFG11
.set pot_elbow__PA__CFG12, CYREG_UDB_PA2_CFG12
.set pot_elbow__PA__CFG13, CYREG_UDB_PA2_CFG13
.set pot_elbow__PA__CFG14, CYREG_UDB_PA2_CFG14
.set pot_elbow__PA__CFG2, CYREG_UDB_PA2_CFG2
.set pot_elbow__PA__CFG3, CYREG_UDB_PA2_CFG3
.set pot_elbow__PA__CFG4, CYREG_UDB_PA2_CFG4
.set pot_elbow__PA__CFG5, CYREG_UDB_PA2_CFG5
.set pot_elbow__PA__CFG6, CYREG_UDB_PA2_CFG6
.set pot_elbow__PA__CFG7, CYREG_UDB_PA2_CFG7
.set pot_elbow__PA__CFG8, CYREG_UDB_PA2_CFG8
.set pot_elbow__PA__CFG9, CYREG_UDB_PA2_CFG9
.set pot_elbow__PC, CYREG_PRT2_PC
.set pot_elbow__PC2, CYREG_PRT2_PC2
.set pot_elbow__PORT, 2
.set pot_elbow__PS, CYREG_PRT2_PS
.set pot_elbow__SHIFT, 1

/* user_test */
.set user_test__0__DM__MASK, 0xE00000
.set user_test__0__DM__SHIFT, 21
.set user_test__0__DR, CYREG_PRT3_DR
.set user_test__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set user_test__0__HSIOM_MASK, 0xF0000000
.set user_test__0__HSIOM_SHIFT, 28
.set user_test__0__INTCFG, CYREG_PRT3_INTCFG
.set user_test__0__INTSTAT, CYREG_PRT3_INTSTAT
.set user_test__0__MASK, 0x80
.set user_test__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set user_test__0__OUT_SEL_SHIFT, 14
.set user_test__0__OUT_SEL_VAL, 2
.set user_test__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set user_test__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set user_test__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set user_test__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set user_test__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set user_test__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set user_test__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set user_test__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set user_test__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set user_test__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set user_test__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set user_test__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set user_test__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set user_test__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set user_test__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set user_test__0__PC, CYREG_PRT3_PC
.set user_test__0__PC2, CYREG_PRT3_PC2
.set user_test__0__PORT, 3
.set user_test__0__PS, CYREG_PRT3_PS
.set user_test__0__SHIFT, 7
.set user_test__DR, CYREG_PRT3_DR
.set user_test__INTCFG, CYREG_PRT3_INTCFG
.set user_test__INTSTAT, CYREG_PRT3_INTSTAT
.set user_test__MASK, 0x80
.set user_test__PA__CFG0, CYREG_UDB_PA3_CFG0
.set user_test__PA__CFG1, CYREG_UDB_PA3_CFG1
.set user_test__PA__CFG10, CYREG_UDB_PA3_CFG10
.set user_test__PA__CFG11, CYREG_UDB_PA3_CFG11
.set user_test__PA__CFG12, CYREG_UDB_PA3_CFG12
.set user_test__PA__CFG13, CYREG_UDB_PA3_CFG13
.set user_test__PA__CFG14, CYREG_UDB_PA3_CFG14
.set user_test__PA__CFG2, CYREG_UDB_PA3_CFG2
.set user_test__PA__CFG3, CYREG_UDB_PA3_CFG3
.set user_test__PA__CFG4, CYREG_UDB_PA3_CFG4
.set user_test__PA__CFG5, CYREG_UDB_PA3_CFG5
.set user_test__PA__CFG6, CYREG_UDB_PA3_CFG6
.set user_test__PA__CFG7, CYREG_UDB_PA3_CFG7
.set user_test__PA__CFG8, CYREG_UDB_PA3_CFG8
.set user_test__PA__CFG9, CYREG_UDB_PA3_CFG9
.set user_test__PC, CYREG_PRT3_PC
.set user_test__PC2, CYREG_PRT3_PC2
.set user_test__PORT, 3
.set user_test__PS, CYREG_PRT3_PS
.set user_test__SHIFT, 7

/* baseAzimuth */
.set baseAzimuth__0__DM__MASK, 0x1C0
.set baseAzimuth__0__DM__SHIFT, 6
.set baseAzimuth__0__DR, CYREG_PRT1_DR
.set baseAzimuth__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set baseAzimuth__0__HSIOM_MASK, 0x00000F00
.set baseAzimuth__0__HSIOM_SHIFT, 8
.set baseAzimuth__0__INTCFG, CYREG_PRT1_INTCFG
.set baseAzimuth__0__INTSTAT, CYREG_PRT1_INTSTAT
.set baseAzimuth__0__MASK, 0x04
.set baseAzimuth__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set baseAzimuth__0__OUT_SEL_SHIFT, 4
.set baseAzimuth__0__OUT_SEL_VAL, 0
.set baseAzimuth__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set baseAzimuth__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set baseAzimuth__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set baseAzimuth__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set baseAzimuth__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set baseAzimuth__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set baseAzimuth__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set baseAzimuth__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set baseAzimuth__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set baseAzimuth__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set baseAzimuth__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set baseAzimuth__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set baseAzimuth__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set baseAzimuth__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set baseAzimuth__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set baseAzimuth__0__PC, CYREG_PRT1_PC
.set baseAzimuth__0__PC2, CYREG_PRT1_PC2
.set baseAzimuth__0__PORT, 1
.set baseAzimuth__0__PS, CYREG_PRT1_PS
.set baseAzimuth__0__SHIFT, 2
.set baseAzimuth__DR, CYREG_PRT1_DR
.set baseAzimuth__INTCFG, CYREG_PRT1_INTCFG
.set baseAzimuth__INTSTAT, CYREG_PRT1_INTSTAT
.set baseAzimuth__MASK, 0x04
.set baseAzimuth__PA__CFG0, CYREG_UDB_PA1_CFG0
.set baseAzimuth__PA__CFG1, CYREG_UDB_PA1_CFG1
.set baseAzimuth__PA__CFG10, CYREG_UDB_PA1_CFG10
.set baseAzimuth__PA__CFG11, CYREG_UDB_PA1_CFG11
.set baseAzimuth__PA__CFG12, CYREG_UDB_PA1_CFG12
.set baseAzimuth__PA__CFG13, CYREG_UDB_PA1_CFG13
.set baseAzimuth__PA__CFG14, CYREG_UDB_PA1_CFG14
.set baseAzimuth__PA__CFG2, CYREG_UDB_PA1_CFG2
.set baseAzimuth__PA__CFG3, CYREG_UDB_PA1_CFG3
.set baseAzimuth__PA__CFG4, CYREG_UDB_PA1_CFG4
.set baseAzimuth__PA__CFG5, CYREG_UDB_PA1_CFG5
.set baseAzimuth__PA__CFG6, CYREG_UDB_PA1_CFG6
.set baseAzimuth__PA__CFG7, CYREG_UDB_PA1_CFG7
.set baseAzimuth__PA__CFG8, CYREG_UDB_PA1_CFG8
.set baseAzimuth__PA__CFG9, CYREG_UDB_PA1_CFG9
.set baseAzimuth__PC, CYREG_PRT1_PC
.set baseAzimuth__PC2, CYREG_PRT1_PC2
.set baseAzimuth__PORT, 1
.set baseAzimuth__PS, CYREG_PRT1_PS
.set baseAzimuth__SHIFT, 2

/* pot_shoulder */
.set pot_shoulder__0__DM__MASK, 0x07
.set pot_shoulder__0__DM__SHIFT, 0
.set pot_shoulder__0__DR, CYREG_PRT2_DR
.set pot_shoulder__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set pot_shoulder__0__HSIOM_MASK, 0x0000000F
.set pot_shoulder__0__HSIOM_SHIFT, 0
.set pot_shoulder__0__INTCFG, CYREG_PRT2_INTCFG
.set pot_shoulder__0__INTSTAT, CYREG_PRT2_INTSTAT
.set pot_shoulder__0__MASK, 0x01
.set pot_shoulder__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set pot_shoulder__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set pot_shoulder__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set pot_shoulder__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set pot_shoulder__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set pot_shoulder__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set pot_shoulder__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set pot_shoulder__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set pot_shoulder__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set pot_shoulder__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set pot_shoulder__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set pot_shoulder__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set pot_shoulder__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set pot_shoulder__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set pot_shoulder__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set pot_shoulder__0__PC, CYREG_PRT2_PC
.set pot_shoulder__0__PC2, CYREG_PRT2_PC2
.set pot_shoulder__0__PORT, 2
.set pot_shoulder__0__PS, CYREG_PRT2_PS
.set pot_shoulder__0__SHIFT, 0
.set pot_shoulder__DR, CYREG_PRT2_DR
.set pot_shoulder__INTCFG, CYREG_PRT2_INTCFG
.set pot_shoulder__INTSTAT, CYREG_PRT2_INTSTAT
.set pot_shoulder__MASK, 0x01
.set pot_shoulder__PA__CFG0, CYREG_UDB_PA2_CFG0
.set pot_shoulder__PA__CFG1, CYREG_UDB_PA2_CFG1
.set pot_shoulder__PA__CFG10, CYREG_UDB_PA2_CFG10
.set pot_shoulder__PA__CFG11, CYREG_UDB_PA2_CFG11
.set pot_shoulder__PA__CFG12, CYREG_UDB_PA2_CFG12
.set pot_shoulder__PA__CFG13, CYREG_UDB_PA2_CFG13
.set pot_shoulder__PA__CFG14, CYREG_UDB_PA2_CFG14
.set pot_shoulder__PA__CFG2, CYREG_UDB_PA2_CFG2
.set pot_shoulder__PA__CFG3, CYREG_UDB_PA2_CFG3
.set pot_shoulder__PA__CFG4, CYREG_UDB_PA2_CFG4
.set pot_shoulder__PA__CFG5, CYREG_UDB_PA2_CFG5
.set pot_shoulder__PA__CFG6, CYREG_UDB_PA2_CFG6
.set pot_shoulder__PA__CFG7, CYREG_UDB_PA2_CFG7
.set pot_shoulder__PA__CFG8, CYREG_UDB_PA2_CFG8
.set pot_shoulder__PA__CFG9, CYREG_UDB_PA2_CFG9
.set pot_shoulder__PC, CYREG_PRT2_PC
.set pot_shoulder__PC2, CYREG_PRT2_PC2
.set pot_shoulder__PORT, 2
.set pot_shoulder__PS, CYREG_PRT2_PS
.set pot_shoulder__SHIFT, 0

/* Clock_counter */
.set Clock_counter__DIVIDER_MASK, 0x0000FFFF
.set Clock_counter__ENABLE, CYREG_CLK_DIVIDER_C00
.set Clock_counter__ENABLE_MASK, 0x80000000
.set Clock_counter__MASK, 0x80000000
.set Clock_counter__REGISTER, CYREG_CLK_DIVIDER_C00

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 6
.set CYDEV_CHIP_DIE_PSOC4A, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 3
.set CYDEV_CHIP_MEMBER_4D, 2
.set CYDEV_CHIP_MEMBER_4F, 4
.set CYDEV_CHIP_MEMBER_5A, 6
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
