digraph "CFG for '_Z20is_nan_or_inf_kernelPfmPi' function" {
	label="CFG for '_Z20is_nan_or_inf_kernelPfmPi' function";

	Node0x5b3a210 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = sext i32 %12 to i64\l  %14 = icmp ult i64 %13, %1\l  br i1 %14, label %15, label %23\l|{<s0>T|<s1>F}}"];
	Node0x5b3a210:s0 -> Node0x5b3c180;
	Node0x5b3a210:s1 -> Node0x5b3c210;
	Node0x5b3c180 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%15:\l15:                                               \l  %16 = getelementptr inbounds float, float addrspace(1)* %0, i64 %13\l  %17 = load float, float addrspace(1)* %16, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %18 = fcmp uno float %17, 0.000000e+00\l  %19 = tail call float @llvm.fabs.f32(float %17) #3\l  %20 = fcmp oeq float %19, 0x7FF0000000000000\l  %21 = select i1 %18, i1 true, i1 %20\l  br i1 %21, label %22, label %23\l|{<s0>T|<s1>F}}"];
	Node0x5b3c180:s0 -> Node0x5b3dae0;
	Node0x5b3c180:s1 -> Node0x5b3c210;
	Node0x5b3dae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%22:\l22:                                               \l  store i32 1, i32 addrspace(1)* %2, align 4, !tbaa !11\l  br label %23\l}"];
	Node0x5b3dae0 -> Node0x5b3c210;
	Node0x5b3c210 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%23:\l23:                                               \l  ret void\l}"];
}
