// Seed: 1580802063
module module_0 ();
  wire id_2;
  assign module_1.id_0 = 0;
  assign id_1 = 1;
  module_2 modCall_1 ();
  wire id_4;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input tri id_2,
    input tri1 id_3,
    input supply1 id_4,
    input uwire id_5
);
  wire id_7, id_8;
  parameter id_9 = 1;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1;
  assign module_0.id_1 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always id_8 = ~id_2;
  assign id_8 = -1;
  always id_8 = 1;
  module_2 modCall_1 ();
  id_9(
      1'b0
  );
endmodule
