#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon May  8 08:39:27 2023
# Process ID: 15920
# Current directory: C:/Users/gusta/Documents/Universitetet/P4/Projekt/Floating Point Unit/Addition/Addition.runs/synth_1
# Command line: vivado.exe -log Addition2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Addition2.tcl
# Log file: C:/Users/gusta/Documents/Universitetet/P4/Projekt/Floating Point Unit/Addition/Addition.runs/synth_1/Addition2.vds
# Journal file: C:/Users/gusta/Documents/Universitetet/P4/Projekt/Floating Point Unit/Addition/Addition.runs/synth_1\vivado.jou
# Running On: LAPTOP-U9E9QN8R, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16542 MB
#-----------------------------------------------------------
source Addition2.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 380.652 ; gain = 64.129
Command: synth_design -top Addition2 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7828
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 819.551 ; gain = 415.016
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Addition2' [C:/Users/gusta/Documents/Universitetet/P4/Projekt/Floating Point Unit/Addition/Addition.srcs/sources_1/new/Addition2.vhd:36]
WARNING: [Synth 8-614] signal 'add_or_sub' is read in the process but is not in the sensitivity list [C:/Users/gusta/Documents/Universitetet/P4/Projekt/Floating Point Unit/Addition/Addition.srcs/sources_1/new/Addition2.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'Addition2' (0#1) [C:/Users/gusta/Documents/Universitetet/P4/Projekt/Floating Point Unit/Addition/Addition.srcs/sources_1/new/Addition2.vhd:36]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 910.910 ; gain = 506.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 910.910 ; gain = 506.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 910.910 ; gain = 506.375
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/gusta/Documents/Universitetet/P4/Projekt/Floating Point Unit/Addition/Addition.srcs/sources_1/new/Addition2.vhd:183]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 910.910 ; gain = 506.375
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   23 Bit       Adders := 1     
	   3 Input   23 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   23 Bit        Muxes := 14    
	   2 Input    8 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (result_reg[31]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[30]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[29]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[28]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[27]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[26]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[25]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[24]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[23]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[22]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[21]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[20]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[19]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[18]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[17]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[16]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[15]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[14]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[13]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[12]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[11]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[10]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[9]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[8]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[7]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[6]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[5]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[4]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[3]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[2]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[1]) is unused and will be removed from module Addition2.
WARNING: [Synth 8-3332] Sequential element (result_reg[0]) is unused and will be removed from module Addition2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:47 . Memory (MB): peak = 1174.594 ; gain = 770.059
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:47 . Memory (MB): peak = 1175.434 ; gain = 770.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:48 . Memory (MB): peak = 1175.652 ; gain = 771.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:57 . Memory (MB): peak = 1175.652 ; gain = 771.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:57 . Memory (MB): peak = 1175.652 ; gain = 771.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:57 . Memory (MB): peak = 1175.652 ; gain = 771.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:57 . Memory (MB): peak = 1175.652 ; gain = 771.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:57 . Memory (MB): peak = 1175.652 ; gain = 771.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:57 . Memory (MB): peak = 1175.652 ; gain = 771.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    44|
|2     |LUT2   |   117|
|3     |LUT3   |    15|
|4     |LUT4   |   171|
|5     |LUT5   |    97|
|6     |LUT6   |   317|
|7     |IBUF   |    65|
|8     |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   858|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:57 . Memory (MB): peak = 1175.652 ; gain = 771.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:57 . Memory (MB): peak = 1175.652 ; gain = 771.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:57 . Memory (MB): peak = 1175.652 ; gain = 771.117
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1187.492 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1208.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f4f4b13f
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:01:01 . Memory (MB): peak = 1208.141 ; gain = 827.488
INFO: [Common 17-1381] The checkpoint 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/Floating Point Unit/Addition/Addition.runs/synth_1/Addition2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Addition2_utilization_synth.rpt -pb Addition2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  8 08:40:42 2023...
