<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="d" filename="/home/tibrahimovic/0.git-repo/verilator/include/verilated_std.sv" language="1800-2023"/>
    <file id="f" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/csr_if.sv" language="1800-2023"/>
    <file id="e" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/csr_pkg.sv" language="1800-2023"/>
    <file id="h" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/psram.sv" language="1800-2023"/>
    <file id="c" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/rtl.filelist" language="1800-2023"/>
    <file id="i" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/top.sv" language="1800-2023"/>
    <file id="g" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/uart.WITHOUT-FIFO.sv" language="1800-2023"/>
    <file id="j" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/models/psram_sim.sv" language="1800-2023"/>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2023"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2023"/>
    <file id="k" filename="tb.sv" language="1800-2023"/>
  </files>
  <module_files>
    <file id="k" filename="tb.sv" language="1800-2023"/>
    <file id="i" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/top.sv" language="1800-2023"/>
    <file id="j" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/models/psram_sim.sv" language="1800-2023"/>
    <file id="g" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/uart.WITHOUT-FIFO.sv" language="1800-2023"/>
    <file id="h" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/psram.sv" language="1800-2023"/>
  </module_files>
  <cells>
    <cell loc="k,20,8,20,10" name="tb" submodname="tb" hier="tb">
      <cell loc="k,107,8,107,11" name="dut" submodname="top" hier="tb.dut">
        <cell loc="i,96,9,96,15" name="u_uart" submodname="uart" hier="tb.dut.u_uart"/>
        <cell loc="i,119,10,119,17" name="u_psram" submodname="psram" hier="tb.dut.u_psram"/>
      </cell>
      <cell loc="k,125,14,125,21" name="u_psram" submodname="psram_sim" hier="tb.u_psram"/>
    </cell>
  </cells>
  <netlist>
    <module loc="k,20,8,20,10" name="tb" origName="tb" topModule="1">
      <var loc="k,21,18,21,28" name="RUN_SIM_US" dtype_id="1" vartype="int" origName="RUN_SIM_US" param="true">
        <const loc="k,21,31,21,38" name="32&apos;sh2710" dtype_id="2"/>
      </var>
      <var loc="k,26,16,26,30" name="HALF_PERIOD_PS" dtype_id="2" vartype="logic" origName="HALF_PERIOD_PS" localparam="true">
        <const loc="k,26,33,26,39" name="32&apos;shc350" dtype_id="2"/>
      </var>
      <var loc="k,27,16,27,22" name="clk_10" dtype_id="3" vartype="logic" origName="clk_10"/>
      <var loc="k,27,24,27,31" name="clk_100" dtype_id="3" vartype="logic" origName="clk_100"/>
      <var loc="k,28,16,28,25" name="tick_02us" dtype_id="3" vartype="logic" origName="tick_02us"/>
      <var loc="k,30,10,30,17" name="uart_rx" dtype_id="3" vartype="logic" origName="uart_rx"/>
      <var loc="k,30,19,30,26" name="uart_tx" dtype_id="3" vartype="logic" origName="uart_tx"/>
      <var loc="k,31,10,31,16" name="arst_n" dtype_id="3" vartype="logic" origName="arst_n"/>
      <task loc="k,33,9,33,20" name="output_byte">
        <var loc="k,34,25,34,30" name="value" dtype_id="4" dir="input" vartype="logic" origName="value"/>
        <assign loc="k,35,15,35,16" dtype_id="3">
          <const loc="k,35,17,35,21" name="1&apos;h0" dtype_id="3"/>
          <varref loc="k,35,7,35,14" name="uart_rx" dtype_id="3"/>
        </assign>
        <delay loc="k,35,24,35,25">
          <const loc="k,35,25,35,31" name="8680000.0" dtype_id="5"/>
        </delay>
        <begin loc="k,36,7,36,10" name="unnamedblk1">
          <var loc="k,36,16,36,17" name="i" dtype_id="1" vartype="int" origName="i"/>
          <assign loc="k,36,18,36,19" dtype_id="1">
            <const loc="k,36,20,36,21" name="32&apos;sh0" dtype_id="2"/>
            <varref loc="k,36,16,36,17" name="i" dtype_id="1"/>
          </assign>
          <while loc="k,36,7,36,10">
            <begin>
            </begin>
            <begin>
              <gts loc="k,36,25,36,26" dtype_id="3">
                <const loc="k,36,27,36,28" name="32&apos;sh8" dtype_id="2"/>
                <varref loc="k,36,23,36,24" name="i" dtype_id="1"/>
              </gts>
            </begin>
            <begin>
              <begin loc="k,36,39,36,44">
                <assign loc="k,37,18,37,19" dtype_id="3">
                  <sel loc="k,37,25,37,26" dtype_id="3">
                    <varref loc="k,37,20,37,25" name="value" dtype_id="4"/>
                    <sel loc="k,37,26,37,27" dtype_id="6">
                      <varref loc="k,37,26,37,27" name="i" dtype_id="1"/>
                      <const loc="k,37,26,37,27" name="32&apos;h0" dtype_id="7"/>
                      <const loc="k,37,26,37,27" name="32&apos;h3" dtype_id="7"/>
                    </sel>
                    <const loc="k,37,25,37,26" name="32&apos;h1" dtype_id="7"/>
                  </sel>
                  <varref loc="k,37,10,37,17" name="uart_rx" dtype_id="3"/>
                </assign>
                <delay loc="k,37,30,37,31">
                  <const loc="k,37,31,37,37" name="8680000.0" dtype_id="5"/>
                </delay>
              </begin>
            </begin>
            <begin>
              <assign loc="k,36,32,36,33" dtype_id="1">
                <add loc="k,36,35,36,36" dtype_id="1">
                  <const loc="k,36,36,36,37" name="32&apos;sh1" dtype_id="2"/>
                  <varref loc="k,36,34,36,35" name="i" dtype_id="1"/>
                </add>
                <varref loc="k,36,30,36,31" name="i" dtype_id="1"/>
              </assign>
            </begin>
          </while>
        </begin>
        <assign loc="k,39,15,39,16" dtype_id="3">
          <const loc="k,39,17,39,21" name="1&apos;h1" dtype_id="3"/>
          <varref loc="k,39,7,39,14" name="uart_rx" dtype_id="3"/>
        </assign>
        <delay loc="k,39,23,39,24">
          <const loc="k,39,24,39,30" name="8680000.0" dtype_id="5"/>
        </delay>
      </task>
      <var loc="k,43,28,43,32" name="addr" dtype_id="8" vartype="logic" origName="addr" localparam="true">
        <const loc="k,43,35,43,45" name="24&apos;h40302" dtype_id="8"/>
      </var>
      <var loc="k,44,28,44,32" name="data" dtype_id="9" vartype="logic" origName="data" localparam="true">
        <const loc="k,44,35,44,43" name="16&apos;h708" dtype_id="9"/>
      </var>
      <initial loc="k,46,4,46,11">
        <begin loc="k,46,12,46,17">
          <assign loc="k,47,15,47,16" dtype_id="3">
            <const loc="k,47,17,47,21" name="1&apos;h0" dtype_id="3"/>
            <varref loc="k,47,7,47,13" name="clk_10" dtype_id="3"/>
          </assign>
          <dumpctl loc="k,49,7,49,16">
            <const loc="k,49,17,49,34" name="120&apos;h2e2e2f322e73696d2f74622e766364" dtype_id="10"/>
          </dumpctl>
          <dumpctl loc="k,50,3,50,12">
            <const loc="k,50,13,50,14" name="32&apos;sh0" dtype_id="2"/>
          </dumpctl>
          <fork loc="k,52,7,52,11">
            <while loc="k,53,10,53,17">
              <begin>
              </begin>
              <begin>
                <const loc="k,53,10,53,17" name="1&apos;h1" dtype_id="3"/>
              </begin>
              <begin>
                <begin loc="k,53,25,53,34" name="clock_gen">
                  <delay loc="k,54,13,54,14">
                    <const loc="k,54,30,54,31" name="50000.0" dtype_id="5"/>
                    <assign loc="k,54,44,54,45" dtype_id="3">
                      <not loc="k,54,46,54,47" dtype_id="3">
                        <varref loc="k,54,47,54,53" name="clk_10" dtype_id="3"/>
                      </not>
                      <varref loc="k,54,37,54,43" name="clk_10" dtype_id="3"/>
                    </assign>
                  </delay>
                </begin>
              </begin>
            </while>
            <begin loc="k,57,17,57,24" name="run_sim">
              <delay loc="k,58,13,58,14">
                <const loc="k,58,26,58,27" name="10000000000.0" dtype_id="5"/>
              </delay>
              <finish loc="k,59,13,59,20"/>
            </begin>
            <begin loc="k,62,17,62,22" name="reset">
              <assign loc="k,63,21,63,22" dtype_id="3">
                <const loc="k,63,23,63,27" name="1&apos;h1" dtype_id="3"/>
                <varref loc="k,63,13,63,20" name="uart_rx" dtype_id="3"/>
              </assign>
              <assign loc="k,64,20,64,21" dtype_id="3">
                <const loc="k,64,22,64,26" name="1&apos;h0" dtype_id="3"/>
                <varref loc="k,64,13,64,19" name="arst_n" dtype_id="3"/>
              </assign>
              <delay loc="k,65,13,65,14">
                <const loc="k,65,14,65,19" name="100000.0" dtype_id="5"/>
                <assign loc="k,66,20,66,21" dtype_id="3">
                  <const loc="k,66,22,66,26" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="k,66,13,66,19" name="arst_n" dtype_id="3"/>
                </assign>
              </delay>
              <delay loc="k,67,13,67,14">
                <const loc="k,67,14,67,23" name="5000000000.0" dtype_id="5"/>
                <begin loc="k,68,13,68,16" name="unnamedblk2">
                  <var loc="k,68,22,68,23" name="i" dtype_id="1" vartype="int" origName="i"/>
                  <assign loc="k,68,24,68,25" dtype_id="1">
                    <const loc="k,68,26,68,27" name="32&apos;sh0" dtype_id="2"/>
                    <varref loc="k,68,22,68,23" name="i" dtype_id="1"/>
                  </assign>
                  <while loc="k,68,13,68,16">
                    <begin>
                    </begin>
                    <begin>
                      <gts loc="k,68,30,68,31" dtype_id="3">
                        <const loc="k,68,31,68,33" name="32&apos;sha" dtype_id="2"/>
                        <varref loc="k,68,29,68,30" name="i" dtype_id="1"/>
                      </gts>
                    </begin>
                    <begin>
                      <begin loc="k,68,40,68,45">
                        <delay loc="k,69,16,69,17">
                          <const loc="k,69,17,69,23" name="1000000.0" dtype_id="5"/>
                        </delay>
                        <stmtexpr loc="k,70,16,70,27">
                          <taskref loc="k,70,16,70,27" name="output_byte" dtype_id="11">
                            <arg loc="k,70,28,70,32">
                              <const loc="k,70,28,70,32" name="8&apos;h1" dtype_id="4"/>
                            </arg>
                          </taskref>
                        </stmtexpr>
                        <stmtexpr loc="k,71,16,71,27">
                          <taskref loc="k,71,16,71,27" name="output_byte" dtype_id="11">
                            <arg loc="k,71,32,71,33">
                              <const loc="k,71,32,71,33" name="8&apos;h2" dtype_id="4"/>
                            </arg>
                          </taskref>
                        </stmtexpr>
                        <stmtexpr loc="k,72,16,72,27">
                          <taskref loc="k,72,16,72,27" name="output_byte" dtype_id="11">
                            <arg loc="k,72,32,72,33">
                              <const loc="k,72,32,72,33" name="8&apos;h3" dtype_id="4"/>
                            </arg>
                          </taskref>
                        </stmtexpr>
                        <stmtexpr loc="k,73,16,73,27">
                          <taskref loc="k,73,16,73,27" name="output_byte" dtype_id="11">
                            <arg loc="k,73,32,73,33">
                              <const loc="k,73,32,73,33" name="8&apos;h4" dtype_id="4"/>
                            </arg>
                          </taskref>
                        </stmtexpr>
                        <stmtexpr loc="k,74,16,74,27">
                          <taskref loc="k,74,16,74,27" name="output_byte" dtype_id="11">
                            <arg loc="k,74,32,74,33">
                              <const loc="k,74,32,74,33" name="8&apos;h8" dtype_id="4"/>
                            </arg>
                          </taskref>
                        </stmtexpr>
                        <stmtexpr loc="k,75,16,75,27">
                          <taskref loc="k,75,16,75,27" name="output_byte" dtype_id="11">
                            <arg loc="k,75,32,75,33">
                              <const loc="k,75,32,75,33" name="8&apos;h7" dtype_id="4"/>
                            </arg>
                          </taskref>
                        </stmtexpr>
                        <delay loc="k,76,16,76,17">
                          <const loc="k,76,17,76,24" name="10000000.000000002" dtype_id="5"/>
                        </delay>
                        <stmtexpr loc="k,80,16,80,27">
                          <taskref loc="k,80,16,80,27" name="output_byte" dtype_id="11">
                            <arg loc="k,80,28,80,32">
                              <const loc="k,80,28,80,32" name="8&apos;h0" dtype_id="4"/>
                            </arg>
                          </taskref>
                        </stmtexpr>
                        <stmtexpr loc="k,81,16,81,27">
                          <taskref loc="k,81,16,81,27" name="output_byte" dtype_id="11">
                            <arg loc="k,81,32,81,33">
                              <const loc="k,81,32,81,33" name="8&apos;h2" dtype_id="4"/>
                            </arg>
                          </taskref>
                        </stmtexpr>
                        <stmtexpr loc="k,82,16,82,27">
                          <taskref loc="k,82,16,82,27" name="output_byte" dtype_id="11">
                            <arg loc="k,82,32,82,33">
                              <const loc="k,82,32,82,33" name="8&apos;h3" dtype_id="4"/>
                            </arg>
                          </taskref>
                        </stmtexpr>
                        <stmtexpr loc="k,83,16,83,27">
                          <taskref loc="k,83,16,83,27" name="output_byte" dtype_id="11">
                            <arg loc="k,83,32,83,33">
                              <const loc="k,83,32,83,33" name="8&apos;h4" dtype_id="4"/>
                            </arg>
                          </taskref>
                        </stmtexpr>
                      </begin>
                    </begin>
                    <begin>
                      <assign loc="k,68,36,68,38" dtype_id="1">
                        <add loc="k,68,36,68,38" dtype_id="7">
                          <const loc="k,68,36,68,38" name="32&apos;h1" dtype_id="7"/>
                          <varref loc="k,68,35,68,36" name="i" dtype_id="1"/>
                        </add>
                        <varref loc="k,68,35,68,36" name="i" dtype_id="1"/>
                      </assign>
                    </begin>
                  </while>
                </begin>
              </delay>
            </begin>
          </fork>
        </begin>
      </initial>
      <var loc="k,100,10,100,20" name="tick_100ms" dtype_id="3" vartype="logic" origName="tick_100ms"/>
      <var loc="k,101,10,101,13" name="led" dtype_id="3" vartype="logic" origName="led"/>
      <var loc="k,102,10,102,14" name="sent" dtype_id="3" vartype="logic" origName="sent"/>
      <var loc="k,104,10,104,24" name="io_psram_data0" dtype_id="3" vartype="logic" origName="io_psram_data0"/>
      <var loc="k,104,26,104,40" name="io_psram_data1" dtype_id="3" vartype="logic" origName="io_psram_data1"/>
      <var loc="k,104,42,104,56" name="io_psram_data2" dtype_id="3" vartype="logic" origName="io_psram_data2"/>
      <var loc="k,104,58,104,72" name="io_psram_data3" dtype_id="3" vartype="logic" origName="io_psram_data3"/>
      <var loc="k,104,74,104,88" name="io_psram_data4" dtype_id="3" vartype="logic" origName="io_psram_data4"/>
      <var loc="k,104,90,104,104" name="io_psram_data5" dtype_id="3" vartype="logic" origName="io_psram_data5"/>
      <var loc="k,104,106,104,120" name="io_psram_data6" dtype_id="3" vartype="logic" origName="io_psram_data6"/>
      <var loc="k,104,123,104,137" name="io_psram_data7" dtype_id="3" vartype="logic" origName="io_psram_data7"/>
      <var loc="k,105,10,105,19" name="clk_psram" dtype_id="3" vartype="logic" origName="clk_psram"/>
      <var loc="k,105,20,105,23" name="csn" dtype_id="3" vartype="logic" origName="csn"/>
      <instance loc="k,107,8,107,11" name="dut" defName="top" origName="dut">
        <port loc="k,108,8,108,11" name="clk" direction="in" portIndex="1">
          <varref loc="k,108,12,108,18" name="clk_10" dtype_id="3"/>
        </port>
        <port loc="k,109,8,109,14" name="arst_n" direction="in" portIndex="2">
          <varref loc="k,109,15,109,21" name="arst_n" dtype_id="3"/>
        </port>
        <port loc="k,110,8,110,15" name="uart_tx" direction="out" portIndex="3">
          <varref loc="k,110,16,110,23" name="uart_tx" dtype_id="3"/>
        </port>
        <port loc="k,111,8,111,15" name="uart_rx" direction="in" portIndex="4">
          <varref loc="k,111,16,111,23" name="uart_rx" dtype_id="3"/>
        </port>
        <port loc="k,112,8,112,17" name="tick_02us" direction="out" portIndex="5">
          <varref loc="k,112,18,112,27" name="tick_02us" dtype_id="3"/>
        </port>
        <port loc="k,113,8,113,19" name="o_psram_csn" direction="out" portIndex="6">
          <varref loc="k,113,20,113,23" name="csn" dtype_id="3"/>
        </port>
        <port loc="k,114,8,114,20" name="o_psram_sclk" direction="out" portIndex="7">
          <varref loc="k,114,21,114,30" name="clk_psram" dtype_id="3"/>
        </port>
        <port loc="k,115,8,115,22" name="io_psram_data0" direction="inout" portIndex="8">
          <varref loc="k,115,23,115,37" name="io_psram_data0" dtype_id="3"/>
        </port>
        <port loc="k,116,8,116,22" name="io_psram_data1" direction="inout" portIndex="9">
          <varref loc="k,116,23,116,37" name="io_psram_data1" dtype_id="3"/>
        </port>
        <port loc="k,117,8,117,22" name="io_psram_data2" direction="inout" portIndex="10">
          <varref loc="k,117,23,117,37" name="io_psram_data2" dtype_id="3"/>
        </port>
        <port loc="k,118,8,118,22" name="io_psram_data3" direction="inout" portIndex="11">
          <varref loc="k,118,23,118,37" name="io_psram_data3" dtype_id="3"/>
        </port>
        <port loc="k,119,8,119,22" name="io_psram_data4" direction="inout" portIndex="12">
          <varref loc="k,119,23,119,37" name="io_psram_data4" dtype_id="3"/>
        </port>
        <port loc="k,120,8,120,22" name="io_psram_data5" direction="inout" portIndex="13">
          <varref loc="k,120,23,120,37" name="io_psram_data5" dtype_id="3"/>
        </port>
        <port loc="k,121,8,121,22" name="io_psram_data6" direction="inout" portIndex="14">
          <varref loc="k,121,23,121,37" name="io_psram_data6" dtype_id="3"/>
        </port>
        <port loc="k,122,8,122,22" name="io_psram_data7" direction="inout" portIndex="15">
          <varref loc="k,122,23,122,37" name="io_psram_data7" dtype_id="3"/>
        </port>
        <port loc="k,123,8,123,11" name="led" direction="out" portIndex="16">
          <varref loc="k,123,12,123,15" name="led" dtype_id="3"/>
        </port>
        <port loc="k,107,8,107,11" name="sent" direction="out" portIndex="0"/>
      </instance>
      <instance loc="k,125,14,125,21" name="u_psram" defName="psram_sim" origName="u_psram">
        <port loc="k,126,8,126,17" name="psram_csn" direction="in" portIndex="1">
          <varref loc="k,126,18,126,21" name="csn" dtype_id="3"/>
        </port>
        <port loc="k,127,8,127,18" name="psram_sclk" direction="in" portIndex="2">
          <varref loc="k,127,19,127,28" name="clk_psram" dtype_id="3"/>
        </port>
        <port loc="k,128,8,128,14" name="arst_n" direction="in" portIndex="3">
          <varref loc="k,128,16,128,22" name="arst_n" dtype_id="3"/>
        </port>
        <port loc="k,129,8,129,22" name="io_psram_data0" direction="inout" portIndex="4">
          <varref loc="k,129,23,129,37" name="io_psram_data0" dtype_id="3"/>
        </port>
        <port loc="k,130,8,130,22" name="io_psram_data1" direction="inout" portIndex="5">
          <varref loc="k,130,23,130,37" name="io_psram_data1" dtype_id="3"/>
        </port>
        <port loc="k,131,8,131,22" name="io_psram_data2" direction="inout" portIndex="6">
          <varref loc="k,131,23,131,37" name="io_psram_data2" dtype_id="3"/>
        </port>
        <port loc="k,132,8,132,22" name="io_psram_data3" direction="inout" portIndex="7">
          <varref loc="k,132,23,132,37" name="io_psram_data3" dtype_id="3"/>
        </port>
        <port loc="k,133,8,133,22" name="io_psram_data4" direction="inout" portIndex="8">
          <varref loc="k,133,23,133,37" name="io_psram_data4" dtype_id="3"/>
        </port>
        <port loc="k,134,8,134,22" name="io_psram_data5" direction="inout" portIndex="9">
          <varref loc="k,134,23,134,37" name="io_psram_data5" dtype_id="3"/>
        </port>
        <port loc="k,135,8,135,22" name="io_psram_data6" direction="inout" portIndex="10">
          <varref loc="k,135,23,135,37" name="io_psram_data6" dtype_id="3"/>
        </port>
        <port loc="k,136,8,136,22" name="io_psram_data7" direction="inout" portIndex="11">
          <varref loc="k,136,23,136,37" name="io_psram_data7" dtype_id="3"/>
        </port>
      </instance>
    </module>
    <package loc="a,0,0,0,0" name="$unit" origName="__024unit">
      <typedef loc="h,74,3,74,15" name="MachineState" dtype_id="12"/>
    </package>
    <module loc="i,40,8,40,11" name="top" origName="top">
      <var loc="i,43,18,43,21" name="clk" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clk"/>
      <var loc="i,44,18,44,24" name="arst_n" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="arst_n"/>
      <var loc="i,45,18,45,27" name="tick_02us" dtype_id="3" dir="output" pinIndex="3" vartype="logic" origName="tick_02us"/>
      <var loc="i,46,18,46,25" name="uart_rx" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="uart_rx"/>
      <var loc="i,47,18,47,25" name="uart_tx" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="uart_tx"/>
      <var loc="i,48,18,48,22" name="sent" dtype_id="3" dir="output" pinIndex="6" vartype="logic" origName="sent"/>
      <var loc="i,49,18,49,29" name="o_psram_csn" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="o_psram_csn"/>
      <var loc="i,50,18,50,30" name="o_psram_sclk" dtype_id="3" dir="output" pinIndex="8" vartype="logic" origName="o_psram_sclk"/>
      <var loc="i,51,18,51,32" name="io_psram_data0" dtype_id="3" dir="inout" pinIndex="9" vartype="logic" origName="io_psram_data0"/>
      <var loc="i,52,18,52,32" name="io_psram_data1" dtype_id="3" dir="inout" pinIndex="10" vartype="logic" origName="io_psram_data1"/>
      <var loc="i,53,18,53,32" name="io_psram_data2" dtype_id="3" dir="inout" pinIndex="11" vartype="logic" origName="io_psram_data2"/>
      <var loc="i,54,18,54,32" name="io_psram_data3" dtype_id="3" dir="inout" pinIndex="12" vartype="logic" origName="io_psram_data3"/>
      <var loc="i,55,18,55,32" name="io_psram_data4" dtype_id="3" dir="inout" pinIndex="13" vartype="logic" origName="io_psram_data4"/>
      <var loc="i,56,18,56,32" name="io_psram_data5" dtype_id="3" dir="inout" pinIndex="14" vartype="logic" origName="io_psram_data5"/>
      <var loc="i,57,18,57,32" name="io_psram_data6" dtype_id="3" dir="inout" pinIndex="15" vartype="logic" origName="io_psram_data6"/>
      <var loc="i,58,18,58,32" name="io_psram_data7" dtype_id="3" dir="inout" pinIndex="16" vartype="logic" origName="io_psram_data7"/>
      <var loc="i,59,18,59,21" name="led" dtype_id="3" dir="output" pinIndex="17" vartype="logic" origName="led"/>
      <var loc="i,69,10,69,17" name="counter" dtype_id="3" vartype="logic" origName="counter"/>
      <var loc="i,70,10,70,23" name="tick_02us_reg" dtype_id="3" vartype="logic" origName="tick_02us_reg"/>
      <always loc="i,72,4,72,13">
        <sentree loc="i,72,14,72,15">
          <senitem loc="i,72,35,72,42" edgeType="NEG">
            <varref loc="i,72,43,72,49" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="i,72,16,72,23" edgeType="POS">
            <varref loc="i,72,24,72,31" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="i,72,51,72,56">
          <if loc="i,73,7,73,9">
            <varref loc="i,73,10,73,16" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="i,76,12,76,17">
                <if loc="i,77,10,77,12">
                  <varref loc="i,77,13,77,20" name="counter" dtype_id="3"/>
                  <begin>
                    <begin loc="i,77,27,77,32">
                      <assigndly loc="i,78,27,78,29" dtype_id="3">
                        <const loc="i,78,30,78,34" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="i,78,13,78,26" name="tick_02us_reg" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,79,26,79,28" dtype_id="3">
                        <const loc="i,79,29,79,30" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="i,79,13,79,20" name="counter" dtype_id="3"/>
                      </assigndly>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="i,81,15,81,20">
                      <assigndly loc="i,82,27,82,29" dtype_id="3">
                        <const loc="i,82,30,82,34" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="i,82,13,82,26" name="tick_02us_reg" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,83,21,83,23" dtype_id="3">
                        <add loc="i,83,32,83,33" dtype_id="3">
                          <const loc="i,83,32,83,33" name="1&apos;h1" dtype_id="3"/>
                          <varref loc="i,83,24,83,31" name="counter" dtype_id="3"/>
                        </add>
                        <varref loc="i,83,13,83,20" name="counter" dtype_id="3"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="i,73,26,73,31">
                <assigndly loc="i,74,18,74,20" dtype_id="3">
                  <const loc="i,74,21,74,23" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="i,74,10,74,17" name="counter" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="i,91,16,91,28" name="uart_tx_data" dtype_id="4" vartype="logic" origName="uart_tx_data"/>
      <var loc="i,92,10,92,23" name="uart_tx_write" dtype_id="3" vartype="logic" origName="uart_tx_write"/>
      <var loc="i,93,10,93,22" name="uart_rx_read" dtype_id="3" vartype="logic" origName="uart_rx_read"/>
      <var loc="i,93,24,93,36" name="uart_tx_busy" dtype_id="3" vartype="logic" origName="uart_tx_busy"/>
      <var loc="i,93,38,93,50" name="uart_rx_flop" dtype_id="3" vartype="logic" origName="uart_rx_flop"/>
      <var loc="i,94,14,94,25" name="uart_rx_arr" dtype_id="13" vartype="uart_rx_t" origName="uart_rx_arr"/>
      <instance loc="i,96,9,96,15" name="u_uart" defName="uart" origName="u_uart">
        <port loc="i,97,8,97,14" name="arst_n" direction="in" portIndex="1">
          <varref loc="i,97,15,97,21" name="arst_n" dtype_id="3"/>
        </port>
        <port loc="i,98,8,98,11" name="clk" direction="in" portIndex="2">
          <varref loc="i,98,12,98,19" name="clk" dtype_id="3"/>
        </port>
        <port loc="i,100,8,100,17" name="tick_02us" direction="in" portIndex="3">
          <varref loc="i,100,18,100,27" name="tick_02us" dtype_id="3"/>
        </port>
        <port loc="i,102,8,102,21" name="uart_tx_write" direction="in" portIndex="4">
          <varref loc="i,102,22,102,35" name="uart_tx_write" dtype_id="3"/>
        </port>
        <port loc="i,103,8,103,20" name="uart_tx_data" direction="in" portIndex="5">
          <varref loc="i,103,21,103,33" name="uart_tx_data" dtype_id="4"/>
        </port>
        <port loc="i,104,8,104,20" name="uart_rx_read" direction="in" portIndex="6">
          <varref loc="i,104,21,104,33" name="uart_rx_read" dtype_id="3"/>
        </port>
        <port loc="i,105,8,105,15" name="uart_rx" direction="in" portIndex="7">
          <varref loc="i,105,16,105,23" name="uart_rx" dtype_id="3"/>
        </port>
        <port loc="i,107,8,107,20" name="uart_tx_busy" direction="out" portIndex="8">
          <varref loc="i,107,21,107,33" name="uart_tx_busy" dtype_id="3"/>
        </port>
        <port loc="i,108,8,108,15" name="uart_tx" direction="out" portIndex="9">
          <varref loc="i,108,16,108,23" name="uart_tx" dtype_id="3"/>
        </port>
        <port loc="i,110,8,110,19" name="uart_rx_arr" direction="out" portIndex="10">
          <varref loc="i,110,20,110,31" name="uart_rx_arr" dtype_id="13"/>
        </port>
      </instance>
      <var loc="i,115,10,115,19" name="psram_stb" dtype_id="3" vartype="logic" origName="psram_stb"/>
      <var loc="i,115,21,115,29" name="psram_we" dtype_id="3" vartype="logic" origName="psram_we"/>
      <var loc="i,115,31,115,41" name="psram_busy" dtype_id="3" vartype="logic" origName="psram_busy"/>
      <var loc="i,116,17,116,27" name="psram_rdat" dtype_id="9" vartype="logic" origName="psram_rdat"/>
      <var loc="i,117,16,117,29" name="command_bytes" dtype_id="14" vartype="" origName="command_bytes"/>
      <instance loc="i,119,10,119,17" name="u_psram" defName="psram" origName="u_psram">
        <port loc="i,120,8,120,14" name="arst_n" direction="in" portIndex="1">
          <varref loc="i,120,15,120,21" name="arst_n" dtype_id="3"/>
        </port>
        <port loc="i,121,8,121,13" name="i_clk" direction="in" portIndex="2">
          <varref loc="i,121,14,121,21" name="clk" dtype_id="3"/>
        </port>
        <port loc="i,123,8,123,13" name="i_stb" direction="in" portIndex="3">
          <varref loc="i,123,14,123,23" name="psram_stb" dtype_id="3"/>
        </port>
        <port loc="i,124,8,124,12" name="i_we" direction="in" portIndex="4">
          <varref loc="i,124,13,124,21" name="psram_we" dtype_id="3"/>
        </port>
        <port loc="i,126,8,126,14" name="i_addr" direction="in" portIndex="5">
          <concat loc="i,126,49,126,50" dtype_id="8">
            <arraysel loc="i,126,29,126,30" dtype_id="4">
              <varref loc="i,126,16,126,29" name="command_bytes" dtype_id="14"/>
              <const loc="i,126,30,126,31" name="3&apos;h3" dtype_id="6"/>
            </arraysel>
            <concat loc="i,126,32,126,33" dtype_id="9">
              <arraysel loc="i,126,46,126,47" dtype_id="4">
                <varref loc="i,126,33,126,46" name="command_bytes" dtype_id="14"/>
                <const loc="i,126,47,126,48" name="3&apos;h2" dtype_id="6"/>
              </arraysel>
              <arraysel loc="i,126,63,126,64" dtype_id="4">
                <varref loc="i,126,50,126,63" name="command_bytes" dtype_id="14"/>
                <const loc="i,126,64,126,65" name="3&apos;h1" dtype_id="6"/>
              </arraysel>
            </concat>
          </concat>
        </port>
        <port loc="i,127,8,127,13" name="i_din" direction="in" portIndex="6">
          <concat loc="i,127,31,127,32" dtype_id="9">
            <arraysel loc="i,127,28,127,29" dtype_id="4">
              <varref loc="i,127,15,127,28" name="command_bytes" dtype_id="14"/>
              <const loc="i,127,29,127,30" name="3&apos;h5" dtype_id="6"/>
            </arraysel>
            <arraysel loc="i,127,45,127,46" dtype_id="4">
              <varref loc="i,127,32,127,45" name="command_bytes" dtype_id="14"/>
              <const loc="i,127,46,127,47" name="3&apos;h4" dtype_id="6"/>
            </arraysel>
          </concat>
        </port>
        <port loc="i,129,8,129,18" name="psram_busy" direction="out" portIndex="7">
          <varref loc="i,129,19,129,29" name="psram_busy" dtype_id="3"/>
        </port>
        <port loc="i,131,8,131,14" name="o_dout" direction="out" portIndex="8">
          <varref loc="i,131,15,131,25" name="psram_rdat" dtype_id="9"/>
        </port>
        <port loc="i,133,8,133,19" name="o_psram_csn" direction="out" portIndex="9">
          <varref loc="i,133,20,133,31" name="o_psram_csn" dtype_id="3"/>
        </port>
        <port loc="i,134,8,134,20" name="o_psram_sclk" direction="out" portIndex="10">
          <varref loc="i,134,21,134,33" name="o_psram_sclk" dtype_id="3"/>
        </port>
        <port loc="i,135,8,135,22" name="io_psram_data0" direction="inout" portIndex="11">
          <varref loc="i,135,23,135,37" name="io_psram_data0" dtype_id="3"/>
        </port>
        <port loc="i,136,8,136,22" name="io_psram_data1" direction="inout" portIndex="12">
          <varref loc="i,136,23,136,37" name="io_psram_data1" dtype_id="3"/>
        </port>
        <port loc="i,137,8,137,22" name="io_psram_data2" direction="inout" portIndex="13">
          <varref loc="i,137,23,137,37" name="io_psram_data2" dtype_id="3"/>
        </port>
        <port loc="i,138,8,138,22" name="io_psram_data3" direction="inout" portIndex="14">
          <varref loc="i,138,23,138,37" name="io_psram_data3" dtype_id="3"/>
        </port>
        <port loc="i,139,8,139,22" name="io_psram_data4" direction="inout" portIndex="15">
          <varref loc="i,139,23,139,37" name="io_psram_data4" dtype_id="3"/>
        </port>
        <port loc="i,140,8,140,22" name="io_psram_data5" direction="inout" portIndex="16">
          <varref loc="i,140,23,140,37" name="io_psram_data5" dtype_id="3"/>
        </port>
        <port loc="i,141,8,141,22" name="io_psram_data6" direction="inout" portIndex="17">
          <varref loc="i,141,23,141,37" name="io_psram_data6" dtype_id="3"/>
        </port>
        <port loc="i,142,8,142,22" name="io_psram_data7" direction="inout" portIndex="18">
          <varref loc="i,142,23,142,37" name="io_psram_data7" dtype_id="3"/>
        </port>
        <port loc="i,119,10,119,17" name="o_done" direction="out" portIndex="0"/>
      </instance>
      <typedef loc="i,151,58,151,71" name="psram_state_t" dtype_id="15"/>
      <var loc="i,152,18,152,29" name="psram_state" dtype_id="15" vartype="psram_state_t" origName="psram_state"/>
      <var loc="i,157,16,157,26" name="byte_count" dtype_id="16" vartype="logic" origName="byte_count"/>
      <always loc="i,159,4,159,13">
        <sentree loc="i,159,14,159,15">
          <senitem loc="i,159,35,159,42" edgeType="NEG">
            <varref loc="i,159,43,159,49" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="i,159,16,159,23" edgeType="POS">
            <varref loc="i,159,24,159,31" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="i,159,51,159,56">
          <if loc="i,160,7,160,9">
            <varref loc="i,160,10,160,16" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="i,164,12,164,17">
                <case loc="i,165,17,165,21">
                  <varref loc="i,165,23,165,34" name="psram_state" dtype_id="15"/>
                  <caseitem loc="i,166,17,166,18">
                    <const loc="i,166,13,166,17" name="2&apos;h0" dtype_id="15"/>
                    <begin loc="i,166,19,166,24">
                      <if loc="i,167,16,167,18">
                        <not loc="i,167,27,167,29" dtype_id="3">
                          <varref loc="i,167,19,167,26" name="uart_rx" dtype_id="3"/>
                        </not>
                        <begin>
                          <begin loc="i,167,36,167,41">
                            <assigndly loc="i,168,31,168,33" dtype_id="15">
                              <const loc="i,168,34,168,46" name="2&apos;h1" dtype_id="15"/>
                              <varref loc="i,168,19,168,30" name="psram_state" dtype_id="15"/>
                            </assigndly>
                            <assigndly loc="i,169,31,169,33" dtype_id="16">
                              <const loc="i,169,34,169,36" name="3&apos;h0" dtype_id="16"/>
                              <varref loc="i,169,19,169,29" name="byte_count" dtype_id="16"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,172,25,172,26">
                    <const loc="i,172,13,172,25" name="2&apos;h1" dtype_id="15"/>
                    <begin loc="i,172,27,172,32">
                      <if loc="i,173,16,173,18">
                        <sel loc="i,173,31,173,36" dtype_id="3">
                          <varref loc="i,173,19,173,30" name="uart_rx_arr" dtype_id="13"/>
                          <const loc="i,173,31,173,36" name="32&apos;h9" dtype_id="7"/>
                          <const loc="i,173,31,173,36" name="32&apos;h1" dtype_id="7"/>
                        </sel>
                        <begin>
                          <begin loc="i,173,46,173,51">
                            <assigndly loc="i,174,45,174,47" dtype_id="4">
                              <sel loc="i,174,60,174,64" dtype_id="4">
                                <varref loc="i,174,48,174,59" name="uart_rx_arr" dtype_id="13"/>
                                <const loc="i,174,60,174,64" name="32&apos;h0" dtype_id="7"/>
                                <const loc="i,174,60,174,64" name="32&apos;h8" dtype_id="7"/>
                              </sel>
                              <arraysel loc="i,174,32,174,33" dtype_id="4">
                                <varref loc="i,174,19,174,32" name="command_bytes" dtype_id="14"/>
                                <varref loc="i,174,33,174,43" name="byte_count" dtype_id="16"/>
                              </arraysel>
                            </assigndly>
                            <assigndly loc="i,175,31,175,33" dtype_id="16">
                              <add loc="i,175,45,175,46" dtype_id="16">
                                <const loc="i,175,47,175,51" name="3&apos;h1" dtype_id="16"/>
                                <varref loc="i,175,34,175,44" name="byte_count" dtype_id="16"/>
                              </add>
                              <varref loc="i,175,19,175,29" name="byte_count" dtype_id="16"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                      <if loc="i,177,16,177,18">
                        <or loc="i,177,38,177,39" dtype_id="3">
                          <eq loc="i,177,30,177,32" dtype_id="3">
                            <const loc="i,177,33,177,37" name="3&apos;h6" dtype_id="16"/>
                            <varref loc="i,177,19,177,29" name="byte_count" dtype_id="16"/>
                          </eq>
                          <and loc="i,177,60,177,61" dtype_id="3">
                            <eq loc="i,177,52,177,54" dtype_id="3">
                              <const loc="i,177,55,177,59" name="3&apos;h4" dtype_id="16"/>
                              <varref loc="i,177,41,177,51" name="byte_count" dtype_id="16"/>
                            </eq>
                            <eq loc="i,177,79,177,81" dtype_id="3">
                              <const loc="i,177,82,177,84" name="8&apos;h0" dtype_id="4"/>
                              <arraysel loc="i,177,75,177,76" dtype_id="4">
                                <varref loc="i,177,62,177,75" name="command_bytes" dtype_id="14"/>
                                <const loc="i,177,76,177,77" name="3&apos;h0" dtype_id="6"/>
                              </arraysel>
                            </eq>
                          </and>
                        </or>
                        <begin>
                          <begin loc="i,177,87,177,92">
                            <assigndly loc="i,178,31,178,33" dtype_id="15">
                              <const loc="i,178,34,178,44" name="2&apos;h2" dtype_id="15"/>
                              <varref loc="i,178,19,178,30" name="psram_state" dtype_id="15"/>
                            </assigndly>
                            <assigndly loc="i,179,31,179,33" dtype_id="3">
                              <const loc="i,179,34,179,38" name="1&apos;h1" dtype_id="3"/>
                              <varref loc="i,179,19,179,28" name="psram_stb" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="i,180,31,180,33" dtype_id="3">
                              <eq loc="i,180,46,180,48" dtype_id="3">
                                <const loc="i,180,49,180,53" name="3&apos;h6" dtype_id="16"/>
                                <varref loc="i,180,35,180,45" name="byte_count" dtype_id="16"/>
                              </eq>
                              <varref loc="i,180,19,180,27" name="psram_we" dtype_id="3"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,183,23,183,24">
                    <const loc="i,183,13,183,23" name="2&apos;h2" dtype_id="15"/>
                    <begin loc="i,183,25,183,30">
                      <assigndly loc="i,184,28,184,30" dtype_id="3">
                        <const loc="i,184,31,184,35" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="i,184,16,184,25" name="psram_stb" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,185,28,185,30" dtype_id="3">
                        <const loc="i,185,31,185,35" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="i,185,16,185,24" name="psram_we" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,186,28,186,30" dtype_id="15">
                        <const loc="i,186,31,186,46" name="2&apos;h3" dtype_id="15"/>
                        <varref loc="i,186,16,186,27" name="psram_state" dtype_id="15"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,188,28,188,29">
                    <const loc="i,188,13,188,28" name="2&apos;h3" dtype_id="15"/>
                    <begin loc="i,188,30,188,35">
                      <if loc="i,189,16,189,18">
                        <not loc="i,189,30,189,32" dtype_id="3">
                          <varref loc="i,189,19,189,29" name="psram_busy" dtype_id="3"/>
                        </not>
                        <begin>
                          <begin loc="i,189,39,189,44">
                            <assigndly loc="i,190,31,190,33" dtype_id="15">
                              <const loc="i,190,34,190,38" name="2&apos;h0" dtype_id="15"/>
                              <varref loc="i,190,19,190,30" name="psram_state" dtype_id="15"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                </case>
              </begin>
            </begin>
            <begin>
              <begin loc="i,160,26,160,31">
                <assigndly loc="i,161,24,161,26" dtype_id="15">
                  <const loc="i,161,27,161,31" name="2&apos;h0" dtype_id="15"/>
                  <varref loc="i,161,10,161,21" name="psram_state" dtype_id="15"/>
                </assigndly>
                <assigndly loc="i,162,24,162,26" dtype_id="16">
                  <const loc="i,162,27,162,29" name="3&apos;h0" dtype_id="16"/>
                  <varref loc="i,162,10,162,20" name="byte_count" dtype_id="16"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="i,199,17,199,28" name="uart_buffer" dtype_id="9" vartype="logic" origName="uart_buffer"/>
      <var loc="i,200,17,200,34" name="uart_buffer_state" dtype_id="15" vartype="logic" origName="uart_buffer_state"/>
      <always loc="i,202,4,202,13">
        <sentree loc="i,202,14,202,15">
          <senitem loc="i,202,16,202,23" edgeType="POS">
            <varref loc="i,202,24,202,31" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="i,202,41,202,53" name="_uart_buffer">
          <if loc="i,203,7,203,9">
            <varref loc="i,203,11,203,17" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="i,207,12,207,17">
                <if loc="i,208,10,208,12">
                  <and loc="i,208,65,208,66" dtype_id="3">
                    <and loc="i,208,32,208,33" dtype_id="3">
                      <not loc="i,208,24,208,26" dtype_id="3">
                        <varref loc="i,208,13,208,23" name="psram_busy" dtype_id="3"/>
                      </not>
                      <eq loc="i,208,46,208,48" dtype_id="3">
                        <const loc="i,208,49,208,64" name="2&apos;h3" dtype_id="15"/>
                        <varref loc="i,208,34,208,45" name="psram_state" dtype_id="15"/>
                      </eq>
                    </and>
                    <eq loc="i,208,84,208,86" dtype_id="3">
                      <const loc="i,208,87,208,89" name="8&apos;h0" dtype_id="4"/>
                      <arraysel loc="i,208,80,208,81" dtype_id="4">
                        <varref loc="i,208,67,208,80" name="command_bytes" dtype_id="14"/>
                        <const loc="i,208,81,208,82" name="3&apos;h0" dtype_id="6"/>
                      </arraysel>
                    </eq>
                  </and>
                  <begin>
                    <begin loc="i,208,91,208,96">
                      <assigndly loc="i,209,31,209,33" dtype_id="9">
                        <varref loc="i,209,34,209,44" name="psram_rdat" dtype_id="9"/>
                        <varref loc="i,209,13,209,24" name="uart_buffer" dtype_id="9"/>
                      </assigndly>
                      <assigndly loc="i,210,31,210,33" dtype_id="15">
                        <const loc="i,210,34,210,38" name="2&apos;h2" dtype_id="15"/>
                        <varref loc="i,210,13,210,30" name="uart_buffer_state" dtype_id="15"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <if loc="i,213,10,213,12">
                  <varref loc="i,213,13,213,26" name="uart_tx_write" dtype_id="3"/>
                  <begin>
                    <begin loc="i,213,28,213,33">
                      <assigndly loc="i,214,31,214,33" dtype_id="15">
                        <sub loc="i,214,52,214,53" dtype_id="15">
                          <varref loc="i,214,34,214,51" name="uart_buffer_state" dtype_id="15"/>
                          <const loc="i,214,54,214,58" name="2&apos;h1" dtype_id="15"/>
                        </sub>
                        <varref loc="i,214,13,214,30" name="uart_buffer_state" dtype_id="15"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="i,203,27,203,32">
                <assigndly loc="i,204,28,204,30" dtype_id="9">
                  <const loc="i,204,31,204,33" name="16&apos;h0" dtype_id="9"/>
                  <varref loc="i,204,10,204,21" name="uart_buffer" dtype_id="9"/>
                </assigndly>
                <assigndly loc="i,205,28,205,30" dtype_id="15">
                  <const loc="i,205,31,205,33" name="2&apos;h0" dtype_id="15"/>
                  <varref loc="i,205,10,205,27" name="uart_buffer_state" dtype_id="15"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="i,228,17,228,26" name="u_counter" dtype_id="17" vartype="logic" origName="u_counter"/>
      <always loc="i,230,4,230,13">
        <sentree loc="i,230,14,230,15">
          <senitem loc="i,230,35,230,42" edgeType="NEG">
            <varref loc="i,230,43,230,49" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="i,230,16,230,23" edgeType="POS">
            <varref loc="i,230,24,230,31" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="i,230,51,230,56">
          <if loc="i,231,7,231,9">
            <varref loc="i,231,10,231,16" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="i,234,12,234,17">
                <assigndly loc="i,235,20,235,22" dtype_id="17">
                  <add loc="i,235,33,235,34" dtype_id="17">
                    <const loc="i,235,35,235,40" name="28&apos;h1" dtype_id="17"/>
                    <varref loc="i,235,23,235,32" name="u_counter" dtype_id="17"/>
                  </add>
                  <varref loc="i,235,10,235,19" name="u_counter" dtype_id="17"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="i,231,26,231,31">
                <assigndly loc="i,232,20,232,22" dtype_id="17">
                  <const loc="i,232,23,232,25" name="28&apos;h0" dtype_id="17"/>
                  <varref loc="i,232,10,232,19" name="u_counter" dtype_id="17"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="i,241,10,241,16" name="buffer" dtype_id="18" vartype="" origName="buffer"/>
      <var loc="i,242,10,242,21" name="buffer_full" dtype_id="3" vartype="logic" origName="buffer_full"/>
      <var loc="i,244,16,244,18" name="in" dtype_id="16" vartype="logic" origName="in"/>
      <var loc="i,245,10,245,22" name="uart_tx_prev" dtype_id="3" vartype="logic" origName="uart_tx_prev"/>
      <always loc="i,247,4,247,13">
        <sentree loc="i,247,14,247,15">
          <senitem loc="i,247,16,247,23" edgeType="POS">
            <varref loc="i,247,24,247,31" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="i,247,33,247,38">
          <if loc="i,248,7,248,9">
            <and loc="i,248,30,248,31" dtype_id="3">
              <not loc="i,248,22,248,24" dtype_id="3">
                <varref loc="i,248,10,248,21" name="buffer_full" dtype_id="3"/>
              </not>
              <neq loc="i,248,45,248,47" dtype_id="3">
                <varref loc="i,248,32,248,44" name="uart_tx_prev" dtype_id="3"/>
                <varref loc="i,248,48,248,55" name="uart_tx" dtype_id="3"/>
              </neq>
            </and>
            <begin>
              <begin loc="i,248,57,248,62">
                <assigndly loc="i,249,22,249,24" dtype_id="3">
                  <varref loc="i,249,25,249,32" name="uart_tx" dtype_id="3"/>
                  <arraysel loc="i,249,17,249,18" dtype_id="3">
                    <varref loc="i,249,10,249,16" name="buffer" dtype_id="18"/>
                    <varref loc="i,249,18,249,20" name="in" dtype_id="16"/>
                  </arraysel>
                </assigndly>
                <assigndly loc="i,250,22,250,24" dtype_id="16">
                  <add loc="i,250,28,250,29" dtype_id="16">
                    <const loc="i,250,30,250,34" name="3&apos;h1" dtype_id="16"/>
                    <varref loc="i,250,25,250,27" name="in" dtype_id="16"/>
                  </add>
                  <varref loc="i,250,10,250,12" name="in" dtype_id="16"/>
                </assigndly>
                <if loc="i,251,10,251,12">
                  <eq loc="i,251,16,251,18" dtype_id="3">
                    <const loc="i,251,19,251,21" name="3&apos;h7" dtype_id="16"/>
                    <varref loc="i,251,13,251,15" name="in" dtype_id="16"/>
                  </eq>
                  <begin>
                    <begin loc="i,251,23,251,28">
                      <assigndly loc="i,252,25,252,27" dtype_id="3">
                        <const loc="i,252,28,252,32" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="i,252,13,252,24" name="buffer_full" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,253,16,253,18" dtype_id="16">
                        <const loc="i,253,19,253,23" name="3&apos;h0" dtype_id="16"/>
                        <varref loc="i,253,13,253,15" name="in" dtype_id="16"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <if loc="i,256,12,256,14">
                <eq loc="i,256,32,256,34" dtype_id="3">
                  <const loc="i,256,35,256,37" name="3&apos;h7" dtype_id="16"/>
                  <sel loc="i,256,24,256,25" dtype_id="16">
                    <varref loc="i,256,15,256,24" name="u_counter" dtype_id="17"/>
                    <const loc="i,256,28,256,30" name="5&apos;h19" dtype_id="19"/>
                    <const loc="i,256,25,256,27" name="32&apos;h3" dtype_id="7"/>
                  </sel>
                </eq>
                <begin>
                  <begin loc="i,256,39,256,44">
                    <assigndly loc="i,257,22,257,24" dtype_id="3">
                      <const loc="i,257,25,257,29" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="i,257,10,257,21" name="buffer_full" dtype_id="3"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
          </if>
          <assigndly loc="i,259,20,259,22" dtype_id="3">
            <varref loc="i,259,23,259,30" name="uart_tx" dtype_id="3"/>
            <varref loc="i,259,7,259,19" name="uart_tx_prev" dtype_id="3"/>
          </assigndly>
        </begin>
      </always>
      <var loc="i,263,10,263,25" name="counter_24_prev" dtype_id="3" vartype="logic" origName="counter_24_prev"/>
      <always loc="i,265,4,265,13">
        <sentree loc="i,265,14,265,15">
          <senitem loc="i,265,16,265,23" edgeType="POS">
            <varref loc="i,265,24,265,31" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="i,265,33,265,38">
          <if loc="i,266,7,266,9">
            <and loc="i,266,58,266,59" dtype_id="3">
              <and loc="i,266,32,266,33" dtype_id="3">
                <sel loc="i,266,19,266,20" dtype_id="3">
                  <varref loc="i,266,10,266,19" name="u_counter" dtype_id="17"/>
                  <const loc="i,266,20,266,22" name="5&apos;h18" dtype_id="19"/>
                  <const loc="i,266,19,266,20" name="32&apos;h1" dtype_id="7"/>
                </sel>
                <not loc="i,266,50,266,52" dtype_id="3">
                  <varref loc="i,266,34,266,49" name="counter_24_prev" dtype_id="3"/>
                </not>
              </and>
              <varref loc="i,266,60,266,71" name="buffer_full" dtype_id="3"/>
            </and>
            <begin>
              <begin loc="i,266,81,266,86">
                <assigndly loc="i,267,14,267,16" dtype_id="3">
                  <arraysel loc="i,267,24,267,25" dtype_id="3">
                    <varref loc="i,267,17,267,23" name="buffer" dtype_id="18"/>
                    <sel loc="i,267,34,267,35" dtype_id="16">
                      <varref loc="i,267,25,267,34" name="u_counter" dtype_id="17"/>
                      <const loc="i,267,38,267,40" name="5&apos;h19" dtype_id="19"/>
                      <const loc="i,267,35,267,37" name="32&apos;h3" dtype_id="7"/>
                    </sel>
                  </arraysel>
                  <varref loc="i,267,10,267,13" name="led" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
          <assigndly loc="i,269,23,269,25" dtype_id="3">
            <sel loc="i,269,35,269,36" dtype_id="3">
              <varref loc="i,269,26,269,35" name="u_counter" dtype_id="17"/>
              <const loc="i,269,36,269,38" name="5&apos;h18" dtype_id="19"/>
              <const loc="i,269,35,269,36" name="32&apos;h1" dtype_id="7"/>
            </sel>
            <varref loc="i,269,7,269,22" name="counter_24_prev" dtype_id="3"/>
          </assigndly>
        </begin>
      </always>
      <contassign loc="i,87,21,87,22" dtype_id="3">
        <varref loc="i,70,10,70,23" name="tick_02us_reg" dtype_id="3"/>
        <varref loc="i,87,21,87,22" name="tick_02us" dtype_id="3"/>
      </contassign>
      <contassign loc="i,65,16,65,17" dtype_id="3">
        <varref loc="i,47,18,47,25" name="uart_tx" dtype_id="3"/>
        <varref loc="i,65,16,65,17" name="sent" dtype_id="3"/>
      </contassign>
      <contassign loc="i,222,25,222,26" dtype_id="3">
        <not loc="i,222,48,222,49" dtype_id="3">
          <or loc="i,222,48,222,49" dtype_id="3">
            <varref loc="i,93,24,93,36" name="uart_tx_busy" dtype_id="3"/>
            <eq loc="i,222,68,222,70" dtype_id="3">
              <const loc="i,222,71,222,75" name="2&apos;h0" dtype_id="15"/>
              <varref loc="i,200,17,200,34" name="uart_buffer_state" dtype_id="15"/>
            </eq>
          </or>
        </not>
        <varref loc="i,222,25,222,26" name="uart_tx_write" dtype_id="3"/>
      </contassign>
      <contassign loc="i,221,25,221,26" dtype_id="4">
        <cond loc="i,221,54,221,55" dtype_id="4">
          <eq loc="i,221,46,221,48" dtype_id="3">
            <const loc="i,221,49,221,53" name="2&apos;h2" dtype_id="15"/>
            <varref loc="i,200,17,200,34" name="uart_buffer_state" dtype_id="15"/>
          </eq>
          <sel loc="i,221,67,221,68" dtype_id="4">
            <varref loc="i,199,17,199,28" name="uart_buffer" dtype_id="9"/>
            <const loc="i,221,67,221,68" name="32&apos;h8" dtype_id="7"/>
            <const loc="i,221,67,221,68" name="32&apos;h8" dtype_id="7"/>
          </sel>
          <sel loc="i,221,87,221,88" dtype_id="4">
            <varref loc="i,199,17,199,28" name="uart_buffer" dtype_id="9"/>
            <const loc="i,221,87,221,88" name="32&apos;h0" dtype_id="7"/>
            <const loc="i,221,87,221,88" name="32&apos;h8" dtype_id="7"/>
          </sel>
        </cond>
        <varref loc="i,221,25,221,26" name="uart_tx_data" dtype_id="4"/>
      </contassign>
      <contassign loc="i,223,25,223,26" dtype_id="3">
        <sel loc="i,223,39,223,44" dtype_id="3">
          <varref loc="i,94,14,94,25" name="uart_rx_arr" dtype_id="13"/>
          <const loc="i,223,39,223,44" name="32&apos;h9" dtype_id="7"/>
          <const loc="i,223,39,223,44" name="32&apos;h1" dtype_id="7"/>
        </sel>
        <varref loc="i,223,25,223,26" name="uart_rx_read" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="j,38,8,38,17" name="psram_sim" origName="psram_sim">
      <var loc="j,39,17,39,26" name="psram_csn" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="psram_csn"/>
      <var loc="j,40,17,40,27" name="psram_sclk" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="psram_sclk"/>
      <var loc="j,41,17,41,23" name="arst_n" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="arst_n"/>
      <var loc="j,43,19,43,33" name="io_psram_data0" dtype_id="3" dir="inout" pinIndex="4" vartype="logic" origName="io_psram_data0"/>
      <var loc="j,44,19,44,33" name="io_psram_data1" dtype_id="3" dir="inout" pinIndex="5" vartype="logic" origName="io_psram_data1"/>
      <var loc="j,45,19,45,33" name="io_psram_data2" dtype_id="3" dir="inout" pinIndex="6" vartype="logic" origName="io_psram_data2"/>
      <var loc="j,46,19,46,33" name="io_psram_data3" dtype_id="3" dir="inout" pinIndex="7" vartype="logic" origName="io_psram_data3"/>
      <var loc="j,47,19,47,33" name="io_psram_data4" dtype_id="3" dir="inout" pinIndex="8" vartype="logic" origName="io_psram_data4"/>
      <var loc="j,48,19,48,33" name="io_psram_data5" dtype_id="3" dir="inout" pinIndex="9" vartype="logic" origName="io_psram_data5"/>
      <var loc="j,49,19,49,33" name="io_psram_data6" dtype_id="3" dir="inout" pinIndex="10" vartype="logic" origName="io_psram_data6"/>
      <var loc="j,50,19,50,33" name="io_psram_data7" dtype_id="3" dir="inout" pinIndex="11" vartype="logic" origName="io_psram_data7"/>
      <typedef loc="j,89,3,89,15" name="MachineState" dtype_id="12"/>
      <var loc="j,91,14,91,25" name="psram_state" dtype_id="12" vartype="MachineState" origName="psram_state"/>
      <var loc="j,93,13,93,24" name="short_delay" dtype_id="16" vartype="logic" origName="short_delay"/>
      <var loc="j,94,13,94,25" name="data_to_chip" dtype_id="4" vartype="logic" origName="data_to_chip"/>
      <var loc="j,95,14,95,18" name="addr" dtype_id="8" vartype="logic" origName="addr"/>
      <var loc="j,97,13,97,26" name="psram_mem_ary" dtype_id="20" vartype="" origName="psram_mem_ary"/>
      <always loc="j,104,1,104,10">
        <sentree loc="j,104,11,104,12">
          <senitem loc="j,104,13,104,20" edgeType="POS">
            <varref loc="j,104,21,104,31" name="psram_sclk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="j,104,33,104,38">
          <if loc="j,105,5,105,7">
            <varref loc="j,105,9,105,15" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="j,108,10,108,15">
                <case loc="j,109,9,109,13">
                  <varref loc="j,109,15,109,26" name="psram_state" dtype_id="12"/>
                  <caseitem loc="j,110,30,110,31">
                    <const loc="j,110,13,110,27" name="6&apos;h0" dtype_id="12"/>
                    <assigndly loc="j,110,44,110,46" dtype_id="12">
                      <const loc="j,110,47,110,63" name="6&apos;h1" dtype_id="12"/>
                      <varref loc="j,110,32,110,43" name="psram_state" dtype_id="12"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="j,111,30,111,31">
                    <const loc="j,111,13,111,29" name="6&apos;h1" dtype_id="12"/>
                    <assigndly loc="j,111,44,111,46" dtype_id="12">
                      <const loc="j,111,47,111,63" name="6&apos;h2" dtype_id="12"/>
                      <varref loc="j,111,32,111,43" name="psram_state" dtype_id="12"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="j,112,30,112,31">
                    <const loc="j,112,13,112,29" name="6&apos;h2" dtype_id="12"/>
                    <assigndly loc="j,112,44,112,46" dtype_id="12">
                      <const loc="j,112,47,112,64" name="6&apos;h3" dtype_id="12"/>
                      <varref loc="j,112,32,112,43" name="psram_state" dtype_id="12"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="j,113,30,113,31">
                    <const loc="j,113,13,113,30" name="6&apos;h3" dtype_id="12"/>
                    <assigndly loc="j,113,44,113,46" dtype_id="12">
                      <const loc="j,113,47,113,57" name="6&apos;h4" dtype_id="12"/>
                      <varref loc="j,113,32,113,43" name="psram_state" dtype_id="12"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="j,114,30,114,31">
                    <const loc="j,114,13,114,23" name="6&apos;h4" dtype_id="12"/>
                    <assigndly loc="j,114,44,114,46" dtype_id="12">
                      <const loc="j,114,47,114,57" name="6&apos;h5" dtype_id="12"/>
                      <varref loc="j,114,32,114,43" name="psram_state" dtype_id="12"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="j,115,30,115,31">
                    <const loc="j,115,13,115,23" name="6&apos;h5" dtype_id="12"/>
                    <assigndly loc="j,115,44,115,46" dtype_id="12">
                      <const loc="j,115,47,115,57" name="6&apos;h6" dtype_id="12"/>
                      <varref loc="j,115,32,115,43" name="psram_state" dtype_id="12"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="j,116,30,116,31">
                    <const loc="j,116,13,116,23" name="6&apos;h6" dtype_id="12"/>
                    <assigndly loc="j,116,44,116,46" dtype_id="12">
                      <const loc="j,116,47,116,57" name="6&apos;h7" dtype_id="12"/>
                      <varref loc="j,116,32,116,43" name="psram_state" dtype_id="12"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="j,117,30,117,31">
                    <const loc="j,117,13,117,23" name="6&apos;h7" dtype_id="12"/>
                    <assigndly loc="j,117,44,117,46" dtype_id="12">
                      <const loc="j,117,47,117,57" name="6&apos;h8" dtype_id="12"/>
                      <varref loc="j,117,32,117,43" name="psram_state" dtype_id="12"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="j,118,30,118,31">
                    <const loc="j,118,13,118,23" name="6&apos;h8" dtype_id="12"/>
                    <assigndly loc="j,118,44,118,46" dtype_id="12">
                      <const loc="j,118,47,118,57" name="6&apos;h9" dtype_id="12"/>
                      <varref loc="j,118,32,118,43" name="psram_state" dtype_id="12"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="j,119,30,119,31">
                    <const loc="j,119,13,119,23" name="6&apos;h9" dtype_id="12"/>
                    <assigndly loc="j,119,44,119,46" dtype_id="12">
                      <const loc="j,119,47,119,57" name="6&apos;ha" dtype_id="12"/>
                      <varref loc="j,119,32,119,43" name="psram_state" dtype_id="12"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="j,120,30,120,31">
                    <const loc="j,120,13,120,23" name="6&apos;ha" dtype_id="12"/>
                    <assigndly loc="j,120,44,120,46" dtype_id="12">
                      <const loc="j,120,47,120,60" name="6&apos;hb" dtype_id="12"/>
                      <varref loc="j,120,32,120,43" name="psram_state" dtype_id="12"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="j,121,30,121,31">
                    <const loc="j,121,13,121,26" name="6&apos;hb" dtype_id="12"/>
                    <assigndly loc="j,121,44,121,46" dtype_id="12">
                      <const loc="j,121,47,121,51" name="6&apos;hc" dtype_id="12"/>
                      <varref loc="j,121,32,121,43" name="psram_state" dtype_id="12"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="j,123,17,123,18">
                    <const loc="j,123,13,123,17" name="6&apos;hc" dtype_id="12"/>
                    <begin loc="j,123,19,123,24">
                      <if loc="j,124,17,124,19">
                        <and loc="j,124,47,124,48" dtype_id="3">
                          <eq loc="j,124,38,124,40" dtype_id="3">
                            <const loc="j,124,41,124,46" name="8&apos;h33" dtype_id="4"/>
                            <varref loc="j,124,20,124,32" name="data_to_chip" dtype_id="4"/>
                          </eq>
                          <not loc="j,124,59,124,61" dtype_id="3">
                            <varref loc="j,124,49,124,58" name="psram_csn" dtype_id="3"/>
                          </not>
                        </and>
                        <begin>
                          <begin loc="j,124,65,124,70">
                            <assigndly loc="j,125,33,125,35" dtype_id="12">
                              <const loc="j,125,36,125,49" name="6&apos;h18" dtype_id="12"/>
                              <varref loc="j,125,21,125,32" name="psram_state" dtype_id="12"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                      <if loc="j,127,17,127,19">
                        <and loc="j,127,47,127,48" dtype_id="3">
                          <eq loc="j,127,38,127,40" dtype_id="3">
                            <const loc="j,127,41,127,46" name="8&apos;hee" dtype_id="4"/>
                            <varref loc="j,127,20,127,32" name="data_to_chip" dtype_id="4"/>
                          </eq>
                          <not loc="j,127,59,127,61" dtype_id="3">
                            <varref loc="j,127,49,127,58" name="psram_csn" dtype_id="3"/>
                          </not>
                        </and>
                        <begin>
                          <begin loc="j,127,65,127,70">
                            <assigndly loc="j,128,33,128,35" dtype_id="12">
                              <const loc="j,128,36,128,48" name="6&apos;hd" dtype_id="12"/>
                              <varref loc="j,128,21,128,32" name="psram_state" dtype_id="12"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,132,25,132,26">
                    <const loc="j,132,13,132,25" name="6&apos;hd" dtype_id="12"/>
                    <begin loc="j,132,27,132,32">
                      <if loc="j,133,17,133,19">
                        <eq loc="j,133,33,133,35" dtype_id="3">
                          <const loc="j,133,36,133,41" name="8&apos;hbb" dtype_id="4"/>
                          <varref loc="j,133,20,133,32" name="data_to_chip" dtype_id="4"/>
                        </eq>
                        <begin>
                          <begin loc="j,133,43,133,48">
                            <assigndly loc="j,134,33,134,35" dtype_id="12">
                              <const loc="j,134,36,134,51" name="6&apos;he" dtype_id="12"/>
                              <varref loc="j,134,21,134,32" name="psram_state" dtype_id="12"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,138,28,138,29">
                    <const loc="j,138,13,138,28" name="6&apos;he" dtype_id="12"/>
                    <begin loc="j,138,30,138,35">
                      <assigndly loc="j,139,30,139,32" dtype_id="21">
                        <sel loc="j,139,45,139,46" dtype_id="21">
                          <varref loc="j,139,33,139,45" name="data_to_chip" dtype_id="4"/>
                          <const loc="j,139,48,139,49" name="3&apos;h0" dtype_id="6"/>
                          <const loc="j,139,46,139,47" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                        <sel loc="j,139,22,139,23" dtype_id="21">
                          <varref loc="j,139,17,139,21" name="addr" dtype_id="8"/>
                          <const loc="j,139,26,139,28" name="5&apos;h14" dtype_id="19"/>
                          <const loc="j,139,23,139,25" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="j,140,30,140,32" dtype_id="12">
                        <const loc="j,140,33,140,48" name="6&apos;hf" dtype_id="12"/>
                        <varref loc="j,140,17,140,28" name="psram_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,143,28,143,29">
                    <const loc="j,143,13,143,28" name="6&apos;hf" dtype_id="12"/>
                    <begin loc="j,143,30,143,35">
                      <assigndly loc="j,144,30,144,32" dtype_id="21">
                        <sel loc="j,144,45,144,46" dtype_id="21">
                          <varref loc="j,144,33,144,45" name="data_to_chip" dtype_id="4"/>
                          <const loc="j,144,48,144,49" name="3&apos;h0" dtype_id="6"/>
                          <const loc="j,144,46,144,47" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                        <sel loc="j,144,22,144,23" dtype_id="21">
                          <varref loc="j,144,17,144,21" name="addr" dtype_id="8"/>
                          <const loc="j,144,26,144,28" name="5&apos;h10" dtype_id="19"/>
                          <const loc="j,144,23,144,25" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="j,145,29,145,31" dtype_id="12">
                        <const loc="j,145,32,145,47" name="6&apos;h10" dtype_id="12"/>
                        <varref loc="j,145,17,145,28" name="psram_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,148,28,148,29">
                    <const loc="j,148,13,148,28" name="6&apos;h10" dtype_id="12"/>
                    <begin loc="j,148,30,148,35">
                      <assigndly loc="j,149,30,149,32" dtype_id="21">
                        <sel loc="j,149,45,149,46" dtype_id="21">
                          <varref loc="j,149,33,149,45" name="data_to_chip" dtype_id="4"/>
                          <const loc="j,149,48,149,49" name="3&apos;h0" dtype_id="6"/>
                          <const loc="j,149,46,149,47" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                        <sel loc="j,149,22,149,23" dtype_id="21">
                          <varref loc="j,149,17,149,21" name="addr" dtype_id="8"/>
                          <const loc="j,149,26,149,28" name="5&apos;hc" dtype_id="19"/>
                          <const loc="j,149,23,149,25" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="j,150,29,150,31" dtype_id="12">
                        <const loc="j,150,32,150,46" name="6&apos;h11" dtype_id="12"/>
                        <varref loc="j,150,17,150,28" name="psram_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,153,27,153,28">
                    <const loc="j,153,13,153,27" name="6&apos;h11" dtype_id="12"/>
                    <begin loc="j,153,29,153,34">
                      <assigndly loc="j,154,29,154,31" dtype_id="21">
                        <sel loc="j,154,44,154,45" dtype_id="21">
                          <varref loc="j,154,32,154,44" name="data_to_chip" dtype_id="4"/>
                          <const loc="j,154,47,154,48" name="3&apos;h0" dtype_id="6"/>
                          <const loc="j,154,45,154,46" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                        <sel loc="j,154,22,154,23" dtype_id="21">
                          <varref loc="j,154,17,154,21" name="addr" dtype_id="8"/>
                          <const loc="j,154,26,154,27" name="5&apos;h8" dtype_id="19"/>
                          <const loc="j,154,23,154,25" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="j,155,29,155,31" dtype_id="12">
                        <const loc="j,155,32,155,45" name="6&apos;h12" dtype_id="12"/>
                        <varref loc="j,155,17,155,28" name="psram_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,158,26,158,27">
                    <const loc="j,158,13,158,26" name="6&apos;h12" dtype_id="12"/>
                    <begin loc="j,158,28,158,33">
                      <assigndly loc="j,159,28,159,30" dtype_id="21">
                        <sel loc="j,159,43,159,44" dtype_id="21">
                          <varref loc="j,159,31,159,43" name="data_to_chip" dtype_id="4"/>
                          <const loc="j,159,46,159,47" name="3&apos;h0" dtype_id="6"/>
                          <const loc="j,159,44,159,45" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                        <sel loc="j,159,22,159,23" dtype_id="21">
                          <varref loc="j,159,17,159,21" name="addr" dtype_id="8"/>
                          <const loc="j,159,25,159,26" name="5&apos;h4" dtype_id="19"/>
                          <const loc="j,159,23,159,24" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="j,160,29,160,31" dtype_id="12">
                        <const loc="j,160,32,160,45" name="6&apos;h13" dtype_id="12"/>
                        <varref loc="j,160,17,160,28" name="psram_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,163,26,163,27">
                    <const loc="j,163,13,163,26" name="6&apos;h13" dtype_id="12"/>
                    <begin loc="j,163,28,163,33">
                      <assigndly loc="j,164,28,164,30" dtype_id="21">
                        <sel loc="j,164,43,164,44" dtype_id="21">
                          <varref loc="j,164,31,164,43" name="data_to_chip" dtype_id="4"/>
                          <const loc="j,164,46,164,47" name="3&apos;h0" dtype_id="6"/>
                          <const loc="j,164,44,164,45" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                        <sel loc="j,164,22,164,23" dtype_id="21">
                          <varref loc="j,164,17,164,21" name="addr" dtype_id="8"/>
                          <const loc="j,164,25,164,26" name="5&apos;h0" dtype_id="19"/>
                          <const loc="j,164,23,164,24" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="j,165,29,165,31" dtype_id="12">
                        <const loc="j,165,32,165,41" name="6&apos;h14" dtype_id="12"/>
                        <varref loc="j,165,17,165,28" name="psram_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,168,22,168,23">
                    <const loc="j,168,13,168,22" name="6&apos;h14" dtype_id="12"/>
                    <begin loc="j,168,24,168,29">
                      <if loc="j,169,17,169,19">
                        <eq loc="j,169,33,169,35" dtype_id="3">
                          <const loc="j,169,36,169,37" name="3&apos;h4" dtype_id="16"/>
                          <varref loc="j,169,21,169,32" name="short_delay" dtype_id="16"/>
                        </eq>
                        <begin>
                          <begin loc="j,169,39,169,44">
                            <assigndly loc="j,170,33,170,35" dtype_id="12">
                              <const loc="j,170,36,170,49" name="6&apos;h15" dtype_id="12"/>
                              <varref loc="j,170,21,170,32" name="psram_state" dtype_id="12"/>
                            </assigndly>
                            <assigndly loc="j,171,33,171,35" dtype_id="16">
                              <const loc="j,171,36,171,37" name="3&apos;h0" dtype_id="16"/>
                              <varref loc="j,171,21,171,32" name="short_delay" dtype_id="16"/>
                            </assigndly>
                          </begin>
                        </begin>
                        <begin>
                          <begin loc="j,173,22,173,27">
                            <assigndly loc="j,174,33,174,35" dtype_id="16">
                              <add loc="j,174,48,174,49" dtype_id="16">
                                <const loc="j,174,48,174,49" name="3&apos;h1" dtype_id="16"/>
                                <varref loc="j,174,36,174,47" name="short_delay" dtype_id="16"/>
                              </add>
                              <varref loc="j,174,21,174,32" name="short_delay" dtype_id="16"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,178,26,178,27">
                    <const loc="j,178,13,178,26" name="6&apos;h15" dtype_id="12"/>
                    <begin loc="j,178,28,178,33">
                      <assigndly loc="j,179,30,179,32" dtype_id="12">
                        <const loc="j,179,33,179,46" name="6&apos;h16" dtype_id="12"/>
                        <varref loc="j,179,17,179,28" name="psram_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,182,26,182,27">
                    <const loc="j,182,13,182,26" name="6&apos;h16" dtype_id="12"/>
                    <begin loc="j,182,28,182,33">
                      <assigndly loc="j,183,30,183,32" dtype_id="12">
                        <const loc="j,183,33,183,46" name="6&apos;h17" dtype_id="12"/>
                        <varref loc="j,183,17,183,28" name="psram_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,186,26,186,27">
                    <const loc="j,186,13,186,26" name="6&apos;h17" dtype_id="12"/>
                    <begin loc="j,186,28,186,33">
                      <assigndly loc="j,187,30,187,32" dtype_id="12">
                        <const loc="j,187,33,187,37" name="6&apos;hc" dtype_id="12"/>
                        <varref loc="j,187,17,187,28" name="psram_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,190,26,190,27">
                    <const loc="j,190,13,190,26" name="6&apos;h18" dtype_id="12"/>
                    <begin loc="j,190,28,190,33">
                      <if loc="j,191,17,191,19">
                        <eq loc="j,191,33,191,35" dtype_id="3">
                          <const loc="j,191,36,191,41" name="8&apos;h88" dtype_id="4"/>
                          <varref loc="j,191,20,191,32" name="data_to_chip" dtype_id="4"/>
                        </eq>
                        <begin>
                          <assigndly loc="j,192,29,192,31" dtype_id="12">
                            <const loc="j,192,32,192,48" name="6&apos;h19" dtype_id="12"/>
                            <varref loc="j,192,17,192,28" name="psram_state" dtype_id="12"/>
                          </assigndly>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,195,29,195,30">
                    <const loc="j,195,13,195,29" name="6&apos;h19" dtype_id="12"/>
                    <begin loc="j,195,31,195,36">
                      <assigndly loc="j,196,29,196,31" dtype_id="21">
                        <sel loc="j,196,44,196,45" dtype_id="21">
                          <varref loc="j,196,32,196,44" name="data_to_chip" dtype_id="4"/>
                          <const loc="j,196,47,196,48" name="3&apos;h0" dtype_id="6"/>
                          <const loc="j,196,45,196,46" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                        <sel loc="j,196,21,196,22" dtype_id="21">
                          <varref loc="j,196,17,196,21" name="addr" dtype_id="8"/>
                          <const loc="j,196,25,196,27" name="5&apos;h14" dtype_id="19"/>
                          <const loc="j,196,22,196,24" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="j,197,29,197,31" dtype_id="12">
                        <const loc="j,197,32,197,48" name="6&apos;h1a" dtype_id="12"/>
                        <varref loc="j,197,17,197,28" name="psram_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,200,29,200,30">
                    <const loc="j,200,13,200,29" name="6&apos;h1a" dtype_id="12"/>
                    <begin loc="j,200,31,200,36">
                      <assigndly loc="j,201,29,201,31" dtype_id="21">
                        <sel loc="j,201,44,201,45" dtype_id="21">
                          <varref loc="j,201,32,201,44" name="data_to_chip" dtype_id="4"/>
                          <const loc="j,201,47,201,48" name="3&apos;h0" dtype_id="6"/>
                          <const loc="j,201,45,201,46" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                        <sel loc="j,201,21,201,22" dtype_id="21">
                          <varref loc="j,201,17,201,21" name="addr" dtype_id="8"/>
                          <const loc="j,201,25,201,27" name="5&apos;h10" dtype_id="19"/>
                          <const loc="j,201,22,201,24" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="j,202,29,202,31" dtype_id="12">
                        <const loc="j,202,32,202,48" name="6&apos;h1b" dtype_id="12"/>
                        <varref loc="j,202,17,202,28" name="psram_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,205,29,205,30">
                    <const loc="j,205,13,205,29" name="6&apos;h1b" dtype_id="12"/>
                    <begin loc="j,205,31,205,36">
                      <assigndly loc="j,206,29,206,31" dtype_id="21">
                        <sel loc="j,206,44,206,45" dtype_id="21">
                          <varref loc="j,206,32,206,44" name="data_to_chip" dtype_id="4"/>
                          <const loc="j,206,47,206,48" name="3&apos;h0" dtype_id="6"/>
                          <const loc="j,206,45,206,46" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                        <sel loc="j,206,21,206,22" dtype_id="21">
                          <varref loc="j,206,17,206,21" name="addr" dtype_id="8"/>
                          <const loc="j,206,25,206,27" name="5&apos;hc" dtype_id="19"/>
                          <const loc="j,206,22,206,24" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="j,207,29,207,31" dtype_id="12">
                        <const loc="j,207,32,207,47" name="6&apos;h1c" dtype_id="12"/>
                        <varref loc="j,207,17,207,28" name="psram_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,210,28,210,29">
                    <const loc="j,210,13,210,28" name="6&apos;h1c" dtype_id="12"/>
                    <begin loc="j,210,30,210,35">
                      <assigndly loc="j,211,28,211,30" dtype_id="21">
                        <sel loc="j,211,43,211,44" dtype_id="21">
                          <varref loc="j,211,31,211,43" name="data_to_chip" dtype_id="4"/>
                          <const loc="j,211,46,211,47" name="3&apos;h0" dtype_id="6"/>
                          <const loc="j,211,44,211,45" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                        <sel loc="j,211,21,211,22" dtype_id="21">
                          <varref loc="j,211,17,211,21" name="addr" dtype_id="8"/>
                          <const loc="j,211,25,211,26" name="5&apos;h8" dtype_id="19"/>
                          <const loc="j,211,22,211,24" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="j,212,29,212,31" dtype_id="12">
                        <const loc="j,212,32,212,46" name="6&apos;h1d" dtype_id="12"/>
                        <varref loc="j,212,17,212,28" name="psram_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,215,27,215,28">
                    <const loc="j,215,13,215,27" name="6&apos;h1d" dtype_id="12"/>
                    <begin loc="j,215,29,215,34">
                      <assigndly loc="j,216,27,216,29" dtype_id="21">
                        <sel loc="j,216,42,216,43" dtype_id="21">
                          <varref loc="j,216,30,216,42" name="data_to_chip" dtype_id="4"/>
                          <const loc="j,216,45,216,46" name="3&apos;h0" dtype_id="6"/>
                          <const loc="j,216,43,216,44" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                        <sel loc="j,216,21,216,22" dtype_id="21">
                          <varref loc="j,216,17,216,21" name="addr" dtype_id="8"/>
                          <const loc="j,216,24,216,25" name="5&apos;h4" dtype_id="19"/>
                          <const loc="j,216,22,216,23" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="j,217,29,217,31" dtype_id="12">
                        <const loc="j,217,32,217,46" name="6&apos;h1e" dtype_id="12"/>
                        <varref loc="j,217,17,217,28" name="psram_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,220,27,220,28">
                    <const loc="j,220,13,220,27" name="6&apos;h1e" dtype_id="12"/>
                    <begin loc="j,220,29,220,34">
                      <assigndly loc="j,221,27,221,29" dtype_id="21">
                        <sel loc="j,221,42,221,43" dtype_id="21">
                          <varref loc="j,221,30,221,42" name="data_to_chip" dtype_id="4"/>
                          <const loc="j,221,45,221,46" name="3&apos;h0" dtype_id="6"/>
                          <const loc="j,221,43,221,44" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                        <sel loc="j,221,21,221,22" dtype_id="21">
                          <varref loc="j,221,17,221,21" name="addr" dtype_id="8"/>
                          <const loc="j,221,24,221,25" name="5&apos;h0" dtype_id="19"/>
                          <const loc="j,221,22,221,23" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="j,222,29,222,31" dtype_id="12">
                        <const loc="j,222,32,222,46" name="6&apos;h1f" dtype_id="12"/>
                        <varref loc="j,222,17,222,28" name="psram_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,225,27,225,28">
                    <const loc="j,225,13,225,27" name="6&apos;h1f" dtype_id="12"/>
                    <begin loc="j,225,29,225,34">
                      <assigndly loc="j,226,37,226,39" dtype_id="4">
                        <varref loc="j,226,40,226,52" name="data_to_chip" dtype_id="4"/>
                        <arraysel loc="j,226,30,226,31" dtype_id="4">
                          <varref loc="j,226,17,226,30" name="psram_mem_ary" dtype_id="20"/>
                          <varref loc="j,226,31,226,35" name="addr" dtype_id="8"/>
                        </arraysel>
                      </assigndly>
                      <assigndly loc="j,227,29,227,31" dtype_id="12">
                        <const loc="j,227,32,227,46" name="6&apos;h20" dtype_id="12"/>
                        <varref loc="j,227,17,227,28" name="psram_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,230,27,230,28">
                    <const loc="j,230,13,230,27" name="6&apos;h20" dtype_id="12"/>
                    <begin loc="j,230,29,230,34">
                      <assigndly loc="j,231,41,231,43" dtype_id="4">
                        <varref loc="j,231,44,231,56" name="data_to_chip" dtype_id="4"/>
                        <arraysel loc="j,231,30,231,31" dtype_id="4">
                          <varref loc="j,231,17,231,30" name="psram_mem_ary" dtype_id="20"/>
                          <add loc="j,231,36,231,37" dtype_id="8">
                            <const loc="j,231,36,231,37" name="24&apos;h1" dtype_id="8"/>
                            <varref loc="j,231,31,231,35" name="addr" dtype_id="8"/>
                          </add>
                        </arraysel>
                      </assigndly>
                      <assigndly loc="j,232,29,232,31" dtype_id="12">
                        <const loc="j,232,32,232,46" name="6&apos;h21" dtype_id="12"/>
                        <varref loc="j,232,17,232,28" name="psram_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,235,27,235,28">
                    <const loc="j,235,13,235,27" name="6&apos;h21" dtype_id="12"/>
                    <begin loc="j,235,29,235,34">
                      <if loc="j,236,17,236,19">
                        <varref loc="j,236,20,236,29" name="psram_csn" dtype_id="3"/>
                        <begin>
                          <assigndly loc="j,237,33,237,35" dtype_id="12">
                            <const loc="j,237,36,237,40" name="6&apos;hc" dtype_id="12"/>
                            <varref loc="j,237,21,237,32" name="psram_state" dtype_id="12"/>
                          </assigndly>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,239,9,239,16">
                    <assigndly loc="j,239,30,239,32" dtype_id="12">
                      <const loc="j,239,33,239,37" name="6&apos;hc" dtype_id="12"/>
                      <varref loc="j,239,18,239,29" name="psram_state" dtype_id="12"/>
                    </assigndly>
                  </caseitem>
                </case>
              </begin>
            </begin>
            <begin>
              <begin loc="j,105,26,105,31">
                <assigndly loc="j,106,21,106,23" dtype_id="12">
                  <const loc="j,106,24,106,38" name="6&apos;h0" dtype_id="12"/>
                  <varref loc="j,106,9,106,20" name="psram_state" dtype_id="12"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="j,244,37,244,39" name="__VdfgRegularize_h2e813eba_0_0" dtype_id="3" vartype="logic" origName="__VdfgRegularize_h2e813eba_0_0"/>
      <var loc="j,245,37,245,39" name="__VdfgRegularize_h2e813eba_0_1" dtype_id="3" vartype="logic" origName="__VdfgRegularize_h2e813eba_0_1"/>
      <contassign loc="j,244,23,244,24" dtype_id="3">
        <cond loc="j,244,53,244,54" dtype_id="3">
          <varref loc="j,244,37,244,39" name="__VdfgRegularize_h2e813eba_0_0" dtype_id="3"/>
          <sel loc="j,244,74,244,75" dtype_id="3">
            <arraysel loc="j,244,68,244,69" dtype_id="4">
              <varref loc="j,97,13,97,26" name="psram_mem_ary" dtype_id="20"/>
              <varref loc="j,95,14,95,18" name="addr" dtype_id="8"/>
            </arraysel>
            <const loc="j,244,74,244,75" name="32&apos;h0" dtype_id="7"/>
            <const loc="j,244,74,244,75" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <cond loc="j,245,53,245,54" dtype_id="3">
            <varref loc="j,245,37,245,39" name="__VdfgRegularize_h2e813eba_0_1" dtype_id="3"/>
            <sel loc="j,245,76,245,77" dtype_id="3">
              <arraysel loc="j,245,68,245,69" dtype_id="4">
                <varref loc="j,97,13,97,26" name="psram_mem_ary" dtype_id="20"/>
                <add loc="j,245,73,245,74" dtype_id="8">
                  <const loc="j,245,73,245,74" name="24&apos;h1" dtype_id="8"/>
                  <varref loc="j,95,14,95,18" name="addr" dtype_id="8"/>
                </add>
              </arraysel>
              <const loc="j,245,76,245,77" name="32&apos;h0" dtype_id="7"/>
              <const loc="j,245,76,245,77" name="32&apos;h1" dtype_id="7"/>
            </sel>
            <const loc="j,245,81,245,85" name="1&apos;bz" dtype_id="3"/>
          </cond>
        </cond>
        <varref loc="j,244,23,244,24" name="io_psram_data0" dtype_id="3"/>
      </contassign>
      <contassign loc="j,247,23,247,24" dtype_id="3">
        <cond loc="j,247,53,247,54" dtype_id="3">
          <varref loc="j,244,37,244,39" name="__VdfgRegularize_h2e813eba_0_0" dtype_id="3"/>
          <sel loc="j,247,74,247,75" dtype_id="3">
            <arraysel loc="j,244,68,244,69" dtype_id="4">
              <varref loc="j,97,13,97,26" name="psram_mem_ary" dtype_id="20"/>
              <varref loc="j,95,14,95,18" name="addr" dtype_id="8"/>
            </arraysel>
            <const loc="j,247,74,247,75" name="32&apos;h1" dtype_id="7"/>
            <const loc="j,247,74,247,75" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <cond loc="j,248,53,248,54" dtype_id="3">
            <varref loc="j,245,37,245,39" name="__VdfgRegularize_h2e813eba_0_1" dtype_id="3"/>
            <sel loc="j,248,76,248,77" dtype_id="3">
              <arraysel loc="j,245,68,245,69" dtype_id="4">
                <varref loc="j,97,13,97,26" name="psram_mem_ary" dtype_id="20"/>
                <add loc="j,245,73,245,74" dtype_id="8">
                  <const loc="j,245,73,245,74" name="24&apos;h1" dtype_id="8"/>
                  <varref loc="j,95,14,95,18" name="addr" dtype_id="8"/>
                </add>
              </arraysel>
              <const loc="j,248,76,248,77" name="32&apos;h1" dtype_id="7"/>
              <const loc="j,248,76,248,77" name="32&apos;h1" dtype_id="7"/>
            </sel>
            <const loc="j,248,81,248,85" name="1&apos;bz" dtype_id="3"/>
          </cond>
        </cond>
        <varref loc="j,247,23,247,24" name="io_psram_data1" dtype_id="3"/>
      </contassign>
      <contassign loc="j,250,23,250,24" dtype_id="3">
        <cond loc="j,250,53,250,54" dtype_id="3">
          <varref loc="j,244,37,244,39" name="__VdfgRegularize_h2e813eba_0_0" dtype_id="3"/>
          <sel loc="j,250,74,250,75" dtype_id="3">
            <arraysel loc="j,244,68,244,69" dtype_id="4">
              <varref loc="j,97,13,97,26" name="psram_mem_ary" dtype_id="20"/>
              <varref loc="j,95,14,95,18" name="addr" dtype_id="8"/>
            </arraysel>
            <const loc="j,250,74,250,75" name="32&apos;h2" dtype_id="7"/>
            <const loc="j,250,74,250,75" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <cond loc="j,251,53,251,54" dtype_id="3">
            <varref loc="j,245,37,245,39" name="__VdfgRegularize_h2e813eba_0_1" dtype_id="3"/>
            <sel loc="j,251,76,251,77" dtype_id="3">
              <arraysel loc="j,245,68,245,69" dtype_id="4">
                <varref loc="j,97,13,97,26" name="psram_mem_ary" dtype_id="20"/>
                <add loc="j,245,73,245,74" dtype_id="8">
                  <const loc="j,245,73,245,74" name="24&apos;h1" dtype_id="8"/>
                  <varref loc="j,95,14,95,18" name="addr" dtype_id="8"/>
                </add>
              </arraysel>
              <const loc="j,251,76,251,77" name="32&apos;h2" dtype_id="7"/>
              <const loc="j,251,76,251,77" name="32&apos;h1" dtype_id="7"/>
            </sel>
            <const loc="j,251,81,251,85" name="1&apos;bz" dtype_id="3"/>
          </cond>
        </cond>
        <varref loc="j,250,23,250,24" name="io_psram_data2" dtype_id="3"/>
      </contassign>
      <contassign loc="j,253,23,253,24" dtype_id="3">
        <cond loc="j,253,53,253,54" dtype_id="3">
          <varref loc="j,244,37,244,39" name="__VdfgRegularize_h2e813eba_0_0" dtype_id="3"/>
          <sel loc="j,253,74,253,75" dtype_id="3">
            <arraysel loc="j,244,68,244,69" dtype_id="4">
              <varref loc="j,97,13,97,26" name="psram_mem_ary" dtype_id="20"/>
              <varref loc="j,95,14,95,18" name="addr" dtype_id="8"/>
            </arraysel>
            <const loc="j,253,74,253,75" name="32&apos;h3" dtype_id="7"/>
            <const loc="j,253,74,253,75" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <cond loc="j,254,53,254,54" dtype_id="3">
            <varref loc="j,245,37,245,39" name="__VdfgRegularize_h2e813eba_0_1" dtype_id="3"/>
            <sel loc="j,254,76,254,77" dtype_id="3">
              <arraysel loc="j,245,68,245,69" dtype_id="4">
                <varref loc="j,97,13,97,26" name="psram_mem_ary" dtype_id="20"/>
                <add loc="j,245,73,245,74" dtype_id="8">
                  <const loc="j,245,73,245,74" name="24&apos;h1" dtype_id="8"/>
                  <varref loc="j,95,14,95,18" name="addr" dtype_id="8"/>
                </add>
              </arraysel>
              <const loc="j,254,76,254,77" name="32&apos;h3" dtype_id="7"/>
              <const loc="j,254,76,254,77" name="32&apos;h1" dtype_id="7"/>
            </sel>
            <const loc="j,254,81,254,85" name="1&apos;bz" dtype_id="3"/>
          </cond>
        </cond>
        <varref loc="j,253,23,253,24" name="io_psram_data3" dtype_id="3"/>
      </contassign>
      <contassign loc="j,256,23,256,24" dtype_id="3">
        <cond loc="j,256,53,256,54" dtype_id="3">
          <varref loc="j,244,37,244,39" name="__VdfgRegularize_h2e813eba_0_0" dtype_id="3"/>
          <sel loc="j,256,74,256,75" dtype_id="3">
            <arraysel loc="j,244,68,244,69" dtype_id="4">
              <varref loc="j,97,13,97,26" name="psram_mem_ary" dtype_id="20"/>
              <varref loc="j,95,14,95,18" name="addr" dtype_id="8"/>
            </arraysel>
            <const loc="j,256,74,256,75" name="32&apos;h4" dtype_id="7"/>
            <const loc="j,256,74,256,75" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <cond loc="j,257,53,257,54" dtype_id="3">
            <varref loc="j,245,37,245,39" name="__VdfgRegularize_h2e813eba_0_1" dtype_id="3"/>
            <sel loc="j,257,76,257,77" dtype_id="3">
              <arraysel loc="j,245,68,245,69" dtype_id="4">
                <varref loc="j,97,13,97,26" name="psram_mem_ary" dtype_id="20"/>
                <add loc="j,245,73,245,74" dtype_id="8">
                  <const loc="j,245,73,245,74" name="24&apos;h1" dtype_id="8"/>
                  <varref loc="j,95,14,95,18" name="addr" dtype_id="8"/>
                </add>
              </arraysel>
              <const loc="j,257,76,257,77" name="32&apos;h4" dtype_id="7"/>
              <const loc="j,257,76,257,77" name="32&apos;h1" dtype_id="7"/>
            </sel>
            <const loc="j,257,81,257,85" name="1&apos;bz" dtype_id="3"/>
          </cond>
        </cond>
        <varref loc="j,256,23,256,24" name="io_psram_data4" dtype_id="3"/>
      </contassign>
      <contassign loc="j,259,23,259,24" dtype_id="3">
        <cond loc="j,259,53,259,54" dtype_id="3">
          <varref loc="j,244,37,244,39" name="__VdfgRegularize_h2e813eba_0_0" dtype_id="3"/>
          <sel loc="j,259,74,259,75" dtype_id="3">
            <arraysel loc="j,244,68,244,69" dtype_id="4">
              <varref loc="j,97,13,97,26" name="psram_mem_ary" dtype_id="20"/>
              <varref loc="j,95,14,95,18" name="addr" dtype_id="8"/>
            </arraysel>
            <const loc="j,259,74,259,75" name="32&apos;h5" dtype_id="7"/>
            <const loc="j,259,74,259,75" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <cond loc="j,260,53,260,54" dtype_id="3">
            <varref loc="j,245,37,245,39" name="__VdfgRegularize_h2e813eba_0_1" dtype_id="3"/>
            <sel loc="j,260,76,260,77" dtype_id="3">
              <arraysel loc="j,245,68,245,69" dtype_id="4">
                <varref loc="j,97,13,97,26" name="psram_mem_ary" dtype_id="20"/>
                <add loc="j,245,73,245,74" dtype_id="8">
                  <const loc="j,245,73,245,74" name="24&apos;h1" dtype_id="8"/>
                  <varref loc="j,95,14,95,18" name="addr" dtype_id="8"/>
                </add>
              </arraysel>
              <const loc="j,260,76,260,77" name="32&apos;h5" dtype_id="7"/>
              <const loc="j,260,76,260,77" name="32&apos;h1" dtype_id="7"/>
            </sel>
            <const loc="j,260,81,260,85" name="1&apos;bz" dtype_id="3"/>
          </cond>
        </cond>
        <varref loc="j,259,23,259,24" name="io_psram_data5" dtype_id="3"/>
      </contassign>
      <contassign loc="j,262,23,262,24" dtype_id="3">
        <cond loc="j,262,53,262,54" dtype_id="3">
          <varref loc="j,244,37,244,39" name="__VdfgRegularize_h2e813eba_0_0" dtype_id="3"/>
          <sel loc="j,262,74,262,75" dtype_id="3">
            <arraysel loc="j,244,68,244,69" dtype_id="4">
              <varref loc="j,97,13,97,26" name="psram_mem_ary" dtype_id="20"/>
              <varref loc="j,95,14,95,18" name="addr" dtype_id="8"/>
            </arraysel>
            <const loc="j,262,74,262,75" name="32&apos;h6" dtype_id="7"/>
            <const loc="j,262,74,262,75" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <cond loc="j,263,53,263,54" dtype_id="3">
            <varref loc="j,245,37,245,39" name="__VdfgRegularize_h2e813eba_0_1" dtype_id="3"/>
            <sel loc="j,263,76,263,77" dtype_id="3">
              <arraysel loc="j,245,68,245,69" dtype_id="4">
                <varref loc="j,97,13,97,26" name="psram_mem_ary" dtype_id="20"/>
                <add loc="j,245,73,245,74" dtype_id="8">
                  <const loc="j,245,73,245,74" name="24&apos;h1" dtype_id="8"/>
                  <varref loc="j,95,14,95,18" name="addr" dtype_id="8"/>
                </add>
              </arraysel>
              <const loc="j,263,76,263,77" name="32&apos;h6" dtype_id="7"/>
              <const loc="j,263,76,263,77" name="32&apos;h1" dtype_id="7"/>
            </sel>
            <const loc="j,263,81,263,85" name="1&apos;bz" dtype_id="3"/>
          </cond>
        </cond>
        <varref loc="j,262,23,262,24" name="io_psram_data6" dtype_id="3"/>
      </contassign>
      <contassign loc="j,265,23,265,24" dtype_id="3">
        <cond loc="j,265,53,265,54" dtype_id="3">
          <varref loc="j,244,37,244,39" name="__VdfgRegularize_h2e813eba_0_0" dtype_id="3"/>
          <sel loc="j,265,74,265,75" dtype_id="3">
            <arraysel loc="j,244,68,244,69" dtype_id="4">
              <varref loc="j,97,13,97,26" name="psram_mem_ary" dtype_id="20"/>
              <varref loc="j,95,14,95,18" name="addr" dtype_id="8"/>
            </arraysel>
            <const loc="j,265,74,265,75" name="32&apos;h7" dtype_id="7"/>
            <const loc="j,265,74,265,75" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <cond loc="j,266,53,266,54" dtype_id="3">
            <varref loc="j,245,37,245,39" name="__VdfgRegularize_h2e813eba_0_1" dtype_id="3"/>
            <sel loc="j,266,76,266,77" dtype_id="3">
              <arraysel loc="j,245,68,245,69" dtype_id="4">
                <varref loc="j,97,13,97,26" name="psram_mem_ary" dtype_id="20"/>
                <add loc="j,245,73,245,74" dtype_id="8">
                  <const loc="j,245,73,245,74" name="24&apos;h1" dtype_id="8"/>
                  <varref loc="j,95,14,95,18" name="addr" dtype_id="8"/>
                </add>
              </arraysel>
              <const loc="j,266,76,266,77" name="32&apos;h7" dtype_id="7"/>
              <const loc="j,266,76,266,77" name="32&apos;h1" dtype_id="7"/>
            </sel>
            <const loc="j,266,81,266,85" name="1&apos;bz" dtype_id="3"/>
          </cond>
        </cond>
        <varref loc="j,265,23,265,24" name="io_psram_data7" dtype_id="3"/>
      </contassign>
      <contassign loc="j,43,19,43,33" dtype_id="4">
        <concat loc="j,43,19,43,33" dtype_id="4">
          <varref loc="j,50,19,50,33" name="io_psram_data7" dtype_id="3"/>
          <concat loc="j,43,19,43,33" dtype_id="22">
            <varref loc="j,49,19,49,33" name="io_psram_data6" dtype_id="3"/>
            <concat loc="j,43,19,43,33" dtype_id="12">
              <varref loc="j,48,19,48,33" name="io_psram_data5" dtype_id="3"/>
              <concat loc="j,43,19,43,33" dtype_id="23">
                <varref loc="j,47,19,47,33" name="io_psram_data4" dtype_id="3"/>
                <concat loc="j,43,19,43,33" dtype_id="21">
                  <varref loc="j,46,19,46,33" name="io_psram_data3" dtype_id="3"/>
                  <concat loc="j,43,19,43,33" dtype_id="16">
                    <varref loc="j,45,19,45,33" name="io_psram_data2" dtype_id="3"/>
                    <concat loc="j,43,19,43,33" dtype_id="15">
                      <varref loc="j,44,19,44,33" name="io_psram_data1" dtype_id="3"/>
                      <varref loc="j,43,19,43,33" name="io_psram_data0" dtype_id="3"/>
                    </concat>
                  </concat>
                </concat>
              </concat>
            </concat>
          </concat>
        </concat>
        <varref loc="j,43,19,43,33" name="data_to_chip" dtype_id="4"/>
      </contassign>
      <contassign loc="j,244,37,244,39" dtype_id="3">
        <eq loc="j,244,37,244,39" dtype_id="3">
          <const loc="j,244,40,244,53" name="6&apos;h15" dtype_id="12"/>
          <varref loc="j,91,14,91,25" name="psram_state" dtype_id="12"/>
        </eq>
        <varref loc="j,244,37,244,39" name="__VdfgRegularize_h2e813eba_0_0" dtype_id="3"/>
      </contassign>
      <contassign loc="j,245,37,245,39" dtype_id="3">
        <eq loc="j,245,37,245,39" dtype_id="3">
          <const loc="j,245,40,245,53" name="6&apos;h16" dtype_id="12"/>
          <varref loc="j,91,14,91,25" name="psram_state" dtype_id="12"/>
        </eq>
        <varref loc="j,245,37,245,39" name="__VdfgRegularize_h2e813eba_0_1" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="g,54,8,54,12" name="uart" origName="uart">
      <var loc="g,57,20,57,26" name="arst_n" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="arst_n"/>
      <var loc="g,58,20,58,23" name="clk" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="clk"/>
      <var loc="g,59,20,59,29" name="tick_02us" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="tick_02us"/>
      <var loc="g,61,20,61,27" name="uart_rx" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="uart_rx"/>
      <var loc="g,62,20,62,27" name="uart_tx" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="uart_tx"/>
      <var loc="g,64,17,64,30" name="uart_tx_write" dtype_id="3" dir="input" pinIndex="6" vartype="logic" origName="uart_tx_write"/>
      <var loc="g,65,23,65,35" name="uart_tx_data" dtype_id="4" dir="input" pinIndex="7" vartype="logic" origName="uart_tx_data"/>
      <var loc="g,66,17,66,29" name="uart_rx_read" dtype_id="3" dir="input" pinIndex="8" vartype="logic" origName="uart_rx_read"/>
      <var loc="g,68,17,68,29" name="uart_tx_busy" dtype_id="3" dir="output" pinIndex="9" vartype="logic" origName="uart_tx_busy"/>
      <var loc="g,69,21,69,32" name="uart_rx_arr" dtype_id="13" dir="output" pinIndex="10" vartype="uart_rx_t" origName="uart_rx_arr"/>
      <typedef loc="g,99,6,99,13" name="state_t" dtype_id="21"/>
      <typedef loc="g,102,24,102,33" name="cnt02us_t" dtype_id="4"/>
      <var loc="g,158,24,158,34" name="RX_WAIT_D0" dtype_id="24" vartype="bit" origName="RX_WAIT_D0" localparam="true">
        <const loc="g,158,39,158,44" name="8&apos;h40" dtype_id="4"/>
      </var>
      <var loc="g,159,24,159,34" name="RX_WAIT_D1" dtype_id="24" vartype="bit" origName="RX_WAIT_D1" localparam="true">
        <const loc="g,159,39,159,44" name="8&apos;h2a" dtype_id="4"/>
      </var>
      <var loc="g,160,24,160,34" name="RX_WAIT_D2" dtype_id="24" vartype="bit" origName="RX_WAIT_D2" localparam="true">
        <const loc="g,160,39,160,44" name="8&apos;h2a" dtype_id="4"/>
      </var>
      <var loc="g,161,24,161,34" name="RX_WAIT_D3" dtype_id="24" vartype="bit" origName="RX_WAIT_D3" localparam="true">
        <const loc="g,161,39,161,44" name="8&apos;h2b" dtype_id="4"/>
      </var>
      <var loc="g,162,24,162,34" name="RX_WAIT_D4" dtype_id="24" vartype="bit" origName="RX_WAIT_D4" localparam="true">
        <const loc="g,162,39,162,44" name="8&apos;h2a" dtype_id="4"/>
      </var>
      <var loc="g,163,24,163,34" name="RX_WAIT_D5" dtype_id="24" vartype="bit" origName="RX_WAIT_D5" localparam="true">
        <const loc="g,163,39,163,44" name="8&apos;h2b" dtype_id="4"/>
      </var>
      <var loc="g,164,24,164,34" name="RX_WAIT_D6" dtype_id="24" vartype="bit" origName="RX_WAIT_D6" localparam="true">
        <const loc="g,164,39,164,44" name="8&apos;h2a" dtype_id="4"/>
      </var>
      <var loc="g,165,24,165,34" name="RX_WAIT_D7" dtype_id="24" vartype="bit" origName="RX_WAIT_D7" localparam="true">
        <const loc="g,165,39,165,44" name="8&apos;h2a" dtype_id="4"/>
      </var>
      <var loc="g,166,24,166,36" name="RX_WAIT_STOP" dtype_id="24" vartype="bit" origName="RX_WAIT_STOP" localparam="true">
        <const loc="g,166,39,166,44" name="8&apos;h2b" dtype_id="4"/>
      </var>
      <var loc="g,168,13,168,21" name="rx_state" dtype_id="21" vartype="state_t" origName="rx_state"/>
      <var loc="g,169,14,169,24" name="rx_cnt02us" dtype_id="4" vartype="cnt02us_t" origName="rx_cnt02us"/>
      <var loc="g,173,13,173,23" name="rx_nextbit" dtype_id="3" vartype="logic" origName="rx_nextbit"/>
      <var loc="g,176,16,176,24" name="rx_shift" dtype_id="4" vartype="logic" origName="rx_shift"/>
      <always loc="g,178,4,178,13">
        <sentree loc="g,178,14,178,15">
          <senitem loc="g,178,16,178,23" edgeType="NEG">
            <varref loc="g,178,24,178,30" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="g,178,34,178,41" edgeType="POS">
            <varref loc="g,178,42,178,45" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="g,178,47,178,52">
          <if loc="g,179,7,179,9">
            <varref loc="g,179,11,179,17" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="g,188,12,188,17">
                <if loc="g,191,10,191,12">
                  <and loc="g,191,34,191,36" dtype_id="3">
                    <varref loc="g,191,15,191,24" name="tick_02us" dtype_id="3"/>
                    <neq loc="g,191,47,191,49" dtype_id="3">
                      <const loc="g,191,50,191,54" name="4&apos;he" dtype_id="21"/>
                      <varref loc="g,191,38,191,46" name="rx_state" dtype_id="21"/>
                    </neq>
                  </and>
                  <begin>
                    <begin loc="g,191,57,191,62">
                      <assigndly loc="g,192,24,192,26" dtype_id="4">
                        <sub loc="g,192,49,192,50" dtype_id="4">
                          <varref loc="g,192,38,192,48" name="rx_cnt02us" dtype_id="4"/>
                          <const loc="g,192,62,192,63" name="8&apos;h1" dtype_id="4"/>
                        </sub>
                        <varref loc="g,192,13,192,23" name="rx_cnt02us" dtype_id="4"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <if loc="g,197,10,197,12">
                  <varref loc="g,197,14,197,26" name="uart_rx_read" dtype_id="3"/>
                  <begin>
                    <begin loc="g,197,36,197,41">
                      <assigndly loc="g,198,31,198,33" dtype_id="15">
                        <const loc="g,198,34,198,38" name="2&apos;h0" dtype_id="15"/>
                        <sel loc="g,198,25,198,30" dtype_id="15">
                          <varref loc="g,198,13,198,24" name="uart_rx_arr" dtype_id="13"/>
                          <const loc="g,198,25,198,30" name="32&apos;h8" dtype_id="7"/>
                          <const loc="g,198,25,198,30" name="32&apos;h2" dtype_id="7"/>
                        </sel>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <case loc="g,203,17,203,21">
                  <varref loc="g,203,23,203,31" name="rx_state" dtype_id="21"/>
                  <caseitem loc="g,206,17,206,18">
                    <const loc="g,206,13,206,17" name="4&apos;he" dtype_id="21"/>
                    <begin loc="g,206,19,206,24">
                      <assigndly loc="g,207,27,207,29" dtype_id="4">
                        <const loc="g,207,30,207,40" name="8&apos;h40" dtype_id="24"/>
                        <varref loc="g,207,16,207,26" name="rx_cnt02us" dtype_id="4"/>
                      </assigndly>
                      <if loc="g,209,16,209,18">
                        <not loc="g,209,28,209,30" dtype_id="3">
                          <varref loc="g,209,20,209,27" name="uart_rx" dtype_id="3"/>
                        </not>
                        <begin>
                          <begin loc="g,209,37,209,42">
                            <assigndly loc="g,210,28,210,30" dtype_id="21">
                              <const loc="g,210,31,210,33" name="4&apos;h0" dtype_id="21"/>
                              <varref loc="g,210,19,210,27" name="rx_state" dtype_id="21"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="g,217,17,217,18">
                    <const loc="g,217,13,217,17" name="4&apos;h8" dtype_id="21"/>
                    <if loc="g,217,19,217,21">
                      <varref loc="g,217,23,217,33" name="rx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="g,217,43,217,48">
                          <if loc="g,219,16,219,18">
                            <sel loc="g,219,32,219,37" dtype_id="3">
                              <varref loc="g,219,20,219,31" name="uart_rx_arr" dtype_id="13"/>
                              <const loc="g,219,32,219,37" name="32&apos;h9" dtype_id="7"/>
                              <const loc="g,219,32,219,37" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <begin>
                              <begin loc="g,219,47,219,52">
                                <assigndly loc="g,220,37,220,39" dtype_id="25">
                                  <const loc="g,220,40,220,44" name="1&apos;h1" dtype_id="3"/>
                                  <sel loc="g,220,31,220,36" dtype_id="25">
                                    <varref loc="g,220,19,220,30" name="uart_rx_arr" dtype_id="13"/>
                                    <const loc="g,220,31,220,36" name="32&apos;h8" dtype_id="7"/>
                                    <const loc="g,220,31,220,36" name="32&apos;h1" dtype_id="7"/>
                                  </sel>
                                </assigndly>
                              </begin>
                            </begin>
                            <begin>
                              <begin loc="g,222,21,222,26">
                                <assigndly loc="g,223,37,223,39" dtype_id="26">
                                  <const loc="g,223,40,223,44" name="1&apos;h1" dtype_id="3"/>
                                  <sel loc="g,223,31,223,36" dtype_id="26">
                                    <varref loc="g,223,19,223,30" name="uart_rx_arr" dtype_id="13"/>
                                    <const loc="g,223,31,223,36" name="32&apos;h9" dtype_id="7"/>
                                    <const loc="g,223,31,223,36" name="32&apos;h1" dtype_id="7"/>
                                  </sel>
                                </assigndly>
                                <assigndly loc="g,224,37,224,39" dtype_id="4">
                                  <varref loc="g,224,40,224,48" name="rx_shift" dtype_id="4"/>
                                  <sel loc="g,224,31,224,35" dtype_id="4">
                                    <varref loc="g,224,19,224,30" name="uart_rx_arr" dtype_id="13"/>
                                    <const loc="g,224,31,224,35" name="32&apos;h0" dtype_id="7"/>
                                    <const loc="g,224,31,224,35" name="32&apos;h8" dtype_id="7"/>
                                  </sel>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                          <assigndly loc="g,227,25,227,27" dtype_id="21">
                            <const loc="g,227,28,227,32" name="4&apos;he" dtype_id="21"/>
                            <varref loc="g,227,16,227,24" name="rx_state" dtype_id="21"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="g,236,13,236,20">
                    <if loc="g,236,22,236,24">
                      <varref loc="g,236,26,236,36" name="rx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="g,236,46,236,51">
                          <assigndly loc="g,237,25,237,27" dtype_id="4">
                            <concat loc="g,237,36,237,37" dtype_id="4">
                              <varref loc="g,237,29,237,36" name="uart_rx" dtype_id="3"/>
                              <sel loc="g,237,46,237,47" dtype_id="22">
                                <varref loc="g,237,38,237,46" name="rx_shift" dtype_id="4"/>
                                <const loc="g,237,49,237,50" name="3&apos;h1" dtype_id="6"/>
                                <const loc="g,237,47,237,48" name="32&apos;h7" dtype_id="7"/>
                              </sel>
                            </concat>
                            <varref loc="g,237,16,237,24" name="rx_shift" dtype_id="4"/>
                          </assigndly>
                          <case loc="g,239,23,239,27">
                            <varref loc="g,239,29,239,37" name="rx_state" dtype_id="21"/>
                            <caseitem loc="g,240,21,240,22">
                              <const loc="g,240,19,240,21" name="4&apos;h0" dtype_id="21"/>
                              <begin loc="g,240,23,240,28">
                                <assigndly loc="g,241,37,241,39" dtype_id="4">
                                  <const loc="g,241,40,241,50" name="8&apos;h2a" dtype_id="24"/>
                                  <varref loc="g,241,26,241,36" name="rx_cnt02us" dtype_id="4"/>
                                </assigndly>
                                <assigndly loc="g,242,36,242,38" dtype_id="21">
                                  <const loc="g,242,39,242,41" name="4&apos;h1" dtype_id="21"/>
                                  <varref loc="g,242,26,242,34" name="rx_state" dtype_id="21"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="g,244,21,244,22">
                              <const loc="g,244,19,244,21" name="4&apos;h1" dtype_id="21"/>
                              <begin loc="g,244,23,244,28">
                                <assigndly loc="g,245,37,245,39" dtype_id="4">
                                  <const loc="g,245,40,245,50" name="8&apos;h2a" dtype_id="24"/>
                                  <varref loc="g,245,26,245,36" name="rx_cnt02us" dtype_id="4"/>
                                </assigndly>
                                <assigndly loc="g,246,36,246,38" dtype_id="21">
                                  <const loc="g,246,39,246,41" name="4&apos;h2" dtype_id="21"/>
                                  <varref loc="g,246,26,246,34" name="rx_state" dtype_id="21"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="g,248,21,248,22">
                              <const loc="g,248,19,248,21" name="4&apos;h2" dtype_id="21"/>
                              <begin loc="g,248,23,248,28">
                                <assigndly loc="g,249,37,249,39" dtype_id="4">
                                  <const loc="g,249,40,249,50" name="8&apos;h2b" dtype_id="24"/>
                                  <varref loc="g,249,26,249,36" name="rx_cnt02us" dtype_id="4"/>
                                </assigndly>
                                <assigndly loc="g,250,36,250,38" dtype_id="21">
                                  <const loc="g,250,39,250,41" name="4&apos;h3" dtype_id="21"/>
                                  <varref loc="g,250,26,250,34" name="rx_state" dtype_id="21"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="g,252,21,252,22">
                              <const loc="g,252,19,252,21" name="4&apos;h3" dtype_id="21"/>
                              <begin loc="g,252,23,252,28">
                                <assigndly loc="g,253,37,253,39" dtype_id="4">
                                  <const loc="g,253,40,253,50" name="8&apos;h2a" dtype_id="24"/>
                                  <varref loc="g,253,26,253,36" name="rx_cnt02us" dtype_id="4"/>
                                </assigndly>
                                <assigndly loc="g,254,36,254,38" dtype_id="21">
                                  <const loc="g,254,39,254,41" name="4&apos;h4" dtype_id="21"/>
                                  <varref loc="g,254,26,254,34" name="rx_state" dtype_id="21"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="g,256,21,256,22">
                              <const loc="g,256,19,256,21" name="4&apos;h4" dtype_id="21"/>
                              <begin loc="g,256,23,256,28">
                                <assigndly loc="g,257,37,257,39" dtype_id="4">
                                  <const loc="g,257,40,257,50" name="8&apos;h2b" dtype_id="24"/>
                                  <varref loc="g,257,26,257,36" name="rx_cnt02us" dtype_id="4"/>
                                </assigndly>
                                <assigndly loc="g,258,36,258,38" dtype_id="21">
                                  <const loc="g,258,39,258,41" name="4&apos;h5" dtype_id="21"/>
                                  <varref loc="g,258,26,258,34" name="rx_state" dtype_id="21"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="g,260,21,260,22">
                              <const loc="g,260,19,260,21" name="4&apos;h5" dtype_id="21"/>
                              <begin loc="g,260,23,260,28">
                                <assigndly loc="g,261,37,261,39" dtype_id="4">
                                  <const loc="g,261,40,261,50" name="8&apos;h2a" dtype_id="24"/>
                                  <varref loc="g,261,26,261,36" name="rx_cnt02us" dtype_id="4"/>
                                </assigndly>
                                <assigndly loc="g,262,36,262,38" dtype_id="21">
                                  <const loc="g,262,39,262,41" name="4&apos;h6" dtype_id="21"/>
                                  <varref loc="g,262,26,262,34" name="rx_state" dtype_id="21"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="g,264,21,264,22">
                              <const loc="g,264,19,264,21" name="4&apos;h6" dtype_id="21"/>
                              <begin loc="g,264,23,264,28">
                                <assigndly loc="g,265,37,265,39" dtype_id="4">
                                  <const loc="g,265,40,265,50" name="8&apos;h2a" dtype_id="24"/>
                                  <varref loc="g,265,26,265,36" name="rx_cnt02us" dtype_id="4"/>
                                </assigndly>
                                <assigndly loc="g,266,36,266,38" dtype_id="21">
                                  <const loc="g,266,39,266,41" name="4&apos;h7" dtype_id="21"/>
                                  <varref loc="g,266,26,266,34" name="rx_state" dtype_id="21"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="g,268,21,268,22">
                              <const loc="g,268,19,268,21" name="4&apos;h7" dtype_id="21"/>
                              <begin loc="g,268,23,268,28">
                                <assigndly loc="g,269,37,269,39" dtype_id="4">
                                  <const loc="g,269,40,269,52" name="8&apos;h2b" dtype_id="24"/>
                                  <varref loc="g,269,26,269,36" name="rx_cnt02us" dtype_id="4"/>
                                </assigndly>
                                <assigndly loc="g,270,36,270,38" dtype_id="21">
                                  <const loc="g,270,39,270,43" name="4&apos;h8" dtype_id="21"/>
                                  <varref loc="g,270,26,270,34" name="rx_state" dtype_id="21"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="g,272,18,272,25">
                              <begin loc="g,272,27,272,32"/>
                            </caseitem>
                          </case>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                </case>
              </begin>
            </begin>
            <begin>
              <begin loc="g,179,27,179,32">
                <assigndly loc="g,180,28,180,30" dtype_id="21">
                  <const loc="g,180,31,180,35" name="4&apos;he" dtype_id="21"/>
                  <varref loc="g,180,10,180,18" name="rx_state" dtype_id="21"/>
                </assigndly>
                <assigndly loc="g,181,29,181,31" dtype_id="4">
                  <const loc="g,181,32,181,34" name="8&apos;h0" dtype_id="4"/>
                  <varref loc="g,181,10,181,20" name="rx_cnt02us" dtype_id="4"/>
                </assigndly>
                <assigndly loc="g,182,28,182,30" dtype_id="4">
                  <const loc="g,182,31,182,33" name="8&apos;h0" dtype_id="4"/>
                  <varref loc="g,182,10,182,18" name="rx_shift" dtype_id="4"/>
                </assigndly>
                <assigndly loc="g,184,28,184,30" dtype_id="27">
                  <const loc="g,184,31,184,35" name="10&apos;h0" dtype_id="27"/>
                  <varref loc="g,184,10,184,21" name="uart_rx_arr" dtype_id="27"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="g,303,24,303,37" name="TX_WAIT_START" dtype_id="24" vartype="bit" origName="TX_WAIT_START" localparam="true">
        <const loc="g,303,40,303,45" name="8&apos;h2b" dtype_id="4"/>
      </var>
      <var loc="g,304,24,304,34" name="TX_WAIT_D0" dtype_id="24" vartype="bit" origName="TX_WAIT_D0" localparam="true">
        <const loc="g,304,40,304,45" name="8&apos;h2b" dtype_id="4"/>
      </var>
      <var loc="g,305,24,305,34" name="TX_WAIT_D1" dtype_id="24" vartype="bit" origName="TX_WAIT_D1" localparam="true">
        <const loc="g,305,40,305,45" name="8&apos;h2a" dtype_id="4"/>
      </var>
      <var loc="g,306,24,306,34" name="TX_WAIT_D2" dtype_id="24" vartype="bit" origName="TX_WAIT_D2" localparam="true">
        <const loc="g,306,40,306,45" name="8&apos;h2b" dtype_id="4"/>
      </var>
      <var loc="g,307,24,307,34" name="TX_WAIT_D3" dtype_id="24" vartype="bit" origName="TX_WAIT_D3" localparam="true">
        <const loc="g,307,40,307,45" name="8&apos;h2a" dtype_id="4"/>
      </var>
      <var loc="g,308,24,308,34" name="TX_WAIT_D4" dtype_id="24" vartype="bit" origName="TX_WAIT_D4" localparam="true">
        <const loc="g,308,40,308,45" name="8&apos;h2a" dtype_id="4"/>
      </var>
      <var loc="g,309,24,309,34" name="TX_WAIT_D5" dtype_id="24" vartype="bit" origName="TX_WAIT_D5" localparam="true">
        <const loc="g,309,40,309,45" name="8&apos;h2b" dtype_id="4"/>
      </var>
      <var loc="g,310,24,310,34" name="TX_WAIT_D6" dtype_id="24" vartype="bit" origName="TX_WAIT_D6" localparam="true">
        <const loc="g,310,40,310,45" name="8&apos;h2a" dtype_id="4"/>
      </var>
      <var loc="g,311,24,311,34" name="TX_WAIT_D7" dtype_id="24" vartype="bit" origName="TX_WAIT_D7" localparam="true">
        <const loc="g,311,40,311,45" name="8&apos;h2b" dtype_id="4"/>
      </var>
      <var loc="g,312,24,312,36" name="TX_WAIT_STOP" dtype_id="24" vartype="bit" origName="TX_WAIT_STOP" localparam="true">
        <const loc="g,312,40,312,45" name="8&apos;h2a" dtype_id="4"/>
      </var>
      <var loc="g,326,13,326,21" name="tx_state" dtype_id="21" vartype="state_t" origName="tx_state"/>
      <var loc="g,327,14,327,24" name="tx_cnt02us" dtype_id="4" vartype="cnt02us_t" origName="tx_cnt02us"/>
      <var loc="g,328,13,328,27" name="tx_cnt02us_is0" dtype_id="3" vartype="logic" origName="tx_cnt02us_is0"/>
      <var loc="g,331,13,331,23" name="tx_nextbit" dtype_id="3" vartype="logic" origName="tx_nextbit"/>
      <var loc="g,334,16,334,23" name="tx_data" dtype_id="4" vartype="logic" origName="tx_data"/>
      <always loc="g,339,4,339,13">
        <sentree loc="g,339,14,339,15">
          <senitem loc="g,339,16,339,23" edgeType="NEG">
            <varref loc="g,339,24,339,30" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="g,339,34,339,41" edgeType="POS">
            <varref loc="g,339,42,339,45" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="g,339,47,339,52">
          <if loc="g,340,7,340,9">
            <varref loc="g,340,11,340,17" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="g,347,12,347,17">
                <if loc="g,350,10,350,12">
                  <and loc="g,350,34,350,36" dtype_id="3">
                    <varref loc="g,350,15,350,24" name="tick_02us" dtype_id="3"/>
                    <neq loc="g,350,47,350,49" dtype_id="3">
                      <const loc="g,350,50,350,54" name="4&apos;he" dtype_id="21"/>
                      <varref loc="g,350,38,350,46" name="tx_state" dtype_id="21"/>
                    </neq>
                  </and>
                  <begin>
                    <begin loc="g,350,57,350,62">
                      <assigndly loc="g,351,24,351,26" dtype_id="4">
                        <sub loc="g,351,49,351,50" dtype_id="4">
                          <varref loc="g,351,38,351,48" name="tx_cnt02us" dtype_id="4"/>
                          <const loc="g,351,62,351,63" name="8&apos;h1" dtype_id="4"/>
                        </sub>
                        <varref loc="g,351,13,351,23" name="tx_cnt02us" dtype_id="4"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <case loc="g,355,17,355,21">
                  <varref loc="g,355,23,355,31" name="tx_state" dtype_id="21"/>
                  <caseitem loc="g,359,17,359,18">
                    <const loc="g,359,13,359,17" name="4&apos;he" dtype_id="21"/>
                    <begin loc="g,359,19,359,24">
                      <assigndly loc="g,360,26,360,28" dtype_id="3">
                        <const loc="g,360,29,360,33" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="g,360,16,360,23" name="uart_tx" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="g,361,27,361,29" dtype_id="4">
                        <const loc="g,361,30,361,43" name="8&apos;h2b" dtype_id="24"/>
                        <varref loc="g,361,16,361,26" name="tx_cnt02us" dtype_id="4"/>
                      </assigndly>
                      <if loc="g,363,16,363,18">
                        <varref loc="g,363,20,363,33" name="uart_tx_write" dtype_id="3"/>
                        <begin>
                          <begin loc="g,363,43,363,48">
                            <assigndly loc="g,364,28,364,30" dtype_id="4">
                              <varref loc="g,364,31,364,43" name="uart_tx_data" dtype_id="4"/>
                              <varref loc="g,364,19,364,26" name="tx_data" dtype_id="4"/>
                            </assigndly>
                            <assigndly loc="g,365,28,365,30" dtype_id="21">
                              <const loc="g,365,31,365,36" name="4&apos;hf" dtype_id="21"/>
                              <varref loc="g,365,19,365,27" name="tx_state" dtype_id="21"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="g,371,17,371,18">
                    <const loc="g,371,12,371,17" name="4&apos;hf" dtype_id="21"/>
                    <if loc="g,371,19,371,21">
                      <varref loc="g,371,23,371,32" name="tick_02us" dtype_id="3"/>
                      <begin>
                        <begin loc="g,371,42,371,47">
                          <assigndly loc="g,372,23,372,25" dtype_id="3">
                            <const loc="g,372,26,372,30" name="1&apos;h0" dtype_id="3"/>
                            <varref loc="g,372,15,372,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <if loc="g,374,15,374,17">
                            <varref loc="g,374,19,374,33" name="tx_cnt02us_is0" dtype_id="3"/>
                            <begin>
                              <begin loc="g,374,43,374,48">
                                <assigndly loc="g,375,28,375,30" dtype_id="3">
                                  <sel loc="g,375,38,375,39" dtype_id="3">
                                    <varref loc="g,375,31,375,38" name="tx_data" dtype_id="4"/>
                                    <const loc="g,375,39,375,40" name="3&apos;h0" dtype_id="6"/>
                                    <const loc="g,375,38,375,39" name="32&apos;h1" dtype_id="7"/>
                                  </sel>
                                  <varref loc="g,375,18,375,25" name="uart_tx" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="g,376,29,376,31" dtype_id="4">
                                  <const loc="g,376,32,376,42" name="8&apos;h2b" dtype_id="24"/>
                                  <varref loc="g,376,18,376,28" name="tx_cnt02us" dtype_id="4"/>
                                </assigndly>
                                <assigndly loc="g,377,28,377,30" dtype_id="21">
                                  <const loc="g,377,31,377,33" name="4&apos;h0" dtype_id="21"/>
                                  <varref loc="g,377,18,377,26" name="tx_state" dtype_id="21"/>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="g,382,14,382,15">
                    <const loc="g,382,12,382,14" name="4&apos;h0" dtype_id="21"/>
                    <if loc="g,382,16,382,18">
                      <varref loc="g,382,20,382,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="g,382,40,382,45">
                          <assigndly loc="g,383,25,383,27" dtype_id="3">
                            <sel loc="g,383,35,383,36" dtype_id="3">
                              <varref loc="g,383,28,383,35" name="tx_data" dtype_id="4"/>
                              <const loc="g,383,36,383,37" name="3&apos;h1" dtype_id="6"/>
                              <const loc="g,383,35,383,36" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <varref loc="g,383,15,383,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="g,384,26,384,28" dtype_id="4">
                            <const loc="g,384,29,384,39" name="8&apos;h2a" dtype_id="24"/>
                            <varref loc="g,384,15,384,25" name="tx_cnt02us" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="g,385,25,385,27" dtype_id="21">
                            <const loc="g,385,28,385,30" name="4&apos;h1" dtype_id="21"/>
                            <varref loc="g,385,15,385,23" name="tx_state" dtype_id="21"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="g,387,14,387,15">
                    <const loc="g,387,12,387,14" name="4&apos;h1" dtype_id="21"/>
                    <if loc="g,387,16,387,18">
                      <varref loc="g,387,20,387,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="g,387,40,387,45">
                          <assigndly loc="g,388,25,388,27" dtype_id="3">
                            <sel loc="g,388,35,388,36" dtype_id="3">
                              <varref loc="g,388,28,388,35" name="tx_data" dtype_id="4"/>
                              <const loc="g,388,36,388,37" name="3&apos;h2" dtype_id="6"/>
                              <const loc="g,388,35,388,36" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <varref loc="g,388,15,388,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="g,389,26,389,28" dtype_id="4">
                            <const loc="g,389,29,389,39" name="8&apos;h2b" dtype_id="24"/>
                            <varref loc="g,389,15,389,25" name="tx_cnt02us" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="g,390,25,390,27" dtype_id="21">
                            <const loc="g,390,28,390,30" name="4&apos;h2" dtype_id="21"/>
                            <varref loc="g,390,15,390,23" name="tx_state" dtype_id="21"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="g,392,14,392,15">
                    <const loc="g,392,12,392,14" name="4&apos;h2" dtype_id="21"/>
                    <if loc="g,392,16,392,18">
                      <varref loc="g,392,20,392,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="g,392,40,392,45">
                          <assigndly loc="g,393,25,393,27" dtype_id="3">
                            <sel loc="g,393,35,393,36" dtype_id="3">
                              <varref loc="g,393,28,393,35" name="tx_data" dtype_id="4"/>
                              <const loc="g,393,36,393,37" name="3&apos;h3" dtype_id="6"/>
                              <const loc="g,393,35,393,36" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <varref loc="g,393,15,393,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="g,394,26,394,28" dtype_id="4">
                            <const loc="g,394,29,394,39" name="8&apos;h2a" dtype_id="24"/>
                            <varref loc="g,394,15,394,25" name="tx_cnt02us" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="g,395,25,395,27" dtype_id="21">
                            <const loc="g,395,28,395,30" name="4&apos;h3" dtype_id="21"/>
                            <varref loc="g,395,15,395,23" name="tx_state" dtype_id="21"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="g,397,14,397,15">
                    <const loc="g,397,12,397,14" name="4&apos;h3" dtype_id="21"/>
                    <if loc="g,397,16,397,18">
                      <varref loc="g,397,20,397,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="g,397,40,397,45">
                          <assigndly loc="g,398,25,398,27" dtype_id="3">
                            <sel loc="g,398,35,398,36" dtype_id="3">
                              <varref loc="g,398,28,398,35" name="tx_data" dtype_id="4"/>
                              <const loc="g,398,36,398,37" name="3&apos;h4" dtype_id="6"/>
                              <const loc="g,398,35,398,36" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <varref loc="g,398,15,398,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="g,399,26,399,28" dtype_id="4">
                            <const loc="g,399,29,399,39" name="8&apos;h2a" dtype_id="24"/>
                            <varref loc="g,399,15,399,25" name="tx_cnt02us" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="g,400,25,400,27" dtype_id="21">
                            <const loc="g,400,28,400,30" name="4&apos;h4" dtype_id="21"/>
                            <varref loc="g,400,15,400,23" name="tx_state" dtype_id="21"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="g,402,14,402,15">
                    <const loc="g,402,12,402,14" name="4&apos;h4" dtype_id="21"/>
                    <if loc="g,402,16,402,18">
                      <varref loc="g,402,20,402,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="g,402,40,402,45">
                          <assigndly loc="g,403,25,403,27" dtype_id="3">
                            <sel loc="g,403,35,403,36" dtype_id="3">
                              <varref loc="g,403,28,403,35" name="tx_data" dtype_id="4"/>
                              <const loc="g,403,36,403,37" name="3&apos;h5" dtype_id="6"/>
                              <const loc="g,403,35,403,36" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <varref loc="g,403,15,403,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="g,404,26,404,28" dtype_id="4">
                            <const loc="g,404,29,404,39" name="8&apos;h2b" dtype_id="24"/>
                            <varref loc="g,404,15,404,25" name="tx_cnt02us" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="g,405,25,405,27" dtype_id="21">
                            <const loc="g,405,28,405,30" name="4&apos;h5" dtype_id="21"/>
                            <varref loc="g,405,15,405,23" name="tx_state" dtype_id="21"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="g,407,14,407,15">
                    <const loc="g,407,12,407,14" name="4&apos;h5" dtype_id="21"/>
                    <if loc="g,407,16,407,18">
                      <varref loc="g,407,20,407,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="g,407,40,407,45">
                          <assigndly loc="g,408,25,408,27" dtype_id="3">
                            <sel loc="g,408,35,408,36" dtype_id="3">
                              <varref loc="g,408,28,408,35" name="tx_data" dtype_id="4"/>
                              <const loc="g,408,36,408,37" name="3&apos;h6" dtype_id="6"/>
                              <const loc="g,408,35,408,36" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <varref loc="g,408,15,408,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="g,409,26,409,28" dtype_id="4">
                            <const loc="g,409,29,409,39" name="8&apos;h2a" dtype_id="24"/>
                            <varref loc="g,409,15,409,25" name="tx_cnt02us" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="g,410,25,410,27" dtype_id="21">
                            <const loc="g,410,28,410,30" name="4&apos;h6" dtype_id="21"/>
                            <varref loc="g,410,15,410,23" name="tx_state" dtype_id="21"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="g,412,14,412,15">
                    <const loc="g,412,12,412,14" name="4&apos;h6" dtype_id="21"/>
                    <if loc="g,412,16,412,18">
                      <varref loc="g,412,20,412,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="g,412,40,412,45">
                          <assigndly loc="g,413,25,413,27" dtype_id="3">
                            <sel loc="g,413,35,413,36" dtype_id="3">
                              <varref loc="g,413,28,413,35" name="tx_data" dtype_id="4"/>
                              <const loc="g,413,36,413,37" name="3&apos;h7" dtype_id="6"/>
                              <const loc="g,413,35,413,36" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <varref loc="g,413,15,413,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="g,414,26,414,28" dtype_id="4">
                            <const loc="g,414,29,414,39" name="8&apos;h2b" dtype_id="24"/>
                            <varref loc="g,414,15,414,25" name="tx_cnt02us" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="g,415,25,415,27" dtype_id="21">
                            <const loc="g,415,28,415,30" name="4&apos;h7" dtype_id="21"/>
                            <varref loc="g,415,15,415,23" name="tx_state" dtype_id="21"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="g,417,14,417,15">
                    <const loc="g,417,12,417,14" name="4&apos;h7" dtype_id="21"/>
                    <if loc="g,417,16,417,18">
                      <varref loc="g,417,20,417,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="g,417,40,417,45">
                          <assigndly loc="g,418,25,418,27" dtype_id="3">
                            <const loc="g,418,28,418,32" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="g,418,15,418,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="g,419,26,419,28" dtype_id="4">
                            <const loc="g,419,29,419,41" name="8&apos;h2a" dtype_id="24"/>
                            <varref loc="g,419,15,419,25" name="tx_cnt02us" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="g,420,25,420,27" dtype_id="21">
                            <const loc="g,420,28,420,32" name="4&apos;h8" dtype_id="21"/>
                            <varref loc="g,420,15,420,23" name="tx_state" dtype_id="21"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="g,429,16,429,17">
                    <const loc="g,429,12,429,16" name="4&apos;h8" dtype_id="21"/>
                    <if loc="g,429,18,429,20">
                      <varref loc="g,429,22,429,32" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="g,429,42,429,47">
                          <assigndly loc="g,430,25,430,27" dtype_id="21">
                            <const loc="g,430,28,430,32" name="4&apos;he" dtype_id="21"/>
                            <varref loc="g,430,15,430,23" name="tx_state" dtype_id="21"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="g,433,12,433,19">
                    <begin loc="g,433,21,433,26"/>
                  </caseitem>
                </case>
              </begin>
            </begin>
            <begin>
              <begin loc="g,340,27,340,32">
                <assigndly loc="g,341,20,341,22" dtype_id="21">
                  <const loc="g,341,23,341,27" name="4&apos;he" dtype_id="21"/>
                  <varref loc="g,341,10,341,18" name="tx_state" dtype_id="21"/>
                </assigndly>
                <assigndly loc="g,342,21,342,23" dtype_id="4">
                  <const loc="g,342,24,342,26" name="8&apos;h0" dtype_id="4"/>
                  <varref loc="g,342,10,342,20" name="tx_cnt02us" dtype_id="4"/>
                </assigndly>
                <assigndly loc="g,343,20,343,22" dtype_id="4">
                  <const loc="g,343,23,343,25" name="8&apos;h0" dtype_id="4"/>
                  <varref loc="g,343,10,343,17" name="tx_data" dtype_id="4"/>
                </assigndly>
                <assigndly loc="g,345,20,345,22" dtype_id="3">
                  <const loc="g,345,23,345,27" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="g,345,10,345,17" name="uart_tx" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="g,174,24,174,25" dtype_id="3">
        <and loc="g,174,36,174,37" dtype_id="3">
          <varref loc="g,59,20,59,29" name="tick_02us" dtype_id="3"/>
          <eq loc="g,171,42,171,44" dtype_id="3">
            <const loc="g,171,45,171,47" name="8&apos;h0" dtype_id="4"/>
            <varref loc="g,169,14,169,24" name="rx_cnt02us" dtype_id="4"/>
          </eq>
        </and>
        <varref loc="g,174,24,174,25" name="rx_nextbit" dtype_id="3"/>
      </contassign>
      <contassign loc="g,329,28,329,29" dtype_id="3">
        <eq loc="g,329,42,329,44" dtype_id="3">
          <const loc="g,329,45,329,47" name="8&apos;h0" dtype_id="4"/>
          <varref loc="g,327,14,327,24" name="tx_cnt02us" dtype_id="4"/>
        </eq>
        <varref loc="g,329,28,329,29" name="tx_cnt02us_is0" dtype_id="3"/>
      </contassign>
      <contassign loc="g,332,24,332,25" dtype_id="3">
        <and loc="g,332,36,332,37" dtype_id="3">
          <varref loc="g,59,20,59,29" name="tick_02us" dtype_id="3"/>
          <varref loc="g,328,13,328,27" name="tx_cnt02us_is0" dtype_id="3"/>
        </and>
        <varref loc="g,332,24,332,25" name="tx_nextbit" dtype_id="3"/>
      </contassign>
      <contassign loc="g,337,24,337,25" dtype_id="3">
        <neq loc="g,337,36,337,38" dtype_id="3">
          <const loc="g,337,39,337,43" name="4&apos;he" dtype_id="21"/>
          <varref loc="g,326,13,326,21" name="tx_state" dtype_id="21"/>
        </neq>
        <varref loc="g,337,24,337,25" name="uart_tx_busy" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="h,77,8,77,13" name="psram" origName="psram">
      <var loc="h,78,16,78,22" name="arst_n" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="arst_n"/>
      <var loc="h,79,16,79,21" name="i_clk" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="i_clk"/>
      <var loc="h,82,19,82,24" name="i_stb" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="i_stb"/>
      <var loc="h,83,16,83,20" name="i_we" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="i_we"/>
      <var loc="h,86,23,86,29" name="i_addr" dtype_id="8" dir="input" pinIndex="5" vartype="logic" origName="i_addr"/>
      <var loc="h,87,23,87,28" name="i_din" dtype_id="9" dir="input" pinIndex="6" vartype="logic" origName="i_din"/>
      <var loc="h,89,19,89,29" name="psram_busy" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="psram_busy"/>
      <var loc="h,91,19,91,25" name="o_done" dtype_id="3" dir="output" pinIndex="8" vartype="logic" origName="o_done"/>
      <var loc="h,93,23,93,29" name="o_dout" dtype_id="9" dir="output" pinIndex="9" vartype="logic" origName="o_dout"/>
      <var loc="h,95,16,95,27" name="o_psram_csn" dtype_id="3" dir="output" pinIndex="10" vartype="logic" origName="o_psram_csn"/>
      <var loc="h,96,16,96,28" name="o_psram_sclk" dtype_id="3" dir="output" pinIndex="11" vartype="logic" origName="o_psram_sclk"/>
      <var loc="h,97,19,97,33" name="io_psram_data0" dtype_id="3" dir="inout" pinIndex="12" vartype="logic" origName="io_psram_data0"/>
      <var loc="h,98,19,98,33" name="io_psram_data1" dtype_id="3" dir="inout" pinIndex="13" vartype="logic" origName="io_psram_data1"/>
      <var loc="h,99,19,99,33" name="io_psram_data2" dtype_id="3" dir="inout" pinIndex="14" vartype="logic" origName="io_psram_data2"/>
      <var loc="h,100,19,100,33" name="io_psram_data3" dtype_id="3" dir="inout" pinIndex="15" vartype="logic" origName="io_psram_data3"/>
      <var loc="h,101,19,101,33" name="io_psram_data4" dtype_id="3" dir="inout" pinIndex="16" vartype="logic" origName="io_psram_data4"/>
      <var loc="h,102,19,102,33" name="io_psram_data5" dtype_id="3" dir="inout" pinIndex="17" vartype="logic" origName="io_psram_data5"/>
      <var loc="h,103,19,103,33" name="io_psram_data6" dtype_id="3" dir="inout" pinIndex="18" vartype="logic" origName="io_psram_data6"/>
      <var loc="h,104,19,104,33" name="io_psram_data7" dtype_id="3" dir="inout" pinIndex="19" vartype="logic" origName="io_psram_data7"/>
      <var loc="h,110,14,110,24" name="long_delay" dtype_id="28" vartype="logic" origName="long_delay"/>
      <var loc="h,112,14,112,21" name="o_state" dtype_id="12" vartype="MachineState" origName="o_state"/>
      <var loc="h,113,14,113,24" name="states_hit" dtype_id="29" vartype="logic" origName="states_hit"/>
      <var loc="h,115,13,115,24" name="short_delay" dtype_id="21" vartype="logic" origName="short_delay"/>
      <var loc="h,116,7,116,18" name="hold_clk_lo" dtype_id="3" vartype="logic" origName="hold_clk_lo"/>
      <var loc="h,117,13,117,23" name="out_enable" dtype_id="4" vartype="logic" origName="out_enable"/>
      <var loc="h,118,13,118,25" name="data_to_chip" dtype_id="4" vartype="logic" origName="data_to_chip"/>
      <always loc="h,130,1,130,7">
        <sentree loc="h,130,8,130,9">
          <senitem loc="h,130,10,130,17" edgeType="NEG">
            <varref loc="h,130,18,130,24" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="h,130,28,130,35" edgeType="POS">
            <varref loc="h,130,36,130,41" name="i_clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="h,130,43,130,48">
          <if loc="h,131,5,131,7">
            <varref loc="h,131,9,131,15" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="h,143,14,143,19">
                <assigndly loc="h,144,29,144,31" dtype_id="3">
                  <const loc="h,144,32,144,33" name="1&apos;h1" dtype_id="3"/>
                  <sel loc="h,144,19,144,20" dtype_id="3">
                    <varref loc="h,144,9,144,19" name="states_hit" dtype_id="29"/>
                    <varref loc="h,144,20,144,27" name="o_state" dtype_id="12"/>
                    <const loc="h,144,19,144,20" name="32&apos;h1" dtype_id="7"/>
                  </sel>
                </assigndly>
                <case loc="h,145,9,145,13">
                  <varref loc="h,145,15,145,22" name="o_state" dtype_id="12"/>
                  <caseitem loc="h,147,27,147,28">
                    <const loc="h,147,13,147,27" name="6&apos;h0" dtype_id="12"/>
                    <begin loc="h,147,29,147,34">
                      <if loc="h,148,21,148,23">
                        <eq loc="h,148,36,148,38" dtype_id="3">
                          <const loc="h,148,39,148,44" name="15&apos;h4e1f" dtype_id="28"/>
                          <varref loc="h,148,25,148,35" name="long_delay" dtype_id="28"/>
                        </eq>
                        <begin>
                          <assigndly loc="h,149,33,149,35" dtype_id="12">
                            <const loc="h,149,36,149,52" name="6&apos;h1" dtype_id="12"/>
                            <varref loc="h,149,25,149,32" name="o_state" dtype_id="12"/>
                          </assigndly>
                        </begin>
                        <begin>
                          <assigndly loc="h,151,36,151,38" dtype_id="28">
                            <add loc="h,151,50,151,51" dtype_id="28">
                              <const loc="h,151,50,151,51" name="15&apos;h1" dtype_id="28"/>
                              <varref loc="h,151,39,151,49" name="long_delay" dtype_id="28"/>
                            </add>
                            <varref loc="h,151,25,151,35" name="long_delay" dtype_id="28"/>
                          </assigndly>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,155,29,155,30">
                    <const loc="h,155,13,155,29" name="6&apos;h1" dtype_id="12"/>
                    <begin loc="h,155,31,155,36">
                      <assigndly loc="h,156,33,156,35" dtype_id="3">
                        <const loc="h,156,36,156,37" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="h,156,21,156,32" name="hold_clk_lo" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="h,157,29,157,31" dtype_id="12">
                        <const loc="h,157,32,157,48" name="6&apos;h2" dtype_id="12"/>
                        <varref loc="h,157,21,157,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,161,29,161,30">
                    <const loc="h,161,13,161,29" name="6&apos;h2" dtype_id="12"/>
                    <begin loc="h,161,31,161,36">
                      <assigndly loc="h,162,32,162,34" dtype_id="3">
                        <const loc="h,162,35,162,36" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="h,162,21,162,31" name="psram_busy" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="h,163,32,163,34" dtype_id="4">
                        <const loc="h,163,35,163,40" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="h,163,21,163,31" name="out_enable" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,164,29,164,31" dtype_id="12">
                        <const loc="h,164,32,164,49" name="6&apos;h3" dtype_id="12"/>
                        <varref loc="h,164,21,164,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,169,30,169,31">
                    <const loc="h,169,13,169,30" name="6&apos;h3" dtype_id="12"/>
                    <begin loc="h,169,32,169,37">
                      <assigndly loc="h,170,33,170,35" dtype_id="3">
                        <const loc="h,170,36,170,37" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="h,170,21,170,32" name="o_psram_csn" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="h,171,35,171,37" dtype_id="3">
                        <const loc="h,171,38,171,39" name="1&apos;h1" dtype_id="3"/>
                        <sel loc="h,171,31,171,32" dtype_id="3">
                          <varref loc="h,171,21,171,31" name="out_enable" dtype_id="4"/>
                          <const loc="h,171,32,171,33" name="3&apos;h0" dtype_id="6"/>
                          <const loc="h,171,31,171,32" name="32&apos;h1" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="h,172,35,172,37" dtype_id="3">
                        <const loc="h,172,38,172,39" name="1&apos;h1" dtype_id="3"/>
                        <sel loc="h,172,31,172,32" dtype_id="3">
                          <varref loc="h,172,21,172,31" name="out_enable" dtype_id="4"/>
                          <const loc="h,172,32,172,33" name="3&apos;h4" dtype_id="6"/>
                          <const loc="h,172,31,172,32" name="32&apos;h1" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="h,173,34,173,36" dtype_id="4">
                        <const loc="h,173,37,173,42" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="h,173,21,173,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,174,29,174,31" dtype_id="12">
                        <const loc="h,174,32,174,42" name="6&apos;h4" dtype_id="12"/>
                        <varref loc="h,174,21,174,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,177,23,177,24">
                    <const loc="h,177,13,177,23" name="6&apos;h4" dtype_id="12"/>
                    <begin loc="h,177,25,177,30">
                      <assigndly loc="h,178,34,178,36" dtype_id="4">
                        <const loc="h,178,37,178,42" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="h,178,21,178,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,179,29,179,31" dtype_id="12">
                        <const loc="h,179,32,179,42" name="6&apos;h5" dtype_id="12"/>
                        <varref loc="h,179,21,179,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,182,23,182,24">
                    <const loc="h,182,13,182,23" name="6&apos;h5" dtype_id="12"/>
                    <begin loc="h,182,25,182,30">
                      <assigndly loc="h,183,34,183,36" dtype_id="4">
                        <const loc="h,183,37,183,42" name="8&apos;hff" dtype_id="4"/>
                        <varref loc="h,183,21,183,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,184,29,184,31" dtype_id="12">
                        <const loc="h,184,32,184,42" name="6&apos;h6" dtype_id="12"/>
                        <varref loc="h,184,21,184,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,187,23,187,24">
                    <const loc="h,187,13,187,23" name="6&apos;h6" dtype_id="12"/>
                    <begin loc="h,187,25,187,30">
                      <assigndly loc="h,188,34,188,36" dtype_id="4">
                        <const loc="h,188,37,188,42" name="8&apos;hff" dtype_id="4"/>
                        <varref loc="h,188,21,188,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,189,29,189,31" dtype_id="12">
                        <const loc="h,189,32,189,42" name="6&apos;h7" dtype_id="12"/>
                        <varref loc="h,189,21,189,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,192,23,192,24">
                    <const loc="h,192,13,192,23" name="6&apos;h7" dtype_id="12"/>
                    <begin loc="h,192,25,192,30">
                      <assigndly loc="h,193,34,193,36" dtype_id="4">
                        <const loc="h,193,37,193,42" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="h,193,21,193,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,194,29,194,31" dtype_id="12">
                        <const loc="h,194,32,194,42" name="6&apos;h8" dtype_id="12"/>
                        <varref loc="h,194,21,194,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,197,23,197,24">
                    <const loc="h,197,13,197,23" name="6&apos;h8" dtype_id="12"/>
                    <begin loc="h,197,25,197,30">
                      <assigndly loc="h,198,34,198,36" dtype_id="4">
                        <const loc="h,198,37,198,42" name="8&apos;hff" dtype_id="4"/>
                        <varref loc="h,198,21,198,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,199,29,199,31" dtype_id="12">
                        <const loc="h,199,32,199,42" name="6&apos;h9" dtype_id="12"/>
                        <varref loc="h,199,21,199,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,202,23,202,24">
                    <const loc="h,202,13,202,23" name="6&apos;h9" dtype_id="12"/>
                    <begin loc="h,202,25,202,30">
                      <assigndly loc="h,203,34,203,36" dtype_id="4">
                        <const loc="h,203,37,203,42" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="h,203,21,203,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,204,29,204,31" dtype_id="12">
                        <const loc="h,204,32,204,42" name="6&apos;ha" dtype_id="12"/>
                        <varref loc="h,204,21,204,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,207,23,207,24">
                    <const loc="h,207,13,207,23" name="6&apos;ha" dtype_id="12"/>
                    <begin loc="h,207,25,207,30">
                      <assigndly loc="h,208,34,208,36" dtype_id="4">
                        <const loc="h,208,37,208,42" name="8&apos;hff" dtype_id="4"/>
                        <varref loc="h,208,21,208,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,209,29,209,31" dtype_id="12">
                        <const loc="h,209,32,209,45" name="6&apos;hb" dtype_id="12"/>
                        <varref loc="h,209,21,209,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,212,26,212,27">
                    <const loc="h,212,13,212,26" name="6&apos;hb" dtype_id="12"/>
                    <begin loc="h,212,28,212,33">
                      <assigndly loc="h,213,33,213,35" dtype_id="3">
                        <const loc="h,213,36,213,37" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="h,213,21,213,32" name="o_psram_csn" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="h,214,32,214,34" dtype_id="4">
                        <const loc="h,214,35,214,40" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="h,214,21,214,31" name="out_enable" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,215,32,215,34" dtype_id="3">
                        <const loc="h,215,35,215,36" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="h,215,21,215,31" name="psram_busy" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="h,216,28,216,30" dtype_id="3">
                        <const loc="h,216,31,216,32" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="h,216,21,216,27" name="o_done" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="h,217,29,217,31" dtype_id="12">
                        <const loc="h,217,32,217,36" name="6&apos;hc" dtype_id="12"/>
                        <varref loc="h,217,21,217,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,221,17,221,18">
                    <const loc="h,221,13,221,17" name="6&apos;hc" dtype_id="12"/>
                    <begin loc="h,221,19,221,24">
                      <if loc="h,222,21,222,23">
                        <varref loc="h,222,25,222,30" name="i_stb" dtype_id="3"/>
                        <begin>
                          <begin loc="h,222,32,222,37">
                            <if loc="h,223,25,223,27">
                              <varref loc="h,223,29,223,33" name="i_we" dtype_id="3"/>
                              <begin>
                                <begin loc="h,223,35,223,40">
                                  <assigndly loc="h,226,47,226,49" dtype_id="4">
                                    <const loc="h,226,50,226,54" name="8&apos;h33" dtype_id="4"/>
                                    <varref loc="h,226,29,226,41" name="data_to_chip" dtype_id="4"/>
                                  </assigndly>
                                  <assigndly loc="h,228,37,228,39" dtype_id="12">
                                    <const loc="h,228,40,228,53" name="6&apos;h18" dtype_id="12"/>
                                    <varref loc="h,228,29,228,36" name="o_state" dtype_id="12"/>
                                  </assigndly>
                                </begin>
                              </begin>
                              <begin>
                                <begin loc="h,229,34,229,39">
                                  <assigndly loc="h,232,47,232,49" dtype_id="4">
                                    <const loc="h,232,50,232,54" name="8&apos;hee" dtype_id="4"/>
                                    <varref loc="h,232,29,232,41" name="data_to_chip" dtype_id="4"/>
                                  </assigndly>
                                  <assigndly loc="h,234,37,234,39" dtype_id="12">
                                    <const loc="h,234,40,234,52" name="6&apos;hd" dtype_id="12"/>
                                    <varref loc="h,234,29,234,36" name="o_state" dtype_id="12"/>
                                  </assigndly>
                                </begin>
                              </begin>
                            </if>
                            <assigndly loc="h,236,37,236,39" dtype_id="3">
                              <const loc="h,236,40,236,41" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="h,236,25,236,36" name="o_psram_csn" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="h,237,36,237,38" dtype_id="3">
                              <const loc="h,237,39,237,40" name="1&apos;h1" dtype_id="3"/>
                              <varref loc="h,237,25,237,35" name="psram_busy" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="h,238,32,238,34" dtype_id="3">
                              <const loc="h,238,35,238,36" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="h,238,25,238,31" name="o_done" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="h,239,36,239,38" dtype_id="4">
                              <const loc="h,239,39,239,44" name="8&apos;hff" dtype_id="4"/>
                              <varref loc="h,239,25,239,35" name="out_enable" dtype_id="4"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,243,25,243,26">
                    <const loc="h,243,13,243,25" name="6&apos;hd" dtype_id="12"/>
                    <begin loc="h,243,27,243,32">
                      <assigndly loc="h,244,39,244,41" dtype_id="4">
                        <const loc="h,244,42,244,46" name="8&apos;hbb" dtype_id="4"/>
                        <varref loc="h,244,21,244,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,246,29,246,31" dtype_id="12">
                        <const loc="h,246,32,246,47" name="6&apos;he" dtype_id="12"/>
                        <varref loc="h,246,21,246,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,249,28,249,29">
                    <const loc="h,249,13,249,28" name="6&apos;he" dtype_id="12"/>
                    <begin loc="h,249,30,249,35">
                      <assigndly loc="h,250,39,250,41" dtype_id="4">
                        <concat loc="h,250,48,250,49" dtype_id="4">
                          <sel loc="h,251,48,251,49" dtype_id="21">
                            <varref loc="h,251,42,251,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,251,52,251,54" name="5&apos;h14" dtype_id="19"/>
                            <const loc="h,251,49,251,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="h,250,48,250,49" dtype_id="21">
                            <varref loc="h,250,42,250,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,250,52,250,54" name="5&apos;h14" dtype_id="19"/>
                            <const loc="h,250,49,250,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="h,250,21,250,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,252,29,252,31" dtype_id="12">
                        <const loc="h,252,32,252,47" name="6&apos;hf" dtype_id="12"/>
                        <varref loc="h,252,21,252,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,255,28,255,29">
                    <const loc="h,255,13,255,28" name="6&apos;hf" dtype_id="12"/>
                    <begin loc="h,255,30,255,35">
                      <assigndly loc="h,256,39,256,41" dtype_id="4">
                        <concat loc="h,256,48,256,49" dtype_id="4">
                          <sel loc="h,257,48,257,49" dtype_id="21">
                            <varref loc="h,257,42,257,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,257,52,257,54" name="5&apos;h10" dtype_id="19"/>
                            <const loc="h,257,49,257,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="h,256,48,256,49" dtype_id="21">
                            <varref loc="h,256,42,256,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,256,52,256,54" name="5&apos;h10" dtype_id="19"/>
                            <const loc="h,256,49,256,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="h,256,21,256,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,258,29,258,31" dtype_id="12">
                        <const loc="h,258,32,258,47" name="6&apos;h10" dtype_id="12"/>
                        <varref loc="h,258,21,258,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,261,28,261,29">
                    <const loc="h,261,13,261,28" name="6&apos;h10" dtype_id="12"/>
                    <begin loc="h,261,30,261,35">
                      <assigndly loc="h,262,39,262,41" dtype_id="4">
                        <concat loc="h,262,48,262,49" dtype_id="4">
                          <sel loc="h,263,48,263,49" dtype_id="21">
                            <varref loc="h,263,42,263,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,263,52,263,54" name="5&apos;hc" dtype_id="19"/>
                            <const loc="h,263,49,263,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="h,262,48,262,49" dtype_id="21">
                            <varref loc="h,262,42,262,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,262,52,262,54" name="5&apos;hc" dtype_id="19"/>
                            <const loc="h,262,49,262,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="h,262,21,262,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,264,29,264,31" dtype_id="12">
                        <const loc="h,264,32,264,46" name="6&apos;h11" dtype_id="12"/>
                        <varref loc="h,264,21,264,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,267,27,267,28">
                    <const loc="h,267,13,267,27" name="6&apos;h11" dtype_id="12"/>
                    <begin loc="h,267,29,267,34">
                      <assigndly loc="h,268,39,268,41" dtype_id="4">
                        <concat loc="h,268,48,268,49" dtype_id="4">
                          <sel loc="h,269,48,269,49" dtype_id="21">
                            <varref loc="h,269,42,269,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,269,52,269,53" name="5&apos;h8" dtype_id="19"/>
                            <const loc="h,269,49,269,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="h,268,48,268,49" dtype_id="21">
                            <varref loc="h,268,42,268,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,268,52,268,53" name="5&apos;h8" dtype_id="19"/>
                            <const loc="h,268,49,268,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="h,268,21,268,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,270,29,270,31" dtype_id="12">
                        <const loc="h,270,32,270,45" name="6&apos;h12" dtype_id="12"/>
                        <varref loc="h,270,21,270,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,273,26,273,27">
                    <const loc="h,273,13,273,26" name="6&apos;h12" dtype_id="12"/>
                    <begin loc="h,273,28,273,33">
                      <assigndly loc="h,274,39,274,41" dtype_id="4">
                        <concat loc="h,274,48,274,49" dtype_id="4">
                          <sel loc="h,275,48,275,49" dtype_id="21">
                            <varref loc="h,275,42,275,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,275,51,275,52" name="5&apos;h4" dtype_id="19"/>
                            <const loc="h,275,49,275,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="h,274,48,274,49" dtype_id="21">
                            <varref loc="h,274,42,274,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,274,51,274,52" name="5&apos;h4" dtype_id="19"/>
                            <const loc="h,274,49,274,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="h,274,21,274,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,276,29,276,31" dtype_id="12">
                        <const loc="h,276,32,276,45" name="6&apos;h13" dtype_id="12"/>
                        <varref loc="h,276,21,276,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,279,26,279,27">
                    <const loc="h,279,13,279,26" name="6&apos;h13" dtype_id="12"/>
                    <begin loc="h,279,28,279,33">
                      <assigndly loc="h,280,39,280,41" dtype_id="4">
                        <concat loc="h,280,48,280,49" dtype_id="4">
                          <sel loc="h,281,48,281,49" dtype_id="21">
                            <varref loc="h,281,42,281,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,281,51,281,52" name="5&apos;h0" dtype_id="19"/>
                            <const loc="h,281,49,281,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="h,280,48,280,49" dtype_id="21">
                            <varref loc="h,280,42,280,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,280,51,280,52" name="5&apos;h0" dtype_id="19"/>
                            <const loc="h,280,49,280,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="h,280,21,280,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,282,33,282,35" dtype_id="21">
                        <const loc="h,282,36,282,37" name="4&apos;h0" dtype_id="21"/>
                        <varref loc="h,282,21,282,32" name="short_delay" dtype_id="21"/>
                      </assigndly>
                      <assigndly loc="h,283,29,283,31" dtype_id="12">
                        <const loc="h,283,32,283,41" name="6&apos;h14" dtype_id="12"/>
                        <varref loc="h,283,21,283,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,286,22,286,23">
                    <const loc="h,286,13,286,22" name="6&apos;h14" dtype_id="12"/>
                    <begin loc="h,286,24,286,29">
                      <assigndly loc="h,287,32,287,34" dtype_id="4">
                        <const loc="h,287,35,287,40" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="h,287,21,287,31" name="out_enable" dtype_id="4"/>
                      </assigndly>
                      <if loc="h,288,21,288,23">
                        <eq loc="h,288,37,288,39" dtype_id="3">
                          <const loc="h,288,40,288,41" name="4&apos;h5" dtype_id="21"/>
                          <varref loc="h,288,25,288,36" name="short_delay" dtype_id="21"/>
                        </eq>
                        <begin>
                          <assigndly loc="h,289,33,289,35" dtype_id="12">
                            <const loc="h,289,36,289,49" name="6&apos;h15" dtype_id="12"/>
                            <varref loc="h,289,25,289,32" name="o_state" dtype_id="12"/>
                          </assigndly>
                        </begin>
                        <begin>
                          <assigndly loc="h,291,37,291,39" dtype_id="21">
                            <add loc="h,291,52,291,53" dtype_id="21">
                              <const loc="h,291,52,291,53" name="4&apos;h1" dtype_id="21"/>
                              <varref loc="h,291,40,291,51" name="short_delay" dtype_id="21"/>
                            </add>
                            <varref loc="h,291,25,291,36" name="short_delay" dtype_id="21"/>
                          </assigndly>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,294,26,294,27">
                    <const loc="h,294,13,294,26" name="6&apos;h15" dtype_id="12"/>
                    <begin loc="h,294,28,294,33">
                      <assigndly loc="h,295,32,295,34" dtype_id="21">
                        <concat loc="h,295,35,295,49" dtype_id="21">
                          <varref loc="h,295,35,295,49" name="io_psram_data7" dtype_id="3"/>
                          <concat loc="h,295,35,295,49" dtype_id="16">
                            <varref loc="h,296,35,296,49" name="io_psram_data6" dtype_id="3"/>
                            <concat loc="h,295,35,295,49" dtype_id="15">
                              <varref loc="h,297,35,297,49" name="io_psram_data5" dtype_id="3"/>
                              <varref loc="h,298,35,298,49" name="io_psram_data4" dtype_id="3"/>
                            </concat>
                          </concat>
                        </concat>
                        <sel loc="h,295,27,295,28" dtype_id="21">
                          <varref loc="h,295,21,295,27" name="o_dout" dtype_id="9"/>
                          <const loc="h,295,27,295,28" name="32&apos;hc" dtype_id="7"/>
                          <const loc="h,295,27,295,28" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="h,299,32,299,34" dtype_id="21">
                        <concat loc="h,299,35,299,49" dtype_id="21">
                          <varref loc="h,299,35,299,49" name="io_psram_data3" dtype_id="3"/>
                          <concat loc="h,299,35,299,49" dtype_id="16">
                            <varref loc="h,300,35,300,49" name="io_psram_data2" dtype_id="3"/>
                            <concat loc="h,299,35,299,49" dtype_id="15">
                              <varref loc="h,301,34,301,48" name="io_psram_data1" dtype_id="3"/>
                              <varref loc="h,302,34,302,48" name="io_psram_data0" dtype_id="3"/>
                            </concat>
                          </concat>
                        </concat>
                        <sel loc="h,299,27,299,28" dtype_id="21">
                          <varref loc="h,299,21,299,27" name="o_dout" dtype_id="9"/>
                          <const loc="h,299,27,299,28" name="32&apos;h8" dtype_id="7"/>
                          <const loc="h,299,27,299,28" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="h,303,29,303,31" dtype_id="12">
                        <const loc="h,303,32,303,45" name="6&apos;h16" dtype_id="12"/>
                        <varref loc="h,303,21,303,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,306,26,306,27">
                    <const loc="h,306,13,306,26" name="6&apos;h16" dtype_id="12"/>
                    <begin loc="h,306,28,306,33">
                      <assigndly loc="h,307,31,307,33" dtype_id="21">
                        <concat loc="h,307,34,307,48" dtype_id="21">
                          <varref loc="h,307,34,307,48" name="io_psram_data7" dtype_id="3"/>
                          <concat loc="h,307,34,307,48" dtype_id="16">
                            <varref loc="h,308,34,308,48" name="io_psram_data6" dtype_id="3"/>
                            <concat loc="h,307,34,307,48" dtype_id="15">
                              <varref loc="h,309,34,309,48" name="io_psram_data5" dtype_id="3"/>
                              <varref loc="h,310,34,310,48" name="io_psram_data4" dtype_id="3"/>
                            </concat>
                          </concat>
                        </concat>
                        <sel loc="h,307,27,307,28" dtype_id="21">
                          <varref loc="h,307,21,307,27" name="o_dout" dtype_id="9"/>
                          <const loc="h,307,27,307,28" name="32&apos;h4" dtype_id="7"/>
                          <const loc="h,307,27,307,28" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="h,311,31,311,33" dtype_id="21">
                        <concat loc="h,311,34,311,48" dtype_id="21">
                          <varref loc="h,311,34,311,48" name="io_psram_data3" dtype_id="3"/>
                          <concat loc="h,311,34,311,48" dtype_id="16">
                            <varref loc="h,312,34,312,48" name="io_psram_data2" dtype_id="3"/>
                            <concat loc="h,311,34,311,48" dtype_id="15">
                              <varref loc="h,313,34,313,48" name="io_psram_data1" dtype_id="3"/>
                              <varref loc="h,314,34,314,48" name="io_psram_data0" dtype_id="3"/>
                            </concat>
                          </concat>
                        </concat>
                        <sel loc="h,311,27,311,28" dtype_id="21">
                          <varref loc="h,311,21,311,27" name="o_dout" dtype_id="9"/>
                          <const loc="h,311,27,311,28" name="32&apos;h0" dtype_id="7"/>
                          <const loc="h,311,27,311,28" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="h,315,29,315,31" dtype_id="12">
                        <const loc="h,315,32,315,45" name="6&apos;h17" dtype_id="12"/>
                        <varref loc="h,315,21,315,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,318,26,318,27">
                    <const loc="h,318,13,318,26" name="6&apos;h17" dtype_id="12"/>
                    <begin loc="h,318,28,318,33">
                      <assigndly loc="h,319,33,319,35" dtype_id="3">
                        <const loc="h,319,36,319,37" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="h,319,21,319,32" name="o_psram_csn" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="h,320,32,320,34" dtype_id="3">
                        <const loc="h,320,35,320,36" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="h,320,21,320,31" name="psram_busy" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="h,321,28,321,30" dtype_id="3">
                        <const loc="h,321,31,321,32" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="h,321,21,321,27" name="o_done" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="h,322,29,322,31" dtype_id="12">
                        <const loc="h,322,32,322,36" name="6&apos;hc" dtype_id="12"/>
                        <varref loc="h,322,21,322,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,325,26,325,27">
                    <const loc="h,325,13,325,26" name="6&apos;h18" dtype_id="12"/>
                    <begin loc="h,325,28,325,33">
                      <assigndly loc="h,326,39,326,41" dtype_id="4">
                        <const loc="h,326,42,326,46" name="8&apos;h88" dtype_id="4"/>
                        <varref loc="h,326,21,326,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,328,29,328,31" dtype_id="12">
                        <const loc="h,328,32,328,48" name="6&apos;h19" dtype_id="12"/>
                        <varref loc="h,328,21,328,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,331,29,331,30">
                    <const loc="h,331,13,331,29" name="6&apos;h19" dtype_id="12"/>
                    <begin loc="h,331,31,331,36">
                      <assigndly loc="h,332,39,332,41" dtype_id="4">
                        <concat loc="h,332,48,332,49" dtype_id="4">
                          <sel loc="h,333,48,333,49" dtype_id="21">
                            <varref loc="h,333,42,333,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,333,52,333,54" name="5&apos;h14" dtype_id="19"/>
                            <const loc="h,333,49,333,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="h,332,48,332,49" dtype_id="21">
                            <varref loc="h,332,42,332,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,332,52,332,54" name="5&apos;h14" dtype_id="19"/>
                            <const loc="h,332,49,332,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="h,332,21,332,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,334,29,334,31" dtype_id="12">
                        <const loc="h,334,32,334,48" name="6&apos;h1a" dtype_id="12"/>
                        <varref loc="h,334,21,334,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,337,29,337,30">
                    <const loc="h,337,13,337,29" name="6&apos;h1a" dtype_id="12"/>
                    <begin loc="h,337,31,337,36">
                      <assigndly loc="h,338,39,338,41" dtype_id="4">
                        <concat loc="h,338,48,338,49" dtype_id="4">
                          <sel loc="h,339,48,339,49" dtype_id="21">
                            <varref loc="h,339,42,339,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,339,52,339,54" name="5&apos;h10" dtype_id="19"/>
                            <const loc="h,339,49,339,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="h,338,48,338,49" dtype_id="21">
                            <varref loc="h,338,42,338,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,338,52,338,54" name="5&apos;h10" dtype_id="19"/>
                            <const loc="h,338,49,338,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="h,338,21,338,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,340,29,340,31" dtype_id="12">
                        <const loc="h,340,32,340,48" name="6&apos;h1b" dtype_id="12"/>
                        <varref loc="h,340,21,340,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,343,29,343,30">
                    <const loc="h,343,13,343,29" name="6&apos;h1b" dtype_id="12"/>
                    <begin loc="h,343,31,343,36">
                      <assigndly loc="h,344,39,344,41" dtype_id="4">
                        <concat loc="h,344,48,344,49" dtype_id="4">
                          <sel loc="h,345,48,345,49" dtype_id="21">
                            <varref loc="h,345,42,345,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,345,52,345,54" name="5&apos;hc" dtype_id="19"/>
                            <const loc="h,345,49,345,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="h,344,48,344,49" dtype_id="21">
                            <varref loc="h,344,42,344,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,344,52,344,54" name="5&apos;hc" dtype_id="19"/>
                            <const loc="h,344,49,344,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="h,344,21,344,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,346,29,346,31" dtype_id="12">
                        <const loc="h,346,32,346,47" name="6&apos;h1c" dtype_id="12"/>
                        <varref loc="h,346,21,346,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,349,28,349,29">
                    <const loc="h,349,13,349,28" name="6&apos;h1c" dtype_id="12"/>
                    <begin loc="h,349,30,349,35">
                      <assigndly loc="h,350,39,350,41" dtype_id="4">
                        <concat loc="h,350,48,350,49" dtype_id="4">
                          <sel loc="h,351,48,351,49" dtype_id="21">
                            <varref loc="h,351,42,351,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,351,52,351,53" name="5&apos;h8" dtype_id="19"/>
                            <const loc="h,351,49,351,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="h,350,48,350,49" dtype_id="21">
                            <varref loc="h,350,42,350,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,350,52,350,53" name="5&apos;h8" dtype_id="19"/>
                            <const loc="h,350,49,350,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="h,350,21,350,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,352,29,352,31" dtype_id="12">
                        <const loc="h,352,32,352,46" name="6&apos;h1d" dtype_id="12"/>
                        <varref loc="h,352,21,352,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,355,27,355,28">
                    <const loc="h,355,13,355,27" name="6&apos;h1d" dtype_id="12"/>
                    <begin loc="h,355,29,355,34">
                      <assigndly loc="h,356,39,356,41" dtype_id="4">
                        <concat loc="h,356,48,356,49" dtype_id="4">
                          <sel loc="h,357,48,357,49" dtype_id="21">
                            <varref loc="h,357,42,357,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,357,51,357,52" name="5&apos;h4" dtype_id="19"/>
                            <const loc="h,357,49,357,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="h,356,48,356,49" dtype_id="21">
                            <varref loc="h,356,42,356,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,356,51,356,52" name="5&apos;h4" dtype_id="19"/>
                            <const loc="h,356,49,356,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="h,356,21,356,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,358,29,358,31" dtype_id="12">
                        <const loc="h,358,32,358,46" name="6&apos;h1e" dtype_id="12"/>
                        <varref loc="h,358,21,358,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,361,27,361,28">
                    <const loc="h,361,13,361,27" name="6&apos;h1e" dtype_id="12"/>
                    <begin loc="h,361,29,361,34">
                      <assigndly loc="h,362,39,362,41" dtype_id="4">
                        <concat loc="h,362,48,362,49" dtype_id="4">
                          <sel loc="h,363,48,363,49" dtype_id="21">
                            <varref loc="h,363,42,363,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,363,51,363,52" name="5&apos;h0" dtype_id="19"/>
                            <const loc="h,363,49,363,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="h,362,48,362,49" dtype_id="21">
                            <varref loc="h,362,42,362,48" name="i_addr" dtype_id="8"/>
                            <const loc="h,362,51,362,52" name="5&apos;h0" dtype_id="19"/>
                            <const loc="h,362,49,362,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="h,362,21,362,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,364,29,364,31" dtype_id="12">
                        <const loc="h,364,32,364,46" name="6&apos;h1f" dtype_id="12"/>
                        <varref loc="h,364,21,364,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,367,27,367,28">
                    <const loc="h,367,13,367,27" name="6&apos;h1f" dtype_id="12"/>
                    <begin loc="h,367,29,367,34">
                      <assigndly loc="h,368,39,368,41" dtype_id="4">
                        <sel loc="h,368,47,368,48" dtype_id="4">
                          <varref loc="h,368,42,368,47" name="i_din" dtype_id="9"/>
                          <const loc="h,368,51,368,52" name="4&apos;h8" dtype_id="30"/>
                          <const loc="h,368,48,368,50" name="32&apos;h8" dtype_id="7"/>
                        </sel>
                        <varref loc="h,368,21,368,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,369,29,369,31" dtype_id="12">
                        <const loc="h,369,32,369,46" name="6&apos;h20" dtype_id="12"/>
                        <varref loc="h,369,21,369,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,372,27,372,28">
                    <const loc="h,372,13,372,27" name="6&apos;h20" dtype_id="12"/>
                    <begin loc="h,372,29,372,34">
                      <assigndly loc="h,373,39,373,41" dtype_id="4">
                        <sel loc="h,373,47,373,48" dtype_id="4">
                          <varref loc="h,373,42,373,47" name="i_din" dtype_id="9"/>
                          <const loc="h,373,50,373,51" name="4&apos;h0" dtype_id="30"/>
                          <const loc="h,373,48,373,49" name="32&apos;h8" dtype_id="7"/>
                        </sel>
                        <varref loc="h,373,21,373,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,374,29,374,31" dtype_id="12">
                        <const loc="h,374,32,374,46" name="6&apos;h21" dtype_id="12"/>
                        <varref loc="h,374,21,374,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,377,27,377,28">
                    <const loc="h,377,13,377,27" name="6&apos;h21" dtype_id="12"/>
                    <begin loc="h,377,29,377,34">
                      <assigndly loc="h,378,33,378,35" dtype_id="3">
                        <const loc="h,378,36,378,37" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="h,378,21,378,32" name="o_psram_csn" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="h,379,32,379,34" dtype_id="4">
                        <const loc="h,379,35,379,40" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="h,379,21,379,31" name="out_enable" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="h,380,32,380,34" dtype_id="3">
                        <const loc="h,380,35,380,36" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="h,380,21,380,31" name="psram_busy" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="h,381,28,381,30" dtype_id="3">
                        <const loc="h,381,31,381,32" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="h,381,21,381,27" name="o_done" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="h,382,29,382,31" dtype_id="12">
                        <const loc="h,382,32,382,36" name="6&apos;hc" dtype_id="12"/>
                        <varref loc="h,382,21,382,28" name="o_state" dtype_id="12"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,384,13,384,20">
                    <assigndly loc="h,384,30,384,32" dtype_id="12">
                      <const loc="h,384,33,384,37" name="6&apos;hc" dtype_id="12"/>
                      <varref loc="h,384,22,384,29" name="o_state" dtype_id="12"/>
                    </assigndly>
                  </caseitem>
                </case>
              </begin>
            </begin>
            <begin>
              <begin loc="h,131,25,131,30">
                <assigndly loc="h,133,20,133,22" dtype_id="28">
                  <const loc="h,133,23,133,24" name="15&apos;h0" dtype_id="28"/>
                  <varref loc="h,133,9,133,19" name="long_delay" dtype_id="28"/>
                </assigndly>
                <assigndly loc="h,134,17,134,19" dtype_id="12">
                  <const loc="h,134,20,134,34" name="6&apos;h0" dtype_id="12"/>
                  <varref loc="h,134,9,134,16" name="o_state" dtype_id="12"/>
                </assigndly>
                <assigndly loc="h,135,20,135,22" dtype_id="3">
                  <const loc="h,135,23,135,24" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="h,135,9,135,19" name="psram_busy" dtype_id="3"/>
                </assigndly>
                <assigndly loc="h,136,16,136,18" dtype_id="3">
                  <const loc="h,136,19,136,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="h,136,9,136,15" name="o_done" dtype_id="3"/>
                </assigndly>
                <assigndly loc="h,137,21,137,23" dtype_id="3">
                  <const loc="h,137,24,137,25" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="h,137,9,137,20" name="o_psram_csn" dtype_id="3"/>
                </assigndly>
                <assigndly loc="h,138,16,138,18" dtype_id="9">
                  <const loc="h,138,19,138,20" name="16&apos;h0" dtype_id="9"/>
                  <varref loc="h,138,9,138,15" name="o_dout" dtype_id="9"/>
                </assigndly>
                <assigndly loc="h,139,21,139,23" dtype_id="3">
                  <const loc="h,139,24,139,25" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="h,139,9,139,20" name="hold_clk_lo" dtype_id="3"/>
                </assigndly>
                <assigndly loc="h,140,22,140,24" dtype_id="4">
                  <const loc="h,140,25,140,29" name="8&apos;h0" dtype_id="4"/>
                  <varref loc="h,140,9,140,21" name="data_to_chip" dtype_id="4"/>
                </assigndly>
                <assigndly loc="h,141,20,141,22" dtype_id="29">
                  <const loc="h,141,23,141,24" name="35&apos;h0" dtype_id="29"/>
                  <varref loc="h,141,9,141,19" name="states_hit" dtype_id="29"/>
                </assigndly>
                <assigndly loc="h,142,20,142,22" dtype_id="4">
                  <const loc="h,142,23,142,28" name="8&apos;hff" dtype_id="4"/>
                  <varref loc="h,142,9,142,19" name="out_enable" dtype_id="4"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="h,120,21,120,22" dtype_id="3">
        <and loc="h,120,36,120,37" dtype_id="3">
          <not loc="h,120,36,120,37" dtype_id="3">
            <varref loc="h,116,7,116,18" name="hold_clk_lo" dtype_id="3"/>
          </not>
          <varref loc="h,79,16,79,21" name="i_clk" dtype_id="3"/>
        </and>
        <varref loc="h,120,21,120,22" name="o_psram_sclk" dtype_id="3"/>
      </contassign>
      <contassign loc="h,121,23,121,24" dtype_id="3">
        <cond loc="h,121,40,121,41" dtype_id="3">
          <sel loc="h,121,36,121,37" dtype_id="3">
            <varref loc="h,117,13,117,23" name="out_enable" dtype_id="4"/>
            <const loc="h,121,36,121,37" name="32&apos;h0" dtype_id="7"/>
            <const loc="h,121,36,121,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="h,121,54,121,55" dtype_id="3">
            <varref loc="h,118,13,118,25" name="data_to_chip" dtype_id="4"/>
            <const loc="h,121,54,121,55" name="32&apos;h0" dtype_id="7"/>
            <const loc="h,121,54,121,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="h,121,60,121,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="h,121,23,121,24" name="io_psram_data0" dtype_id="3"/>
      </contassign>
      <contassign loc="h,122,23,122,24" dtype_id="3">
        <cond loc="h,122,40,122,41" dtype_id="3">
          <sel loc="h,122,36,122,37" dtype_id="3">
            <varref loc="h,117,13,117,23" name="out_enable" dtype_id="4"/>
            <const loc="h,122,36,122,37" name="32&apos;h1" dtype_id="7"/>
            <const loc="h,122,36,122,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="h,122,54,122,55" dtype_id="3">
            <varref loc="h,118,13,118,25" name="data_to_chip" dtype_id="4"/>
            <const loc="h,122,54,122,55" name="32&apos;h1" dtype_id="7"/>
            <const loc="h,122,54,122,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="h,122,60,122,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="h,122,23,122,24" name="io_psram_data1" dtype_id="3"/>
      </contassign>
      <contassign loc="h,123,23,123,24" dtype_id="3">
        <cond loc="h,123,40,123,41" dtype_id="3">
          <sel loc="h,123,36,123,37" dtype_id="3">
            <varref loc="h,117,13,117,23" name="out_enable" dtype_id="4"/>
            <const loc="h,123,36,123,37" name="32&apos;h2" dtype_id="7"/>
            <const loc="h,123,36,123,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="h,123,54,123,55" dtype_id="3">
            <varref loc="h,118,13,118,25" name="data_to_chip" dtype_id="4"/>
            <const loc="h,123,54,123,55" name="32&apos;h2" dtype_id="7"/>
            <const loc="h,123,54,123,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="h,123,60,123,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="h,123,23,123,24" name="io_psram_data2" dtype_id="3"/>
      </contassign>
      <contassign loc="h,124,23,124,24" dtype_id="3">
        <cond loc="h,124,40,124,41" dtype_id="3">
          <sel loc="h,124,36,124,37" dtype_id="3">
            <varref loc="h,117,13,117,23" name="out_enable" dtype_id="4"/>
            <const loc="h,124,36,124,37" name="32&apos;h3" dtype_id="7"/>
            <const loc="h,124,36,124,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="h,124,54,124,55" dtype_id="3">
            <varref loc="h,118,13,118,25" name="data_to_chip" dtype_id="4"/>
            <const loc="h,124,54,124,55" name="32&apos;h3" dtype_id="7"/>
            <const loc="h,124,54,124,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="h,124,60,124,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="h,124,23,124,24" name="io_psram_data3" dtype_id="3"/>
      </contassign>
      <contassign loc="h,125,23,125,24" dtype_id="3">
        <cond loc="h,125,40,125,41" dtype_id="3">
          <sel loc="h,125,36,125,37" dtype_id="3">
            <varref loc="h,117,13,117,23" name="out_enable" dtype_id="4"/>
            <const loc="h,125,36,125,37" name="32&apos;h4" dtype_id="7"/>
            <const loc="h,125,36,125,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="h,125,54,125,55" dtype_id="3">
            <varref loc="h,118,13,118,25" name="data_to_chip" dtype_id="4"/>
            <const loc="h,125,54,125,55" name="32&apos;h4" dtype_id="7"/>
            <const loc="h,125,54,125,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="h,125,60,125,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="h,125,23,125,24" name="io_psram_data4" dtype_id="3"/>
      </contassign>
      <contassign loc="h,126,23,126,24" dtype_id="3">
        <cond loc="h,126,40,126,41" dtype_id="3">
          <sel loc="h,126,36,126,37" dtype_id="3">
            <varref loc="h,117,13,117,23" name="out_enable" dtype_id="4"/>
            <const loc="h,126,36,126,37" name="32&apos;h5" dtype_id="7"/>
            <const loc="h,126,36,126,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="h,126,54,126,55" dtype_id="3">
            <varref loc="h,118,13,118,25" name="data_to_chip" dtype_id="4"/>
            <const loc="h,126,54,126,55" name="32&apos;h5" dtype_id="7"/>
            <const loc="h,126,54,126,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="h,126,60,126,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="h,126,23,126,24" name="io_psram_data5" dtype_id="3"/>
      </contassign>
      <contassign loc="h,127,23,127,24" dtype_id="3">
        <cond loc="h,127,40,127,41" dtype_id="3">
          <sel loc="h,127,36,127,37" dtype_id="3">
            <varref loc="h,117,13,117,23" name="out_enable" dtype_id="4"/>
            <const loc="h,127,36,127,37" name="32&apos;h6" dtype_id="7"/>
            <const loc="h,127,36,127,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="h,127,54,127,55" dtype_id="3">
            <varref loc="h,118,13,118,25" name="data_to_chip" dtype_id="4"/>
            <const loc="h,127,54,127,55" name="32&apos;h6" dtype_id="7"/>
            <const loc="h,127,54,127,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="h,127,60,127,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="h,127,23,127,24" name="io_psram_data6" dtype_id="3"/>
      </contassign>
      <contassign loc="h,128,23,128,24" dtype_id="3">
        <cond loc="h,128,40,128,41" dtype_id="3">
          <sel loc="h,128,36,128,37" dtype_id="3">
            <varref loc="h,117,13,117,23" name="out_enable" dtype_id="4"/>
            <const loc="h,128,36,128,37" name="32&apos;h7" dtype_id="7"/>
            <const loc="h,128,36,128,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="h,128,54,128,55" dtype_id="3">
            <varref loc="h,118,13,118,25" name="data_to_chip" dtype_id="4"/>
            <const loc="h,128,54,128,55" name="32&apos;h7" dtype_id="7"/>
            <const loc="h,128,54,128,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="h,128,60,128,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="h,128,23,128,24" name="io_psram_data7" dtype_id="3"/>
      </contassign>
    </module>
    <package loc="e,45,9,45,16" name="csr_pkg" origName="csr_pkg">
      <var loc="e,63,15,63,27" name="ADDR_UART_TX" dtype_id="7" vartype="logic" origName="ADDR_UART_TX" localparam="true">
        <const loc="e,63,30,63,33" name="32&apos;h0" dtype_id="7"/>
      </var>
      <typedef loc="e,70,6,70,15" name="uart_tx_t" dtype_id="31"/>
      <var loc="e,90,15,90,27" name="ADDR_UART_RX" dtype_id="7" vartype="logic" origName="ADDR_UART_RX" localparam="true">
        <const loc="e,90,30,90,33" name="32&apos;h1" dtype_id="7"/>
      </var>
      <typedef loc="e,98,6,98,15" name="uart_rx_t" dtype_id="13"/>
    </package>
    <typetable loc="a,0,0,0,0">
      <voiddtype loc="d,45,18,45,27" id="11"/>
      <basicdtype loc="g,83,15,83,20" id="21" name="logic" left="3" right="0"/>
      <basicdtype loc="g,237,28,237,29" id="7" name="logic" left="31" right="0"/>
      <basicdtype loc="k,35,25,35,31" id="5" name="real" signed="true"/>
      <basicdtype loc="k,43,35,43,45" id="8" name="logic" left="23" right="0"/>
      <basicdtype loc="k,44,35,44,43" id="9" name="logic" left="15" right="0"/>
      <basicdtype loc="k,49,17,49,34" id="10" name="logic" left="119" right="0"/>
      <basicdtype loc="k,21,14,21,17" id="1" name="int" left="31" right="0" signed="true"/>
      <basicdtype loc="g,158,15,158,18" id="24" name="bit" left="7" right="0"/>
      <basicdtype loc="e,67,7,67,12" id="32" name="logic" left="31" right="31"/>
      <basicdtype loc="e,69,7,69,12" id="33" name="logic" left="7" right="0"/>
      <structdtype loc="e,65,12,65,18" id="31" name="csr_pkg::uart_tx_t">
        <memberdtype loc="e,67,21,67,25" id="34" name="busy" sub_dtype_id="32"/>
        <memberdtype loc="e,69,21,69,25" id="35" name="data" sub_dtype_id="33"/>
      </structdtype>
      <basicdtype loc="e,94,7,94,12" id="26" name="logic" left="31" right="31"/>
      <basicdtype loc="e,95,7,95,12" id="25" name="logic" left="30" right="30"/>
      <basicdtype loc="e,97,7,97,12" id="36" name="logic" left="7" right="0"/>
      <structdtype loc="e,92,12,92,18" id="13" name="csr_pkg::uart_rx_t">
        <memberdtype loc="e,94,21,94,26" id="37" name="valid" sub_dtype_id="26"/>
        <memberdtype loc="e,95,21,95,26" id="38" name="oflow" sub_dtype_id="25"/>
        <memberdtype loc="e,97,21,97,25" id="39" name="data" sub_dtype_id="36"/>
      </structdtype>
      <basicdtype loc="h,110,1,110,6" id="28" name="logic" left="14" right="0"/>
      <basicdtype loc="h,39,14,39,19" id="12" name="logic" left="5" right="0"/>
      <refdtype loc="h,112,1,112,13" id="40" name="MachineState" sub_dtype_id="12"/>
      <basicdtype loc="h,113,1,113,6" id="29" name="logic" left="34" right="0"/>
      <basicdtype loc="h,121,36,121,37" id="6" name="logic" left="2" right="0" signed="true"/>
      <basicdtype loc="h,250,48,250,49" id="19" name="logic" left="4" right="0" signed="true"/>
      <basicdtype loc="h,250,52,250,54" id="23" name="logic" left="4" right="0"/>
      <basicdtype loc="h,295,27,295,28" id="30" name="logic" left="3" right="0" signed="true"/>
      <refdtype loc="g,69,11,69,20" id="41" name="uart_rx_t" sub_dtype_id="13"/>
      <enumdtype loc="g,82,12,82,16" id="42" name="uart.state_t" sub_dtype_id="21">
        <enumitem loc="g,83,7,83,11" name="IDLE" dtype_id="21">
          <const loc="g,83,15,83,20" name="4&apos;he" dtype_id="21"/>
        </enumitem>
        <enumitem loc="g,85,7,85,12" name="START" dtype_id="21">
          <const loc="g,85,15,85,20" name="4&apos;hf" dtype_id="21"/>
        </enumitem>
        <enumitem loc="g,87,7,87,9" name="D0" dtype_id="21">
          <const loc="g,87,15,87,19" name="4&apos;h0" dtype_id="21"/>
        </enumitem>
        <enumitem loc="g,88,7,88,9" name="D1" dtype_id="21">
          <const loc="g,88,15,88,19" name="4&apos;h1" dtype_id="21"/>
        </enumitem>
        <enumitem loc="g,89,7,89,9" name="D2" dtype_id="21">
          <const loc="g,89,15,89,19" name="4&apos;h2" dtype_id="21"/>
        </enumitem>
        <enumitem loc="g,90,7,90,9" name="D3" dtype_id="21">
          <const loc="g,90,15,90,19" name="4&apos;h3" dtype_id="21"/>
        </enumitem>
        <enumitem loc="g,91,7,91,9" name="D4" dtype_id="21">
          <const loc="g,91,15,91,19" name="4&apos;h4" dtype_id="21"/>
        </enumitem>
        <enumitem loc="g,92,7,92,9" name="D5" dtype_id="21">
          <const loc="g,92,15,92,19" name="4&apos;h5" dtype_id="21"/>
        </enumitem>
        <enumitem loc="g,93,7,93,9" name="D6" dtype_id="21">
          <const loc="g,93,15,93,19" name="4&apos;h6" dtype_id="21"/>
        </enumitem>
        <enumitem loc="g,94,7,94,9" name="D7" dtype_id="21">
          <const loc="g,94,15,94,19" name="4&apos;h7" dtype_id="21"/>
        </enumitem>
        <enumitem loc="g,96,7,96,11" name="STOP" dtype_id="21">
          <const loc="g,96,15,96,19" name="4&apos;h8" dtype_id="21"/>
        </enumitem>
      </enumdtype>
      <basicdtype loc="g,102,12,102,17" id="43" name="logic" left="7" right="0"/>
      <refdtype loc="g,168,4,168,11" id="44" name="state_t" sub_dtype_id="21"/>
      <refdtype loc="g,169,4,169,13" id="45" name="cnt02us_t" sub_dtype_id="4"/>
      <basicdtype loc="g,237,46,237,47" id="22" name="logic" left="6" right="0"/>
      <refdtype loc="g,326,4,326,11" id="46" name="state_t" sub_dtype_id="21"/>
      <refdtype loc="g,327,4,327,13" id="47" name="cnt02us_t" sub_dtype_id="4"/>
      <enumdtype loc="j,54,9,54,13" id="48" name="psram_sim.MachineState" sub_dtype_id="12">
        <enumitem loc="j,55,5,55,19" name="RESET_JUST_NOW" dtype_id="12">
          <const loc="j,55,22,55,23" name="6&apos;h0" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,56,5,56,21" name="RESET_CLOCK_WAIT" dtype_id="12">
          <const loc="j,56,24,56,25" name="6&apos;h1" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,57,5,57,21" name="RESET_CLOCK_DONE" dtype_id="12">
          <const loc="j,57,24,57,25" name="6&apos;h2" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,58,5,58,22" name="MODE_SELECT_CMD_7" dtype_id="12">
          <const loc="j,58,25,58,26" name="6&apos;h3" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,59,5,59,15" name="MODE_CMD_6" dtype_id="12">
          <const loc="j,59,18,59,19" name="6&apos;h4" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,60,5,60,15" name="MODE_CMD_5" dtype_id="12">
          <const loc="j,60,18,60,19" name="6&apos;h5" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,61,5,61,15" name="MODE_CMD_4" dtype_id="12">
          <const loc="j,61,18,61,19" name="6&apos;h6" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,62,5,62,15" name="MODE_CMD_3" dtype_id="12">
          <const loc="j,62,18,62,19" name="6&apos;h7" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,63,5,63,15" name="MODE_CMD_2" dtype_id="12">
          <const loc="j,63,18,63,19" name="6&apos;h8" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,64,5,64,15" name="MODE_CMD_1" dtype_id="12">
          <const loc="j,64,18,64,19" name="6&apos;h9" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,65,5,65,15" name="MODE_CMD_0" dtype_id="12">
          <const loc="j,65,18,65,20" name="6&apos;ha" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,66,5,66,18" name="MODE_DESELECT" dtype_id="12">
          <const loc="j,66,21,66,23" name="6&apos;hb" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,67,5,67,9" name="IDLE" dtype_id="12">
          <const loc="j,67,12,67,14" name="6&apos;hc" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,68,5,68,17" name="READ_CMD_3_0" dtype_id="12">
          <const loc="j,68,20,68,22" name="6&apos;hd" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,69,5,69,20" name="READ_ADDR_23_20" dtype_id="12">
          <const loc="j,69,23,69,25" name="6&apos;he" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,70,5,70,20" name="READ_ADDR_19_16" dtype_id="12">
          <const loc="j,70,23,70,25" name="6&apos;hf" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,71,5,71,20" name="READ_ADDR_15_12" dtype_id="12">
          <const loc="j,71,23,71,25" name="6&apos;h10" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,72,5,72,19" name="READ_ADDR_11_8" dtype_id="12">
          <const loc="j,72,22,72,24" name="6&apos;h11" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,73,5,73,18" name="READ_ADDR_7_4" dtype_id="12">
          <const loc="j,73,21,73,23" name="6&apos;h12" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,74,5,74,18" name="READ_ADDR_3_0" dtype_id="12">
          <const loc="j,74,21,74,23" name="6&apos;h13" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,75,5,75,14" name="READ_WAIT" dtype_id="12">
          <const loc="j,75,17,75,19" name="6&apos;h14" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,76,5,76,18" name="READ_DATA_7_4" dtype_id="12">
          <const loc="j,76,21,76,23" name="6&apos;h15" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,77,5,77,18" name="READ_DATA_3_0" dtype_id="12">
          <const loc="j,77,21,77,23" name="6&apos;h16" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,78,5,78,18" name="READ_DESELECT" dtype_id="12">
          <const loc="j,78,21,78,23" name="6&apos;h17" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,79,5,79,18" name="WRITE_CMD_3_0" dtype_id="12">
          <const loc="j,79,21,79,23" name="6&apos;h18" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,80,5,80,21" name="WRITE_ADDR_23_20" dtype_id="12">
          <const loc="j,80,24,80,26" name="6&apos;h19" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,81,5,81,21" name="WRITE_ADDR_19_16" dtype_id="12">
          <const loc="j,81,24,81,26" name="6&apos;h1a" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,82,5,82,21" name="WRITE_ADDR_15_12" dtype_id="12">
          <const loc="j,82,24,82,26" name="6&apos;h1b" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,83,5,83,20" name="WRITE_ADDR_11_8" dtype_id="12">
          <const loc="j,83,23,83,25" name="6&apos;h1c" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,84,5,84,19" name="WRITE_ADDR_7_4" dtype_id="12">
          <const loc="j,84,22,84,24" name="6&apos;h1d" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,85,5,85,19" name="WRITE_ADDR_3_0" dtype_id="12">
          <const loc="j,85,22,85,24" name="6&apos;h1e" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,86,5,86,19" name="WRITE_DATA_7_4" dtype_id="12">
          <const loc="j,86,22,86,24" name="6&apos;h1f" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,87,5,87,19" name="WRITE_DATA_3_0" dtype_id="12">
          <const loc="j,87,22,87,24" name="6&apos;h20" dtype_id="12"/>
        </enumitem>
        <enumitem loc="j,88,5,88,19" name="WRITE_DESELECT" dtype_id="12">
          <const loc="j,88,22,88,24" name="6&apos;h21" dtype_id="12"/>
        </enumitem>
      </enumdtype>
      <refdtype loc="j,91,1,91,13" id="49" name="MachineState" sub_dtype_id="12"/>
      <unpackarraydtype loc="j,97,27,97,28" id="20" sub_dtype_id="4">
        <range loc="j,97,27,97,28">
          <const loc="j,97,29,97,31" name="32&apos;h800000" dtype_id="2"/>
          <const loc="j,97,34,97,35" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <refdtype loc="i,94,4,94,13" id="50" name="uart_rx_t" sub_dtype_id="13"/>
      <unpackarraydtype loc="i,117,30,117,31" id="14" sub_dtype_id="4">
        <range loc="i,117,30,117,31">
          <const loc="i,117,31,117,32" name="32&apos;sh5" dtype_id="2"/>
          <const loc="i,117,33,117,34" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <basicdtype loc="i,148,18,148,23" id="15" name="logic" left="1" right="0"/>
      <enumdtype loc="i,148,12,148,16" id="51" name="top.psram_state_t" sub_dtype_id="15">
        <enumitem loc="i,148,32,148,36" name="IDLE" dtype_id="15">
          <const loc="i,148,39,148,43" name="2&apos;h0" dtype_id="15"/>
        </enumitem>
        <enumitem loc="i,149,32,149,44" name="READ_COMMAND" dtype_id="15">
          <const loc="i,149,47,149,51" name="2&apos;h1" dtype_id="15"/>
        </enumitem>
        <enumitem loc="i,150,32,150,42" name="WAIT_PSRAM" dtype_id="15">
          <const loc="i,150,45,150,50" name="2&apos;h2" dtype_id="15"/>
        </enumitem>
        <enumitem loc="i,151,32,151,47" name="PROCESS_COMMAND" dtype_id="15">
          <const loc="i,151,50,151,55" name="2&apos;h3" dtype_id="15"/>
        </enumitem>
      </enumdtype>
      <refdtype loc="i,152,4,152,17" id="52" name="psram_state_t" sub_dtype_id="15"/>
      <basicdtype loc="i,157,4,157,9" id="16" name="logic" left="2" right="0"/>
      <basicdtype loc="i,228,4,228,9" id="17" name="logic" left="27" right="0"/>
      <unpackarraydtype loc="i,241,17,241,18" id="18" sub_dtype_id="3">
        <range loc="i,241,17,241,18">
          <const loc="i,241,18,241,19" name="32&apos;sh7" dtype_id="2"/>
          <const loc="i,241,20,241,21" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <enumdtype loc="h,39,9,39,13" id="53" name="$unit::MachineState" sub_dtype_id="12">
        <enumitem loc="h,40,5,40,19" name="RESET_JUST_NOW" dtype_id="12">
          <const loc="h,40,22,40,23" name="6&apos;h0" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,41,5,41,21" name="RESET_CLOCK_WAIT" dtype_id="12">
          <const loc="h,41,24,41,25" name="6&apos;h1" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,42,5,42,21" name="RESET_CLOCK_DONE" dtype_id="12">
          <const loc="h,42,24,42,25" name="6&apos;h2" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,43,5,43,22" name="MODE_SELECT_CMD_7" dtype_id="12">
          <const loc="h,43,25,43,26" name="6&apos;h3" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,44,5,44,15" name="MODE_CMD_6" dtype_id="12">
          <const loc="h,44,18,44,19" name="6&apos;h4" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,45,5,45,15" name="MODE_CMD_5" dtype_id="12">
          <const loc="h,45,18,45,19" name="6&apos;h5" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,46,5,46,15" name="MODE_CMD_4" dtype_id="12">
          <const loc="h,46,18,46,19" name="6&apos;h6" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,47,5,47,15" name="MODE_CMD_3" dtype_id="12">
          <const loc="h,47,18,47,19" name="6&apos;h7" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,48,5,48,15" name="MODE_CMD_2" dtype_id="12">
          <const loc="h,48,18,48,19" name="6&apos;h8" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,49,5,49,15" name="MODE_CMD_1" dtype_id="12">
          <const loc="h,49,18,49,19" name="6&apos;h9" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,50,5,50,15" name="MODE_CMD_0" dtype_id="12">
          <const loc="h,50,18,50,20" name="6&apos;ha" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,51,5,51,18" name="MODE_DESELECT" dtype_id="12">
          <const loc="h,51,21,51,23" name="6&apos;hb" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,52,5,52,9" name="IDLE" dtype_id="12">
          <const loc="h,52,12,52,14" name="6&apos;hc" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,53,5,53,17" name="READ_CMD_3_0" dtype_id="12">
          <const loc="h,53,20,53,22" name="6&apos;hd" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,54,5,54,20" name="READ_ADDR_23_20" dtype_id="12">
          <const loc="h,54,23,54,25" name="6&apos;he" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,55,5,55,20" name="READ_ADDR_19_16" dtype_id="12">
          <const loc="h,55,23,55,25" name="6&apos;hf" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,56,5,56,20" name="READ_ADDR_15_12" dtype_id="12">
          <const loc="h,56,23,56,25" name="6&apos;h10" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,57,5,57,19" name="READ_ADDR_11_8" dtype_id="12">
          <const loc="h,57,22,57,24" name="6&apos;h11" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,58,5,58,18" name="READ_ADDR_7_4" dtype_id="12">
          <const loc="h,58,21,58,23" name="6&apos;h12" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,59,5,59,18" name="READ_ADDR_3_0" dtype_id="12">
          <const loc="h,59,21,59,23" name="6&apos;h13" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,60,5,60,14" name="READ_WAIT" dtype_id="12">
          <const loc="h,60,17,60,19" name="6&apos;h14" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,61,5,61,18" name="READ_DATA_7_4" dtype_id="12">
          <const loc="h,61,21,61,23" name="6&apos;h15" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,62,5,62,18" name="READ_DATA_3_0" dtype_id="12">
          <const loc="h,62,21,62,23" name="6&apos;h16" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,63,5,63,18" name="READ_DESELECT" dtype_id="12">
          <const loc="h,63,21,63,23" name="6&apos;h17" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,64,5,64,18" name="WRITE_CMD_3_0" dtype_id="12">
          <const loc="h,64,21,64,23" name="6&apos;h18" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,65,5,65,21" name="WRITE_ADDR_23_20" dtype_id="12">
          <const loc="h,65,24,65,26" name="6&apos;h19" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,66,5,66,21" name="WRITE_ADDR_19_16" dtype_id="12">
          <const loc="h,66,24,66,26" name="6&apos;h1a" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,67,5,67,21" name="WRITE_ADDR_15_12" dtype_id="12">
          <const loc="h,67,24,67,26" name="6&apos;h1b" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,68,5,68,20" name="WRITE_ADDR_11_8" dtype_id="12">
          <const loc="h,68,23,68,25" name="6&apos;h1c" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,69,5,69,19" name="WRITE_ADDR_7_4" dtype_id="12">
          <const loc="h,69,22,69,24" name="6&apos;h1d" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,70,5,70,19" name="WRITE_ADDR_3_0" dtype_id="12">
          <const loc="h,70,22,70,24" name="6&apos;h1e" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,71,5,71,19" name="WRITE_DATA_7_4" dtype_id="12">
          <const loc="h,71,22,71,24" name="6&apos;h1f" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,72,5,72,19" name="WRITE_DATA_3_0" dtype_id="12">
          <const loc="h,72,22,72,24" name="6&apos;h20" dtype_id="12"/>
        </enumitem>
        <enumitem loc="h,73,5,73,19" name="WRITE_DESELECT" dtype_id="12">
          <const loc="h,73,22,73,24" name="6&apos;h21" dtype_id="12"/>
        </enumitem>
      </enumdtype>
      <basicdtype loc="k,27,4,27,9" id="3" name="logic"/>
      <basicdtype loc="k,34,13,34,18" id="4" name="logic" left="7" right="0"/>
      <basicdtype loc="k,21,31,21,38" id="2" name="logic" left="31" right="0" signed="true"/>
      <basicdtype loc="e,92,12,92,18" id="27" name="logic" left="9" right="0"/>
    </typetable>
  </netlist>
</verilator_xml>
