Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0a1ba0213eb34516b4ff4d694882a035 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_demo_behav xil_defaultlib.top_demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'n2' [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/new/top_demo.sv:68]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'cx' [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi_top.sv:53]
ERROR: [VRFC 10-3818] variable 'tmds_clock' is driven by invalid combination of procedural drivers [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/serializer.sv:12]
WARNING: [VRFC 10-2921] 'tmds_clock' driven by this always_ff block should not be driven by any other process [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/serializer.sv:286]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
