# do /home/borg/.local/lib/python3.6/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/Documents/Insper/3Sem/20b-ele-av1/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Documents/Insper/3Sem/20b-ele-av1/vunit_out/test_output/lib.tb_q1.all_7002e7522f84b5a0acaeaa53335eb5a4635076a2/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_q1(tb) -L vunit_lib -L lib -g/tb_q1/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Documents/Insper/3Sem/20b-ele-av1/vunit_out/test_output/lib.tb_q1.all_7002e7522f84b5a0acaeaa53335eb5a4635076a2/,tb path : /home/borg/Documents/Insper/3Sem/20b-ele-av1/testes/,use_color : true" 
# Start time: 09:05:14 on Sep 25,2020
# ** Warning: Design size of 21418 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: Falha em teste: 1
#    Time: 1200 ps  Iteration: 0  Process: /tb_q1/main File: /home/borg/Documents/Insper/3Sem/20b-ele-av1/testes/tb_q1.vhd
# Break in Process main at /home/borg/Documents/Insper/3Sem/20b-ele-av1/testes/tb_q1.vhd line 50
# Stopped at /home/borg/Documents/Insper/3Sem/20b-ele-av1/testes/tb_q1.vhd line 50
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/Documents/Insper/3Sem/20b-ele-av1/testes/tb_q1.vhd 50 return [address 0xf6f09b13] Process main
# 
# 
# Surrounding code from 'see' command
#   45 :     wait for 200 ps;
#   46 :     assert(q = '0')  report "Falha em teste: 1" severity error;
#   47 : 
#   48 :     a<= '1'; b<= '0'; c<='1';
#   49 :     wait for 200 ps;
# ->50 :     assert(q = '0')  report "Falha em teste: 1" severity error;
#   51 : 
#   52 :     test_runner_cleanup(runner); -- Simulacao acaba aqui
#   53 : 
#   54 :   end process;
# 
# End time: 09:05:15 on Sep 25,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
