DIGEST NO
Fcompcert.flocq.Core.Fcore_FLX
R743:752 compcert.flocq.Core.Fcore_Raux <> <> lib
R770:779 compcert.flocq.Core.Fcore_defs <> <> lib
R797:805 compcert.flocq.Core.Fcore_rnd <> <> lib
R823:839 compcert.flocq.Core.Fcore_generic_fmt <> <> lib
R857:872 compcert.flocq.Core.Fcore_float_prop <> <> lib
R890:898 compcert.flocq.Core.Fcore_FIX <> <> lib
R916:924 compcert.flocq.Core.Fcore_ulp <> <> lib
R942:953 compcert.flocq.Core.Fcore_rnd_ne <> <> lib
sec 965:971 <> RND_FLX
var 984:987 RND_FLX beta
R991:995 compcert.flocq.Core.Fcore_Zaux <> radix rec
syndef 1008:1011 <> bpow
R1019:1022 compcert.flocq.Core.Fcore_Raux <> bpow def
R1024:1027 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
var 1043:1046 RND_FLX prec
R1050:1050 Coq.Numbers.BinNums <> Z ind
ind 1060:1068 <> Prec_gt_0
constr 1075:1083 <> prec_gt_0
rec 1060:1068 <> Prec_gt_0
proj 1075:1083 <> prec_gt_0
R1089:1091 Coq.ZArith.BinInt <> :Z_scope:x_'<'_x not
R1092:1095 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R1125:1133 compcert.flocq.Core.Fcore_FLX <> Prec_gt_0 class
def 1188:1197 <> FLX_format
R1204:1204 Coq.Reals.Rdefinitions <> R defax
R1212:1218 Coq.Init.Logic <> :type_scope:'exists'_x_'..'_x_','_x not
R1233:1236 Coq.Init.Logic <> :type_scope:'exists'_x_'..'_x_','_x not
R1223:1227 compcert.flocq.Core.Fcore_defs <> float rec
R1229:1232 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R1246:1249 Coq.Init.Logic <> :type_scope:x_'/\'_x not
R1238:1240 Coq.Init.Logic <> :type_scope:x_'='_x not
R1237:1237 compcert.flocq.Core.Fcore_FLX <> x var
R1241:1243 compcert.flocq.Core.Fcore_defs <> F2R def
R1245:1245 compcert.flocq.Core.Fcore_FLX <> f var
R1264:1266 Coq.ZArith.BinInt <> :Z_scope:x_'<'_x not
R1251:1254 Coq.ZArith.BinInt <> Zabs syndef
R1257:1260 compcert.flocq.Core.Fcore_defs <> Fnum proj
R1262:1262 compcert.flocq.Core.Fcore_FLX <> f var
R1267:1272 Coq.ZArith.Zpow_def <> Zpower syndef
R1279:1282 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R1274:1277 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
def 1300:1306 <> FLX_exp
R1313:1313 Coq.Numbers.BinNums <> Z ind
R1321:1323 Coq.ZArith.BinInt <> :Z_scope:x_'-'_x not
R1320:1320 compcert.flocq.Core.Fcore_FLX <> e var
R1324:1327 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
inst 1387:1399 <> FLX_exp_valid
R1403:1411 compcert.flocq.Core.Fcore_generic_fmt <> Valid_exp class
R1413:1419 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R1446:1452 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R1466:1474 compcert.flocq.Core.Fcore_FLX <> prec_gt_0 def
R1466:1474 compcert.flocq.Core.Fcore_FLX <> prec_gt_0 def
prf 1522:1535 <> FIX_format_FLX
R1591:1596 Coq.Init.Logic <> :type_scope:x_'->'_x not
R1609:1614 Coq.Init.Logic <> :type_scope:x_'->'_x not
R1615:1624 compcert.flocq.Core.Fcore_FIX <> FIX_format def
R1642:1642 compcert.flocq.Core.Fcore_FLX <> x var
R1633:1635 Coq.ZArith.BinInt <> :Z_scope:x_'-'_x not
R1632:1632 compcert.flocq.Core.Fcore_FLX <> e var
R1636:1639 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R1626:1629 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R1597:1606 compcert.flocq.Core.Fcore_FLX <> FLX_format def
R1608:1608 compcert.flocq.Core.Fcore_FLX <> x var
R1568:1571 Coq.Reals.Rdefinitions <> :R_scope:x_'<='_x_'<='_x not
R1578:1581 Coq.Reals.Rdefinitions <> :R_scope:x_'<='_x_'<='_x not
R1556:1559 compcert.flocq.Core.Fcore_FLX <> bpow syndef
R1563:1565 Coq.ZArith.BinInt <> :Z_scope:x_'-'_x not
R1562:1562 compcert.flocq.Core.Fcore_FLX <> e var
R1572:1575 Coq.Reals.Rbasic_fun <> Rabs def
R1577:1577 compcert.flocq.Core.Fcore_FLX <> x var
R1572:1575 Coq.Reals.Rbasic_fun <> Rabs def
R1577:1577 compcert.flocq.Core.Fcore_FLX <> x var
R1582:1585 compcert.flocq.Core.Fcore_FLX <> bpow syndef
R1587:1587 compcert.flocq.Core.Fcore_FLX <> e var
R1719:1736 compcert.flocq.Core.Fcore_float_prop <> F2R_prec_normalize thm
R1751:1754 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R1738:1741 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R1719:1736 compcert.flocq.Core.Fcore_float_prop <> F2R_prec_normalize thm
R1751:1754 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R1738:1741 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R1719:1736 compcert.flocq.Core.Fcore_float_prop <> F2R_prec_normalize thm
R1751:1754 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R1738:1741 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R1719:1736 compcert.flocq.Core.Fcore_float_prop <> F2R_prec_normalize thm
R1751:1754 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R1738:1741 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R1719:1736 compcert.flocq.Core.Fcore_float_prop <> F2R_prec_normalize thm
R1751:1754 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R1738:1741 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
prf 1814:1831 <> FLX_format_generic
R1876:1879 Coq.Init.Logic <> :type_scope:x_'->'_x not
R1880:1889 compcert.flocq.Core.Fcore_FLX <> FLX_format def
R1891:1891 compcert.flocq.Core.Fcore_FLX <> x var
R1847:1860 compcert.flocq.Core.Fcore_generic_fmt <> generic_format def
R1875:1875 compcert.flocq.Core.Fcore_FLX <> x var
R1867:1873 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R1862:1865 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R1931:1940 compcert.flocq.Core.Fcore_FLX <> FLX_format def
R1980:1985 compcert.flocq.Core.Fcore_Raux <> lt_Z2R thm
R1980:1985 compcert.flocq.Core.Fcore_Raux <> lt_Z2R thm
R1996:2002 compcert.flocq.Core.Fcore_Raux <> Z2R_abs thm
R1996:2002 compcert.flocq.Core.Fcore_Raux <> Z2R_abs thm
R1996:2002 compcert.flocq.Core.Fcore_Raux <> Z2R_abs thm
R2016:2038 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_generic thm
R2016:2038 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_generic thm
R2016:2038 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_generic thm
R2066:2084 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_abs thm
R2066:2084 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_abs thm
R2066:2084 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_abs thm
R2114:2117 compcert.flocq.Core.Fcore_FLX <> bpow syndef
R2120:2130 compcert.flocq.Core.Fcore_generic_fmt <> canonic_exp def
R2146:2149 Coq.Reals.Rbasic_fun <> Rabs def
R2137:2143 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R2132:2135 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R2093:2106 compcert.flocq.Core.Fcore_Raux <> Rmult_lt_reg_r thm
R2114:2117 compcert.flocq.Core.Fcore_FLX <> bpow syndef
R2120:2130 compcert.flocq.Core.Fcore_generic_fmt <> canonic_exp def
R2146:2149 Coq.Reals.Rbasic_fun <> Rabs def
R2137:2143 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R2132:2135 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R2093:2106 compcert.flocq.Core.Fcore_Raux <> Rmult_lt_reg_r thm
R2163:2171 compcert.flocq.Core.Fcore_Raux <> bpow_gt_0 thm
R2163:2171 compcert.flocq.Core.Fcore_Raux <> bpow_gt_0 thm
R2182:2206 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_mult_bpow thm
R2182:2206 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_mult_bpow thm
R2182:2206 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_mult_bpow thm
R2217:2226 compcert.flocq.Core.Fcore_Raux <> Z2R_Zpower thm
R2232:2240 compcert.flocq.Core.Fcore_Raux <> bpow_plus thm
R2217:2226 compcert.flocq.Core.Fcore_Raux <> Z2R_Zpower thm
R2217:2226 compcert.flocq.Core.Fcore_Raux <> Z2R_Zpower thm
R2217:2226 compcert.flocq.Core.Fcore_Raux <> Z2R_Zpower thm
R2232:2240 compcert.flocq.Core.Fcore_Raux <> bpow_plus thm
R2232:2240 compcert.flocq.Core.Fcore_Raux <> bpow_plus thm
R2256:2266 Coq.ZArith.Zorder <> Zlt_le_weak syndef
R2256:2266 Coq.ZArith.Zorder <> Zlt_le_weak syndef
R2276:2286 compcert.flocq.Core.Fcore_generic_fmt <> canonic_exp def
R2289:2295 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R2317:2320 Coq.ZArith.BinInt <> :Z_scope:x_'+'_x not
R2349:2349 Coq.ZArith.BinInt <> :Z_scope:x_'+'_x not
R2313:2316 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R2342:2344 Coq.ZArith.BinInt <> :Z_scope:x_'-'_x not
R2321:2327 compcert.flocq.Core.Fcore_Raux <> ln_beta def
R2335:2338 Coq.Reals.Rbasic_fun <> Rabs def
R2329:2332 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R2345:2348 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R2317:2320 Coq.ZArith.BinInt <> :Z_scope:x_'+'_x not
R2349:2349 Coq.ZArith.BinInt <> :Z_scope:x_'+'_x not
R2313:2316 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R2342:2344 Coq.ZArith.BinInt <> :Z_scope:x_'-'_x not
R2321:2327 compcert.flocq.Core.Fcore_Raux <> ln_beta def
R2335:2338 Coq.Reals.Rbasic_fun <> Rabs def
R2329:2332 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R2345:2348 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R2363:2373 compcert.flocq.Core.Fcore_Raux <> ln_beta_abs thm
R2363:2373 compcert.flocq.Core.Fcore_Raux <> ln_beta_abs thm
R2363:2373 compcert.flocq.Core.Fcore_Raux <> ln_beta_abs thm
R2386:2392 Coq.Reals.RIneq <> Req_dec thm
R2386:2392 Coq.Reals.RIneq <> Req_dec thm
R2423:2429 Coq.Reals.Rbasic_fun <> Rabs_R0 thm
R2423:2429 Coq.Reals.Rbasic_fun <> Rabs_R0 thm
R2423:2429 Coq.Reals.Rbasic_fun <> Rabs_R0 thm
R2438:2446 compcert.flocq.Core.Fcore_Raux <> bpow_gt_0 thm
R2438:2446 compcert.flocq.Core.Fcore_Raux <> bpow_gt_0 thm
R2459:2465 compcert.flocq.Core.Fcore_Raux <> ln_beta def
R2467:2470 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R2459:2465 compcert.flocq.Core.Fcore_Raux <> ln_beta def
R2467:2470 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
prf 2516:2533 <> generic_format_FLX
R2561:2564 Coq.Init.Logic <> :type_scope:x_'->'_x not
R2565:2578 compcert.flocq.Core.Fcore_generic_fmt <> generic_format def
R2593:2593 compcert.flocq.Core.Fcore_FLX <> x var
R2585:2591 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R2580:2583 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R2549:2558 compcert.flocq.Core.Fcore_FLX <> FLX_format def
R2560:2560 compcert.flocq.Core.Fcore_FLX <> x var
R2680:2697 compcert.flocq.Core.Fcore_generic_fmt <> generic_format_F2R thm
R2680:2697 compcert.flocq.Core.Fcore_generic_fmt <> generic_format_F2R thm
R2719:2729 compcert.flocq.Core.Fcore_generic_fmt <> canonic_exp def
R2732:2738 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R2749:2759 compcert.flocq.Core.Fcore_float_prop <> ln_beta_F2R thm
R2749:2759 compcert.flocq.Core.Fcore_float_prop <> ln_beta_F2R thm
R2749:2759 compcert.flocq.Core.Fcore_float_prop <> ln_beta_F2R thm
R2809:2811 Coq.ZArith.BinInt <> :Z_scope:x_'-'_x not
R2805:2808 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R2784:2797 Coq.ZArith.Zorder <> Zplus_le_reg_r thm
R2809:2811 Coq.ZArith.BinInt <> :Z_scope:x_'-'_x not
R2805:2808 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R2784:2797 Coq.ZArith.Zorder <> Zplus_le_reg_r thm
R2844:2860 compcert.flocq.Core.Fcore_Raux <> ln_beta_le_Zpower thm
R2844:2860 compcert.flocq.Core.Fcore_Raux <> ln_beta_le_Zpower thm
prf 2877:2900 <> FLX_format_satisfies_any
R2906:2918 compcert.flocq.Core.Fcore_rnd <> satisfies_any ind
R2920:2929 compcert.flocq.Core.Fcore_FLX <> FLX_format def
R2947:2962 compcert.flocq.Core.Fcore_rnd <> satisfies_any_eq thm
R2971:2998 compcert.flocq.Core.Fcore_generic_fmt <> generic_format_satisfies_any thm
R3005:3011 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R3000:3003 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R2947:2962 compcert.flocq.Core.Fcore_rnd <> satisfies_any_eq thm
R2971:2998 compcert.flocq.Core.Fcore_generic_fmt <> generic_format_satisfies_any thm
R3005:3011 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R3000:3003 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R3039:3056 compcert.flocq.Core.Fcore_FLX <> FLX_format_generic thm
R3039:3056 compcert.flocq.Core.Fcore_FLX <> FLX_format_generic thm
R3065:3082 compcert.flocq.Core.Fcore_FLX <> generic_format_FLX thm
R3065:3082 compcert.flocq.Core.Fcore_FLX <> generic_format_FLX thm
prf 3099:3112 <> FLX_format_FIX
R3168:3173 Coq.Init.Logic <> :type_scope:x_'->'_x not
R3202:3207 Coq.Init.Logic <> :type_scope:x_'->'_x not
R3208:3217 compcert.flocq.Core.Fcore_FLX <> FLX_format def
R3219:3219 compcert.flocq.Core.Fcore_FLX <> x var
R3174:3183 compcert.flocq.Core.Fcore_FIX <> FIX_format def
R3201:3201 compcert.flocq.Core.Fcore_FLX <> x var
R3192:3194 Coq.ZArith.BinInt <> :Z_scope:x_'-'_x not
R3191:3191 compcert.flocq.Core.Fcore_FLX <> e var
R3195:3198 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R3185:3188 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R3145:3148 Coq.Reals.Rdefinitions <> :R_scope:x_'<='_x_'<='_x not
R3155:3158 Coq.Reals.Rdefinitions <> :R_scope:x_'<='_x_'<='_x not
R3133:3136 compcert.flocq.Core.Fcore_FLX <> bpow syndef
R3140:3142 Coq.ZArith.BinInt <> :Z_scope:x_'-'_x not
R3139:3139 compcert.flocq.Core.Fcore_FLX <> e var
R3149:3152 Coq.Reals.Rbasic_fun <> Rabs def
R3154:3154 compcert.flocq.Core.Fcore_FLX <> x var
R3149:3152 Coq.Reals.Rbasic_fun <> Rabs def
R3154:3154 compcert.flocq.Core.Fcore_FLX <> x var
R3159:3162 compcert.flocq.Core.Fcore_FLX <> bpow syndef
R3164:3164 compcert.flocq.Core.Fcore_FLX <> e var
R3288:3305 compcert.flocq.Core.Fcore_FLX <> FLX_format_generic thm
R3288:3305 compcert.flocq.Core.Fcore_FLX <> FLX_format_generic thm
R3314:3331 compcert.flocq.Core.Fcore_FIX <> generic_format_FIX thm
R3314:3331 compcert.flocq.Core.Fcore_FIX <> generic_format_FIX thm
R3357:3373 compcert.flocq.Core.Fcore_generic_fmt <> generic_inclusion thm
R3357:3373 compcert.flocq.Core.Fcore_generic_fmt <> generic_inclusion thm
R3398:3405 Coq.ZArith.Zorder <> Zle_refl syndef
R3398:3405 Coq.ZArith.Zorder <> Zle_refl syndef
def 3486:3496 <> FLXN_format
R3503:3503 Coq.Reals.Rdefinitions <> R defax
R3511:3517 Coq.Init.Logic <> :type_scope:'exists'_x_'..'_x_','_x not
R3532:3535 Coq.Init.Logic <> :type_scope:'exists'_x_'..'_x_','_x not
R3522:3526 compcert.flocq.Core.Fcore_defs <> float rec
R3528:3531 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R3545:3548 Coq.Init.Logic <> :type_scope:x_'/\'_x not
R3537:3539 Coq.Init.Logic <> :type_scope:x_'='_x not
R3536:3536 compcert.flocq.Core.Fcore_FLX <> x var
R3540:3542 compcert.flocq.Core.Fcore_defs <> F2R def
R3544:3544 compcert.flocq.Core.Fcore_FLX <> f var
R3557:3562 Coq.Init.Logic <> :type_scope:x_'->'_x not
R3585:3588 Coq.ZArith.BinInt <> :Z_scope:x_'<='_x_'<'_x not
R3602:3604 Coq.ZArith.BinInt <> :Z_scope:x_'<='_x_'<'_x not
R3563:3568 Coq.ZArith.Zpow_def <> Zpower syndef
R3580:3582 Coq.ZArith.BinInt <> :Z_scope:x_'-'_x not
R3576:3579 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R3570:3573 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R3589:3592 Coq.ZArith.BinInt <> Zabs syndef
R3595:3598 compcert.flocq.Core.Fcore_defs <> Fnum proj
R3600:3600 compcert.flocq.Core.Fcore_FLX <> f var
R3589:3592 Coq.ZArith.BinInt <> Zabs syndef
R3595:3598 compcert.flocq.Core.Fcore_defs <> Fnum proj
R3600:3600 compcert.flocq.Core.Fcore_FLX <> f var
R3605:3610 Coq.ZArith.Zpow_def <> Zpower syndef
R3617:3620 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R3612:3615 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R3551:3554 Coq.Init.Logic <> :type_scope:x_'<>'_x not
R3550:3550 compcert.flocq.Core.Fcore_FLX <> x var
R3555:3556 Coq.Reals.Rdefinitions <> R0 defax
prf 3635:3653 <> generic_format_FLXN
R3682:3685 Coq.Init.Logic <> :type_scope:x_'->'_x not
R3686:3699 compcert.flocq.Core.Fcore_generic_fmt <> generic_format def
R3714:3714 compcert.flocq.Core.Fcore_FLX <> x var
R3706:3712 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R3701:3704 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R3669:3679 compcert.flocq.Core.Fcore_FLX <> FLXN_format def
R3681:3681 compcert.flocq.Core.Fcore_FLX <> x var
R3762:3768 Coq.Reals.RIneq <> Req_dec thm
R3762:3768 Coq.Reals.RIneq <> Req_dec thm
R3805:3820 compcert.flocq.Core.Fcore_generic_fmt <> generic_format_0 thm
R3805:3820 compcert.flocq.Core.Fcore_generic_fmt <> generic_format_0 thm
R3849:3866 compcert.flocq.Core.Fcore_FLX <> generic_format_FLX thm
R3849:3866 compcert.flocq.Core.Fcore_FLX <> generic_format_FLX thm
prf 3929:3947 <> FLXN_format_generic
R3992:3995 Coq.Init.Logic <> :type_scope:x_'->'_x not
R3996:4006 compcert.flocq.Core.Fcore_FLX <> FLXN_format def
R4008:4008 compcert.flocq.Core.Fcore_FLX <> x var
R3963:3976 compcert.flocq.Core.Fcore_generic_fmt <> generic_format def
R3991:3991 compcert.flocq.Core.Fcore_FLX <> x var
R3983:3989 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R3978:3981 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R4126:4131 compcert.flocq.Core.Fcore_Raux <> le_Z2R thm
R4126:4131 compcert.flocq.Core.Fcore_Raux <> le_Z2R thm
R4142:4151 compcert.flocq.Core.Fcore_Raux <> Z2R_Zpower thm
R4142:4151 compcert.flocq.Core.Fcore_Raux <> Z2R_Zpower thm
R4142:4151 compcert.flocq.Core.Fcore_Raux <> Z2R_Zpower thm
R4142:4151 compcert.flocq.Core.Fcore_Raux <> Z2R_Zpower thm
R4167:4181 Coq.ZArith.Zorder <> Zlt_0_le_0_pred thm
R4167:4181 Coq.ZArith.Zorder <> Zlt_0_le_0_pred thm
R4192:4198 compcert.flocq.Core.Fcore_Raux <> Z2R_abs thm
R4204:4226 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_generic thm
R4192:4198 compcert.flocq.Core.Fcore_Raux <> Z2R_abs thm
R4192:4198 compcert.flocq.Core.Fcore_Raux <> Z2R_abs thm
R4204:4226 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_generic thm
R4204:4226 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_generic thm
R4271:4274 compcert.flocq.Core.Fcore_FLX <> bpow syndef
R4277:4287 compcert.flocq.Core.Fcore_generic_fmt <> canonic_exp def
R4294:4300 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R4289:4292 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R4250:4263 compcert.flocq.Core.Fcore_Raux <> Rmult_le_reg_r thm
R4271:4274 compcert.flocq.Core.Fcore_FLX <> bpow syndef
R4277:4287 compcert.flocq.Core.Fcore_generic_fmt <> canonic_exp def
R4294:4300 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R4289:4292 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R4250:4263 compcert.flocq.Core.Fcore_Raux <> Rmult_le_reg_r thm
R4313:4321 compcert.flocq.Core.Fcore_Raux <> bpow_gt_0 thm
R4313:4321 compcert.flocq.Core.Fcore_Raux <> bpow_gt_0 thm
R4335:4343 compcert.flocq.Core.Fcore_Raux <> bpow_plus thm
R4335:4343 compcert.flocq.Core.Fcore_Raux <> bpow_plus thm
R4335:4343 compcert.flocq.Core.Fcore_Raux <> bpow_plus thm
R4357:4375 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_abs thm
R4357:4375 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_abs thm
R4357:4375 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_abs thm
R4389:4403 compcert.flocq.Core.Fcore_generic_fmt <> canonic_exp_abs thm
R4389:4403 compcert.flocq.Core.Fcore_generic_fmt <> canonic_exp_abs thm
R4389:4403 compcert.flocq.Core.Fcore_generic_fmt <> canonic_exp_abs thm
R4414:4438 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_mult_bpow thm
R4414:4438 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_mult_bpow thm
R4414:4438 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_mult_bpow thm
R4448:4458 compcert.flocq.Core.Fcore_generic_fmt <> canonic_exp def
R4461:4467 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R4478:4488 compcert.flocq.Core.Fcore_Raux <> ln_beta_abs thm
R4478:4488 compcert.flocq.Core.Fcore_Raux <> ln_beta_abs thm
R4478:4488 compcert.flocq.Core.Fcore_Raux <> ln_beta_abs thm
R4514:4517 Coq.ZArith.BinInt <> :Z_scope:x_'+'_x not
R4539:4539 Coq.ZArith.BinInt <> :Z_scope:x_'+'_x not
R4510:4512 Coq.ZArith.BinInt <> :Z_scope:x_'-'_x not
R4506:4509 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R4532:4534 Coq.ZArith.BinInt <> :Z_scope:x_'-'_x not
R4518:4524 compcert.flocq.Core.Fcore_Raux <> ln_beta def
R4526:4529 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R4535:4538 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R4514:4517 Coq.ZArith.BinInt <> :Z_scope:x_'+'_x not
R4539:4539 Coq.ZArith.BinInt <> :Z_scope:x_'+'_x not
R4510:4512 Coq.ZArith.BinInt <> :Z_scope:x_'-'_x not
R4506:4509 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R4532:4534 Coq.ZArith.BinInt <> :Z_scope:x_'-'_x not
R4518:4524 compcert.flocq.Core.Fcore_Raux <> ln_beta def
R4526:4529 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R4535:4538 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R4555:4561 compcert.flocq.Core.Fcore_Raux <> ln_beta def
R4563:4566 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R4555:4561 compcert.flocq.Core.Fcore_Raux <> ln_beta def
R4563:4566 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R4609:4614 compcert.flocq.Core.Fcore_Raux <> lt_Z2R thm
R4609:4614 compcert.flocq.Core.Fcore_Raux <> lt_Z2R thm
R4625:4634 compcert.flocq.Core.Fcore_Raux <> Z2R_Zpower thm
R4625:4634 compcert.flocq.Core.Fcore_Raux <> Z2R_Zpower thm
R4625:4634 compcert.flocq.Core.Fcore_Raux <> Z2R_Zpower thm
R4625:4634 compcert.flocq.Core.Fcore_Raux <> Z2R_Zpower thm
R4650:4660 Coq.ZArith.Zorder <> Zlt_le_weak syndef
R4650:4660 Coq.ZArith.Zorder <> Zlt_le_weak syndef
R4671:4677 compcert.flocq.Core.Fcore_Raux <> Z2R_abs thm
R4683:4705 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_generic thm
R4671:4677 compcert.flocq.Core.Fcore_Raux <> Z2R_abs thm
R4671:4677 compcert.flocq.Core.Fcore_Raux <> Z2R_abs thm
R4683:4705 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_generic thm
R4683:4705 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_generic thm
R4750:4753 compcert.flocq.Core.Fcore_FLX <> bpow syndef
R4756:4766 compcert.flocq.Core.Fcore_generic_fmt <> canonic_exp def
R4773:4779 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R4768:4771 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R4729:4742 compcert.flocq.Core.Fcore_Raux <> Rmult_lt_reg_r thm
R4750:4753 compcert.flocq.Core.Fcore_FLX <> bpow syndef
R4756:4766 compcert.flocq.Core.Fcore_generic_fmt <> canonic_exp def
R4773:4779 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R4768:4771 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R4729:4742 compcert.flocq.Core.Fcore_Raux <> Rmult_lt_reg_r thm
R4792:4800 compcert.flocq.Core.Fcore_Raux <> bpow_gt_0 thm
R4792:4800 compcert.flocq.Core.Fcore_Raux <> bpow_gt_0 thm
R4814:4822 compcert.flocq.Core.Fcore_Raux <> bpow_plus thm
R4814:4822 compcert.flocq.Core.Fcore_Raux <> bpow_plus thm
R4814:4822 compcert.flocq.Core.Fcore_Raux <> bpow_plus thm
R4836:4854 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_abs thm
R4836:4854 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_abs thm
R4836:4854 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_abs thm
R4868:4882 compcert.flocq.Core.Fcore_generic_fmt <> canonic_exp_abs thm
R4868:4882 compcert.flocq.Core.Fcore_generic_fmt <> canonic_exp_abs thm
R4868:4882 compcert.flocq.Core.Fcore_generic_fmt <> canonic_exp_abs thm
R4893:4917 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_mult_bpow thm
R4893:4917 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_mult_bpow thm
R4893:4917 compcert.flocq.Core.Fcore_generic_fmt <> scaled_mantissa_mult_bpow thm
R4927:4937 compcert.flocq.Core.Fcore_generic_fmt <> canonic_exp def
R4940:4946 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R4957:4967 compcert.flocq.Core.Fcore_Raux <> ln_beta_abs thm
R4957:4967 compcert.flocq.Core.Fcore_Raux <> ln_beta_abs thm
R4957:4967 compcert.flocq.Core.Fcore_Raux <> ln_beta_abs thm
R4989:4992 Coq.ZArith.BinInt <> :Z_scope:x_'+'_x not
R5014:5014 Coq.ZArith.BinInt <> :Z_scope:x_'+'_x not
R4985:4988 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R5007:5009 Coq.ZArith.BinInt <> :Z_scope:x_'-'_x not
R4993:4999 compcert.flocq.Core.Fcore_Raux <> ln_beta def
R5001:5004 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R5010:5013 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R4989:4992 Coq.ZArith.BinInt <> :Z_scope:x_'+'_x not
R5014:5014 Coq.ZArith.BinInt <> :Z_scope:x_'+'_x not
R4985:4988 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R5007:5009 Coq.ZArith.BinInt <> :Z_scope:x_'-'_x not
R4993:4999 compcert.flocq.Core.Fcore_Raux <> ln_beta def
R5001:5004 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R5010:5013 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R5030:5036 compcert.flocq.Core.Fcore_Raux <> ln_beta def
R5038:5041 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R5030:5036 compcert.flocq.Core.Fcore_Raux <> ln_beta def
R5038:5041 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
prf 5086:5110 <> FLXN_format_satisfies_any
R5116:5128 compcert.flocq.Core.Fcore_rnd <> satisfies_any ind
R5130:5140 compcert.flocq.Core.Fcore_FLX <> FLXN_format def
R5158:5173 compcert.flocq.Core.Fcore_rnd <> satisfies_any_eq thm
R5182:5209 compcert.flocq.Core.Fcore_generic_fmt <> generic_format_satisfies_any thm
R5216:5222 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R5211:5214 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R5158:5173 compcert.flocq.Core.Fcore_rnd <> satisfies_any_eq thm
R5182:5209 compcert.flocq.Core.Fcore_generic_fmt <> generic_format_satisfies_any thm
R5216:5222 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R5211:5214 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R5255:5273 compcert.flocq.Core.Fcore_FLX <> FLXN_format_generic thm
R5255:5273 compcert.flocq.Core.Fcore_FLX <> FLXN_format_generic thm
R5286:5304 compcert.flocq.Core.Fcore_FLX <> generic_format_FLXN thm
R5286:5304 compcert.flocq.Core.Fcore_FLX <> generic_format_FLXN thm
prf 5321:5329 <> ulp_FLX_0
R5351:5353 Coq.Init.Logic <> :type_scope:x_'='_x not
R5333:5335 compcert.flocq.Core.Fcore_ulp <> ulp def
R5342:5348 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R5337:5340 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R5374:5376 compcert.flocq.Core.Fcore_ulp <> ulp def
R5387:5399 compcert.flocq.Core.Fcore_Raux <> Req_bool_true thm
R5387:5399 compcert.flocq.Core.Fcore_Raux <> Req_bool_true thm
R5387:5399 compcert.flocq.Core.Fcore_Raux <> Req_bool_true thm
R5387:5399 compcert.flocq.Core.Fcore_Raux <> Req_bool_true thm
R5417:5435 compcert.flocq.Core.Fcore_ulp <> negligible_exp_spec thm
R5437:5443 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R5417:5435 compcert.flocq.Core.Fcore_ulp <> negligible_exp_spec thm
R5437:5443 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R5505:5511 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R5521:5529 compcert.flocq.Core.Fcore_FLX <> Prec_gt_0 class
prf 5567:5576 <> ulp_FLX_le
R5608:5611 Coq.Reals.Rdefinitions <> :R_scope:x_'<='_x not
R5590:5592 compcert.flocq.Core.Fcore_ulp <> ulp def
R5607:5607 compcert.flocq.Core.Fcore_FLX <> x var
R5599:5605 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R5594:5597 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R5618:5620 Coq.Reals.Rdefinitions <> :R_scope:x_'*'_x not
R5612:5615 Coq.Reals.Rbasic_fun <> Rabs def
R5617:5617 compcert.flocq.Core.Fcore_FLX <> x var
R5621:5624 compcert.flocq.Core.Fcore_FLX <> bpow syndef
R5628:5628 Coq.ZArith.BinInt <> :Z_scope:x_'-'_x not
R5629:5632 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R5662:5668 Coq.Reals.RIneq <> Req_dec thm
R5662:5668 Coq.Reals.RIneq <> Req_dec thm
R5699:5707 compcert.flocq.Core.Fcore_FLX <> ulp_FLX_0 thm
R5710:5716 Coq.Reals.Rbasic_fun <> Rabs_R0 thm
R5699:5707 compcert.flocq.Core.Fcore_FLX <> ulp_FLX_0 thm
R5699:5707 compcert.flocq.Core.Fcore_FLX <> ulp_FLX_0 thm
R5710:5716 Coq.Reals.Rbasic_fun <> Rabs_R0 thm
R5710:5716 Coq.Reals.Rbasic_fun <> Rabs_R0 thm
R5740:5748 compcert.flocq.Core.Fcore_ulp <> ulp_neq_0 thm
R5740:5748 compcert.flocq.Core.Fcore_ulp <> ulp_neq_0 thm
R5740:5748 compcert.flocq.Core.Fcore_ulp <> ulp_neq_0 thm
R5740:5748 compcert.flocq.Core.Fcore_ulp <> ulp_neq_0 thm
R5772:5782 compcert.flocq.Core.Fcore_generic_fmt <> canonic_exp def
R5785:5791 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R5817:5819 Coq.ZArith.BinInt <> :Z_scope:x_'-'_x not
R5803:5809 compcert.flocq.Core.Fcore_Raux <> ln_beta def
R5811:5814 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R5820:5823 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R5834:5834 Coq.ZArith.BinInt <> :Z_scope:x_'+'_x not
R5853:5857 Coq.ZArith.BinInt <> :Z_scope:x_'+'_x not
R5864:5864 Coq.ZArith.BinInt <> :Z_scope:x_'+'_x not
R5849:5851 Coq.ZArith.BinInt <> :Z_scope:x_'-'_x not
R5835:5841 compcert.flocq.Core.Fcore_Raux <> ln_beta def
R5843:5846 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R5859:5859 Coq.ZArith.BinInt <> :Z_scope:x_'-'_x not
R5860:5863 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R5834:5834 Coq.ZArith.BinInt <> :Z_scope:x_'+'_x not
R5853:5857 Coq.ZArith.BinInt <> :Z_scope:x_'+'_x not
R5864:5864 Coq.ZArith.BinInt <> :Z_scope:x_'+'_x not
R5849:5851 Coq.ZArith.BinInt <> :Z_scope:x_'-'_x not
R5835:5841 compcert.flocq.Core.Fcore_Raux <> ln_beta def
R5843:5846 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R5859:5859 Coq.ZArith.BinInt <> :Z_scope:x_'-'_x not
R5860:5863 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R5817:5819 Coq.ZArith.BinInt <> :Z_scope:x_'-'_x not
R5803:5809 compcert.flocq.Core.Fcore_Raux <> ln_beta def
R5811:5814 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R5820:5823 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R5886:5894 compcert.flocq.Core.Fcore_Raux <> bpow_plus thm
R5886:5894 compcert.flocq.Core.Fcore_Raux <> bpow_plus thm
R5886:5894 compcert.flocq.Core.Fcore_Raux <> bpow_plus thm
R5903:5919 Coq.Reals.RIneq <> Rmult_le_compat_r thm
R5903:5919 Coq.Reals.RIneq <> Rmult_le_compat_r thm
R5928:5936 compcert.flocq.Core.Fcore_Raux <> bpow_ge_0 thm
R5928:5936 compcert.flocq.Core.Fcore_Raux <> bpow_ge_0 thm
R5949:5963 compcert.flocq.Core.Fcore_Raux <> bpow_ln_beta_le thm
R5949:5963 compcert.flocq.Core.Fcore_Raux <> bpow_ln_beta_le thm
prf 5981:5990 <> ulp_FLX_ge
R6025:6028 Coq.Reals.Rdefinitions <> :R_scope:x_'<='_x not
R6010:6012 Coq.Reals.Rdefinitions <> :R_scope:x_'*'_x not
R6004:6007 Coq.Reals.Rbasic_fun <> Rabs def
R6009:6009 compcert.flocq.Core.Fcore_FLX <> x var
R6013:6016 compcert.flocq.Core.Fcore_FLX <> bpow syndef
R6019:6019 Coq.ZArith.BinInt <> :Z_scope:'-'_x not
R6020:6023 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
R6029:6031 compcert.flocq.Core.Fcore_ulp <> ulp def
R6046:6046 compcert.flocq.Core.Fcore_FLX <> x var
R6038:6044 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R6033:6036 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R6075:6081 Coq.Reals.RIneq <> Req_dec thm
R6075:6081 Coq.Reals.RIneq <> Req_dec thm
R6112:6120 compcert.flocq.Core.Fcore_FLX <> ulp_FLX_0 thm
R6123:6129 Coq.Reals.Rbasic_fun <> Rabs_R0 thm
R6112:6120 compcert.flocq.Core.Fcore_FLX <> ulp_FLX_0 thm
R6112:6120 compcert.flocq.Core.Fcore_FLX <> ulp_FLX_0 thm
R6123:6129 Coq.Reals.Rbasic_fun <> Rabs_R0 thm
R6123:6129 Coq.Reals.Rbasic_fun <> Rabs_R0 thm
R6153:6161 compcert.flocq.Core.Fcore_ulp <> ulp_neq_0 thm
R6153:6161 compcert.flocq.Core.Fcore_ulp <> ulp_neq_0 thm
R6153:6161 compcert.flocq.Core.Fcore_ulp <> ulp_neq_0 thm
R6153:6161 compcert.flocq.Core.Fcore_ulp <> ulp_neq_0 thm
R6185:6195 compcert.flocq.Core.Fcore_generic_fmt <> canonic_exp def
R6198:6204 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R6214:6219 Coq.ZArith.BinInt Z sub def
R6230:6238 compcert.flocq.Core.Fcore_Raux <> bpow_plus thm
R6230:6238 compcert.flocq.Core.Fcore_Raux <> bpow_plus thm
R6230:6238 compcert.flocq.Core.Fcore_Raux <> bpow_plus thm
R6247:6263 Coq.Reals.RIneq <> Rmult_le_compat_r thm
R6247:6263 Coq.Reals.RIneq <> Rmult_le_compat_r thm
R6272:6280 compcert.flocq.Core.Fcore_Raux <> bpow_ge_0 thm
R6272:6280 compcert.flocq.Core.Fcore_Raux <> bpow_ge_0 thm
R6299:6313 compcert.flocq.Core.Fcore_Raux <> bpow_ln_beta_gt thm
R6299:6313 compcert.flocq.Core.Fcore_Raux <> bpow_ln_beta_gt thm
inst 6397:6412 <> FLX_exp_monotone
R6416:6427 compcert.flocq.Core.Fcore_generic_fmt <> Monotone_exp class
R6429:6435 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R6473:6489 Coq.ZArith.Zorder <> Zplus_le_compat_r thm
R6473:6489 Coq.ZArith.Zorder <> Zplus_le_compat_r thm
var 6567:6573 RND_FLX NE_prop
R6595:6598 Coq.Init.Logic <> :type_scope:x_'\/'_x not
R6587:6589 Coq.Init.Logic <> :type_scope:x_'='_x not
R6577:6581 compcert.flocq.Core.Fcore_Zaux <> Zeven def
R6583:6586 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R6590:6594 Coq.Init.Datatypes <> false constr
R6601:6603 Coq.ZArith.BinInt <> :Z_scope:x_'<'_x not
R6604:6607 compcert.flocq.Core.Fcore_FLX <> RND_FLX.prec var
inst 6630:6642 <> exists_NE_FLX
R6646:6654 compcert.flocq.Core.Fcore_rnd_ne <> Exists_NE class
R6661:6667 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R6656:6659 compcert.flocq.Core.Fcore_FLX <> RND_FLX.beta var
R6686:6692 compcert.flocq.Core.Fcore_FLX <> RND_FLX.NE_prop var
R6728:6734 compcert.flocq.Core.Fcore_FLX <> FLX_exp def
R6762:6768 compcert.flocq.Core.Fcore_FLX RND_FLX <> sec
